
---------- Begin Simulation Statistics ----------
final_tick                                26191070000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    526                       # Simulator instruction rate (inst/s)
host_mem_usage                               10628484                       # Number of bytes of host memory used
host_op_rate                                      539                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 30950.79                       # Real time elapsed on the host
host_tick_rate                                 596318                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16287475                       # Number of instructions simulated
sim_ops                                      16680260                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.018457                       # Number of seconds simulated
sim_ticks                                 18456516875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.936731                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  717223                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               747600                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1067                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             10208                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            756311                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8979                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11320                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2341                       # Number of indirect misses.
system.cpu.branchPred.lookups                  835603                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   29413                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1367                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5107459                       # Number of instructions committed
system.cpu.committedOps                       5186414                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.072374                       # CPI: cycles per instruction
system.cpu.discardedOps                         26447                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2893275                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            193116                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1343123                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4809828                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.325481                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      871                       # number of quiesce instructions executed
system.cpu.numCycles                         15692023                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       871                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3601585     69.44%     69.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2966      0.06%     69.50% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::MemRead                 203780      3.93%     73.43% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1378083     26.57%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5186414                       # Class of committed instruction
system.cpu.quiesceCycles                     13838404                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        10882195                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1558                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8590                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1258994                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              407728                       # Transaction distribution
system.membus.trans_dist::ReadResp             416215                       # Transaction distribution
system.membus.trans_dist::WriteReq             222185                       # Transaction distribution
system.membus.trans_dist::WriteResp            222185                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          632                       # Transaction distribution
system.membus.trans_dist::WriteClean                2                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7940                       # Transaction distribution
system.membus.trans_dist::ReadExReq               270                       # Transaction distribution
system.membus.trans_dist::ReadExResp              271                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           7731                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           757                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       620829                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        620829                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        23005                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        23005                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1244685                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1262911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1241658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1241658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2527574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       494720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       494720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       104768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        20172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       133860                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     39732716                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     39732716                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                40361296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1880638                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000837                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.028918                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1879064     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                    1574      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1880638                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3139958836                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            18494500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            21954562                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3557250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15875310                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2468192195                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy           39816250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       452096                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       452096                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       844943                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       844943                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          406                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8358                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        14508                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        77904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       118864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2445312                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2449408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2594078                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          638                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        13134                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        20172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1246184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1901544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     39124992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     39190528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     41292984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4378802000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3532205201                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2201999000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3550833                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2663124                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3550833                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9764789                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3550833                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2663124                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6213957                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3550833                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6213957                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6213957                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     15978746                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2663124                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6213957                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8877081                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2663124                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       915666                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3578790                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2663124                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8877081                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       915666                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12455871                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       406813                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       406813                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       214016                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       214016                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18472                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1220608                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1241658                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       590824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     39059456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     39732716                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       754699                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       754699    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       754699                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1747581375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2248068000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1742283239                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     31957493                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      3550833                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1777791564                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     35508325                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     35562506                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     71070831                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1777791564                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     67519999                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      3550833                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1848862395                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     13041664                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     45350912                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     26083328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     44040192                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       407552                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8355840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       815104                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5304320                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     31957493                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1718602931                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    706615668                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2457176092                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    972928106                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1413231336                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2386159442                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     31957493                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2691531037                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2119847004                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4843335533                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       494784                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       496384                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       494784                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       494784                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         7731                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         7756                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     26808092                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        86690                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       26894782                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     26808092                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     26808092                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     26808092                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        86690                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      26894782                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     26017792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          64192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           26099884                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     13041664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13737600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       406528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1003                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              407816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          634                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       203776                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             214650                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        54181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1409680503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       915666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3478013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1414128363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2198465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     31957493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    706615668                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3550833                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            744322458                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2198465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     32011674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2116296171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3550833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       915666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3478013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2158450821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    610207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000675870000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          386                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          386                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              736833                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             227876                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      407815                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     214650                       # Number of write requests accepted
system.mem_ctrls.readBursts                    407815                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   214650                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     97                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             25521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             25484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             25495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            25438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            25446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13416                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13148415890                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2038590000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23851013390                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32248.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58498.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       303                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   380279                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  199739                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                407814                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               214650                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  359972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   14552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   14196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   14186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  36452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  34909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    611                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        42367                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.176269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.564680                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.398073                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1043      2.46%      2.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1060      2.50%      4.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          722      1.70%      6.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          568      1.34%      8.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          639      1.51%      9.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          646      1.52%     11.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          776      1.83%     12.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          590      1.39%     14.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36323     85.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        42367                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          386                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1056.373057                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1218.403520                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           184     47.67%     47.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           54     13.99%     61.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.26%     61.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          121     31.35%     93.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.52%     93.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           12      3.11%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            4      1.04%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            2      0.52%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            4      1.04%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            2      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           386                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          386                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     556.132124                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    207.723493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    487.565983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            131     33.94%     33.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            15      3.89%     37.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            16      4.15%     41.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            9      2.33%     44.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.26%     44.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.78%     45.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            5      1.30%     46.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.26%     46.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.26%     47.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.52%     47.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.52%     48.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.26%     48.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.26%     48.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           13      3.37%     52.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          185     47.93%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           386                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               26093952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13738688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                26099820                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13737600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1413.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       744.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1414.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    744.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   18456280000                       # Total gap between requests
system.mem_ctrls.avgGap                      29650.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     26011584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        64128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        42624                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     13040704                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 54181.404149692797                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1409344145.277682781219                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 915665.730129808187                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3474545.085311499424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2309428.170476505533                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 31957492.521188400686                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 706563653.820515394211                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3550832.502354267053                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       406528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1002                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          634                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       203776                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1802080                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  23782173060                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     24045935                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     42992315                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  21221666375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   8606418500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 308265473750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4228279750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     90104.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58500.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     90739.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42906.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33472659.90                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    933856.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1512766.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   4129179.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10014916265                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    998340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7444641735                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1742                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           871                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9930365.097589                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    9180844.317979                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          871    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       944375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    270767625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             871                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17541722000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   8649348000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2485062                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2485062                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2485062                       # number of overall hits
system.cpu.icache.overall_hits::total         2485062                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7731                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7731                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7731                       # number of overall misses
system.cpu.icache.overall_misses::total          7731                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    337341250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    337341250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    337341250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    337341250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2492793                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2492793                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2492793                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2492793                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003101                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003101                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003101                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003101                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43634.879058                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43634.879058                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43634.879058                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43634.879058                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         7731                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7731                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7731                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7731                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    325277250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    325277250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    325277250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    325277250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003101                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003101                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003101                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003101                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42074.408227                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42074.408227                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42074.408227                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42074.408227                       # average overall mshr miss latency
system.cpu.icache.replacements                   7544                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2485062                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2485062                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7731                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7731                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    337341250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    337341250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2492793                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2492793                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003101                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003101                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43634.879058                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43634.879058                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7731                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7731                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    325277250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    325277250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003101                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003101                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42074.408227                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42074.408227                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           448.262797                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1913435                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7544                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            253.636665                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   448.262797                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.875513                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.875513                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          426                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4993316                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4993316                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       331913                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           331913                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       331913                       # number of overall hits
system.cpu.dcache.overall_hits::total          331913                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1273                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1273                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1273                       # number of overall misses
system.cpu.dcache.overall_misses::total          1273                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     96937750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     96937750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     96937750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     96937750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       333186                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       333186                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       333186                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       333186                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003821                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003821                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003821                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003821                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76149.057345                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76149.057345                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76149.057345                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76149.057345                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          632                       # number of writebacks
system.cpu.dcache.writebacks::total               632                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          246                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          246                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          246                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          246                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1027                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1027                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9084                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9084                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     77000125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     77000125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     77000125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     77000125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     19848000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     19848000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003082                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003082                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003082                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003082                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74975.778968                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74975.778968                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74975.778968                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74975.778968                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2184.940555                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2184.940555                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1028                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       204794                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          204794                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          758                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           758                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     58655875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     58655875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       205552                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       205552                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003688                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003688                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77382.420844                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77382.420844                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          757                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          757                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          915                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          915                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     57445625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     57445625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     19848000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     19848000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75885.898283                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75885.898283                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21691.803279                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21691.803279                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       127119                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         127119                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          515                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          515                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     38281875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     38281875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       127634                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       127634                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004035                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004035                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74333.737864                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74333.737864                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          245                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          245                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          270                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          270                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8169                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8169                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     19554500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     19554500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72424.074074                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72424.074074                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       620829                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       620829                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   6481544500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   6481544500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10440.144549                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10440.144549                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       112653                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       112653                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       508176                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       508176                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   6254618461                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   6254618461                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12307.976884                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12307.976884                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.733478                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               28854                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1030                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             28.013592                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.733478                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999479                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999479                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          353                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          148                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6300404                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6300404                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26191070000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26191343125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    526                       # Simulator instruction rate (inst/s)
host_mem_usage                               10628484                       # Number of bytes of host memory used
host_op_rate                                      539                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 30950.89                       # Real time elapsed on the host
host_tick_rate                                 596325                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16287484                       # Number of instructions simulated
sim_ops                                      16680275                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.018457                       # Number of seconds simulated
sim_ticks                                 18456790000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.936357                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  717225                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               747605                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1068                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             10210                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            756312                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8979                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11321                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2342                       # Number of indirect misses.
system.cpu.branchPred.lookups                  835611                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   29416                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1367                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5107468                       # Number of instructions committed
system.cpu.committedOps                       5186429                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.072454                       # CPI: cycles per instruction
system.cpu.discardedOps                         26454                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2893295                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            193117                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1343125                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4810199                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.325473                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      871                       # number of quiesce instructions executed
system.cpu.numCycles                         15692460                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       871                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3601593     69.44%     69.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2966      0.06%     69.50% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::MemRead                 203786      3.93%     73.43% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1378083     26.57%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5186429                       # Class of committed instruction
system.cpu.quiesceCycles                     13838404                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        10882261                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1558                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8595                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1259003                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              407728                       # Transaction distribution
system.membus.trans_dist::ReadResp             416220                       # Transaction distribution
system.membus.trans_dist::WriteReq             222185                       # Transaction distribution
system.membus.trans_dist::WriteResp            222185                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          634                       # Transaction distribution
system.membus.trans_dist::WriteClean                2                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7943                       # Transaction distribution
system.membus.trans_dist::ReadExReq               270                       # Transaction distribution
system.membus.trans_dist::ReadExResp              271                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           7733                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           759                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       620829                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        620829                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        23013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        23013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1244691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1262917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1241658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1241658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2527588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       494912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       494912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       105024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        20172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       134116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     39732716                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     39732716                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                40361744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1880642                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000837                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.028918                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1879068     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                    1574      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1880642                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3139972836                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            18494500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            21961312                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3557250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15886810                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2468192195                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy           39831250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       452096                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       452096                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       844943                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       844943                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          406                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8358                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        14508                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        77904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       118864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2445312                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2449408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2594078                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          638                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        13134                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        20172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1246184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1901544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     39124992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     39190528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     41292984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4378802000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3532205201                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2201999000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3550780                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2663085                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3550780                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9764645                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3550780                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2663085                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6213865                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3550780                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6213865                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6213865                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     15978510                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2663085                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6213865                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8876950                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2663085                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       915652                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3578737                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2663085                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8876950                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       915652                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12455687                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       406813                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       406813                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       214016                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       214016                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18472                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1220608                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1241658                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       590824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     39059456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     39732716                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       754699                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       754699    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       754699                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1747581375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2248068000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1742257456                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     31957020                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      3550780                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1777765256                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     35507800                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     35561980                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     71069780                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1777765256                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     67519000                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      3550780                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1848835036                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     13041664                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     45350912                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     26083328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     44040192                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       407552                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8355840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       815104                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5304320                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     31957020                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1718577499                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    706605211                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2457139730                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    972913708                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1413210423                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2386124131                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     31957020                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2691491207                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2119815634                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4843263861                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       494912                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       496512                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       494912                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       494912                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         7733                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         7758                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     26814630                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        86689                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       26901319                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     26814630                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     26814630                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     26814630                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        86689                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      26901319                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     26017792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          64320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           26100012                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     13041664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13737728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       406528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              407818                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          636                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       203776                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             214652                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        54181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1409659643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       915652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3484896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1414114372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2205367                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     31957020                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    706605211                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3550780                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            744318378                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2205367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     32011200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2116264854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3550780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       915652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3484896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2158432750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    610207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000675870000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          386                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          386                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              736839                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             227876                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      407817                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     214652                       # Number of write requests accepted
system.mem_ctrls.readBursts                    407817                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   214652                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     97                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             25521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             25484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             25495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            25438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            25446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13416                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13148415890                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2038600000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23851065890                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32248.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58498.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       303                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   380281                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  199739                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                407816                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               214652                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  359972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   14552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   14196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   14186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  36452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  34909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    611                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        42367                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.176269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.564680                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.398073                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1043      2.46%      2.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1060      2.50%      4.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          722      1.70%      6.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          568      1.34%      8.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          639      1.51%      9.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          646      1.52%     11.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          776      1.83%     12.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          590      1.39%     14.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36323     85.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        42367                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          386                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1056.373057                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1218.403520                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           184     47.67%     47.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           54     13.99%     61.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.26%     61.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          121     31.35%     93.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.52%     93.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           12      3.11%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            4      1.04%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            2      0.52%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            4      1.04%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            2      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           386                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          386                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     556.132124                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    207.723493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    487.565983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            131     33.94%     33.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            15      3.89%     37.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            16      4.15%     41.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            9      2.33%     44.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.26%     44.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.78%     45.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            5      1.30%     46.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.26%     46.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.26%     47.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.52%     47.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.52%     48.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.26%     48.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.26%     48.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           13      3.37%     52.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          185     47.93%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           386                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               26094080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13738688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                26099948                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13737728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1413.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       744.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1414.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    744.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   18456738750                       # Total gap between requests
system.mem_ctrls.avgGap                      29650.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     26011584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        64256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        42624                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     13040704                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 54180.602369101020                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1409323289.694470167160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 915652.180037807208                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3481428.785828955006                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2309393.995380561799                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 31957019.611752636731                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 706553198.037145137787                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3550779.956861404236                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       406528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1004                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          636                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       203776                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1802080                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  23782173060                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     24045935                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     43044815                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  21221666375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   8606418500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 308265473750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4228279750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     90104.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58500.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     90739.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42873.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33367399.96                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    933856.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1512766.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   4129179.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10014916265                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    998340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7444914860                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1742                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           871                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9930365.097589                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    9180844.317979                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          871    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       944375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    270767625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             871                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17541995125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   8649348000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2485075                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2485075                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2485075                       # number of overall hits
system.cpu.icache.overall_hits::total         2485075                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7733                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7733                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7733                       # number of overall misses
system.cpu.icache.overall_misses::total          7733                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    337470000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    337470000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    337470000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    337470000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2492808                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2492808                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2492808                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2492808                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003102                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003102                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003102                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003102                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43640.243114                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43640.243114                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43640.243114                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43640.243114                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         7733                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7733                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7733                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7733                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    325401500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    325401500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    325401500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    325401500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003102                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003102                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003102                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003102                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42079.593948                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42079.593948                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42079.593948                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42079.593948                       # average overall mshr miss latency
system.cpu.icache.replacements                   7547                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2485075                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2485075                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7733                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7733                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    337470000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    337470000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2492808                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2492808                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003102                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003102                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43640.243114                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43640.243114                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7733                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7733                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    325401500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    325401500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003102                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003102                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42079.593948                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42079.593948                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           448.262808                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5912825                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7996                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            739.472861                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   448.262808                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.875513                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.875513                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          423                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4993349                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4993349                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       331917                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           331917                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       331917                       # number of overall hits
system.cpu.dcache.overall_hits::total          331917                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1275                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1275                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1275                       # number of overall misses
system.cpu.dcache.overall_misses::total          1275                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     97057750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     97057750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     97057750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     97057750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       333192                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       333192                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       333192                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       333192                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003827                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003827                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003827                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003827                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76123.725490                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76123.725490                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76123.725490                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76123.725490                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          634                       # number of writebacks
system.cpu.dcache.writebacks::total               634                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          246                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          246                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          246                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          246                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1029                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1029                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1029                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1029                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9084                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9084                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     77117375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     77117375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     77117375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     77117375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     19848000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     19848000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003088                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003088                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003088                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003088                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74943.999028                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74943.999028                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74943.999028                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74943.999028                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2184.940555                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2184.940555                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1030                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       204798                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          204798                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          760                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           760                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     58775875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     58775875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       205558                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       205558                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003697                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003697                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77336.677632                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77336.677632                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          759                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          759                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          915                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          915                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     57562875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     57562875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     19848000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     19848000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003692                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003692                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75840.415020                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75840.415020                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21691.803279                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21691.803279                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       127119                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         127119                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          515                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          515                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     38281875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     38281875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       127634                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       127634                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004035                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004035                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74333.737864                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74333.737864                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          245                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          245                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          270                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          270                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8169                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8169                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     19554500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     19554500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72424.074074                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72424.074074                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       620829                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       620829                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   6481544500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   6481544500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10440.144549                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10440.144549                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       112653                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       112653                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       508176                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       508176                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   6254618461                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   6254618461                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12307.976884                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12307.976884                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.733452                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              336268                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1542                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            218.072633                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.733452                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999479                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999479                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          148                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6300430                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6300430                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26191343125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
