0.6
2018.3
Dec  7 2018
00:33:28
E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/core/core.v,1626090293,verilog,,E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/ctrl/ctrl.v,,core,,,,,,,,
E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/ctrl/branch_ctrl.v,1625828293,verilog,,E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/core/core.v,,branch_ctrl,,,,,,,,
E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/ctrl/ctrl.v,1626090284,verilog,,E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/ex/data_pre.v,,ctrl,,,,,,,,
E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/ex/alu.v,1626090264,verilog,,E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/ex/alu_jmp.v,,alu,,,,,,,,
E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/ex/alu_jmp.v,1626064480,verilog,,E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/ex/alu_mem.v,,alu_jmp,,,,,,,,
E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/ex/alu_mem.v,1626091681,verilog,,E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/ctrl/branch_ctrl.v,,alu_mem,,,,,,,,
E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/ex/data_pre.v,1626066061,verilog,,E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/ex/ex.v,,data_pre,,,,,,,,
E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/ex/ex.v,1626091858,verilog,,E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/id/id.v,,ex,,,,,,,,
E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/id/id.v,1626091693,verilog,,E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/if/instr_fetch.v,,id,,,,,,,,
E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/if/instr_fetch.v,1626089962,verilog,,E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/mem/mem_data.v,,instr_fetch,,,,,,,,
E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/if/pc.v,1626090252,verilog,,E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/reg/register.v,,pc,,,,,,,,
E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/mem/mem_data.v,1626095838,verilog,,E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/mem/mem_instr.v,,mem_data,,,,,,,,
E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/mem/mem_instr.v,1626096059,verilog,,E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/if/pc.v,,mem_instr,,,,,,,,
E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/reg/register.v,1626093524,verilog,,E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/wb/wb.v,,register,,,,,,,,
E:/Git/code/ECNURVCORE/ECNURVCORE/RTL/1.Single Cycle/wb/wb.v,1626090592,verilog,,E:/Git/code/ECNURVCORE/ECNURVCORE/SIM/RVCORE_TEST/RVCORE_TEST.srcs/sim_1/new/core_testbench.v,,wb,,,,,,,,
E:/Git/code/ECNURVCORE/ECNURVCORE/SIM/RVCORE_TEST/RVCORE_TEST.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
E:/Git/code/ECNURVCORE/ECNURVCORE/SIM/RVCORE_TEST/RVCORE_TEST.srcs/sim_1/new/core_testbench.v,1626092611,verilog,,,,core_testbench,,,,,,,,
