// Seed: 709135362
module module_0 (
    input wire id_0,
    input wire id_1,
    input tri id_2,
    output tri1 id_3,
    output supply1 id_4,
    output tri1 id_5,
    input supply1 id_6,
    input uwire id_7,
    output supply1 id_8,
    input supply0 id_9
    , id_14,
    output supply0 id_10,
    output supply0 id_11,
    input tri1 id_12
);
  wire id_15;
  always @(posedge {1{id_0}});
  supply1 id_16 = id_12, id_17;
endmodule
module module_1 (
    input  tri1  id_0,
    output wand  id_1,
    output wor   id_2,
    input  wand  id_3,
    input  uwire id_4
);
  always @(id_0 or posedge id_0);
  module_0(
      id_3, id_3, id_4, id_1, id_2, id_1, id_0, id_4, id_1, id_4, id_2, id_1, id_3
  );
endmodule
