// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_PE_wrapper_12_0_x1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_A_PE_12_0_x152_dout,
        fifo_A_PE_12_0_x152_empty_n,
        fifo_A_PE_12_0_x152_read,
        fifo_A_PE_12_1_x153_din,
        fifo_A_PE_12_1_x153_full_n,
        fifo_A_PE_12_1_x153_write,
        fifo_B_PE_12_0_x167_dout,
        fifo_B_PE_12_0_x167_empty_n,
        fifo_B_PE_12_0_x167_read,
        fifo_B_PE_13_0_x168_din,
        fifo_B_PE_13_0_x168_full_n,
        fifo_B_PE_13_0_x168_write,
        fifo_C_drain_PE_12_0_x195_din,
        fifo_C_drain_PE_12_0_x195_full_n,
        fifo_C_drain_PE_12_0_x195_write
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_pp1_stage0 = 9'd16;
parameter    ap_ST_fsm_pp1_stage1 = 9'd32;
parameter    ap_ST_fsm_pp1_stage2 = 9'd64;
parameter    ap_ST_fsm_pp1_stage3 = 9'd128;
parameter    ap_ST_fsm_state68 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] fifo_A_PE_12_0_x152_dout;
input   fifo_A_PE_12_0_x152_empty_n;
output   fifo_A_PE_12_0_x152_read;
output  [255:0] fifo_A_PE_12_1_x153_din;
input   fifo_A_PE_12_1_x153_full_n;
output   fifo_A_PE_12_1_x153_write;
input  [255:0] fifo_B_PE_12_0_x167_dout;
input   fifo_B_PE_12_0_x167_empty_n;
output   fifo_B_PE_12_0_x167_read;
output  [255:0] fifo_B_PE_13_0_x168_din;
input   fifo_B_PE_13_0_x168_full_n;
output   fifo_B_PE_13_0_x168_write;
output  [31:0] fifo_C_drain_PE_12_0_x195_din;
input   fifo_C_drain_PE_12_0_x195_full_n;
output   fifo_C_drain_PE_12_0_x195_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_A_PE_12_0_x152_read;
reg fifo_A_PE_12_1_x153_write;
reg fifo_B_PE_12_0_x167_read;
reg fifo_B_PE_13_0_x168_write;
reg fifo_C_drain_PE_12_0_x195_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_A_PE_12_0_x152_blk_n;
wire    ap_CS_fsm_pp1_stage1;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_pp1_stage1;
reg   [0:0] icmp_ln890_116_reg_767;
reg    fifo_A_PE_12_1_x153_blk_n;
reg    fifo_B_PE_12_0_x167_blk_n;
reg    fifo_B_PE_13_0_x168_blk_n;
reg    fifo_C_drain_PE_12_0_x195_blk_n;
wire    ap_CS_fsm_pp1_stage2;
reg    ap_enable_reg_pp1_iter15;
wire    ap_block_pp1_stage2;
reg   [0:0] select_ln7337_1_reg_771;
reg   [0:0] select_ln7337_1_reg_771_pp1_iter15_reg;
reg   [15:0] indvar_flatten21_reg_226;
reg   [5:0] c5_V_reg_237;
reg   [11:0] indvar_flatten7_reg_248;
reg   [6:0] c6_V_39_reg_259;
reg   [4:0] c7_V_39_reg_270;
wire   [10:0] add_ln890_fu_297_p2;
reg   [10:0] add_ln890_reg_733;
wire    ap_CS_fsm_state2;
wire   [4:0] select_ln890_fu_321_p3;
reg   [4:0] select_ln890_reg_741;
wire   [0:0] icmp_ln890_fu_303_p2;
wire   [6:0] select_ln890_191_fu_329_p3;
reg   [6:0] select_ln890_191_reg_746;
wire   [3:0] trunc_ln7332_fu_337_p1;
reg   [3:0] trunc_ln7332_reg_752;
wire   [4:0] add_ln691_153_fu_362_p2;
wire    ap_CS_fsm_state3;
wire   [15:0] add_ln890_78_fu_367_p2;
reg   [15:0] add_ln890_78_reg_762;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state5_pp1_stage0_iter0;
wire    ap_block_state9_pp1_stage0_iter1;
wire    ap_block_state13_pp1_stage0_iter2;
wire    ap_block_state17_pp1_stage0_iter3;
wire    ap_block_state21_pp1_stage0_iter4;
wire    ap_block_state25_pp1_stage0_iter5;
wire    ap_block_state29_pp1_stage0_iter6;
wire    ap_block_state33_pp1_stage0_iter7;
wire    ap_block_state37_pp1_stage0_iter8;
wire    ap_block_state41_pp1_stage0_iter9;
wire    ap_block_state45_pp1_stage0_iter10;
wire    ap_block_state49_pp1_stage0_iter11;
wire    ap_block_state53_pp1_stage0_iter12;
wire    ap_block_state57_pp1_stage0_iter13;
wire    ap_block_state61_pp1_stage0_iter14;
wire    ap_block_state65_pp1_stage0_iter15;
wire    ap_block_pp1_stage0_11001;
wire   [0:0] icmp_ln890_116_fu_373_p2;
reg   [0:0] icmp_ln890_116_reg_767_pp1_iter1_reg;
reg   [0:0] icmp_ln890_116_reg_767_pp1_iter2_reg;
reg   [0:0] icmp_ln890_116_reg_767_pp1_iter3_reg;
reg   [0:0] icmp_ln890_116_reg_767_pp1_iter4_reg;
reg   [0:0] icmp_ln890_116_reg_767_pp1_iter5_reg;
reg   [0:0] icmp_ln890_116_reg_767_pp1_iter6_reg;
reg   [0:0] icmp_ln890_116_reg_767_pp1_iter7_reg;
reg   [0:0] icmp_ln890_116_reg_767_pp1_iter8_reg;
reg   [0:0] icmp_ln890_116_reg_767_pp1_iter9_reg;
reg   [0:0] icmp_ln890_116_reg_767_pp1_iter10_reg;
reg   [0:0] icmp_ln890_116_reg_767_pp1_iter11_reg;
reg   [0:0] icmp_ln890_116_reg_767_pp1_iter12_reg;
reg   [0:0] icmp_ln890_116_reg_767_pp1_iter13_reg;
reg   [0:0] icmp_ln890_116_reg_767_pp1_iter14_reg;
reg   [0:0] icmp_ln890_116_reg_767_pp1_iter15_reg;
wire   [0:0] select_ln7337_1_fu_411_p3;
reg   [0:0] select_ln7337_1_reg_771_pp1_iter1_reg;
reg   [0:0] select_ln7337_1_reg_771_pp1_iter2_reg;
reg   [0:0] select_ln7337_1_reg_771_pp1_iter3_reg;
reg   [0:0] select_ln7337_1_reg_771_pp1_iter4_reg;
reg   [0:0] select_ln7337_1_reg_771_pp1_iter5_reg;
reg   [0:0] select_ln7337_1_reg_771_pp1_iter6_reg;
reg   [0:0] select_ln7337_1_reg_771_pp1_iter7_reg;
reg   [0:0] select_ln7337_1_reg_771_pp1_iter8_reg;
reg   [0:0] select_ln7337_1_reg_771_pp1_iter9_reg;
reg   [0:0] select_ln7337_1_reg_771_pp1_iter10_reg;
reg   [0:0] select_ln7337_1_reg_771_pp1_iter11_reg;
reg   [0:0] select_ln7337_1_reg_771_pp1_iter12_reg;
reg   [0:0] select_ln7337_1_reg_771_pp1_iter13_reg;
reg   [0:0] select_ln7337_1_reg_771_pp1_iter14_reg;
wire   [5:0] select_ln890_192_fu_437_p3;
reg   [5:0] select_ln890_192_reg_775;
wire   [4:0] select_ln890_193_fu_457_p3;
reg   [4:0] select_ln890_193_reg_780;
wire   [6:0] select_ln890_194_fu_465_p3;
reg   [6:0] select_ln890_194_reg_785;
wire   [3:0] empty_fu_473_p1;
reg   [3:0] empty_reg_791;
wire   [11:0] select_ln890_195_fu_483_p3;
reg   [11:0] select_ln890_195_reg_796;
reg   [9:0] local_C_addr_39_reg_801;
reg    ap_block_state6_pp1_stage1_iter0;
wire    ap_block_state10_pp1_stage1_iter1;
wire    ap_block_state14_pp1_stage1_iter2;
wire    ap_block_state18_pp1_stage1_iter3;
wire    ap_block_state22_pp1_stage1_iter4;
wire    ap_block_state26_pp1_stage1_iter5;
wire    ap_block_state30_pp1_stage1_iter6;
wire    ap_block_state34_pp1_stage1_iter7;
wire    ap_block_state38_pp1_stage1_iter8;
wire    ap_block_state42_pp1_stage1_iter9;
wire    ap_block_state46_pp1_stage1_iter10;
wire    ap_block_state50_pp1_stage1_iter11;
wire    ap_block_state54_pp1_stage1_iter12;
wire    ap_block_state58_pp1_stage1_iter13;
wire    ap_block_state62_pp1_stage1_iter14;
wire    ap_block_state66_pp1_stage1_iter15;
reg    ap_block_pp1_stage1_11001;
reg   [9:0] local_C_addr_39_reg_801_pp1_iter1_reg;
reg   [9:0] local_C_addr_39_reg_801_pp1_iter2_reg;
reg   [9:0] local_C_addr_39_reg_801_pp1_iter3_reg;
reg   [9:0] local_C_addr_39_reg_801_pp1_iter4_reg;
reg   [9:0] local_C_addr_39_reg_801_pp1_iter5_reg;
reg   [9:0] local_C_addr_39_reg_801_pp1_iter6_reg;
reg   [9:0] local_C_addr_39_reg_801_pp1_iter7_reg;
reg   [9:0] local_C_addr_39_reg_801_pp1_iter8_reg;
reg   [9:0] local_C_addr_39_reg_801_pp1_iter9_reg;
reg   [9:0] local_C_addr_39_reg_801_pp1_iter10_reg;
reg   [9:0] local_C_addr_39_reg_801_pp1_iter11_reg;
reg   [9:0] local_C_addr_39_reg_801_pp1_iter12_reg;
reg   [9:0] local_C_addr_39_reg_801_pp1_iter13_reg;
reg   [9:0] local_C_addr_39_reg_801_pp1_iter14_reg;
reg   [9:0] local_C_addr_39_reg_801_pp1_iter15_reg;
wire   [31:0] v2_V_551_fu_512_p1;
reg   [31:0] v2_V_551_reg_807;
reg   [31:0] v2_V_552_reg_812;
reg   [31:0] v2_V_553_reg_817;
reg   [31:0] v2_V_554_reg_822;
reg   [31:0] v2_V_555_reg_827;
reg   [31:0] v2_V_556_reg_832;
reg   [31:0] v2_V_557_reg_837;
reg   [31:0] v1_V_39_reg_842;
wire   [31:0] v2_V_fu_586_p1;
reg   [31:0] v2_V_reg_847;
reg   [31:0] v2_V_545_reg_852;
reg   [31:0] v2_V_546_reg_857;
reg   [31:0] v2_V_547_reg_862;
reg   [31:0] v2_V_548_reg_867;
reg   [31:0] v2_V_549_reg_872;
reg   [31:0] v2_V_550_reg_877;
reg   [31:0] v1_V_reg_882;
wire   [4:0] add_ln691_156_fu_660_p2;
reg   [4:0] add_ln691_156_reg_887;
wire   [31:0] u0_39_fu_665_p1;
wire    ap_block_state7_pp1_stage2_iter0;
wire    ap_block_state11_pp1_stage2_iter1;
wire    ap_block_state15_pp1_stage2_iter2;
wire    ap_block_state19_pp1_stage2_iter3;
wire    ap_block_state23_pp1_stage2_iter4;
wire    ap_block_state27_pp1_stage2_iter5;
wire    ap_block_state31_pp1_stage2_iter6;
wire    ap_block_state35_pp1_stage2_iter7;
wire    ap_block_state39_pp1_stage2_iter8;
wire    ap_block_state43_pp1_stage2_iter9;
wire    ap_block_state47_pp1_stage2_iter10;
wire    ap_block_state51_pp1_stage2_iter11;
wire    ap_block_state55_pp1_stage2_iter12;
wire    ap_block_state59_pp1_stage2_iter13;
wire    ap_block_state63_pp1_stage2_iter14;
reg    ap_block_state67_pp1_stage2_iter15;
reg    ap_block_pp1_stage2_11001;
wire   [31:0] u1_39_fu_669_p1;
wire   [31:0] u0_fu_673_p1;
wire   [31:0] u1_fu_677_p1;
wire   [31:0] local_C_q0;
reg   [31:0] local_C_load_reg_912;
wire   [31:0] u2_39_fu_681_p1;
wire    ap_CS_fsm_pp1_stage3;
wire    ap_block_state8_pp1_stage3_iter0;
wire    ap_block_state12_pp1_stage3_iter1;
wire    ap_block_state16_pp1_stage3_iter2;
wire    ap_block_state20_pp1_stage3_iter3;
wire    ap_block_state24_pp1_stage3_iter4;
wire    ap_block_state28_pp1_stage3_iter5;
wire    ap_block_state32_pp1_stage3_iter6;
wire    ap_block_state36_pp1_stage3_iter7;
wire    ap_block_state40_pp1_stage3_iter8;
wire    ap_block_state44_pp1_stage3_iter9;
wire    ap_block_state48_pp1_stage3_iter10;
wire    ap_block_state52_pp1_stage3_iter11;
wire    ap_block_state56_pp1_stage3_iter12;
wire    ap_block_state60_pp1_stage3_iter13;
wire    ap_block_state64_pp1_stage3_iter14;
wire    ap_block_pp1_stage3_11001;
wire   [31:0] u3_39_fu_685_p1;
wire   [31:0] u2_fu_689_p1;
wire   [31:0] u3_fu_693_p1;
wire   [31:0] u4_39_fu_697_p1;
wire   [31:0] u5_39_fu_701_p1;
wire   [31:0] u4_fu_705_p1;
wire   [31:0] u5_fu_709_p1;
wire   [31:0] u6_39_fu_713_p1;
wire   [31:0] u7_39_fu_717_p1;
wire   [31:0] u6_fu_721_p1;
wire   [31:0] u7_fu_725_p1;
wire   [31:0] grp_fu_289_p2;
reg   [31:0] mul_reg_977;
reg    ap_enable_reg_pp1_iter1;
wire   [31:0] grp_fu_293_p2;
reg   [31:0] mul_1_reg_982;
reg   [31:0] mul_1_reg_982_pp1_iter2_reg;
reg   [31:0] mul_2_reg_987;
reg   [31:0] mul_2_reg_987_pp1_iter2_reg;
reg   [31:0] mul_2_reg_987_pp1_iter3_reg;
reg   [31:0] mul_2_reg_987_pp1_iter4_reg;
reg   [31:0] mul_3_reg_992;
reg   [31:0] mul_3_reg_992_pp1_iter2_reg;
reg   [31:0] mul_3_reg_992_pp1_iter3_reg;
reg   [31:0] mul_3_reg_992_pp1_iter4_reg;
reg   [31:0] mul_3_reg_992_pp1_iter5_reg;
reg   [31:0] mul_3_reg_992_pp1_iter6_reg;
reg   [31:0] mul_4_reg_997;
reg   [31:0] mul_4_reg_997_pp1_iter2_reg;
reg   [31:0] mul_4_reg_997_pp1_iter3_reg;
reg   [31:0] mul_4_reg_997_pp1_iter4_reg;
reg   [31:0] mul_4_reg_997_pp1_iter5_reg;
reg   [31:0] mul_4_reg_997_pp1_iter6_reg;
reg   [31:0] mul_4_reg_997_pp1_iter7_reg;
reg   [31:0] mul_5_reg_1002;
reg   [31:0] mul_5_reg_1002_pp1_iter2_reg;
reg   [31:0] mul_5_reg_1002_pp1_iter3_reg;
reg   [31:0] mul_5_reg_1002_pp1_iter4_reg;
reg   [31:0] mul_5_reg_1002_pp1_iter5_reg;
reg   [31:0] mul_5_reg_1002_pp1_iter6_reg;
reg   [31:0] mul_5_reg_1002_pp1_iter7_reg;
reg   [31:0] mul_5_reg_1002_pp1_iter8_reg;
reg   [31:0] mul_5_reg_1002_pp1_iter9_reg;
reg   [31:0] mul_6_reg_1007;
reg    ap_enable_reg_pp1_iter2;
reg   [31:0] mul_6_reg_1007_pp1_iter3_reg;
reg   [31:0] mul_6_reg_1007_pp1_iter4_reg;
reg   [31:0] mul_6_reg_1007_pp1_iter5_reg;
reg   [31:0] mul_6_reg_1007_pp1_iter6_reg;
reg   [31:0] mul_6_reg_1007_pp1_iter7_reg;
reg   [31:0] mul_6_reg_1007_pp1_iter8_reg;
reg   [31:0] mul_6_reg_1007_pp1_iter9_reg;
reg   [31:0] mul_6_reg_1007_pp1_iter10_reg;
reg   [31:0] mul_6_reg_1007_pp1_iter11_reg;
reg   [31:0] mul_7_reg_1012;
reg   [31:0] mul_7_reg_1012_pp1_iter3_reg;
reg   [31:0] mul_7_reg_1012_pp1_iter4_reg;
reg   [31:0] mul_7_reg_1012_pp1_iter5_reg;
reg   [31:0] mul_7_reg_1012_pp1_iter6_reg;
reg   [31:0] mul_7_reg_1012_pp1_iter7_reg;
reg   [31:0] mul_7_reg_1012_pp1_iter8_reg;
reg   [31:0] mul_7_reg_1012_pp1_iter9_reg;
reg   [31:0] mul_7_reg_1012_pp1_iter10_reg;
reg   [31:0] mul_7_reg_1012_pp1_iter11_reg;
reg   [31:0] mul_7_reg_1012_pp1_iter12_reg;
reg   [31:0] mul_7_reg_1012_pp1_iter13_reg;
wire   [31:0] grp_fu_281_p2;
reg   [31:0] add_reg_1017;
reg    ap_enable_reg_pp1_iter3;
reg   [31:0] add_1_reg_1022;
reg    ap_enable_reg_pp1_iter4;
reg   [31:0] add_2_reg_1027;
reg    ap_enable_reg_pp1_iter6;
reg   [31:0] add_3_reg_1032;
reg    ap_enable_reg_pp1_iter8;
wire   [31:0] grp_fu_285_p2;
reg   [31:0] add_4_reg_1037;
reg    ap_enable_reg_pp1_iter10;
reg   [31:0] add_5_reg_1042;
reg    ap_enable_reg_pp1_iter11;
reg   [31:0] add_6_reg_1047;
reg    ap_enable_reg_pp1_iter13;
reg   [31:0] add_7_reg_1052;
wire    ap_CS_fsm_state4;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state5;
wire    ap_block_pp1_stage3_subdone;
reg    ap_block_pp1_stage2_subdone;
reg    ap_enable_reg_pp1_iter5;
reg    ap_enable_reg_pp1_iter7;
reg    ap_enable_reg_pp1_iter9;
reg    ap_enable_reg_pp1_iter12;
reg    ap_enable_reg_pp1_iter14;
wire   [9:0] local_C_address0;
reg    local_C_ce0;
reg   [9:0] local_C_address1;
reg    local_C_ce1;
reg    local_C_we1;
reg   [31:0] local_C_d1;
reg   [10:0] indvar_flatten_reg_193;
reg    ap_block_state1;
reg   [6:0] c6_V_reg_204;
reg   [4:0] c7_V_reg_215;
reg   [15:0] ap_phi_mux_indvar_flatten21_phi_fu_230_p4;
wire    ap_block_pp1_stage0;
reg   [5:0] ap_phi_mux_c5_V_phi_fu_241_p4;
reg   [11:0] ap_phi_mux_indvar_flatten7_phi_fu_252_p4;
reg   [6:0] ap_phi_mux_c6_V_39_phi_fu_263_p4;
reg   [4:0] ap_phi_mux_c7_V_39_phi_fu_274_p4;
wire   [63:0] zext_ln7332_1_fu_357_p1;
wire   [63:0] p_cast_fu_507_p1;
reg    ap_block_pp1_stage1_01001;
reg    ap_block_pp1_stage2_01001;
reg   [31:0] grp_fu_281_p0;
reg   [31:0] grp_fu_281_p1;
wire    ap_block_pp1_stage3;
reg   [31:0] grp_fu_285_p0;
reg   [31:0] grp_fu_285_p1;
reg   [31:0] grp_fu_289_p0;
reg   [31:0] grp_fu_289_p1;
reg   [31:0] grp_fu_293_p0;
reg   [31:0] grp_fu_293_p1;
wire   [0:0] icmp_ln89033_fu_315_p2;
wire   [6:0] add_ln691_fu_309_p2;
wire   [9:0] tmp_86_cast_fu_344_p3;
wire   [9:0] zext_ln7332_fu_341_p1;
wire   [9:0] add_ln7332_fu_351_p2;
wire   [0:0] icmp_ln890_117_fu_385_p2;
wire   [5:0] add_ln691_154_fu_379_p2;
wire   [0:0] cmp_i_i_mid1_fu_399_p2;
wire   [0:0] cmp_i_i34_fu_405_p2;
wire   [0:0] icmp_ln890_118_fu_425_p2;
wire   [0:0] xor_ln7337_fu_419_p2;
wire   [6:0] select_ln7337_fu_391_p3;
wire   [0:0] and_ln7337_fu_431_p2;
wire   [0:0] or_ln890_fu_451_p2;
wire   [6:0] add_ln691_155_fu_445_p2;
wire   [11:0] add_ln890_77_fu_477_p2;
wire   [9:0] tmp_87_cast_fu_494_p3;
wire   [9:0] zext_ln890_fu_491_p1;
wire   [9:0] empty_832_fu_501_p2;
reg    grp_fu_281_ce;
reg    grp_fu_285_ce;
reg    grp_fu_289_ce;
reg    grp_fu_293_ce;
wire    ap_CS_fsm_state68;
reg   [8:0] ap_NS_fsm;
reg    ap_block_pp1_stage1_subdone;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 9'd1;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter15 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 ap_enable_reg_pp1_iter10 = 1'b0;
#0 ap_enable_reg_pp1_iter11 = 1'b0;
#0 ap_enable_reg_pp1_iter13 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter9 = 1'b0;
#0 ap_enable_reg_pp1_iter12 = 1'b0;
#0 ap_enable_reg_pp1_iter14 = 1'b0;
end

top_PE_wrapper_0_0_x0_local_C #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
local_C_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_address0),
    .ce0(local_C_ce0),
    .q0(local_C_q0),
    .address1(local_C_address1),
    .ce1(local_C_ce1),
    .we1(local_C_we1),
    .d1(local_C_d1)
);

top_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U818(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_281_p0),
    .din1(grp_fu_281_p1),
    .ce(grp_fu_281_ce),
    .dout(grp_fu_281_p2)
);

top_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U819(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_285_p0),
    .din1(grp_fu_285_p1),
    .ce(grp_fu_285_ce),
    .dout(grp_fu_285_p2)
);

top_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U820(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_289_p0),
    .din1(grp_fu_289_p1),
    .ce(grp_fu_289_ce),
    .dout(grp_fu_289_p2)
);

top_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U821(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_293_p0),
    .din1(grp_fu_293_p1),
    .ce(grp_fu_293_ce),
    .dout(grp_fu_293_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state68)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            ap_enable_reg_pp1_iter10 <= ap_enable_reg_pp1_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter11 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            ap_enable_reg_pp1_iter11 <= ap_enable_reg_pp1_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter12 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            ap_enable_reg_pp1_iter12 <= ap_enable_reg_pp1_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter13 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            ap_enable_reg_pp1_iter13 <= ap_enable_reg_pp1_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter14 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            ap_enable_reg_pp1_iter14 <= ap_enable_reg_pp1_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter15 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp1_stage2_subdone) & (ap_enable_reg_pp1_iter14 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3)))) begin
            ap_enable_reg_pp1_iter15 <= ap_enable_reg_pp1_iter14;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter15 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        c5_V_reg_237 <= 6'd0;
    end else if (((icmp_ln890_116_reg_767 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        c5_V_reg_237 <= select_ln890_192_reg_775;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        c6_V_39_reg_259 <= 7'd0;
    end else if (((icmp_ln890_116_reg_767 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        c6_V_39_reg_259 <= select_ln890_194_reg_785;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        c6_V_reg_204 <= select_ln890_191_reg_746;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c6_V_reg_204 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        c7_V_39_reg_270 <= 5'd0;
    end else if (((icmp_ln890_116_reg_767 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        c7_V_39_reg_270 <= add_ln691_156_reg_887;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        c7_V_reg_215 <= add_ln691_153_fu_362_p2;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c7_V_reg_215 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        indvar_flatten21_reg_226 <= 16'd0;
    end else if (((icmp_ln890_116_reg_767 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten21_reg_226 <= add_ln890_78_reg_762;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        indvar_flatten7_reg_248 <= 12'd0;
    end else if (((icmp_ln890_116_reg_767 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten7_reg_248 <= select_ln890_195_reg_796;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        indvar_flatten_reg_193 <= add_ln890_reg_733;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_193 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (icmp_ln890_116_reg_767_pp1_iter4_reg == 1'd0))) begin
        add_1_reg_1022 <= grp_fu_281_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln890_116_reg_767_pp1_iter6_reg == 1'd0))) begin
        add_2_reg_1027 <= grp_fu_281_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln890_116_reg_767_pp1_iter8_reg == 1'd0))) begin
        add_3_reg_1032 <= grp_fu_281_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln890_116_reg_767_pp1_iter9_reg == 1'd0))) begin
        add_4_reg_1037 <= grp_fu_285_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (icmp_ln890_116_reg_767_pp1_iter11_reg == 1'd0))) begin
        add_5_reg_1042 <= grp_fu_285_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln890_116_reg_767_pp1_iter13_reg == 1'd0))) begin
        add_6_reg_1047 <= grp_fu_285_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln890_116_reg_767_pp1_iter15_reg == 1'd0))) begin
        add_7_reg_1052 <= grp_fu_285_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_116_reg_767 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        add_ln691_156_reg_887 <= add_ln691_156_fu_660_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        add_ln890_78_reg_762 <= add_ln890_78_fu_367_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln890_reg_733 <= add_ln890_fu_297_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln890_116_reg_767_pp1_iter2_reg == 1'd0))) begin
        add_reg_1017 <= grp_fu_281_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln890_116_fu_373_p2 == 1'd0))) begin
        empty_reg_791 <= empty_fu_473_p1;
        select_ln7337_1_reg_771 <= select_ln7337_1_fu_411_p3;
        select_ln890_193_reg_780 <= select_ln890_193_fu_457_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln890_116_reg_767 <= icmp_ln890_116_fu_373_p2;
        icmp_ln890_116_reg_767_pp1_iter10_reg <= icmp_ln890_116_reg_767_pp1_iter9_reg;
        icmp_ln890_116_reg_767_pp1_iter11_reg <= icmp_ln890_116_reg_767_pp1_iter10_reg;
        icmp_ln890_116_reg_767_pp1_iter12_reg <= icmp_ln890_116_reg_767_pp1_iter11_reg;
        icmp_ln890_116_reg_767_pp1_iter13_reg <= icmp_ln890_116_reg_767_pp1_iter12_reg;
        icmp_ln890_116_reg_767_pp1_iter14_reg <= icmp_ln890_116_reg_767_pp1_iter13_reg;
        icmp_ln890_116_reg_767_pp1_iter15_reg <= icmp_ln890_116_reg_767_pp1_iter14_reg;
        icmp_ln890_116_reg_767_pp1_iter1_reg <= icmp_ln890_116_reg_767;
        icmp_ln890_116_reg_767_pp1_iter2_reg <= icmp_ln890_116_reg_767_pp1_iter1_reg;
        icmp_ln890_116_reg_767_pp1_iter3_reg <= icmp_ln890_116_reg_767_pp1_iter2_reg;
        icmp_ln890_116_reg_767_pp1_iter4_reg <= icmp_ln890_116_reg_767_pp1_iter3_reg;
        icmp_ln890_116_reg_767_pp1_iter5_reg <= icmp_ln890_116_reg_767_pp1_iter4_reg;
        icmp_ln890_116_reg_767_pp1_iter6_reg <= icmp_ln890_116_reg_767_pp1_iter5_reg;
        icmp_ln890_116_reg_767_pp1_iter7_reg <= icmp_ln890_116_reg_767_pp1_iter6_reg;
        icmp_ln890_116_reg_767_pp1_iter8_reg <= icmp_ln890_116_reg_767_pp1_iter7_reg;
        icmp_ln890_116_reg_767_pp1_iter9_reg <= icmp_ln890_116_reg_767_pp1_iter8_reg;
        mul_6_reg_1007_pp1_iter10_reg <= mul_6_reg_1007_pp1_iter9_reg;
        mul_6_reg_1007_pp1_iter11_reg <= mul_6_reg_1007_pp1_iter10_reg;
        mul_6_reg_1007_pp1_iter3_reg <= mul_6_reg_1007;
        mul_6_reg_1007_pp1_iter4_reg <= mul_6_reg_1007_pp1_iter3_reg;
        mul_6_reg_1007_pp1_iter5_reg <= mul_6_reg_1007_pp1_iter4_reg;
        mul_6_reg_1007_pp1_iter6_reg <= mul_6_reg_1007_pp1_iter5_reg;
        mul_6_reg_1007_pp1_iter7_reg <= mul_6_reg_1007_pp1_iter6_reg;
        mul_6_reg_1007_pp1_iter8_reg <= mul_6_reg_1007_pp1_iter7_reg;
        mul_6_reg_1007_pp1_iter9_reg <= mul_6_reg_1007_pp1_iter8_reg;
        mul_7_reg_1012_pp1_iter10_reg <= mul_7_reg_1012_pp1_iter9_reg;
        mul_7_reg_1012_pp1_iter11_reg <= mul_7_reg_1012_pp1_iter10_reg;
        mul_7_reg_1012_pp1_iter12_reg <= mul_7_reg_1012_pp1_iter11_reg;
        mul_7_reg_1012_pp1_iter13_reg <= mul_7_reg_1012_pp1_iter12_reg;
        mul_7_reg_1012_pp1_iter3_reg <= mul_7_reg_1012;
        mul_7_reg_1012_pp1_iter4_reg <= mul_7_reg_1012_pp1_iter3_reg;
        mul_7_reg_1012_pp1_iter5_reg <= mul_7_reg_1012_pp1_iter4_reg;
        mul_7_reg_1012_pp1_iter6_reg <= mul_7_reg_1012_pp1_iter5_reg;
        mul_7_reg_1012_pp1_iter7_reg <= mul_7_reg_1012_pp1_iter6_reg;
        mul_7_reg_1012_pp1_iter8_reg <= mul_7_reg_1012_pp1_iter7_reg;
        mul_7_reg_1012_pp1_iter9_reg <= mul_7_reg_1012_pp1_iter8_reg;
        select_ln7337_1_reg_771_pp1_iter10_reg <= select_ln7337_1_reg_771_pp1_iter9_reg;
        select_ln7337_1_reg_771_pp1_iter11_reg <= select_ln7337_1_reg_771_pp1_iter10_reg;
        select_ln7337_1_reg_771_pp1_iter12_reg <= select_ln7337_1_reg_771_pp1_iter11_reg;
        select_ln7337_1_reg_771_pp1_iter13_reg <= select_ln7337_1_reg_771_pp1_iter12_reg;
        select_ln7337_1_reg_771_pp1_iter14_reg <= select_ln7337_1_reg_771_pp1_iter13_reg;
        select_ln7337_1_reg_771_pp1_iter15_reg <= select_ln7337_1_reg_771_pp1_iter14_reg;
        select_ln7337_1_reg_771_pp1_iter1_reg <= select_ln7337_1_reg_771;
        select_ln7337_1_reg_771_pp1_iter2_reg <= select_ln7337_1_reg_771_pp1_iter1_reg;
        select_ln7337_1_reg_771_pp1_iter3_reg <= select_ln7337_1_reg_771_pp1_iter2_reg;
        select_ln7337_1_reg_771_pp1_iter4_reg <= select_ln7337_1_reg_771_pp1_iter3_reg;
        select_ln7337_1_reg_771_pp1_iter5_reg <= select_ln7337_1_reg_771_pp1_iter4_reg;
        select_ln7337_1_reg_771_pp1_iter6_reg <= select_ln7337_1_reg_771_pp1_iter5_reg;
        select_ln7337_1_reg_771_pp1_iter7_reg <= select_ln7337_1_reg_771_pp1_iter6_reg;
        select_ln7337_1_reg_771_pp1_iter8_reg <= select_ln7337_1_reg_771_pp1_iter7_reg;
        select_ln7337_1_reg_771_pp1_iter9_reg <= select_ln7337_1_reg_771_pp1_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_116_reg_767 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        local_C_addr_39_reg_801 <= p_cast_fu_507_p1;
        v1_V_39_reg_842 <= {{fifo_A_PE_12_0_x152_dout[255:224]}};
        v1_V_reg_882 <= {{fifo_B_PE_12_0_x167_dout[255:224]}};
        v2_V_545_reg_852 <= {{fifo_B_PE_12_0_x167_dout[63:32]}};
        v2_V_546_reg_857 <= {{fifo_B_PE_12_0_x167_dout[95:64]}};
        v2_V_547_reg_862 <= {{fifo_B_PE_12_0_x167_dout[127:96]}};
        v2_V_548_reg_867 <= {{fifo_B_PE_12_0_x167_dout[159:128]}};
        v2_V_549_reg_872 <= {{fifo_B_PE_12_0_x167_dout[191:160]}};
        v2_V_550_reg_877 <= {{fifo_B_PE_12_0_x167_dout[223:192]}};
        v2_V_551_reg_807 <= v2_V_551_fu_512_p1;
        v2_V_552_reg_812 <= {{fifo_A_PE_12_0_x152_dout[63:32]}};
        v2_V_553_reg_817 <= {{fifo_A_PE_12_0_x152_dout[95:64]}};
        v2_V_554_reg_822 <= {{fifo_A_PE_12_0_x152_dout[127:96]}};
        v2_V_555_reg_827 <= {{fifo_A_PE_12_0_x152_dout[159:128]}};
        v2_V_556_reg_832 <= {{fifo_A_PE_12_0_x152_dout[191:160]}};
        v2_V_557_reg_837 <= {{fifo_A_PE_12_0_x152_dout[223:192]}};
        v2_V_reg_847 <= v2_V_fu_586_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        local_C_addr_39_reg_801_pp1_iter10_reg <= local_C_addr_39_reg_801_pp1_iter9_reg;
        local_C_addr_39_reg_801_pp1_iter11_reg <= local_C_addr_39_reg_801_pp1_iter10_reg;
        local_C_addr_39_reg_801_pp1_iter12_reg <= local_C_addr_39_reg_801_pp1_iter11_reg;
        local_C_addr_39_reg_801_pp1_iter13_reg <= local_C_addr_39_reg_801_pp1_iter12_reg;
        local_C_addr_39_reg_801_pp1_iter14_reg <= local_C_addr_39_reg_801_pp1_iter13_reg;
        local_C_addr_39_reg_801_pp1_iter15_reg <= local_C_addr_39_reg_801_pp1_iter14_reg;
        local_C_addr_39_reg_801_pp1_iter1_reg <= local_C_addr_39_reg_801;
        local_C_addr_39_reg_801_pp1_iter2_reg <= local_C_addr_39_reg_801_pp1_iter1_reg;
        local_C_addr_39_reg_801_pp1_iter3_reg <= local_C_addr_39_reg_801_pp1_iter2_reg;
        local_C_addr_39_reg_801_pp1_iter4_reg <= local_C_addr_39_reg_801_pp1_iter3_reg;
        local_C_addr_39_reg_801_pp1_iter5_reg <= local_C_addr_39_reg_801_pp1_iter4_reg;
        local_C_addr_39_reg_801_pp1_iter6_reg <= local_C_addr_39_reg_801_pp1_iter5_reg;
        local_C_addr_39_reg_801_pp1_iter7_reg <= local_C_addr_39_reg_801_pp1_iter6_reg;
        local_C_addr_39_reg_801_pp1_iter8_reg <= local_C_addr_39_reg_801_pp1_iter7_reg;
        local_C_addr_39_reg_801_pp1_iter9_reg <= local_C_addr_39_reg_801_pp1_iter8_reg;
        mul_1_reg_982_pp1_iter2_reg <= mul_1_reg_982;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_116_reg_767 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        local_C_load_reg_912 <= local_C_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln890_116_reg_767_pp1_iter1_reg == 1'd0))) begin
        mul_1_reg_982 <= grp_fu_293_p2;
        mul_reg_977 <= grp_fu_289_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln890_116_reg_767_pp1_iter1_reg == 1'd0))) begin
        mul_2_reg_987 <= grp_fu_289_p2;
        mul_3_reg_992 <= grp_fu_293_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        mul_2_reg_987_pp1_iter2_reg <= mul_2_reg_987;
        mul_2_reg_987_pp1_iter3_reg <= mul_2_reg_987_pp1_iter2_reg;
        mul_2_reg_987_pp1_iter4_reg <= mul_2_reg_987_pp1_iter3_reg;
        mul_3_reg_992_pp1_iter2_reg <= mul_3_reg_992;
        mul_3_reg_992_pp1_iter3_reg <= mul_3_reg_992_pp1_iter2_reg;
        mul_3_reg_992_pp1_iter4_reg <= mul_3_reg_992_pp1_iter3_reg;
        mul_3_reg_992_pp1_iter5_reg <= mul_3_reg_992_pp1_iter4_reg;
        mul_3_reg_992_pp1_iter6_reg <= mul_3_reg_992_pp1_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (icmp_ln890_116_reg_767_pp1_iter1_reg == 1'd0))) begin
        mul_4_reg_997 <= grp_fu_289_p2;
        mul_5_reg_1002 <= grp_fu_293_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        mul_4_reg_997_pp1_iter2_reg <= mul_4_reg_997;
        mul_4_reg_997_pp1_iter3_reg <= mul_4_reg_997_pp1_iter2_reg;
        mul_4_reg_997_pp1_iter4_reg <= mul_4_reg_997_pp1_iter3_reg;
        mul_4_reg_997_pp1_iter5_reg <= mul_4_reg_997_pp1_iter4_reg;
        mul_4_reg_997_pp1_iter6_reg <= mul_4_reg_997_pp1_iter5_reg;
        mul_4_reg_997_pp1_iter7_reg <= mul_4_reg_997_pp1_iter6_reg;
        mul_5_reg_1002_pp1_iter2_reg <= mul_5_reg_1002;
        mul_5_reg_1002_pp1_iter3_reg <= mul_5_reg_1002_pp1_iter2_reg;
        mul_5_reg_1002_pp1_iter4_reg <= mul_5_reg_1002_pp1_iter3_reg;
        mul_5_reg_1002_pp1_iter5_reg <= mul_5_reg_1002_pp1_iter4_reg;
        mul_5_reg_1002_pp1_iter6_reg <= mul_5_reg_1002_pp1_iter5_reg;
        mul_5_reg_1002_pp1_iter7_reg <= mul_5_reg_1002_pp1_iter6_reg;
        mul_5_reg_1002_pp1_iter8_reg <= mul_5_reg_1002_pp1_iter7_reg;
        mul_5_reg_1002_pp1_iter9_reg <= mul_5_reg_1002_pp1_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln890_116_reg_767_pp1_iter1_reg == 1'd0))) begin
        mul_6_reg_1007 <= grp_fu_289_p2;
        mul_7_reg_1012 <= grp_fu_293_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_303_p2 == 1'd0))) begin
        select_ln890_191_reg_746 <= select_ln890_191_fu_329_p3;
        select_ln890_reg_741 <= select_ln890_fu_321_p3;
        trunc_ln7332_reg_752 <= trunc_ln7332_fu_337_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln890_116_fu_373_p2 == 1'd0))) begin
        select_ln890_192_reg_775 <= select_ln890_192_fu_437_p3;
        select_ln890_194_reg_785 <= select_ln890_194_fu_465_p3;
        select_ln890_195_reg_796 <= select_ln890_195_fu_483_p3;
    end
end

always @ (*) begin
    if ((icmp_ln890_116_fu_373_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b0) & (ap_enable_reg_pp1_iter14 == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter13 == 1'b0) & (ap_enable_reg_pp1_iter11 == 1'b0) & (ap_enable_reg_pp1_iter10 == 1'b0) & (ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_116_reg_767 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_c5_V_phi_fu_241_p4 = select_ln890_192_reg_775;
    end else begin
        ap_phi_mux_c5_V_phi_fu_241_p4 = c5_V_reg_237;
    end
end

always @ (*) begin
    if (((icmp_ln890_116_reg_767 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_c6_V_39_phi_fu_263_p4 = select_ln890_194_reg_785;
    end else begin
        ap_phi_mux_c6_V_39_phi_fu_263_p4 = c6_V_39_reg_259;
    end
end

always @ (*) begin
    if (((icmp_ln890_116_reg_767 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_c7_V_39_phi_fu_274_p4 = add_ln691_156_reg_887;
    end else begin
        ap_phi_mux_c7_V_39_phi_fu_274_p4 = c7_V_39_reg_270;
    end
end

always @ (*) begin
    if (((icmp_ln890_116_reg_767 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_indvar_flatten21_phi_fu_230_p4 = add_ln890_78_reg_762;
    end else begin
        ap_phi_mux_indvar_flatten21_phi_fu_230_p4 = indvar_flatten21_reg_226;
    end
end

always @ (*) begin
    if (((icmp_ln890_116_reg_767 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_indvar_flatten7_phi_fu_252_p4 = select_ln890_195_reg_796;
    end else begin
        ap_phi_mux_indvar_flatten7_phi_fu_252_p4 = indvar_flatten7_reg_248;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_116_reg_767 == 1'd0) & (1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        fifo_A_PE_12_0_x152_blk_n = fifo_A_PE_12_0_x152_empty_n;
    end else begin
        fifo_A_PE_12_0_x152_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln890_116_reg_767 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        fifo_A_PE_12_0_x152_read = 1'b1;
    end else begin
        fifo_A_PE_12_0_x152_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_116_reg_767 == 1'd0) & (1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        fifo_A_PE_12_1_x153_blk_n = fifo_A_PE_12_1_x153_full_n;
    end else begin
        fifo_A_PE_12_1_x153_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln890_116_reg_767 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        fifo_A_PE_12_1_x153_write = 1'b1;
    end else begin
        fifo_A_PE_12_1_x153_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_116_reg_767 == 1'd0) & (1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        fifo_B_PE_12_0_x167_blk_n = fifo_B_PE_12_0_x167_empty_n;
    end else begin
        fifo_B_PE_12_0_x167_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln890_116_reg_767 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        fifo_B_PE_12_0_x167_read = 1'b1;
    end else begin
        fifo_B_PE_12_0_x167_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_116_reg_767 == 1'd0) & (1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        fifo_B_PE_13_0_x168_blk_n = fifo_B_PE_13_0_x168_full_n;
    end else begin
        fifo_B_PE_13_0_x168_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln890_116_reg_767 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        fifo_B_PE_13_0_x168_write = 1'b1;
    end else begin
        fifo_B_PE_13_0_x168_write = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln7337_1_reg_771_pp1_iter15_reg == 1'd1) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        fifo_C_drain_PE_12_0_x195_blk_n = fifo_C_drain_PE_12_0_x195_full_n;
    end else begin
        fifo_C_drain_PE_12_0_x195_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((select_ln7337_1_reg_771_pp1_iter15_reg == 1'd1) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        fifo_C_drain_PE_12_0_x195_write = 1'b1;
    end else begin
        fifo_C_drain_PE_12_0_x195_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        grp_fu_281_ce = 1'b1;
    end else begin
        grp_fu_281_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        grp_fu_281_p0 = add_2_reg_1027;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_281_p0 = add_1_reg_1022;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        grp_fu_281_p0 = add_reg_1017;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        grp_fu_281_p0 = local_C_load_reg_912;
    end else begin
        grp_fu_281_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        grp_fu_281_p1 = mul_3_reg_992_pp1_iter6_reg;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_281_p1 = mul_2_reg_987_pp1_iter4_reg;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        grp_fu_281_p1 = mul_1_reg_982_pp1_iter2_reg;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        grp_fu_281_p1 = mul_reg_977;
    end else begin
        grp_fu_281_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        grp_fu_285_ce = 1'b1;
    end else begin
        grp_fu_285_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        grp_fu_285_p0 = add_6_reg_1047;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_285_p0 = add_5_reg_1042;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        grp_fu_285_p0 = add_4_reg_1037;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        grp_fu_285_p0 = add_3_reg_1032;
    end else begin
        grp_fu_285_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        grp_fu_285_p1 = mul_7_reg_1012_pp1_iter13_reg;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_285_p1 = mul_6_reg_1007_pp1_iter11_reg;
    end else if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        grp_fu_285_p1 = mul_5_reg_1002_pp1_iter9_reg;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        grp_fu_285_p1 = mul_4_reg_997_pp1_iter7_reg;
    end else begin
        grp_fu_285_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        grp_fu_289_ce = 1'b1;
    end else begin
        grp_fu_289_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        grp_fu_289_p0 = u6_39_fu_713_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_289_p0 = u4_39_fu_697_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        grp_fu_289_p0 = u2_39_fu_681_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        grp_fu_289_p0 = u0_39_fu_665_p1;
    end else begin
        grp_fu_289_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        grp_fu_289_p1 = u6_fu_721_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_289_p1 = u4_fu_705_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        grp_fu_289_p1 = u2_fu_689_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        grp_fu_289_p1 = u0_fu_673_p1;
    end else begin
        grp_fu_289_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        grp_fu_293_ce = 1'b1;
    end else begin
        grp_fu_293_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        grp_fu_293_p0 = u7_39_fu_717_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_293_p0 = u5_39_fu_701_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        grp_fu_293_p0 = u3_39_fu_685_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        grp_fu_293_p0 = u1_39_fu_669_p1;
    end else begin
        grp_fu_293_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        grp_fu_293_p1 = u7_fu_725_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_293_p1 = u5_fu_709_p1;
    end else if (((1'b0 == ap_block_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        grp_fu_293_p1 = u3_fu_693_p1;
    end else if (((1'b0 == ap_block_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        grp_fu_293_p1 = u1_fu_677_p1;
    end else begin
        grp_fu_293_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        local_C_address1 = local_C_addr_39_reg_801_pp1_iter15_reg;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        local_C_address1 = zext_ln7332_1_fu_357_p1;
    end else begin
        local_C_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        local_C_ce0 = 1'b1;
    end else begin
        local_C_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        local_C_ce1 = 1'b1;
    end else begin
        local_C_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        local_C_d1 = add_7_reg_1052;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        local_C_d1 = 32'd0;
    end else begin
        local_C_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln890_116_reg_767_pp1_iter15_reg == 1'd0)))) begin
        local_C_we1 = 1'b1;
    end else begin
        local_C_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_303_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (icmp_ln890_116_fu_373_p2 == 1'd1)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (icmp_ln890_116_fu_373_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((~((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage2_subdone) & (ap_enable_reg_pp1_iter14 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage2)) & (1'b0 == ap_block_pp1_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end else if (((ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage2_subdone) & (ap_enable_reg_pp1_iter14 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_pp1_stage3 : begin
            if ((1'b0 == ap_block_pp1_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln691_153_fu_362_p2 = (select_ln890_reg_741 + 5'd1);

assign add_ln691_154_fu_379_p2 = (ap_phi_mux_c5_V_phi_fu_241_p4 + 6'd1);

assign add_ln691_155_fu_445_p2 = (select_ln7337_fu_391_p3 + 7'd1);

assign add_ln691_156_fu_660_p2 = (select_ln890_193_reg_780 + 5'd1);

assign add_ln691_fu_309_p2 = (c6_V_reg_204 + 7'd1);

assign add_ln7332_fu_351_p2 = (tmp_86_cast_fu_344_p3 + zext_ln7332_fu_341_p1);

assign add_ln890_77_fu_477_p2 = (ap_phi_mux_indvar_flatten7_phi_fu_252_p4 + 12'd1);

assign add_ln890_78_fu_367_p2 = (ap_phi_mux_indvar_flatten21_phi_fu_230_p4 + 16'd1);

assign add_ln890_fu_297_p2 = (indvar_flatten_reg_193 + 11'd1);

assign and_ln7337_fu_431_p2 = (xor_ln7337_fu_419_p2 & icmp_ln890_118_fu_425_p2);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp1_stage3 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd8];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage1_01001 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (((icmp_ln890_116_reg_767 == 1'd0) & (fifo_A_PE_12_1_x153_full_n == 1'b0)) | ((icmp_ln890_116_reg_767 == 1'd0) & (fifo_B_PE_13_0_x168_full_n == 1'b0)) | ((icmp_ln890_116_reg_767 == 1'd0) & (fifo_B_PE_12_0_x167_empty_n == 1'b0)) | ((icmp_ln890_116_reg_767 == 1'd0) & (fifo_A_PE_12_0_x152_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp1_stage1_11001 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (((icmp_ln890_116_reg_767 == 1'd0) & (fifo_A_PE_12_1_x153_full_n == 1'b0)) | ((icmp_ln890_116_reg_767 == 1'd0) & (fifo_B_PE_13_0_x168_full_n == 1'b0)) | ((icmp_ln890_116_reg_767 == 1'd0) & (fifo_B_PE_12_0_x167_empty_n == 1'b0)) | ((icmp_ln890_116_reg_767 == 1'd0) & (fifo_A_PE_12_0_x152_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp1_stage1_subdone = ((ap_enable_reg_pp1_iter0 == 1'b1) & (((icmp_ln890_116_reg_767 == 1'd0) & (fifo_A_PE_12_1_x153_full_n == 1'b0)) | ((icmp_ln890_116_reg_767 == 1'd0) & (fifo_B_PE_13_0_x168_full_n == 1'b0)) | ((icmp_ln890_116_reg_767 == 1'd0) & (fifo_B_PE_12_0_x167_empty_n == 1'b0)) | ((icmp_ln890_116_reg_767 == 1'd0) & (fifo_A_PE_12_0_x152_empty_n == 1'b0))));
end

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage2_01001 = ((select_ln7337_1_reg_771_pp1_iter15_reg == 1'd1) & (ap_enable_reg_pp1_iter15 == 1'b1) & (fifo_C_drain_PE_12_0_x195_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage2_11001 = ((select_ln7337_1_reg_771_pp1_iter15_reg == 1'd1) & (ap_enable_reg_pp1_iter15 == 1'b1) & (fifo_C_drain_PE_12_0_x195_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage2_subdone = ((select_ln7337_1_reg_771_pp1_iter15_reg == 1'd1) & (ap_enable_reg_pp1_iter15 == 1'b1) & (fifo_C_drain_PE_12_0_x195_full_n == 1'b0));
end

assign ap_block_pp1_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_block_state10_pp1_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp1_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp1_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp1_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp1_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp1_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp1_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp1_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp1_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp1_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp1_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp1_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp1_stage2_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp1_stage3_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp1_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp1_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp1_stage2_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp1_stage3_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp1_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp1_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp1_stage2_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp1_stage3_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp1_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp1_stage1_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp1_stage2_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp1_stage3_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp1_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp1_stage1_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp1_stage2_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp1_stage3_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp1_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp1_stage1_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp1_stage2_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp1_stage3_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp1_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp1_stage1_iter15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state67_pp1_stage2_iter15 = ((select_ln7337_1_reg_771_pp1_iter15_reg == 1'd1) & (fifo_C_drain_PE_12_0_x195_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp1_stage1_iter0 = (((icmp_ln890_116_reg_767 == 1'd0) & (fifo_A_PE_12_1_x153_full_n == 1'b0)) | ((icmp_ln890_116_reg_767 == 1'd0) & (fifo_B_PE_13_0_x168_full_n == 1'b0)) | ((icmp_ln890_116_reg_767 == 1'd0) & (fifo_B_PE_12_0_x167_empty_n == 1'b0)) | ((icmp_ln890_116_reg_767 == 1'd0) & (fifo_A_PE_12_0_x152_empty_n == 1'b0)));
end

assign ap_block_state7_pp1_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp1_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign cmp_i_i34_fu_405_p2 = ((ap_phi_mux_c5_V_phi_fu_241_p4 == 6'd31) ? 1'b1 : 1'b0);

assign cmp_i_i_mid1_fu_399_p2 = ((add_ln691_154_fu_379_p2 == 6'd31) ? 1'b1 : 1'b0);

assign empty_832_fu_501_p2 = (tmp_87_cast_fu_494_p3 + zext_ln890_fu_491_p1);

assign empty_fu_473_p1 = select_ln890_193_fu_457_p3[3:0];

assign fifo_A_PE_12_1_x153_din = fifo_A_PE_12_0_x152_dout;

assign fifo_B_PE_13_0_x168_din = fifo_B_PE_12_0_x167_dout;

assign fifo_C_drain_PE_12_0_x195_din = add_7_reg_1052;

assign icmp_ln89033_fu_315_p2 = ((c7_V_reg_215 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_116_fu_373_p2 = ((ap_phi_mux_indvar_flatten21_phi_fu_230_p4 == 16'd32768) ? 1'b1 : 1'b0);

assign icmp_ln890_117_fu_385_p2 = ((ap_phi_mux_indvar_flatten7_phi_fu_252_p4 == 12'd1024) ? 1'b1 : 1'b0);

assign icmp_ln890_118_fu_425_p2 = ((ap_phi_mux_c7_V_39_phi_fu_274_p4 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_303_p2 = ((indvar_flatten_reg_193 == 11'd1024) ? 1'b1 : 1'b0);

assign local_C_address0 = p_cast_fu_507_p1;

assign or_ln890_fu_451_p2 = (icmp_ln890_117_fu_385_p2 | and_ln7337_fu_431_p2);

assign p_cast_fu_507_p1 = empty_832_fu_501_p2;

assign select_ln7337_1_fu_411_p3 = ((icmp_ln890_117_fu_385_p2[0:0] == 1'b1) ? cmp_i_i_mid1_fu_399_p2 : cmp_i_i34_fu_405_p2);

assign select_ln7337_fu_391_p3 = ((icmp_ln890_117_fu_385_p2[0:0] == 1'b1) ? 7'd0 : ap_phi_mux_c6_V_39_phi_fu_263_p4);

assign select_ln890_191_fu_329_p3 = ((icmp_ln89033_fu_315_p2[0:0] == 1'b1) ? add_ln691_fu_309_p2 : c6_V_reg_204);

assign select_ln890_192_fu_437_p3 = ((icmp_ln890_117_fu_385_p2[0:0] == 1'b1) ? add_ln691_154_fu_379_p2 : ap_phi_mux_c5_V_phi_fu_241_p4);

assign select_ln890_193_fu_457_p3 = ((or_ln890_fu_451_p2[0:0] == 1'b1) ? 5'd0 : ap_phi_mux_c7_V_39_phi_fu_274_p4);

assign select_ln890_194_fu_465_p3 = ((and_ln7337_fu_431_p2[0:0] == 1'b1) ? add_ln691_155_fu_445_p2 : select_ln7337_fu_391_p3);

assign select_ln890_195_fu_483_p3 = ((icmp_ln890_117_fu_385_p2[0:0] == 1'b1) ? 12'd1 : add_ln890_77_fu_477_p2);

assign select_ln890_fu_321_p3 = ((icmp_ln89033_fu_315_p2[0:0] == 1'b1) ? 5'd0 : c7_V_reg_215);

assign tmp_86_cast_fu_344_p3 = {{trunc_ln7332_reg_752}, {6'd0}};

assign tmp_87_cast_fu_494_p3 = {{empty_reg_791}, {6'd0}};

assign trunc_ln7332_fu_337_p1 = select_ln890_fu_321_p3[3:0];

assign u0_39_fu_665_p1 = v2_V_551_reg_807;

assign u0_fu_673_p1 = v2_V_reg_847;

assign u1_39_fu_669_p1 = v2_V_552_reg_812;

assign u1_fu_677_p1 = v2_V_545_reg_852;

assign u2_39_fu_681_p1 = v2_V_553_reg_817;

assign u2_fu_689_p1 = v2_V_546_reg_857;

assign u3_39_fu_685_p1 = v2_V_554_reg_822;

assign u3_fu_693_p1 = v2_V_547_reg_862;

assign u4_39_fu_697_p1 = v2_V_555_reg_827;

assign u4_fu_705_p1 = v2_V_548_reg_867;

assign u5_39_fu_701_p1 = v2_V_556_reg_832;

assign u5_fu_709_p1 = v2_V_549_reg_872;

assign u6_39_fu_713_p1 = v2_V_557_reg_837;

assign u6_fu_721_p1 = v2_V_550_reg_877;

assign u7_39_fu_717_p1 = v1_V_39_reg_842;

assign u7_fu_725_p1 = v1_V_reg_882;

assign v2_V_551_fu_512_p1 = fifo_A_PE_12_0_x152_dout[31:0];

assign v2_V_fu_586_p1 = fifo_B_PE_12_0_x167_dout[31:0];

assign xor_ln7337_fu_419_p2 = (icmp_ln890_117_fu_385_p2 ^ 1'd1);

assign zext_ln7332_1_fu_357_p1 = add_ln7332_fu_351_p2;

assign zext_ln7332_fu_341_p1 = select_ln890_191_reg_746;

assign zext_ln890_fu_491_p1 = select_ln890_194_reg_785;

endmodule //top_PE_wrapper_12_0_x1
