Analysis & Synthesis report for ProcesadorMonociclo
Fri Nov 10 11:54:51 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: CuatroBits:CuatroBitsAdderPC
 10. Elapsed Time Per Partition
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 10 11:54:51 2017           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; ProcesadorMonociclo                             ;
; Top-level Entity Name              ; ProcesadorMonociclo                             ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 0                                               ;
;     Total combinational functions  ; 0                                               ;
;     Dedicated logic registers      ; 0                                               ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 14                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Option                                                                     ; Setting             ; Default Value       ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Device                                                                     ; EP2C20AF484A7       ;                     ;
; Top-level entity name                                                      ; ProcesadorMonociclo ; ProcesadorMonociclo ;
; Family name                                                                ; Cyclone II          ; Cyclone IV GX       ;
; Use smart compilation                                                      ; Off                 ; Off                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                                ; Off                 ; Off                 ;
; Restructure Multiplexers                                                   ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                                        ; Off                 ; Off                 ;
; Preserve fewer node names                                                  ; On                  ; On                  ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                 ; Off                 ;
; Verilog Version                                                            ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                               ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                                   ; Auto                ; Auto                ;
; Safe State Machine                                                         ; Off                 ; Off                 ;
; Extract Verilog State Machines                                             ; On                  ; On                  ;
; Extract VHDL State Machines                                                ; On                  ; On                  ;
; Ignore Verilog initial constructs                                          ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                                 ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                             ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                                  ; On                  ; On                  ;
; Parallel Synthesis                                                         ; On                  ; On                  ;
; DSP Block Balancing                                                        ; Auto                ; Auto                ;
; NOT Gate Push-Back                                                         ; On                  ; On                  ;
; Power-Up Don't Care                                                        ; On                  ; On                  ;
; Remove Redundant Logic Cells                                               ; Off                 ; Off                 ;
; Remove Duplicate Registers                                                 ; On                  ; On                  ;
; Ignore CARRY Buffers                                                       ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                                     ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                                      ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                                       ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                                        ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                             ; Off                 ; Off                 ;
; Optimization Technique                                                     ; Balanced            ; Balanced            ;
; Carry Chain Length                                                         ; 70                  ; 70                  ;
; Auto Carry Chains                                                          ; On                  ; On                  ;
; Auto Open-Drain Pins                                                       ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                 ; Off                 ;
; Auto ROM Replacement                                                       ; On                  ; On                  ;
; Auto RAM Replacement                                                       ; On                  ; On                  ;
; Auto Shift Register Replacement                                            ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                              ; On                  ; On                  ;
; Strict RAM Replacement                                                     ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                          ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                                     ; Off                 ; Off                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                 ; Off                 ;
; Auto Resource Sharing                                                      ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                              ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                        ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                          ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                                    ; Off                 ; Off                 ;
; Report Parameter Settings                                                  ; On                  ; On                  ;
; Report Source Assignments                                                  ; On                  ; On                  ;
; Report Connectivity Checks                                                 ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                 ; Off                 ;
; Synchronization Register Chain Length                                      ; 2                   ; 2                   ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                          ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                            ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                 ; 100                 ;
; Clock MUX Protection                                                       ; On                  ; On                  ;
; Auto Gated Clock Conversion                                                ; Off                 ; Off                 ;
; Block Design Naming                                                        ; Auto                ; Auto                ;
; SDC constraint protection                                                  ; Off                 ; Off                 ;
; Synthesis Effort                                                           ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                                         ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                                ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                                     ; On                  ; On                  ;
; Synthesis Seed                                                             ; 1                   ; 1                   ;
+----------------------------------------------------------------------------+---------------------+---------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                  ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------+---------+
; PC.vhd                           ; yes             ; User VHDL File  ; C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/PC.vhd                  ;         ;
; RegisterFile.vhd                 ; yes             ; User VHDL File  ; C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/RegisterFile.vhd        ;         ;
; InstructionMemory.vhd            ; yes             ; User VHDL File  ; C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/InstructionMemory.vhd   ;         ;
; DataMemory.vhd                   ; yes             ; User VHDL File  ; C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/DataMemory.vhd          ;         ;
; Adder.vhd                        ; yes             ; User VHDL File  ; C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Adder.vhd               ;         ;
; Jump.vhd                         ; yes             ; User VHDL File  ; C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Jump.vhd                ;         ;
; SignExtend.vhd                   ; yes             ; User VHDL File  ; C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/SignExtend.vhd          ;         ;
; MUXRF.vhd                        ; yes             ; User VHDL File  ; C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/MUXRF.vhd               ;         ;
; MUX.vhd                          ; yes             ; User VHDL File  ; C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/MUX.vhd                 ;         ;
; Control.vhd                      ; yes             ; User VHDL File  ; C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Control.vhd             ;         ;
; CuatroBits.vhd                   ; yes             ; User VHDL File  ; C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/CuatroBits.vhd          ;         ;
; DivisorFrecuencia.vhd            ; yes             ; User VHDL File  ; C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/DivisorFrecuencia.vhd   ;         ;
; ALU.vhd                          ; yes             ; User VHDL File  ; C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ALU.vhd                 ;         ;
; ProcesadorMonociclo.vhd          ; yes             ; User VHDL File  ; C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ProcesadorMonociclo.vhd ;         ;
; ANDBranch.vhd                    ; yes             ; User VHDL File  ; C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/ANDBranch.vhd           ;         ;
; MUXInput.vhd                     ; yes             ; User VHDL File  ; C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/MUXInput.vhd            ;         ;
; CompleteBits.vhd                 ; yes             ; User VHDL File  ; C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/CompleteBits.vhd        ;         ;
; Complete25Bits.vhd               ; yes             ; User VHDL File  ; C:/Users/ASUS/Desktop/ProyectoArqui/ProyectoArqui/ProyectoMonociclo/ProyectoMonociclo/Complete25Bits.vhd      ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 14    ;
; Embedded Multiplier 9-bit elements          ; 0     ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                          ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name  ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------+--------------+
; |ProcesadorMonociclo       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 14   ; 0            ; |ProcesadorMonociclo ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CuatroBits:CuatroBitsAdderPC ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; valor          ; 1     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Nov 10 11:54:35 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProcesadorMonociclo -c ProcesadorMonociclo
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: PC-PC
    Info (12023): Found entity 1: PC
Info (12021): Found 2 design units, including 1 entities, in source file registerfile.vhd
    Info (12022): Found design unit 1: RegisterFile-RegisterFile
    Info (12023): Found entity 1: RegisterFile
Info (12021): Found 2 design units, including 1 entities, in source file instructionmemory.vhd
    Info (12022): Found design unit 1: InstructionMemory-InstructionMemory
    Info (12023): Found entity 1: InstructionMemory
Info (12021): Found 2 design units, including 1 entities, in source file datamemory.vhd
    Info (12022): Found design unit 1: DataMemory-DataMemory
    Info (12023): Found entity 1: DataMemory
Info (12021): Found 2 design units, including 1 entities, in source file adder.vhd
    Info (12022): Found design unit 1: Adder-Adder
    Info (12023): Found entity 1: Adder
Info (12021): Found 2 design units, including 1 entities, in source file jump.vhd
    Info (12022): Found design unit 1: Jump-Jump
    Info (12023): Found entity 1: Jump
Info (12021): Found 2 design units, including 1 entities, in source file signextend.vhd
    Info (12022): Found design unit 1: SignExtend-SignExtend
    Info (12023): Found entity 1: SignExtend
Info (12021): Found 2 design units, including 1 entities, in source file muxrf.vhd
    Info (12022): Found design unit 1: MUXRF-MUXRF
    Info (12023): Found entity 1: MUXRF
Warning (12090): Entity "MUX" obtained from "MUX.vhd" instead of from Quartus II megafunction library
Info (12021): Found 2 design units, including 1 entities, in source file mux.vhd
    Info (12022): Found design unit 1: MUX-MUX
    Info (12023): Found entity 1: MUX
Info (12021): Found 2 design units, including 1 entities, in source file control.vhd
    Info (12022): Found design unit 1: Control-Control
    Info (12023): Found entity 1: Control
Info (12021): Found 2 design units, including 1 entities, in source file cuatrobits.vhd
    Info (12022): Found design unit 1: CuatroBits-CuatroBits
    Info (12023): Found entity 1: CuatroBits
Info (12021): Found 2 design units, including 1 entities, in source file deco7seg.vhd
    Info (12022): Found design unit 1: Deco7Seg-Deco7Seg
    Info (12023): Found entity 1: Deco7Seg
Info (12021): Found 2 design units, including 1 entities, in source file divisorfrecuencia.vhd
    Info (12022): Found design unit 1: DivisorFrecuencia-DivisorFrecuencia
    Info (12023): Found entity 1: DivisorFrecuencia
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-ALU
    Info (12023): Found entity 1: ALU
Info (12021): Found 2 design units, including 1 entities, in source file procesadormonociclo.vhd
    Info (12022): Found design unit 1: ProcesadorMonociclo-ProcesadorMonociclo
    Info (12023): Found entity 1: ProcesadorMonociclo
Info (12021): Found 2 design units, including 1 entities, in source file andbranch.vhd
    Info (12022): Found design unit 1: ANDBranch-ANDBranch
    Info (12023): Found entity 1: ANDBranch
Info (12021): Found 2 design units, including 1 entities, in source file muxinput.vhd
    Info (12022): Found design unit 1: MUXInput-MUXInput
    Info (12023): Found entity 1: MUXInput
Info (12021): Found 2 design units, including 1 entities, in source file completebits.vhd
    Info (12022): Found design unit 1: CompleteBits-CompleteBits
    Info (12023): Found entity 1: CompleteBits
Info (12021): Found 2 design units, including 1 entities, in source file complete25bits.vhd
    Info (12022): Found design unit 1: Complete25Bits-Complete25Bits
    Info (12023): Found entity 1: Complete25Bits
Info (12127): Elaborating entity "ProcesadorMonociclo" for the top level hierarchy
Info (12129): Elaborating entity "CompleteBits" using architecture "A:completebits" for hierarchy "CompleteBits:CompletaBITS"
Info (12129): Elaborating entity "DivisorFrecuencia" using architecture "A:divisorfrecuencia" for hierarchy "DivisorFrecuencia:DivisorFrec"
Info (12129): Elaborating entity "PC" using architecture "A:pc" for hierarchy "PC:PC"
Warning (10492): VHDL Process Statement warning at PC.vhd(23): signal "Enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12129): Elaborating entity "CuatroBits" using architecture "A:cuatrobits" for hierarchy "CuatroBits:CuatroBitsAdderPC"
Info (12129): Elaborating entity "Adder" using architecture "A:adder" for hierarchy "Adder:AdderPC"
Info (12129): Elaborating entity "InstructionMemory" using architecture "A:instructionmemory" for hierarchy "InstructionMemory:InstructionMemory"
Info (12129): Elaborating entity "ANDBranch" using architecture "A:andbranch" for hierarchy "ANDBranch:ANDBranch"
Info (12129): Elaborating entity "MUXInput" using architecture "A:muxinput" for hierarchy "MUXInput:MUXDATARAM"
Info (12129): Elaborating entity "Complete25Bits" using architecture "A:complete25bits" for hierarchy "Complete25Bits:Completa25BITS"
Info (12129): Elaborating entity "MUX" using architecture "A:mux" for hierarchy "MUX:MUXBranch"
Info (12129): Elaborating entity "Jump" using architecture "A:jump" for hierarchy "Jump:ShiftLeft2Jump"
Info (12129): Elaborating entity "Control" using architecture "A:control" for hierarchy "Control:Control"
Warning (10631): VHDL Process Statement warning at Control.vhd(29): inferring latch(es) for signal or variable "RegDst", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Control.vhd(29): inferring latch(es) for signal or variable "Jump", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Control.vhd(29): inferring latch(es) for signal or variable "Branch", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Control.vhd(29): inferring latch(es) for signal or variable "MemRead", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Control.vhd(29): inferring latch(es) for signal or variable "MemtoReg", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Control.vhd(29): inferring latch(es) for signal or variable "ALUOp", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Control.vhd(29): inferring latch(es) for signal or variable "MemWrite", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Control.vhd(29): inferring latch(es) for signal or variable "ALUSrc", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Control.vhd(29): inferring latch(es) for signal or variable "RegWrite", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Control.vhd(29): inferring latch(es) for signal or variable "Enable", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Control.vhd(29): inferring latch(es) for signal or variable "WriteModo", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "WriteModo[0]" at Control.vhd(29)
Info (10041): Inferred latch for "WriteModo[1]" at Control.vhd(29)
Info (10041): Inferred latch for "Enable" at Control.vhd(29)
Info (10041): Inferred latch for "RegWrite" at Control.vhd(29)
Info (10041): Inferred latch for "ALUSrc" at Control.vhd(29)
Info (10041): Inferred latch for "MemWrite" at Control.vhd(29)
Info (10041): Inferred latch for "ALUOp[0]" at Control.vhd(29)
Info (10041): Inferred latch for "ALUOp[1]" at Control.vhd(29)
Info (10041): Inferred latch for "MemtoReg" at Control.vhd(29)
Info (10041): Inferred latch for "MemRead" at Control.vhd(29)
Info (10041): Inferred latch for "Branch" at Control.vhd(29)
Info (10041): Inferred latch for "Jump" at Control.vhd(29)
Info (10041): Inferred latch for "RegDst" at Control.vhd(29)
Info (12129): Elaborating entity "SignExtend" using architecture "A:signextend" for hierarchy "SignExtend:SignExt"
Info (12129): Elaborating entity "MUXRF" using architecture "A:muxrf" for hierarchy "MUXRF:MUXRF"
Info (12129): Elaborating entity "RegisterFile" using architecture "A:registerfile" for hierarchy "RegisterFile:RegisterFile"
Info (12129): Elaborating entity "ALU" using architecture "A:alu" for hierarchy "ALU:ALU"
Warning (10631): VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable "Resultado", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable "Zero", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "Zero" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[0]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[1]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[2]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[3]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[4]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[5]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[6]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[7]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[8]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[9]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[10]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[11]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[12]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[13]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[14]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[15]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[16]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[17]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[18]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[19]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[20]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[21]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[22]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[23]" at ALU.vhd(20)
Info (10041): Inferred latch for "Resultado[24]" at ALU.vhd(20)
Info (12129): Elaborating entity "DataMemory" using architecture "A:datamemory" for hierarchy "DataMemory:DataMemory"
Info (12128): Elaborating entity "MUX" for hierarchy "MUX:MUXRAM"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Clock"
    Warning (15610): No output dependent on input pin "ResetClock"
    Warning (15610): No output dependent on input pin "ResetPC"
    Warning (15610): No output dependent on input pin "Pulsador"
    Warning (15610): No output dependent on input pin "SwitchesModo[0]"
    Warning (15610): No output dependent on input pin "SwitchesModo[1]"
    Warning (15610): No output dependent on input pin "SwitchesDatos[0]"
    Warning (15610): No output dependent on input pin "SwitchesDatos[1]"
    Warning (15610): No output dependent on input pin "SwitchesDatos[2]"
    Warning (15610): No output dependent on input pin "SwitchesDatos[3]"
    Warning (15610): No output dependent on input pin "SwitchesDatos[4]"
    Warning (15610): No output dependent on input pin "SwitchesDatos[5]"
    Warning (15610): No output dependent on input pin "SwitchesDatos[6]"
    Warning (15610): No output dependent on input pin "SwitchesDatos[7]"
Info (21057): Implemented 14 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 517 megabytes
    Info: Processing ended: Fri Nov 10 11:54:51 2017
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:06


