$date
	Sat Oct 12 19:25:54 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module NOR_tb $end
$var wire 1 ! out $end
$var reg 1 " in_a $end
$var reg 1 # in_b $end
$var reg 1 $ in_c $end
$scope module h1 $end
$var wire 1 " in_a $end
$var wire 1 # in_b $end
$var wire 1 $ in_c $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
1!
$end
#10
0!
1$
#20
0$
1#
#30
1$
#40
0$
0#
1"
#50
1$
#60
0$
1#
#70
1$
#80
