# pipelineCPU
Using VHDL
without data and control hazard detection
Register file code has been written by Dr. Mehran Rezaei (Faculty of Computer Engineering, University of Isfahan)
