/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  reg [11:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire [3:0] celloutsig_0_37z;
  wire [3:0] celloutsig_0_39z;
  wire [9:0] celloutsig_0_40z;
  wire [14:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [10:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[63] & in_data[46]);
  assign celloutsig_1_16z = ~(celloutsig_1_9z & in_data[129]);
  assign celloutsig_0_19z = ~(celloutsig_0_1z & celloutsig_0_13z[7]);
  assign celloutsig_0_22z = ~(celloutsig_0_11z[8] & celloutsig_0_6z);
  assign celloutsig_0_6z = ~(in_data[71] | celloutsig_0_0z);
  assign celloutsig_0_10z = ~(celloutsig_0_8z[9] | in_data[59]);
  assign celloutsig_0_1z = ~celloutsig_0_0z;
  assign celloutsig_1_18z = celloutsig_1_16z | ~(celloutsig_1_9z);
  assign celloutsig_0_7z = ~(in_data[38] ^ celloutsig_0_4z[13]);
  assign celloutsig_0_21z = ~(in_data[76] ^ celloutsig_0_9z[10]);
  assign celloutsig_0_40z = { celloutsig_0_13z[10:3], celloutsig_0_19z, celloutsig_0_6z } & { celloutsig_0_30z[2:0], celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_37z, celloutsig_0_1z };
  assign celloutsig_0_4z = { in_data[68:58], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z } & in_data[55:41];
  assign celloutsig_0_2z = { in_data[50:47], celloutsig_0_0z } == { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_9z = { celloutsig_1_7z[5:4], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_1z } >= { in_data[170:165], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_2z = ! { in_data[126:125], celloutsig_1_0z };
  assign celloutsig_0_24z = ! { in_data[25:18], celloutsig_0_19z };
  assign celloutsig_1_3z = celloutsig_1_0z[0] & ~(celloutsig_1_1z[1]);
  assign celloutsig_1_7z = in_data[176:169] * { celloutsig_1_5z[1:0], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_17z = { celloutsig_0_9z[8:3], celloutsig_0_10z } * celloutsig_0_9z[6:0];
  assign celloutsig_0_37z = celloutsig_0_4z[2] ? celloutsig_0_8z[5:2] : { celloutsig_0_14z[2:1], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[115] ? in_data[159:155] : in_data[131:127];
  assign celloutsig_1_1z = in_data[177] ? in_data[135:130] : { in_data[128], celloutsig_1_0z };
  assign celloutsig_0_30z = celloutsig_0_19z ? { celloutsig_0_17z[1:0], celloutsig_0_0z, celloutsig_0_24z } : celloutsig_0_14z[4:1];
  assign celloutsig_1_19z = - celloutsig_1_7z[7:3];
  assign celloutsig_1_5z = ~ { celloutsig_1_1z[4:0], celloutsig_1_3z };
  assign celloutsig_0_9z = ~ { celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_1_6z = in_data[132:130] - { celloutsig_1_0z[3], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_14z = celloutsig_0_4z[4:0] - { in_data[71:68], celloutsig_0_10z };
  assign celloutsig_0_39z = celloutsig_0_30z ~^ { celloutsig_0_9z[10:8], celloutsig_0_22z };
  assign celloutsig_0_11z = { celloutsig_0_4z[12:2], celloutsig_0_7z } ~^ { celloutsig_0_8z, celloutsig_0_2z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_8z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_8z = celloutsig_0_4z[12:2];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_13z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_13z = { celloutsig_0_8z[9:2], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_6z };
  assign { out_data[128], out_data[100:96], out_data[35:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
