Analysis & Synthesis report for ARM
Sat May 20 10:36:53 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |Altera|ARM:AR|MEM_Stage:mem_st|SRAMController:SC|ps
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: ARM:AR|IF_Stage:if_st|Mux_2_1:mux_2_1_inst
 17. Parameter Settings for User Entity Instance: ARM:AR|ID_Stage:id_st|ControlUnit:CU
 18. Parameter Settings for User Entity Instance: ARM:AR|ID_Stage:id_st|Mux_2_1:Mux_CU_out
 19. Parameter Settings for User Entity Instance: ARM:AR|ID_Stage:id_st|Mux_2_1:Mux_src2
 20. Parameter Settings for User Entity Instance: ARM:AR|EXE_Stage:exe_st|Mux_3_1:MX1
 21. Parameter Settings for User Entity Instance: ARM:AR|EXE_Stage:exe_st|Mux_3_1:MX2
 22. Parameter Settings for User Entity Instance: ARM:AR|MEM_Stage:mem_st|Mux_2_1:MUXWB
 23. Parameter Settings for User Entity Instance: ARM:AR|MEM_Stage:mem_st|SRAMController:SC
 24. Parameter Settings for User Entity Instance: ARM:AR|WB_Stage:wb_st|Mux_2_1:MUX32
 25. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 26. Port Connectivity Checks: "ARM:AR|MEM_Stage:mem_st|SRAMController:SC"
 27. Port Connectivity Checks: "ARM:AR|MEM_Stage:mem_st|Mux_2_1:MUXWB"
 28. Port Connectivity Checks: "ARM:AR|EXE_Stage:exe_st|Adder:ADD"
 29. Port Connectivity Checks: "ARM:AR|ID_Stage:id_st|Mux_2_1:Mux_CU_out"
 30. Port Connectivity Checks: "ARM:AR|IF_Stage:if_st|Adder:adder_pc_4"
 31. SignalTap II Logic Analyzer Settings
 32. Elapsed Time Per Partition
 33. Connections to In-System Debugging Instance "auto_signaltap_0"
 34. Analysis & Synthesis Messages
 35. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 20 10:36:52 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; ARM                                             ;
; Top-level Entity Name              ; Altera                                          ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 5,566                                           ;
;     Total combinational functions  ; 2,731                                           ;
;     Dedicated logic registers      ; 3,808                                           ;
; Total registers                    ; 3808                                            ;
; Total pins                         ; 418                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 24,832                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; Altera             ; ARM                ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; SRAMController.v                 ; yes             ; User Verilog HDL File        ; C:/University/CA Lab/ARM-main/SRAMController.v                            ;         ;
; Val2Gen.v                        ; yes             ; User Verilog HDL File        ; C:/University/CA Lab/ARM-main/Val2Gen.v                                   ;         ;
; StatusRegister.v                 ; yes             ; User Verilog HDL File        ; C:/University/CA Lab/ARM-main/StatusRegister.v                            ;         ;
; RegisterFile.v                   ; yes             ; User Verilog HDL File        ; C:/University/CA Lab/ARM-main/RegisterFile.v                              ;         ;
; HazardDetectionUnit.v            ; yes             ; User Verilog HDL File        ; C:/University/CA Lab/ARM-main/HazardDetectionUnit.v                       ;         ;
; ControlUnit.v                    ; yes             ; User Verilog HDL File        ; C:/University/CA Lab/ARM-main/ControlUnit.v                               ;         ;
; Condition_Check.v                ; yes             ; User Verilog HDL File        ; C:/University/CA Lab/ARM-main/Condition_Check.v                           ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File        ; C:/University/CA Lab/ARM-main/ALU.v                                       ;         ;
; Altera.V                         ; yes             ; User Verilog HDL File        ; C:/University/CA Lab/ARM-main/Altera.V                                    ;         ;
; WB_Stage.v                       ; yes             ; User Verilog HDL File        ; C:/University/CA Lab/ARM-main/WB_Stage.v                                  ;         ;
; PC.v                             ; yes             ; User Verilog HDL File        ; C:/University/CA Lab/ARM-main/PC.v                                        ;         ;
; Mux_2_1.v                        ; yes             ; User Verilog HDL File        ; C:/University/CA Lab/ARM-main/Mux_2_1.v                                   ;         ;
; MEM_Stage.v                      ; yes             ; User Verilog HDL File        ; C:/University/CA Lab/ARM-main/MEM_Stage.v                                 ;         ;
; MEM_Reg.v                        ; yes             ; User Verilog HDL File        ; C:/University/CA Lab/ARM-main/MEM_Reg.v                                   ;         ;
; Instru_mem.v                     ; yes             ; User Verilog HDL File        ; C:/University/CA Lab/ARM-main/Instru_mem.v                                ;         ;
; IF_Stage.v                       ; yes             ; User Verilog HDL File        ; C:/University/CA Lab/ARM-main/IF_Stage.v                                  ;         ;
; IF_Reg.v                         ; yes             ; User Verilog HDL File        ; C:/University/CA Lab/ARM-main/IF_Reg.v                                    ;         ;
; ID_Stage.v                       ; yes             ; User Verilog HDL File        ; C:/University/CA Lab/ARM-main/ID_Stage.v                                  ;         ;
; ID_Reg.v                         ; yes             ; User Verilog HDL File        ; C:/University/CA Lab/ARM-main/ID_Reg.v                                    ;         ;
; EXE_Stage.v                      ; yes             ; User Verilog HDL File        ; C:/University/CA Lab/ARM-main/EXE_Stage.v                                 ;         ;
; EXE_Reg.v                        ; yes             ; User Verilog HDL File        ; C:/University/CA Lab/ARM-main/EXE_Reg.v                                   ;         ;
; ARM.v                            ; yes             ; User Verilog HDL File        ; C:/University/CA Lab/ARM-main/ARM.v                                       ;         ;
; Adder.v                          ; yes             ; User Verilog HDL File        ; C:/University/CA Lab/ARM-main/Adder.v                                     ;         ;
; Mux_3-1.v                        ; yes             ; User Verilog HDL File        ; C:/University/CA Lab/ARM-main/Mux_3-1.v                                   ;         ;
; ForwardingUnit.v                 ; yes             ; User Verilog HDL File        ; C:/University/CA Lab/ARM-main/ForwardingUnit.v                            ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; c:/quartus13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; c:/quartus13/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; c:/quartus13/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; c:/quartus13/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; c:/quartus13/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; sld_gap_detector.vhd             ; yes             ; Encrypted Megafunction       ; c:/quartus13/quartus/libraries/megafunctions/sld_gap_detector.vhd         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_at14.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/University/CA Lab/ARM-main/db/altsyncram_at14.tdf                      ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_aoc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/University/CA Lab/ARM-main/db/mux_aoc.tdf                              ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_rqf.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/University/CA Lab/ARM-main/db/decode_rqf.tdf                           ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_odi.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/University/CA Lab/ARM-main/db/cntr_odi.tdf                             ;         ;
; db/cmpr_ccc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/University/CA Lab/ARM-main/db/cmpr_ccc.tdf                             ;         ;
; db/cntr_02j.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/University/CA Lab/ARM-main/db/cntr_02j.tdf                             ;         ;
; db/cntr_tbi.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/University/CA Lab/ARM-main/db/cntr_tbi.tdf                             ;         ;
; db/cmpr_8cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/University/CA Lab/ARM-main/db/cmpr_8cc.tdf                             ;         ;
; db/cntr_gui.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/University/CA Lab/ARM-main/db/cntr_gui.tdf                             ;         ;
; db/cmpr_5cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/University/CA Lab/ARM-main/db/cmpr_5cc.tdf                             ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; c:/quartus13/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; c:/quartus13/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; c:/quartus13/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 5,566    ;
;                                             ;          ;
; Total combinational functions               ; 2731     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 1764     ;
;     -- 3 input functions                    ; 612      ;
;     -- <=2 input functions                  ; 355      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 2480     ;
;     -- arithmetic mode                      ; 251      ;
;                                             ;          ;
; Total registers                             ; 3808     ;
;     -- Dedicated logic registers            ; 3808     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 418      ;
; Total memory bits                           ; 24832    ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 2449     ;
; Total fan-out                               ; 24330    ;
; Average fan-out                             ; 3.40     ;
+---------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                         ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Altera                                                                                                                               ; 2731 (2)          ; 3808 (0)     ; 24832       ; 0            ; 0       ; 0         ; 418  ; 0            ; |Altera                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |ARM:AR|                                                                                                                           ; 1306 (1)          ; 220 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|ARM:AR                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |EXE_Reg:exe_re|                                                                                                                ; 0 (0)             ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|ARM:AR|EXE_Reg:exe_re                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |EXE_Stage:exe_st|                                                                                                              ; 910 (1)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|ARM:AR|EXE_Stage:exe_st                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |ALU:OALU|                                                                                                                   ; 351 (351)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|ARM:AR|EXE_Stage:exe_st|ALU:OALU                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |Mux_3_1:MX1|                                                                                                                ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|ARM:AR|EXE_Stage:exe_st|Mux_3_1:MX1                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |Mux_3_1:MX2|                                                                                                                ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|ARM:AR|EXE_Stage:exe_st|Mux_3_1:MX2                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |Val2Gen:V2G|                                                                                                                ; 521 (521)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|ARM:AR|EXE_Stage:exe_st|Val2Gen:V2G                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |ForwardingUnit:FU|                                                                                                             ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|ARM:AR|ForwardingUnit:FU                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |HazardDetection:HDU|                                                                                                           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|ARM:AR|HazardDetection:HDU                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |ID_Reg:id_re|                                                                                                                  ; 78 (78)           ; 75 (75)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|ARM:AR|ID_Reg:id_re                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |ID_Stage:id_st|                                                                                                                ; 19 (1)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|ARM:AR|ID_Stage:id_st                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |Condition_Check:CC|                                                                                                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|ARM:AR|ID_Stage:id_st|Condition_Check:CC                                                                                                                                                                                                                                                                                                                            ; work         ;
;          |ControlUnit:CU|                                                                                                             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|ARM:AR|ID_Stage:id_st|ControlUnit:CU                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |Mux_2_1:Mux_CU_out|                                                                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|ARM:AR|ID_Stage:id_st|Mux_2_1:Mux_CU_out                                                                                                                                                                                                                                                                                                                            ; work         ;
;          |Mux_2_1:Mux_src2|                                                                                                           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|ARM:AR|ID_Stage:id_st|Mux_2_1:Mux_src2                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |IF_Reg:if_re|                                                                                                                  ; 31 (31)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|ARM:AR|IF_Reg:if_re                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |IF_Stage:if_st|                                                                                                                ; 198 (0)           ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|ARM:AR|IF_Stage:if_st                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |Adder:adder_pc_4|                                                                                                           ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|ARM:AR|IF_Stage:if_st|Adder:adder_pc_4                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |Instru_mem:inst_mem|                                                                                                        ; 138 (138)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|ARM:AR|IF_Stage:if_st|Instru_mem:inst_mem                                                                                                                                                                                                                                                                                                                           ; work         ;
;          |PC:pc_inst|                                                                                                                 ; 30 (30)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|ARM:AR|IF_Stage:if_st|PC:pc_inst                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |MEM_Stage:mem_st|                                                                                                              ; 57 (9)            ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|ARM:AR|MEM_Stage:mem_st                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |SRAMController:SC|                                                                                                          ; 48 (48)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|ARM:AR|MEM_Stage:mem_st|SRAMController:SC                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |StatusRegister:SR|                                                                                                             ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|ARM:AR|StatusRegister:SR                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                 ; 121 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                                  ; 120 (82)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                                    ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                               ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                                  ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                             ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                   ; 1302 (1)          ; 3502 (386)   ; 24832       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                         ; 1301 (0)          ; 3116 (0)     ; 24832       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                     ; 1301 (19)         ; 3116 (798)   ; 24832       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                         ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                          ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                      ; work         ;
;                   |decode_rqf:auto_generated|                                                                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                                                            ; work         ;
;                |lpm_mux:mux|                                                                                                          ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                              ; work         ;
;                   |mux_aoc:auto_generated|                                                                                            ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                                                                       ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                         ; 0 (0)             ; 0 (0)        ; 24832       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                         ; work         ;
;                |altsyncram_at14:auto_generated|                                                                                       ; 0 (0)             ; 0 (0)        ; 24832       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated                                                                                                                                                                          ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                          ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                                                            ; 18 (18)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                            ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                              ; 62 (62)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                              ; work         ;
;             |sld_ela_control:ela_control|                                                                                             ; 905 (2)           ; 1950 (4)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                             ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                                           ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                              ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                     ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                               ; 386 (0)           ; 965 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                        ; 0 (0)             ; 579 (579)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                           ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                    ; 386 (0)           ; 386 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                 ; work         ;
;                |sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic| ; 450 (0)           ; 965 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                        ; 0 (0)             ; 579 (579)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                    ; 450 (64)          ; 386 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                        ; 67 (67)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                           ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                       ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                       ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                        ; 260 (10)          ; 244 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                            ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                              ; work         ;
;                   |cntr_odi:auto_generated|                                                                                           ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_odi:auto_generated                                                                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                     ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                       ; work         ;
;                   |cntr_02j:auto_generated|                                                                                           ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                                                                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                           ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                             ; work         ;
;                   |cntr_tbi:auto_generated|                                                                                           ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_tbi:auto_generated                                                                                                     ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                              ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                ; work         ;
;                   |cntr_gui:auto_generated|                                                                                           ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                      ; 194 (194)         ; 194 (194)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                        ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                     ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                   ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                   ; work         ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 194          ; 128          ; 194          ; 24832 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Altera|ARM:AR|MEM_Stage:mem_st|SRAMController:SC|ps                                                                    ;
+---------------+---------+--------------+--------------+-------------+---------------+---------------+--------------+---------+----------+
; Name          ; ps.WAIT ; ps.READ_HIGH ; ps.ADDR_HIGH ; ps.ADDR_LOW ; ps.WRITE_WAIT ; ps.WRITE_HIGH ; ps.WRITE_LOW ; ps.IDLE ; ps.READY ;
+---------------+---------+--------------+--------------+-------------+---------------+---------------+--------------+---------+----------+
; ps.IDLE       ; 0       ; 0            ; 0            ; 0           ; 0             ; 0             ; 0            ; 0       ; 0        ;
; ps.WRITE_LOW  ; 0       ; 0            ; 0            ; 0           ; 0             ; 0             ; 1            ; 1       ; 0        ;
; ps.WRITE_HIGH ; 0       ; 0            ; 0            ; 0           ; 0             ; 1             ; 0            ; 1       ; 0        ;
; ps.WRITE_WAIT ; 0       ; 0            ; 0            ; 0           ; 1             ; 0             ; 0            ; 1       ; 0        ;
; ps.ADDR_LOW   ; 0       ; 0            ; 0            ; 1           ; 0             ; 0             ; 0            ; 1       ; 0        ;
; ps.ADDR_HIGH  ; 0       ; 0            ; 1            ; 0           ; 0             ; 0             ; 0            ; 1       ; 0        ;
; ps.READ_HIGH  ; 0       ; 1            ; 0            ; 0           ; 0             ; 0             ; 0            ; 1       ; 0        ;
; ps.WAIT       ; 1       ; 0            ; 0            ; 0           ; 0             ; 0             ; 0            ; 1       ; 0        ;
; ps.READY      ; 0       ; 0            ; 0            ; 0           ; 0             ; 0             ; 0            ; 1       ; 1        ;
+---------------+---------+--------------+--------------+-------------+---------------+---------------+--------------+---------+----------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; ARM:AR|ID_Stage:id_st|Mux_2_1:Mux_CU_out|out[6]~0      ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                    ;
+-----------------------------------------------------------------+-----------------------------------------------------+
; Register name                                                   ; Reason for Removal                                  ;
+-----------------------------------------------------------------+-----------------------------------------------------+
; ARM:AR|ID_Reg:id_re|signed_imm_24[11]                           ; Merged with ARM:AR|ID_Reg:id_re|shift_operand[11]   ;
; ARM:AR|ID_Reg:id_re|signed_imm_24[10]                           ; Merged with ARM:AR|ID_Reg:id_re|shift_operand[10]   ;
; ARM:AR|ID_Reg:id_re|signed_imm_24[9]                            ; Merged with ARM:AR|ID_Reg:id_re|shift_operand[9]    ;
; ARM:AR|ID_Reg:id_re|signed_imm_24[8]                            ; Merged with ARM:AR|ID_Reg:id_re|shift_operand[8]    ;
; ARM:AR|ID_Reg:id_re|signed_imm_24[7]                            ; Merged with ARM:AR|ID_Reg:id_re|shift_operand[7]    ;
; ARM:AR|ID_Reg:id_re|signed_imm_24[6]                            ; Merged with ARM:AR|ID_Reg:id_re|shift_operand[6]    ;
; ARM:AR|ID_Reg:id_re|signed_imm_24[5]                            ; Merged with ARM:AR|ID_Reg:id_re|shift_operand[5]    ;
; ARM:AR|ID_Reg:id_re|signed_imm_24[4]                            ; Merged with ARM:AR|ID_Reg:id_re|shift_operand[4]    ;
; ARM:AR|ID_Reg:id_re|signed_imm_24[3]                            ; Merged with ARM:AR|ID_Reg:id_re|shift_operand[3]    ;
; ARM:AR|ID_Reg:id_re|signed_imm_24[2]                            ; Merged with ARM:AR|ID_Reg:id_re|shift_operand[2]    ;
; ARM:AR|ID_Reg:id_re|signed_imm_24[1]                            ; Merged with ARM:AR|ID_Reg:id_re|shift_operand[1]    ;
; ARM:AR|ID_Reg:id_re|signed_imm_24[0]                            ; Merged with ARM:AR|ID_Reg:id_re|shift_operand[0]    ;
; ARM:AR|ID_Reg:id_re|src1[3]                                     ; Merged with ARM:AR|ID_Reg:id_re|signed_imm_24[19]   ;
; ARM:AR|ID_Reg:id_re|src1[2]                                     ; Merged with ARM:AR|ID_Reg:id_re|signed_imm_24[18]   ;
; ARM:AR|ID_Reg:id_re|src1[1]                                     ; Merged with ARM:AR|ID_Reg:id_re|signed_imm_24[17]   ;
; ARM:AR|ID_Reg:id_re|dest[2]                                     ; Merged with ARM:AR|ID_Reg:id_re|signed_imm_24[14]   ;
; ARM:AR|ID_Reg:id_re|dest[1]                                     ; Merged with ARM:AR|ID_Reg:id_re|signed_imm_24[13]   ;
; ARM:AR|ID_Reg:id_re|dest[0]                                     ; Merged with ARM:AR|ID_Reg:id_re|signed_imm_24[12]   ;
; ARM:AR|IF_Reg:if_re|instruction[10]                             ; Merged with ARM:AR|IF_Reg:if_re|instruction[27]     ;
; ARM:AR|IF_Reg:if_re|instruction[9]                              ; Merged with ARM:AR|IF_Reg:if_re|instruction[11]     ;
; ARM:AR|IF_Reg:if_re|instruction[5]                              ; Merged with ARM:AR|IF_Reg:if_re|instruction[7]      ;
; ARM:AR|ID_Reg:id_re|shift_operand[9]                            ; Merged with ARM:AR|ID_Reg:id_re|shift_operand[11]   ;
; ARM:AR|ID_Reg:id_re|shift_operand[5]                            ; Merged with ARM:AR|ID_Reg:id_re|shift_operand[7]    ;
; ARM:AR|ID_Reg:id_re|src1[0]                                     ; Merged with ARM:AR|ID_Reg:id_re|signed_imm_24[16]   ;
; ARM:AR|ID_Reg:id_re|dest[3]                                     ; Merged with ARM:AR|ID_Reg:id_re|signed_imm_24[15]   ;
; ARM:AR|ID_Reg:id_re|pc[1]                                       ; Merged with ARM:AR|ID_Reg:id_re|pc[0]               ;
; ARM:AR|IF_Reg:if_re|pc[1]                                       ; Merged with ARM:AR|IF_Reg:if_re|pc[0]               ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[1]                         ; Merged with ARM:AR|IF_Stage:if_st|PC:pc_inst|out[0] ;
; ARM:AR|IF_Reg:if_re|pc[0]                                       ; Stuck at GND due to stuck port data_in              ;
; ARM:AR|ID_Reg:id_re|pc[0]                                       ; Stuck at GND due to stuck port data_in              ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[0]                         ; Stuck at GND due to stuck port data_in              ;
; ARM:AR|MEM_Reg:mem_re|WB_EN                                     ; Stuck at GND due to stuck port data_in              ;
; ARM:AR|MEM_Reg:mem_re|dest[0..3]                                ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][15]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][15]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][15]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][15]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][15]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][15]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][15]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][15]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][15]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][14]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][14]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][14]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][14]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][14]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][14]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][14]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][14]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][14]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][13]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][13]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][13]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][13]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][13]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][13]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][13]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][13]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][13]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][12]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][12]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][12]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][12]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][12]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][12]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][12]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][12]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][12]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][11]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][11]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][11]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][11]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][11]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][11]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][11]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][11]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][11]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][10]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][10]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][10]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][10]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][10]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][10]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][10]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][10]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][10]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][9]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][9]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][9]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][9]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][9]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][9]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][9]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][9]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][9]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][8]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][8]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][8]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][8]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][8]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][8]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][8]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][8]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][8]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][7]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][7]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][7]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][7]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][7]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][7]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][7]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][7]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][7]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][6]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][6]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][6]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][6]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][6]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][6]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][6]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][6]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][6]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][5]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][5]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][5]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][5]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][5]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][5]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][5]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][5]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][5]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][4]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][4]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][4]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][4]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][4]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][4]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][4]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][4]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][4]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][3]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][3]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][3]             ; Stuck at VCC due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][3]             ; Stuck at VCC due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][3]            ; Stuck at VCC due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][3]            ; Stuck at VCC due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][3]            ; Stuck at VCC due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][3]            ; Stuck at VCC due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][3]            ; Stuck at VCC due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][2]             ; Stuck at VCC due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][2]             ; Stuck at VCC due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][2]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][2]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][2]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][2]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][2]            ; Stuck at VCC due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][2]            ; Stuck at VCC due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][2]            ; Stuck at VCC due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][1]             ; Stuck at VCC due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][1]             ; Stuck at VCC due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][1]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][1]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][1]            ; Stuck at VCC due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][1]            ; Stuck at VCC due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][1]            ; Stuck at VCC due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][1]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][1]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][0]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][0]             ; Stuck at VCC due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][0]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][0]             ; Stuck at VCC due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][0]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][0]            ; Stuck at VCC due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][0]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][0]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][0]            ; Stuck at VCC due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][31]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][31]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][31]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][31]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][31]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][31]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][31]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][31]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][31]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][16]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][16]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][16]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][16]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][16]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][16]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][16]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][16]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][16]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][17]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][17]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][17]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][17]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][17]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][17]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][17]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][17]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][17]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][18]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][18]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][18]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][18]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][18]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][18]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][18]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][18]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][18]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][19]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][19]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][19]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][19]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][19]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][19]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][19]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][19]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][19]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][20]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][20]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][20]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][20]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][20]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][20]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][20]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][20]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][20]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][21]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][21]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][21]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][21]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][21]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][21]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][21]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][21]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][21]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][22]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][22]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][22]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][22]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][22]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][22]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][22]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][22]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][22]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][23]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][23]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][23]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][23]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][23]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][23]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][23]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][23]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][23]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][24]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][24]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][24]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][24]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][24]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][24]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][24]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][24]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][24]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][25]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][25]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][25]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][25]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][25]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][25]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][25]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][25]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][25]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][26]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][26]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][26]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][26]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][26]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][26]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][26]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][26]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][26]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][27]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][27]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][27]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][27]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][27]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][27]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][27]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][27]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][27]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][28]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][28]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][28]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][28]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][28]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][28]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][28]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][28]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][28]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][29]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][29]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][29]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][29]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][29]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][29]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][29]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][29]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][29]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][30]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][30]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][30]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[9][30]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[10][30]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[11][30]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[14][30]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[12][30]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[13][30]           ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][0]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][10]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][11]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][12]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][13]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][14]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][15]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][16]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][17]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][18]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][19]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][1]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][20]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][21]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][22]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][23]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][24]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][25]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][26]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][27]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][28]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][29]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][2]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][30]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][31]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][3]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][4]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][5]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][6]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][7]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][8]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][9]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][0]             ; Stuck at VCC due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][10]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][11]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][12]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][13]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][14]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][15]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][16]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][17]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][18]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][19]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][1]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][20]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][21]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][22]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][23]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][24]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][25]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][26]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][27]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][28]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][29]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][2]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][30]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][31]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][3]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][4]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][5]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][6]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][7]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][8]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][9]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][0]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][10]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][11]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][12]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][13]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][14]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][15]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][16]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][17]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][18]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][19]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][1]             ; Stuck at VCC due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][20]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][21]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][22]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][23]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][24]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][25]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][26]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][27]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][28]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][29]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][2]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][30]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][31]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][3]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][4]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][5]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][6]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][7]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][8]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][9]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][0]             ; Stuck at VCC due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][10]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][11]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][12]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][13]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][14]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][15]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][16]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][17]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][18]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][19]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][1]             ; Stuck at VCC due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][20]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][21]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][22]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][23]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][24]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][25]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][26]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][27]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][28]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][29]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][2]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][30]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][31]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][3]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][4]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][5]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][6]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][7]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][8]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][9]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][0]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][10]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][11]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][12]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][13]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][14]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][15]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][16]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][17]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][18]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][19]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][1]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][20]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][21]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][22]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][23]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][24]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][25]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][26]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][27]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][28]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][29]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][2]             ; Stuck at VCC due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][30]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][31]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][3]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][4]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][5]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][6]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][7]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][8]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][9]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][0]             ; Stuck at VCC due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[0]                                ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[0]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[0]   ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][10]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[10]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[10]                              ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[10]  ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][11]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[11]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[11]                              ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[11]  ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][12]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[12]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[12]                              ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[12]  ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][13]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[13]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[13]                              ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[13]  ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][14]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[14]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[14]                              ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[14]  ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][15]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[15]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[15]                              ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[15]  ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][16]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[16]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[16]                              ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[0]  ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][17]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[17]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[17]                              ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[1]  ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][18]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[18]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[18]                              ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[2]  ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][19]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[19]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[19]                              ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[3]  ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][1]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[1]                                ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[1]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[1]   ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][20]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[20]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[20]                              ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[4]  ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][21]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[21]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[21]                              ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[5]  ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][22]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[22]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[22]                              ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[6]  ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][23]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[23]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[23]                              ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[7]  ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][24]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[24]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[24]                              ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[8]  ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][25]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[25]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[25]                              ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[9]  ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][26]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[26]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[26]                              ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[10] ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][27]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[27]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[27]                              ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[11] ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][28]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[28]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[28]                              ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[12] ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][29]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[29]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[29]                              ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[13] ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][2]             ; Stuck at VCC due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[2]                                ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[2]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[2]   ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][30]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[30]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[30]                              ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[14] ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][31]            ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[31]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[31]                              ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[15] ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][3]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[3]                                ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[3]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[3]   ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][4]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[4]                                ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[4]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[4]   ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][5]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[5]                                ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[5]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[5]   ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][6]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[6]                                ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[6]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[6]   ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][7]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[7]                                ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[7]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[7]   ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][8]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[8]                                ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[8]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[8]   ; Lost fanout                                         ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][9]             ; Stuck at GND due to stuck port clock_enable         ;
; ARM:AR|MEM_Reg:mem_re|ALU_res[9]                                ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_Data[9]                               ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[9]   ; Lost fanout                                         ;
; ARM:AR|MEM_Reg:mem_re|Mem_R_EN                                  ; Lost fanout                                         ;
; ARM:AR|ID_Reg:id_re|Val_Rm[4..31]                               ; Stuck at GND due to stuck port data_in              ;
; ARM:AR|ID_Reg:id_re|Val_Rn[4..31]                               ; Stuck at GND due to stuck port data_in              ;
; ARM:AR|EXE_Reg:exe_re|Val_Rm[4..31]                             ; Stuck at GND due to stuck port data_in              ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|ps~4                  ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|ps~5                  ; Lost fanout                                         ;
; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|ps~6                  ; Lost fanout                                         ;
; Total Number of Removed Registers = 700                         ;                                                     ;
+-----------------------------------------------------------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                      ;
+-----------------------------+---------------------------+------------------------------------------------------------------------+
; Register name               ; Reason for Removal        ; Registers Removed due to This Register                                 ;
+-----------------------------+---------------------------+------------------------------------------------------------------------+
; ARM:AR|MEM_Reg:mem_re|WB_EN ; Stuck at GND              ; ARM:AR|MEM_Reg:mem_re|dest[3], ARM:AR|MEM_Reg:mem_re|dest[2],          ;
;                             ; due to stuck port data_in ; ARM:AR|MEM_Reg:mem_re|dest[1], ARM:AR|MEM_Reg:mem_re|dest[0],          ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][15],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][15],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][15],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][14],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][14],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][14],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][13],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][13],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][13],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][12],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][12],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][12],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][11],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][11],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][11],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][10],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][10],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][10],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][9],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][9],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][9],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][8],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][8],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][8],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][7],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][7],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][7],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][6],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][6],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][6],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][5],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][5],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][5],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][4],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][4],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][4],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][3],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][3],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][3],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][2],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][2],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][2],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][1],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][1],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][1],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][0],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][0],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][0],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][31],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][31],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][31],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][16],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][16],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][16],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][17],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][17],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][17],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][18],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][18],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][18],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][19],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][19],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][19],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][20],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][20],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][20],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][21],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][21],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][21],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][22],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][22],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][22],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][23],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][23],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][23],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][24],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][24],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][24],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][25],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][25],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][25],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][26],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][26],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][26],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][27],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][27],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][27],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][28],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][28],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][28],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][29],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][29],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][29],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[6][30],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[7][30],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[8][30],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][0],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][10],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][11],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][12],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][13],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][14],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][15],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][16],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][17],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][18],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][19],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][1],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][20],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][21],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][22],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][23],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][24],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][25],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][26],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][27],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][28],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][29],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][2],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][30],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][31],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][3],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][4],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][5],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][6],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][7],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][8],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][9],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][0],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][10],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][11],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][12],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][13],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][14],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][15],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][16],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][17],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][18],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][19],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][1],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][20],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][21],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][22],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][23],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][24],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][25],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][26],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][27],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][28],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][29],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][2],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][30],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][31],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][3],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][4],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][5],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][6],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][7],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][8],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][9],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][0],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][10],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][11],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][12],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][13],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][14],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][15],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][16],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][17],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][18],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][19],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][1],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][20],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][21],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][22],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][23],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][24],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][25],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][26],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][27],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][28],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][29],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][2],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][30],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][31],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][3],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][4],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][5],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][6],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][7],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][8],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][9],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][0],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][10],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][11],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][12],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][13],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][14],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][15],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][16],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][17],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][18],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][19],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][1],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][20],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][21],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][22],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][23],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][24],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][25],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][26],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][27],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][28],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][29],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][2],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][30],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][31],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][3],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][4],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][5],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][6],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][7],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][8],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][9],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][0],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][10],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][11],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][12],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][13],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][14],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][15],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][16],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][17],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][18],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][19],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][1],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][20],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][21],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][22],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][23],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][24],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][25],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][26],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][27],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][28],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][29],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][2],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][30],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][31],                  ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][3],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][4],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][5],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][6],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][7],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][8],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][9],                   ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][0],                   ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[0], ARM:AR|MEM_Reg:mem_re|Mem_Data[0],   ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[0],         ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][10],                  ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[10], ARM:AR|MEM_Reg:mem_re|Mem_Data[10], ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[10],        ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][11],                  ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[11], ARM:AR|MEM_Reg:mem_re|Mem_Data[11], ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[11],        ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][12],                  ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[12], ARM:AR|MEM_Reg:mem_re|Mem_Data[12], ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[12],        ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][13],                  ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[13], ARM:AR|MEM_Reg:mem_re|Mem_Data[13], ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[13],        ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][14],                  ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[14], ARM:AR|MEM_Reg:mem_re|Mem_Data[14], ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[14],        ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][15],                  ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[15], ARM:AR|MEM_Reg:mem_re|Mem_Data[15], ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[15],        ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][16],                  ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[16], ARM:AR|MEM_Reg:mem_re|Mem_Data[16], ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[0],        ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][17],                  ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[17], ARM:AR|MEM_Reg:mem_re|Mem_Data[17], ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[1],        ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][18],                  ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[18], ARM:AR|MEM_Reg:mem_re|Mem_Data[18], ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[2],        ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][19],                  ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[19], ARM:AR|MEM_Reg:mem_re|Mem_Data[19], ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[3],        ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][1],                   ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[1], ARM:AR|MEM_Reg:mem_re|Mem_Data[1],   ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[1],         ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][20],                  ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[20], ARM:AR|MEM_Reg:mem_re|Mem_Data[20], ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[4],        ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][21],                  ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[21], ARM:AR|MEM_Reg:mem_re|Mem_Data[21], ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[5],        ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][22],                  ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[22], ARM:AR|MEM_Reg:mem_re|Mem_Data[22], ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[6],        ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][23],                  ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[23], ARM:AR|MEM_Reg:mem_re|Mem_Data[23], ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[7],        ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][24],                  ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[24], ARM:AR|MEM_Reg:mem_re|Mem_Data[24], ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[8],        ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][25],                  ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[25], ARM:AR|MEM_Reg:mem_re|Mem_Data[25], ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[9],        ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][26],                  ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[26], ARM:AR|MEM_Reg:mem_re|Mem_Data[26], ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[10],       ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][27],                  ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[27], ARM:AR|MEM_Reg:mem_re|Mem_Data[27], ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[11],       ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][28],                  ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[28], ARM:AR|MEM_Reg:mem_re|Mem_Data[28], ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[12],       ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][29],                  ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[29], ARM:AR|MEM_Reg:mem_re|Mem_Data[29], ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[13],       ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][2],                   ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[2], ARM:AR|MEM_Reg:mem_re|Mem_Data[2],   ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[2],         ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][30],                  ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[30], ARM:AR|MEM_Reg:mem_re|Mem_Data[30], ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[14],       ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][31],                  ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[31], ARM:AR|MEM_Reg:mem_re|Mem_Data[31], ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_high[15],       ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][3],                   ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[3], ARM:AR|MEM_Reg:mem_re|Mem_Data[3],   ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[3],         ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][4],                   ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[4], ARM:AR|MEM_Reg:mem_re|Mem_Data[4],   ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[4],         ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][5],                   ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[5], ARM:AR|MEM_Reg:mem_re|Mem_Data[5],   ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[5],         ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][6],                   ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[6], ARM:AR|MEM_Reg:mem_re|Mem_Data[6],   ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[6],         ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][7],                   ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[7], ARM:AR|MEM_Reg:mem_re|Mem_Data[7],   ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[7],         ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][8],                   ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[8], ARM:AR|MEM_Reg:mem_re|Mem_Data[8],   ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[8],         ;
;                             ;                           ; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][9],                   ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|ALU_res[9], ARM:AR|MEM_Reg:mem_re|Mem_Data[9],   ;
;                             ;                           ; ARM:AR|MEM_Stage:mem_st|SRAMController:SC|present_read_low[9],         ;
;                             ;                           ; ARM:AR|MEM_Reg:mem_re|Mem_R_EN, ARM:AR|ID_Reg:id_re|Val_Rm[15],        ;
;                             ;                           ; ARM:AR|ID_Reg:id_re|Val_Rm[14], ARM:AR|ID_Reg:id_re|Val_Rm[13],        ;
;                             ;                           ; ARM:AR|ID_Reg:id_re|Val_Rm[12], ARM:AR|ID_Reg:id_re|Val_Rm[11],        ;
;                             ;                           ; ARM:AR|ID_Reg:id_re|Val_Rm[10], ARM:AR|ID_Reg:id_re|Val_Rm[9],         ;
;                             ;                           ; ARM:AR|ID_Reg:id_re|Val_Rm[8], ARM:AR|ID_Reg:id_re|Val_Rm[7],          ;
;                             ;                           ; ARM:AR|ID_Reg:id_re|Val_Rm[6], ARM:AR|ID_Reg:id_re|Val_Rm[5],          ;
;                             ;                           ; ARM:AR|ID_Reg:id_re|Val_Rm[4], ARM:AR|ID_Reg:id_re|Val_Rm[31],         ;
;                             ;                           ; ARM:AR|ID_Reg:id_re|Val_Rm[16], ARM:AR|ID_Reg:id_re|Val_Rm[17],        ;
;                             ;                           ; ARM:AR|ID_Reg:id_re|Val_Rm[18], ARM:AR|ID_Reg:id_re|Val_Rm[19],        ;
;                             ;                           ; ARM:AR|ID_Reg:id_re|Val_Rm[20], ARM:AR|ID_Reg:id_re|Val_Rm[21],        ;
;                             ;                           ; ARM:AR|ID_Reg:id_re|Val_Rm[22], ARM:AR|ID_Reg:id_re|Val_Rm[23],        ;
;                             ;                           ; ARM:AR|ID_Reg:id_re|Val_Rm[24], ARM:AR|ID_Reg:id_re|Val_Rm[25],        ;
;                             ;                           ; ARM:AR|ID_Reg:id_re|Val_Rm[26], ARM:AR|ID_Reg:id_re|Val_Rm[27],        ;
;                             ;                           ; ARM:AR|ID_Reg:id_re|Val_Rm[28], ARM:AR|ID_Reg:id_re|Val_Rm[29],        ;
;                             ;                           ; ARM:AR|ID_Reg:id_re|Val_Rm[30], ARM:AR|ID_Reg:id_re|Val_Rn[31],        ;
;                             ;                           ; ARM:AR|ID_Reg:id_re|Val_Rn[30], ARM:AR|ID_Reg:id_re|Val_Rn[29],        ;
;                             ;                           ; ARM:AR|ID_Reg:id_re|Val_Rn[28], ARM:AR|ID_Reg:id_re|Val_Rn[27],        ;
;                             ;                           ; ARM:AR|ID_Reg:id_re|Val_Rn[26], ARM:AR|ID_Reg:id_re|Val_Rn[25],        ;
;                             ;                           ; ARM:AR|ID_Reg:id_re|Val_Rn[24], ARM:AR|ID_Reg:id_re|Val_Rn[23],        ;
;                             ;                           ; ARM:AR|ID_Reg:id_re|Val_Rn[22], ARM:AR|ID_Reg:id_re|Val_Rn[21],        ;
;                             ;                           ; ARM:AR|ID_Reg:id_re|Val_Rn[20], ARM:AR|ID_Reg:id_re|Val_Rn[19],        ;
;                             ;                           ; ARM:AR|ID_Reg:id_re|Val_Rn[18], ARM:AR|ID_Reg:id_re|Val_Rn[17],        ;
;                             ;                           ; ARM:AR|ID_Reg:id_re|Val_Rn[16], ARM:AR|ID_Reg:id_re|Val_Rn[15],        ;
;                             ;                           ; ARM:AR|ID_Reg:id_re|Val_Rn[14], ARM:AR|ID_Reg:id_re|Val_Rn[13],        ;
;                             ;                           ; ARM:AR|ID_Reg:id_re|Val_Rn[12], ARM:AR|ID_Reg:id_re|Val_Rn[11],        ;
;                             ;                           ; ARM:AR|ID_Reg:id_re|Val_Rn[10], ARM:AR|ID_Reg:id_re|Val_Rn[9],         ;
;                             ;                           ; ARM:AR|ID_Reg:id_re|Val_Rn[8], ARM:AR|ID_Reg:id_re|Val_Rn[7],          ;
;                             ;                           ; ARM:AR|ID_Reg:id_re|Val_Rn[6], ARM:AR|ID_Reg:id_re|Val_Rn[5],          ;
;                             ;                           ; ARM:AR|ID_Reg:id_re|Val_Rn[4], ARM:AR|EXE_Reg:exe_re|Val_Rm[16],       ;
;                             ;                           ; ARM:AR|EXE_Reg:exe_re|Val_Rm[17], ARM:AR|EXE_Reg:exe_re|Val_Rm[18],    ;
;                             ;                           ; ARM:AR|EXE_Reg:exe_re|Val_Rm[19], ARM:AR|EXE_Reg:exe_re|Val_Rm[20],    ;
;                             ;                           ; ARM:AR|EXE_Reg:exe_re|Val_Rm[4], ARM:AR|EXE_Reg:exe_re|Val_Rm[21],     ;
;                             ;                           ; ARM:AR|EXE_Reg:exe_re|Val_Rm[5], ARM:AR|EXE_Reg:exe_re|Val_Rm[22],     ;
;                             ;                           ; ARM:AR|EXE_Reg:exe_re|Val_Rm[6], ARM:AR|EXE_Reg:exe_re|Val_Rm[23],     ;
;                             ;                           ; ARM:AR|EXE_Reg:exe_re|Val_Rm[7], ARM:AR|EXE_Reg:exe_re|Val_Rm[24],     ;
;                             ;                           ; ARM:AR|EXE_Reg:exe_re|Val_Rm[8], ARM:AR|EXE_Reg:exe_re|Val_Rm[25],     ;
;                             ;                           ; ARM:AR|EXE_Reg:exe_re|Val_Rm[9], ARM:AR|EXE_Reg:exe_re|Val_Rm[26],     ;
;                             ;                           ; ARM:AR|EXE_Reg:exe_re|Val_Rm[10], ARM:AR|EXE_Reg:exe_re|Val_Rm[27],    ;
;                             ;                           ; ARM:AR|EXE_Reg:exe_re|Val_Rm[11], ARM:AR|EXE_Reg:exe_re|Val_Rm[28],    ;
;                             ;                           ; ARM:AR|EXE_Reg:exe_re|Val_Rm[12], ARM:AR|EXE_Reg:exe_re|Val_Rm[29],    ;
;                             ;                           ; ARM:AR|EXE_Reg:exe_re|Val_Rm[13], ARM:AR|EXE_Reg:exe_re|Val_Rm[30],    ;
;                             ;                           ; ARM:AR|EXE_Reg:exe_re|Val_Rm[14], ARM:AR|EXE_Reg:exe_re|Val_Rm[31],    ;
;                             ;                           ; ARM:AR|EXE_Reg:exe_re|Val_Rm[15]                                       ;
; ARM:AR|IF_Reg:if_re|pc[0]   ; Stuck at GND              ; ARM:AR|ID_Reg:id_re|pc[0], ARM:AR|IF_Stage:if_st|PC:pc_inst|out[0]     ;
;                             ; due to stuck port data_in ;                                                                        ;
+-----------------------------+---------------------------+------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3808  ;
; Number of registers using Synchronous Clear  ; 49    ;
; Number of registers using Synchronous Load   ; 60    ;
; Number of registers using Asynchronous Clear ; 1705  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1568  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; Total number of inverted registers = 11                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |Altera|ARM:AR|IF_Reg:if_re|instruction[1]                                                                    ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |Altera|ARM:AR|ID_Reg:id_re|pc[5]                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Altera|ARM:AR|ID_Reg:id_re|S                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |Altera|ARM:AR|ID_Reg:id_re|EXE_CMD[2]                                                                        ;
; 17:1               ; 32 bits   ; 352 LEs       ; 320 LEs              ; 32 LEs                 ; Yes        ; |Altera|ARM:AR|ID_Reg:id_re|Val_Rm[12]                                                                        ;
; 17:1               ; 32 bits   ; 352 LEs       ; 320 LEs              ; 32 LEs                 ; Yes        ; |Altera|ARM:AR|ID_Reg:id_re|Val_Rn[6]                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Altera|ARM:AR|EXE_Stage:exe_st|Mux_3_1:MX2|out[28]                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Altera|ARM:AR|EXE_Stage:exe_st|Mux_3_1:MX1|out[3]                                                            ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Altera|ARM:AR|MEM_Stage:mem_st|SRAMController:SC|Selector17                                                  ;
; 16:1               ; 30 bits   ; 300 LEs       ; 180 LEs              ; 120 LEs                ; No         ; |Altera|ARM:AR|EXE_Stage:exe_st|ALU:OALU|Mux2                                                                 ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; No         ; |Altera|ARM:AR|EXE_Stage:exe_st|Val2Gen:V2G|Val2[12]                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Altera|ARM:AR|EXE_Stage:exe_st|Val2Gen:V2G|Val2[1]                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Altera|ARM:AR|EXE_Stage:exe_st|Val2Gen:V2G|Val2[21]                                                          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Altera|ARM:AR|EXE_Stage:exe_st|Val2Gen:V2G|Val2[3]                                                           ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Altera|ARM:AR|EXE_Stage:exe_st|Val2Gen:V2G|Val2[7]                                                           ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Altera|ARM:AR|EXE_Stage:exe_st|Val2Gen:V2G|Val2[23]                                                          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Altera|ARM:AR|EXE_Stage:exe_st|Val2Gen:V2G|Val2[18]                                                          ;
; 10:1               ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |Altera|ARM:AR|EXE_Stage:exe_st|Val2Gen:V2G|Val2[24]                                                          ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |Altera|ARM:AR|EXE_Stage:exe_st|Val2Gen:V2G|Val2[31]                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Altera|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Altera|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Altera|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |Altera|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |Altera|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |Altera|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARM:AR|IF_Stage:if_st|Mux_2_1:mux_2_1_inst ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; LEN            ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARM:AR|ID_Stage:id_st|ControlUnit:CU ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; MOV            ; 1101  ; Unsigned Binary                                          ;
; MVN            ; 1111  ; Unsigned Binary                                          ;
; ADD            ; 0100  ; Unsigned Binary                                          ;
; ADC            ; 0101  ; Unsigned Binary                                          ;
; SUB            ; 0010  ; Unsigned Binary                                          ;
; SBC            ; 0110  ; Unsigned Binary                                          ;
; AND            ; 0000  ; Unsigned Binary                                          ;
; OR             ; 1100  ; Unsigned Binary                                          ;
; EOR            ; 0001  ; Unsigned Binary                                          ;
; CMP            ; 1010  ; Unsigned Binary                                          ;
; TST            ; 1000  ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARM:AR|ID_Stage:id_st|Mux_2_1:Mux_CU_out ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; LEN            ; 9     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARM:AR|ID_Stage:id_st|Mux_2_1:Mux_src2 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; LEN            ; 4     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARM:AR|EXE_Stage:exe_st|Mux_3_1:MX1 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; LEN            ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARM:AR|EXE_Stage:exe_st|Mux_3_1:MX2 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; LEN            ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARM:AR|MEM_Stage:mem_st|Mux_2_1:MUXWB ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; LEN            ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARM:AR|MEM_Stage:mem_st|SRAMController:SC ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; IDLE           ; 0000  ; Unsigned Binary                                               ;
; WRITE_LOW      ; 0001  ; Unsigned Binary                                               ;
; WRITE_HIGH     ; 0010  ; Unsigned Binary                                               ;
; WRITE_WAIT     ; 0011  ; Unsigned Binary                                               ;
; ADDR_LOW       ; 0100  ; Unsigned Binary                                               ;
; ADDR_HIGH      ; 0101  ; Unsigned Binary                                               ;
; READ_HIGH      ; 0110  ; Unsigned Binary                                               ;
; WAIT           ; 0111  ; Unsigned Binary                                               ;
; READY          ; 1000  ; Unsigned Binary                                               ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARM:AR|WB_Stage:wb_st|Mux_2_1:MUX32 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; LEN            ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_data_bits                                   ; 193                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 193                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_node_crc_hiword                             ; 51042                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_node_crc_loword                             ; 64241                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_inversion_mask_length                       ; 1180                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_storage_qualifier_bits                      ; 193                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_storage_qualifier_mode                      ; COMBINATIONAL                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_storage_qualifier_enable_advanced_condition ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_storage_qualifier_inversion_mask_length     ; 580                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_storage_qualifier_advanced_condition_entity ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_storage_qualifier_pipeline                  ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "ARM:AR|MEM_Stage:mem_st|SRAMController:SC" ;
+-------------+-------+----------+--------------------------------------+
; Port        ; Type  ; Severity ; Details                              ;
+-------------+-------+----------+--------------------------------------+
; ALU_res[31] ; Input ; Info     ; Stuck at GND                         ;
+-------------+-------+----------+--------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "ARM:AR|MEM_Stage:mem_st|Mux_2_1:MUXWB" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "ARM:AR|EXE_Stage:exe_st|Adder:ADD" ;
+---------+-------+----------+----------------------------------+
; Port    ; Type  ; Severity ; Details                          ;
+---------+-------+----------+----------------------------------+
; a[1..0] ; Input ; Info     ; Stuck at GND                     ;
+---------+-------+----------+----------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "ARM:AR|ID_Stage:id_st|Mux_2_1:Mux_CU_out" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                               ;
+------+-------+----------+--------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "ARM:AR|IF_Stage:if_st|Adder:adder_pc_4" ;
+----------+-------+----------+--------------------------------------+
; Port     ; Type  ; Severity ; Details                              ;
+----------+-------+----------+--------------------------------------+
; a[31..3] ; Input ; Info     ; Stuck at GND                         ;
; a[1..0]  ; Input ; Info     ; Stuck at GND                         ;
; a[2]     ; Input ; Info     ; Stuck at VCC                         ;
+----------+-------+----------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 193                 ; 193              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:13     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                      ;
+------------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------+---------+
; Name                                                 ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection ; Details ;
+------------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------+---------+
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[0][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[1][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[2][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[3][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[4][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; ARM:AR|ID_Stage:id_st|RegisterFile:RF|regFile[5][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND               ; N/A     ;
; CLOCK_50                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50          ; N/A     ;
; SW[0]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[0]             ; N/A     ;
; SW[0]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[0]             ; N/A     ;
; SW[0]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[0]             ; N/A     ;
+------------------------------------------------------+---------------+-----------+----------------+-------------------+-------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat May 20 10:36:22 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file sramcontroller.v
    Info (12023): Found entity 1: SRAMController
Info (12021): Found 0 design units, including 0 entities, in source file sram.v
Info (12021): Found 1 design units, including 1 entities, in source file val2gen.v
    Info (12023): Found entity 1: Val2Gen
Info (12021): Found 1 design units, including 1 entities, in source file tb.v
    Info (12023): Found entity 1: TB
Info (12021): Found 1 design units, including 1 entities, in source file statusregister.v
    Info (12023): Found entity 1: StatusRegister
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: RegisterFile
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: memory
Info (12021): Found 1 design units, including 1 entities, in source file hazarddetectionunit.v
    Info (12023): Found entity 1: HazardDetection
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.v
    Info (12023): Found entity 1: ControlUnit
Info (12021): Found 1 design units, including 1 entities, in source file condition_check.v
    Info (12023): Found entity 1: Condition_Check
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file altera.v
    Info (12023): Found entity 1: Altera
Info (12021): Found 1 design units, including 1 entities, in source file wb_stage.v
    Info (12023): Found entity 1: WB_Stage
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: testbench
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC
Info (12021): Found 1 design units, including 1 entities, in source file mux_2_1.v
    Info (12023): Found entity 1: Mux_2_1
Info (12021): Found 1 design units, including 1 entities, in source file mem_stage.v
    Info (12023): Found entity 1: MEM_Stage
Info (12021): Found 1 design units, including 1 entities, in source file mem_reg.v
    Info (12023): Found entity 1: MEM_Reg
Info (12021): Found 1 design units, including 1 entities, in source file instru_mem.v
    Info (12023): Found entity 1: Instru_mem
Info (12021): Found 1 design units, including 1 entities, in source file if_stage.v
    Info (12023): Found entity 1: IF_Stage
Info (12021): Found 1 design units, including 1 entities, in source file if_reg.v
    Info (12023): Found entity 1: IF_Reg
Info (12021): Found 1 design units, including 1 entities, in source file id_stage.v
    Info (12023): Found entity 1: ID_Stage
Info (12021): Found 1 design units, including 1 entities, in source file id_reg.v
    Info (12023): Found entity 1: ID_Reg
Info (12021): Found 1 design units, including 1 entities, in source file exe_stage.v
    Info (12023): Found entity 1: EXE_Stage
Info (12021): Found 1 design units, including 1 entities, in source file exe_reg.v
    Info (12023): Found entity 1: EXE_Reg
Info (12021): Found 1 design units, including 1 entities, in source file arm.v
    Info (12023): Found entity 1: ARM
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: Adder
Info (12021): Found 1 design units, including 1 entities, in source file mux_3-1.v
    Info (12023): Found entity 1: Mux_3_1
Info (12021): Found 1 design units, including 1 entities, in source file forwardingunit.v
    Info (12023): Found entity 1: ForwardingUnit
Info (12127): Elaborating entity "Altera" for the top level hierarchy
Warning (10034): Output port "HEX0" at Altera.V(187) has no driver
Warning (10034): Output port "HEX1" at Altera.V(188) has no driver
Warning (10034): Output port "HEX2" at Altera.V(189) has no driver
Warning (10034): Output port "HEX3" at Altera.V(190) has no driver
Warning (10034): Output port "HEX4" at Altera.V(191) has no driver
Warning (10034): Output port "HEX5" at Altera.V(192) has no driver
Warning (10034): Output port "HEX6" at Altera.V(193) has no driver
Warning (10034): Output port "HEX7" at Altera.V(194) has no driver
Warning (10034): Output port "LEDG" at Altera.V(196) has no driver
Warning (10034): Output port "LEDR" at Altera.V(197) has no driver
Warning (10034): Output port "DRAM_ADDR" at Altera.V(206) has no driver
Warning (10034): Output port "FL_ADDR" at Altera.V(219) has no driver
Warning (10034): Output port "OTG_ADDR" at Altera.V(234) has no driver
Warning (10034): Output port "VGA_R" at Altera.V(276) has no driver
Warning (10034): Output port "VGA_G" at Altera.V(277) has no driver
Warning (10034): Output port "VGA_B" at Altera.V(278) has no driver
Warning (10034): Output port "DRAM_LDQM" at Altera.V(207) has no driver
Warning (10034): Output port "DRAM_UDQM" at Altera.V(208) has no driver
Warning (10034): Output port "DRAM_WE_N" at Altera.V(209) has no driver
Warning (10034): Output port "DRAM_CAS_N" at Altera.V(210) has no driver
Warning (10034): Output port "DRAM_RAS_N" at Altera.V(211) has no driver
Warning (10034): Output port "DRAM_CS_N" at Altera.V(212) has no driver
Warning (10034): Output port "DRAM_BA_0" at Altera.V(213) has no driver
Warning (10034): Output port "DRAM_BA_1" at Altera.V(214) has no driver
Warning (10034): Output port "DRAM_CLK" at Altera.V(215) has no driver
Warning (10034): Output port "DRAM_CKE" at Altera.V(216) has no driver
Warning (10034): Output port "FL_WE_N" at Altera.V(220) has no driver
Warning (10034): Output port "FL_RST_N" at Altera.V(221) has no driver
Warning (10034): Output port "FL_OE_N" at Altera.V(222) has no driver
Warning (10034): Output port "FL_CE_N" at Altera.V(223) has no driver
Warning (10034): Output port "OTG_CS_N" at Altera.V(235) has no driver
Warning (10034): Output port "OTG_RD_N" at Altera.V(236) has no driver
Warning (10034): Output port "OTG_WR_N" at Altera.V(237) has no driver
Warning (10034): Output port "OTG_RST_N" at Altera.V(238) has no driver
Warning (10034): Output port "OTG_FSPEED" at Altera.V(239) has no driver
Warning (10034): Output port "OTG_LSPEED" at Altera.V(240) has no driver
Warning (10034): Output port "OTG_DACK0_N" at Altera.V(245) has no driver
Warning (10034): Output port "OTG_DACK1_N" at Altera.V(246) has no driver
Warning (10034): Output port "LCD_ON" at Altera.V(249) has no driver
Warning (10034): Output port "LCD_BLON" at Altera.V(250) has no driver
Warning (10034): Output port "LCD_RW" at Altera.V(251) has no driver
Warning (10034): Output port "LCD_EN" at Altera.V(252) has no driver
Warning (10034): Output port "LCD_RS" at Altera.V(253) has no driver
Warning (10034): Output port "TDO" at Altera.V(269) has no driver
Warning (10034): Output port "I2C_SCLK" at Altera.V(261) has no driver
Warning (10034): Output port "VGA_CLK" at Altera.V(271) has no driver
Warning (10034): Output port "VGA_HS" at Altera.V(272) has no driver
Warning (10034): Output port "VGA_VS" at Altera.V(273) has no driver
Warning (10034): Output port "VGA_BLANK" at Altera.V(274) has no driver
Warning (10034): Output port "VGA_SYNC" at Altera.V(275) has no driver
Warning (10034): Output port "ENET_CMD" at Altera.V(281) has no driver
Warning (10034): Output port "ENET_CS_N" at Altera.V(282) has no driver
Warning (10034): Output port "ENET_WR_N" at Altera.V(283) has no driver
Warning (10034): Output port "ENET_RD_N" at Altera.V(284) has no driver
Warning (10034): Output port "ENET_RST_N" at Altera.V(285) has no driver
Warning (10034): Output port "ENET_CLK" at Altera.V(287) has no driver
Warning (10034): Output port "AUD_DACDAT" at Altera.V(292) has no driver
Warning (10034): Output port "AUD_XCK" at Altera.V(294) has no driver
Warning (10034): Output port "TD_RESET" at Altera.V(299) has no driver
Info (12128): Elaborating entity "ARM" for hierarchy "ARM:AR"
Info (12128): Elaborating entity "IF_Stage" for hierarchy "ARM:AR|IF_Stage:if_st"
Info (12128): Elaborating entity "PC" for hierarchy "ARM:AR|IF_Stage:if_st|PC:pc_inst"
Info (12128): Elaborating entity "Adder" for hierarchy "ARM:AR|IF_Stage:if_st|Adder:adder_pc_4"
Info (12128): Elaborating entity "Mux_2_1" for hierarchy "ARM:AR|IF_Stage:if_st|Mux_2_1:mux_2_1_inst"
Info (12128): Elaborating entity "Instru_mem" for hierarchy "ARM:AR|IF_Stage:if_st|Instru_mem:inst_mem"
Warning (10762): Verilog HDL Case Statement warning at Instru_mem.v(10): can't check case statement for completeness because the case expression has too many possible states
Info (12128): Elaborating entity "IF_Reg" for hierarchy "ARM:AR|IF_Reg:if_re"
Info (12128): Elaborating entity "HazardDetection" for hierarchy "ARM:AR|HazardDetection:HDU"
Warning (10235): Verilog HDL Always Construct warning at HazardDetectionUnit.v(17): variable "Forward_EN" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "ID_Stage" for hierarchy "ARM:AR|ID_Stage:id_st"
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ARM:AR|ID_Stage:id_st|ControlUnit:CU"
Warning (10270): Verilog HDL Case Statement warning at ControlUnit.v(53): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at ControlUnit.v(44): incomplete case statement has no default case item
Info (12128): Elaborating entity "Condition_Check" for hierarchy "ARM:AR|ID_Stage:id_st|Condition_Check:CC"
Info (12128): Elaborating entity "Mux_2_1" for hierarchy "ARM:AR|ID_Stage:id_st|Mux_2_1:Mux_CU_out"
Info (12128): Elaborating entity "Mux_2_1" for hierarchy "ARM:AR|ID_Stage:id_st|Mux_2_1:Mux_src2"
Info (12128): Elaborating entity "RegisterFile" for hierarchy "ARM:AR|ID_Stage:id_st|RegisterFile:RF"
Info (12128): Elaborating entity "ID_Reg" for hierarchy "ARM:AR|ID_Reg:id_re"
Info (12128): Elaborating entity "EXE_Stage" for hierarchy "ARM:AR|EXE_Stage:exe_st"
Info (12128): Elaborating entity "Mux_3_1" for hierarchy "ARM:AR|EXE_Stage:exe_st|Mux_3_1:MX1"
Info (12128): Elaborating entity "Val2Gen" for hierarchy "ARM:AR|EXE_Stage:exe_st|Val2Gen:V2G"
Info (12128): Elaborating entity "ALU" for hierarchy "ARM:AR|EXE_Stage:exe_st|ALU:OALU"
Warning (10272): Verilog HDL Case Statement warning at ALU.v(56): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at ALU.v(63): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at ALU.v(64): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at ALU.v(71): case item expression covers a value already covered by a previous case item
Warning (10270): Verilog HDL Case Statement warning at ALU.v(22): incomplete case statement has no default case item
Info (12128): Elaborating entity "EXE_Reg" for hierarchy "ARM:AR|EXE_Reg:exe_re"
Info (12128): Elaborating entity "StatusRegister" for hierarchy "ARM:AR|StatusRegister:SR"
Info (12128): Elaborating entity "ForwardingUnit" for hierarchy "ARM:AR|ForwardingUnit:FU"
Info (12128): Elaborating entity "MEM_Stage" for hierarchy "ARM:AR|MEM_Stage:mem_st"
Info (12128): Elaborating entity "Mux_2_1" for hierarchy "ARM:AR|MEM_Stage:mem_st|Mux_2_1:MUXWB"
Info (12128): Elaborating entity "SRAMController" for hierarchy "ARM:AR|MEM_Stage:mem_st|SRAMController:SC"
Info (10264): Verilog HDL Case Statement information at SRAMController.v(67): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at SRAMController.v(66): inferring latch(es) for variable "read_data", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SRAMController.v(66): inferring latch(es) for variable "next_read_high", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SRAMController.v(66): inferring latch(es) for variable "next_read_low", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "next_read_low[0]" at SRAMController.v(66)
Info (10041): Inferred latch for "next_read_low[1]" at SRAMController.v(66)
Info (10041): Inferred latch for "next_read_low[2]" at SRAMController.v(66)
Info (10041): Inferred latch for "next_read_low[3]" at SRAMController.v(66)
Info (10041): Inferred latch for "next_read_low[4]" at SRAMController.v(66)
Info (10041): Inferred latch for "next_read_low[5]" at SRAMController.v(66)
Info (10041): Inferred latch for "next_read_low[6]" at SRAMController.v(66)
Info (10041): Inferred latch for "next_read_low[7]" at SRAMController.v(66)
Info (10041): Inferred latch for "next_read_low[8]" at SRAMController.v(66)
Info (10041): Inferred latch for "next_read_low[9]" at SRAMController.v(66)
Info (10041): Inferred latch for "next_read_low[10]" at SRAMController.v(66)
Info (10041): Inferred latch for "next_read_low[11]" at SRAMController.v(66)
Info (10041): Inferred latch for "next_read_low[12]" at SRAMController.v(66)
Info (10041): Inferred latch for "next_read_low[13]" at SRAMController.v(66)
Info (10041): Inferred latch for "next_read_low[14]" at SRAMController.v(66)
Info (10041): Inferred latch for "next_read_low[15]" at SRAMController.v(66)
Info (10041): Inferred latch for "next_read_high[0]" at SRAMController.v(66)
Info (10041): Inferred latch for "next_read_high[1]" at SRAMController.v(66)
Info (10041): Inferred latch for "next_read_high[2]" at SRAMController.v(66)
Info (10041): Inferred latch for "next_read_high[3]" at SRAMController.v(66)
Info (10041): Inferred latch for "next_read_high[4]" at SRAMController.v(66)
Info (10041): Inferred latch for "next_read_high[5]" at SRAMController.v(66)
Info (10041): Inferred latch for "next_read_high[6]" at SRAMController.v(66)
Info (10041): Inferred latch for "next_read_high[7]" at SRAMController.v(66)
Info (10041): Inferred latch for "next_read_high[8]" at SRAMController.v(66)
Info (10041): Inferred latch for "next_read_high[9]" at SRAMController.v(66)
Info (10041): Inferred latch for "next_read_high[10]" at SRAMController.v(66)
Info (10041): Inferred latch for "next_read_high[11]" at SRAMController.v(66)
Info (10041): Inferred latch for "next_read_high[12]" at SRAMController.v(66)
Info (10041): Inferred latch for "next_read_high[13]" at SRAMController.v(66)
Info (10041): Inferred latch for "next_read_high[14]" at SRAMController.v(66)
Info (10041): Inferred latch for "next_read_high[15]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[0]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[1]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[2]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[3]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[4]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[5]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[6]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[7]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[8]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[9]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[10]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[11]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[12]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[13]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[14]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[15]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[16]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[17]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[18]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[19]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[20]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[21]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[22]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[23]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[24]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[25]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[26]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[27]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[28]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[29]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[30]" at SRAMController.v(66)
Info (10041): Inferred latch for "read_data[31]" at SRAMController.v(66)
Info (12128): Elaborating entity "MEM_Reg" for hierarchy "ARM:AR|MEM_Reg:mem_re"
Info (12128): Elaborating entity "WB_Stage" for hierarchy "ARM:AR|WB_Stage:wb_st"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_at14.tdf
    Info (12023): Found entity 1: altsyncram_at14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info (12023): Found entity 1: mux_aoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf
    Info (12023): Found entity 1: cmpr_ccc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info (12023): Found entity 1: cntr_02j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tbi.tdf
    Info (12023): Found entity 1: cntr_tbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info (12023): Found entity 1: cmpr_8cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "DRAM_DQ[0]" has no driver
    Warning (13040): Bidir "DRAM_DQ[1]" has no driver
    Warning (13040): Bidir "DRAM_DQ[2]" has no driver
    Warning (13040): Bidir "DRAM_DQ[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[4]" has no driver
    Warning (13040): Bidir "DRAM_DQ[5]" has no driver
    Warning (13040): Bidir "DRAM_DQ[6]" has no driver
    Warning (13040): Bidir "DRAM_DQ[7]" has no driver
    Warning (13040): Bidir "DRAM_DQ[8]" has no driver
    Warning (13040): Bidir "DRAM_DQ[9]" has no driver
    Warning (13040): Bidir "DRAM_DQ[10]" has no driver
    Warning (13040): Bidir "DRAM_DQ[11]" has no driver
    Warning (13040): Bidir "DRAM_DQ[12]" has no driver
    Warning (13040): Bidir "DRAM_DQ[13]" has no driver
    Warning (13040): Bidir "DRAM_DQ[14]" has no driver
    Warning (13040): Bidir "DRAM_DQ[15]" has no driver
    Warning (13040): Bidir "FL_DQ[0]" has no driver
    Warning (13040): Bidir "FL_DQ[1]" has no driver
    Warning (13040): Bidir "FL_DQ[2]" has no driver
    Warning (13040): Bidir "FL_DQ[3]" has no driver
    Warning (13040): Bidir "FL_DQ[4]" has no driver
    Warning (13040): Bidir "FL_DQ[5]" has no driver
    Warning (13040): Bidir "FL_DQ[6]" has no driver
    Warning (13040): Bidir "FL_DQ[7]" has no driver
    Warning (13040): Bidir "OTG_DATA[0]" has no driver
    Warning (13040): Bidir "OTG_DATA[1]" has no driver
    Warning (13040): Bidir "OTG_DATA[2]" has no driver
    Warning (13040): Bidir "OTG_DATA[3]" has no driver
    Warning (13040): Bidir "OTG_DATA[4]" has no driver
    Warning (13040): Bidir "OTG_DATA[5]" has no driver
    Warning (13040): Bidir "OTG_DATA[6]" has no driver
    Warning (13040): Bidir "OTG_DATA[7]" has no driver
    Warning (13040): Bidir "OTG_DATA[8]" has no driver
    Warning (13040): Bidir "OTG_DATA[9]" has no driver
    Warning (13040): Bidir "OTG_DATA[10]" has no driver
    Warning (13040): Bidir "OTG_DATA[11]" has no driver
    Warning (13040): Bidir "OTG_DATA[12]" has no driver
    Warning (13040): Bidir "OTG_DATA[13]" has no driver
    Warning (13040): Bidir "OTG_DATA[14]" has no driver
    Warning (13040): Bidir "OTG_DATA[15]" has no driver
    Warning (13040): Bidir "LCD_DATA[0]" has no driver
    Warning (13040): Bidir "LCD_DATA[1]" has no driver
    Warning (13040): Bidir "LCD_DATA[2]" has no driver
    Warning (13040): Bidir "LCD_DATA[3]" has no driver
    Warning (13040): Bidir "LCD_DATA[4]" has no driver
    Warning (13040): Bidir "LCD_DATA[5]" has no driver
    Warning (13040): Bidir "LCD_DATA[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[7]" has no driver
    Warning (13040): Bidir "I2C_SDAT" has no driver
    Warning (13040): Bidir "ENET_DATA[0]" has no driver
    Warning (13040): Bidir "ENET_DATA[1]" has no driver
    Warning (13040): Bidir "ENET_DATA[2]" has no driver
    Warning (13040): Bidir "ENET_DATA[3]" has no driver
    Warning (13040): Bidir "ENET_DATA[4]" has no driver
    Warning (13040): Bidir "ENET_DATA[5]" has no driver
    Warning (13040): Bidir "ENET_DATA[6]" has no driver
    Warning (13040): Bidir "ENET_DATA[7]" has no driver
    Warning (13040): Bidir "ENET_DATA[8]" has no driver
    Warning (13040): Bidir "ENET_DATA[9]" has no driver
    Warning (13040): Bidir "ENET_DATA[10]" has no driver
    Warning (13040): Bidir "ENET_DATA[11]" has no driver
    Warning (13040): Bidir "ENET_DATA[12]" has no driver
    Warning (13040): Bidir "ENET_DATA[13]" has no driver
    Warning (13040): Bidir "ENET_DATA[14]" has no driver
    Warning (13040): Bidir "ENET_DATA[15]" has no driver
    Warning (13040): Bidir "AUD_ADCLRCK" has no driver
    Warning (13040): Bidir "AUD_DACLRCK" has no driver
    Warning (13040): Bidir "AUD_BCLK" has no driver
    Warning (13040): Bidir "GPIO_0[0]" has no driver
    Warning (13040): Bidir "GPIO_0[1]" has no driver
    Warning (13040): Bidir "GPIO_0[2]" has no driver
    Warning (13040): Bidir "GPIO_0[3]" has no driver
    Warning (13040): Bidir "GPIO_0[4]" has no driver
    Warning (13040): Bidir "GPIO_0[5]" has no driver
    Warning (13040): Bidir "GPIO_0[6]" has no driver
    Warning (13040): Bidir "GPIO_0[7]" has no driver
    Warning (13040): Bidir "GPIO_0[8]" has no driver
    Warning (13040): Bidir "GPIO_0[9]" has no driver
    Warning (13040): Bidir "GPIO_0[10]" has no driver
    Warning (13040): Bidir "GPIO_0[11]" has no driver
    Warning (13040): Bidir "GPIO_0[12]" has no driver
    Warning (13040): Bidir "GPIO_0[13]" has no driver
    Warning (13040): Bidir "GPIO_0[14]" has no driver
    Warning (13040): Bidir "GPIO_0[15]" has no driver
    Warning (13040): Bidir "GPIO_0[16]" has no driver
    Warning (13040): Bidir "GPIO_0[17]" has no driver
    Warning (13040): Bidir "GPIO_0[18]" has no driver
    Warning (13040): Bidir "GPIO_0[19]" has no driver
    Warning (13040): Bidir "GPIO_0[20]" has no driver
    Warning (13040): Bidir "GPIO_0[21]" has no driver
    Warning (13040): Bidir "GPIO_0[22]" has no driver
    Warning (13040): Bidir "GPIO_0[23]" has no driver
    Warning (13040): Bidir "GPIO_0[24]" has no driver
    Warning (13040): Bidir "GPIO_0[25]" has no driver
    Warning (13040): Bidir "GPIO_0[26]" has no driver
    Warning (13040): Bidir "GPIO_0[27]" has no driver
    Warning (13040): Bidir "GPIO_0[28]" has no driver
    Warning (13040): Bidir "GPIO_0[29]" has no driver
    Warning (13040): Bidir "GPIO_0[30]" has no driver
    Warning (13040): Bidir "GPIO_0[31]" has no driver
    Warning (13040): Bidir "GPIO_0[32]" has no driver
    Warning (13040): Bidir "GPIO_0[33]" has no driver
    Warning (13040): Bidir "GPIO_0[34]" has no driver
    Warning (13040): Bidir "GPIO_0[35]" has no driver
    Warning (13040): Bidir "GPIO_1[0]" has no driver
    Warning (13040): Bidir "GPIO_1[1]" has no driver
    Warning (13040): Bidir "GPIO_1[2]" has no driver
    Warning (13040): Bidir "GPIO_1[3]" has no driver
    Warning (13040): Bidir "GPIO_1[4]" has no driver
    Warning (13040): Bidir "GPIO_1[5]" has no driver
    Warning (13040): Bidir "GPIO_1[6]" has no driver
    Warning (13040): Bidir "GPIO_1[7]" has no driver
    Warning (13040): Bidir "GPIO_1[8]" has no driver
    Warning (13040): Bidir "GPIO_1[9]" has no driver
    Warning (13040): Bidir "GPIO_1[10]" has no driver
    Warning (13040): Bidir "GPIO_1[11]" has no driver
    Warning (13040): Bidir "GPIO_1[12]" has no driver
    Warning (13040): Bidir "GPIO_1[13]" has no driver
    Warning (13040): Bidir "GPIO_1[14]" has no driver
    Warning (13040): Bidir "GPIO_1[15]" has no driver
    Warning (13040): Bidir "GPIO_1[16]" has no driver
    Warning (13040): Bidir "GPIO_1[17]" has no driver
    Warning (13040): Bidir "GPIO_1[18]" has no driver
    Warning (13040): Bidir "GPIO_1[19]" has no driver
    Warning (13040): Bidir "GPIO_1[20]" has no driver
    Warning (13040): Bidir "GPIO_1[21]" has no driver
    Warning (13040): Bidir "GPIO_1[22]" has no driver
    Warning (13040): Bidir "GPIO_1[23]" has no driver
    Warning (13040): Bidir "GPIO_1[24]" has no driver
    Warning (13040): Bidir "GPIO_1[25]" has no driver
    Warning (13040): Bidir "GPIO_1[26]" has no driver
    Warning (13040): Bidir "GPIO_1[27]" has no driver
    Warning (13040): Bidir "GPIO_1[28]" has no driver
    Warning (13040): Bidir "GPIO_1[29]" has no driver
    Warning (13040): Bidir "GPIO_1[30]" has no driver
    Warning (13040): Bidir "GPIO_1[31]" has no driver
    Warning (13040): Bidir "GPIO_1[32]" has no driver
    Warning (13040): Bidir "GPIO_1[33]" has no driver
    Warning (13040): Bidir "GPIO_1[34]" has no driver
    Warning (13040): Bidir "GPIO_1[35]" has no driver
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at GND
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_BA_0" is stuck at GND
    Warning (13410): Pin "DRAM_BA_1" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_WR_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_FSPEED" is stuck at GND
    Warning (13410): Pin "OTG_LSPEED" is stuck at GND
    Warning (13410): Pin "OTG_DACK0_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK1_N" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "TDO" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "VGA_CLK" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "VGA_BLANK" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_R[8]" is stuck at GND
    Warning (13410): Pin "VGA_R[9]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_G[8]" is stuck at GND
    Warning (13410): Pin "VGA_G[9]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_B[8]" is stuck at GND
    Warning (13410): Pin "VGA_B[9]" is stuck at GND
    Warning (13410): Pin "ENET_CMD" is stuck at GND
    Warning (13410): Pin "ENET_CS_N" is stuck at GND
    Warning (13410): Pin "ENET_WR_N" is stuck at GND
    Warning (13410): Pin "ENET_RD_N" is stuck at GND
    Warning (13410): Pin "ENET_RST_N" is stuck at GND
    Warning (13410): Pin "ENET_CLK" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "TD_RESET" is stuck at GND
Info (17049): 104 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (144001): Generated suppressed messages file C:/University/CA Lab/ARM-main/output_files/ARM.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 580 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 45 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_27"
    Warning (15610): No output dependent on input pin "EXT_CLOCK"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "OTG_INT0"
    Warning (15610): No output dependent on input pin "OTG_INT1"
    Warning (15610): No output dependent on input pin "OTG_DREQ0"
    Warning (15610): No output dependent on input pin "OTG_DREQ1"
    Warning (15610): No output dependent on input pin "TDI"
    Warning (15610): No output dependent on input pin "TCK"
    Warning (15610): No output dependent on input pin "TCS"
    Warning (15610): No output dependent on input pin "PS2_DAT"
    Warning (15610): No output dependent on input pin "PS2_CLK"
    Warning (15610): No output dependent on input pin "ENET_INT"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "TD_CLK27"
Info (21057): Implemented 6228 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 50 input pins
    Info (21059): Implemented 216 output pins
    Info (21060): Implemented 156 bidirectional pins
    Info (21061): Implemented 5611 logic cells
    Info (21064): Implemented 194 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 457 warnings
    Info: Peak virtual memory: 4703 megabytes
    Info: Processing ended: Sat May 20 10:36:53 2023
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/University/CA Lab/ARM-main/output_files/ARM.map.smsg.


