`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 11/19/2019 07:38:29 PM
// Design Name: 
// Module Name: Binary_BCD_Converter
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module Binary_BCD_Converter(
    input logic [7:0] A,
    output logic [3:0] ones,
    output logic [3:0] tens,
    output logic [1:0] hundreds
    );
    
    logic [3:0] c1, c2, c3, c4, c5, c6, c7; // declaring the data lines coming out of each shift_add3_module
    logic [3:0] d1, d2, d3, d4, d5, d6, d7; // declaring the data lines going into each shift_add3_modile
    
    // follow the block diagram here:
    // the inputs that are going into C1, C2, ... , C7
    assign d1 = {1'b0, A[7:5]};
    assign d2 = {c1[2:0], A[4]};
    assign d3 = {c2[2:0], A[3]};
    assign d4 = {c3[2:0], A[2]};
    assign d5 = {c4[2:0], A[1]};
    assign d6 = {1'b0, c1[3], c2[3], c3[3]};
    assign d7 = {c6[2:0], c4[3]};
    
    //instantiate the Shift_Add3_algorithm
    Shift_Add3_algorithm U0(d1, c1);
    Shift_Add3_algorithm U1(d2, c2);
    Shift_Add3_algorithm U2(d3, c3);
    Shift_Add3_algorithm U3(d4, c4);
    Shift_Add3_algorithm U4(d5, c5);
    Shift_Add3_algorithm U5(d6, c6);
    Shift_Add3_algorithm U6(d7, c7);
    
    //assign outputs
    assign ones = {c5[2:0],A[0]}; // four bits that will make-up ones
    assign tens = {c7[2:0],c5[3]}; // four bits that will make-up tens
    assign hundreds = {c6[3],c7[3]}; // two bits that will make-up hundreds
    
endmodule
