Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Tue Oct 02 18:35:58 2018
| Host         : ZCL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file led_timing_summary_routed.rpt -rpx led_timing_summary_routed.rpx
| Design       : led
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.135        0.000                      0                   42        0.151        0.000                      0                   42        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.135        0.000                      0                   42        0.151        0.000                      0                   42        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 1.972ns (50.575%)  route 1.927ns (49.425%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.746     5.373    clk_IBUF_BUFG
    SLICE_X111Y104       FDRE                                         r  c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDRE (Prop_fdre_C_Q)         0.379     5.752 r  c_reg[0]/Q
                         net (fo=34, routed)          1.237     6.989    c_reg_n_0_[0]
    SLICE_X110Y97        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.469 r  c_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.469    c_reg[4]_i_2_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.567 r  c_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.567    c_reg[8]_i_2_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.665 r  c_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.666    c_reg[12]_i_2_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.764 r  c_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.764    c_reg[16]_i_2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.862 r  c_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.862    c_reg[20]_i_2_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.960 r  c_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.960    c_reg[24]_i_2_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.058 r  c_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.058    c_reg[28]_i_2_n_0
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.323 r  c_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.689     9.012    data0[30]
    SLICE_X111Y104       LUT5 (Prop_lut5_I4_O)        0.260     9.272 r  c[30]_i_1/O
                         net (fo=1, routed)           0.000     9.272    c[30]
    SLICE_X111Y104       FDRE                                         r  c_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.316    11.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    13.277    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.570    14.924    clk_IBUF_BUFG
    SLICE_X111Y104       FDRE                                         r  c_reg[30]/C
                         clock pessimism              0.449    15.373    
                         clock uncertainty           -0.035    15.337    
    SLICE_X111Y104       FDRE (Setup_fdre_C_D)        0.069    15.406    c_reg[30]
  -------------------------------------------------------------------
                         required time                         15.406    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.866ns (48.524%)  route 1.979ns (51.476%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.746     5.373    clk_IBUF_BUFG
    SLICE_X111Y104       FDRE                                         r  c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDRE (Prop_fdre_C_Q)         0.379     5.752 r  c_reg[0]/Q
                         net (fo=34, routed)          1.237     6.989    c_reg_n_0_[0]
    SLICE_X110Y97        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.469 r  c_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.469    c_reg[4]_i_2_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.567 r  c_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.567    c_reg[8]_i_2_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.665 r  c_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.666    c_reg[12]_i_2_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.764 r  c_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.764    c_reg[16]_i_2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.862 r  c_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.862    c_reg[20]_i_2_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.960 r  c_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.960    c_reg[24]_i_2_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.220 r  c_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.741     8.961    data0[28]
    SLICE_X112Y103       LUT5 (Prop_lut5_I4_O)        0.257     9.218 r  c[28]_i_1/O
                         net (fo=1, routed)           0.000     9.218    c[28]
    SLICE_X112Y103       FDRE                                         r  c_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.316    11.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    13.277    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.570    14.924    clk_IBUF_BUFG
    SLICE_X112Y103       FDRE                                         r  c_reg[28]/C
                         clock pessimism              0.421    15.345    
                         clock uncertainty           -0.035    15.309    
    SLICE_X112Y103       FDRE (Setup_fdre_C_D)        0.074    15.383    c_reg[28]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 1.876ns (49.289%)  route 1.930ns (50.711%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.746     5.373    clk_IBUF_BUFG
    SLICE_X111Y104       FDRE                                         r  c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDRE (Prop_fdre_C_Q)         0.379     5.752 r  c_reg[0]/Q
                         net (fo=34, routed)          1.237     6.989    c_reg_n_0_[0]
    SLICE_X110Y97        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.469 r  c_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.469    c_reg[4]_i_2_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.567 r  c_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.567    c_reg[8]_i_2_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.665 r  c_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.666    c_reg[12]_i_2_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.764 r  c_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.764    c_reg[16]_i_2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.862 r  c_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.862    c_reg[20]_i_2_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.960 r  c_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.960    c_reg[24]_i_2_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.058 r  c_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.058    c_reg[28]_i_2_n_0
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.238 r  c_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.692     8.930    data0[29]
    SLICE_X111Y104       LUT5 (Prop_lut5_I4_O)        0.249     9.179 r  c[29]_i_1/O
                         net (fo=1, routed)           0.000     9.179    c[29]
    SLICE_X111Y104       FDRE                                         r  c_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.316    11.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    13.277    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.570    14.924    clk_IBUF_BUFG
    SLICE_X111Y104       FDRE                                         r  c_reg[29]/C
                         clock pessimism              0.449    15.373    
                         clock uncertainty           -0.035    15.337    
    SLICE_X111Y104       FDRE (Setup_fdre_C_D)        0.032    15.369    c_reg[29]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 1.778ns (47.949%)  route 1.930ns (52.051%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.746     5.373    clk_IBUF_BUFG
    SLICE_X111Y104       FDRE                                         r  c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDRE (Prop_fdre_C_Q)         0.379     5.752 r  c_reg[0]/Q
                         net (fo=34, routed)          1.237     6.989    c_reg_n_0_[0]
    SLICE_X110Y97        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.469 r  c_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.469    c_reg[4]_i_2_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.567 r  c_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.567    c_reg[8]_i_2_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.665 r  c_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.666    c_reg[12]_i_2_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.764 r  c_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.764    c_reg[16]_i_2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.862 r  c_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.862    c_reg[20]_i_2_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.960 r  c_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.960    c_reg[24]_i_2_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.140 r  c_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.692     8.832    data0[25]
    SLICE_X111Y103       LUT5 (Prop_lut5_I4_O)        0.249     9.081 r  c[25]_i_1/O
                         net (fo=1, routed)           0.000     9.081    c[25]
    SLICE_X111Y103       FDRE                                         r  c_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.316    11.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    13.277    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.570    14.924    clk_IBUF_BUFG
    SLICE_X111Y103       FDRE                                         r  c_reg[25]/C
                         clock pessimism              0.421    15.345    
                         clock uncertainty           -0.035    15.309    
    SLICE_X111Y103       FDRE (Setup_fdre_C_D)        0.030    15.339    c_reg[25]
  -------------------------------------------------------------------
                         required time                         15.339    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  6.259    

Slack (MET) :             6.383ns  (required time - arrival time)
  Source:                 c_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.694ns (21.065%)  route 2.601ns (78.935%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.746     5.373    clk_IBUF_BUFG
    SLICE_X111Y102       FDRE                                         r  c_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.379     5.752 f  c_reg[22]/Q
                         net (fo=2, routed)           0.915     6.666    c_reg_n_0_[22]
    SLICE_X111Y103       LUT4 (Prop_lut4_I1_O)        0.105     6.771 r  c[31]_i_9/O
                         net (fo=1, routed)           0.546     7.318    c[31]_i_9_n_0
    SLICE_X111Y103       LUT6 (Prop_lut6_I0_O)        0.105     7.423 r  c[31]_i_5/O
                         net (fo=33, routed)          1.140     8.562    c[31]_i_5_n_0
    SLICE_X111Y98        LUT5 (Prop_lut5_I3_O)        0.105     8.667 r  c[8]_i_1/O
                         net (fo=1, routed)           0.000     8.667    c[8]
    SLICE_X111Y98        FDRE                                         r  c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.316    11.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    13.277    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.415    14.769    clk_IBUF_BUFG
    SLICE_X111Y98        FDRE                                         r  c_reg[8]/C
                         clock pessimism              0.285    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X111Y98        FDRE (Setup_fdre_C_D)        0.032    15.050    c_reg[8]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -8.667    
  -------------------------------------------------------------------
                         slack                                  6.383    

Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 1.374ns (41.939%)  route 1.902ns (58.061%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.746     5.373    clk_IBUF_BUFG
    SLICE_X111Y104       FDRE                                         r  c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDRE (Prop_fdre_C_Q)         0.379     5.752 r  c_reg[0]/Q
                         net (fo=34, routed)          1.237     6.989    c_reg_n_0_[0]
    SLICE_X110Y97        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.469 r  c_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.469    c_reg[4]_i_2_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.734 r  c_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.665     8.399    data0[6]
    SLICE_X111Y99        LUT5 (Prop_lut5_I4_O)        0.250     8.649 r  c[6]_i_1/O
                         net (fo=1, routed)           0.000     8.649    c[6]
    SLICE_X111Y99        FDRE                                         r  c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.316    11.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    13.277    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.415    14.769    clk_IBUF_BUFG
    SLICE_X111Y99        FDRE                                         r  c_reg[6]/C
                         clock pessimism              0.285    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X111Y99        FDRE (Setup_fdre_C_D)        0.030    15.048    c_reg[6]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.404ns  (required time - arrival time)
  Source:                 c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 1.900ns (52.886%)  route 1.693ns (47.114%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.746     5.373    clk_IBUF_BUFG
    SLICE_X111Y104       FDRE                                         r  c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDRE (Prop_fdre_C_Q)         0.379     5.752 r  c_reg[0]/Q
                         net (fo=34, routed)          1.237     6.989    c_reg_n_0_[0]
    SLICE_X110Y97        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.469 r  c_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.469    c_reg[4]_i_2_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.567 r  c_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.567    c_reg[8]_i_2_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.665 r  c_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.666    c_reg[12]_i_2_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.764 r  c_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.764    c_reg[16]_i_2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.862 r  c_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.862    c_reg[20]_i_2_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.960 r  c_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.960    c_reg[24]_i_2_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.058 r  c_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.058    c_reg[28]_i_2_n_0
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.258 r  c_reg[31]_i_6/O[2]
                         net (fo=1, routed)           0.455     8.712    data0[31]
    SLICE_X111Y104       LUT5 (Prop_lut5_I4_O)        0.253     8.965 r  c[31]_i_2/O
                         net (fo=1, routed)           0.000     8.965    c[31]
    SLICE_X111Y104       FDRE                                         r  c_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.316    11.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    13.277    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.570    14.924    clk_IBUF_BUFG
    SLICE_X111Y104       FDRE                                         r  c_reg[31]/C
                         clock pessimism              0.449    15.373    
                         clock uncertainty           -0.035    15.337    
    SLICE_X111Y104       FDRE (Setup_fdre_C_D)        0.032    15.369    c_reg[31]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                          -8.965    
  -------------------------------------------------------------------
                         slack                                  6.404    

Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 1.606ns (45.679%)  route 1.910ns (54.322%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.746     5.373    clk_IBUF_BUFG
    SLICE_X111Y104       FDRE                                         r  c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDRE (Prop_fdre_C_Q)         0.379     5.752 r  c_reg[0]/Q
                         net (fo=34, routed)          1.237     6.989    c_reg_n_0_[0]
    SLICE_X110Y97        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.469 r  c_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.469    c_reg[4]_i_2_n_0
    SLICE_X110Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.567 r  c_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.567    c_reg[8]_i_2_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.665 r  c_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.666    c_reg[12]_i_2_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.764 r  c_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.764    c_reg[16]_i_2_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.964 r  c_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.672     8.636    data0[19]
    SLICE_X109Y101       LUT5 (Prop_lut5_I4_O)        0.253     8.889 r  c[19]_i_1/O
                         net (fo=1, routed)           0.000     8.889    c[19]
    SLICE_X109Y101       FDRE                                         r  c_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.316    11.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    13.277    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.568    14.922    clk_IBUF_BUFG
    SLICE_X109Y101       FDRE                                         r  c_reg[19]/C
                         clock pessimism              0.384    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X109Y101       FDRE (Setup_fdre_C_D)        0.032    15.302    c_reg[19]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                          -8.889    
  -------------------------------------------------------------------
                         slack                                  6.414    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 c_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.589ns (17.287%)  route 2.818ns (82.713%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.576     5.203    clk_IBUF_BUFG
    SLICE_X111Y97        FDRE                                         r  c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDRE (Prop_fdre_C_Q)         0.379     5.582 f  c_reg[4]/Q
                         net (fo=2, routed)           1.129     6.711    c_reg_n_0_[4]
    SLICE_X111Y98        LUT5 (Prop_lut5_I0_O)        0.105     6.816 f  c[31]_i_4/O
                         net (fo=33, routed)          1.223     8.038    c[31]_i_4_n_0
    SLICE_X112Y102       LUT4 (Prop_lut4_I2_O)        0.105     8.143 r  led[3]_i_1/O
                         net (fo=5, routed)           0.467     8.610    led[3]_i_1_n_0
    SLICE_X112Y102       FDSE                                         r  led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.316    11.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    13.277    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.570    14.924    clk_IBUF_BUFG
    SLICE_X112Y102       FDSE                                         r  led_reg[0]/C
                         clock pessimism              0.285    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X112Y102       FDSE (Setup_fdse_C_CE)      -0.136    15.037    led_reg[0]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 c_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.589ns (17.287%)  route 2.818ns (82.713%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.542    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.576     5.203    clk_IBUF_BUFG
    SLICE_X111Y97        FDRE                                         r  c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDRE (Prop_fdre_C_Q)         0.379     5.582 f  c_reg[4]/Q
                         net (fo=2, routed)           1.129     6.711    c_reg_n_0_[4]
    SLICE_X111Y98        LUT5 (Prop_lut5_I0_O)        0.105     6.816 f  c[31]_i_4/O
                         net (fo=33, routed)          1.223     8.038    c[31]_i_4_n_0
    SLICE_X112Y102       LUT4 (Prop_lut4_I2_O)        0.105     8.143 r  led[3]_i_1/O
                         net (fo=5, routed)           0.467     8.610    led[3]_i_1_n_0
    SLICE_X112Y102       FDRE                                         r  led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.316    11.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.961    13.277    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.570    14.924    clk_IBUF_BUFG
    SLICE_X112Y102       FDRE                                         r  led_reg[2]/C
                         clock pessimism              0.285    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X112Y102       FDRE (Setup_fdre_C_CE)      -0.136    15.037    led_reg[2]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  6.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.486%)  route 0.098ns (34.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.719     1.806    clk_IBUF_BUFG
    SLICE_X113Y102       FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDRE (Prop_fdre_C_Q)         0.141     1.947 f  led_reg[1]/Q
                         net (fo=3, routed)           0.098     2.045    led_OBUF[1]
    SLICE_X112Y102       LUT4 (Prop_lut4_I0_O)        0.045     2.090 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000     2.090    led[0]_i_1_n_0
    SLICE_X112Y102       FDSE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.995     2.337    clk_IBUF_BUFG
    SLICE_X112Y102       FDSE                                         r  led_reg[0]/C
                         clock pessimism             -0.519     1.819    
    SLICE_X112Y102       FDSE (Hold_fdse_C_D)         0.120     1.939    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.511ns (75.115%)  route 0.169ns (24.885%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.637     1.723    clk_IBUF_BUFG
    SLICE_X111Y99        FDRE                                         r  c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  c_reg[9]/Q
                         net (fo=2, routed)           0.068     1.932    c_reg_n_0_[9]
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.129 r  c_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.130    c_reg[12]_i_2_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.195 r  c_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.101     2.295    data0[15]
    SLICE_X112Y100       LUT5 (Prop_lut5_I4_O)        0.108     2.403 r  c[15]_i_1/O
                         net (fo=1, routed)           0.000     2.403    c[15]
    SLICE_X112Y100       FDRE                                         r  c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.995     2.337    clk_IBUF_BUFG
    SLICE_X112Y100       FDRE                                         r  c_reg[15]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y100       FDRE (Hold_fdre_C_D)         0.121     2.197    c_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 c_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.231ns (35.362%)  route 0.422ns (64.638%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.637     1.723    clk_IBUF_BUFG
    SLICE_X111Y99        FDRE                                         r  c_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  c_reg[10]/Q
                         net (fo=2, routed)           0.293     2.157    c_reg_n_0_[10]
    SLICE_X111Y100       LUT5 (Prop_lut5_I2_O)        0.045     2.202 r  c[31]_i_3/O
                         net (fo=33, routed)          0.130     2.331    c[31]_i_3_n_0
    SLICE_X111Y100       LUT5 (Prop_lut5_I1_O)        0.045     2.376 r  c[13]_i_1/O
                         net (fo=1, routed)           0.000     2.376    c[13]
    SLICE_X111Y100       FDRE                                         r  c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.995     2.337    clk_IBUF_BUFG
    SLICE_X111Y100       FDRE                                         r  c_reg[13]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.092     2.168    c_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.536ns (75.439%)  route 0.175ns (24.561%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.637     1.723    clk_IBUF_BUFG
    SLICE_X111Y99        FDRE                                         r  c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  c_reg[9]/Q
                         net (fo=2, routed)           0.068     1.932    c_reg_n_0_[9]
    SLICE_X110Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.129 r  c_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.130    c_reg[12]_i_2_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     2.221 r  c_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.106     2.327    data0[14]
    SLICE_X112Y100       LUT5 (Prop_lut5_I4_O)        0.107     2.434 r  c[14]_i_1/O
                         net (fo=1, routed)           0.000     2.434    c[14]
    SLICE_X112Y100       FDRE                                         r  c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.995     2.337    clk_IBUF_BUFG
    SLICE_X112Y100       FDRE                                         r  c_reg[14]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X112Y100       FDRE (Hold_fdre_C_D)         0.120     2.196    c_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.281%)  route 0.167ns (47.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.718     1.805    clk_IBUF_BUFG
    SLICE_X111Y104       FDRE                                         r  c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  c_reg[0]/Q
                         net (fo=34, routed)          0.167     2.113    c_reg_n_0_[0]
    SLICE_X111Y104       LUT5 (Prop_lut5_I0_O)        0.042     2.155 r  c[30]_i_1/O
                         net (fo=1, routed)           0.000     2.155    c[30]
    SLICE_X111Y104       FDRE                                         r  c_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.994     2.336    clk_IBUF_BUFG
    SLICE_X111Y104       FDRE                                         r  c_reg[30]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X111Y104       FDRE (Hold_fdre_C_D)         0.107     1.912    c_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.068%)  route 0.186ns (56.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.719     1.806    clk_IBUF_BUFG
    SLICE_X113Y102       FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDRE (Prop_fdre_C_Q)         0.141     1.947 r  led_reg[1]/Q
                         net (fo=3, routed)           0.186     2.133    led_OBUF[1]
    SLICE_X112Y102       FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.995     2.337    clk_IBUF_BUFG
    SLICE_X112Y102       FDRE                                         r  led_reg[2]/C
                         clock pessimism             -0.519     1.819    
    SLICE_X112Y102       FDRE (Hold_fdre_C_D)         0.060     1.879    led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.718     1.805    clk_IBUF_BUFG
    SLICE_X111Y104       FDRE                                         r  c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDRE (Prop_fdre_C_Q)         0.141     1.946 f  c_reg[0]/Q
                         net (fo=34, routed)          0.167     2.113    c_reg_n_0_[0]
    SLICE_X111Y104       LUT4 (Prop_lut4_I3_O)        0.045     2.158 r  c[0]_i_1/O
                         net (fo=1, routed)           0.000     2.158    c[0]
    SLICE_X111Y104       FDRE                                         r  c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.994     2.336    clk_IBUF_BUFG
    SLICE_X111Y104       FDRE                                         r  c_reg[0]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X111Y104       FDRE (Hold_fdre_C_D)         0.091     1.896    c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.186ns (33.382%)  route 0.371ns (66.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.718     1.805    clk_IBUF_BUFG
    SLICE_X111Y104       FDRE                                         r  c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  c_reg[0]/Q
                         net (fo=34, routed)          0.371     2.317    c_reg_n_0_[0]
    SLICE_X111Y99        LUT5 (Prop_lut5_I0_O)        0.045     2.362 r  c[9]_i_1/O
                         net (fo=1, routed)           0.000     2.362    c[9]
    SLICE_X111Y99        FDRE                                         r  c_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.909     2.251    clk_IBUF_BUFG
    SLICE_X111Y99        FDRE                                         r  c_reg[9]/C
                         clock pessimism             -0.261     1.990    
    SLICE_X111Y99        FDRE (Hold_fdre_C_D)         0.092     2.082    c_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.203%)  route 0.374ns (66.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.718     1.805    clk_IBUF_BUFG
    SLICE_X111Y104       FDRE                                         r  c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  c_reg[0]/Q
                         net (fo=34, routed)          0.374     2.320    c_reg_n_0_[0]
    SLICE_X111Y99        LUT5 (Prop_lut5_I0_O)        0.045     2.365 r  c[10]_i_1/O
                         net (fo=1, routed)           0.000     2.365    c[10]
    SLICE_X111Y99        FDRE                                         r  c_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.909     2.251    clk_IBUF_BUFG
    SLICE_X111Y99        FDRE                                         r  c_reg[10]/C
                         clock pessimism             -0.261     1.990    
    SLICE_X111Y99        FDRE (Hold_fdre_C_D)         0.092     2.082    c_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.148ns (49.130%)  route 0.153ns (50.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.719     1.806    clk_IBUF_BUFG
    SLICE_X112Y102       FDRE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE (Prop_fdre_C_Q)         0.148     1.954 r  led_reg[2]/Q
                         net (fo=4, routed)           0.153     2.107    led_OBUF[2]
    SLICE_X112Y102       FDRE                                         r  led_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.995     2.337    clk_IBUF_BUFG
    SLICE_X112Y102       FDRE                                         r  led_reg[3]_lopt_replica/C
                         clock pessimism             -0.532     1.806    
    SLICE_X112Y102       FDRE (Hold_fdre_C_D)         0.010     1.816    led_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y104  c_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y99   c_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y100  c_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y100  c_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y100  c_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y100  c_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y100  c_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y101  c_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y101  c_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y101  c_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y101  c_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y101  c_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y104  c_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y100  c_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y100  c_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y100  c_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y100  c_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y100  c_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y101  c_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y104  c_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y99   c_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y100  c_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y100  c_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y100  c_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y100  c_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y100  c_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y101  c_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y101  c_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y97   c_reg[1]/C



