$date
	Sun Oct 23 02:52:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#262300
b100 !
1"
#262302
b100 &
b100 %
1$
#262303
0"
#262306
b10 &
b10 %
#262310
b1 &
1#
b1 %
#262314
b0 &
b0 %
0#
0$
#1203113
b11000 !
1"
#1203114
b11000 &
b11000 %
1$
#1203115
0"
#1203118
b1100 &
b1100 %
#1203122
b110 &
b110 %
#1203126
b11 &
b11 %
#1203130
b1010 &
b1010 %
#1203134
b101 &
b101 %
#1203138
b10000 &
b10000 %
#1203142
b1000 &
b1000 %
#1203146
b100 &
b100 %
#1203150
b10 &
b10 %
#1203154
b1 &
b1 %
1#
#1203158
b0 &
0#
b0 %
0$
#2255197
b11110 !
1"
#2255198
b11110 &
b11110 %
1$
#2255199
0"
#2255202
b1111 &
b1111 %
#2255206
b101110 &
b101110 %
#2255210
b10111 &
b10111 %
#2255214
b1000110 &
b1000110 %
#2255218
b100011 &
b100011 %
#2255222
b1101010 &
b1101010 %
#2255226
b110101 &
b110101 %
#2255230
b10100000 &
b10100000 %
#2255234
b1010000 &
b1010000 %
#2255238
b101000 &
b101000 %
#2255242
b10100 &
b10100 %
#2255246
b1010 &
b1010 %
#2255250
b101 &
b101 %
#2255254
b10000 &
b10000 %
#2255258
b1000 &
b1000 %
#2255262
b100 &
b100 %
#2255266
b10 &
b10 %
#2255270
b1 &
1#
b1 %
#2255274
b0 &
b0 %
0#
0$
#4500012
