{"vcs1":{"timestamp_begin":1765261451.892313147, "rt":1.04, "ut":0.35, "st":0.08}}
{"vcselab":{"timestamp_begin":1765261452.964803164, "rt":0.84, "ut":0.20, "st":0.04}}
{"link":{"timestamp_begin":1765261453.834070631, "rt":0.11, "ut":0.08, "st":0.03}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1765261451.689778536}
{"VCS_COMP_START_TIME": 1765261451.689778536}
{"VCS_COMP_END_TIME": 1765261456.519748976}
{"VCS_USER_OPTIONS": "-R -sverilog /home/patata0717/DICD/HW3_groupx/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/patata0717/DICD/HW3_groupx/./src+/home/patata0717/DICD/HW3_groupx/./include+/home/patata0717/DICD/HW3_groupx/./sim +define+prog0 +prog_path=/home/patata0717/DICD/HW3_groupx/./sim/prog0 +define+CYCLE=0.35 +define+MAX=100000 +notimingcheck"}
{"vcs1": {"peak_mem": 311976}}
{"vcselab": {"peak_mem": 165676}}
