verilog xil_defaultlib --include "../../../../my_axi_stream_test4.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../my_axi_stream_test4.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../my_axi_stream_test4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../my_axi_stream_test4.srcs/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../my_axi_stream_test4.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../my_axi_stream_test4.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib --include "../../../../my_axi_stream_test4.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../my_axi_stream_test4.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../my_axi_stream_test4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../my_axi_stream_test4.srcs/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../my_axi_stream_test4.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../my_axi_stream_test4.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_m00e_0.sv" \

verilog xil_defaultlib "glbl.v"

nosort
