<?xml version="1.0" encoding="UTF-8"?>
<!-- ============================================================================ -->
<!--                  Atmel Microcontroller Software Support                      -->
<!-- ============================================================================ -->
<!-- Copyright (c) 2015, Atmel Corporation                                        -->
<!--                                                                              -->
<!-- All rights reserved.                                                         -->
<!--                                                                              -->
<!-- Redistribution and use in source and binary forms, with or without           -->
<!-- modification, are permitted provided that the following condition is met:    -->
<!--                                                                              -->
<!-- - Redistributions of source code must retain the above copyright notice,     -->
<!-- this list of conditions and the disclaimer below.                            -->
<!--                                                                              -->
<!-- Atmel's name may not be used to endorse or promote products derived from     -->
<!-- this software without specific prior written permission.                     -->
<!--                                                                              -->
<!-- DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR    -->
<!-- IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF -->
<!-- MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   -->
<!-- DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      -->
<!-- INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT -->
<!-- LIMITED TO, PROCUREMENT OF SUBSTITUE GOODS OR SERVICES; LOSS OF USE, DATA,   -->
<!-- OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSE AND ON ANY THEORY OF     -->
<!-- LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         -->
<!-- NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, -->
<!-- EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           -->
<!-- ============================================================================ -->
<avr-tools-device-file xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" schema-version="1.2" xsi:noNamespaceSchemaLocation="../../schema/avr_tools_device_file.xsd">
  <variants>
    <variant ordercode="ATSAMB11G18A-MU" package="QFN48" pinout="SAMB11G" speedmax="26000000" tempmin="-40" tempmax="85" vccmin="2.30" vccmax="3.60"/>
  </variants>
  <devices>
    <device name="ATSAMB11G18A" architecture="CORTEX-M0" family="SAMB" series="SAMB11">
      <address-spaces>
        <address-space id="base" name="base" start="0" size="0x10042000" endianness="little">
          <memory-segment name="BOOTROM" start="0x0" size="0x20000" type="rom"/>
          <memory-segment name="IDRAM" start="0x10000000" size="0x20000" type="ram"/>
          <memory-segment name="BLERAM" start="0x10040000" size="0x2000" type="ram"/>
          <memory-segment name="APB" start="0x40000000" size="0x20000" type="io"/>
        </address-space>
      <address-space id="extflash" name="extflash" start="0" size="0x20000"/></address-spaces>
      <parameters>
        <param name="PIO_API" value="samb"/>
        <param name="LITTLE_ENDIAN" value="1"/>
        <param name="__FPU_PRESENT" value="0"/>
        <param name="__CM0_REV" value="0x00"/>
        <param name="__NVIC_PRIO_BITS" value="2"/>
        <param name="__Vendor_SysTickConfig" value="0"/>
      </parameters>
      <peripherals>
        <module name="TIMER" id="T11234" version="1.0.0">
          <instance name="TIMER0">
            <register-group name="TIMER0" name-in-module="TIMER" address-space="base" offset="0x40000000"/>
          </instance>
        </module>
        <module name="DUALTIMER" id="DT1234" version="1.0.0">
          <instance name="DUALTIMER0">
            <register-group name="DUALTIMER0" name-in-module="DUALTIMER" address-space="base" offset="0x40001000"/>
          </instance>
        </module>
        <module name="PROV_DMA_CTRL" id="PDC1234" version="1.0.0">
          <instance name="PROV_DMA_CTRL0">
            <register-group name="PROV_DMA_CTRL0" name-in-module="PROV_DMA_CTRL" address-space="base" offset="0x40002000"/>
          </instance>
        </module>
        <module name="I2C" id="I1234" version="1.0.0">
          <instance name="I2C0">
            <register-group name="I2C0" name-in-module="I2C" address-space="base" offset="0x40003000"/>
            <signals>
              <signal group="SDA" function="M_I2C0_SDA" pad="LP_GPIO_8"/>
              <signal group="SCL" function="M_I2C0_SCL" pad="LP_GPIO_9"/>
              <signal group="SDA" function="M_I2C0_SDA" pad="LP_GPIO_0"/>
              <signal group="SDA" function="M_I2C0_SDA" pad="LP_GPIO_1"/>
              <signal group="SDA" function="M_I2C0_SDA" pad="LP_GPIO_2"/>
              <signal group="SDA" function="M_I2C0_SDA" pad="LP_GPIO_3"/>
              <signal group="SDA" function="M_I2C0_SDA" pad="LP_GPIO_4"/>
              <signal group="SDA" function="M_I2C0_SDA" pad="LP_GPIO_5"/>
              <signal group="SDA" function="M_I2C0_SDA" pad="LP_GPIO_6"/>
              <signal group="SDA" function="M_I2C0_SDA" pad="LP_GPIO_7"/>
              <signal group="SDA" function="M_I2C0_SDA" pad="LP_GPIO_9"/>
              <signal group="SDA" function="M_I2C0_SDA" pad="LP_GPIO_10"/>
              <signal group="SDA" function="M_I2C0_SDA" pad="LP_GPIO_11"/>
              <signal group="SDA" function="M_I2C0_SDA" pad="LP_GPIO_12"/>
              <signal group="SDA" function="M_I2C0_SDA" pad="LP_GPIO_13"/>
              <signal group="SDA" function="M_I2C0_SDA" pad="LP_GPIO_14"/>
              <signal group="SDA" function="M_I2C0_SDA" pad="LP_GPIO_15"/>
              <signal group="SDA" function="M_I2C0_SDA" pad="LP_GPIO_16"/>
              <signal group="SDA" function="M_I2C0_SDA" pad="LP_GPIO_17"/>
              <signal group="SDA" function="M_I2C0_SDA" pad="LP_GPIO_18"/>
              <signal group="SDA" function="M_I2C0_SDA" pad="LP_GPIO_19"/>
              <signal group="SDA" function="M_I2C0_SDA" pad="LP_GPIO_20"/>
              <signal group="SDA" function="M_I2C0_SDA" pad="LP_GPIO_22"/>
              <signal group="SDA" function="M_I2C0_SDA" pad="LP_GPIO_23"/>
              <signal group="SCL" function="M_I2C0_SCL" pad="LP_GPIO_0"/>
              <signal group="SCL" function="M_I2C0_SCL" pad="LP_GPIO_1"/>
              <signal group="SCL" function="M_I2C0_SCL" pad="LP_GPIO_2"/>
              <signal group="SCL" function="M_I2C0_SCL" pad="LP_GPIO_3"/>
              <signal group="SCL" function="M_I2C0_SCL" pad="LP_GPIO_4"/>
              <signal group="SCL" function="M_I2C0_SCL" pad="LP_GPIO_5"/>
              <signal group="SCL" function="M_I2C0_SCL" pad="LP_GPIO_6"/>
              <signal group="SCL" function="M_I2C0_SCL" pad="LP_GPIO_7"/>
              <signal group="SCL" function="M_I2C0_SCL" pad="LP_GPIO_8"/>
              <signal group="SCL" function="M_I2C0_SCL" pad="LP_GPIO_10"/>
              <signal group="SCL" function="M_I2C0_SCL" pad="LP_GPIO_11"/>
              <signal group="SCL" function="M_I2C0_SCL" pad="LP_GPIO_12"/>
              <signal group="SCL" function="M_I2C0_SCL" pad="LP_GPIO_13"/>
              <signal group="SCL" function="M_I2C0_SCL" pad="LP_GPIO_14"/>
              <signal group="SCL" function="M_I2C0_SCL" pad="LP_GPIO_15"/>
              <signal group="SCL" function="M_I2C0_SCL" pad="LP_GPIO_16"/>
              <signal group="SCL" function="M_I2C0_SCL" pad="LP_GPIO_17"/>
              <signal group="SCL" function="M_I2C0_SCL" pad="LP_GPIO_18"/>
              <signal group="SCL" function="M_I2C0_SCL" pad="LP_GPIO_19"/>
              <signal group="SCL" function="M_I2C0_SCL" pad="LP_GPIO_20"/>
              <signal group="SCL" function="M_I2C0_SCL" pad="LP_GPIO_22"/>
              <signal group="SCL" function="M_I2C0_SCL" pad="LP_GPIO_23"/>
            </signals>
          </instance>
          <instance name="I2C1">
            <register-group name="I2C1" name-in-module="I2C" address-space="base" offset="0x40003400"/>
            <signals>
              <signal group="SDA" function="M_I2C1_SDA" pad="LP_GPIO_14"/>
              <signal group="SCL" function="M_I2C1_SCL" pad="LP_GPIO_15"/>
              <signal group="SDA" function="M_I2C1_SDA" pad="LP_GPIO_0"/>
              <signal group="SDA" function="M_I2C1_SDA" pad="LP_GPIO_1"/>
              <signal group="SDA" function="M_I2C1_SDA" pad="LP_GPIO_2"/>
              <signal group="SDA" function="M_I2C1_SDA" pad="LP_GPIO_3"/>
              <signal group="SDA" function="M_I2C1_SDA" pad="LP_GPIO_4"/>
              <signal group="SDA" function="M_I2C1_SDA" pad="LP_GPIO_5"/>
              <signal group="SDA" function="M_I2C1_SDA" pad="LP_GPIO_6"/>
              <signal group="SDA" function="M_I2C1_SDA" pad="LP_GPIO_7"/>
              <signal group="SDA" function="M_I2C1_SDA" pad="LP_GPIO_8"/>
              <signal group="SDA" function="M_I2C1_SDA" pad="LP_GPIO_9"/>
              <signal group="SDA" function="M_I2C1_SDA" pad="LP_GPIO_10"/>
              <signal group="SDA" function="M_I2C1_SDA" pad="LP_GPIO_11"/>
              <signal group="SDA" function="M_I2C1_SDA" pad="LP_GPIO_12"/>
              <signal group="SDA" function="M_I2C1_SDA" pad="LP_GPIO_13"/>
              <signal group="SDA" function="M_I2C1_SDA" pad="LP_GPIO_15"/>
              <signal group="SDA" function="M_I2C1_SDA" pad="LP_GPIO_16"/>
              <signal group="SDA" function="M_I2C1_SDA" pad="LP_GPIO_17"/>
              <signal group="SDA" function="M_I2C1_SDA" pad="LP_GPIO_18"/>
              <signal group="SDA" function="M_I2C1_SDA" pad="LP_GPIO_19"/>
              <signal group="SDA" function="M_I2C1_SDA" pad="LP_GPIO_20"/>
              <signal group="SDA" function="M_I2C1_SDA" pad="LP_GPIO_22"/>
              <signal group="SDA" function="M_I2C1_SDA" pad="LP_GPIO_23"/>
              <signal group="SCL" function="M_I2C1_SCL" pad="LP_GPIO_0"/>
              <signal group="SCL" function="M_I2C1_SCL" pad="LP_GPIO_1"/>
              <signal group="SCL" function="M_I2C1_SCL" pad="LP_GPIO_2"/>
              <signal group="SCL" function="M_I2C1_SCL" pad="LP_GPIO_3"/>
              <signal group="SCL" function="M_I2C1_SCL" pad="LP_GPIO_4"/>
              <signal group="SCL" function="M_I2C1_SCL" pad="LP_GPIO_5"/>
              <signal group="SCL" function="M_I2C1_SCL" pad="LP_GPIO_6"/>
              <signal group="SCL" function="M_I2C1_SCL" pad="LP_GPIO_7"/>
              <signal group="SCL" function="M_I2C1_SCL" pad="LP_GPIO_8"/>
              <signal group="SCL" function="M_I2C1_SCL" pad="LP_GPIO_9"/>
              <signal group="SCL" function="M_I2C1_SCL" pad="LP_GPIO_10"/>
              <signal group="SCL" function="M_I2C1_SCL" pad="LP_GPIO_11"/>
              <signal group="SCL" function="M_I2C1_SCL" pad="LP_GPIO_12"/>
              <signal group="SCL" function="M_I2C1_SCL" pad="LP_GPIO_13"/>
              <signal group="SCL" function="M_I2C1_SCL" pad="LP_GPIO_14"/>
              <signal group="SCL" function="M_I2C1_SCL" pad="LP_GPIO_16"/>
              <signal group="SCL" function="M_I2C1_SCL" pad="LP_GPIO_17"/>
              <signal group="SCL" function="M_I2C1_SCL" pad="LP_GPIO_18"/>
              <signal group="SCL" function="M_I2C1_SCL" pad="LP_GPIO_19"/>
              <signal group="SCL" function="M_I2C1_SCL" pad="LP_GPIO_20"/>
              <signal group="SCL" function="M_I2C1_SCL" pad="LP_GPIO_22"/>
              <signal group="SCL" function="M_I2C1_SCL" pad="LP_GPIO_23"/>
            </signals>
          </instance>
        </module>
        <module name="UART" id="U1234" version="1.0.0">
          <instance name="UART0">
            <register-group name="UART0" name-in-module="UART" address-space="base" offset="0x40004000"/>
            <signals>
              <signal group="RXD" function="M_UART0_RXD" pad="LP_GPIO_2"/>
              <signal group="TXD" function="M_UART0_TXD" pad="LP_GPIO_3"/>
              <signal group="CTS" function="M_UART0_CTS" pad="LP_GPIO_4"/>
              <signal group="RTS" function="M_UART0_RTS" pad="LP_GPIO_5"/>
              <signal group="RXD" function="M_UART0_RXD" pad="LP_GPIO_0"/>
              <signal group="RXD" function="M_UART0_RXD" pad="LP_GPIO_1"/>
              <signal group="RXD" function="M_UART0_RXD" pad="LP_GPIO_3"/>
              <signal group="RXD" function="M_UART0_RXD" pad="LP_GPIO_4"/>
              <signal group="RXD" function="M_UART0_RXD" pad="LP_GPIO_5"/>
              <signal group="RXD" function="M_UART0_RXD" pad="LP_GPIO_6"/>
              <signal group="RXD" function="M_UART0_RXD" pad="LP_GPIO_7"/>
              <signal group="RXD" function="M_UART0_RXD" pad="LP_GPIO_8"/>
              <signal group="RXD" function="M_UART0_RXD" pad="LP_GPIO_9"/>
              <signal group="RXD" function="M_UART0_RXD" pad="LP_GPIO_10"/>
              <signal group="RXD" function="M_UART0_RXD" pad="LP_GPIO_11"/>
              <signal group="RXD" function="M_UART0_RXD" pad="LP_GPIO_12"/>
              <signal group="RXD" function="M_UART0_RXD" pad="LP_GPIO_13"/>
              <signal group="RXD" function="M_UART0_RXD" pad="LP_GPIO_14"/>
              <signal group="RXD" function="M_UART0_RXD" pad="LP_GPIO_15"/>
              <signal group="RXD" function="M_UART0_RXD" pad="LP_GPIO_16"/>
              <signal group="RXD" function="M_UART0_RXD" pad="LP_GPIO_17"/>
              <signal group="RXD" function="M_UART0_RXD" pad="LP_GPIO_18"/>
              <signal group="RXD" function="M_UART0_RXD" pad="LP_GPIO_19"/>
              <signal group="RXD" function="M_UART0_RXD" pad="LP_GPIO_20"/>
              <signal group="RXD" function="M_UART0_RXD" pad="LP_GPIO_22"/>
              <signal group="RXD" function="M_UART0_RXD" pad="LP_GPIO_23"/>
              <signal group="TXD" function="M_UART0_TXD" pad="LP_GPIO_0"/>
              <signal group="TXD" function="M_UART0_TXD" pad="LP_GPIO_1"/>
              <signal group="TXD" function="M_UART0_TXD" pad="LP_GPIO_2"/>
              <signal group="TXD" function="M_UART0_TXD" pad="LP_GPIO_4"/>
              <signal group="TXD" function="M_UART0_TXD" pad="LP_GPIO_5"/>
              <signal group="TXD" function="M_UART0_TXD" pad="LP_GPIO_6"/>
              <signal group="TXD" function="M_UART0_TXD" pad="LP_GPIO_7"/>
              <signal group="TXD" function="M_UART0_TXD" pad="LP_GPIO_8"/>
              <signal group="TXD" function="M_UART0_TXD" pad="LP_GPIO_9"/>
              <signal group="TXD" function="M_UART0_TXD" pad="LP_GPIO_10"/>
              <signal group="TXD" function="M_UART0_TXD" pad="LP_GPIO_11"/>
              <signal group="TXD" function="M_UART0_TXD" pad="LP_GPIO_12"/>
              <signal group="TXD" function="M_UART0_TXD" pad="LP_GPIO_13"/>
              <signal group="TXD" function="M_UART0_TXD" pad="LP_GPIO_14"/>
              <signal group="TXD" function="M_UART0_TXD" pad="LP_GPIO_15"/>
              <signal group="TXD" function="M_UART0_TXD" pad="LP_GPIO_16"/>
              <signal group="TXD" function="M_UART0_TXD" pad="LP_GPIO_17"/>
              <signal group="TXD" function="M_UART0_TXD" pad="LP_GPIO_18"/>
              <signal group="TXD" function="M_UART0_TXD" pad="LP_GPIO_19"/>
              <signal group="TXD" function="M_UART0_TXD" pad="LP_GPIO_20"/>
              <signal group="TXD" function="M_UART0_TXD" pad="LP_GPIO_22"/>
              <signal group="TXD" function="M_UART0_TXD" pad="LP_GPIO_23"/>
              <signal group="CTS" function="M_UART0_CTS" pad="LP_GPIO_0"/>
              <signal group="CTS" function="M_UART0_CTS" pad="LP_GPIO_1"/>
              <signal group="CTS" function="M_UART0_CTS" pad="LP_GPIO_2"/>
              <signal group="CTS" function="M_UART0_CTS" pad="LP_GPIO_3"/>
              <signal group="CTS" function="M_UART0_CTS" pad="LP_GPIO_5"/>
              <signal group="CTS" function="M_UART0_CTS" pad="LP_GPIO_6"/>
              <signal group="CTS" function="M_UART0_CTS" pad="LP_GPIO_7"/>
              <signal group="CTS" function="M_UART0_CTS" pad="LP_GPIO_8"/>
              <signal group="CTS" function="M_UART0_CTS" pad="LP_GPIO_9"/>
              <signal group="CTS" function="M_UART0_CTS" pad="LP_GPIO_10"/>
              <signal group="CTS" function="M_UART0_CTS" pad="LP_GPIO_11"/>
              <signal group="CTS" function="M_UART0_CTS" pad="LP_GPIO_12"/>
              <signal group="CTS" function="M_UART0_CTS" pad="LP_GPIO_13"/>
              <signal group="CTS" function="M_UART0_CTS" pad="LP_GPIO_14"/>
              <signal group="CTS" function="M_UART0_CTS" pad="LP_GPIO_15"/>
              <signal group="CTS" function="M_UART0_CTS" pad="LP_GPIO_16"/>
              <signal group="CTS" function="M_UART0_CTS" pad="LP_GPIO_17"/>
              <signal group="CTS" function="M_UART0_CTS" pad="LP_GPIO_18"/>
              <signal group="CTS" function="M_UART0_CTS" pad="LP_GPIO_19"/>
              <signal group="CTS" function="M_UART0_CTS" pad="LP_GPIO_20"/>
              <signal group="CTS" function="M_UART0_CTS" pad="LP_GPIO_22"/>
              <signal group="CTS" function="M_UART0_CTS" pad="LP_GPIO_23"/>
              <signal group="RTS" function="M_UART0_RTS" pad="LP_GPIO_0"/>
              <signal group="RTS" function="M_UART0_RTS" pad="LP_GPIO_1"/>
              <signal group="RTS" function="M_UART0_RTS" pad="LP_GPIO_2"/>
              <signal group="RTS" function="M_UART0_RTS" pad="LP_GPIO_3"/>
              <signal group="RTS" function="M_UART0_RTS" pad="LP_GPIO_4"/>
              <signal group="RTS" function="M_UART0_RTS" pad="LP_GPIO_6"/>
              <signal group="RTS" function="M_UART0_RTS" pad="LP_GPIO_7"/>
              <signal group="RTS" function="M_UART0_RTS" pad="LP_GPIO_8"/>
              <signal group="RTS" function="M_UART0_RTS" pad="LP_GPIO_9"/>
              <signal group="RTS" function="M_UART0_RTS" pad="LP_GPIO_10"/>
              <signal group="RTS" function="M_UART0_RTS" pad="LP_GPIO_11"/>
              <signal group="RTS" function="M_UART0_RTS" pad="LP_GPIO_12"/>
              <signal group="RTS" function="M_UART0_RTS" pad="LP_GPIO_13"/>
              <signal group="RTS" function="M_UART0_RTS" pad="LP_GPIO_14"/>
              <signal group="RTS" function="M_UART0_RTS" pad="LP_GPIO_15"/>
              <signal group="RTS" function="M_UART0_RTS" pad="LP_GPIO_16"/>
              <signal group="RTS" function="M_UART0_RTS" pad="LP_GPIO_17"/>
              <signal group="RTS" function="M_UART0_RTS" pad="LP_GPIO_18"/>
              <signal group="RTS" function="M_UART0_RTS" pad="LP_GPIO_19"/>
              <signal group="RTS" function="M_UART0_RTS" pad="LP_GPIO_20"/>
              <signal group="RTS" function="M_UART0_RTS" pad="LP_GPIO_22"/>
              <signal group="RTS" function="M_UART0_RTS" pad="LP_GPIO_23"/>
            </signals>
          </instance>
          <instance name="UART1">
            <register-group name="UART1" name-in-module="UART" address-space="base" offset="0x40005000"/>
            <signals>
              <signal group="RXD" function="M_UART1_RXD" pad="LP_GPIO_6"/>
              <signal group="TXD" function="M_UART1_TXD" pad="LP_GPIO_7"/>
              <signal group="CTS" function="M_UART1_CTS" pad="LP_GPIO_14"/>
              <signal group="RTS" function="M_UART1_RTS" pad="LP_GPIO_15"/>
              <signal group="RXD" function="M_UART1_RXD" pad="LP_GPIO_0"/>
              <signal group="RXD" function="M_UART1_RXD" pad="LP_GPIO_1"/>
              <signal group="RXD" function="M_UART1_RXD" pad="LP_GPIO_2"/>
              <signal group="RXD" function="M_UART1_RXD" pad="LP_GPIO_3"/>
              <signal group="RXD" function="M_UART1_RXD" pad="LP_GPIO_4"/>
              <signal group="RXD" function="M_UART1_RXD" pad="LP_GPIO_5"/>
              <signal group="RXD" function="M_UART1_RXD" pad="LP_GPIO_7"/>
              <signal group="RXD" function="M_UART1_RXD" pad="LP_GPIO_8"/>
              <signal group="RXD" function="M_UART1_RXD" pad="LP_GPIO_9"/>
              <signal group="RXD" function="M_UART1_RXD" pad="LP_GPIO_10"/>
              <signal group="RXD" function="M_UART1_RXD" pad="LP_GPIO_11"/>
              <signal group="RXD" function="M_UART1_RXD" pad="LP_GPIO_12"/>
              <signal group="RXD" function="M_UART1_RXD" pad="LP_GPIO_13"/>
              <signal group="RXD" function="M_UART1_RXD" pad="LP_GPIO_14"/>
              <signal group="RXD" function="M_UART1_RXD" pad="LP_GPIO_15"/>
              <signal group="RXD" function="M_UART1_RXD" pad="LP_GPIO_16"/>
              <signal group="RXD" function="M_UART1_RXD" pad="LP_GPIO_17"/>
              <signal group="RXD" function="M_UART1_RXD" pad="LP_GPIO_18"/>
              <signal group="RXD" function="M_UART1_RXD" pad="LP_GPIO_19"/>
              <signal group="RXD" function="M_UART1_RXD" pad="LP_GPIO_20"/>
              <signal group="RXD" function="M_UART1_RXD" pad="LP_GPIO_22"/>
              <signal group="RXD" function="M_UART1_RXD" pad="LP_GPIO_23"/>
              <signal group="TXD" function="M_UART1_TXD" pad="LP_GPIO_0"/>
              <signal group="TXD" function="M_UART1_TXD" pad="LP_GPIO_1"/>
              <signal group="TXD" function="M_UART1_TXD" pad="LP_GPIO_2"/>
              <signal group="TXD" function="M_UART1_TXD" pad="LP_GPIO_3"/>
              <signal group="TXD" function="M_UART1_TXD" pad="LP_GPIO_4"/>
              <signal group="TXD" function="M_UART1_TXD" pad="LP_GPIO_5"/>
              <signal group="TXD" function="M_UART1_TXD" pad="LP_GPIO_6"/>
              <signal group="TXD" function="M_UART1_TXD" pad="LP_GPIO_8"/>
              <signal group="TXD" function="M_UART1_TXD" pad="LP_GPIO_9"/>
              <signal group="TXD" function="M_UART1_TXD" pad="LP_GPIO_10"/>
              <signal group="TXD" function="M_UART1_TXD" pad="LP_GPIO_11"/>
              <signal group="TXD" function="M_UART1_TXD" pad="LP_GPIO_12"/>
              <signal group="TXD" function="M_UART1_TXD" pad="LP_GPIO_13"/>
              <signal group="TXD" function="M_UART1_TXD" pad="LP_GPIO_14"/>
              <signal group="TXD" function="M_UART1_TXD" pad="LP_GPIO_15"/>
              <signal group="TXD" function="M_UART1_TXD" pad="LP_GPIO_16"/>
              <signal group="TXD" function="M_UART1_TXD" pad="LP_GPIO_17"/>
              <signal group="TXD" function="M_UART1_TXD" pad="LP_GPIO_18"/>
              <signal group="TXD" function="M_UART1_TXD" pad="LP_GPIO_19"/>
              <signal group="TXD" function="M_UART1_TXD" pad="LP_GPIO_20"/>
              <signal group="TXD" function="M_UART1_TXD" pad="LP_GPIO_22"/>
              <signal group="TXD" function="M_UART1_TXD" pad="LP_GPIO_23"/>
              <signal group="CTS" function="M_UART1_CTS" pad="LP_GPIO_0"/>
              <signal group="CTS" function="M_UART1_CTS" pad="LP_GPIO_1"/>
              <signal group="CTS" function="M_UART1_CTS" pad="LP_GPIO_2"/>
              <signal group="CTS" function="M_UART1_CTS" pad="LP_GPIO_3"/>
              <signal group="CTS" function="M_UART1_CTS" pad="LP_GPIO_4"/>
              <signal group="CTS" function="M_UART1_CTS" pad="LP_GPIO_5"/>
              <signal group="CTS" function="M_UART1_CTS" pad="LP_GPIO_6"/>
              <signal group="CTS" function="M_UART1_CTS" pad="LP_GPIO_7"/>
              <signal group="CTS" function="M_UART1_CTS" pad="LP_GPIO_8"/>
              <signal group="CTS" function="M_UART1_CTS" pad="LP_GPIO_9"/>
              <signal group="CTS" function="M_UART1_CTS" pad="LP_GPIO_10"/>
              <signal group="CTS" function="M_UART1_CTS" pad="LP_GPIO_11"/>
              <signal group="CTS" function="M_UART1_CTS" pad="LP_GPIO_12"/>
              <signal group="CTS" function="M_UART1_CTS" pad="LP_GPIO_13"/>
              <signal group="CTS" function="M_UART1_CTS" pad="LP_GPIO_15"/>
              <signal group="CTS" function="M_UART1_CTS" pad="LP_GPIO_16"/>
              <signal group="CTS" function="M_UART1_CTS" pad="LP_GPIO_17"/>
              <signal group="CTS" function="M_UART1_CTS" pad="LP_GPIO_18"/>
              <signal group="CTS" function="M_UART1_CTS" pad="LP_GPIO_19"/>
              <signal group="CTS" function="M_UART1_CTS" pad="LP_GPIO_20"/>
              <signal group="CTS" function="M_UART1_CTS" pad="LP_GPIO_22"/>
              <signal group="CTS" function="M_UART1_CTS" pad="LP_GPIO_23"/>
              <signal group="RTS" function="M_UART1_RTS" pad="LP_GPIO_0"/>
              <signal group="RTS" function="M_UART1_RTS" pad="LP_GPIO_1"/>
              <signal group="RTS" function="M_UART1_RTS" pad="LP_GPIO_2"/>
              <signal group="RTS" function="M_UART1_RTS" pad="LP_GPIO_3"/>
              <signal group="RTS" function="M_UART1_RTS" pad="LP_GPIO_4"/>
              <signal group="RTS" function="M_UART1_RTS" pad="LP_GPIO_5"/>
              <signal group="RTS" function="M_UART1_RTS" pad="LP_GPIO_6"/>
              <signal group="RTS" function="M_UART1_RTS" pad="LP_GPIO_7"/>
              <signal group="RTS" function="M_UART1_RTS" pad="LP_GPIO_8"/>
              <signal group="RTS" function="M_UART1_RTS" pad="LP_GPIO_9"/>
              <signal group="RTS" function="M_UART1_RTS" pad="LP_GPIO_10"/>
              <signal group="RTS" function="M_UART1_RTS" pad="LP_GPIO_11"/>
              <signal group="RTS" function="M_UART1_RTS" pad="LP_GPIO_12"/>
              <signal group="RTS" function="M_UART1_RTS" pad="LP_GPIO_13"/>
              <signal group="RTS" function="M_UART1_RTS" pad="LP_GPIO_14"/>
              <signal group="RTS" function="M_UART1_RTS" pad="LP_GPIO_16"/>
              <signal group="RTS" function="M_UART1_RTS" pad="LP_GPIO_17"/>
              <signal group="RTS" function="M_UART1_RTS" pad="LP_GPIO_18"/>
              <signal group="RTS" function="M_UART1_RTS" pad="LP_GPIO_19"/>
              <signal group="RTS" function="M_UART1_RTS" pad="LP_GPIO_20"/>
              <signal group="RTS" function="M_UART1_RTS" pad="LP_GPIO_22"/>
              <signal group="RTS" function="M_UART1_RTS" pad="LP_GPIO_23"/>
            </signals>
          </instance>
        </module>
        <module name="SPI" id="S1234" version="1.0.0">
          <instance name="SPI0">
            <register-group name="SPI0" name-in-module="SPI" address-space="base" offset="0x40006000"/>
            <signals>
              <signal group="SCK" function="SPI0_SCK" pad="LP_GPIO_2"/>
              <signal group="SCK" function="SPI0_SCK" pad="LP_GPIO_6"/>
              <signal group="SCK" function="SPI0_SCK" pad="LP_GPIO_16"/>
              <signal group="SCK" function="SPI0_SCK" pad="LP_GPIO_10"/>
              <signal group="MOSI" function="SPI0_MOSI" pad="LP_GPIO_3"/>
              <signal group="MOSI" function="SPI0_MOSI" pad="LP_GPIO_7"/>
              <signal group="MOSI" function="SPI0_MOSI" pad="LP_GPIO_17"/>
              <signal group="MOSI" function="SPI0_MOSI" pad="LP_GPIO_11"/>
              <signal group="SSN" function="SPI0_SSN" pad="LP_GPIO_4"/>
              <signal group="SSN" function="SPI0_SSN" pad="LP_GPIO_8"/>
              <signal group="SSN" function="SPI0_SSN" pad="LP_GPIO_18"/>
              <signal group="SSN" function="SPI0_SSN" pad="LP_GPIO_12"/>
              <signal group="MISO" function="SPI0_MISO" pad="LP_GPIO_5"/>
              <signal group="MISO" function="SPI0_MISO" pad="LP_GPIO_9"/>
              <signal group="MISO" function="SPI0_MISO" pad="LP_GPIO_19"/>
              <signal group="MISO" function="SPI0_MISO" pad="LP_GPIO_13"/>
            </signals>
          </instance>
          <instance name="SPI1">
            <register-group name="SPI1" name-in-module="SPI" address-space="base" offset="0x40007000"/>
            <signals>
              <signal group="SCK" function="SPI1_SCK" pad="LP_GPIO_2"/>
              <signal group="SCK" function="SPI1_SCK" pad="LP_GPIO_17"/>
              <signal group="MOSI" function="SPI1_MOSI" pad="LP_GPIO_3"/>
              <signal group="MOSI" function="SPI1_MOSI" pad="LP_GPIO_19"/>
              <signal group="SSN" function="SPI1_SSN" pad="LP_GPIO_4"/>
              <signal group="SSN" function="SPI1_SSN" pad="LP_GPIO_16"/>
              <signal group="MISO" function="SPI1_MISO" pad="LP_GPIO_5"/>
              <signal group="MISO" function="SPI1_MISO" pad="LP_GPIO_18"/>
            </signals>
          </instance>
        </module>
        <module name="WDT" id="W1234" version="1.0.0">
          <instance name="WDT0">
            <register-group name="WDT0" name-in-module="WDT" address-space="base" offset="0x40008000"/>
          </instance>
          <instance name="WDT1">
            <register-group name="WDT1" name-in-module="WDT" address-space="base" offset="0x40009000"/>
          </instance>
        </module>
        <module name="EFUSE_MISC_REGS" id="EMR1234" version="1.0.0">
          <instance name="EFUSE_MISC_REGS0">
            <register-group name="EFUSE_MISC_REGS0" name-in-module="EFUSE_MISC_REGS" address-space="base" offset="0x4000A000"/>
          </instance>
        </module>
        <module name="LPMCU_MISC_REGS" id="LMR1234" version="1.0.0">
          <instance name="LPMCU_MISC_REGS0">
            <register-group name="LPMCU_MISC_REGS0" name-in-module="LPMCU_MISC_REGS" address-space="base" offset="0x4000B000"/>
            <signals>
              <signal group="PWM0_OUT" function="M_PWM0_OUT" pad="LP_GPIO_0"/>
              <signal group="PWM0_OUT" function="M_PWM0_OUT" pad="LP_GPIO_1"/>
              <signal group="PWM0_OUT" function="M_PWM0_OUT" pad="LP_GPIO_2"/>
              <signal group="PWM0_OUT" function="M_PWM0_OUT" pad="LP_GPIO_3"/>
              <signal group="PWM0_OUT" function="M_PWM0_OUT" pad="LP_GPIO_4"/>
              <signal group="PWM0_OUT" function="M_PWM0_OUT" pad="LP_GPIO_5"/>
              <signal group="PWM0_OUT" function="M_PWM0_OUT" pad="LP_GPIO_6"/>
              <signal group="PWM0_OUT" function="M_PWM0_OUT" pad="LP_GPIO_7"/>
              <signal group="PWM0_OUT" function="M_PWM0_OUT" pad="LP_GPIO_8"/>
              <signal group="PWM0_OUT" function="M_PWM0_OUT" pad="LP_GPIO_9"/>
              <signal group="PWM0_OUT" function="M_PWM0_OUT" pad="LP_GPIO_10"/>
              <signal group="PWM0_OUT" function="M_PWM0_OUT" pad="LP_GPIO_11"/>
              <signal group="PWM0_OUT" function="M_PWM0_OUT" pad="LP_GPIO_12"/>
              <signal group="PWM0_OUT" function="M_PWM0_OUT" pad="LP_GPIO_13"/>
              <signal group="PWM0_OUT" function="M_PWM0_OUT" pad="LP_GPIO_14"/>
              <signal group="PWM0_OUT" function="M_PWM0_OUT" pad="LP_GPIO_15"/>
              <signal group="PWM0_OUT" function="M_PWM0_OUT" pad="LP_GPIO_16"/>
              <signal group="PWM0_OUT" function="M_PWM0_OUT" pad="LP_GPIO_17"/>
              <signal group="PWM0_OUT" function="M_PWM0_OUT" pad="LP_GPIO_18"/>
              <signal group="PWM0_OUT" function="M_PWM0_OUT" pad="LP_GPIO_19"/>
              <signal group="PWM0_OUT" function="M_PWM0_OUT" pad="LP_GPIO_20"/>
              <signal group="PWM0_OUT" function="M_PWM0_OUT" pad="LP_GPIO_22"/>
              <signal group="PWM0_OUT" function="M_PWM0_OUT" pad="LP_GPIO_23"/>
              <signal group="PWM1_OUT" function="M_PWM1_OUT" pad="LP_GPIO_0"/>
              <signal group="PWM1_OUT" function="M_PWM1_OUT" pad="LP_GPIO_1"/>
              <signal group="PWM1_OUT" function="M_PWM1_OUT" pad="LP_GPIO_2"/>
              <signal group="PWM1_OUT" function="M_PWM1_OUT" pad="LP_GPIO_3"/>
              <signal group="PWM1_OUT" function="M_PWM1_OUT" pad="LP_GPIO_4"/>
              <signal group="PWM1_OUT" function="M_PWM1_OUT" pad="LP_GPIO_5"/>
              <signal group="PWM1_OUT" function="M_PWM1_OUT" pad="LP_GPIO_6"/>
              <signal group="PWM1_OUT" function="M_PWM1_OUT" pad="LP_GPIO_7"/>
              <signal group="PWM1_OUT" function="M_PWM1_OUT" pad="LP_GPIO_8"/>
              <signal group="PWM1_OUT" function="M_PWM1_OUT" pad="LP_GPIO_9"/>
              <signal group="PWM1_OUT" function="M_PWM1_OUT" pad="LP_GPIO_10"/>
              <signal group="PWM1_OUT" function="M_PWM1_OUT" pad="LP_GPIO_11"/>
              <signal group="PWM1_OUT" function="M_PWM1_OUT" pad="LP_GPIO_12"/>
              <signal group="PWM1_OUT" function="M_PWM1_OUT" pad="LP_GPIO_13"/>
              <signal group="PWM1_OUT" function="M_PWM1_OUT" pad="LP_GPIO_14"/>
              <signal group="PWM1_OUT" function="M_PWM1_OUT" pad="LP_GPIO_15"/>
              <signal group="PWM1_OUT" function="M_PWM1_OUT" pad="LP_GPIO_16"/>
              <signal group="PWM1_OUT" function="M_PWM1_OUT" pad="LP_GPIO_17"/>
              <signal group="PWM1_OUT" function="M_PWM1_OUT" pad="LP_GPIO_18"/>
              <signal group="PWM1_OUT" function="M_PWM1_OUT" pad="LP_GPIO_19"/>
              <signal group="PWM1_OUT" function="M_PWM1_OUT" pad="LP_GPIO_20"/>
              <signal group="PWM1_OUT" function="M_PWM1_OUT" pad="LP_GPIO_22"/>
              <signal group="PWM1_OUT" function="M_PWM1_OUT" pad="LP_GPIO_23"/>
              <signal group="PWM2_OUT" function="M_PWM2_OUT" pad="LP_GPIO_0"/>
              <signal group="PWM2_OUT" function="M_PWM2_OUT" pad="LP_GPIO_1"/>
              <signal group="PWM2_OUT" function="M_PWM2_OUT" pad="LP_GPIO_2"/>
              <signal group="PWM2_OUT" function="M_PWM2_OUT" pad="LP_GPIO_3"/>
              <signal group="PWM2_OUT" function="M_PWM2_OUT" pad="LP_GPIO_4"/>
              <signal group="PWM2_OUT" function="M_PWM2_OUT" pad="LP_GPIO_5"/>
              <signal group="PWM2_OUT" function="M_PWM2_OUT" pad="LP_GPIO_6"/>
              <signal group="PWM2_OUT" function="M_PWM2_OUT" pad="LP_GPIO_7"/>
              <signal group="PWM2_OUT" function="M_PWM2_OUT" pad="LP_GPIO_8"/>
              <signal group="PWM2_OUT" function="M_PWM2_OUT" pad="LP_GPIO_9"/>
              <signal group="PWM2_OUT" function="M_PWM2_OUT" pad="LP_GPIO_10"/>
              <signal group="PWM2_OUT" function="M_PWM2_OUT" pad="LP_GPIO_11"/>
              <signal group="PWM2_OUT" function="M_PWM2_OUT" pad="LP_GPIO_12"/>
              <signal group="PWM2_OUT" function="M_PWM2_OUT" pad="LP_GPIO_13"/>
              <signal group="PWM2_OUT" function="M_PWM2_OUT" pad="LP_GPIO_14"/>
              <signal group="PWM2_OUT" function="M_PWM2_OUT" pad="LP_GPIO_15"/>
              <signal group="PWM2_OUT" function="M_PWM2_OUT" pad="LP_GPIO_16"/>
              <signal group="PWM2_OUT" function="M_PWM2_OUT" pad="LP_GPIO_17"/>
              <signal group="PWM2_OUT" function="M_PWM2_OUT" pad="LP_GPIO_18"/>
              <signal group="PWM2_OUT" function="M_PWM2_OUT" pad="LP_GPIO_19"/>
              <signal group="PWM2_OUT" function="M_PWM2_OUT" pad="LP_GPIO_20"/>
              <signal group="PWM2_OUT" function="M_PWM2_OUT" pad="LP_GPIO_22"/>
              <signal group="PWM2_OUT" function="M_PWM2_OUT" pad="LP_GPIO_23"/>
              <signal group="PWM3_OUT" function="M_PWM3_OUT" pad="LP_GPIO_0"/>
              <signal group="PWM3_OUT" function="M_PWM3_OUT" pad="LP_GPIO_1"/>
              <signal group="PWM3_OUT" function="M_PWM3_OUT" pad="LP_GPIO_2"/>
              <signal group="PWM3_OUT" function="M_PWM3_OUT" pad="LP_GPIO_3"/>
              <signal group="PWM3_OUT" function="M_PWM3_OUT" pad="LP_GPIO_4"/>
              <signal group="PWM3_OUT" function="M_PWM3_OUT" pad="LP_GPIO_5"/>
              <signal group="PWM3_OUT" function="M_PWM3_OUT" pad="LP_GPIO_6"/>
              <signal group="PWM3_OUT" function="M_PWM3_OUT" pad="LP_GPIO_7"/>
              <signal group="PWM3_OUT" function="M_PWM3_OUT" pad="LP_GPIO_8"/>
              <signal group="PWM3_OUT" function="M_PWM3_OUT" pad="LP_GPIO_9"/>
              <signal group="PWM3_OUT" function="M_PWM3_OUT" pad="LP_GPIO_10"/>
              <signal group="PWM3_OUT" function="M_PWM3_OUT" pad="LP_GPIO_11"/>
              <signal group="PWM3_OUT" function="M_PWM3_OUT" pad="LP_GPIO_12"/>
              <signal group="PWM3_OUT" function="M_PWM3_OUT" pad="LP_GPIO_13"/>
              <signal group="PWM3_OUT" function="M_PWM3_OUT" pad="LP_GPIO_14"/>
              <signal group="PWM3_OUT" function="M_PWM3_OUT" pad="LP_GPIO_15"/>
              <signal group="PWM3_OUT" function="M_PWM3_OUT" pad="LP_GPIO_16"/>
              <signal group="PWM3_OUT" function="M_PWM3_OUT" pad="LP_GPIO_17"/>
              <signal group="PWM3_OUT" function="M_PWM3_OUT" pad="LP_GPIO_18"/>
              <signal group="PWM3_OUT" function="M_PWM3_OUT" pad="LP_GPIO_19"/>
              <signal group="PWM3_OUT" function="M_PWM3_OUT" pad="LP_GPIO_20"/>
              <signal group="PWM3_OUT" function="M_PWM3_OUT" pad="LP_GPIO_22"/>
              <signal group="PWM3_OUT" function="M_PWM3_OUT" pad="LP_GPIO_23"/>
              <signal group="QUAD_DEC0_A" function="M_QUAD_DEC0_A" pad="LP_GPIO_0"/>
              <signal group="QUAD_DEC0_A" function="M_QUAD_DEC0_A" pad="LP_GPIO_1"/>
              <signal group="QUAD_DEC0_A" function="M_QUAD_DEC0_A" pad="LP_GPIO_2"/>
              <signal group="QUAD_DEC0_A" function="M_QUAD_DEC0_A" pad="LP_GPIO_3"/>
              <signal group="QUAD_DEC0_A" function="M_QUAD_DEC0_A" pad="LP_GPIO_4"/>
              <signal group="QUAD_DEC0_A" function="M_QUAD_DEC0_A" pad="LP_GPIO_5"/>
              <signal group="QUAD_DEC0_A" function="M_QUAD_DEC0_A" pad="LP_GPIO_6"/>
              <signal group="QUAD_DEC0_A" function="M_QUAD_DEC0_A" pad="LP_GPIO_7"/>
              <signal group="QUAD_DEC0_A" function="M_QUAD_DEC0_A" pad="LP_GPIO_8"/>
              <signal group="QUAD_DEC0_A" function="M_QUAD_DEC0_A" pad="LP_GPIO_9"/>
              <signal group="QUAD_DEC0_A" function="M_QUAD_DEC0_A" pad="LP_GPIO_10"/>
              <signal group="QUAD_DEC0_A" function="M_QUAD_DEC0_A" pad="LP_GPIO_11"/>
              <signal group="QUAD_DEC0_A" function="M_QUAD_DEC0_A" pad="LP_GPIO_12"/>
              <signal group="QUAD_DEC0_A" function="M_QUAD_DEC0_A" pad="LP_GPIO_13"/>
              <signal group="QUAD_DEC0_A" function="M_QUAD_DEC0_A" pad="LP_GPIO_14"/>
              <signal group="QUAD_DEC0_A" function="M_QUAD_DEC0_A" pad="LP_GPIO_15"/>
              <signal group="QUAD_DEC0_A" function="M_QUAD_DEC0_A" pad="LP_GPIO_16"/>
              <signal group="QUAD_DEC0_A" function="M_QUAD_DEC0_A" pad="LP_GPIO_17"/>
              <signal group="QUAD_DEC0_A" function="M_QUAD_DEC0_A" pad="LP_GPIO_18"/>
              <signal group="QUAD_DEC0_A" function="M_QUAD_DEC0_A" pad="LP_GPIO_19"/>
              <signal group="QUAD_DEC0_A" function="M_QUAD_DEC0_A" pad="LP_GPIO_20"/>
              <signal group="QUAD_DEC0_A" function="M_QUAD_DEC0_A" pad="LP_GPIO_22"/>
              <signal group="QUAD_DEC0_A" function="M_QUAD_DEC0_A" pad="LP_GPIO_23"/>
              <signal group="QUAD_DEC0_B" function="M_QUAD_DEC0_B" pad="LP_GPIO_0"/>
              <signal group="QUAD_DEC0_B" function="M_QUAD_DEC0_B" pad="LP_GPIO_1"/>
              <signal group="QUAD_DEC0_B" function="M_QUAD_DEC0_B" pad="LP_GPIO_2"/>
              <signal group="QUAD_DEC0_B" function="M_QUAD_DEC0_B" pad="LP_GPIO_3"/>
              <signal group="QUAD_DEC0_B" function="M_QUAD_DEC0_B" pad="LP_GPIO_4"/>
              <signal group="QUAD_DEC0_B" function="M_QUAD_DEC0_B" pad="LP_GPIO_5"/>
              <signal group="QUAD_DEC0_B" function="M_QUAD_DEC0_B" pad="LP_GPIO_6"/>
              <signal group="QUAD_DEC0_B" function="M_QUAD_DEC0_B" pad="LP_GPIO_7"/>
              <signal group="QUAD_DEC0_B" function="M_QUAD_DEC0_B" pad="LP_GPIO_8"/>
              <signal group="QUAD_DEC0_B" function="M_QUAD_DEC0_B" pad="LP_GPIO_9"/>
              <signal group="QUAD_DEC0_B" function="M_QUAD_DEC0_B" pad="LP_GPIO_10"/>
              <signal group="QUAD_DEC0_B" function="M_QUAD_DEC0_B" pad="LP_GPIO_11"/>
              <signal group="QUAD_DEC0_B" function="M_QUAD_DEC0_B" pad="LP_GPIO_12"/>
              <signal group="QUAD_DEC0_B" function="M_QUAD_DEC0_B" pad="LP_GPIO_13"/>
              <signal group="QUAD_DEC0_B" function="M_QUAD_DEC0_B" pad="LP_GPIO_14"/>
              <signal group="QUAD_DEC0_B" function="M_QUAD_DEC0_B" pad="LP_GPIO_15"/>
              <signal group="QUAD_DEC0_B" function="M_QUAD_DEC0_B" pad="LP_GPIO_16"/>
              <signal group="QUAD_DEC0_B" function="M_QUAD_DEC0_B" pad="LP_GPIO_17"/>
              <signal group="QUAD_DEC0_B" function="M_QUAD_DEC0_B" pad="LP_GPIO_18"/>
              <signal group="QUAD_DEC0_B" function="M_QUAD_DEC0_B" pad="LP_GPIO_19"/>
              <signal group="QUAD_DEC0_B" function="M_QUAD_DEC0_B" pad="LP_GPIO_20"/>
              <signal group="QUAD_DEC0_B" function="M_QUAD_DEC0_B" pad="LP_GPIO_22"/>
              <signal group="QUAD_DEC0_B" function="M_QUAD_DEC0_B" pad="LP_GPIO_23"/>
              <signal group="QUAD_DEC1_A" function="M_QUAD_DEC1_A" pad="LP_GPIO_0"/>
              <signal group="QUAD_DEC1_A" function="M_QUAD_DEC1_A" pad="LP_GPIO_1"/>
              <signal group="QUAD_DEC1_A" function="M_QUAD_DEC1_A" pad="LP_GPIO_2"/>
              <signal group="QUAD_DEC1_A" function="M_QUAD_DEC1_A" pad="LP_GPIO_3"/>
              <signal group="QUAD_DEC1_A" function="M_QUAD_DEC1_A" pad="LP_GPIO_4"/>
              <signal group="QUAD_DEC1_A" function="M_QUAD_DEC1_A" pad="LP_GPIO_5"/>
              <signal group="QUAD_DEC1_A" function="M_QUAD_DEC1_A" pad="LP_GPIO_6"/>
              <signal group="QUAD_DEC1_A" function="M_QUAD_DEC1_A" pad="LP_GPIO_7"/>
              <signal group="QUAD_DEC1_A" function="M_QUAD_DEC1_A" pad="LP_GPIO_8"/>
              <signal group="QUAD_DEC1_A" function="M_QUAD_DEC1_A" pad="LP_GPIO_9"/>
              <signal group="QUAD_DEC1_A" function="M_QUAD_DEC1_A" pad="LP_GPIO_10"/>
              <signal group="QUAD_DEC1_A" function="M_QUAD_DEC1_A" pad="LP_GPIO_11"/>
              <signal group="QUAD_DEC1_A" function="M_QUAD_DEC1_A" pad="LP_GPIO_12"/>
              <signal group="QUAD_DEC1_A" function="M_QUAD_DEC1_A" pad="LP_GPIO_13"/>
              <signal group="QUAD_DEC1_A" function="M_QUAD_DEC1_A" pad="LP_GPIO_14"/>
              <signal group="QUAD_DEC1_A" function="M_QUAD_DEC1_A" pad="LP_GPIO_15"/>
              <signal group="QUAD_DEC1_A" function="M_QUAD_DEC1_A" pad="LP_GPIO_16"/>
              <signal group="QUAD_DEC1_A" function="M_QUAD_DEC1_A" pad="LP_GPIO_17"/>
              <signal group="QUAD_DEC1_A" function="M_QUAD_DEC1_A" pad="LP_GPIO_18"/>
              <signal group="QUAD_DEC1_A" function="M_QUAD_DEC1_A" pad="LP_GPIO_19"/>
              <signal group="QUAD_DEC1_A" function="M_QUAD_DEC1_A" pad="LP_GPIO_20"/>
              <signal group="QUAD_DEC1_A" function="M_QUAD_DEC1_A" pad="LP_GPIO_22"/>
              <signal group="QUAD_DEC1_A" function="M_QUAD_DEC1_A" pad="LP_GPIO_23"/>
              <signal group="QUAD_DEC1_B" function="M_QUAD_DEC1_B" pad="LP_GPIO_0"/>
              <signal group="QUAD_DEC1_B" function="M_QUAD_DEC1_B" pad="LP_GPIO_1"/>
              <signal group="QUAD_DEC1_B" function="M_QUAD_DEC1_B" pad="LP_GPIO_2"/>
              <signal group="QUAD_DEC1_B" function="M_QUAD_DEC1_B" pad="LP_GPIO_3"/>
              <signal group="QUAD_DEC1_B" function="M_QUAD_DEC1_B" pad="LP_GPIO_4"/>
              <signal group="QUAD_DEC1_B" function="M_QUAD_DEC1_B" pad="LP_GPIO_5"/>
              <signal group="QUAD_DEC1_B" function="M_QUAD_DEC1_B" pad="LP_GPIO_6"/>
              <signal group="QUAD_DEC1_B" function="M_QUAD_DEC1_B" pad="LP_GPIO_7"/>
              <signal group="QUAD_DEC1_B" function="M_QUAD_DEC1_B" pad="LP_GPIO_8"/>
              <signal group="QUAD_DEC1_B" function="M_QUAD_DEC1_B" pad="LP_GPIO_9"/>
              <signal group="QUAD_DEC1_B" function="M_QUAD_DEC1_B" pad="LP_GPIO_10"/>
              <signal group="QUAD_DEC1_B" function="M_QUAD_DEC1_B" pad="LP_GPIO_11"/>
              <signal group="QUAD_DEC1_B" function="M_QUAD_DEC1_B" pad="LP_GPIO_12"/>
              <signal group="QUAD_DEC1_B" function="M_QUAD_DEC1_B" pad="LP_GPIO_13"/>
              <signal group="QUAD_DEC1_B" function="M_QUAD_DEC1_B" pad="LP_GPIO_14"/>
              <signal group="QUAD_DEC1_B" function="M_QUAD_DEC1_B" pad="LP_GPIO_15"/>
              <signal group="QUAD_DEC1_B" function="M_QUAD_DEC1_B" pad="LP_GPIO_16"/>
              <signal group="QUAD_DEC1_B" function="M_QUAD_DEC1_B" pad="LP_GPIO_17"/>
              <signal group="QUAD_DEC1_B" function="M_QUAD_DEC1_B" pad="LP_GPIO_18"/>
              <signal group="QUAD_DEC1_B" function="M_QUAD_DEC1_B" pad="LP_GPIO_19"/>
              <signal group="QUAD_DEC1_B" function="M_QUAD_DEC1_B" pad="LP_GPIO_20"/>
              <signal group="QUAD_DEC1_B" function="M_QUAD_DEC1_B" pad="LP_GPIO_22"/>
              <signal group="QUAD_DEC1_B" function="M_QUAD_DEC1_B" pad="LP_GPIO_23"/>
              <signal group="QUAD_DEC2_A" function="M_QUAD_DEC2_A" pad="LP_GPIO_0"/>
              <signal group="QUAD_DEC2_A" function="M_QUAD_DEC2_A" pad="LP_GPIO_1"/>
              <signal group="QUAD_DEC2_A" function="M_QUAD_DEC2_A" pad="LP_GPIO_2"/>
              <signal group="QUAD_DEC2_A" function="M_QUAD_DEC2_A" pad="LP_GPIO_3"/>
              <signal group="QUAD_DEC2_A" function="M_QUAD_DEC2_A" pad="LP_GPIO_4"/>
              <signal group="QUAD_DEC2_A" function="M_QUAD_DEC2_A" pad="LP_GPIO_5"/>
              <signal group="QUAD_DEC2_A" function="M_QUAD_DEC2_A" pad="LP_GPIO_6"/>
              <signal group="QUAD_DEC2_A" function="M_QUAD_DEC2_A" pad="LP_GPIO_7"/>
              <signal group="QUAD_DEC2_A" function="M_QUAD_DEC2_A" pad="LP_GPIO_8"/>
              <signal group="QUAD_DEC2_A" function="M_QUAD_DEC2_A" pad="LP_GPIO_9"/>
              <signal group="QUAD_DEC2_A" function="M_QUAD_DEC2_A" pad="LP_GPIO_10"/>
              <signal group="QUAD_DEC2_A" function="M_QUAD_DEC2_A" pad="LP_GPIO_11"/>
              <signal group="QUAD_DEC2_A" function="M_QUAD_DEC2_A" pad="LP_GPIO_12"/>
              <signal group="QUAD_DEC2_A" function="M_QUAD_DEC2_A" pad="LP_GPIO_13"/>
              <signal group="QUAD_DEC2_A" function="M_QUAD_DEC2_A" pad="LP_GPIO_14"/>
              <signal group="QUAD_DEC2_A" function="M_QUAD_DEC2_A" pad="LP_GPIO_15"/>
              <signal group="QUAD_DEC2_A" function="M_QUAD_DEC2_A" pad="LP_GPIO_16"/>
              <signal group="QUAD_DEC2_A" function="M_QUAD_DEC2_A" pad="LP_GPIO_17"/>
              <signal group="QUAD_DEC2_A" function="M_QUAD_DEC2_A" pad="LP_GPIO_18"/>
              <signal group="QUAD_DEC2_A" function="M_QUAD_DEC2_A" pad="LP_GPIO_19"/>
              <signal group="QUAD_DEC2_A" function="M_QUAD_DEC2_A" pad="LP_GPIO_20"/>
              <signal group="QUAD_DEC2_A" function="M_QUAD_DEC2_A" pad="LP_GPIO_22"/>
              <signal group="QUAD_DEC2_A" function="M_QUAD_DEC2_A" pad="LP_GPIO_23"/>
              <signal group="QUAD_DEC2_B" function="M_QUAD_DEC2_B" pad="LP_GPIO_0"/>
              <signal group="QUAD_DEC2_B" function="M_QUAD_DEC2_B" pad="LP_GPIO_1"/>
              <signal group="QUAD_DEC2_B" function="M_QUAD_DEC2_B" pad="LP_GPIO_2"/>
              <signal group="QUAD_DEC2_B" function="M_QUAD_DEC2_B" pad="LP_GPIO_3"/>
              <signal group="QUAD_DEC2_B" function="M_QUAD_DEC2_B" pad="LP_GPIO_4"/>
              <signal group="QUAD_DEC2_B" function="M_QUAD_DEC2_B" pad="LP_GPIO_5"/>
              <signal group="QUAD_DEC2_B" function="M_QUAD_DEC2_B" pad="LP_GPIO_6"/>
              <signal group="QUAD_DEC2_B" function="M_QUAD_DEC2_B" pad="LP_GPIO_7"/>
              <signal group="QUAD_DEC2_B" function="M_QUAD_DEC2_B" pad="LP_GPIO_8"/>
              <signal group="QUAD_DEC2_B" function="M_QUAD_DEC2_B" pad="LP_GPIO_9"/>
              <signal group="QUAD_DEC2_B" function="M_QUAD_DEC2_B" pad="LP_GPIO_10"/>
              <signal group="QUAD_DEC2_B" function="M_QUAD_DEC2_B" pad="LP_GPIO_11"/>
              <signal group="QUAD_DEC2_B" function="M_QUAD_DEC2_B" pad="LP_GPIO_12"/>
              <signal group="QUAD_DEC2_B" function="M_QUAD_DEC2_B" pad="LP_GPIO_13"/>
              <signal group="QUAD_DEC2_B" function="M_QUAD_DEC2_B" pad="LP_GPIO_14"/>
              <signal group="QUAD_DEC2_B" function="M_QUAD_DEC2_B" pad="LP_GPIO_15"/>
              <signal group="QUAD_DEC2_B" function="M_QUAD_DEC2_B" pad="LP_GPIO_16"/>
              <signal group="QUAD_DEC2_B" function="M_QUAD_DEC2_B" pad="LP_GPIO_17"/>
              <signal group="QUAD_DEC2_B" function="M_QUAD_DEC2_B" pad="LP_GPIO_18"/>
              <signal group="QUAD_DEC2_B" function="M_QUAD_DEC2_B" pad="LP_GPIO_19"/>
              <signal group="QUAD_DEC2_B" function="M_QUAD_DEC2_B" pad="LP_GPIO_20"/>
              <signal group="QUAD_DEC2_B" function="M_QUAD_DEC2_B" pad="LP_GPIO_22"/>
              <signal group="QUAD_DEC2_B" function="M_QUAD_DEC2_B" pad="LP_GPIO_23"/>
            </signals>
          </instance>
        </module>
        <module name="LP_CLK_CAL_REGS" id="LPCCR1234" version="1.0.0">
          <instance name="LP_CLK_CAL_REGS0">
            <register-group name="LP_CLK_CAL_REGS0" name-in-module="LP_CLK_CAL_REGS" address-space="base" offset="0x4000C000"/>
          </instance>
        </module>
        <module name="AON_SLEEP_TIMER" id="AONST1234" version="1.0.0">
          <instance name="AON_SLEEP_TIMER0">
            <register-group name="AON_SLEEP_TIMER0" name-in-module="AON_SLEEP_TIMER" address-space="base" offset="0x4000D000"/>
          </instance>
        </module>
        <module name="AON_PWR_SEQ" id="AONPS1234" version="1.0.0">
          <instance name="AON_PWR_SEQ0">
            <register-group name="AON_PWR_SEQ0" name-in-module="AON_PWR_SEQ" address-space="base" offset="0x4000E000"/>
          </instance>
        </module>
        <module name="AON_GP_REGS" id="AGR1234" version="1.0.0">
          <instance name="AON_GP_REGS0">
            <register-group name="AON_GP_REGS0" name-in-module="AON_GP_REGS" address-space="base" offset="0x4000F000"/>
          </instance>
        </module>
        <module name="GPIO" id="G1234" version="1.0.0">
          <instance name="GPIO0">
            <register-group name="GPIO0" name-in-module="GPIO" address-space="base" offset="0x40010000"/>
            <signals>
              <signal group="P" index="0" function="default" pad="LP_GPIO_0"/>
              <signal group="P" index="1" function="default" pad="LP_GPIO_1"/>
              <signal group="P" index="2" function="default" pad="LP_GPIO_2"/>
              <signal group="P" index="3" function="default" pad="LP_GPIO_3"/>
              <signal group="P" index="4" function="default" pad="LP_GPIO_4"/>
              <signal group="P" index="5" function="default" pad="LP_GPIO_5"/>
              <signal group="P" index="6" function="default" pad="LP_GPIO_6"/>
              <signal group="P" index="7" function="default" pad="LP_GPIO_7"/>
              <signal group="P" index="8" function="default" pad="LP_GPIO_8"/>
              <signal group="P" index="9" function="default" pad="LP_GPIO_9"/>
              <signal group="P" index="10" function="default" pad="LP_GPIO_10"/>
              <signal group="P" index="11" function="default" pad="LP_GPIO_11"/>
              <signal group="P" index="12" function="default" pad="LP_GPIO_12"/>
              <signal group="P" index="13" function="default" pad="LP_GPIO_13"/>
              <signal group="P" index="14" function="default" pad="LP_GPIO_14"/>
              <signal group="P" index="15" function="default" pad="LP_GPIO_15"/>
            </signals>
          </instance>
          <instance name="GPIO1">
            <register-group name="GPIO1" name-in-module="GPIO" address-space="base" offset="0x40011000"/>
            <signals>
              <signal group="P" index="16" function="default" pad="LP_GPIO_16"/>
              <signal group="P" index="17" function="default" pad="LP_GPIO_17"/>
              <signal group="P" index="18" function="default" pad="LP_GPIO_18"/>
              <signal group="P" index="19" function="default" pad="LP_GPIO_19"/>
              <signal group="P" index="20" function="default" pad="LP_GPIO_20"/>
              <signal group="P" index="22" function="default" pad="LP_GPIO_22"/>
              <signal group="P" index="23" function="default" pad="LP_GPIO_23"/>
              <signal group="P" index="29" function="default" pad="AO_GPIO_2"/>
              <signal group="P" index="30" function="default" pad="AO_GPIO_1"/>
              <signal group="P" index="31" function="default" pad="AO_GPIO_0"/>
            </signals>
          </instance>
          <instance name="GPIO2">
            <register-group name="GPIO2" name-in-module="GPIO" address-space="base" offset="0x40013000"/>
            <signals>
              <signal group="P" index="44" function="default" pad="GPIO_MS4"/>
              <signal group="P" index="45" function="default" pad="GPIO_MS3"/>
              <signal group="P" index="46" function="default" pad="GPIO_MS2"/>
              <signal group="P" index="47" function="default" pad="GPIO_MS1"/>
            </signals>
          </instance>
        </module>
        <module name="SPI_FLASH" id="SF1234" version="1.0.0">
          <instance name="SPI_FLASH0">
            <register-group name="SPI_FLASH0" name-in-module="SPI_FLASH" address-space="base" offset="0x40012000"/>
            <parameters>
              <param name="FLASH_SIZE" value="131072"/>
              <param name="PAGE_SIZE" value="64"/>
              <param name="PAGES" value="2048"/>
            <param name="ADDRESS_SPACE_REF" value="extflash"/></parameters>
            <signals>
              <signal group="SCK" function="SPI_FLASH0_SCK" pad="LP_SIP_0"/>
              <signal group="SCK" function="SPI_FLASH0_SCK" pad="LP_GPIO_2"/>
              <signal group="SCK" function="SPI_FLASH0_SCK" pad="LP_GPIO_6"/>
              <signal group="SCK" function="SPI_FLASH0_SCK" pad="LP_GPIO_10"/>
              <signal group="SCK" function="SPI_FLASH0_SCK" pad="LP_GPIO_16"/>
              <signal group="SSN" function="SPI_FLASH0_SSN" pad="LP_SIP_2"/>
              <signal group="SSN" function="SPI_FLASH0_SSN" pad="LP_GPIO_4"/>
              <signal group="SSN" function="SPI_FLASH0_SSN" pad="LP_GPIO_8"/>
              <signal group="SSN" function="SPI_FLASH0_SSN" pad="LP_GPIO_12"/>
              <signal group="SSN" function="SPI_FLASH0_SSN" pad="LP_GPIO_16"/>
              <signal group="SSN" function="SPI_FLASH0_SSN" pad="LP_GPIO_18"/>
              <signal group="TXD" function="SPI_FLASH0_TXD" pad="LP_SIP_1"/>
              <signal group="TXD" function="SPI_FLASH0_TXD" pad="LP_GPIO_3"/>
              <signal group="TXD" function="SPI_FLASH0_TXD" pad="LP_GPIO_7"/>
              <signal group="TXD" function="SPI_FLASH0_TXD" pad="LP_GPIO_11"/>
              <signal group="TXD" function="SPI_FLASH0_TXD" pad="LP_GPIO_17"/>
              <signal group="RXD" function="SPI_FLASH0_RXD" pad="LP_SIP_3"/>
              <signal group="RXD" function="SPI_FLASH0_RXD" pad="LP_GPIO_5"/>
              <signal group="RXD" function="SPI_FLASH0_RXD" pad="LP_GPIO_9"/>
              <signal group="RXD" function="SPI_FLASH0_RXD" pad="LP_GPIO_13"/>
              <signal group="RXD" function="SPI_FLASH0_RXD" pad="LP_GPIO_18"/>
              <signal group="RXD" function="SPI_FLASH0_RXD" pad="LP_GPIO_19"/>
              <signal group="WP" function="SPI_FLASH0_WP" pad="LP_SIP_4"/>
            </signals>
          </instance>
        </module>
        <module name="ARM_SYSCTRL" id="ASC1234" version="1.0.0">
          <instance name="ARM_SYSCTRL0">
            <register-group name="ARM_SYSCTRL0" name-in-module="ARM_SYSCTRL" address-space="base" offset="0xE000E000"/>
          </instance>
        </module>
        <module name="ARM_BPU" id="ABP1234" version="1.0.0">
          <instance name="ARM_BPU0">
            <register-group name="ARM_BPU0" name-in-module="ARM_BPU" address-space="base" offset="0xE0002000"/>
          </instance>
        </module>
        <module name="ARM_DWT" id="ADWT1234" version="1.0.0">
          <instance name="ARM_DWT0">
            <register-group name="ARM_DWT0" name-in-module="ARM_DWT" address-space="base" offset="0xE0001000"/>
          </instance>
        </module>
        <module name="ARM_ROM" id="AR1234" version="1.0.0">
          <instance name="ARM_ROM0">
            <register-group name="ARM_ROM0" name-in-module="ARM_ROM" address-space="base" offset="0xE00FF000"/>
          </instance>
        </module>
      </peripherals>
      <interrupts>
        <interrupt name="NonMaskableInt" index="-14" caption="Non Maskable Interrupt"/>
        <interrupt name="HardFault" index="-13" caption="Hard Fault Interrupt"/>
        <interrupt name="SVCall" index="-5" caption="SV Call Interrupt"/>
        <interrupt name="PendSV" index="-2" caption="Pend SV Interrupt"/>
        <interrupt name="SysTick" index="-1" caption="System Tick Interrupt"/>
        <interrupt name="UART0_RX" index="0" module-instance="UART0"/>
        <interrupt name="UART0_TX" index="1" module-instance="UART0"/>
        <interrupt name="UART1_RX" index="2" module-instance="UART1"/>
        <interrupt name="UART1_TX" index="3" module-instance="UART1"/>
        <interrupt name="SPI0_RX" index="4" module-instance="SPI0"/>
        <interrupt name="SPI0_TX" index="5" module-instance="SPI0"/>
        <interrupt name="SPI1_RX" index="6" module-instance="SPI1"/>
        <interrupt name="SPI1_TX" index="7" module-instance="SPI1"/>
        <interrupt name="I2C0_RX" index="8" module-instance="I2C0"/>
        <interrupt name="I2C0_TX" index="9" module-instance="I2C0"/>
        <interrupt name="I2C1_RX" index="10" module-instance="I2C1"/>
        <interrupt name="I2C1_TX" index="11" module-instance="I2C1"/>
        <interrupt name="WDT0" index="12" module-instance="WDT0"/>
        <interrupt name="WDT1" index="13" module-instance="WDT1"/>
        <interrupt name="DUALTIMER0" index="14" module-instance="DUALTIMER0"/>
        <interrupt name="SPI_FLASH0" index="18" module-instance="SPI_FLASH0"/>
        <interrupt name="GPIO0" index="23" module-instance="GPIO0"/>
        <interrupt name="GPIO1" index="24" module-instance="GPIO1"/>
        <interrupt name="GPIO2" index="25" module-instance="GPIO2"/>
        <interrupt name="TIMER0" index="26" module-instance="TIMER0"/>
        <interrupt name="AON_SLEEP_TIMER0" index="27" module-instance="AON_SLEEP_TIMER0"/>
      </interrupts>
      <interfaces>
        <interface type="swd" name="SWD"/>
      </interfaces>
      <property-groups>
        <property-group name="SIGNATURES">
          <property name="LPMCU_CHIP_ID_REV_ID" value="0x002000B0"/>
        </property-group>
      </property-groups>
    </device>
  </devices>
  <modules>
    <module name="TIMER" id="T11234" version="1.0.0" caption="ARM General Purpose Timer">
      <register-group name="TIMER" caption="ARM General Purpose Timer">
        <register name="CTRL" offset="0x0" rw="RW" size="1" initval="0x0" caption="Timer Control">
          <bitfield name="ENABLE" mask="0x1" caption="Enable Timer Operation"/>
          <bitfield name="EXTERNAL_INPUT_ENABLE" mask="0x2" caption="Select external input as enable"/>
          <bitfield name="EXTERNAL_INPUT_CLOCK" mask="0x4" caption="Select external input as clock"/>
          <bitfield name="INTERRUPT_ENABLE" mask="0x8" caption="Enable Timer Interrupt"/>
        </register>
        <register name="VALUE" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Current Value">
          <bitfield name="VALUE" mask="0xFFFFFFFF"/>
        </register>
        <register name="RELOAD" offset="0x8" rw="RW" size="4" initval="0x00000000" caption="Reload Value">
          <bitfield name="RELOAD" mask="0xFFFFFFFF"/>
        </register>
        <register name="INTSTATUSCLEAR" offset="0xC" rw="RW" size="1" initval="0x0" caption="Timer Interrupt, write 1 to clear">
          <bitfield name="INTSTATUSCLEAR" mask="0x1"/>
        </register>
        <register name="PID4" offset="0xFD0" rw="R" size="1" initval="0x04" caption="Peripheral ID Register 4">
          <bitfield name="JEP106_C_CODE" mask="0x0F" caption="JEP 106 C Code"/>
          <bitfield name="BLOCK_COUNT" mask="0xF0" caption="Block Count"/>
        </register>
        <register name="PID5" offset="0xFD4" rw="R" size="1" initval="0x00" caption="Peripheral ID Register 5">
          <bitfield name="PID5" mask="0xFF"/>
        </register>
        <register name="PID6" offset="0xFD8" rw="R" size="1" initval="0x00" caption="Peripheral ID Register 6">
          <bitfield name="PID6" mask="0xFF"/>
        </register>
        <register name="PID7" offset="0xFDC" rw="R" size="1" initval="0x00" caption="Peripheral ID Register 7">
          <bitfield name="PID7" mask="0xFF"/>
        </register>
        <register name="PID0" offset="0xFE0" rw="R" size="1" initval="0x22" caption="Peripheral ID Register 0">
          <bitfield name="PART_NUMBER" mask="0xFF" caption="Part Number Bits 7:0"/>
        </register>
        <register name="PID1" offset="0xFE4" rw="R" size="1" initval="0xB8" caption="Peripheral ID Register 1">
          <bitfield name="PART_NUMBER" mask="0x0F" caption="Part Number Bits 11:8"/>
          <bitfield name="JEP106_ID_3_0" mask="0xF0" caption="JEP106 ID Bits 3:0"/>
        </register>
        <register name="PID2" offset="0xFE8" rw="R" size="1" initval="0x1B" caption="Peripheral ID Register 2">
          <bitfield name="JEP106_ID_6_4" mask="0x07" caption="JEP106 ID Bits 6:4"/>
          <bitfield name="JEDEC_USED" mask="0x08" caption="JEDEC Used"/>
          <bitfield name="REVISION" mask="0xF0" caption="Revision"/>
        </register>
        <register name="PID3" offset="0xFEC" rw="R" size="1" initval="0x00" caption="Peripheral ID Register 3">
          <bitfield name="CUSTOMER_MOD_NUMBER" mask="0x0F" caption="Customer Modification Number"/>
          <bitfield name="ECO_REV_NUMBER" mask="0xF0" caption="ECO Revision Number"/>
        </register>
        <register name="CID0" offset="0xFF0" rw="R" size="1" initval="0x0D" caption="Component ID Register 0">
          <bitfield name="CID0" mask="0xFF"/>
        </register>
        <register name="CID1" offset="0xFF4" rw="R" size="1" initval="0xF0" caption="Component ID Register 1">
          <bitfield name="CID1" mask="0xFF"/>
        </register>
        <register name="CID2" offset="0xFF8" rw="R" size="1" initval="0x05" caption="Component ID Register 2">
          <bitfield name="CID2" mask="0xFF"/>
        </register>
        <register name="CID3" offset="0xFFC" rw="R" size="1" initval="0xB1" caption="Component ID Register 3">
          <bitfield name="CID3" mask="0xFF"/>
        </register>
      </register-group>
    </module>
    <module name="DUALTIMER" id="DT1234" version="1.0.0" caption="ARM General Purpose Dual Timer">
      <register-group name="DUALTIMER" caption="ARM General Purpose Dual Timer">
        <register name="TIMER1LOAD" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Timer 1 Load Register">
          <bitfield name="TIMER1LOAD" mask="0xFFFFFFFF"/>
        </register>
        <register name="TIMER1VALUE" offset="0x4" rw="R" size="4" initval="0xFFFFFFFF" caption="Timer 1 Current Value Register">
          <bitfield name="TIMER1VALUE" mask="0xFFFFFFFF"/>
        </register>
        <register name="TIMER1CONTROL" offset="0x8" rw="RW" size="1" initval="0x20" caption="Timer 1 Control Register">
          <bitfield name="ONE_SHOT_COUNT" mask="0x01" values="DUALTIMER_TIMER1CONTROL_ONE_SHOT_COUNT" caption="Mode Select"/>
          <bitfield name="TIMER_SIZE" mask="0x02" values="DUALTIMER_TIMER1CONTROL_TIMER_SIZE" caption="Timer Size"/>
          <bitfield name="TIMERPRE" mask="0x0C" values="DUALTIMER_TIMER1CONTROL_TIMERPRE" caption="Prescale Bits"/>
          <bitfield name="RESERVED4" mask="0x10" caption="Reserved bit do not use"/>
          <bitfield name="INTERRUPT_ENABLE" mask="0x20" caption="Active High Interrupt Enable Bit"/>
          <bitfield name="TIMER_MODE" mask="0x40" values="DUALTIMER_TIMER1CONTROL_TIMER_MODE" caption="Mode Bit"/>
          <bitfield name="TIMER_ENABLE" mask="0x80" caption="Active High Timer Enable"/>
        </register>
        <register name="TIMER1INTCLR" offset="0xC" rw="W" size="1" initval="0x0" caption="Timer 1 Interrupt Clear Register">
          <bitfield name="TIMER1INTCLR" mask="0x1"/>
        </register>
        <register name="TIMER1RIS" offset="0x10" rw="R" size="1" initval="0x0" caption="Timer 1 Raw Interrupt Status Register">
          <bitfield name="TIMER1RIS" mask="0x1"/>
        </register>
        <register name="TIMER1MIS" offset="0x14" rw="R" size="1" initval="0x0" caption="Timer 1 Masked Interrupt Status Register">
          <bitfield name="TIMER1MIS" mask="0x1"/>
        </register>
        <register name="TIMER1BGLOAD" offset="0x18" rw="RW" size="4" initval="0x00000000" caption="Timer 1 Background Load Register (Reload Value for Period Mode)">
          <bitfield name="TIMER1BGLOAD" mask="0xFFFFFFFF"/>
        </register>
        <register name="TIMER2LOAD" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="Timer 2 Load Register">
          <bitfield name="TIMER2LOAD" mask="0xFFFFFFFF"/>
        </register>
        <register name="TIMER2VALUE" offset="0x24" rw="R" size="4" initval="0xFFFFFFFF" caption="Timer 2 Current Value Register">
          <bitfield name="TIMER2VALUE" mask="0xFFFFFFFF"/>
        </register>
        <register name="TIMER2CONTROL" offset="0x28" rw="RW" size="1" initval="0x20" caption="Timer 2 Control Register">
          <bitfield name="ONE_SHOT_COUNT" mask="0x01" values="DUALTIMER_TIMER2CONTROL_ONE_SHOT_COUNT" caption="Mode Select"/>
          <bitfield name="TIMER_SIZE" mask="0x02" values="DUALTIMER_TIMER2CONTROL_TIMER_SIZE" caption="Timer Size"/>
          <bitfield name="TIMERPRE" mask="0x0C" values="DUALTIMER_TIMER2CONTROL_TIMERPRE" caption="Prescale Bits"/>
          <bitfield name="RESERVED4" mask="0x10" caption="Reserved bit do not use"/>
          <bitfield name="INTERRUPT_ENABLE" mask="0x20" caption="Active High Interrupt Enable Bit"/>
          <bitfield name="TIMER_MODE" mask="0x40" values="DUALTIMER_TIMER2CONTROL_TIMER_MODE" caption="Mode Bit"/>
          <bitfield name="TIMER_ENABLE" mask="0x80" caption="Active High Timer Enable"/>
        </register>
        <register name="TIMER2INTCLR" offset="0x2C" rw="W" size="1" initval="0x0" caption="Timer 2 Interrupt Clear Register">
          <bitfield name="TIMER2INTCLR" mask="0x1"/>
        </register>
        <register name="TIMER2RIS" offset="0x30" rw="R" size="1" initval="0x0" caption="Timer 2 Raw Interrupt Status Register">
          <bitfield name="TIMER2RIS" mask="0x1"/>
        </register>
        <register name="TIMER2MIS" offset="0x34" rw="R" size="1" initval="0x0" caption="Timer 2 Masked Interrupt Status Register">
          <bitfield name="TIMER2MIS" mask="0x1"/>
        </register>
        <register name="TIMER2BGLOAD" offset="0x38" rw="RW" size="4" initval="0x00000000" caption="Timer 2 Background Load Register (Reload Value for Period Mode)">
          <bitfield name="TIMER2BGLOAD" mask="0xFFFFFFFF"/>
        </register>
        <register name="TIMERITCR" offset="0xF00" rw="RW" size="1" initval="0x0" caption="Integration Test Control Register">
          <bitfield name="TIMERITCR" mask="0x1"/>
        </register>
        <register name="TIMERITOP" offset="0xF04" rw="W" size="1" initval="0x0" caption="Integration Test Output Set Register">
          <bitfield name="INT_TEST_TIMINT1_VALUE" mask="0x1" caption="Value Output on TIMINT1 in Integration Test Mode"/>
          <bitfield name="INT_TEST_TIMING2_VALUE" mask="0x2" caption="Value Output on TIMINT2 in Integration Test Mode"/>
        </register>
        <register name="TIMERPERIPHID4" offset="0xFD0" rw="R" size="1" initval="0x04" caption="Peripheral ID Register 4">
          <bitfield name="JEP106_C_CODE" mask="0x0F" caption="JEP106 C Code"/>
          <bitfield name="BLOCK_COUNT" mask="0xF0" caption="Block Count"/>
        </register>
        <register name="TIMERPERIPHID5" offset="0xFD4" rw="R" size="1" initval="0x00" caption="Peripheral ID Register 5">
          <bitfield name="TIMERPERIPHID5" mask="0xFF"/>
        </register>
        <register name="TIMERPERIPHID6" offset="0xFD8" rw="R" size="1" initval="0x00" caption="Peripheral ID Register 6">
          <bitfield name="TIMERPERIPHID6" mask="0xFF"/>
        </register>
        <register name="TIMERPERIPHID7" offset="0xFDC" rw="R" size="1" initval="0x00" caption="Peripheral ID Register 7">
          <bitfield name="TIMERPERIPHID7" mask="0xFF"/>
        </register>
        <register name="TIMERPERIPHID0" offset="0xFE0" rw="R" size="1" initval="0x23" caption="Peripheral ID Register 0">
          <bitfield name="PART_NUMBER" mask="0xFF" caption="Part Number Bits 7:0"/>
        </register>
        <register name="TIMERPERIPHID1" offset="0xFE4" rw="R" size="1" initval="0xB8" caption="Peripheral ID Register 1">
          <bitfield name="PART_NUMBER" mask="0x0F" caption="Part Number Bits 11:8"/>
          <bitfield name="JEP106_ID_3_0" mask="0xF0" caption="JEP106 ID Bits 3:0"/>
        </register>
        <register name="TIMERPERIPHID2" offset="0xFE8" rw="R" size="1" initval="0x1B" caption="Peripheral ID Register 2">
          <bitfield name="JEP106_ID_6_4" mask="0x07" caption="JEP106 ID Bits 6:4"/>
          <bitfield name="JEDEC_USED" mask="0x08" caption="JEDEC Used"/>
          <bitfield name="REVISION" mask="0xF0" caption="Revision"/>
        </register>
        <register name="TIMERPERIPHID3" offset="0xFEC" rw="R" size="1" initval="0x00" caption="Peripheral ID Register 3">
          <bitfield name="CUSTOMER_MOD_NUMBER" mask="0x0F" caption="Customer Modification Number"/>
          <bitfield name="ECO_REV_NUMBER" mask="0xF0" caption="ECO Revision Number"/>
        </register>
        <register name="TIMERPCELLID0" offset="0xFF0" rw="R" size="1" initval="0x0D" caption="Component ID Register 0">
          <bitfield name="TIMERPCELLID0" mask="0xFF"/>
        </register>
        <register name="TIMERPCELLID1" offset="0xFF4" rw="R" size="1" initval="0xF0" caption="Component ID Register 1">
          <bitfield name="TIMERPCELLID1" mask="0xFF"/>
        </register>
        <register name="TIMERPCELLID2" offset="0xFF8" rw="R" size="1" initval="0x05" caption="Component ID Register 2">
          <bitfield name="TIMERPCELLID2" mask="0xFF"/>
        </register>
        <register name="TIMERPCELLID3" offset="0xFFC" rw="R" size="1" initval="0xB1" caption="Component ID Register 3">
          <bitfield name="TIMERPCELLID3" mask="0xFF"/>
        </register>
      </register-group>
      <value-group name="DUALTIMER_TIMER1CONTROL_ONE_SHOT_COUNT">
        <value name="0" caption="Wrapping Mode" value="0x0"/>
        <value name="1" caption="One-Shot Mode" value="0x1"/>
      </value-group>
      <value-group name="DUALTIMER_TIMER1CONTROL_TIMER_SIZE">
        <value name="0" caption="16-bit Counter" value="0x0"/>
        <value name="1" caption="32-bit Counter" value="0x1"/>
      </value-group>
      <value-group name="DUALTIMER_TIMER1CONTROL_TIMERPRE">
        <value name="0" caption="0 Stages, Clock Divided by 1" value="0x0"/>
        <value name="1" caption="4 Stages, Clock Divided by 16" value="0x1"/>
        <value name="2" caption="8 Stages, Clock Divided by 256" value="0x2"/>
        <value name="3" caption="Undefined, do not use" value="0x3"/>
      </value-group>
      <value-group name="DUALTIMER_TIMER1CONTROL_TIMER_MODE">
        <value name="0" caption="Free-Running Mode" value="0x0"/>
        <value name="1" caption="Periodic Mode" value="0x1"/>
      </value-group>
      <value-group name="DUALTIMER_TIMER2CONTROL_ONE_SHOT_COUNT">
        <value name="0" caption="Wrapping Mode" value="0x0"/>
        <value name="1" caption="One-Shot Mode" value="0x1"/>
      </value-group>
      <value-group name="DUALTIMER_TIMER2CONTROL_TIMER_SIZE">
        <value name="0" caption="16-bit Counter" value="0x0"/>
        <value name="1" caption="32-bit Counter" value="0x1"/>
      </value-group>
      <value-group name="DUALTIMER_TIMER2CONTROL_TIMERPRE">
        <value name="0" caption="0 Stages, Clock Divided by 1" value="0x0"/>
        <value name="1" caption="4 Stages, Clock Divided by 16" value="0x1"/>
        <value name="2" caption="8 Stages, Clock Divided by 256" value="0x2"/>
        <value name="3" caption="Undefined, do not use" value="0x3"/>
      </value-group>
      <value-group name="DUALTIMER_TIMER2CONTROL_TIMER_MODE">
        <value name="0" caption="Free-Running Mode" value="0x0"/>
        <value name="1" caption="Periodic Mode" value="0x1"/>
      </value-group>
    </module>
    <module name="PROV_DMA_CTRL" id="PDC1234" version="1.0.0" caption="4 Channel DMA Controller">
      <register-group name="PROV_DMA_CTRL" caption="4 Channel DMA Controller">
        <register name="CH0_CMD_REG0" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Channel 0 First Line Channel Command">
          <bitfield name="RD_START_ADDR" mask="0xFFFFFFFF" caption="Start Address of Read Buffer"/>
        </register>
        <register name="CH0_CMD_REG1" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Channel 0 Second Line Channel Command">
          <bitfield name="WR_START_ADDR" mask="0xFFFFFFFF" caption="Start Address of Write Buffer"/>
        </register>
        <register name="CH0_CMD_REG2" offset="0x8" rw="RW" size="2" initval="0x0000" caption="Channel 0 Third Line Channel Command">
          <bitfield name="BUFFER_SIZE" mask="0x1FFF" caption="Size (in Bytes) of Buffer to Transfer"/>
        </register>
        <register name="CH0_CMD_REG3" offset="0xC" rw="RW" size="4" initval="0x00000000" caption="Channel 0 Fourth Line Channel Command">
          <bitfield name="CMD_SET_INT" mask="0x00000001" caption="Active High Interrupt Enable once buffer has been transfered"/>
          <bitfield name="CMD_LAST" mask="0x00000002" caption="If set, channel stops when buffer done, otherwise load from CMD_NEXT_ADDR"/>
          <bitfield name="CMD_NEXT_ADDR" mask="0xFFFFFFFC" caption="Address of next command if CMD_LAST is not set"/>
        </register>
        <register name="CH0_STATIC_REG0" offset="0x10" rw="RW" size="4" initval="0x80010000" caption="Channel 0 Static Configuration Read">
          <bitfield name="RD_BURST_MAX_SIZE" mask="0x0000007F" caption="Maximum number of bytes of an AHB read burst"/>
          <bitfield name="RD_TOKENS" mask="0x003F0000" caption="Number of AHB read commands to issue before channel is released"/>
          <bitfield name="RD_INCR" mask="0x80000000" caption="If set the controller will increment the next burst address"/>
        </register>
        <register name="CH0_STATIC_REG1" offset="0x14" rw="RW" size="4" initval="0x80010000" caption="Channel 0 Static Configuration Write">
          <bitfield name="WR_BURST_MAX_SIZE" mask="0x0000007F" caption="Maximum number of bytes of an AHB write burst"/>
          <bitfield name="WR_TOKENS" mask="0x003F0000" caption="Number of AHB write commands to issue before channel is released"/>
          <bitfield name="WR_INCR" mask="0x80000000" caption="If set the controller will increment the next burst address"/>
        </register>
        <register name="CH0_STATIC_REG2" offset="0x18" rw="RW" size="4" initval="0x00010000" caption="Channel 0 Block Mode">
          <bitfield name="JOINT" mask="0x00010000" caption="If set channel will work in joint mode"/>
          <bitfield name="END_SWAP" mask="0x30000000" values="PROV_DMA_CTRL_CH0_STATIC_REG2_END_SWAP" caption="Endianness Byte Swapping"/>
        </register>
        <register name="CH0_STATIC_REG4" offset="0x20" rw="RW" size="4" initval="0x0000000" caption="Channel 0 Static Configuration Peripheral">
          <bitfield name="RD_PERIPH_NUM" mask="0x000001F" caption="Number of peripheral to read from (0 if memory or no peripheral flow control)"/>
          <bitfield name="RD_PERIPH_DELAY" mask="0x0000700" caption="Number of cycles to wait for read request signal to update after issuing the read clear signal"/>
          <bitfield name="WR_PERIPH_NUM" mask="0x01F0000" caption="Number of peripheral to write from (0 if memory or no peripheral flow control)"/>
          <bitfield name="WR_PERIPH_DELAY" mask="0x7000000" caption="Number of cycles to wait for write request signal to update after issuing the write clear signal"/>
        </register>
        <register name="CH0_RESRICT_REG" offset="0x2C" rw="R" size="2" initval="0x000" caption="Channel 0 Restrictions Status Register">
          <bitfield name="RD_ALLOW_FULL_FIFO" mask="0x001" caption="Read start address does not restrict burst size"/>
          <bitfield name="WR_ALLOW_FULL_FIFO" mask="0x002" caption="Write start address does not restrict burst size"/>
          <bitfield name="ALLOW_FULL_FIFO" mask="0x004" caption="Burst sizes can equal data buffer size, otherwise max burst is half data buffer size"/>
          <bitfield name="ALLOW_FULL_BURST" mask="0x008" caption="Maximum burst of 16 strobes can be used (joint mode only)"/>
          <bitfield name="ALLOW_JOINT_BURST" mask="0x010" caption="Joint bursts are currently active"/>
          <bitfield name="SIMPLE_MEM" mask="0x100" caption="Configuration is aligned and peripherals are not used"/>
        </register>
        <register name="CH0_FIFO_FULLNESS_REG" offset="0x38" rw="R" size="4" initval="0x00000000" caption="Channel 0 FIFO Fullness Status Register">
          <bitfield name="RD_GAP" mask="0x00001FFF" caption="Remaining space (in bytes) in FIFO for read data"/>
          <bitfield name="WR_FULLNESS" mask="0x1FFF0000" caption="Occupied space (in bytes) in FIFO by write data"/>
        </register>
        <register name="CH0_CH_ENABLE_REG" offset="0x40" rw="RW" size="1" initval="0x1" caption="Channel 0 Channel Enable Register">
          <bitfield name="CH0_CH_ENABLE_REG" mask="0x1"/>
        </register>
        <register name="CH0_CH_START_REG" offset="0x44" rw="W" size="1" initval="0x0" caption="Channel 0 Channel Start Register">
          <bitfield name="CH0_CH_START_REG" mask="0x1"/>
        </register>
        <register name="CH0_CH_ACTIVE_REG" offset="0x48" rw="R" size="1" initval="0x0" caption="Channel 0 Channel Active Status Register">
          <bitfield name="CH_RD_ACTIVE" mask="0x1" caption="Set if channel is enabled and all read data has been received"/>
          <bitfield name="CH_WR_ACTIVE" mask="0x2" caption="Set if channel is enabled and all write data has been transfered"/>
        </register>
        <register name="CH0_COUNT_REG" offset="0x50" rw="R" size="4" initval="0x00000" caption="Channel 0 Buffer Counter Status Register">
          <bitfield name="BUFF_COUNT" mask="0x00FFF" caption="Number of buffers transferred by channel since started"/>
          <bitfield name="INT_COUNT" mask="0xF0000" caption="Number of unserviced end interrupts"/>
        </register>
        <register name="CH0_INT_RAWSTAT_REG" offset="0xA0" rw="RW" size="1" initval="0x00" caption="Channel 0 Interrupt Raw Status (Write 1 to any field to issue interrupt)">
          <bitfield name="CH_END" mask="0x01" caption="Indicates an unserviced channel end interrupt"/>
          <bitfield name="RD_SLVERR" mask="0x02" caption="AHB read slave error"/>
          <bitfield name="WR_SLVERR" mask="0x04" caption="AHB write slave error"/>
          <bitfield name="FIFO_OVERFLOW" mask="0x08" caption="FIFO has been overflown"/>
          <bitfield name="FIFO_UNDERFLOW" mask="0x10" caption="FIFO has been underflown"/>
          <bitfield name="TIMEOUT_RD" mask="0x20" caption="Read timeout on AHB bus (timeout value fixed at 1024 cycles)"/>
          <bitfield name="TIMEOUT_WR" mask="0x40" caption="Write timeout on AHB bus (timeout value fixed at 1024 cycles)"/>
          <bitfield name="WDT" mask="0x80" caption="Channel active but did not start a burst for 2048 cycles"/>
        </register>
        <register name="CH0_INT_CLEAR_REG" offset="0xA4" rw="RW" size="1" initval="0x00" caption="Channel 0 Interrupt Clear (Write 1 to clear)">
          <bitfield name="CH_END" mask="0x01" caption="Clear channel end interrupt. Decrements INT_COUNT register"/>
          <bitfield name="RD_SLVERR" mask="0x02" caption="Clear AHB read slave error"/>
          <bitfield name="WR_SLVERR" mask="0x04" caption="Clear AHB write slave error"/>
          <bitfield name="FIFO_OVERFLOW" mask="0x08" caption="Clears FIFO overflow"/>
          <bitfield name="FIFO_UNDERFLOW" mask="0x10" caption="Clears FIFO underflow"/>
          <bitfield name="TIMEOUT_RD" mask="0x20" caption="Clears Read Timeout"/>
          <bitfield name="TIMEOUT_WR" mask="0x40" caption="Clears Write Timeout"/>
          <bitfield name="WDT" mask="0x80" caption="Clears WDT"/>
        </register>
        <register name="CH0_INT_ENABLE_REG" offset="0xA8" rw="RW" size="1" initval="0x00" caption="Channel 0 Interrupt Enable">
          <bitfield name="CH_END" mask="0x01" caption="Enables end of channel interrupt"/>
          <bitfield name="RD_SLVERR" mask="0x02" caption="Enables AHB read slave error interrupt"/>
          <bitfield name="WR_SLVERR" mask="0x04" caption="Enables AHB write slave error interrupt"/>
          <bitfield name="FIFO_OVERFLOW" mask="0x08" caption="Enables FIFO overflow interrupt"/>
          <bitfield name="FIFO_UNDERFLOW" mask="0x10" caption="Enables FIFO underflow interrupt"/>
          <bitfield name="TIMEOUT_RD" mask="0x20" caption="Enables AHB Read timeout interrupt"/>
          <bitfield name="TIMEOUT_WR" mask="0x40" caption="Enables AHB Write timeout interrupt"/>
          <bitfield name="WDT" mask="0x80" caption="Enables WDT interrupt"/>
        </register>
        <register name="CH0_INT_STATUS_REG" offset="0xAC" rw="RW" size="1" initval="0x00" caption="Channel 0 Interrupt Status">
          <bitfield name="CH_END" mask="0x01" caption="Indicates an unserviced channel end interrupt"/>
          <bitfield name="RD_SLVERR" mask="0x02" caption="AHB read slave error"/>
          <bitfield name="WR_SLVERR" mask="0x04" caption="AHB write slave error"/>
          <bitfield name="FIFO_OVERFLOW" mask="0x08" caption="FIFO has been overflown"/>
          <bitfield name="FIFO_UNDERFLOW" mask="0x10" caption="FIFO has been underflown"/>
          <bitfield name="TIMEOUT_RD" mask="0x20" caption="Read timeout on AHB bus (timeout value fixed at 1024 cycles)"/>
          <bitfield name="TIMEOUT_WR" mask="0x40" caption="Write timeout on AHB bus (timeout value fixed at 1024 cycles)"/>
          <bitfield name="WDT" mask="0x80" caption="Channel active but did not start a burst for 2048 cycles"/>
        </register>
        <register name="CH1_CMD_REG0" offset="0x100" rw="RW" size="4" initval="0x00000000" caption="Channel 1 First Line Channel Command">
          <bitfield name="RD_START_ADDR" mask="0xFFFFFFFF" caption="Start Address of Read Buffer"/>
        </register>
        <register name="CH1_CMD_REG1" offset="0x104" rw="RW" size="4" initval="0x00000000" caption="Channel 1 Second Line Channel Command">
          <bitfield name="WR_START_ADDR" mask="0xFFFFFFFF" caption="Start Address of Write Buffer"/>
        </register>
        <register name="CH1_CMD_REG2" offset="0x108" rw="RW" size="2" initval="0x0000" caption="Channel 1 Third Line Channel Command">
          <bitfield name="BUFFER_SIZE" mask="0x1FFF" caption="Size (in Bytes) of Buffer to Transfer"/>
        </register>
        <register name="CH1_CMD_REG3" offset="0x10C" rw="RW" size="4" initval="0x00000000" caption="Channel 1 Fourth Line Channel Command">
          <bitfield name="CMD_SET_INT" mask="0x00000001" caption="Active High Interrupt Enable once buffer has been transfered"/>
          <bitfield name="CMD_LAST" mask="0x00000002" caption="If set, channel stops when buffer done, otherwise load from CMD_NEXT_ADDR"/>
          <bitfield name="CMD_NEXT_ADDR" mask="0xFFFFFFFC" caption="Address of next command if CMD_LAST is not set"/>
        </register>
        <register name="CH1_STATIC_REG0" offset="0x110" rw="RW" size="4" initval="0x80010000" caption="Channel 1 Static Configuration Read">
          <bitfield name="RD_BURST_MAX_SIZE" mask="0x0000007F" caption="Maximum number of bytes of an AHB read burst"/>
          <bitfield name="RD_TOKENS" mask="0x003F0000" caption="Number of AHB read commands to issue before channel is released"/>
          <bitfield name="RD_INCR" mask="0x80000000" caption="If set the controller will increment the next burst address"/>
        </register>
        <register name="CH1_STATIC_REG1" offset="0x114" rw="RW" size="4" initval="0x80010000" caption="Channel 1 Static Configuration Write">
          <bitfield name="WR_BURST_MAX_SIZE" mask="0x0000007F" caption="Maximum number of bytes of an AHB write burst"/>
          <bitfield name="WR_TOKENS" mask="0x003F0000" caption="Number of AHB write commands to issue before channel is released"/>
          <bitfield name="WR_INCR" mask="0x80000000" caption="If set the controller will increment the next burst address"/>
        </register>
        <register name="CH1_STATIC_REG2" offset="0x118" rw="RW" size="4" initval="0x00010000" caption="Channel 1 Block Mode">
          <bitfield name="JOINT" mask="0x00010000" caption="If set channel will work in joint mode"/>
          <bitfield name="END_SWAP" mask="0x30000000" values="PROV_DMA_CTRL_CH1_STATIC_REG2_END_SWAP" caption="Endianness Byte Swapping"/>
        </register>
        <register name="CH1_STATIC_REG4" offset="0x120" rw="RW" size="4" initval="0x0000000" caption="Channel 1 Static Configuration Peripheral">
          <bitfield name="RD_PERIPH_NUM" mask="0x000001F" caption="Number of peripheral to read from (0 if memory or no peripheral flow control)"/>
          <bitfield name="RD_PERIPH_DELAY" mask="0x0000700" caption="Number of cycles to wait for read request signal to update after issuing the read clear signal"/>
          <bitfield name="WR_PERIPH_NUM" mask="0x01F0000" caption="Number of peripheral to write from (0 if memory or no peripheral flow control)"/>
          <bitfield name="WR_PERIPH_DELAY" mask="0x7000000" caption="Number of cycles to wait for write request signal to update after issuing the write clear signal"/>
        </register>
        <register name="CH1_RESRICT_REG" offset="0x12C" rw="R" size="2" initval="0x000" caption="Channel 1 Restrictions Status Register">
          <bitfield name="RD_ALLOW_FULL_FIFO" mask="0x001" caption="Read start address does not restrict burst size"/>
          <bitfield name="WR_ALLOW_FULL_FIFO" mask="0x002" caption="Write start address does not restrict burst size"/>
          <bitfield name="ALLOW_FULL_FIFO" mask="0x004" caption="Burst sizes can equal data buffer size, otherwise max burst is half data buffer size"/>
          <bitfield name="ALLOW_FULL_BURST" mask="0x008" caption="Maximum burst of 16 strobes can be used (joint mode only)"/>
          <bitfield name="ALLOW_JOINT_BURST" mask="0x010" caption="Joint bursts are currently active"/>
          <bitfield name="SIMPLE_MEM" mask="0x100" caption="Configuration is aligned and peripherals are not used"/>
        </register>
        <register name="CH1_FIFO_FULLNESS_REG" offset="0x138" rw="R" size="4" initval="0x00000000" caption="Channel 1 FIFO Fullness Status Register">
          <bitfield name="RD_GAP" mask="0x00001FFF" caption="Remaining space (in bytes) in FIFO for read data"/>
          <bitfield name="WR_FULLNESS" mask="0x1FFF0000" caption="Occupied space (in bytes) in FIFO by write data"/>
        </register>
        <register name="CH1_CH_ENABLE_REG" offset="0x140" rw="RW" size="1" initval="0x1" caption="Channel 1 Channel Enable Register">
          <bitfield name="CH1_CH_ENABLE_REG" mask="0x1"/>
        </register>
        <register name="CH1_CH_START_REG" offset="0x144" rw="W" size="1" initval="0x0" caption="Channel 1 Channel Start Register">
          <bitfield name="CH1_CH_START_REG" mask="0x1"/>
        </register>
        <register name="CH1_CH_ACTIVE_REG" offset="0x148" rw="R" size="1" initval="0x0" caption="Channel 1 Channel Active Status Register">
          <bitfield name="CH_RD_ACTIVE" mask="0x1" caption="Set if channel is enabled and all read data has been received"/>
          <bitfield name="CH_WR_ACTIVE" mask="0x2" caption="Set if channel is enabled and all write data has been transfered"/>
        </register>
        <register name="CH1_COUNT_REG" offset="0x150" rw="R" size="4" initval="0x00000" caption="Channel 1 Buffer Counter Status Register">
          <bitfield name="BUFF_COUNT" mask="0x00FFF" caption="Number of buffers transferred by channel since started"/>
          <bitfield name="INT_COUNT" mask="0xF0000" caption="Number of unserviced end interrupts"/>
        </register>
        <register name="CH1_INT_RAWSTAT_REG" offset="0x1A0" rw="RW" size="1" initval="0x00" caption="Channel 1 Interrupt Raw Status (Write 1 to any field to issue interrupt)">
          <bitfield name="CH_END" mask="0x01" caption="Indicates an unserviced channel end interrupt"/>
          <bitfield name="RD_SLVERR" mask="0x02" caption="AHB read slave error"/>
          <bitfield name="WR_SLVERR" mask="0x04" caption="AHB write slave error"/>
          <bitfield name="FIFO_OVERFLOW" mask="0x08" caption="FIFO has been overflown"/>
          <bitfield name="FIFO_UNDERFLOW" mask="0x10" caption="FIFO has been underflown"/>
          <bitfield name="TIMEOUT_RD" mask="0x20" caption="Read timeout on AHB bus (timeout value fixed at 1024 cycles)"/>
          <bitfield name="TIMEOUT_WR" mask="0x40" caption="Write timeout on AHB bus (timeout value fixed at 1024 cycles)"/>
          <bitfield name="WDT" mask="0x80" caption="Channel active but did not start a burst for 2048 cycles"/>
        </register>
        <register name="CH1_INT_CLEAR_REG" offset="0x1A4" rw="RW" size="1" initval="0x00" caption="Channel 1 Interrupt Clear (Write 1 to clear)">
          <bitfield name="CH_END" mask="0x01" caption="Clear channel end interrupt. Decrements INT_COUNT register"/>
          <bitfield name="RD_SLVERR" mask="0x02" caption="Clear AHB read slave error"/>
          <bitfield name="WR_SLVERR" mask="0x04" caption="Clear AHB write slave error"/>
          <bitfield name="FIFO_OVERFLOW" mask="0x08" caption="Clears FIFO overflow"/>
          <bitfield name="FIFO_UNDERFLOW" mask="0x10" caption="Clears FIFO underflow"/>
          <bitfield name="TIMEOUT_RD" mask="0x20" caption="Clears Read Timeout"/>
          <bitfield name="TIMEOUT_WR" mask="0x40" caption="Clears Write Timeout"/>
          <bitfield name="WDT" mask="0x80" caption="Clears WDT"/>
        </register>
        <register name="CH1_INT_ENABLE_REG" offset="0x1A8" rw="RW" size="1" initval="0x00" caption="Channel 1 Interrupt Enable">
          <bitfield name="CH_END" mask="0x01" caption="Enables end of channel interrupt"/>
          <bitfield name="RD_SLVERR" mask="0x02" caption="Enables AHB read slave error interrupt"/>
          <bitfield name="WR_SLVERR" mask="0x04" caption="Enables AHB write slave error interrupt"/>
          <bitfield name="FIFO_OVERFLOW" mask="0x08" caption="Enables FIFO overflow interrupt"/>
          <bitfield name="FIFO_UNDERFLOW" mask="0x10" caption="Enables FIFO underflow interrupt"/>
          <bitfield name="TIMEOUT_RD" mask="0x20" caption="Enables AHB Read timeout interrupt"/>
          <bitfield name="TIMEOUT_WR" mask="0x40" caption="Enables AHB Write timeout interrupt"/>
          <bitfield name="WDT" mask="0x80" caption="Enables WDT interrupt"/>
        </register>
        <register name="CH1_INT_STATUS_REG" offset="0x1AC" rw="RW" size="1" initval="0x00" caption="Channel 1 Interrupt Status">
          <bitfield name="CH_END" mask="0x01" caption="Indicates an unserviced channel end interrupt"/>
          <bitfield name="RD_SLVERR" mask="0x02" caption="AHB read slave error"/>
          <bitfield name="WR_SLVERR" mask="0x04" caption="AHB write slave error"/>
          <bitfield name="FIFO_OVERFLOW" mask="0x08" caption="FIFO has been overflown"/>
          <bitfield name="FIFO_UNDERFLOW" mask="0x10" caption="FIFO has been underflown"/>
          <bitfield name="TIMEOUT_RD" mask="0x20" caption="Read timeout on AHB bus (timeout value fixed at 1024 cycles)"/>
          <bitfield name="TIMEOUT_WR" mask="0x40" caption="Write timeout on AHB bus (timeout value fixed at 1024 cycles)"/>
          <bitfield name="WDT" mask="0x80" caption="Channel active but did not start a burst for 2048 cycles"/>
        </register>
        <register name="CH2_CMD_REG0" offset="0x200" rw="RW" size="4" initval="0x00000000" caption="Channel 2 First Line Channel Command">
          <bitfield name="RD_START_ADDR" mask="0xFFFFFFFF" caption="Start Address of Read Buffer"/>
        </register>
        <register name="CH2_CMD_REG1" offset="0x204" rw="RW" size="4" initval="0x00000000" caption="Channel 2 Second Line Channel Command">
          <bitfield name="WR_START_ADDR" mask="0xFFFFFFFF" caption="Start Address of Write Buffer"/>
        </register>
        <register name="CH2_CMD_REG2" offset="0x208" rw="RW" size="2" initval="0x0000" caption="Channel 2 Third Line Channel Command">
          <bitfield name="BUFFER_SIZE" mask="0x1FFF" caption="Size (in Bytes) of Buffer to Transfer"/>
        </register>
        <register name="CH2_CMD_REG3" offset="0x20C" rw="RW" size="4" initval="0x00000000" caption="Channel 2 Fourth Line Channel Command">
          <bitfield name="CMD_SET_INT" mask="0x00000001" caption="Active High Interrupt Enable once buffer has been transfered"/>
          <bitfield name="CMD_LAST" mask="0x00000002" caption="If set, channel stops when buffer done, otherwise load from CMD_NEXT_ADDR"/>
          <bitfield name="CMD_NEXT_ADDR" mask="0xFFFFFFFC" caption="Address of next command if CMD_LAST is not set"/>
        </register>
        <register name="CH2_STATIC_REG0" offset="0x210" rw="RW" size="4" initval="0x80010000" caption="Channel 2 Static Configuration Read">
          <bitfield name="RD_BURST_MAX_SIZE" mask="0x0000007F" caption="Maximum number of bytes of an AHB read burst"/>
          <bitfield name="RD_TOKENS" mask="0x003F0000" caption="Number of AHB read commands to issue before channel is released"/>
          <bitfield name="RD_INCR" mask="0x80000000" caption="If set the controller will increment the next burst address"/>
        </register>
        <register name="CH2_STATIC_REG1" offset="0x214" rw="RW" size="4" initval="0x80010000" caption="Channel 2 Static Configuration Write">
          <bitfield name="WR_BURST_MAX_SIZE" mask="0x0000007F" caption="Maximum number of bytes of an AHB write burst"/>
          <bitfield name="WR_TOKENS" mask="0x003F0000" caption="Number of AHB write commands to issue before channel is released"/>
          <bitfield name="WR_INCR" mask="0x80000000" caption="If set the controller will increment the next burst address"/>
        </register>
        <register name="CH2_STATIC_REG2" offset="0x218" rw="RW" size="4" initval="0x00010000" caption="Channel 2 Block Mode">
          <bitfield name="JOINT" mask="0x00010000" caption="If set channel will work in joint mode"/>
          <bitfield name="END_SWAP" mask="0x30000000" values="PROV_DMA_CTRL_CH2_STATIC_REG2_END_SWAP" caption="Endianness Byte Swapping"/>
        </register>
        <register name="CH2_STATIC_REG4" offset="0x220" rw="RW" size="4" initval="0x0000000" caption="Channel 2 Static Configuration Peripheral">
          <bitfield name="RD_PERIPH_NUM" mask="0x000001F" caption="Number of peripheral to read from (0 if memory or no peripheral flow control)"/>
          <bitfield name="RD_PERIPH_DELAY" mask="0x0000700" caption="Number of cycles to wait for read request signal to update after issuing the read clear signal"/>
          <bitfield name="WR_PERIPH_NUM" mask="0x01F0000" caption="Number of peripheral to write from (0 if memory or no peripheral flow control)"/>
          <bitfield name="WR_PERIPH_DELAY" mask="0x7000000" caption="Number of cycles to wait for write request signal to update after issuing the write clear signal"/>
        </register>
        <register name="CH2_RESRICT_REG" offset="0x22C" rw="R" size="2" initval="0x000" caption="Channel 2 Restrictions Status Register">
          <bitfield name="RD_ALLOW_FULL_FIFO" mask="0x001" caption="Read start address does not restrict burst size"/>
          <bitfield name="WR_ALLOW_FULL_FIFO" mask="0x002" caption="Write start address does not restrict burst size"/>
          <bitfield name="ALLOW_FULL_FIFO" mask="0x004" caption="Burst sizes can equal data buffer size, otherwise max burst is half data buffer size"/>
          <bitfield name="ALLOW_FULL_BURST" mask="0x008" caption="Maximum burst of 16 strobes can be used (joint mode only)"/>
          <bitfield name="ALLOW_JOINT_BURST" mask="0x010" caption="Joint bursts are currently active"/>
          <bitfield name="SIMPLE_MEM" mask="0x100" caption="Configuration is aligned and peripherals are not used"/>
        </register>
        <register name="CH2_FIFO_FULLNESS_REG" offset="0x238" rw="R" size="4" initval="0x00000000" caption="Channel 2 FIFO Fullness Status Register">
          <bitfield name="RD_GAP" mask="0x00001FFF" caption="Remaining space (in bytes) in FIFO for read data"/>
          <bitfield name="WR_FULLNESS" mask="0x1FFF0000" caption="Occupied space (in bytes) in FIFO by write data"/>
        </register>
        <register name="CH2_CH_ENABLE_REG" offset="0x240" rw="RW" size="1" initval="0x1" caption="Channel 2 Channel Enable Register">
          <bitfield name="CH2_CH_ENABLE_REG" mask="0x1"/>
        </register>
        <register name="CH2_CH_START_REG" offset="0x244" rw="W" size="1" initval="0x0" caption="Channel 2 Channel Start Register">
          <bitfield name="CH2_CH_START_REG" mask="0x1"/>
        </register>
        <register name="CH2_CH_ACTIVE_REG" offset="0x248" rw="R" size="1" initval="0x0" caption="Channel 2 Channel Active Status Register">
          <bitfield name="CH_RD_ACTIVE" mask="0x1" caption="Set if channel is enabled and all read data has been received"/>
          <bitfield name="CH_WR_ACTIVE" mask="0x2" caption="Set if channel is enabled and all write data has been transfered"/>
        </register>
        <register name="CH2_COUNT_REG" offset="0x250" rw="R" size="4" initval="0x00000" caption="Channel 2 Buffer Counter Status Register">
          <bitfield name="BUFF_COUNT" mask="0x00FFF" caption="Number of buffers transferred by channel since started"/>
          <bitfield name="INT_COUNT" mask="0xF0000" caption="Number of unserviced end interrupts"/>
        </register>
        <register name="CH2_INT_RAWSTAT_REG" offset="0x2A0" rw="RW" size="1" initval="0x00" caption="Channel 2 Interrupt Raw Status (Write 1 to any field to issue interrupt)">
          <bitfield name="CH_END" mask="0x01" caption="Indicates an unserviced channel end interrupt"/>
          <bitfield name="RD_SLVERR" mask="0x02" caption="AHB read slave error"/>
          <bitfield name="WR_SLVERR" mask="0x04" caption="AHB write slave error"/>
          <bitfield name="FIFO_OVERFLOW" mask="0x08" caption="FIFO has been overflown"/>
          <bitfield name="FIFO_UNDERFLOW" mask="0x10" caption="FIFO has been underflown"/>
          <bitfield name="TIMEOUT_RD" mask="0x20" caption="Read timeout on AHB bus (timeout value fixed at 1024 cycles)"/>
          <bitfield name="TIMEOUT_WR" mask="0x40" caption="Write timeout on AHB bus (timeout value fixed at 1024 cycles)"/>
          <bitfield name="WDT" mask="0x80" caption="Channel active but did not start a burst for 2048 cycles"/>
        </register>
        <register name="CH2_INT_CLEAR_REG" offset="0x2A4" rw="RW" size="1" initval="0x00" caption="Channel 2 Interrupt Clear (Write 1 to clear)">
          <bitfield name="CH_END" mask="0x01" caption="Clear channel end interrupt. Decrements INT_COUNT register"/>
          <bitfield name="RD_SLVERR" mask="0x02" caption="Clear AHB read slave error"/>
          <bitfield name="WR_SLVERR" mask="0x04" caption="Clear AHB write slave error"/>
          <bitfield name="FIFO_OVERFLOW" mask="0x08" caption="Clears FIFO overflow"/>
          <bitfield name="FIFO_UNDERFLOW" mask="0x10" caption="Clears FIFO underflow"/>
          <bitfield name="TIMEOUT_RD" mask="0x20" caption="Clears Read Timeout"/>
          <bitfield name="TIMEOUT_WR" mask="0x40" caption="Clears Write Timeout"/>
          <bitfield name="WDT" mask="0x80" caption="Clears WDT"/>
        </register>
        <register name="CH2_INT_ENABLE_REG" offset="0x2A8" rw="RW" size="1" initval="0x00" caption="Channel 2 Interrupt Enable">
          <bitfield name="CH_END" mask="0x01" caption="Enables end of channel interrupt"/>
          <bitfield name="RD_SLVERR" mask="0x02" caption="Enables AHB read slave error interrupt"/>
          <bitfield name="WR_SLVERR" mask="0x04" caption="Enables AHB write slave error interrupt"/>
          <bitfield name="FIFO_OVERFLOW" mask="0x08" caption="Enables FIFO overflow interrupt"/>
          <bitfield name="FIFO_UNDERFLOW" mask="0x10" caption="Enables FIFO underflow interrupt"/>
          <bitfield name="TIMEOUT_RD" mask="0x20" caption="Enables AHB Read timeout interrupt"/>
          <bitfield name="TIMEOUT_WR" mask="0x40" caption="Enables AHB Write timeout interrupt"/>
          <bitfield name="WDT" mask="0x80" caption="Enables WDT interrupt"/>
        </register>
        <register name="CH2_INT_STATUS_REG" offset="0x2AC" rw="RW" size="1" initval="0x00" caption="Channel 2 Interrupt Status">
          <bitfield name="CH_END" mask="0x01" caption="Indicates an unserviced channel end interrupt"/>
          <bitfield name="RD_SLVERR" mask="0x02" caption="AHB read slave error"/>
          <bitfield name="WR_SLVERR" mask="0x04" caption="AHB write slave error"/>
          <bitfield name="FIFO_OVERFLOW" mask="0x08" caption="FIFO has been overflown"/>
          <bitfield name="FIFO_UNDERFLOW" mask="0x10" caption="FIFO has been underflown"/>
          <bitfield name="TIMEOUT_RD" mask="0x20" caption="Read timeout on AHB bus (timeout value fixed at 1024 cycles)"/>
          <bitfield name="TIMEOUT_WR" mask="0x40" caption="Write timeout on AHB bus (timeout value fixed at 1024 cycles)"/>
          <bitfield name="WDT" mask="0x80" caption="Channel active but did not start a burst for 2048 cycles"/>
        </register>
        <register name="CH3_CMD_REG0" offset="0x300" rw="RW" size="4" initval="0x00000000" caption="Channel 3 First Line Channel Command">
          <bitfield name="RD_START_ADDR" mask="0xFFFFFFFF" caption="Start Address of Read Buffer"/>
        </register>
        <register name="CH3_CMD_REG1" offset="0x304" rw="RW" size="4" initval="0x00000000" caption="Channel 3 Second Line Channel Command">
          <bitfield name="WR_START_ADDR" mask="0xFFFFFFFF" caption="Start Address of Write Buffer"/>
        </register>
        <register name="CH3_CMD_REG2" offset="0x308" rw="RW" size="2" initval="0x0000" caption="Channel 3 Third Line Channel Command">
          <bitfield name="BUFFER_SIZE" mask="0x1FFF" caption="Size (in Bytes) of Buffer to Transfer"/>
        </register>
        <register name="CH3_CMD_REG3" offset="0x30C" rw="RW" size="4" initval="0x00000000" caption="Channel 3 Fourth Line Channel Command">
          <bitfield name="CMD_SET_INT" mask="0x00000001" caption="Active High Interrupt Enable once buffer has been transfered"/>
          <bitfield name="CMD_LAST" mask="0x00000002" caption="If set, channel stops when buffer done, otherwise load from CMD_NEXT_ADDR"/>
          <bitfield name="CMD_NEXT_ADDR" mask="0xFFFFFFFC" caption="Address of next command if CMD_LAST is not set"/>
        </register>
        <register name="CH3_STATIC_REG0" offset="0x310" rw="RW" size="4" initval="0x80010000" caption="Channel 3 Static Configuration Read">
          <bitfield name="RD_BURST_MAX_SIZE" mask="0x0000007F" caption="Maximum number of bytes of an AHB read burst"/>
          <bitfield name="RD_TOKENS" mask="0x003F0000" caption="Number of AHB read commands to issue before channel is released"/>
          <bitfield name="RD_INCR" mask="0x80000000" caption="If set the controller will increment the next burst address"/>
        </register>
        <register name="CH3_STATIC_REG1" offset="0x314" rw="RW" size="4" initval="0x80010000" caption="Channel 3 Static Configuration Write">
          <bitfield name="WR_BURST_MAX_SIZE" mask="0x0000007F" caption="Maximum number of bytes of an AHB write burst"/>
          <bitfield name="WR_TOKENS" mask="0x003F0000" caption="Number of AHB write commands to issue before channel is released"/>
          <bitfield name="WR_INCR" mask="0x80000000" caption="If set the controller will increment the next burst address"/>
        </register>
        <register name="CH3_STATIC_REG2" offset="0x318" rw="RW" size="4" initval="0x00010000" caption="Channel 3 Block Mode">
          <bitfield name="JOINT" mask="0x00010000" caption="If set channel will work in joint mode"/>
          <bitfield name="END_SWAP" mask="0x30000000" values="PROV_DMA_CTRL_CH3_STATIC_REG2_END_SWAP" caption="Endianness Byte Swapping"/>
        </register>
        <register name="CH3_STATIC_REG4" offset="0x320" rw="RW" size="4" initval="0x0000000" caption="Channel 3 Static Configuration Peripheral">
          <bitfield name="RD_PERIPH_NUM" mask="0x000001F" caption="Number of peripheral to read from (0 if memory or no peripheral flow control)"/>
          <bitfield name="RD_PERIPH_DELAY" mask="0x0000700" caption="Number of cycles to wait for read request signal to update after issuing the read clear signal"/>
          <bitfield name="WR_PERIPH_NUM" mask="0x01F0000" caption="Number of peripheral to write from (0 if memory or no peripheral flow control)"/>
          <bitfield name="WR_PERIPH_DELAY" mask="0x7000000" caption="Number of cycles to wait for write request signal to update after issuing the write clear signal"/>
        </register>
        <register name="CH3_RESRICT_REG" offset="0x32C" rw="R" size="2" initval="0x000" caption="Channel 3 Restrictions Status Register">
          <bitfield name="RD_ALLOW_FULL_FIFO" mask="0x001" caption="Read start address does not restrict burst size"/>
          <bitfield name="WR_ALLOW_FULL_FIFO" mask="0x002" caption="Write start address does not restrict burst size"/>
          <bitfield name="ALLOW_FULL_FIFO" mask="0x004" caption="Burst sizes can equal data buffer size, otherwise max burst is half data buffer size"/>
          <bitfield name="ALLOW_FULL_BURST" mask="0x008" caption="Maximum burst of 16 strobes can be used (joint mode only)"/>
          <bitfield name="ALLOW_JOINT_BURST" mask="0x010" caption="Joint bursts are currently active"/>
          <bitfield name="SIMPLE_MEM" mask="0x100" caption="Configuration is aligned and peripherals are not used"/>
        </register>
        <register name="CH3_FIFO_FULLNESS_REG" offset="0x338" rw="R" size="4" initval="0x00000000" caption="Channel 3 FIFO Fullness Status Register">
          <bitfield name="RD_GAP" mask="0x00001FFF" caption="Remaining space (in bytes) in FIFO for read data"/>
          <bitfield name="WR_FULLNESS" mask="0x1FFF0000" caption="Occupied space (in bytes) in FIFO by write data"/>
        </register>
        <register name="CH3_CH_ENABLE_REG" offset="0x340" rw="RW" size="1" initval="0x1" caption="Channel 3 Channel Enable Register">
          <bitfield name="CH3_CH_ENABLE_REG" mask="0x1"/>
        </register>
        <register name="CH3_CH_START_REG" offset="0x344" rw="W" size="1" initval="0x0" caption="Channel 3 Channel Start Register">
          <bitfield name="CH3_CH_START_REG" mask="0x1"/>
        </register>
        <register name="CH3_CH_ACTIVE_REG" offset="0x348" rw="R" size="1" initval="0x0" caption="Channel 3 Channel Active Status Register">
          <bitfield name="CH_RD_ACTIVE" mask="0x1" caption="Set if channel is enabled and all read data has been received"/>
          <bitfield name="CH_WR_ACTIVE" mask="0x2" caption="Set if channel is enabled and all write data has been transfered"/>
        </register>
        <register name="CH3_COUNT_REG" offset="0x350" rw="R" size="4" initval="0x00000" caption="Channel 3 Buffer Counter Status Register">
          <bitfield name="BUFF_COUNT" mask="0x00FFF" caption="Number of buffers transferred by channel since started"/>
          <bitfield name="INT_COUNT" mask="0xF0000" caption="Number of unserviced end interrupts"/>
        </register>
        <register name="CH3_INT_RAWSTAT_REG" offset="0x3A0" rw="RW" size="1" initval="0x00" caption="Channel 3 Interrupt Raw Status (Write 1 to any field to issue interrupt)">
          <bitfield name="CH_END" mask="0x01" caption="Indicates an unserviced channel end interrupt"/>
          <bitfield name="RD_SLVERR" mask="0x02" caption="AHB read slave error"/>
          <bitfield name="WR_SLVERR" mask="0x04" caption="AHB write slave error"/>
          <bitfield name="FIFO_OVERFLOW" mask="0x08" caption="FIFO has been overflown"/>
          <bitfield name="FIFO_UNDERFLOW" mask="0x10" caption="FIFO has been underflown"/>
          <bitfield name="TIMEOUT_RD" mask="0x20" caption="Read timeout on AHB bus (timeout value fixed at 1024 cycles)"/>
          <bitfield name="TIMEOUT_WR" mask="0x40" caption="Write timeout on AHB bus (timeout value fixed at 1024 cycles)"/>
          <bitfield name="WDT" mask="0x80" caption="Channel active but did not start a burst for 2048 cycles"/>
        </register>
        <register name="CH3_INT_CLEAR_REG" offset="0x3A4" rw="RW" size="1" initval="0x00" caption="Channel 3 Interrupt Clear (Write 1 to clear)">
          <bitfield name="CH_END" mask="0x01" caption="Clear channel end interrupt. Decrements INT_COUNT register"/>
          <bitfield name="RD_SLVERR" mask="0x02" caption="Clear AHB read slave error"/>
          <bitfield name="WR_SLVERR" mask="0x04" caption="Clear AHB write slave error"/>
          <bitfield name="FIFO_OVERFLOW" mask="0x08" caption="Clears FIFO overflow"/>
          <bitfield name="FIFO_UNDERFLOW" mask="0x10" caption="Clears FIFO underflow"/>
          <bitfield name="TIMEOUT_RD" mask="0x20" caption="Clears Read Timeout"/>
          <bitfield name="TIMEOUT_WR" mask="0x40" caption="Clears Write Timeout"/>
          <bitfield name="WDT" mask="0x80" caption="Clears WDT"/>
        </register>
        <register name="CH3_INT_ENABLE_REG" offset="0x3A8" rw="RW" size="1" initval="0x00" caption="Channel 3 Interrupt Enable">
          <bitfield name="CH_END" mask="0x01" caption="Enables end of channel interrupt"/>
          <bitfield name="RD_SLVERR" mask="0x02" caption="Enables AHB read slave error interrupt"/>
          <bitfield name="WR_SLVERR" mask="0x04" caption="Enables AHB write slave error interrupt"/>
          <bitfield name="FIFO_OVERFLOW" mask="0x08" caption="Enables FIFO overflow interrupt"/>
          <bitfield name="FIFO_UNDERFLOW" mask="0x10" caption="Enables FIFO underflow interrupt"/>
          <bitfield name="TIMEOUT_RD" mask="0x20" caption="Enables AHB Read timeout interrupt"/>
          <bitfield name="TIMEOUT_WR" mask="0x40" caption="Enables AHB Write timeout interrupt"/>
          <bitfield name="WDT" mask="0x80" caption="Enables WDT interrupt"/>
        </register>
        <register name="CH3_INT_STATUS_REG" offset="0x3AC" rw="RW" size="1" initval="0x00" caption="Channel 3 Interrupt Status">
          <bitfield name="CH_END" mask="0x01" caption="Indicates an unserviced channel end interrupt"/>
          <bitfield name="RD_SLVERR" mask="0x02" caption="AHB read slave error"/>
          <bitfield name="WR_SLVERR" mask="0x04" caption="AHB write slave error"/>
          <bitfield name="FIFO_OVERFLOW" mask="0x08" caption="FIFO has been overflown"/>
          <bitfield name="FIFO_UNDERFLOW" mask="0x10" caption="FIFO has been underflown"/>
          <bitfield name="TIMEOUT_RD" mask="0x20" caption="Read timeout on AHB bus (timeout value fixed at 1024 cycles)"/>
          <bitfield name="TIMEOUT_WR" mask="0x40" caption="Write timeout on AHB bus (timeout value fixed at 1024 cycles)"/>
          <bitfield name="WDT" mask="0x80" caption="Channel active but did not start a burst for 2048 cycles"/>
        </register>
        <register name="CORE_INT_STATUS" offset="0x800" rw="R" size="1" initval="0x0" caption="Indicates which channels caused interrupt">
          <bitfield name="CHANNEL_0" mask="0x1" caption="Indicates channel 0 caused interrupt"/>
          <bitfield name="CHANNEL_1" mask="0x2" caption="Indicates channel 1 caused interrupt"/>
          <bitfield name="CHANNEL_2" mask="0x4" caption="Indicates channel 2 caused interrupt"/>
          <bitfield name="CHANNEL_3" mask="0x8" caption="Indicates channel 3 caused interrupt"/>
        </register>
        <register name="CORE_JOINT_MODE" offset="0x830" rw="RW" size="1" initval="0x0" caption="If set, core works in joint mode">
          <bitfield name="CORE_JOINT_MODE" mask="0x1"/>
        </register>
        <register name="CORE_PRIORITY" offset="0x838" rw="RW" size="2" initval="0x0000" caption="Core Priority Channels">
          <bitfield name="RD_PRIO_TOP_NUM" mask="0x0007" caption="Core Read Top Priority Channel Number"/>
          <bitfield name="RD_PRIO_TOP" mask="0x0008" caption="Core Read Top Priority Enable"/>
          <bitfield name="RD_PRIO_HIGH_NUM" mask="0x0070" caption="Core Read High Priority Channel Number"/>
          <bitfield name="RD_PRIO_HIGH" mask="0x0080" caption="Core Read High Priority Enable"/>
          <bitfield name="WR_PRIO_TOP_NUM" mask="0x0700" caption="Core Write Top Priority Channel Number"/>
          <bitfield name="WR_PRIO_TOP" mask="0x0800" caption="Core Write Top Priority Enable"/>
          <bitfield name="WR_PRIO_HIGH_NUM" mask="0x7000" caption="Core Write High Priority Channel Number"/>
          <bitfield name="WR_PRIO_HIGH" mask="0x8000" caption="Core Write High Priority Enable"/>
        </register>
        <register name="CORE_CLKDIV" offset="0x840" rw="RW" size="1" initval="0x1" caption="Ratio between main clock and core clock">
          <bitfield name="CORE_CLKDIV" mask="0xF"/>
        </register>
        <register name="CORE_CH_START" offset="0x848" rw="W" size="1" initval="0x0" caption="Channel Start">
          <bitfield name="CH_0" mask="0x1" caption="Starts Channel 0"/>
          <bitfield name="CH_1" mask="0x2" caption="Starts Channel 1"/>
          <bitfield name="CH_2" mask="0x4" caption="Starts Channel 2"/>
          <bitfield name="CH_3" mask="0x8" caption="Starts Channel 3"/>
        </register>
        <register name="PERIPH_RX_CTRL" offset="0x850" rw="RW" size="4" initval="0x00000000" caption="Direct control of peripheral RX request">
          <bitfield name="RX_REQ" mask="0xFFFFFFFE" caption="Allows direct control of the peripheral RX request bus"/>
        </register>
        <register name="PERIPH_TX_CTRL" offset="0x860" rw="RW" size="4" initval="0x00000000" caption="Direct control of peripheral TX request">
          <bitfield name="TX_REQ" mask="0xFFFFFFFE" caption="Allows direct control of the peripheral TX request bus"/>
        </register>
        <register name="CORE_IDLE" offset="0x8D0" rw="R" size="1" initval="0x0" caption="Indicates all channels have stopped and transactions have completed">
          <bitfield name="CORE_IDLE" mask="0x1"/>
        </register>
        <register name="USER_DEF_STATUS" offset="0x8E0" rw="R" size="4" initval="0x80000001" caption="User Defined Configurations">
          <bitfield name="INT_NUM" mask="0x0000000F" caption="Number of bits in interrupt bus"/>
          <bitfield name="DUAL_CORE" mask="0x00000020" caption="If set the design has two cores"/>
          <bitfield name="IC" mask="0x00000040" caption="If set an AHB matrix is used"/>
          <bitfield name="IC_DUAL_PORT" mask="0x00000080" caption="If set AHB matrix has two output ports"/>
          <bitfield name="CLKGATE" mask="0x00000100" caption="If set design contains functional clock gates"/>
          <bitfield name="PORT0_MUX" mask="0x00000200" caption="If set AHB port 0 is using an AHB mux"/>
          <bitfield name="PORT1_MUX" mask="0x00000400" caption="If set AHB port 1 is using an AHB mux"/>
          <bitfield name="PROJ" mask="0x80000000" caption="User Defined Project"/>
        </register>
        <register name="CORE_DEF_STATUS0" offset="0x8F0" rw="R" size="4" initval="0x0A601151" caption="User Defined Core Configurations 0">
          <bitfield name="CH_NUM" mask="0x0000000F" caption="Number of channels (reads 1, should read 4)"/>
          <bitfield name="FIFO_SIZE" mask="0x000000F0" caption="Log2 of FIFO size per channel"/>
          <bitfield name="WCMD_DEPTH" mask="0x00000F00" caption="Log2 of maximum number of pending write commands"/>
          <bitfield name="RCMD_DEPTH" mask="0x0000F000" caption="Log2 of maximum number of pending read commands"/>
          <bitfield name="ADDR_BITS" mask="0x003F0000" caption="Number of bits in address buses"/>
          <bitfield name="AHB_BUS_32" mask="0x00400000" caption="If set AHB bus is 32 bit otherwise 64 bit"/>
          <bitfield name="BUFF_BITS" mask="0x1F000000" caption="Number of bits in BUFFER_SIZE"/>
        </register>
        <register name="CORE_DEF_STATUS1" offset="0x8F4" rw="R" size="2" initval="0x0F87" caption="User Defined Core Configurations 1">
          <bitfield name="WDT" mask="0x0001" caption="Set if core has watchdog timer"/>
          <bitfield name="AHB_TIMEOUT" mask="0x0002" caption="Set if core supports timeouts on AHB read and write buses"/>
          <bitfield name="TOKENS" mask="0x0004" caption="Set if core has tokens support"/>
          <bitfield name="PRIO" mask="0x0008" caption="Set if core has priority modes support"/>
          <bitfield name="OUTS" mask="0x0010" caption="Set if core supports outstanding mode"/>
          <bitfield name="WAIT" mask="0x0020" caption="Set if core supports scheduled channels"/>
          <bitfield name="BLOCK" mask="0x0040" caption="Set if core supports block transfer"/>
          <bitfield name="JOINT" mask="0x0080" caption="Set if core supports joint mode"/>
          <bitfield name="INDEPENDENT" mask="0x0100" caption="Set if core supports independent mode"/>
          <bitfield name="PERIPH" mask="0x0200" caption="Set if core supports peripherals"/>
          <bitfield name="LISTS" mask="0x0400" caption="Set if core supports command lists"/>
          <bitfield name="END" mask="0x0800" caption="Set if core supports endianness swapping"/>
          <bitfield name="CLKDIV" mask="0x1000" caption="Set if core supports clock division ratios"/>
        </register>
      </register-group>
      <value-group name="PROV_DMA_CTRL_CH0_STATIC_REG2_END_SWAP">
        <value name="0" caption="No Swapping" value="0x0"/>
        <value name="1" caption="Swap bytes within 16 bits" value="0x1"/>
        <value name="2" caption="Swap bytes within 32 bits" value="0x2"/>
        <value name="3" caption="Swap bytes within 64 bits" value="0x3"/>
      </value-group>
      <value-group name="PROV_DMA_CTRL_CH1_STATIC_REG2_END_SWAP">
        <value name="0" caption="No Swapping" value="0x0"/>
        <value name="1" caption="Swap bytes within 16 bits" value="0x1"/>
        <value name="2" caption="Swap bytes within 32 bits" value="0x2"/>
        <value name="3" caption="Swap bytes within 64 bits" value="0x3"/>
      </value-group>
      <value-group name="PROV_DMA_CTRL_CH2_STATIC_REG2_END_SWAP">
        <value name="0" caption="No Swapping" value="0x0"/>
        <value name="1" caption="Swap bytes within 16 bits" value="0x1"/>
        <value name="2" caption="Swap bytes within 32 bits" value="0x2"/>
        <value name="3" caption="Swap bytes within 64 bits" value="0x3"/>
      </value-group>
      <value-group name="PROV_DMA_CTRL_CH3_STATIC_REG2_END_SWAP">
        <value name="0" caption="No Swapping" value="0x0"/>
        <value name="1" caption="Swap bytes within 16 bits" value="0x1"/>
        <value name="2" caption="Swap bytes within 32 bits" value="0x2"/>
        <value name="3" caption="Swap bytes within 64 bits" value="0x3"/>
      </value-group>
    </module>
    <module name="I2C" id="I1234" version="1.0.0" caption="I2C Master/Slave Controller">
      <register-group name="I2C" caption="I2C Master/Slave Controller">
        <register name="TRANSMIT_DATA" offset="0x0" rw="W" size="2" initval="0x000" caption="Writes one byte to I2C Transmit Data FIFO. ">
          <bitfield name="TX_DATA" mask="0x0FF" caption="Represents either Tx Data, or Address and Direction if address flag is set. "/>
          <bitfield name="ADDRESS_FLAG" mask="0x100" values="I2C_TRANSMIT_DATA_ADDRESS_FLAG" caption="Specifies that tx_data field is used for address and direction."/>
        </register>
        <register name="RECEIVE_DATA" offset="0x4" rw="R" size="1" initval="0x00" caption="Read one byte from I2C Receive Data FIFO. ">
          <bitfield name="RX_BYTE" mask="0xFF" caption="Oldest data in receive FIFO. "/>
        </register>
        <register name="TRANSMIT_STATUS" offset="0x8" rw="R" size="1" initval="0x00" caption="Status of the I2C transmitter. Each field can generate an interrupt if corresponding bit in  the Tx interrupt mask register is set. ">
          <bitfield name="TX_FIFO_NOT_FULL" mask="0x01" values="I2C_TRANSMIT_STATUS_TX_FIFO_NOT_FULL" caption="Active High indication when Tx FIFO can still accepts at least one more character."/>
          <bitfield name="TX_FIFO_0P25_EMPTY" mask="0x02" caption="Active High indication when Tx FIFO is at least quarter empty. Reset when more. "/>
          <bitfield name="TX_FIFO_0P5_EMPTY" mask="0x04" caption="Active High indication when Tx FIFO is at least half empty. Reset when more. "/>
          <bitfield name="TX_FIFO_0P75_EMPTY" mask="0x08" caption="Active High indication when Tx FIFO is at least three quarters empty. Reset when more. "/>
          <bitfield name="TX_FIFO_EMPTY" mask="0x10" caption="Active High indication when Tx FIFO is Empty and has no more character to transmit "/>
        </register>
        <register name="RECEIVE_STATUS" offset="0xC" rw="R" size="1" initval="0x00" caption="Status of the I2C receiver. Each field can generate an interrupt if corresponding bit in  the Rx interrupt mask register is set. ">
          <bitfield name="RX_FIFO_NOT_EMPTY" mask="0x01" caption="Active High indication when data is available in Rx FIFO"/>
          <bitfield name="RX_FIFO_0P25_FULL" mask="0x02" caption="Active High indication when FIFO is at least quarter full. Reset when less. "/>
          <bitfield name="RX_FIFO_0P5_FULL" mask="0x04" caption="Active High indication when FIFO is at least half full. Reset when less. "/>
          <bitfield name="RX_FIFO_0P75_FULL" mask="0x08" caption="Active High indication when FIFO is at least three quarters full. Reset when less. "/>
          <bitfield name="FIFO_OVERRUN" mask="0x10" caption="Active High indication when character is received but FIFO is full. Reset by reading  the status register. "/>
          <bitfield name="NAK" mask="0x20" caption="Active High indication when NAK is received. The I2C module will retry transmission  unless transaction aborted by the flush register. "/>
        </register>
        <register name="CLOCK_SOURCE_SELECT" offset="0x10" rw="RW" size="1" initval="0x0" caption="Clock Source Select">
          <bitfield name="CLOCK" mask="0x3" values="I2C_CLOCK_SOURCE_SELECT_CLOCK" caption="Clock Used to Generate Divided Clock"/>
        </register>
        <register name="I2C_MODULE_ENABLE" offset="0x14" rw="RW" size="1" initval="0x0" caption="I2C Enable">
          <bitfield name="ENABLE" mask="0x1" caption="Enables I2C Operation"/>
        </register>
        <register name="I2C_CLK_DIVIDER" offset="0x18" rw="RW" size="2" initval="0x0000" caption="Register sets the divide ratio used to generate the sck clock from the module's input clock. ">
          <bitfield name="I2C_DIVIDE_RATIO" mask="0xFFFF" caption="Clock Divide Ratio. The input clock signal is divided by (n+1) where n is the value set in  this field.  The minimum division is by 2; a value of 0 is illegal. "/>
        </register>
        <register name="I2C_MASTER_MODE" offset="0x1C" rw="RW" size="1" initval="0x0" caption="Selects I2C Master or Slave Mode. ">
          <bitfield name="MASTER_ENABLE" mask="0x1" values="I2C_I2C_MASTER_MODE_MASTER_ENABLE" caption="Active High I2C Master Mode Enable"/>
        </register>
        <register name="I2C_ONBUS" offset="0x20" rw="RW" size="1" initval="0x0" caption="Enable/Disable transactions when in Master Mode. ">
          <bitfield name="ONBUS_ENABLE" mask="0x1" values="I2C_I2C_ONBUS_ONBUS_ENABLE" caption="Active High Enable to initiate transactions when in Master Mode."/>
        </register>
        <register name="I2C_SLAVE_ADDRESS" offset="0x24" rw="RW" size="1" initval="0x00" caption="Configures the I2C slave Address. ">
          <bitfield name="ADDRESS" mask="0x7F" caption="I2C Slave Address "/>
        </register>
        <register name="I2C_STATUS" offset="0x28" rw="R" size="1" initval="0x0" caption="Status of I2C Module. ">
          <bitfield name="I2C_ACTIVE" mask="0x1" caption="Active High indicatation that the I2C Module is active. While set, I2C configuration  should not be modified. "/>
        </register>
        <register name="TX_INTERRUPT_MASK" offset="0x2C" rw="RW" size="1" initval="0x00" caption="Enable or Disable the generation of interrupts by the tx_status register. ">
          <bitfield name="TX_FIFO_NOT_FULL_MASK" mask="0x01" caption="Active High Enable of tx_fifo_not_full interrupt "/>
          <bitfield name="TX_FIFO_0P25_EMPTY_MASK" mask="0x02" caption="Active High Enable of tx_fifo_0p25_empty interrupt "/>
          <bitfield name="TX_FIFO_0P5_EMPTY_MASK" mask="0x04" caption="Active High Enable of tx_fifo_0p5_empty interrupt "/>
          <bitfield name="TX_FIFO_0P75_EMPTY_MASK" mask="0x08" caption="Active High Enable of tx_fifo_0p75_empty interrupt "/>
          <bitfield name="TX_FIFO_EMPTY_MASK" mask="0x10" caption="Active High Enable of tx_fifo_empty interrupt "/>
        </register>
        <register name="RX_INTERRUPT_MASK" offset="0x30" rw="RW" size="1" initval="0x00" caption="Enable or Disable the generation of interrupts by the rx_status register. ">
          <bitfield name="RX_FIFO_NOT_EMPTY_MASK" mask="0x01" caption="Active High Enable of rx_fifo_not_empty interrupt "/>
          <bitfield name="RX_FIFO_0P25_FULL_MASK" mask="0x02" caption="Active High Enable of rx_fifo_0p25_full interrupt "/>
          <bitfield name="RX_FIFO_0P5_FULL_MASK" mask="0x04" caption="Active High Enable of rx_fifo_0p5_full interrupt "/>
          <bitfield name="RX_FIFO_0P75_FULL_MASK" mask="0x08" caption="Active High Enable of rx_fifo_0p75_full interrupt "/>
          <bitfield name="FIFO_OVERRUN_MASK" mask="0x10" caption="Active High Enable of FIFO overrun interrupt "/>
          <bitfield name="NAK_MASK" mask="0x20" caption="Active High Enable NAK interrupt "/>
        </register>
        <register name="I2C_FLUSH" offset="0x34" rw="W" size="1" initval="0x0" caption="Writing to this address  flushes the contents of both the Tx and Rx FIFOs. The value written has no effect. Flushing the Tx FIFO will abort ongoing transactions when the current byte has been transmitted. ">
          <bitfield name="I2C_FLUSH" mask="0x1"/>
        </register>
      </register-group>
      <value-group name="I2C_TRANSMIT_DATA_ADDRESS_FLAG">
        <value name="0" caption="tx_data field bits 7:0 are Transmit Data" value="0x0"/>
        <value name="1" caption="tx_data field bit 0 is direction (0: write to slave, 1: read from slave), and bits 7:1 are the Address to transmit." value="0x1"/>
      </value-group>
      <value-group name="I2C_TRANSMIT_STATUS_TX_FIFO_NOT_FULL">
        <value name="0" caption="TX FIFO Full" value="0x0"/>
        <value name="1" caption="TX FIFO not Full" value="0x1"/>
      </value-group>
      <value-group name="I2C_CLOCK_SOURCE_SELECT_CLOCK">
        <value name="0" caption="26 MHz Clock" value="0x0"/>
        <value name="1" caption="13 MHz Clock" value="0x1"/>
        <value name="2" caption="6.5 MHz Clock" value="0x2"/>
        <value name="3" caption="3.25 MHz Clock" value="0x3"/>
      </value-group>
      <value-group name="I2C_I2C_MASTER_MODE_MASTER_ENABLE">
        <value name="0" caption="I2C Slave" value="0x0"/>
        <value name="1" caption="I2C Master" value="0x1"/>
      </value-group>
      <value-group name="I2C_I2C_ONBUS_ONBUS_ENABLE">
        <value name="0" caption="Master completes current byte and generates stop condition on bus." value="0x0"/>
        <value name="1" caption="Master tranmits contents of FIFO until empty." value="0x1"/>
      </value-group>
    </module>
    <module name="UART" id="U1234" version="1.0.0" caption="UART Controller">
      <register-group name="UART" caption="UART Controller">
        <register name="TRANSMIT_DATA" offset="0x0" rw="W" size="1" initval="0x00" caption="Writes one byte to UART Transmit Data FIFO. ">
          <bitfield name="TX_BYTE" mask="0xFF" caption="Writes data in transmit FIFO. If byte length is set to 7, the MSB should be set to 0. "/>
        </register>
        <register name="TRANSMIT_STATUS" offset="0x4" rw="R" size="1" initval="0x00" caption="Status of the UART transmitter. Each field can generate an interrupt if corresponding bit in  the Tx interrupt mask register is set. ">
          <bitfield name="TX_FIFO_NOT_FULL" mask="0x01" caption="Active High indication when Tx FIFO can still accepts at least one more character. 0: TX FIFO Full. 1: TX FIFO not Full. "/>
          <bitfield name="TX_FIFO_0P25_EMPTY" mask="0x02" caption="Active High indication when Tx FIFO is at least quarter empty. Reset when more. "/>
          <bitfield name="TX_FIFO_0P5_EMPTY" mask="0x04" caption="Active High indication when Tx FIFO is at least half empty. Reset when more. "/>
          <bitfield name="TX_FIFO_0P75_EMPTY" mask="0x08" caption="Active High indication when Tx FIFO is at least three quarters empty. Reset when more. "/>
          <bitfield name="TX_FIFO_EMPTY" mask="0x10" caption="Active High indication when Tx FIFO is Empty and has no more character to transmit "/>
          <bitfield name="CTS_ACTIVE" mask="0x20" caption="Active High indication when flow control signal &#34;cts&#34; is active. Unaffected by cts  enable bit in config register. "/>
        </register>
        <register name="TX_INTERRUPT_MASK" offset="0x8" rw="RW" size="1" initval="0x00" caption="Enable or Disable the generation of interrupts by the tx_status register. ">
          <bitfield name="TX_FIFO_NOT_FULL_MASK" mask="0x01" caption="Active High Enable of tx_fifo_not_full interrupt "/>
          <bitfield name="TX_FIFO_0P25_EMPTY_MASK" mask="0x02" caption="Active High Enable of tx_fifo_0p25_empty interrupt "/>
          <bitfield name="TX_FIFO_0P5_EMPTY_MASK" mask="0x04" caption="Active High Enable of tx_fifo_0p5_empty interrupt "/>
          <bitfield name="TX_FIFO_0P75_EMPTY_MASK" mask="0x08" caption="Active High Enable of tx_fifo_0p75_empty interrupt "/>
          <bitfield name="TX_FIFO_EMPTY_MASK" mask="0x10" caption="Active High Enable of tx_fifo_empty interrupt "/>
          <bitfield name="CTS_ACTIVE_MASK" mask="0x20" caption="Active High Enable of cts_active interrupt "/>
        </register>
        <register name="RECEIVE_DATA" offset="0x10" rw="R" size="1" initval="0x00" caption="Read one byte from UART Receive Data FIFO. ">
          <bitfield name="RX_BYTE" mask="0xFF" caption="Oldest data in receive FIFO. If byte length is set to 7, the MSB is set to 0. "/>
        </register>
        <register name="RECEIVE_STATUS" offset="0x14" rw="R" size="1" initval="0x00" caption="Status of the UART receiver. Each field can generate an interrupt if corresponding bit in  the Rx interrupt mask register is set. ">
          <bitfield name="RX_FIFO_NOT_EMPTY" mask="0x01" caption="Active High indication when data is available in Rx FIFO. 0: RX FIFO Empty. 1: RX FIFO contains at least one byte of data. "/>
          <bitfield name="RX_FIFO_0P25_FULL" mask="0x02" caption="Active High indication when FIFO is at least quarter full. Reset when less. "/>
          <bitfield name="RX_FIFO_0P5_FULL" mask="0x04" caption="Active High indication when FIFO is at least half full. Reset when less. "/>
          <bitfield name="RX_FIFO_0P75_FULL" mask="0x08" caption="Active High indication when FIFO is at least three quarters full. Reset when less. "/>
          <bitfield name="TIMEOUT" mask="0x10" caption="Active High indication when the timeout set in the rx_timeout register has elapsed since  the last interaction with the receiver. Reset by reading the status register.  "/>
          <bitfield name="PARITY_ERROR" mask="0x20" caption="Active High indication when a receive parity error is detected. Reset by reading the status register. "/>
          <bitfield name="FIFO_OVERRUN" mask="0x40" caption="Active High indication when character is received but FIFO is full. Reset by reading the status register. "/>
          <bitfield name="FRAMING_ERROR" mask="0x80" caption="Active High indication when no stop bit is detected. Reset by reading the status register. "/>
        </register>
        <register name="RX_INTERRUPT_MASK" offset="0x18" rw="RW" size="1" initval="0x00" caption="Enable or Disable the generation of interrupts by the rx_status register. ">
          <bitfield name="RX_FIFO_NOT_EMPTY_MASK" mask="0x01" caption="Active High Enable of rx_fifo_not_empty interrupt "/>
          <bitfield name="RX_FIFO_0P25_FULL_MASK" mask="0x02" caption="Active High Enable of rx_fifo_0p25_full interrupt "/>
          <bitfield name="RX_FIFO_0P5_FULL_MASK" mask="0x04" caption="Active High Enable of rx_fifo_0p5_full interrupt "/>
          <bitfield name="RX_FIFO_0P75_FULL_MASK" mask="0x08" caption="Active High Enable of rx_fifo_0p75_full interrupt "/>
          <bitfield name="TIMEOUT_MASK" mask="0x10" caption="Active High Enable of timeout interrupt "/>
          <bitfield name="PARITY_ERROR_MASK" mask="0x20" caption="Active High Enable of parity error interrupt "/>
          <bitfield name="FIFO_OVERRUN_MASK" mask="0x40" caption="Active High Enable of FIFO overrun interrupt "/>
          <bitfield name="FRAMING_ERROR_MASK" mask="0x80" caption="Active High Enable of framing error interrupt "/>
        </register>
        <register name="RECEIVE_TIMEOUT" offset="0x1C" rw="RW" size="1" initval="0x00" caption="Timeout counter configuration. ">
          <bitfield name="TIMEOUT_VALUE" mask="0xFF" caption="Timeout counter reload value, after status register is read or character received.  Counter decrements at baud rate clock. "/>
        </register>
        <register name="UART_CONFIGURATION" offset="0x20" rw="RW" size="1" initval="0x00" caption="UART Operation Configuration Register, for both Rx and Tx. ">
          <bitfield name="NUMBER_OF_BITS" mask="0x01" values="UART_UART_CONFIGURATION_NUMBER_OF_BITS" caption="Number of bits per character, not including parity"/>
          <bitfield name="PARITY_ENABLE" mask="0x02" values="UART_UART_CONFIGURATION_PARITY_ENABLE" caption="Active High parity checking and generation enable"/>
          <bitfield name="PARITY_MODE" mask="0x0C" values="UART_UART_CONFIGURATION_PARITY_MODE" caption="Parity Mode Select"/>
          <bitfield name="STOP_BITS" mask="0x10" values="UART_UART_CONFIGURATION_STOP_BITS" caption="Number of stop bits"/>
          <bitfield name="CTS_ENABLE" mask="0x20" values="UART_UART_CONFIGURATION_CTS_ENABLE" caption="Active High Flow Control Enable. When enabled, transmission starts when cts signal is asserted"/>
        </register>
        <register name="UART_BAUD_RATE" offset="0x24" rw="RW" size="2" initval="0x0000" caption="Baud Rate Control Register. Bits 15:3 specify the integral division of the clock (divide by n),  and bit 2:0 specify the fractional division. ">
          <bitfield name="FRACTIONAL_DIVISION" mask="0x0007" caption="Fractional Division Part. If non-zero, the integer part must be at least set to 3. "/>
          <bitfield name="INTEGER_DIVISION" mask="0xFFF8" caption="Integral Division Part. Must be at least set to 2. "/>
        </register>
        <register name="UART_CLOCK_SOURCE" offset="0x28" rw="RW" size="1" initval="0x0" caption="Selects Source of UART Clock ">
          <bitfield name="CLOCK_SELECT" mask="0x3" values="UART_UART_CLOCK_SOURCE_CLOCK_SELECT" caption="Selects one of the four possible clock sources."/>
        </register>
      </register-group>
      <value-group name="UART_UART_CONFIGURATION_NUMBER_OF_BITS">
        <value name="0" caption="8 bits" value="0x0"/>
        <value name="1" caption="7 bits" value="0x1"/>
      </value-group>
      <value-group name="UART_UART_CONFIGURATION_PARITY_ENABLE">
        <value name="0" caption="Disable" value="0x0"/>
        <value name="1" caption="Enable" value="0x1"/>
      </value-group>
      <value-group name="UART_UART_CONFIGURATION_PARITY_MODE">
        <value name="0" caption="Even Parity" value="0x0"/>
        <value name="1" caption="Odd Parity" value="0x1"/>
        <value name="2" caption="Parity bit is space" value="0x2"/>
        <value name="3" caption="Parity bit is mark" value="0x3"/>
      </value-group>
      <value-group name="UART_UART_CONFIGURATION_STOP_BITS">
        <value name="0" caption="One Bit" value="0x0"/>
        <value name="1" caption="Two Bits" value="0x1"/>
      </value-group>
      <value-group name="UART_UART_CONFIGURATION_CTS_ENABLE">
        <value name="0" caption="Disable-Transmission starts only when cts signal is asserted" value="0x0"/>
        <value name="1" caption="Enable-Transmission starts regardless of cts signal" value="0x1"/>
      </value-group>
      <value-group name="UART_UART_CLOCK_SOURCE_CLOCK_SELECT">
        <value name="0" caption="Clock input 0" value="0x0"/>
        <value name="1" caption="Clock input 1" value="0x1"/>
        <value name="2" caption="Clock input 2" value="0x2"/>
        <value name="3" caption="Clock input 3" value="0x3"/>
      </value-group>
    </module>
    <module name="SPI" id="S1234" version="1.0.0" caption="SPI Master/Slave Controller">
      <register-group name="SPI" caption="SPI Master/Slave Controller">
        <register name="TRANSMIT_DATA" offset="0x0" rw="W" size="1" initval="0x00" caption="Writes one byte to SPI Transmit Data FIFO. ">
          <bitfield name="TX_BYTE" mask="0xFF" caption="Writes data in transmit FIFO. "/>
        </register>
        <register name="RECEIVE_DATA" offset="0x4" rw="R" size="1" initval="0x00" caption="Read one byte from SPI Receive Data FIFO. ">
          <bitfield name="RX_BYTE" mask="0xFF" caption="Oldest data in receive FIFO. "/>
        </register>
        <register name="TRANSMIT_STATUS" offset="0x8" rw="R" size="1" initval="0x00" caption="Status of the SPI transmitter. Each field can generate an interrupt if corresponding bit in  the Tx interrupt mask register is set. ">
          <bitfield name="TX_FIFO_NOT_FULL" mask="0x01" values="SPI_TRANSMIT_STATUS_TX_FIFO_NOT_FULL" caption="Active High indication when Tx FIFO can still accepts at least one more character."/>
          <bitfield name="TX_FIFO_0P25_EMPTY" mask="0x02" caption="Active High indication when Tx FIFO is at least quarter empty. Reset when more. "/>
          <bitfield name="TX_FIFO_0P5_EMPTY" mask="0x04" caption="Active High indication when Tx FIFO is at least half empty. Reset when more. "/>
          <bitfield name="TX_FIFO_0P75_EMPTY" mask="0x08" caption="Active High indication when Tx FIFO is at least three quarters empty. Reset when more. "/>
          <bitfield name="TX_FIFO_EMPTY" mask="0x10" caption="Active High indication when Tx FIFO is Empty and has no more character to transmit "/>
        </register>
        <register name="RECEIVE_STATUS" offset="0xC" rw="R" size="1" initval="0x00" caption="Status of the SPI receiver. Each field can generate an interrupt if corresponding bit in  the Rx interrupt mask register is set. ">
          <bitfield name="RX_FIFO_NOT_EMPTY" mask="0x01" caption="Active High indication when data is available in Rx FIFO"/>
          <bitfield name="RX_FIFO_0P25_FULL" mask="0x02" caption="Active High indication when FIFO is at least quarter full. Reset when less. "/>
          <bitfield name="RX_FIFO_0P5_FULL" mask="0x04" caption="Active High indication when FIFO is at least half full. Reset when less. "/>
          <bitfield name="RX_FIFO_0P75_FULL" mask="0x08" caption="Active High indication when FIFO is at least three quarters full. Reset when less. "/>
          <bitfield name="FAULT" mask="0x10" caption="Active High indication when two masters attempt to access the SPI bus at the same time. The SPI interface will put itself in slave mode in this case. This bit is reset when the status register is read.  "/>
          <bitfield name="FIFO_OVERRUN" mask="0x20" caption="Active High indication when character is received but FIFO is full. Reset by reading  the status register. "/>
        </register>
        <register name="CLOCK_SOURCE_SELECT" offset="0x10" rw="RW" size="1" initval="0x0" caption="Clock Source Select">
          <bitfield name="CLOCK" mask="0x3" values="SPI_CLOCK_SOURCE_SELECT_CLOCK" caption="Clock Used to Generate Divided Clock"/>
        </register>
        <register name="SPI_CLK_DIVIDER" offset="0x14" rw="RW" size="2" initval="0x0000" caption="Register sets the divide ratio used to generate the sck clock from the module's input clock. ">
          <bitfield name="SPI_DIVIDE_RATIO" mask="0xFFFF" caption="Clock Divide Ratio. The input clock signal is divided by (n+1) where n is the value set in  this field.  The minimum division is by 2; a value of 0 is illegal. "/>
        </register>
        <register name="SPI_MODULE_ENABLE" offset="0x18" rw="RW" size="1" initval="0x0" caption="SPI Enable">
          <bitfield name="ENABLE" mask="0x1" caption="Enables SPI operation"/>
        </register>
        <register name="SPI_MASTER_MODE" offset="0x1C" rw="RW" size="1" initval="0x0" caption="SPI Master/Slave Mode. When clear, SPI is in Slave Mode. ">
          <bitfield name="MASTER_ENABLE" mask="0x1" values="SPI_SPI_MASTER_MODE_MASTER_ENABLE" caption="Active High SPI Master Mode Enable"/>
        </register>
        <register name="SPI_FAULT_ENABLE" offset="0x20" rw="RW" size="1" initval="0x0" caption="SPI Fault Detection Mode. If set, SPI bus contention will be detected, and the fault  bit in the rx_status register will be set, forcing the SPI Module into idle state.  When a fault is detected, the current SPI transaction is abandoned and the interface switches  to slave mode in the wait state.  ">
          <bitfield name="FAULT_ENABLE" mask="0x1" values="SPI_SPI_FAULT_ENABLE_FAULT_ENABLE" caption="Active High SPI Fault Detect Enable"/>
        </register>
        <register name="SPI_CONFIGURATION" offset="0x24" rw="RW" size="1" initval="0xE0" caption="SPI Operation Configuration Register. This register should not be modified while SPI bus is active,  otherwise the SPI Module state shall not be guaranteed. ">
          <bitfield name="SCK_POLARITY" mask="0x01" values="SPI_SPI_CONFIGURATION_SCK_POLARITY" caption="Selects the level of sck in Idle State"/>
          <bitfield name="SCK_PHASE" mask="0x02" values="SPI_SPI_CONFIGURATION_SCK_PHASE" caption="Selects clock edge used for data sampling and launching"/>
          <bitfield name="LSB_FIRST_ENABLE" mask="0x04" values="SPI_SPI_CONFIGURATION_LSB_FIRST_ENABLE" caption="Selects LSB bits to be transmitted first"/>
          <bitfield name="BIDIRECTIONAL_ENABLE" mask="0x08" values="SPI_SPI_CONFIGURATION_BIDIRECTIONAL_ENABLE" caption="Enable Bidirectional mode of operation"/>
          <bitfield name="OUTPUT_ENABLE" mask="0x10" values="SPI_SPI_CONFIGURATION_OUTPUT_ENABLE" caption="Active High Output Enable when in Bidirectional Mode"/>
          <bitfield name="SSN_SHIFT_ENABLE" mask="0x20" values="SPI_SPI_CONFIGURATION_SSN_SHIFT_ENABLE" caption="Active High Shift Enable when SSN signal is asserted"/>
          <bitfield name="SSN_SYNC_ENABLE" mask="0x40" values="SPI_SPI_CONFIGURATION_SSN_SYNC_ENABLE" caption="Active High SSN Signal Synchronisation Enable"/>
          <bitfield name="RX_DONE_SYNC_ENABLE" mask="0x80" values="SPI_SPI_CONFIGURATION_RX_DONE_SYNC_ENABLE" caption="Active High rx_done Signal Synchronisation Enable"/>
        </register>
        <register name="SPI_BUS_STATUS" offset="0x28" rw="R" size="1" initval="0x0" caption="Status of SPI bus. ">
          <bitfield name="SPI_ACTIVE" mask="0x1" caption="Active High indicatation that the SPI Module is active. While set, SPI configuration should not be modified. "/>
        </register>
        <register name="TX_INTERRUPT_MASK" offset="0x2C" rw="RW" size="1" initval="0x00" caption="Enable or Disable the generation of interrupts by the tx_status register. ">
          <bitfield name="TX_FIFO_NOT_FULL_MASK" mask="0x01" caption="Active High Enable of tx_fifo_not_full interrupt "/>
          <bitfield name="TX_FIFO_0P25_EMPTY_MASK" mask="0x02" caption="Active High Enable of tx_fifo_0p25_empty interrupt "/>
          <bitfield name="TX_FIFO_0P5_EMPTY_MASK" mask="0x04" caption="Active High Enable of tx_fifo_0p5_empty interrupt "/>
          <bitfield name="TX_FIFO_0P75_EMPTY_MASK" mask="0x08" caption="Active High Enable of tx_fifo_0p75_empty interrupt "/>
          <bitfield name="TX_FIFO_EMPTY_MASK" mask="0x10" caption="Active High Enable of tx_fifo_empty interrupt "/>
        </register>
        <register name="RX_INTERRUPT_MASK" offset="0x30" rw="RW" size="1" initval="0x00" caption="Enable or Disable the generation of interrupts by the rx_status register. ">
          <bitfield name="RX_FIFO_NOT_EMPTY_MASK" mask="0x01" caption="Active High Enable of rx_fifo_not_empty interrupt "/>
          <bitfield name="RX_FIFO_0P25_FULL_MASK" mask="0x02" caption="Active High Enable of rx_fifo_0p25_full interrupt "/>
          <bitfield name="RX_FIFO_0P5_FULL_MASK" mask="0x04" caption="Active High Enable of rx_fifo_0p5_full interrupt "/>
          <bitfield name="RX_FIFO_0P75_FULL_MASK" mask="0x08" caption="Active High Enable of rx_fifo_0p75_full interrupt "/>
          <bitfield name="FAULT_DETECT_MASK" mask="0x10" caption="Active High Enable of fault detection interrupt "/>
          <bitfield name="FIFO_OVERRUN_MASK" mask="0x20" caption="Active High Enable of FIFO overrun interrupt "/>
        </register>
      </register-group>
      <value-group name="SPI_TRANSMIT_STATUS_TX_FIFO_NOT_FULL">
        <value name="0" caption="TX FIFO Full" value="0x0"/>
        <value name="1" caption="TX FIFO not Full" value="0x1"/>
      </value-group>
      <value-group name="SPI_CLOCK_SOURCE_SELECT_CLOCK">
        <value name="0" caption="26 MHz Clock" value="0x0"/>
        <value name="1" caption="13 MHz Clock" value="0x1"/>
        <value name="2" caption="6.5 MHz Clock" value="0x2"/>
        <value name="3" caption="3.25 MHz Clock" value="0x3"/>
      </value-group>
      <value-group name="SPI_SPI_MASTER_MODE_MASTER_ENABLE">
        <value name="0" caption="SPI Slave" value="0x0"/>
        <value name="1" caption="SPI Master" value="0x1"/>
      </value-group>
      <value-group name="SPI_SPI_FAULT_ENABLE_FAULT_ENABLE">
        <value name="0" caption="Faults ignored on SPI bus" value="0x0"/>
        <value name="1" caption="Faults detected on SPI bus" value="0x1"/>
      </value-group>
      <value-group name="SPI_SPI_CONFIGURATION_SCK_POLARITY">
        <value name="0" caption="SCK is Low" value="0x0"/>
        <value name="1" caption="SCK is High" value="0x1"/>
      </value-group>
      <value-group name="SPI_SPI_CONFIGURATION_SCK_PHASE">
        <value name="0" caption="Bits are sampled on the first edge and the following bit is output on the next edge" value="0x0"/>
        <value name="1" caption="Bits are output on the first edge and are sampled on the following edge" value="0x1"/>
      </value-group>
      <value-group name="SPI_SPI_CONFIGURATION_LSB_FIRST_ENABLE">
        <value name="0" caption="Data transmitted MSB first" value="0x0"/>
        <value name="1" caption="Data transmitted LSB first" value="0x1"/>
      </value-group>
      <value-group name="SPI_SPI_CONFIGURATION_BIDIRECTIONAL_ENABLE">
        <value name="0" caption="SPI is unidirectional, Tx and Rx each has dedicated one port" value="0x0"/>
        <value name="1" caption="SPI is bidirectional, Tx and Rx share one input/output port (MOSI if Master, MISO if Slave)" value="0x1"/>
      </value-group>
      <value-group name="SPI_SPI_CONFIGURATION_OUTPUT_ENABLE">
        <value name="0" caption="MISO is an input if in Slave mode. MOSI is an input if in Master mode" value="0x0"/>
        <value name="1" caption="MISO is an output if in Slave mode. MOSI is an output if in Master mode" value="0x1"/>
      </value-group>
      <value-group name="SPI_SPI_CONFIGURATION_SSN_SHIFT_ENABLE">
        <value name="0" caption="Shift counter is enabled only when ssn is asserted" value="0x0"/>
        <value name="1" caption="Shift counter is always enabled" value="0x1"/>
      </value-group>
      <value-group name="SPI_SPI_CONFIGURATION_SSN_SYNC_ENABLE">
        <value name="0" caption="SSN internal synchronisation is bypassed" value="0x0"/>
        <value name="1" caption="SSN is internally synchronised before being used" value="0x1"/>
      </value-group>
      <value-group name="SPI_SPI_CONFIGURATION_RX_DONE_SYNC_ENABLE">
        <value name="0" caption="rx_done internal synchronisation is bypassed" value="0x0"/>
        <value name="1" caption="rx_done is internally synchronised before being used" value="0x1"/>
      </value-group>
    </module>
    <module name="WDT" id="W1234" version="1.0.0" caption="Watchdog0 Timer">
      <register-group name="WDT" caption="Watchdog0 Timer">
        <register name="WDOGLOAD" offset="0x0" rw="RW" size="4" initval="0xFFFFFFFF" caption="Watchdog Load Register">
          <bitfield name="WDOGLOAD" mask="0xFFFFFFFF"/>
        </register>
        <register name="WDOGVALUE" offset="0x4" rw="R" size="4" initval="0xFFFFFFFF" caption="Watchdog Value Register">
          <bitfield name="WDOGVALUE" mask="0xFFFFFFFF"/>
        </register>
        <register name="WDOGCONTROL" offset="0x8" rw="RW" size="1" initval="0x0" caption="Watchdog Control Register">
          <bitfield name="INTEN" mask="0x1" caption="Active High Enable Interrupt Event"/>
          <bitfield name="RESEN" mask="0x2" caption="Active High Enable Watchdog Reset Output"/>
        </register>
        <register name="WDOGINTCLR" offset="0xC" rw="W" size="1" initval="0x0" caption="Watchdog Clear Interrupt Register">
          <bitfield name="WDOGINTCLR" mask="0x1"/>
        </register>
        <register name="WDOGRIS" offset="0x10" rw="R" size="1" initval="0x0" caption="Watchdog Raw Interrupt Status Register">
          <bitfield name="WDOGRIS" mask="0x1"/>
        </register>
        <register name="WDOGMIS" offset="0x14" rw="R" size="1" initval="0x0" caption="Watchdog Interrupt Status Register">
          <bitfield name="WDOGMIS" mask="0x1"/>
        </register>
        <register name="WDOGLOCK" offset="0xC00" rw="RW" size="4" initval="0x00000000" caption="Watchdog Lock Register (Write 0x1ACCE551 to enable write access to all other registers)">
          <bitfield name="ENABLE_STATUS" mask="0x00000001" caption="Read back of 1 indicates that write access is enabled"/>
          <bitfield name="ENABLE_REGISTER_WRITES" mask="0xFFFFFFFE" caption="Read back all 0s, write 0x1ACCE551 to enable write access to all other registers"/>
        </register>
        <register name="WDOGITCR" offset="0xF00" rw="RW" size="1" initval="0x0" caption="Watchdog Integration Test Control Register">
          <bitfield name="ENABLE" mask="0x1" caption="Set HIGH to place watchdog into integration test mode"/>
        </register>
        <register name="WDOGITOP" offset="0xF04" rw="RW" size="1" initval="0x0" caption="Watchdog Integration Test Output Set Register">
          <bitfield name="WDOGRES_VALUE" mask="0x1" caption="Value output on WDOGRES when in Integration Test Mode"/>
          <bitfield name="WDOGINT_VALUE" mask="0x2" caption="Value output on WDOGINT when in Integration Test Mode"/>
        </register>
        <register name="WDOGPERIPHID4" offset="0xFD0" rw="R" size="1" initval="0x04" caption="Peripheral ID Register 4">
          <bitfield name="JEP106_C_CODE" mask="0x0F" caption="JEP106 C Code"/>
          <bitfield name="BLOCK_COUNT" mask="0xF0" caption="Block Count"/>
        </register>
        <register name="WDOGPERIPHID5" offset="0xFD4" rw="R" size="1" initval="0x00" caption="Peripheral ID Register 5">
          <bitfield name="WDOGPERIPHID5" mask="0xFF"/>
        </register>
        <register name="WDOGPERIPHID6" offset="0xFD8" rw="R" size="1" initval="0x00" caption="Peripheral ID Register 6">
          <bitfield name="WDOGPERIPHID6" mask="0xFF"/>
        </register>
        <register name="WDOGPERIPHID7" offset="0xFDC" rw="R" size="1" initval="0x00" caption="Peripheral ID Register 7">
          <bitfield name="WDOGPERIPHID7" mask="0xFF"/>
        </register>
        <register name="WDOGPERIPHID0" offset="0xFE0" rw="R" size="1" initval="0x24" caption="Peripheral ID Register 0">
          <bitfield name="PART_NUMBER" mask="0xFF" caption="Part Number Bits 7:0"/>
        </register>
        <register name="WDOGPERIPHID1" offset="0xFE4" rw="R" size="1" initval="0xB8" caption="Peripheral ID Register 1">
          <bitfield name="PART_NUMBER" mask="0x0F" caption="Part Number Bits 11:8"/>
          <bitfield name="JEP106_ID_3_0" mask="0xF0" caption="JEP106 ID Bits 3:0"/>
        </register>
        <register name="WDOGPERIPHID2" offset="0xFE8" rw="R" size="1" initval="0x1B" caption="Peripheral ID Register 2">
          <bitfield name="JEP106_ID_6_4" mask="0x07" caption="JEP106 ID Bits 6:4"/>
          <bitfield name="JEDEC_USED" mask="0x08" caption="JEDEC Used"/>
          <bitfield name="REVISION" mask="0xF0" caption="Revision"/>
        </register>
        <register name="WDOGPERIPHID3" offset="0xFEC" rw="R" size="1" initval="0x00" caption="Peripheral ID Register 3">
          <bitfield name="CUSTOMER_MOD_NUMBER" mask="0x0F" caption="Customer Modification Number"/>
          <bitfield name="ECO_REV_NUMBER" mask="0xF0" caption="ECO Revision Number"/>
        </register>
        <register name="WDOGPCELLID0" offset="0xFF0" rw="R" size="1" initval="0x0D" caption="Component ID Register 0">
          <bitfield name="WDOGPCELLID0" mask="0xFF"/>
        </register>
        <register name="WDOGPCELLID1" offset="0xFF4" rw="R" size="1" initval="0xF0" caption="Component ID Register 1">
          <bitfield name="WDOGPCELLID1" mask="0xFF"/>
        </register>
        <register name="WDOGPCELLID2" offset="0xFF8" rw="R" size="1" initval="0x05" caption="Component ID Register 2">
          <bitfield name="WDOGPCELLID2" mask="0xFF"/>
        </register>
        <register name="WDOGPCELLID3" offset="0xFFC" rw="R" size="1" initval="0xB1" caption="Component ID Register 3">
          <bitfield name="WDOGPCELLID3" mask="0xFF"/>
        </register>
      </register-group>
    </module>
    <module name="EFUSE_MISC_REGS" id="EMR1234" version="1.0.0" caption="EFUSE Misc Registers">
      <register-group name="EFUSE_MISC_REGS" caption="EFUSE Misc Registers">
        <register name="EFUSE_GLOBAL_RESET" offset="0x0" rw="RW" size="1" initval="0x7F" caption="Active Low Global Reset">
          <bitfield name="GLOBAL_RSTN" mask="0x01" caption="Global Reset"/>
          <bitfield name="EFUSE_1_RSTN" mask="0x02" caption="EFUSE 1 Reset"/>
          <bitfield name="EFUSE_2_RSTN" mask="0x04" caption="EFUSE 2 Reset"/>
          <bitfield name="EFUSE_3_RSTN" mask="0x08" caption="EFUSE 3 Reset"/>
          <bitfield name="EFUSE_4_RSTN" mask="0x10" caption="EFUSE 4 Reset"/>
          <bitfield name="EFUSE_5_RSTN" mask="0x20" caption="EFUSE 5 Reset"/>
          <bitfield name="EFUSE_6_RSTN" mask="0x40" caption="EFUSE 6 Reset"/>
        </register>
        <register name="EFUSE_1_CONTROL" offset="0x4" rw="RW" size="4" initval="0x000003FC" caption="EFUSE 1 Control Register">
          <bitfield name="FORCE_LOAD" mask="0x00000001" caption="Efuse Control Force Load"/>
          <bitfield name="START_PROGRAM" mask="0x00000002" caption="When set to 1 will start programming EFUSE"/>
          <bitfield name="FIRST_READ_COUNT" mask="0x000007FC" caption="First Read Count"/>
          <bitfield name="FIRST_PROG_COUNT" mask="0x00007800" caption="First Program Count"/>
          <bitfield name="PROG_CLK_H_COUNT" mask="0x00FF8000" caption="First Clock High Count"/>
          <bitfield name="DEBUG_BUS_SEL" mask="0x07000000" caption="EFUSE Debug Bus Selection"/>
          <bitfield name="EFUSE_LOAD_DONE" mask="0x80000000" caption="Efuse Load Done Indication"/>
        </register>
        <register name="EFUSE_2_CONTROL" offset="0x8" rw="RW" size="4" initval="0x000003FC" caption="EFUSE 2 Control Register">
          <bitfield name="FORCE_LOAD" mask="0x00000001" caption="Efuse Control Force Load"/>
          <bitfield name="START_PROGRAM" mask="0x00000002" caption="When set to 1 will start programming EFUSE"/>
          <bitfield name="FIRST_READ_COUNT" mask="0x000007FC" caption="First Read Count"/>
          <bitfield name="FIRST_PROG_COUNT" mask="0x00007800" caption="First Program Count"/>
          <bitfield name="PROG_CLK_H_COUNT" mask="0x00FF8000" caption="First Clock High Count"/>
          <bitfield name="DEBUG_BUS_SEL" mask="0x07000000" caption="EFUSE Debug Bus Selection"/>
          <bitfield name="EFUSE_LOAD_DONE" mask="0x80000000" caption="Efuse Load Done Indication"/>
        </register>
        <register name="EFUSE_3_CONTROL" offset="0xC" rw="RW" size="4" initval="0x000003FC" caption="EFUSE 3 Control Register">
          <bitfield name="FORCE_LOAD" mask="0x00000001" caption="Efuse Control Force Load"/>
          <bitfield name="START_PROGRAM" mask="0x00000002" caption="When set to 1 will start programming EFUSE"/>
          <bitfield name="FIRST_READ_COUNT" mask="0x000007FC" caption="First Read Count"/>
          <bitfield name="FIRST_PROG_COUNT" mask="0x00007800" caption="First Program Count"/>
          <bitfield name="PROG_CLK_H_COUNT" mask="0x00FF8000" caption="First Clock High Count"/>
          <bitfield name="DEBUG_BUS_SEL" mask="0x07000000" caption="EFUSE Debug Bus Selection"/>
          <bitfield name="EFUSE_LOAD_DONE" mask="0x80000000" caption="Efuse Load Done Indication"/>
        </register>
        <register name="EFUSE_4_CONTROL" offset="0x10" rw="RW" size="4" initval="0x000003FC" caption="EFUSE 4 Control Register">
          <bitfield name="FORCE_LOAD" mask="0x00000001" caption="Efuse Control Force Load"/>
          <bitfield name="START_PROGRAM" mask="0x00000002" caption="When set to 1 will start programming EFUSE"/>
          <bitfield name="FIRST_READ_COUNT" mask="0x000007FC" caption="First Read Count"/>
          <bitfield name="FIRST_PROG_COUNT" mask="0x00007800" caption="First Program Count"/>
          <bitfield name="PROG_CLK_H_COUNT" mask="0x00FF8000" caption="First Clock High Count"/>
          <bitfield name="DEBUG_BUS_SEL" mask="0x07000000" caption="EFUSE Debug Bus Selection"/>
          <bitfield name="EFUSE_LOAD_DONE" mask="0x80000000" caption="Efuse Load Done Indication"/>
        </register>
        <register name="EFUSE_5_CONTROL" offset="0x14" rw="RW" size="4" initval="0x000003FC" caption="EFUSE 5 Control Register">
          <bitfield name="FORCE_LOAD" mask="0x00000001" caption="Efuse Control Force Load"/>
          <bitfield name="START_PROGRAM" mask="0x00000002" caption="When set to 1 will start programming EFUSE"/>
          <bitfield name="FIRST_READ_COUNT" mask="0x000007FC" caption="First Read Count"/>
          <bitfield name="FIRST_PROG_COUNT" mask="0x00007800" caption="First Program Count"/>
          <bitfield name="PROG_CLK_H_COUNT" mask="0x00FF8000" caption="First Clock High Count"/>
          <bitfield name="DEBUG_BUS_SEL" mask="0x07000000" caption="EFUSE Debug Bus Selection"/>
          <bitfield name="EFUSE_LOAD_DONE" mask="0x80000000" caption="Efuse Load Done Indication"/>
        </register>
        <register name="EFUSE_6_CONTROL" offset="0x18" rw="RW" size="4" initval="0x000003FC" caption="EFUSE 6 Control Register">
          <bitfield name="FORCE_LOAD" mask="0x00000001" caption="Efuse Control Force Load"/>
          <bitfield name="START_PROGRAM" mask="0x00000002" caption="When set to 1 will start programming EFUSE"/>
          <bitfield name="FIRST_READ_COUNT" mask="0x000007FC" caption="First Read Count"/>
          <bitfield name="FIRST_PROG_COUNT" mask="0x00007800" caption="First Program Count"/>
          <bitfield name="PROG_CLK_H_COUNT" mask="0x00FF8000" caption="First Clock High Count"/>
          <bitfield name="DEBUG_BUS_SEL" mask="0x07000000" caption="EFUSE Debug Bus Selection"/>
          <bitfield name="EFUSE_LOAD_DONE" mask="0x80000000" caption="Efuse Load Done Indication"/>
        </register>
        <register name="EFUSE_1_PROG_0" offset="0x1C" rw="RW" size="4" initval="0x00000000" caption="EFUSE_1_0 Program Register">
          <bitfield name="EFUSE_1_PROG_0" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_1_PROG_1" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="EFUSE_1_1 Program Register">
          <bitfield name="EFUSE_1_PROG_1" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_1_PROG_2" offset="0x24" rw="RW" size="4" initval="0x00000000" caption="EFUSE_1_2 Program Register">
          <bitfield name="EFUSE_1_PROG_2" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_1_PROG_3" offset="0x28" rw="RW" size="4" initval="0x00000000" caption="EFUSE_1_3 Program Register">
          <bitfield name="EFUSE_1_PROG_3" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_1_STATUS_0" offset="0x2C" rw="R" size="4" initval="0x00000000" caption="EFUSE_1_0 Status">
          <bitfield name="EFUSE_1_STATUS_0" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_1_STATUS_1" offset="0x30" rw="R" size="4" initval="0x00000000" caption="EFUSE_1_1 Status">
          <bitfield name="EFUSE_1_STATUS_1" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_1_STATUS_2" offset="0x34" rw="R" size="4" initval="0x00000000" caption="EFUSE_1_2 Status">
          <bitfield name="EFUSE_1_STATUS_2" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_1_STATUS_3" offset="0x38" rw="R" size="4" initval="0x00000000" caption="EFUSE_1_3 Status">
          <bitfield name="EFUSE_1_STATUS_3" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_2_PROG_0" offset="0x3C" rw="RW" size="4" initval="0x00000000" caption="EFUSE_2_0 Program Register">
          <bitfield name="EFUSE_2_PROG_0" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_2_PROG_1" offset="0x40" rw="RW" size="4" initval="0x00000000" caption="EFUSE_2_1 Program Register">
          <bitfield name="EFUSE_2_PROG_1" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_2_PROG_2" offset="0x44" rw="RW" size="4" initval="0x00000000" caption="EFUSE_2_2 Program Register">
          <bitfield name="EFUSE_2_PROG_2" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_2_PROG_3" offset="0x48" rw="RW" size="4" initval="0x00000000" caption="EFUSE_2_3 Program Register">
          <bitfield name="EFUSE_2_PROG_3" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_2_STATUS_0" offset="0x4C" rw="R" size="4" initval="0x00000000" caption="EFUSE_2_0 Status">
          <bitfield name="EFUSE_2_STATUS_0" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_2_STATUS_1" offset="0x50" rw="R" size="4" initval="0x00000000" caption="EFUSE_2_1 Status">
          <bitfield name="EFUSE_2_STATUS_1" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_2_STATUS_2" offset="0x54" rw="R" size="4" initval="0x00000000" caption="EFUSE_2_2 Status">
          <bitfield name="EFUSE_2_STATUS_2" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_2_STATUS_3" offset="0x58" rw="R" size="4" initval="0x00000000" caption="EFUSE_2_3 Status">
          <bitfield name="EFUSE_2_STATUS_3" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_3_PROG_0" offset="0x5C" rw="RW" size="4" initval="0x00000000" caption="EFUSE_3_0 Program Register">
          <bitfield name="EFUSE_3_PROG_0" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_3_PROG_1" offset="0x60" rw="RW" size="4" initval="0x00000000" caption="EFUSE_3_1 Program Register">
          <bitfield name="EFUSE_3_PROG_1" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_3_PROG_2" offset="0x64" rw="RW" size="4" initval="0x00000000" caption="EFUSE_3_2 Program Register">
          <bitfield name="EFUSE_3_PROG_2" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_3_PROG_3" offset="0x68" rw="RW" size="4" initval="0x00000000" caption="EFUSE_3_3 Program Register">
          <bitfield name="EFUSE_3_PROG_3" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_3_STATUS_0" offset="0x6C" rw="R" size="4" initval="0x00000000" caption="EFUSE_3_0 Status">
          <bitfield name="EFUSE_3_STATUS_0" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_3_STATUS_1" offset="0x70" rw="R" size="4" initval="0x00000000" caption="EFUSE_3_1 Status">
          <bitfield name="EFUSE_3_STATUS_1" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_3_STATUS_2" offset="0x74" rw="R" size="4" initval="0x00000000" caption="EFUSE_3_2 Status">
          <bitfield name="EFUSE_3_STATUS_2" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_3_STATUS_3" offset="0x78" rw="R" size="4" initval="0x00000000" caption="EFUSE_3_3 Status">
          <bitfield name="EFUSE_3_STATUS_3" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_4_PROG_0" offset="0x7C" rw="RW" size="4" initval="0x00000000" caption="EFUSE_4_0 Program Register">
          <bitfield name="EFUSE_4_PROG_0" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_4_PROG_1" offset="0x80" rw="RW" size="4" initval="0x00000000" caption="EFUSE_4_1 Program Register">
          <bitfield name="EFUSE_4_PROG_1" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_4_PROG_2" offset="0x84" rw="RW" size="4" initval="0x00000000" caption="EFUSE_4_2 Program Register">
          <bitfield name="EFUSE_4_PROG_2" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_4_PROG_3" offset="0x88" rw="RW" size="4" initval="0x00000000" caption="EFUSE_4_3 Program Register">
          <bitfield name="EFUSE_4_PROG_3" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_4_STATUS_0" offset="0x8C" rw="R" size="4" initval="0x00000000" caption="EFUSE_4_0 Status">
          <bitfield name="EFUSE_4_STATUS_0" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_4_STATUS_1" offset="0x90" rw="R" size="4" initval="0x00000000" caption="EFUSE_4_1 Status">
          <bitfield name="EFUSE_4_STATUS_1" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_4_STATUS_2" offset="0x94" rw="R" size="4" initval="0x00000000" caption="EFUSE_4_2 Status">
          <bitfield name="EFUSE_4_STATUS_2" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_4_STATUS_3" offset="0x98" rw="R" size="4" initval="0x00000000" caption="EFUSE_4_3 Status">
          <bitfield name="EFUSE_4_STATUS_3" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_5_PROG_0" offset="0x9C" rw="RW" size="4" initval="0x00000000" caption="EFUSE_4_0 Program Register">
          <bitfield name="EFUSE_5_PROG_0" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_5_PROG_1" offset="0xA0" rw="RW" size="4" initval="0x00000000" caption="EFUSE_5_1 Program Register">
          <bitfield name="EFUSE_5_PROG_1" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_5_PROG_2" offset="0xA4" rw="RW" size="4" initval="0x00000000" caption="EFUSE_5_2 Program Register">
          <bitfield name="EFUSE_5_PROG_2" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_5_PROG_3" offset="0xA8" rw="RW" size="4" initval="0x00000000" caption="EFUSE_5_3 Program Register">
          <bitfield name="EFUSE_5_PROG_3" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_5_STATUS_0" offset="0xAC" rw="R" size="4" initval="0x00000000" caption="EFUSE_5_0 Status">
          <bitfield name="EFUSE_5_STATUS_0" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_5_STATUS_1" offset="0xB0" rw="R" size="4" initval="0x00000000" caption="EFUSE_5_1 Status">
          <bitfield name="EFUSE_5_STATUS_1" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_5_STATUS_2" offset="0xB4" rw="R" size="4" initval="0x00000000" caption="EFUSE_5_2 Status">
          <bitfield name="EFUSE_5_STATUS_2" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_5_STATUS_3" offset="0xB8" rw="R" size="4" initval="0x00000000" caption="EFUSE_5_3 Status">
          <bitfield name="EFUSE_5_STATUS_3" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_6_PROG_0" offset="0xBC" rw="RW" size="4" initval="0x00000000" caption="EFUSE_6_0 Program Register">
          <bitfield name="EFUSE_6_PROG_0" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_6_PROG_1" offset="0xC0" rw="RW" size="4" initval="0x00000000" caption="EFUSE_6_1 Program Register">
          <bitfield name="EFUSE_6_PROG_1" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_6_PROG_2" offset="0xC4" rw="RW" size="4" initval="0x00000000" caption="EFUSE_6_2 Program Register">
          <bitfield name="EFUSE_6_PROG_2" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_6_PROG_3" offset="0xC8" rw="RW" size="4" initval="0x00000000" caption="EFUSE_6_3 Program Register">
          <bitfield name="EFUSE_6_PROG_3" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_6_STATUS_0" offset="0xCC" rw="R" size="4" initval="0x00000000" caption="EFUSE_6_0 Status">
          <bitfield name="EFUSE_6_STATUS_0" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_6_STATUS_1" offset="0xD0" rw="R" size="4" initval="0x00000000" caption="EFUSE_6_1 Status">
          <bitfield name="EFUSE_6_STATUS_1" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_6_STATUS_2" offset="0xD4" rw="R" size="4" initval="0x00000000" caption="EFUSE_6_2 Status">
          <bitfield name="EFUSE_6_STATUS_2" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_6_STATUS_3" offset="0xD8" rw="R" size="4" initval="0x00000000" caption="EFUSE_6_3 Status">
          <bitfield name="EFUSE_6_STATUS_3" mask="0xFFFFFFFF"/>
        </register>
        <register name="EFUSE_MISC_CTRL" offset="0xDC" rw="R" size="1" initval="0x0" caption="EFUSE 6 Control Register">
          <bitfield name="OUT_OF_RESET" mask="0x1" caption="Read back the status of the eFuse out of reset"/>
        </register>
      </register-group>
    </module>
    <module name="LPMCU_MISC_REGS" id="LMR1234" version="1.0.0" caption="LPMCU Misc Registers">
      <register-group name="LPMCU_MISC_REGS" caption="LPMCU Misc Registers">
        <register name="LPMCU_CHIP_ID" offset="0x0" rw="R" size="4" initval="0x2000B0" caption="The hard-coded ID for the chip.">
          <bitfield name="REV_ID" mask="0xFFFFFF" caption="Chip ID"/>
        </register>
        <register name="LPMCU_GLOBAL_RESET_0" offset="0x4" rw="RW" size="4" initval="0xFFFFFFFD" caption="Active Low Global Reset">
          <bitfield name="GLOBAL_RSTN" mask="0x00000001" caption="LPMCU Global Reset (self setting)"/>
          <bitfield name="CPU_RSTN" mask="0x00000002" caption="LPMCU CPU Reset"/>
          <bitfield name="SPI_FLASH0_SYS_RSTN" mask="0x00000004" caption="SPI_FLASH0 Sys Reset"/>
          <bitfield name="SPI_FLASH0_RSTN" mask="0x00000008" caption="SPI_FLASH0 Interface Reset"/>
          <bitfield name="SPI0_CORE_RSTN" mask="0x00000010" caption="SPI0 Core Reset"/>
          <bitfield name="SPI0_IF_RSTN" mask="0x00000020" caption="SPI0 Interface Reset"/>
          <bitfield name="SPI1_CORE_RESETN" mask="0x00000040" caption="SPI1 Core Reset"/>
          <bitfield name="SPI1_IF_RSTN" mask="0x00000080" caption="SPI1 Interface Reset"/>
          <bitfield name="I2C0_CORE_RSTN" mask="0x00000100" caption="I2C0 Core Reset"/>
          <bitfield name="I2C0_IF_RSTN" mask="0x00000200" caption="I2C0 Interface Reset"/>
          <bitfield name="GPIO_RSTN" mask="0x00000400" caption="GPIO Controller Reset"/>
          <bitfield name="TIMER0_RSTN" mask="0x00000800" caption="TIMER0 Reset"/>
          <bitfield name="UART0_CORE_RSTN" mask="0x00001000" caption="UART0 Core Reset"/>
          <bitfield name="UART0_IF_RSTN" mask="0x00002000" caption="UART0 Interface Reset"/>
          <bitfield name="UART1_CORE_RSTN" mask="0x00004000" caption="UART1 Core Reset"/>
          <bitfield name="UART1_IF_RSTN" mask="0x00008000" caption="UART1 Interface Reset"/>
          <bitfield name="WDT0_RSTN" mask="0x00010000" caption="WDT0 Reset"/>
          <bitfield name="WDT1_RSTN" mask="0x00020000" caption="WDT1 Reset"/>
          <bitfield name="IRQ_CTRLR_CORE_RSTN" mask="0x00040000" caption="NVIC Reset"/>
          <bitfield name="MBIST_RSTN" mask="0x00080000" caption="MBIST Logic Reset"/>
          <bitfield name="CALIB_RSTN" mask="0x00100000" caption="Low Power Clock Calibration Core Reset"/>
          <bitfield name="CALIB_XBAR_IF_RSTN" mask="0x00200000" caption="Low Power Clock Calibration APB Reset"/>
          <bitfield name="DBUG_RSTN" mask="0x00400000" caption="LPMCU Debug Reset"/>
          <bitfield name="ARM_FREE_CLK_RSTN" mask="0x00800000" caption="Free Running ARM Clock Reset"/>
          <bitfield name="ARM_PRESETN_RSTN" mask="0x01000000" caption="ARM APB Reset"/>
          <bitfield name="QUAD_DEC0_RSTN" mask="0x02000000" caption="QUAD_DEC0 Reset"/>
          <bitfield name="QUAD_DEC1_RSTN" mask="0x04000000" caption="QUAD_DEC1 Reset"/>
          <bitfield name="QUAD_DEC2_RSTN" mask="0x08000000" caption="QUAD_DEC2 Reset"/>
          <bitfield name="PWM0_RSTN" mask="0x10000000" caption="PWM0 Reset"/>
          <bitfield name="PWM1_RSTN" mask="0x20000000" caption="PWM1 Reset"/>
          <bitfield name="PWM2_RSTN" mask="0x40000000" caption="PWM2 Reset"/>
          <bitfield name="PWM3_RSTN" mask="0x80000000" caption="PWM3 Reset"/>
        </register>
        <register name="LPMCU_GLOBAL_RESET_1" offset="0x8" rw="RW" size="2" initval="0xFFF" caption="Active Low Global Reset">
          <bitfield name="DUALTIMER0_RSTN" mask="0x001" caption="DUALTIMER0 Reset"/>
          <bitfield name="I2C1_CORE_RSTN" mask="0x002" caption="I2C1 Core Reset"/>
          <bitfield name="I2C1_IF_RSTN" mask="0x004" caption="I2C1 Interface Reset"/>
          <bitfield name="SECURITY_SHA_CORE_RSTN" mask="0x008" caption="Security SHA Core Reset"/>
          <bitfield name="SECURITY_SHA_AHB_RSTN" mask="0x010" caption="Security SHA AHB Interface Reset"/>
          <bitfield name="SECURITY_AES_CORE_RSTN" mask="0x020" caption="Security AES Core Reset"/>
          <bitfield name="SECURITY_AES_AHB_RSTN" mask="0x040" caption="Security AES AHB Interface Reset"/>
          <bitfield name="SPI0_SCK_CLK_RSTN" mask="0x080" caption="SPI0 SCK Clock Reset"/>
          <bitfield name="SPI1_SCK_CLK_RSTN" mask="0x100" caption="SPI1 SCK Clock Reset"/>
          <bitfield name="SPI0_SCK_PHASE_INT_CLK_RSTN" mask="0x200" caption="SPI0 SCK Phase Clock Reset"/>
          <bitfield name="SPI1_SCK_PHASE_INT_CLK_RSTN" mask="0x400" caption="SPI1 SCK Phase Clock Reset"/>
          <bitfield name="PROV_DMA_CTRL0_RSTN" mask="0x800" caption="PROV_DMA_CTRL0 Reset"/>
        </register>
        <register name="LPMCU_CLOCK_ENABLES_0" offset="0xC" rw="RW" size="4" initval="0x627FF9BE" caption="LPMCU Clock Enables">
          <bitfield name="SPI_FLASH0_CLK_EN" mask="0x00000002" caption="SPI_FLASH0 Clock Enable"/>
          <bitfield name="SPI0_CORE_CLK_EN" mask="0x00000004" caption="SPI0 Core Clock Enable"/>
          <bitfield name="SPI1_CORE_CLK_EN" mask="0x00000008" caption="SPI1 Core Clock Enable"/>
          <bitfield name="I2C0_CORE_CLK_EN" mask="0x00000010" caption="I2C0 Core Clock Enable"/>
          <bitfield name="DUALTIMER0_CLK_EN" mask="0x00000020" caption="DUALTIMER0 Clock Enable"/>
          <bitfield name="GPIO_CLK_EN" mask="0x00000080" caption="GPIO Controller Clock Enable"/>
          <bitfield name="TIMER0_CLK_EN" mask="0x00000100" caption="TIMER0 Clock Enable"/>
          <bitfield name="WDT0_CLK_EN" mask="0x00000800" caption="WDT0 Clock Enable"/>
          <bitfield name="WDT1_CLK_EN" mask="0x00001000" caption="WDT1 Clock Enable"/>
          <bitfield name="UART0_CORE_CLK_EN" mask="0x00002000" caption="UART0 Core Clock Enable"/>
          <bitfield name="UART0_IF_CLK_EN" mask="0x00004000" caption="UART0 Interface Clock Enable"/>
          <bitfield name="UART1_CORE_CLK_EN" mask="0x00008000" caption="UART1 Core Clock Enable"/>
          <bitfield name="UART1_IF_CLK_EN" mask="0x00010000" caption="UART1 Interface Clock Enable"/>
          <bitfield name="IRQ_CTRLR_CORE_CLK_EN" mask="0x00020000" caption="NVIC Clock Enable"/>
          <bitfield name="IDRAM_1_GL_MEM_CLK_EN" mask="0x00040000" caption="IDRAM1 Glue Logic Clock Enable"/>
          <bitfield name="IDRAM_2_GL_MEM_CLK_EN" mask="0x00080000" caption="IDRAM2 Glue Logic Clock Enable"/>
          <bitfield name="ROM_MEM_CLK_EN" mask="0x00100000" caption="ROM Clock Enable"/>
          <bitfield name="CALIB_XBAR_IF_CLK_EN" mask="0x00200000" caption="Low Power Clock Calibration Interface Clock Enable"/>
          <bitfield name="AON_WRAPPER_CLK_EN" mask="0x00400000" caption="AON Wrapper Clock Enable"/>
          <bitfield name="ARM_PCLK_EN" mask="0x00800000" caption="ARM PCLK Clock Enable (override)"/>
          <bitfield name="ARM_PCLKG_EN" mask="0x01000000" caption="ARM Gated PCLK Clock Enable (override)"/>
          <bitfield name="BLE_MEM_CLK_EN" mask="0x02000000" caption="ARM BLE 8K Retention Memory Clock Enable"/>
          <bitfield name="QUAD_DEC0_CLK_EN" mask="0x04000000" caption="QUAD_DEC0 Clock Enable"/>
          <bitfield name="QUAD_DEC1_CLK_EN" mask="0x08000000" caption="QUAD_DEC1 Clock Enable"/>
          <bitfield name="QUAD_DEC2_CLK_EN" mask="0x10000000" caption="QUAD_DEC2 Clock Enable"/>
          <bitfield name="I2C1_CORE_CLK_EN" mask="0x20000000" caption="I2C1 Core Clock Enable"/>
          <bitfield name="CALIB_CLK_EN" mask="0x40000000" caption="Low Power Clock Calibration Core Clock Enable"/>
        </register>
        <register name="LPMCU_CLOCK_ENABLES_1" offset="0x10" rw="RW" size="4" initval="0xF8783F" caption="LPMCU Clock Enables">
          <bitfield name="EFUSE0_CLK_EN" mask="0x000001" caption="EFUSE0 Clock Enable"/>
          <bitfield name="EFUSE1_CLK_EN" mask="0x000002" caption="EFUSE1 Clock Enable"/>
          <bitfield name="EFUSE2_CLK_EN" mask="0x000004" caption="EFUSE2 Clock Enable"/>
          <bitfield name="EFUSE3_CLK_EN" mask="0x000008" caption="EFUSE3 Clock Enable"/>
          <bitfield name="EFUSE4_CLK_EN" mask="0x000010" caption="EFUSE4 Clock Enable"/>
          <bitfield name="EFUSE5_CLK_EN" mask="0x000020" caption="EFUSE5 Clock Enable"/>
          <bitfield name="PWM0_CLK_EN" mask="0x000040" caption="PWM0 Clock Enable"/>
          <bitfield name="PWM1_CLK_EN" mask="0x000080" caption="PWM1 Clock Enable"/>
          <bitfield name="PWM2_CLK_EN" mask="0x000100" caption="PWM2 Clock Enable"/>
          <bitfield name="PWM3_CLK_EN" mask="0x000200" caption="PWM3 Clock Enable"/>
          <bitfield name="SENS_ADC_CLK_EN" mask="0x000400" caption="PMU Sensor ADC Clock Enable"/>
          <bitfield name="SPI0_SCK_PHASE_INT_CLK_EN" mask="0x000800" caption="SPI0 SCK Phase Internal Clock Enable"/>
          <bitfield name="SPI1_SCK_PHASE_INT_CLK_EN" mask="0x001000" caption="SPI1 SCK Phase Internal Clock Enable"/>
          <bitfield name="GPIO_GCLK_EN" mask="0x002000" caption="GPIO Controller Clock Enable"/>
          <bitfield name="TIMER0_PGCLK_EN" mask="0x004000" caption="TIMER0 Gated APB Clock"/>
          <bitfield name="SHA_CORE_CLK_EN" mask="0x008000" caption="SHA Core Clock Enable"/>
          <bitfield name="SHA_AHB_CLK_EN" mask="0x010000" caption="SHA AHB Clock Enable"/>
          <bitfield name="AES_CORE_CLK_EN" mask="0x020000" caption="AES Core Clock Enable"/>
          <bitfield name="AES_AHB_CLK_EN" mask="0x040000" caption="AES AHB Clock Enable"/>
          <bitfield name="IDRAM_1_0_MEM_CLK_EN" mask="0x080000" caption="IDRAM1_0 Memory Clock Enable"/>
          <bitfield name="IDRAM_1_1_MEM_CLK_EN" mask="0x100000" caption="IDRAM1_1 Memory Clock Enable"/>
          <bitfield name="IDRAM_1_2_MEM_CLK_EN" mask="0x200000" caption="IDRAM1_2 Memory Clock Enable"/>
          <bitfield name="IDRAM_2_0_MEM_CLK_EN" mask="0x400000" caption="IDRAM2_0 Memory Clock Enable"/>
          <bitfield name="IDRAM_2_1_MEM_CLK_EN" mask="0x800000" caption="IDRAM2_1 Memory Clock Enable"/>
        </register>
        <register name="BTMCU_CTRL" offset="0x14" rw="RW" size="1" initval="0x7" caption="Miscellaneous BLE control">
          <bitfield name="RXTX_SEQ_CLK_EN" mask="0x1" caption="BLE RXTX Sequencer Clock Enable"/>
          <bitfield name="AHB_CLK_EN" mask="0x2" caption="BLE HAB Clock Enable"/>
          <bitfield name="PERIPH_REGS_CLK_EN" mask="0x4" caption="BLE Periph Regs Clock Enable"/>
        </register>
        <register name="LPMCU_CTRL" offset="0x18" rw="RW" size="4" initval="0x00303100" caption="Miscellaneous LPMCU control">
          <bitfield name="LPMCU_CLK_SEL" mask="0x00000003" values="LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL" caption="LPMCU Clock Frequency Selection"/>
          <bitfield name="USE_BT26M_CLK" mask="0x00000004" caption="Use XO as ARM clock (must also set use_arm_lp_clk)"/>
          <bitfield name="USE_ARM_LP_CLK" mask="0x00000008" caption="Use either LP 2MHz clock or XO as ARM clock"/>
          <bitfield name="DUALTIMER0_CLK_SEL" mask="0x00000030" values="LPMCU_MISC_REGS_LPMCU_CTRL_DUALTIMER0_CLK_SEL" caption="DUALTIMER0 Clock Frequency Select"/>
          <bitfield name="BYPASS_WIC" mask="0x00000100" caption="Bypass Wakeup Interrupt Controller"/>
          <bitfield name="USE_XO_FOR_LP_CAL_CLK" mask="0x00000200" caption="Use the XO for Low Power Clock Calibration"/>
          <bitfield name="SPI_FLASH0_CLKSEL" mask="0x00003000" values="LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_CLKSEL" caption="SPI_FLASH0 Clock Frequency Select"/>
          <bitfield name="SPI_FLASH0_DIV_CLK_SEL" mask="0x00010000" caption="Use Generated Divided Clock for SPI_FLASH0"/>
          <bitfield name="IDRAM_1_MEM_IQ_BYP_EN" mask="0x00080000" caption="Mux Control to select between FECE and standard IDRAM memory. Default to IDRAM ARM Memory"/>
          <bitfield name="SPI_FLASH0_CLOCK_DIV_VALUE" mask="0x0FF00000" caption="Integer divider value. 26mhz clock will be divided by this register value "/>
          <bitfield name="INVERT_UART0_IF_CLK" mask="0x10000000" caption="Inverts UART0 interface clock  "/>
          <bitfield name="INVERT_UART1_IF_CLK" mask="0x20000000" caption="Inverts UART1 interface clock  "/>
        </register>
        <register name="LPMCU_MBIST" offset="0x1C" rw="RW" size="1" initval="0x0" caption="MBIST designation">
          <bitfield name="MBIST_MODE" mask="0x1" caption="Puts the chip in MBIST mode"/>
        </register>
        <register name="BLE_CTRL" offset="0x20" rw="RW" size="1" initval="0x0" caption="BLE Control">
          <bitfield name="BLE_WAKEUP_REQ" mask="0x1" caption="BLE Wakeup Request (to BLE Sleep Timer)"/>
          <bitfield name="BLE_WAKEUP_REQ_CORE" mask="0x2" caption="BLE Wakeup Request (to BLE Core)"/>
        </register>
        <register name="MBIST_CTRL" offset="0x24" rw="RW" size="4" initval="0x00000" caption="MBIST Control Register">
          <bitfield name="MBIST_CONTROL" mask="0x7FFFF"/>
        </register>
        <register name="MBIST_STATUS" offset="0x28" rw="R" size="4" initval="0x00000000" caption="MBIST Status Register">
          <bitfield name="MBIST_BUS" mask="0x001FFFFF" caption="Observation of MBIST results"/>
          <bitfield name="MBIST_BLOCK_SEL" mask="0x03E00000" caption="Observation of block field of MBIST control"/>
          <bitfield name="MBIST_WRAPPER_SEL" mask="0x7C000000" caption="Observation of wrapper field of MBIST control"/>
          <bitfield name="MBIST_MODE" mask="0x80000000" caption="Observation of mbist_mode signal"/>
        </register>
        <register name="MBIST_SRAM_ALG_SEL" offset="0x2C" rw="RW" size="2" initval="0x004F" caption="Enables MBIST algorithms">
          <bitfield name="MARCH2_ENABLE" mask="0x0001" caption="Enables the march2 algorithm"/>
          <bitfield name="UNIQUE_ENABLE" mask="0x0002" caption="Enables the unique address algorithm"/>
          <bitfield name="CHECKERBOARD_ENABLE" mask="0x0004" caption="Enables the checkerboard algorithm"/>
          <bitfield name="DIAGONAL_ENABLE" mask="0x0008" caption="Enables the diagonal algorithm"/>
          <bitfield name="ADDRDEC0_ENABLE" mask="0x0010" caption="Enables the address decoder bg0 algorithm"/>
          <bitfield name="ADDRDEC1_ENABLE" mask="0x0020" caption="Enables the address decoder bg1 algorithm"/>
          <bitfield name="COLMARCH1_ENABLE" mask="0x0040" caption="Enables the col_march1 algorithm"/>
          <bitfield name="FILLWITH0_ENABLE" mask="0x0080" caption="Enables the fillwith0 algorithm"/>
          <bitfield name="RET_READ_ZEROS_ENABLE" mask="0x0100" caption="Enables the ret read zeros algorithm"/>
          <bitfield name="RET_WRITE_ZEROS_ENABLE" mask="0x0200" caption="Enables the ret write zeros algorithm"/>
          <bitfield name="RET_READ_ONES_ENABLE" mask="0x0400" caption="Enables the ret read ones algorithm"/>
          <bitfield name="RET_WRITE_ONES_ENABLE" mask="0x0800" caption="Enables the ret write ones algorithm"/>
          <bitfield name="RET_READ_CB_ENABLE" mask="0x1000" caption="Enables the ret read checkerboard algorithm"/>
          <bitfield name="RET_WRITE_CB_ENABLE" mask="0x2000" caption="Enables the ret write checkerboard algorithm"/>
          <bitfield name="RET_READ_INVCB_ENABLE" mask="0x4000" caption="Enables the ret read inv checkerboard algorithm"/>
          <bitfield name="RET_WRITE_INVCB_ENABLE" mask="0x8000" caption="Enables the ret write inv checkerboard algorithm"/>
        </register>
        <register name="MBIST_BG" offset="0x30" rw="RW" size="4" initval="0x00000000" caption="MBIST Background for MARCH2 algorithm (bits 31:0)">
          <bitfield name="MBIST_BG" mask="0xFFFFFFFF"/>
        </register>
        <register name="TEST_BUS_CTRL" offset="0x38" rw="RW" size="1" initval="0x0" caption="Controls all of the test bus functionality">
          <bitfield name="TEST_ENABLE_ARM" mask="0x1" caption="Selects periph test bus"/>
        </register>
        <register name="WP3_MISR_DATAOUT" offset="0x3C" rw="R" size="4" initval="0x00000000" caption="ROM MBIST Signature">
          <bitfield name="WP3_MISR_DATAOUT" mask="0xFFFFFFFF"/>
        </register>
        <register name="INVERT_OUTPUT_CTRL" offset="0x40" rw="RW" size="4" initval="0x00000000" caption="Invert Output Control">
          <bitfield name="LP_GPIO_0" mask="0x00000001" caption="Invert the output for lp_gpio_0"/>
          <bitfield name="LP_GPIO_1" mask="0x00000002" caption="Invert the output for lp_gpio_1"/>
          <bitfield name="LP_GPIO_2" mask="0x00000004" caption="Invert the output for lp_gpio_2"/>
          <bitfield name="LP_GPIO_3" mask="0x00000008" caption="Invert the output for lp_gpio_3"/>
          <bitfield name="LP_GPIO_4" mask="0x00000010" caption="Invert the output for lp_gpio_4"/>
          <bitfield name="LP_GPIO_5" mask="0x00000020" caption="Invert the output for lp_gpio_5"/>
          <bitfield name="LP_GPIO_6" mask="0x00000040" caption="Invert the output for lp_gpio_6"/>
          <bitfield name="LP_GPIO_7" mask="0x00000080" caption="Invert the output for lp_gpio_7"/>
          <bitfield name="LP_GPIO_8" mask="0x00000100" caption="Invert the output for lp_gpio_8"/>
          <bitfield name="LP_GPIO_9" mask="0x00000200" caption="Invert the output for lp_gpio_9"/>
          <bitfield name="LP_GPIO_10" mask="0x00000400" caption="Invert the output for lp_gpio_10"/>
          <bitfield name="LP_GPIO_11" mask="0x00000800" caption="Invert the output for lp_gpio_11"/>
          <bitfield name="LP_GPIO_12" mask="0x00001000" caption="Invert the output for lp_gpio_12"/>
          <bitfield name="LP_GPIO_13" mask="0x00002000" caption="Invert the output for lp_gpio_13"/>
          <bitfield name="LP_GPIO_14" mask="0x00004000" caption="Invert the output for lp_gpio_14"/>
          <bitfield name="LP_GPIO_15" mask="0x00008000" caption="Invert the output for lp_gpio_15"/>
          <bitfield name="LP_GPIO_16" mask="0x00010000" caption="Invert the output for lp_gpio_16"/>
          <bitfield name="LP_GPIO_17" mask="0x00020000" caption="Invert the output for lp_gpio_17"/>
          <bitfield name="LP_GPIO_18" mask="0x00040000" caption="Invert the output for lp_gpio_18"/>
          <bitfield name="LP_GPIO_19" mask="0x00080000" caption="Invert the output for lp_gpio_19"/>
          <bitfield name="LP_GPIO_20" mask="0x00100000" caption="Invert the output for lp_gpio_20"/>
          <bitfield name="LP_GPIO_21" mask="0x00200000" caption="Invert the output for lp_gpio_21"/>
          <bitfield name="LP_GPIO_22" mask="0x00400000" caption="Invert the output for lp_gpio_22"/>
          <bitfield name="LP_GPIO_23" mask="0x00800000" caption="Invert the output for lp_gpio_23"/>
          <bitfield name="LP_SIP_0" mask="0x08000000" caption="Invert the output for lp_sip_0"/>
          <bitfield name="LP_SIP_1" mask="0x10000000" caption="Invert the output for lp_sip_1"/>
          <bitfield name="LP_SIP_2" mask="0x20000000" caption="Invert the output for lp_sip_2"/>
          <bitfield name="LP_SIP_3" mask="0x40000000" caption="Invert the output for lp_sip_3"/>
          <bitfield name="LP_SIP_4" mask="0x80000000" caption="Invert the output for lp_sip_4"/>
        </register>
        <register name="PINMUX_SEL_0" offset="0x44" rw="RW" size="4" initval="0x00000022" caption="Pinmux select for LP_GPIO_0, LP_GPIO_1, LP_GPIO_2, LP_GPIO_3, LP_GPIO_4, LP_GPIO_5, LP_GPIO_6, LP_GPIO_7">
          <bitfield name="LP_GPIO_0_SEL" mask="0x00000007" values="LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_0_SEL" caption="Pinmux select for LP_GPIO_0"/>
          <bitfield name="LP_GPIO_1_SEL" mask="0x00000070" values="LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_1_SEL" caption="Pinmux select for LP_GPIO_1"/>
          <bitfield name="LP_GPIO_2_SEL" mask="0x00000700" values="LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL" caption="Pinmux select for LP_GPIO_2"/>
          <bitfield name="LP_GPIO_3_SEL" mask="0x00007000" values="LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL" caption="Pinmux select for LP_GPIO_3"/>
          <bitfield name="LP_GPIO_4_SEL" mask="0x00070000" values="LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL" caption="Pinmux select for LP_GPIO_4"/>
          <bitfield name="LP_GPIO_5_SEL" mask="0x00700000" values="LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL" caption="Pinmux select for LP_GPIO_5"/>
          <bitfield name="LP_GPIO_6_SEL" mask="0x07000000" values="LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL" caption="Pinmux select for LP_GPIO_6"/>
          <bitfield name="LP_GPIO_7_SEL" mask="0x70000000" values="LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL" caption="Pinmux select for LP_GPIO_7"/>
        </register>
        <register name="PINMUX_SEL_1" offset="0x48" rw="RW" size="4" initval="0x00000033" caption="Pinmux select for LP_GPIO_8, LP_GPIO_9, LP_GPIO_10, LP_GPIO_11, LP_GPIO_12, LP_GPIO_13, LP_GPIO_14, LP_GPIO_15">
          <bitfield name="LP_GPIO_8_SEL" mask="0x00000007" values="LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL" caption="Pinmux select for LP_GPIO_8"/>
          <bitfield name="LP_GPIO_9_SEL" mask="0x00000070" values="LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL" caption="Pinmux select for LP_GPIO_9"/>
          <bitfield name="LP_GPIO_10_SEL" mask="0x00000700" values="LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_10_SEL" caption="Pinmux select for LP_GPIO_10"/>
          <bitfield name="LP_GPIO_11_SEL" mask="0x00007000" values="LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_11_SEL" caption="Pinmux select for LP_GPIO_11"/>
          <bitfield name="LP_GPIO_12_SEL" mask="0x00070000" values="LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_12_SEL" caption="Pinmux select for LP_GPIO_12"/>
          <bitfield name="LP_GPIO_13_SEL" mask="0x00700000" values="LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_13_SEL" caption="Pinmux select for LP_GPIO_13"/>
          <bitfield name="LP_GPIO_14_SEL" mask="0x07000000" values="LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_14_SEL" caption="Pinmux select for LP_GPIO_14"/>
          <bitfield name="LP_GPIO_15_SEL" mask="0x70000000" values="LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_15_SEL" caption="Pinmux select for LP_GPIO_15"/>
        </register>
        <register name="PINMUX_SEL_2" offset="0x4C" rw="RW" size="4" initval="0x00000000" caption="Pinmux select for LP_GPIO_16, LP_GPIO_17, LP_GPIO_18, LP_GPIO_19, LP_GPIO_20, LP_GPIO_21, LP_GPIO_22, LP_GPIO_23">
          <bitfield name="LP_GPIO_16_SEL" mask="0x00000007" values="LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL" caption="Pinmux select for LP_GPIO_16"/>
          <bitfield name="LP_GPIO_17_SEL" mask="0x00000070" values="LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL" caption="Pinmux select for LP_GPIO_17"/>
          <bitfield name="LP_GPIO_18_SEL" mask="0x00000700" values="LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL" caption="Pinmux select for LP_GPIO_18"/>
          <bitfield name="LP_GPIO_19_SEL" mask="0x00007000" values="LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL" caption="Pinmux select for LP_GPIO_19"/>
          <bitfield name="LP_GPIO_20_SEL" mask="0x00070000" values="LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_20_SEL" caption="Pinmux select for LP_GPIO_20"/>
          <bitfield name="LP_GPIO_21_SEL" mask="0x00700000" values="LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_21_SEL" caption="Pinmux select for LP_GPIO_21"/>
          <bitfield name="LP_GPIO_22_SEL" mask="0x07000000" values="LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_22_SEL" caption="Pinmux select for LP_GPIO_22"/>
          <bitfield name="LP_GPIO_23_SEL" mask="0x70000000" values="LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_23_SEL" caption="Pinmux select for LP_GPIO_23"/>
        </register>
        <register name="PULL_ENABLE" offset="0x50" rw="RW" size="4" initval="0x00000000" caption="Active Low Pull Enables for LPMCU Pads">
          <bitfield name="LP_GPIO_0" mask="0x00000001" caption="Pull Enable for LP_GPIO_0"/>
          <bitfield name="LP_GPIO_1" mask="0x00000002" caption="Pull Enable for LP_GPIO_1"/>
          <bitfield name="LP_GPIO_2" mask="0x00000004" caption="Pull Enable for LP_GPIO_2"/>
          <bitfield name="LP_GPIO_3" mask="0x00000008" caption="Pull Enable for LP_GPIO_3"/>
          <bitfield name="LP_GPIO_4" mask="0x00000010" caption="Pull Enable for LP_GPIO_4"/>
          <bitfield name="LP_GPIO_5" mask="0x00000020" caption="Pull Enable for LP_GPIO_5"/>
          <bitfield name="LP_GPIO_6" mask="0x00000040" caption="Pull Enable for LP_GPIO_6"/>
          <bitfield name="LP_GPIO_7" mask="0x00000080" caption="Pull Enable for LP_GPIO_7"/>
          <bitfield name="LP_GPIO_8" mask="0x00000100" caption="Pull Enable for LP_GPIO_8"/>
          <bitfield name="LP_GPIO_9" mask="0x00000200" caption="Pull Enable for LP_GPIO_9"/>
          <bitfield name="LP_GPIO_10" mask="0x00000400" caption="Pull Enable for LP_GPIO_10"/>
          <bitfield name="LP_GPIO_11" mask="0x00000800" caption="Pull Enable for LP_GPIO_11"/>
          <bitfield name="LP_GPIO_12" mask="0x00001000" caption="Pull Enable for LP_GPIO_12"/>
          <bitfield name="LP_GPIO_13" mask="0x00002000" caption="Pull Enable for LP_GPIO_13"/>
          <bitfield name="LP_GPIO_14" mask="0x00004000" caption="Pull Enable for LP_GPIO_14"/>
          <bitfield name="LP_GPIO_15" mask="0x00008000" caption="Pull Enable for LP_GPIO_15"/>
          <bitfield name="LP_GPIO_16" mask="0x00010000" caption="Pull Enable for LP_GPIO_16"/>
          <bitfield name="LP_GPIO_17" mask="0x00020000" caption="Pull Enable for LP_GPIO_17"/>
          <bitfield name="LP_GPIO_18" mask="0x00040000" caption="Pull Enable for LP_GPIO_18"/>
          <bitfield name="LP_GPIO_19" mask="0x00080000" caption="Pull Enable for LP_GPIO_19"/>
          <bitfield name="LP_GPIO_20" mask="0x00100000" caption="Pull Enable for LP_GPIO_20"/>
          <bitfield name="LP_GPIO_21" mask="0x00200000" caption="Pull Enable for LP_GPIO_21"/>
          <bitfield name="LP_GPIO_22" mask="0x00400000" caption="Pull Enable for LP_GPIO_22"/>
          <bitfield name="LP_GPIO_23" mask="0x00800000" caption="Pull Enable for LP_GPIO_23"/>
          <bitfield name="LP_SIP_0" mask="0x08000000" caption="Pull Enable for LP_SIP_0"/>
          <bitfield name="LP_SIP_1" mask="0x10000000" caption="Pull Enable for LP_SIP_1"/>
          <bitfield name="LP_SIP_2" mask="0x20000000" caption="Pull Enable for LP_SIP_2"/>
          <bitfield name="LP_SIP_3" mask="0x40000000" caption="Pull Enable for LP_SIP_3"/>
          <bitfield name="LP_SIP_4" mask="0x80000000" caption="Pull Enable for LP_SIP_4"/>
        </register>
        <register name="RTYPE_PAD_0" offset="0x54" rw="RW" size="4" initval="0x0000000" caption="Controls the RTYPE (Pull Level) pad value for LPMCU Pads (0 = Pull Up)">
          <bitfield name="LP_GPIO_0" mask="0x0000001" caption="Controls RTYPE (Pull Level) value for LP_GPIO_0"/>
          <bitfield name="LP_GPIO_1" mask="0x0000002" caption="Controls RTYPE (Pull Level) value LP_GPIO_1"/>
          <bitfield name="LP_GPIO_2" mask="0x0000004" caption="Controls RTYPE (Pull Level) value LP_GPIO_2"/>
          <bitfield name="LP_GPIO_3" mask="0x0000008" caption="Controls RTYPE (Pull Level) value LP_GPIO_3"/>
          <bitfield name="LP_GPIO_4" mask="0x0000010" caption="Controls RTYPE (Pull Level) value LP_GPIO_4"/>
          <bitfield name="LP_GPIO_5" mask="0x0000020" caption="Controls RTYPE (Pull Level) value LP_GPIO_5"/>
          <bitfield name="LP_GPIO_6" mask="0x0000040" caption="Controls RTYPE (Pull Level) value LP_GPIO_6"/>
          <bitfield name="LP_GPIO_7" mask="0x0000080" caption="Controls RTYPE (Pull Level) value LP_GPIO_7"/>
          <bitfield name="LP_GPIO_8" mask="0x0000100" caption="Controls RTYPE (Pull Level) value for LP_GPIO_8"/>
          <bitfield name="LP_GPIO_9" mask="0x0000200" caption="Controls RTYPE (Pull Level) value LP_GPIO_9"/>
          <bitfield name="LP_GPIO_10" mask="0x0000400" caption="Controls RTYPE (Pull Level) value LP_GPIO_10"/>
          <bitfield name="LP_GPIO_11" mask="0x0000800" caption="Controls RTYPE (Pull Level) value LP_GPIO_11"/>
          <bitfield name="LP_GPIO_12" mask="0x0001000" caption="Controls RTYPE (Pull Level) value LP_GPIO_12"/>
          <bitfield name="LP_GPIO_13" mask="0x0002000" caption="Controls RTYPE (Pull Level) value LP_GPIO_13"/>
          <bitfield name="LP_GPIO_14" mask="0x0004000" caption="Controls RTYPE (Pull Level) value LP_GPIO_14"/>
          <bitfield name="LP_GPIO_15" mask="0x0008000" caption="Controls RTYPE (Pull Level) value LP_GPIO_15"/>
          <bitfield name="LP_GPIO_16" mask="0x0010000" caption="Controls RTYPE (Pull Level) value LP_GPIO_16"/>
          <bitfield name="LP_GPIO_17" mask="0x0020000" caption="Controls RTYPE (Pull Level) value LP_GPIO_17"/>
          <bitfield name="LP_GPIO_18" mask="0x0040000" caption="Controls RTYPE (Pull Level) value LP_GPIO_18"/>
          <bitfield name="LP_GPIO_19" mask="0x0080000" caption="Controls RTYPE (Pull Level) value LP_GPIO_19"/>
          <bitfield name="LP_GPIO_20" mask="0x0100000" caption="Controls RTYPE (Pull Level) value LP_GPIO_20"/>
          <bitfield name="LP_GPIO_21" mask="0x0200000" caption="Controls RTYPE (Pull Level) value LP_GPIO_21"/>
          <bitfield name="LP_GPIO_22" mask="0x0400000" caption="Controls RTYPE (Pull Level) value LP_GPIO_22"/>
          <bitfield name="LP_GPIO_23" mask="0x0800000" caption="Controls RTYPE (Pull Level) value LP_GPIO_23"/>
        </register>
        <register name="PINMUX_SEL_3" offset="0x68" rw="RW" size="4" initval="0x00000" caption="Pinmux select for LP_SIP_0, LP_SIP_1, LP_SIP_2, LP_SIP_3, LP_SIP_4">
          <bitfield name="LP_SIP_0_SEL" mask="0x00007" values="LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_0_SEL" caption="Pinmux select for LP_SIP_0"/>
          <bitfield name="LP_SIP_1_SEL" mask="0x00070" values="LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_1_SEL" caption="Pinmux select for LP_SIP_1"/>
          <bitfield name="LP_SIP_2_SEL" mask="0x00700" values="LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_2_SEL" caption="Pinmux select for LP_SIP_2"/>
          <bitfield name="LP_SIP_3_SEL" mask="0x07000" values="LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_3_SEL" caption="Pinmux select for LP_SIP_3"/>
          <bitfield name="LP_SIP_4_SEL" mask="0x70000" values="LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_4_SEL" caption="Pinmux select for LP_SIP_4"/>
        </register>
        <register name="ISHAPE_PAD_3" offset="0x6C" rw="RW" size="4" initval="0x55555" caption="Controls the ISHAPE pad value for LPMCU SIP Pads">
          <bitfield name="LP_SIP_0" mask="0x00007" caption="Controls ISHAPE value LP_SIP_0"/>
          <bitfield name="LP_SIP_1" mask="0x00070" caption="Controls ISHAPE value LP_SIP_1"/>
          <bitfield name="LP_SIP_2" mask="0x00700" caption="Controls ISHAPE value LP_SIP_2"/>
          <bitfield name="LP_SIP_3" mask="0x07000" caption="Controls ISHAPE value LP_SIP_3"/>
          <bitfield name="LP_SIP_4" mask="0x70000" caption="Controls ISHAPE value LP_SIP_4"/>
        </register>
        <register name="LPMCU_CTRL_2" offset="0x90" rw="RW" size="1" initval="0x00" caption="Misc control for the LPMCU">
          <bitfield name="SPI_FLASH0_CLOCK_FRAC_VALUE" mask="0xFF" caption="SPI_FLASH0 Fractional Divider Value"/>
        </register>
        <register name="SPIFLASH_VDDIO_CTRL" offset="0xA0" rw="RW" size="1" initval="0x1" caption="Control for VDDIO of SPI FLASH">
          <bitfield name="ENABLE" mask="0x1" caption="Enables power for the stacked (internal) SPI FLASH"/>
        </register>
        <register name="SPIFLASH_BYPASS" offset="0xA4" rw="RW" size="1" initval="0x0" caption="SPI FLASH Bypass">
          <bitfield name="ENABLE" mask="0x1" caption="Enables Bypass of SPI Flash Controller"/>
        </register>
        <register name="IRQ_MUX_IO_SEL_0" offset="0xC0" rw="RW" size="4" initval="0x00000000" caption="ARM Cortex IRQ Mux Selection">
          <bitfield name="MUX_0" mask="0x0000001F" values="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0" caption="IRQ_0 Source Selection"/>
          <bitfield name="MUX_1" mask="0x00001F00" values="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1" caption="IRQ_1 Source Selection"/>
          <bitfield name="MUX_2" mask="0x001F0000" values="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2" caption="IRQ_2 Source Selection"/>
          <bitfield name="MUX_3" mask="0x1F000000" values="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3" caption="IRQ_3 Source Selection"/>
        </register>
        <register name="IRQ_MUX_IO_SEL_1" offset="0xC4" rw="RW" size="4" initval="0x00000000" caption="ARM Cortex IRQ Mux Selection">
          <bitfield name="MUX_4" mask="0x0000001F" values="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4" caption="IRQ_4 Source Selection"/>
          <bitfield name="MUX_5" mask="0x00001F00" values="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5" caption="IRQ_5 Source Selection"/>
          <bitfield name="MUX_6" mask="0x001F0000" values="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6" caption="IRQ_6 Source Selection"/>
          <bitfield name="MUX_7" mask="0x1F000000" values="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7" caption="IRQ_7 Source Selection"/>
        </register>
        <register name="IRQ_MUX_IO_SEL_2" offset="0xC8" rw="RW" size="4" initval="0x00000000" caption="ARM Cortex IRQ Mux Selection">
          <bitfield name="MUX_8" mask="0x0000001F" values="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8" caption="IRQ_8 Source Selection"/>
          <bitfield name="MUX_9" mask="0x00001F00" values="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9" caption="IRQ_9 Source Selection"/>
          <bitfield name="MUX_10" mask="0x001F0000" values="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10" caption="IRQ_10 Source Selection"/>
          <bitfield name="MUX_11" mask="0x1F000000" values="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11" caption="IRQ_11 Source Selection"/>
        </register>
        <register name="IRQ_MUX_IO_SEL_3" offset="0xCC" rw="RW" size="4" initval="0x00000000" caption="ARM Cortex IRQ Mux Selection">
          <bitfield name="MUX_12" mask="0x0000001F" values="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12" caption="IRQ_12 Source Selection"/>
          <bitfield name="MUX_13" mask="0x00001F00" values="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13" caption="IRQ_13 Source Selection"/>
          <bitfield name="MUX_14" mask="0x001F0000" values="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14" caption="IRQ_14 Source Selection"/>
          <bitfield name="MUX_15" mask="0x1F000000" values="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15" caption="IRQ_15 Source Selection"/>
        </register>
        <register name="IRQ_MUX_IO_SEL_4" offset="0xD0" rw="RW" size="4" initval="0x00000000" caption="ARM Cortex IRQ Mux Selection">
          <bitfield name="MUX_16" mask="0x0000001F" values="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16" caption="IRQ_16 Source Selection"/>
          <bitfield name="MUX_17" mask="0x00001F00" values="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17" caption="IRQ_17 Source Selection"/>
          <bitfield name="MUX_18" mask="0x001F0000" values="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18" caption="IRQ_18 Source Selection"/>
          <bitfield name="MUX_19" mask="0x1F000000" values="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19" caption="IRQ_19 Source Selection"/>
        </register>
        <register name="IRQ_MUX_IO_SEL_5" offset="0xD4" rw="RW" size="1" initval="0x00" caption="ARM Cortex IRQ Mux Selection">
          <bitfield name="MUX_20" mask="0x1F" values="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20" caption="IRQ_20 Source Selection"/>
        </register>
        <register name="PWM0_CTRL" offset="0x160" rw="RW" size="4" initval="0x000000" caption="PWM0 Control Register">
          <bitfield name="PWM_EN" mask="0x000001" caption="Active High PWM Enable"/>
          <bitfield name="OUTPUT_POLARITY" mask="0x000002" caption="1 to inverse the polarity"/>
          <bitfield name="AGCDATA_FMT" mask="0x000004" caption="AGC data format"/>
          <bitfield name="SAMPLE_METHOD" mask="0x000008" values="LPMCU_MISC_REGS_PWM0_CTRL_SAMPLE_METHOD" caption="Sample Method"/>
          <bitfield name="PWM_PERIOD" mask="0x0001E0" caption="programmable PWM update period"/>
          <bitfield name="AGCDATA_IN" mask="0x07FE00" caption="agc value from AGC"/>
          <bitfield name="CLOCK_SEL" mask="0x600000" values="LPMCU_MISC_REGS_PWM0_CTRL_CLOCK_SEL" caption="PWM Source Clock Frequency Select"/>
        </register>
        <register name="PWM1_CTRL" offset="0x164" rw="RW" size="4" initval="0x000000" caption="PWM1 Control Register">
          <bitfield name="PWM_EN" mask="0x000001" caption="Active High PWM Enable"/>
          <bitfield name="OUTPUT_POLARITY" mask="0x000002" caption="1 to inverse the polarity"/>
          <bitfield name="AGCDATA_FMT" mask="0x000004" caption="AGC data format"/>
          <bitfield name="SAMPLE_METHOD" mask="0x000008" values="LPMCU_MISC_REGS_PWM1_CTRL_SAMPLE_METHOD" caption="Sample Method"/>
          <bitfield name="PWM_PERIOD" mask="0x0001E0" caption="programmable PWM update period"/>
          <bitfield name="AGCDATA_IN" mask="0x07FE00" caption="agc value from AGC"/>
          <bitfield name="CLOCK_SEL" mask="0x600000" values="LPMCU_MISC_REGS_PWM1_CTRL_CLOCK_SEL" caption="PWM Source Clock Frequency Select"/>
        </register>
        <register name="PWM2_CTRL" offset="0x168" rw="RW" size="4" initval="0x000000" caption="PWM2 Control Register">
          <bitfield name="PWM_EN" mask="0x000001" caption="Active High PWM Enable"/>
          <bitfield name="OUTPUT_POLARITY" mask="0x000002" caption="1 to inverse the polarity"/>
          <bitfield name="AGCDATA_FMT" mask="0x000004" caption="AGC data format"/>
          <bitfield name="SAMPLE_METHOD" mask="0x000008" values="LPMCU_MISC_REGS_PWM2_CTRL_SAMPLE_METHOD" caption="Sample Method"/>
          <bitfield name="PWM_PERIOD" mask="0x0001E0" caption="programmable PWM update period"/>
          <bitfield name="AGCDATA_IN" mask="0x07FE00" caption="agc value from AGC"/>
          <bitfield name="CLOCK_SEL" mask="0x600000" values="LPMCU_MISC_REGS_PWM2_CTRL_CLOCK_SEL" caption="PWM Source Clock Frequency Select"/>
        </register>
        <register name="PWM3_CTRL" offset="0x16C" rw="RW" size="4" initval="0x000000" caption="PWM3 Control Register">
          <bitfield name="PWM_EN" mask="0x000001" caption="Active High PWM Enable"/>
          <bitfield name="OUTPUT_POLARITY" mask="0x000002" caption="1 to inverse the polarity"/>
          <bitfield name="AGCDATA_FMT" mask="0x000004" caption="AGC data format"/>
          <bitfield name="SAMPLE_METHOD" mask="0x000008" values="LPMCU_MISC_REGS_PWM3_CTRL_SAMPLE_METHOD" caption="Sample Method"/>
          <bitfield name="PWM_PERIOD" mask="0x0001E0" caption="programmable PWM update period"/>
          <bitfield name="AGCDATA_IN" mask="0x07FE00" caption="agc value from AGC"/>
          <bitfield name="CLOCK_SEL" mask="0x600000" values="LPMCU_MISC_REGS_PWM3_CTRL_CLOCK_SEL" caption="PWM Source Clock Frequency Select"/>
        </register>
        <register name="MBIST_DUAL_STATUS" offset="0x170" rw="R" size="4" initval="0x000000" caption="Reflects the status of MBIST from lpmcu and btmcu">
          <bitfield name="MBIST_BUS" mask="0x1FFFFF" caption="Observation of lpmcu and btmcu MBIST results"/>
        </register>
        <register name="DUALTIMER0_CTRL" offset="0x188" rw="RW" size="1" initval="0x0" caption="DUALTIMER0 Control">
          <bitfield name="CNTR_1_ENABLE" mask="0x1" caption="Enable Dual Timer 1 Decoder"/>
          <bitfield name="CNTR_2_ENABLE" mask="0x2" caption="Enable Dual Timer 2 Decoder"/>
        </register>
        <register name="ARM_SLEEP_WAKEUP_CTRL" offset="0x190" rw="RW" size="4" initval="0x1000000" caption="Sleep and Wakeup Control for the AON Power Sequencer">
          <bitfield name="SLEEP_1" mask="0x0000001" caption="Sleep Request 1 from the ARM to the AON Power Sequencer"/>
          <bitfield name="WAKEUP" mask="0x0010000" caption="Wakeup Request from the ARM to the AON Power Sequencer"/>
          <bitfield name="RXTX_WAKEUP" mask="0x1000000" caption="Wakeup Request from the ARM to the RxTx Sequencer"/>
        </register>
        <register name="MEGA_MUX_IO_SEL_0" offset="0x1A0" rw="RW" size="4" initval="0x3F3F3F3F" caption="Mega Mux Selection">
          <bitfield name="LP_GPIO_0" mask="0x0000003F" values="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0" caption="LP_GPIO_0 mega mux selection"/>
          <bitfield name="LP_GPIO_1" mask="0x00003F00" values="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1" caption="LP_GPIO_1 mega mux selection"/>
          <bitfield name="LP_GPIO_2" mask="0x003F0000" values="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2" caption="LP_GPIO_2 mega mux selection"/>
          <bitfield name="LP_GPIO_3" mask="0x3F000000" values="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3" caption="LP_GPIO_3 mega mux selection"/>
        </register>
        <register name="MEGA_MUX_IO_SEL_1" offset="0x1A4" rw="RW" size="4" initval="0x3F3F3F3F" caption="Mega Mux Selection (Refer to Mega_Mux_IO Spreadsheet)">
          <bitfield name="LP_GPIO_4" mask="0x0000003F" values="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4" caption="LP_GPIO_4 mega mux selection"/>
          <bitfield name="LP_GPIO_5" mask="0x00003F00" values="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5" caption="LP_GPIO_5 mega mux selection"/>
          <bitfield name="LP_GPIO_6" mask="0x003F0000" values="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6" caption="LP_GPIO_6 mega mux selection"/>
          <bitfield name="LP_GPIO_7" mask="0x3F000000" values="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7" caption="LP_GPIO_7 mega mux selection"/>
        </register>
        <register name="MEGA_MUX_IO_SEL_2" offset="0x1A8" rw="RW" size="4" initval="0x3F3F3F3F" caption="Mega Mux Selection (Refer to Mega_Mux_IO Spreadsheet)">
          <bitfield name="LP_GPIO_8" mask="0x0000003F" values="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8" caption="LP_GPIO_8 mega mux selection"/>
          <bitfield name="LP_GPIO_9" mask="0x00003F00" values="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9" caption="LP_GPIO_9 mega mux selection"/>
          <bitfield name="LP_GPIO_10" mask="0x003F0000" values="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10" caption="LP_GPIO_10 mega mux selection"/>
          <bitfield name="LP_GPIO_11" mask="0x3F000000" values="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11" caption="LP_GPIO_11 mega mux selection"/>
        </register>
        <register name="MEGA_MUX_IO_SEL_3" offset="0x1AC" rw="RW" size="4" initval="0x3F3F3F3F" caption="Mega Mux Selection (Refer to Mega_Mux_IO Spreadsheet)">
          <bitfield name="LP_GPIO_12" mask="0x0000003F" values="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12" caption="LP_GPIO_12 mega mux selection"/>
          <bitfield name="LP_GPIO_13" mask="0x00003F00" values="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13" caption="LP_GPIO_13 mega mux selection"/>
          <bitfield name="LP_GPIO_14" mask="0x003F0000" values="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14" caption="LP_GPIO_14 mega mux selection"/>
          <bitfield name="LP_GPIO_15" mask="0x3F000000" values="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15" caption="LP_GPIO_15 mega mux selection"/>
        </register>
        <register name="MEGA_MUX_IO_SEL_4" offset="0x1B0" rw="RW" size="4" initval="0x3F3F3F3F" caption="Mega Mux Selection (Refer to Mega_Mux_IO Spreadsheet)">
          <bitfield name="LP_GPIO_16" mask="0x0000003F" values="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16" caption="LP_GPIO_16 mega mux selection"/>
          <bitfield name="LP_GPIO_17" mask="0x00003F00" values="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17" caption="LP_GPIO_17 mega mux selection"/>
          <bitfield name="LP_GPIO_18" mask="0x003F0000" values="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18" caption="LP_GPIO_18 mega mux selection"/>
          <bitfield name="LP_GPIO_19" mask="0x3F000000" values="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19" caption="LP_GPIO_19 mega mux selection"/>
        </register>
        <register name="MEGA_MUX_IO_SEL_5" offset="0x1B4" rw="RW" size="4" initval="0x3F3F3F3F" caption="Mega Mux Selection (Refer to Mega_Mux_IO Spreadsheet)">
          <bitfield name="LP_GPIO_20" mask="0x0000003F" values="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20" caption="LP_GPIO_20 mega mux selection"/>
          <bitfield name="LP_GPIO_21" mask="0x00003F00" values="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21" caption="LP_GPIO_21 mega mux selection"/>
          <bitfield name="LP_GPIO_22" mask="0x003F0000" values="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22" caption="LP_GPIO_22 mega mux selection"/>
          <bitfield name="LP_GPIO_23" mask="0x3F000000" values="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23" caption="LP_GPIO_23 mega mux selection"/>
        </register>
        <register name="SENS_ADC_CLK_CTRL" offset="0x1C0" rw="RW" size="4" initval="0x001A00" caption="Clock control for the Sensor ADC">
          <bitfield name="FRAC_PART" mask="0x0000FF" caption="Fractional part for the clock divider"/>
          <bitfield name="INT_PART" mask="0x0FFF00" caption="Integer part for the clock divider"/>
          <bitfield name="INVERT" mask="0x100000" caption="Invert Sens ADC Clock"/>
        </register>
        <register name="SENS_ADC_RAW_STATUS" offset="0x1C4" rw="R" size="4" initval="0x00000" caption="Raw Status from the Sensor ADC">
          <bitfield name="ADC_OUT" mask="0x007FF" caption="Raw Status of the sens_adc_out port of the PMU"/>
          <bitfield name="ADC_CH" mask="0x03000" caption="Raw Status of the sens_adc_ch port of the PMU"/>
          <bitfield name="ADC_DONE" mask="0x10000" caption="Raw Status of the sens_adc_done port of the PMU"/>
        </register>
        <register name="SENS_ADC_CH0_DATA" offset="0x1C8" rw="R" size="2" initval="0x000" caption="Current data of the Sensor ADC for Channel 0">
          <bitfield name="SENS_ADC_CH0_DATA" mask="0x7FF"/>
        </register>
        <register name="SENS_ADC_CH1_DATA" offset="0x1CC" rw="R" size="2" initval="0x000" caption="Current data of the Sensor ADC for Channel 1">
          <bitfield name="SENS_ADC_CH1_DATA" mask="0x7FF"/>
        </register>
        <register name="SENS_ADC_CH2_DATA" offset="0x1D0" rw="R" size="2" initval="0x000" caption="Current data of the Sensor ADC for Channel 2">
          <bitfield name="SENS_ADC_CH2_DATA" mask="0x7FF"/>
        </register>
        <register name="SENS_ADC_CH3_DATA" offset="0x1D4" rw="R" size="2" initval="0x000" caption="Current data of the Sensor ADC for Channel 3">
          <bitfield name="SENS_ADC_CH3_DATA" mask="0x7FF"/>
        </register>
        <register name="IRQ_CTRL" offset="0x1E8" rw="RW" size="2" initval="0x000" caption="Configure the IRQ inputs to the system as either Rising Edge or Level Shift">
          <bitfield name="BLE_LVL_OSC_EN_IRQ_EN" mask="0x001" caption="Enable the OSC_en signal for Level Shift and Clear Mode"/>
          <bitfield name="BLE_LVL_OSC_EN_IRQ_CLR" mask="0x002" caption="if ble_lvl_osc_en_irq_en is enabled, setting irq clr to 1 will clear the irq request"/>
          <bitfield name="BLE_LVL_WAKEUP_LP_IRQ_EN" mask="0x004" caption="Enable the wakeup_lp signal for Level Shift and Clear Mode"/>
          <bitfield name="BLE_LVL_WAKEUP_LP_IRQ_CLR" mask="0x008" caption="if ble_lvl_wakeup_lp_irq_en is enabled, setting irq clr to 1 will clear the irq request"/>
          <bitfield name="BLE_LVL_BLE_LP_OUT_OF_RESET_IRQ_EN" mask="0x010" caption="Enable the lp_out_of_reset signal for Level Shift and Clear Mode"/>
          <bitfield name="BLE_LVL_BLE_LP_OUT_OF_RESET_IRQ_CLR" mask="0x020" caption="if lp_out_of_reset is enabled, setting irq clr to 1 will clear the irq request"/>
          <bitfield name="BLE_LVL_BLE_CORE_OUT_OF_RESET_IRQ_EN" mask="0x040" caption="Enable the core_out_of_reset signal for Level Shift and Clear Mode"/>
          <bitfield name="BLE_LVL_BLE_CORE_OUT_OF_RESET_IRQ_CLR" mask="0x080" caption="if core_out_of_reset is enabled, setting irq clr to 1 will clear the irq request"/>
          <bitfield name="RXTX_LVL_RXTX_SEQ_IN_SLEEP_IRQ_EN" mask="0x100" caption="Enable the rxtx_seq_in_sleep signal for Level Shift and Clear Mode"/>
          <bitfield name="RXTX_LVL_RXTX_SEQ_IN_SLEEP_IRQ_CLR" mask="0x200" caption="if rxtx_seq_in_sleep is enabled, setting irq clr to 1 will clear the irq request"/>
        </register>
        <register name="IRQ_STS" offset="0x1EC" rw="R" size="1" initval="0x00" caption="Read the raw (no level or rise detect) IRQ inputs to the system from the designated cores">
          <bitfield name="BLE_OSC_EN_IRQ" mask="0x01" caption="Read the OSC_en signal from the lp core"/>
          <bitfield name="BLE_WAKEUP_LP_IRQ" mask="0x02" caption="Read the wakeup_lp_irq signal from the lp core"/>
          <bitfield name="BLE_LP_OUT_OF_RESET_IRQ" mask="0x04" caption="Read the ble_lp_out_of_reset signal from the ble lp core"/>
          <bitfield name="BLE_CORE_OUT_OF_RESET_IRQ_EN" mask="0x08" caption="Read the ble_core_out_of_reset_irq signal from the ble core"/>
          <bitfield name="EFUSE_OUT_OF_RESET" mask="0x10" caption="Read the efuse_out_of_reset signal from the efuse wrapper"/>
        </register>
        <register name="MSEMI_MEM_CTRL" offset="0x200" rw="RW" size="4" initval="0x0000000" caption="Control the rwm, rm and wm on the Mobile Semi Memories">
          <bitfield name="PD2A_MEM_RWM_EN" mask="0x0000001" caption="RWM control for pd2a memory"/>
          <bitfield name="PD2A_MEM_WM_EN" mask="0x0000002" caption="WM control for pd2a memory"/>
          <bitfield name="PD2A_MEM_RM_EN" mask="0x0000004" caption="RM control for pd2a memory"/>
          <bitfield name="PD2B_MEM_RWM_EN" mask="0x0000010" caption="RWM control for pd2b memory"/>
          <bitfield name="PD2B_MEM_WM_EN" mask="0x0000020" caption="WM control for pd2b memory"/>
          <bitfield name="PD2B_MEM_RM_EN" mask="0x0000040" caption="RM control for pd2b memory"/>
          <bitfield name="PD3A_MEM_RWM_EN" mask="0x0000100" caption="RWM control for pd3a memory"/>
          <bitfield name="PD3A_MEM_WM_EN" mask="0x0000200" caption="WM control for pd3a memory"/>
          <bitfield name="PD3A_MEM_RM_EN" mask="0x0000400" caption="RM control for pd3a memory"/>
          <bitfield name="PD3B_MEM_RWM_EN" mask="0x0001000" caption="RWM control for pd3b memory"/>
          <bitfield name="PD3B_MEM_WM_EN" mask="0x0002000" caption="WM control for pd3b memory"/>
          <bitfield name="PD3B_MEM_RM_EN" mask="0x0004000" caption="RM control for pd3b memory"/>
          <bitfield name="PD3C_MEM_RWM_EN" mask="0x0010000" caption="RWM control for pd3c memory"/>
          <bitfield name="PD3C_MEM_WM_EN" mask="0x0020000" caption="WM control for pd3c memory"/>
          <bitfield name="PD3C_MEM_RM_EN" mask="0x0040000" caption="RM control for pd3c memory"/>
          <bitfield name="PD5_MEM_RWM_EN" mask="0x0100000" caption="RWM control for pd5 memory"/>
          <bitfield name="PD5_MEM_WM_EN" mask="0x0200000" caption="WM control for pd5 memory"/>
          <bitfield name="PD5_MEM_RM_EN" mask="0x0400000" caption="RM control for pd5 memory"/>
          <bitfield name="PD8_MEM_RWM_EN" mask="0x1000000" caption="RWM control for pd8 memory"/>
          <bitfield name="PD8_MEM_WM_EN" mask="0x2000000" caption="WM control for pd8 memory"/>
          <bitfield name="PD8_MEM_RM_EN" mask="0x4000000" caption="RM control for pd8 memory"/>
        </register>
        <register name="EFUSE_1_STATUS_3" offset="0x204" rw="RW" size="4" initval="0x00000000" caption="EFUSE_1_3 Status">
          <bitfield name="EFUSE_1_STATUS_3" mask="0xFFFFFFFF"/>
        </register>
        <register name="LPMCU_FORCE_CTRL" offset="0x210" rw="RW" size="2" initval="0x0F7F" caption="Miscellaneous Force control values for LPMCU">
          <bitfield name="SCLK_EN" mask="0x0001" caption="Enable Force Control of SCLK"/>
          <bitfield name="SCLK_VAL" mask="0x0002" caption="Enable Force Control of SCLK Value"/>
          <bitfield name="DCLK_EN" mask="0x0004" caption="Enable Force Control of DCLK"/>
          <bitfield name="DCLK_VAL" mask="0x0008" caption="Enable Force Control of DCLK Value"/>
          <bitfield name="PCLKG_EN" mask="0x0010" caption="Enable Force Control of PCLKG"/>
          <bitfield name="PCLKG_VAL" mask="0x0020" caption="Enable Force Control of PCLKG Value"/>
          <bitfield name="WICENREQ_EN" mask="0x0040" caption="Enable Force Control of WIC Enable Request to use WIC during Sleep Conditions"/>
          <bitfield name="WICENREQ_VAL" mask="0x0080" caption="Enable Force Control of WIC Enable Value"/>
          <bitfield name="GPIO_GCLK_EN" mask="0x0100" caption="Enable Force Control of GPIO Modules Clk (override clock gating and enable)"/>
          <bitfield name="COUNTER_PGCLK_EN" mask="0x0200" caption="Enable Force Control of Counter Modules Clk (override clock gating and enable)"/>
          <bitfield name="DUALTIMER_PGCLK_EN" mask="0x0400" caption="Enable Force Control of DualTimer Modules PGClk (override clock gating and enable)"/>
          <bitfield name="WICENACK_EN" mask="0x0800" caption="Enable Force Control of WIC ACK to use WIC during Sleep Conditions - Requires Handshake from WIC when its ok to sleep"/>
          <bitfield name="WICENACK_VAL" mask="0x1000" caption="Enable Force Control of WIC Enable Value - Requires Handshake from WIC when its ok to sleep"/>
        </register>
        <register name="ARM_IRQ_STATUS_0" offset="0x214" rw="R" size="4" initval="0x00000000" caption="ARM Cortex M0 IRQ Status">
          <bitfield name="ARM_IRQ_STATUS_0" mask="0xFFFFFFFF"/>
        </register>
        <register name="ARM_IRQ_STATUS_1" offset="0x218" rw="R" size="4" initval="0x00000000" caption="ARM Cortex M0 IRQ Status">
          <bitfield name="ARM_IRQ_STATUS_1" mask="0xFFFFFFFF"/>
        </register>
        <register name="BLE_DEEP_SLEEP_ENABLES" offset="0x240" rw="RW" size="1" initval="0x1" caption="BLE Deep Sleep Enables">
          <bitfield name="FW_TIMER_CORR_EN" mask="0x1" caption="Enables FW Timer Correction Operation"/>
          <bitfield name="HW_TIMER_CORR_EN" mask="0x2" caption="Enables HW Timer Correction Operation"/>
        </register>
        <register name="DEEP_SLEEP_HW_TIMER_CORR" offset="0x244" rw="RW" size="4" initval="0x0F424000" caption="Configures the HW auto correction algorithm of the fine/base timers after wakeup from deep sleep">
          <bitfield name="WAIT" mask="0x000003FF" caption="Wait time in us after wakeup before correction begins"/>
          <bitfield name="RTC_TOSC" mask="0x3FFFF000" caption="Period of RTC clock in us [7.11]"/>
        </register>
        <register name="REMAP_IDRAM1_BASE_ADDR" offset="0x254" rw="RW" size="4" initval="0x00008000" caption="ARM Cortex M0 idram 1 remap base addr">
          <bitfield name="REMAP_IDRAM1_BASE_ADDR" mask="0xFFFFFFFF"/>
        </register>
        <register name="REMAP_IDRAM1_END_ADDR" offset="0x258" rw="RW" size="4" initval="0x0001FFFF" caption="ARM Cortex M0 idram 1 remap end addr">
          <bitfield name="REMAP_IDRAM1_END_ADDR" mask="0xFFFFFFFF"/>
        </register>
        <register name="REMAP_IDRAM2_BASE_ADDR" offset="0x25C" rw="RW" size="4" initval="0x00000000" caption="ARM Cortex M0 idram 2 remap base addr">
          <bitfield name="REMAP_IDRAM2_BASE_ADDR" mask="0xFFFFFFFF"/>
        </register>
        <register name="REMAP_IDRAM2_END_ADDR" offset="0x260" rw="RW" size="4" initval="0x00007FFF" caption="ARM Cortex M0 idram 2 remap end addr">
          <bitfield name="REMAP_IDRAM2_END_ADDR" mask="0xFFFFFFFF"/>
        </register>
        <register name="REMAP_BOOT_BASE_ADDR" offset="0x264" rw="RW" size="4" initval="0x10000000" caption="ARM Cortex M0 bootrom remap base addr">
          <bitfield name="REMAP_BOOT_BASE_ADDR" mask="0xFFFFFFFF"/>
        </register>
        <register name="REMAP_BOOT_END_ADDR" offset="0x268" rw="RW" size="4" initval="0x1001FFFF" caption="ARM Cortex M0 bootrom remap end addr">
          <bitfield name="REMAP_BOOT_END_ADDR" mask="0xFFFFFFFF"/>
        </register>
        <register name="QUAD_DEC_IRQS" offset="0x280" rw="R" size="1" initval="0x0" caption="Reflects the IRQ status of the Quad Decoders">
          <bitfield name="QUAD_DEC0_IRQ" mask="0x1" caption="QUAD_DEC0 Interrupt"/>
          <bitfield name="QUAD_DEC1_IRQ" mask="0x2" caption="QUAD_DEC1 Interrupt"/>
          <bitfield name="QUAD_DEC2_IRQ" mask="0x4" caption="QUAD_DEC2 Interrupt"/>
        </register>
        <register name="QUAD_DEC0_STATUS" offset="0x284" rw="R" size="2" initval="0x0000" caption="Current status of QUAD_DEC0">
          <bitfield name="COUNT" mask="0xFFFF" caption="Current count of QUAD_DEC0"/>
        </register>
        <register name="QUAD_DEC1_STATUS" offset="0x288" rw="R" size="2" initval="0x0000" caption="Current status of QUAD_DEC1">
          <bitfield name="COUNT" mask="0xFFFF" caption="Current count of QUAD_DEC1"/>
        </register>
        <register name="QUAD_DEC2_STATUS" offset="0x28C" rw="R" size="2" initval="0x0000" caption="Current status of QUAD_DEC2">
          <bitfield name="COUNT" mask="0xFFFF" caption="Current count of QUAD_DEC2"/>
        </register>
        <register name="QUAD_DEC0_THRESHOLD" offset="0x290" rw="RW" size="4" initval="0x00FFFF00" caption="Thresholds for QUAD_DEC0">
          <bitfield name="UPPER" mask="0x0000FFFF" caption="Upper Threshold of counter for QUAD_DEC0"/>
          <bitfield name="LOWER" mask="0xFFFF0000" caption="Lower Threshold of counter for QUAD_DEC0"/>
        </register>
        <register name="QUAD_DEC0_CTRL" offset="0x294" rw="RW" size="1" initval="0x0" caption="Control for QUAD_DEC0">
          <bitfield name="ENABLE" mask="0x1" caption="Enable Quad Decoder"/>
          <bitfield name="CLR_IRQ" mask="0x2" caption="Clear IRQ From Quad Decoder"/>
          <bitfield name="CLOCK_SEL" mask="0xC" values="LPMCU_MISC_REGS_QUAD_DEC0_CTRL_CLOCK_SEL" caption="Quad Decoder Source Clock Frequency Select"/>
        </register>
        <register name="QUAD_DEC1_THRESHOLD" offset="0x2A0" rw="RW" size="4" initval="0x00FFFF00" caption="Thresholds for QUAD_DEC1">
          <bitfield name="UPPER" mask="0x0000FFFF" caption="Upper Threshold of counter for QUAD_DEC1"/>
          <bitfield name="LOWER" mask="0xFFFF0000" caption="Lower Threshold of counter for QUAD_DEC1"/>
        </register>
        <register name="QUAD_DEC1_CTRL" offset="0x2A4" rw="RW" size="1" initval="0x0" caption="Control for QUAD_DEC1">
          <bitfield name="ENABLE" mask="0x1" caption="Enable Quad Decoder"/>
          <bitfield name="CLR_IRQ" mask="0x2" caption="Clear IRQ From Quad Decoder"/>
          <bitfield name="CLOCK_SEL" mask="0xC" values="LPMCU_MISC_REGS_QUAD_DEC1_CTRL_CLOCK_SEL" caption="Quad Decoder Source Clock Frequency Select"/>
        </register>
        <register name="QUAD_DEC2_THRESHOLD" offset="0x2B0" rw="RW" size="4" initval="0x00FFFF00" caption="Thresholds for QUAD_DEC2">
          <bitfield name="UPPER" mask="0x0000FFFF" caption="Upper Threshold of counter for QUAD_DEC2"/>
          <bitfield name="LOWER" mask="0xFFFF0000" caption="Lower Threshold of counter for QUAD_DEC2"/>
        </register>
        <register name="QUAD_DEC2_CTRL" offset="0x2B4" rw="RW" size="1" initval="0x0" caption="Control for QUAD_DEC2">
          <bitfield name="ENABLE" mask="0x1" caption="Enable Quad Decoder"/>
          <bitfield name="CLR_IRQ" mask="0x2" caption="Clear IRQ From Quad Decoder"/>
          <bitfield name="CLOCK_SEL" mask="0xC" values="LPMCU_MISC_REGS_QUAD_DEC2_CTRL_CLOCK_SEL" caption="Quad Decoder Source Clock Frequency Select"/>
        </register>
        <register name="FP_COMP0_COMP" offset="0x2C0" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Compare Register 0">
          <bitfield name="FP_COMP0_COMP" mask="0x1FFFF"/>
        </register>
        <register name="FP_COMP1_COMP" offset="0x2C4" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Compare Register 1">
          <bitfield name="FP_COMP1_COMP" mask="0x1FFFF"/>
        </register>
        <register name="FP_COMP2_COMP" offset="0x2C8" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Compare Register 2">
          <bitfield name="FP_COMP2_COMP" mask="0x1FFFF"/>
        </register>
        <register name="FP_COMP3_COMP" offset="0x2CC" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Compare Register 3">
          <bitfield name="FP_COMP3_COMP" mask="0x1FFFF"/>
        </register>
        <register name="FP_COMP4_COMP" offset="0x2D0" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Compare Register 4">
          <bitfield name="FP_COMP4_COMP" mask="0x1FFFF"/>
        </register>
        <register name="FP_COMP5_COMP" offset="0x2D4" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Compare Register 5">
          <bitfield name="FP_COMP5_COMP" mask="0x1FFFF"/>
        </register>
        <register name="FP_COMP6_COMP" offset="0x2D8" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Compare Register 6">
          <bitfield name="FP_COMP6_COMP" mask="0x1FFFF"/>
        </register>
        <register name="FP_COMP7_COMP" offset="0x2DC" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Compare Register 7">
          <bitfield name="FP_COMP7_COMP" mask="0x1FFFF"/>
        </register>
        <register name="FP_COMP8_COMP" offset="0x2E0" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Compare Register 8">
          <bitfield name="FP_COMP8_COMP" mask="0x1FFFF"/>
        </register>
        <register name="FP_COMP9_COMP" offset="0x2E4" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Compare Register 9">
          <bitfield name="FP_COMP9_COMP" mask="0x1FFFF"/>
        </register>
        <register name="FP_COMP10_COMP" offset="0x2E8" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Compare Register 10">
          <bitfield name="FP_COMP10_COMP" mask="0x1FFFF"/>
        </register>
        <register name="FP_COMP11_COMP" offset="0x2EC" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Compare Register 11">
          <bitfield name="FP_COMP11_COMP" mask="0x1FFFF"/>
        </register>
        <register name="FP_COMP12_COMP" offset="0x2F0" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Compare Register 12">
          <bitfield name="FP_COMP12_COMP" mask="0x1FFFF"/>
        </register>
        <register name="FP_COMP13_COMP" offset="0x2F4" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Compare Register 13">
          <bitfield name="FP_COMP13_COMP" mask="0x1FFFF"/>
        </register>
        <register name="FP_COMP14_COMP" offset="0x2F8" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Compare Register 14">
          <bitfield name="FP_COMP14_COMP" mask="0x1FFFF"/>
        </register>
        <register name="FP_COMP15_COMP" offset="0x2FC" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Compare Register 15">
          <bitfield name="FP_COMP15_COMP" mask="0x1FFFF"/>
        </register>
        <register name="FP_COMP0_REPLACE" offset="0x300" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Replace Register 0">
          <bitfield name="FP_COMP0_REPLACE" mask="0x7FFFF"/>
        </register>
        <register name="FP_COMP1_REPLACE" offset="0x304" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Replace Register 1">
          <bitfield name="FP_COMP1_REPLACE" mask="0x7FFFF"/>
        </register>
        <register name="FP_COMP2_REPLACE" offset="0x308" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Replace Register 2">
          <bitfield name="FP_COMP2_REPLACE" mask="0x7FFFF"/>
        </register>
        <register name="FP_COMP3_REPLACE" offset="0x30C" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Replace Register 3">
          <bitfield name="FP_COMP3_REPLACE" mask="0x7FFFF"/>
        </register>
        <register name="FP_COMP4_REPLACE" offset="0x310" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Replace Register 4">
          <bitfield name="FP_COMP4_REPLACE" mask="0x7FFFF"/>
        </register>
        <register name="FP_COMP5_REPLACE" offset="0x314" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Replace Register 5">
          <bitfield name="FP_COMP5_REPLACE" mask="0x7FFFF"/>
        </register>
        <register name="FP_COMP6_REPLACE" offset="0x318" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Replace Register 6">
          <bitfield name="FP_COMP6_REPLACE" mask="0x7FFFF"/>
        </register>
        <register name="FP_COMP7_REPLACE" offset="0x31C" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Replace Register 7">
          <bitfield name="FP_COMP7_REPLACE" mask="0x7FFFF"/>
        </register>
        <register name="FP_COMP8_REPLACE" offset="0x320" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Replace Register 8">
          <bitfield name="FP_COMP8_REPLACE" mask="0x7FFFF"/>
        </register>
        <register name="FP_COMP9_REPLACE" offset="0x324" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Replace Register 9">
          <bitfield name="FP_COMP9_REPLACE" mask="0x7FFFF"/>
        </register>
        <register name="FP_COMP10_REPLACE" offset="0x328" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Replace Register 10">
          <bitfield name="FP_COMP10_REPLACE" mask="0x7FFFF"/>
        </register>
        <register name="FP_COMP11_REPLACE" offset="0x32C" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Replace Register 11">
          <bitfield name="FP_COMP11_REPLACE" mask="0x7FFFF"/>
        </register>
        <register name="FP_COMP12_REPLACE" offset="0x330" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Replace Register 12">
          <bitfield name="FP_COMP12_REPLACE" mask="0x7FFFF"/>
        </register>
        <register name="FP_COMP13_REPLACE" offset="0x334" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Replace Register 13">
          <bitfield name="FP_COMP13_REPLACE" mask="0x7FFFF"/>
        </register>
        <register name="FP_COMP14_REPLACE" offset="0x338" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Replace Register 14">
          <bitfield name="FP_COMP14_REPLACE" mask="0x7FFFF"/>
        </register>
        <register name="FP_COMP15_REPLACE" offset="0x33C" rw="RW" size="4" initval="0x00000" caption="Flash Breakpoint Replace Register 14">
          <bitfield name="FP_COMP15_REPLACE" mask="0x7FFFF"/>
        </register>
        <register name="FP_COMP_ENABLE" offset="0x340" rw="RW" size="2" initval="0x0000" caption="Flash Breakpoint Enable Register">
          <bitfield name="CMP_0_EN" mask="0x0001" caption="Enable Compare 0"/>
          <bitfield name="CMP_1_EN" mask="0x0002" caption="Enable Compare 1"/>
          <bitfield name="CMP_2_EN" mask="0x0004" caption="Enable Compare 2"/>
          <bitfield name="CMP_3_EN" mask="0x0008" caption="Enable Compare 3"/>
          <bitfield name="CMP_4_EN" mask="0x0010" caption="Enable Compare 4"/>
          <bitfield name="CMP_5_EN" mask="0x0020" caption="Enable Compare 5"/>
          <bitfield name="CMP_6_EN" mask="0x0040" caption="Enable Compare 6"/>
          <bitfield name="CMP_7_EN" mask="0x0080" caption="Enable Compare 7"/>
          <bitfield name="CMP_8_EN" mask="0x0100" caption="Enable Compare 8"/>
          <bitfield name="CMP_9_EN" mask="0x0200" caption="Enable Compare 9"/>
          <bitfield name="CMP_10_EN" mask="0x0400" caption="Enable Compare 10"/>
          <bitfield name="CMP_11_EN" mask="0x0800" caption="Enable Compare 11"/>
          <bitfield name="CMP_12_EN" mask="0x1000" caption="Enable Compare 12"/>
          <bitfield name="CMP_13_EN" mask="0x2000" caption="Enable Compare 13"/>
          <bitfield name="CMP_14_EN" mask="0x4000" caption="Enable Compare 14"/>
          <bitfield name="CMP_15_EN" mask="0x8000" caption="Enable Compare 15"/>
        </register>
        <register name="PMU_READ_REGS" offset="0x410" rw="R" size="4" initval="0x000000" caption="PMU Status Registers">
          <bitfield name="READREG1" mask="0x0000FF" caption="PMU Read Register 1"/>
          <bitfield name="READREG2" mask="0x00FF00" caption="PMU Read Register 2"/>
          <bitfield name="READREG3" mask="0xFF0000" caption="PMU Read Register 3"/>
        </register>
        <register name="MS_GPIO" offset="0x414" rw="RW" size="1" initval="0xF0" caption="Control for Mixed Signal GPIOs">
          <bitfield name="PULL_TYPE_44" mask="0x01" caption="Mixed Signal LP_GPIO_44 Pull Type Select. 1: PD, 0: PU."/>
          <bitfield name="PULL_TYPE_45" mask="0x02" caption="Mixed Signal LP_GPIO_45 Pull Type Select. 1: PD, 0: PU."/>
          <bitfield name="PULL_TYPE_46" mask="0x04" caption="Mixed Signal LP_GPIO_46 Pull Type Select. 1: PD, 0: PU."/>
          <bitfield name="PULL_TYPE_47" mask="0x08" caption="Mixed Signal LP_GPIO_47 Pull Type Select. 1: PD, 0: PU."/>
          <bitfield name="PULL_ENABLE_44" mask="0x10" caption="Active Low Pull Enable for Mixed Signal LP_GPIO_44"/>
          <bitfield name="PULL_ENABLE_45" mask="0x20" caption="Active Low Pull Enable for Mixed Signal LP_GPIO_45"/>
          <bitfield name="PULL_ENABLE_46" mask="0x40" caption="Active Low Pull Enable for Mixed Signal LP_GPIO_46"/>
          <bitfield name="PULL_ENABLE_47" mask="0x80" caption="Active Low Pull Enable for Mixed Signal LP_GPIO_47"/>
        </register>
        <register name="AON_SLEEP_TIMER_COUNTER" offset="0x420" rw="R" size="4" initval="0x00000000" caption="Current value of the AON Sleep Timer (syncd to ARM clock)">
          <bitfield name="AON_SLEEP_TIMER_COUNTER" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
      <value-group name="LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL">
        <value name="0" caption="26MHz" value="0x0"/>
        <value name="1" caption="13MHz" value="0x1"/>
        <value name="2" caption="6.5MHz" value="0x2"/>
        <value name="3" caption="3.25MHz" value="0x3"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_LPMCU_CTRL_DUALTIMER0_CLK_SEL">
        <value name="0" caption="26MHz" value="0x0"/>
        <value name="1" caption="13MHz" value="0x1"/>
        <value name="2" caption="6.5MHz" value="0x2"/>
        <value name="3" caption="3.25MHz" value="0x3"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_LPMCU_CTRL_SPI_FLASH0_CLKSEL">
        <value name="0" caption="3.25MHz" value="0x0"/>
        <value name="1" caption="6.5MHz" value="0x1"/>
        <value name="2" caption="13MHz" value="0x2"/>
        <value name="3" caption="26MHz" value="0x3"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_0_SEL">
        <value name="GPIO" caption="MUX function 0" value="0x0"/>
        <value name="MEGAMUX" caption="MUX function 1" value="0x1"/>
        <value name="SWD_CLK" caption="MUX function 2" value="0x2"/>
        <value name="TEST_OUT_0" caption="MUX function 7" value="0x7"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_1_SEL">
        <value name="GPIO" caption="MUX function 0" value="0x0"/>
        <value name="MEGAMUX" caption="MUX function 1" value="0x1"/>
        <value name="SWD_IO" caption="MUX function 2" value="0x2"/>
        <value name="TEST_OUT_1" caption="MUX function 7" value="0x7"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_2_SEL">
        <value name="GPIO" caption="MUX function 0" value="0x0"/>
        <value name="MEGAMUX" caption="MUX function 1" value="0x1"/>
        <value name="UART0_RXD" caption="MUX function 2" value="0x2"/>
        <value name="SPI1_SCK" caption="MUX function 4" value="0x4"/>
        <value name="SPI0_SCK" caption="MUX function 5" value="0x5"/>
        <value name="SPI_FLASH0_SCK" caption="MUX function 6" value="0x6"/>
        <value name="TEST_OUT_2" caption="MUX function 7" value="0x7"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_3_SEL">
        <value name="GPIO" caption="MUX function 0" value="0x0"/>
        <value name="MEGAMUX" caption="MUX function 1" value="0x1"/>
        <value name="UART0_TXD" caption="MUX function 2" value="0x2"/>
        <value name="SPI1_MOSI" caption="MUX function 4" value="0x4"/>
        <value name="SPI0_MOSI" caption="MUX function 5" value="0x5"/>
        <value name="SPI_FLASH0_TXD" caption="MUX function 6" value="0x6"/>
        <value name="TEST_OUT_3" caption="MUX function 7" value="0x7"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_4_SEL">
        <value name="GPIO" caption="MUX function 0" value="0x0"/>
        <value name="MEGAMUX" caption="MUX function 1" value="0x1"/>
        <value name="UART0_CTS" caption="MUX function 2" value="0x2"/>
        <value name="SPI1_SSN" caption="MUX function 4" value="0x4"/>
        <value name="SPI0_SSN" caption="MUX function 5" value="0x5"/>
        <value name="SPI_FLASH0_SSN" caption="MUX function 6" value="0x6"/>
        <value name="TEST_OUT_4" caption="MUX function 7" value="0x7"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_5_SEL">
        <value name="GPIO" caption="MUX function 0" value="0x0"/>
        <value name="MEGAMUX" caption="MUX function 1" value="0x1"/>
        <value name="UART0_RTS" caption="MUX function 2" value="0x2"/>
        <value name="SPI1_MISO" caption="MUX function 4" value="0x4"/>
        <value name="SPI0_MISO" caption="MUX function 5" value="0x5"/>
        <value name="SPI_FLASH0_RXD" caption="MUX function 6" value="0x6"/>
        <value name="TEST_OUT_5" caption="MUX function 7" value="0x7"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_6_SEL">
        <value name="GPIO" caption="MUX function 0" value="0x0"/>
        <value name="MEGAMUX" caption="MUX function 1" value="0x1"/>
        <value name="UART1_RXD" caption="MUX function 2" value="0x2"/>
        <value name="SPI0_SCK" caption="MUX function 5" value="0x5"/>
        <value name="SPI_FLASH0_SCK" caption="MUX function 6" value="0x6"/>
        <value name="TEST_OUT_6" caption="MUX function 7" value="0x7"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PINMUX_SEL_0_LP_GPIO_7_SEL">
        <value name="GPIO" caption="MUX function 0" value="0x0"/>
        <value name="MEGAMUX" caption="MUX function 1" value="0x1"/>
        <value name="UART1_TXD" caption="MUX function 2" value="0x2"/>
        <value name="SPI0_MOSI" caption="MUX function 5" value="0x5"/>
        <value name="SPI_FLASH0_TXD" caption="MUX function 6" value="0x6"/>
        <value name="TEST_OUT_7" caption="MUX function 7" value="0x7"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_8_SEL">
        <value name="GPIO" caption="MUX function 0" value="0x0"/>
        <value name="MEGAMUX" caption="MUX function 1" value="0x1"/>
        <value name="I2C0_SDA" caption="MUX function 2" value="0x2"/>
        <value name="SPI0_SSN" caption="MUX function 5" value="0x5"/>
        <value name="SPI_FLASH0_SSN" caption="MUX function 6" value="0x6"/>
        <value name="TEST_OUT_8" caption="MUX function 7" value="0x7"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_9_SEL">
        <value name="GPIO" caption="MUX function 0" value="0x0"/>
        <value name="MEGAMUX" caption="MUX function 1" value="0x1"/>
        <value name="I2C0_SCL" caption="MUX function 2" value="0x2"/>
        <value name="SPI0_MISO" caption="MUX function 5" value="0x5"/>
        <value name="SPI_FLASH0_RXD" caption="MUX function 6" value="0x6"/>
        <value name="TEST_OUT_9" caption="MUX function 7" value="0x7"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_10_SEL">
        <value name="GPIO" caption="MUX function 0" value="0x0"/>
        <value name="MEGAMUX" caption="MUX function 1" value="0x1"/>
        <value name="SPI0_SCK" caption="MUX function 2" value="0x2"/>
        <value name="SPI_FLASH0_SCK" caption="MUX function 6" value="0x6"/>
        <value name="TEST_OUT_10" caption="MUX function 7" value="0x7"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_11_SEL">
        <value name="GPIO" caption="MUX function 0" value="0x0"/>
        <value name="MEGAMUX" caption="MUX function 1" value="0x1"/>
        <value name="SPI0_MOSI" caption="MUX function 2" value="0x2"/>
        <value name="SPI_FLASH0_TXD" caption="MUX function 6" value="0x6"/>
        <value name="TEST_OUT_11" caption="MUX function 7" value="0x7"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_12_SEL">
        <value name="GPIO" caption="MUX function 0" value="0x0"/>
        <value name="MEGAMUX" caption="MUX function 1" value="0x1"/>
        <value name="SPI0_SSN" caption="MUX function 2" value="0x2"/>
        <value name="SPI_FLASH0_SSN" caption="MUX function 6" value="0x6"/>
        <value name="TEST_OUT_12" caption="MUX function 7" value="0x7"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_13_SEL">
        <value name="GPIO" caption="MUX function 0" value="0x0"/>
        <value name="MEGAMUX" caption="MUX function 1" value="0x1"/>
        <value name="SPI0_MISO" caption="MUX function 2" value="0x2"/>
        <value name="SPI_FLASH0_RXD" caption="MUX function 6" value="0x6"/>
        <value name="TEST_OUT_13" caption="MUX function 7" value="0x7"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_14_SEL">
        <value name="GPIO" caption="MUX function 0" value="0x0"/>
        <value name="MEGAMUX" caption="MUX function 1" value="0x1"/>
        <value name="UART1_CTS" caption="MUX function 2" value="0x2"/>
        <value name="I2C1_SDA" caption="MUX function 4" value="0x4"/>
        <value name="TEST_OUT_14" caption="MUX function 7" value="0x7"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PINMUX_SEL_1_LP_GPIO_15_SEL">
        <value name="GPIO" caption="MUX function 0" value="0x0"/>
        <value name="MEGAMUX" caption="MUX function 1" value="0x1"/>
        <value name="UART1_RTS" caption="MUX function 2" value="0x2"/>
        <value name="I2C1_SCL" caption="MUX function 4" value="0x4"/>
        <value name="TEST_OUT_15" caption="MUX function 7" value="0x7"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_16_SEL">
        <value name="GPIO" caption="MUX function 0" value="0x0"/>
        <value name="MEGAMUX" caption="MUX function 1" value="0x1"/>
        <value name="SPI_FLASH0_SCK" caption="MUX function 2" value="0x2"/>
        <value name="SPI1_SSN" caption="MUX function 4" value="0x4"/>
        <value name="SPI0_SCK" caption="MUX function 5" value="0x5"/>
        <value name="SPI_FLASH0_SSN" caption="MUX function 6" value="0x6"/>
        <value name="TEST_OUT_16" caption="MUX function 7" value="0x7"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_17_SEL">
        <value name="GPIO" caption="MUX function 0" value="0x0"/>
        <value name="MEGAMUX" caption="MUX function 1" value="0x1"/>
        <value name="SPI_FLASH0_TXD" caption="MUX function 2" value="0x2"/>
        <value name="SPI1_SCK" caption="MUX function 4" value="0x4"/>
        <value name="SPI0_MOSI" caption="MUX function 5" value="0x5"/>
        <value name="TEST_OUT_17" caption="MUX function 7" value="0x7"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_18_SEL">
        <value name="GPIO" caption="MUX function 0" value="0x0"/>
        <value name="MEGAMUX" caption="MUX function 1" value="0x1"/>
        <value name="SPI_FLASH0_SSN" caption="MUX function 2" value="0x2"/>
        <value name="SPI1_MISO" caption="MUX function 4" value="0x4"/>
        <value name="SPI0_SSN" caption="MUX function 5" value="0x5"/>
        <value name="SPI_FLASH0_RXD" caption="MUX function 6" value="0x6"/>
        <value name="TEST_OUT_18" caption="MUX function 7" value="0x7"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_19_SEL">
        <value name="GPIO" caption="MUX function 0" value="0x0"/>
        <value name="MEGAMUX" caption="MUX function 1" value="0x1"/>
        <value name="SPI_FLASH0_RXD" caption="MUX function 2" value="0x2"/>
        <value name="SPI1_MOSI" caption="MUX function 4" value="0x4"/>
        <value name="SPI0_MISO" caption="MUX function 5" value="0x5"/>
        <value name="TEST_OUT_19" caption="MUX function 7" value="0x7"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_20_SEL">
        <value name="GPIO" caption="MUX function 0" value="0x0"/>
        <value name="MEGAMUX" caption="MUX function 1" value="0x1"/>
        <value name="TEST_OUT_20" caption="MUX function 7" value="0x7"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_21_SEL">
        <value name="GPIO" caption="MUX function 0" value="0x0"/>
        <value name="MEGAMUX" caption="MUX function 1" value="0x1"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_22_SEL">
        <value name="GPIO" caption="MUX function 0" value="0x0"/>
        <value name="MEGAMUX" caption="MUX function 1" value="0x1"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PINMUX_SEL_2_LP_GPIO_23_SEL">
        <value name="GPIO" caption="MUX function 0" value="0x0"/>
        <value name="MEGAMUX" caption="MUX function 1" value="0x1"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_0_SEL">
        <value name="SPI_FLASH0_SCK" caption="MUX function 1" value="0x1"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_1_SEL">
        <value name="SPI_FLASH0_TXD" caption="MUX function 3" value="0x3"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_2_SEL">
        <value name="SPI_FLASH0_SSN" caption="MUX function 2" value="0x2"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_3_SEL">
        <value name="SPI_FLASH0_RXD" caption="MUX function 4" value="0x4"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PINMUX_SEL_3_LP_SIP_4_SEL">
        <value name="SPI_FLASH0_WP" caption="MUX function 0" value="0x0"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_0">
        <value name="0" caption="UART0 RX" value="0x0"/>
        <value name="1" caption="UART0 RX" value="0x1"/>
        <value name="2" caption="UART0 TX" value="0x2"/>
        <value name="3" caption="UART1 RX" value="0x3"/>
        <value name="4" caption="UART1 TX" value="0x4"/>
        <value name="5" caption="SPI0 RX" value="0x5"/>
        <value name="6" caption="SPI0 TX" value="0x6"/>
        <value name="7" caption="SPI1 RX" value="0x7"/>
        <value name="8" caption="SPI1 TX" value="0x8"/>
        <value name="9" caption="I2C0 RX" value="0x9"/>
        <value name="10" caption="I2C0 TX" value="0xa"/>
        <value name="11" caption="I2C1 RX" value="0xb"/>
        <value name="12" caption="I2C1 TX" value="0xc"/>
        <value name="13" caption="WDT0" value="0xd"/>
        <value name="14" caption="WDT1" value="0xe"/>
        <value name="15" caption="DUALTIMER0" value="0xf"/>
        <value name="16" caption="PROV_DMA_CTRL0" value="0x10"/>
        <value name="17" caption="SECURITY" value="0x11"/>
        <value name="18" caption="EFUSE_OUT_OF_RESET" value="0x12"/>
        <value name="19" caption="QUAD_DEC0_1_2" value="0x13"/>
        <value name="20" caption="BLE_FRONTEND" value="0x14"/>
        <value name="21" caption="PROG_AHB_TRIG_TIMEOUT" value="0x15"/>
        <value name="22" caption="SXPLL_NEED_RESET" value="0x16"/>
        <value name="23" caption="LP_CLK_CAL_DONE" value="0x17"/>
        <value name="24" caption="BROWNOUT_DETECTED" value="0x18"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_1">
        <value name="0" caption="UART0 TX" value="0x0"/>
        <value name="1" caption="UART0 RX" value="0x1"/>
        <value name="2" caption="UART0 TX" value="0x2"/>
        <value name="3" caption="UART1 RX" value="0x3"/>
        <value name="4" caption="UART1 TX" value="0x4"/>
        <value name="5" caption="SPI0 RX" value="0x5"/>
        <value name="6" caption="SPI0 TX" value="0x6"/>
        <value name="7" caption="SPI1 RX" value="0x7"/>
        <value name="8" caption="SPI1 TX" value="0x8"/>
        <value name="9" caption="I2C0 RX" value="0x9"/>
        <value name="10" caption="I2C0 TX" value="0xa"/>
        <value name="11" caption="I2C1 RX" value="0xb"/>
        <value name="12" caption="I2C1 TX" value="0xc"/>
        <value name="13" caption="WDT0" value="0xd"/>
        <value name="14" caption="WDT1" value="0xe"/>
        <value name="15" caption="DUALTIMER0" value="0xf"/>
        <value name="16" caption="PROV_DMA_CTRL0" value="0x10"/>
        <value name="17" caption="SECURITY" value="0x11"/>
        <value name="18" caption="EFUSE_OUT_OF_RESET" value="0x12"/>
        <value name="19" caption="QUAD_DEC0_1_2" value="0x13"/>
        <value name="20" caption="BLE_FRONTEND" value="0x14"/>
        <value name="21" caption="PROG_AHB_TRIG_TIMEOUT" value="0x15"/>
        <value name="22" caption="SXPLL_NEED_RESET" value="0x16"/>
        <value name="23" caption="LP_CLK_CAL_DONE" value="0x17"/>
        <value name="24" caption="BROWNOUT_DETECTED" value="0x18"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_2">
        <value name="0" caption="UART1 RX" value="0x0"/>
        <value name="1" caption="UART0 RX" value="0x1"/>
        <value name="2" caption="UART0 TX" value="0x2"/>
        <value name="3" caption="UART1 RX" value="0x3"/>
        <value name="4" caption="UART1 TX" value="0x4"/>
        <value name="5" caption="SPI0 RX" value="0x5"/>
        <value name="6" caption="SPI0 TX" value="0x6"/>
        <value name="7" caption="SPI1 RX" value="0x7"/>
        <value name="8" caption="SPI1 TX" value="0x8"/>
        <value name="9" caption="I2C0 RX" value="0x9"/>
        <value name="10" caption="I2C0 TX" value="0xa"/>
        <value name="11" caption="I2C1 RX" value="0xb"/>
        <value name="12" caption="I2C1 TX" value="0xc"/>
        <value name="13" caption="WDT0" value="0xd"/>
        <value name="14" caption="WDT1" value="0xe"/>
        <value name="15" caption="DUALTIMER0" value="0xf"/>
        <value name="16" caption="PROV_DMA_CTRL0" value="0x10"/>
        <value name="17" caption="SECURITY" value="0x11"/>
        <value name="18" caption="EFUSE_OUT_OF_RESET" value="0x12"/>
        <value name="19" caption="QUAD_DEC0_1_2" value="0x13"/>
        <value name="20" caption="BLE_FRONTEND" value="0x14"/>
        <value name="21" caption="PROG_AHB_TRIG_TIMEOUT" value="0x15"/>
        <value name="22" caption="SXPLL_NEED_RESET" value="0x16"/>
        <value name="23" caption="LP_CLK_CAL_DONE" value="0x17"/>
        <value name="24" caption="BROWNOUT_DETECTED" value="0x18"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_0_MUX_3">
        <value name="0" caption="UART1 TX" value="0x0"/>
        <value name="1" caption="UART0 RX" value="0x1"/>
        <value name="2" caption="UART0 TX" value="0x2"/>
        <value name="3" caption="UART1 RX" value="0x3"/>
        <value name="4" caption="UART1 TX" value="0x4"/>
        <value name="5" caption="SPI0 RX" value="0x5"/>
        <value name="6" caption="SPI0 TX" value="0x6"/>
        <value name="7" caption="SPI1 RX" value="0x7"/>
        <value name="8" caption="SPI1 TX" value="0x8"/>
        <value name="9" caption="I2C0 RX" value="0x9"/>
        <value name="10" caption="I2C0 TX" value="0xa"/>
        <value name="11" caption="I2C1 RX" value="0xb"/>
        <value name="12" caption="I2C1 TX" value="0xc"/>
        <value name="13" caption="WDT0" value="0xd"/>
        <value name="14" caption="WDT1" value="0xe"/>
        <value name="15" caption="DUALTIMER0" value="0xf"/>
        <value name="16" caption="PROV_DMA_CTRL0" value="0x10"/>
        <value name="17" caption="SECURITY" value="0x11"/>
        <value name="18" caption="EFUSE_OUT_OF_RESET" value="0x12"/>
        <value name="19" caption="QUAD_DEC0_1_2" value="0x13"/>
        <value name="20" caption="BLE_FRONTEND" value="0x14"/>
        <value name="21" caption="PROG_AHB_TRIG_TIMEOUT" value="0x15"/>
        <value name="22" caption="SXPLL_NEED_RESET" value="0x16"/>
        <value name="23" caption="LP_CLK_CAL_DONE" value="0x17"/>
        <value name="24" caption="BROWNOUT_DETECTED" value="0x18"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_4">
        <value name="0" caption="SPI0 RX" value="0x0"/>
        <value name="1" caption="UART0 RX" value="0x1"/>
        <value name="2" caption="UART0 TX" value="0x2"/>
        <value name="3" caption="UART1 RX" value="0x3"/>
        <value name="4" caption="UART1 TX" value="0x4"/>
        <value name="5" caption="SPI0 RX" value="0x5"/>
        <value name="6" caption="SPI0 TX" value="0x6"/>
        <value name="7" caption="SPI1 RX" value="0x7"/>
        <value name="8" caption="SPI1 TX" value="0x8"/>
        <value name="9" caption="I2C0 RX" value="0x9"/>
        <value name="10" caption="I2C0 TX" value="0xa"/>
        <value name="11" caption="I2C1 RX" value="0xb"/>
        <value name="12" caption="I2C1 TX" value="0xc"/>
        <value name="13" caption="WDT0" value="0xd"/>
        <value name="14" caption="WDT1" value="0xe"/>
        <value name="15" caption="DUALTIMER0" value="0xf"/>
        <value name="16" caption="PROV_DMA_CTRL0" value="0x10"/>
        <value name="17" caption="SECURITY" value="0x11"/>
        <value name="18" caption="EFUSE_OUT_OF_RESET" value="0x12"/>
        <value name="19" caption="QUAD_DEC0_1_2" value="0x13"/>
        <value name="20" caption="BLE_FRONTEND" value="0x14"/>
        <value name="21" caption="PROG_AHB_TRIG_TIMEOUT" value="0x15"/>
        <value name="22" caption="SXPLL_NEED_RESET" value="0x16"/>
        <value name="23" caption="LP_CLK_CAL_DONE" value="0x17"/>
        <value name="24" caption="BROWNOUT_DETECTED" value="0x18"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_5">
        <value name="0" caption="SPI0 TX" value="0x0"/>
        <value name="1" caption="UART0 RX" value="0x1"/>
        <value name="2" caption="UART0 TX" value="0x2"/>
        <value name="3" caption="UART1 RX" value="0x3"/>
        <value name="4" caption="UART1 TX" value="0x4"/>
        <value name="5" caption="SPI0 RX" value="0x5"/>
        <value name="6" caption="SPI0 TX" value="0x6"/>
        <value name="7" caption="SPI1 RX" value="0x7"/>
        <value name="8" caption="SPI1 TX" value="0x8"/>
        <value name="9" caption="I2C0 RX" value="0x9"/>
        <value name="10" caption="I2C0 TX" value="0xa"/>
        <value name="11" caption="I2C1 RX" value="0xb"/>
        <value name="12" caption="I2C1 TX" value="0xc"/>
        <value name="13" caption="WDT0" value="0xd"/>
        <value name="14" caption="WDT1" value="0xe"/>
        <value name="15" caption="DUALTIMER0" value="0xf"/>
        <value name="16" caption="PROV_DMA_CTRL0" value="0x10"/>
        <value name="17" caption="SECURITY" value="0x11"/>
        <value name="18" caption="EFUSE_OUT_OF_RESET" value="0x12"/>
        <value name="19" caption="QUAD_DEC0_1_2" value="0x13"/>
        <value name="20" caption="BLE_FRONTEND" value="0x14"/>
        <value name="21" caption="PROG_AHB_TRIG_TIMEOUT" value="0x15"/>
        <value name="22" caption="SXPLL_NEED_RESET" value="0x16"/>
        <value name="23" caption="LP_CLK_CAL_DONE" value="0x17"/>
        <value name="24" caption="BROWNOUT_DETECTED" value="0x18"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_6">
        <value name="0" caption="SPI1 RX" value="0x0"/>
        <value name="1" caption="UART0 RX" value="0x1"/>
        <value name="2" caption="UART0 TX" value="0x2"/>
        <value name="3" caption="UART1 RX" value="0x3"/>
        <value name="4" caption="UART1 TX" value="0x4"/>
        <value name="5" caption="SPI0 RX" value="0x5"/>
        <value name="6" caption="SPI0 TX" value="0x6"/>
        <value name="7" caption="SPI1 RX" value="0x7"/>
        <value name="8" caption="SPI1 TX" value="0x8"/>
        <value name="9" caption="I2C0 RX" value="0x9"/>
        <value name="10" caption="I2C0 TX" value="0xa"/>
        <value name="11" caption="I2C1 RX" value="0xb"/>
        <value name="12" caption="I2C1 TX" value="0xc"/>
        <value name="13" caption="WDT0" value="0xd"/>
        <value name="14" caption="WDT1" value="0xe"/>
        <value name="15" caption="DUALTIMER0" value="0xf"/>
        <value name="16" caption="PROV_DMA_CTRL0" value="0x10"/>
        <value name="17" caption="SECURITY" value="0x11"/>
        <value name="18" caption="EFUSE_OUT_OF_RESET" value="0x12"/>
        <value name="19" caption="QUAD_DEC0_1_2" value="0x13"/>
        <value name="20" caption="BLE_FRONTEND" value="0x14"/>
        <value name="21" caption="PROG_AHB_TRIG_TIMEOUT" value="0x15"/>
        <value name="22" caption="SXPLL_NEED_RESET" value="0x16"/>
        <value name="23" caption="LP_CLK_CAL_DONE" value="0x17"/>
        <value name="24" caption="BROWNOUT_DETECTED" value="0x18"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_1_MUX_7">
        <value name="0" caption="SPI1 TX" value="0x0"/>
        <value name="1" caption="UART0 RX" value="0x1"/>
        <value name="2" caption="UART0 TX" value="0x2"/>
        <value name="3" caption="UART1 RX" value="0x3"/>
        <value name="4" caption="UART1 TX" value="0x4"/>
        <value name="5" caption="SPI0 RX" value="0x5"/>
        <value name="6" caption="SPI0 TX" value="0x6"/>
        <value name="7" caption="SPI1 RX" value="0x7"/>
        <value name="8" caption="SPI1 TX" value="0x8"/>
        <value name="9" caption="I2C0 RX" value="0x9"/>
        <value name="10" caption="I2C0 TX" value="0xa"/>
        <value name="11" caption="I2C1 RX" value="0xb"/>
        <value name="12" caption="I2C1 TX" value="0xc"/>
        <value name="13" caption="WDT0" value="0xd"/>
        <value name="14" caption="WDT1" value="0xe"/>
        <value name="15" caption="DUALTIMER0" value="0xf"/>
        <value name="16" caption="PROV_DMA_CTRL0" value="0x10"/>
        <value name="17" caption="SECURITY" value="0x11"/>
        <value name="18" caption="EFUSE_OUT_OF_RESET" value="0x12"/>
        <value name="19" caption="QUAD_DEC0_1_2" value="0x13"/>
        <value name="20" caption="BLE_FRONTEND" value="0x14"/>
        <value name="21" caption="PROG_AHB_TRIG_TIMEOUT" value="0x15"/>
        <value name="22" caption="SXPLL_NEED_RESET" value="0x16"/>
        <value name="23" caption="LP_CLK_CAL_DONE" value="0x17"/>
        <value name="24" caption="BROWNOUT_DETECTED" value="0x18"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_8">
        <value name="0" caption="I2C0 RX" value="0x0"/>
        <value name="1" caption="UART0 RX" value="0x1"/>
        <value name="2" caption="UART0 TX" value="0x2"/>
        <value name="3" caption="UART1 RX" value="0x3"/>
        <value name="4" caption="UART1 TX" value="0x4"/>
        <value name="5" caption="SPI0 RX" value="0x5"/>
        <value name="6" caption="SPI0 TX" value="0x6"/>
        <value name="7" caption="SPI1 RX" value="0x7"/>
        <value name="8" caption="SPI1 TX" value="0x8"/>
        <value name="9" caption="I2C0 RX" value="0x9"/>
        <value name="10" caption="I2C0 TX" value="0xa"/>
        <value name="11" caption="I2C1 RX" value="0xb"/>
        <value name="12" caption="I2C1 TX" value="0xc"/>
        <value name="13" caption="WDT0" value="0xd"/>
        <value name="14" caption="WDT1" value="0xe"/>
        <value name="15" caption="DUALTIMER0" value="0xf"/>
        <value name="16" caption="PROV_DMA_CTRL0" value="0x10"/>
        <value name="17" caption="SECURITY" value="0x11"/>
        <value name="18" caption="EFUSE_OUT_OF_RESET" value="0x12"/>
        <value name="19" caption="QUAD_DEC0_1_2" value="0x13"/>
        <value name="20" caption="BLE_FRONTEND" value="0x14"/>
        <value name="21" caption="PROG_AHB_TRIG_TIMEOUT" value="0x15"/>
        <value name="22" caption="SXPLL_NEED_RESET" value="0x16"/>
        <value name="23" caption="LP_CLK_CAL_DONE" value="0x17"/>
        <value name="24" caption="BROWNOUT_DETECTED" value="0x18"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_9">
        <value name="0" caption="I2C0 TX" value="0x0"/>
        <value name="1" caption="UART0 RX" value="0x1"/>
        <value name="2" caption="UART0 TX" value="0x2"/>
        <value name="3" caption="UART1 RX" value="0x3"/>
        <value name="4" caption="UART1 TX" value="0x4"/>
        <value name="5" caption="SPI0 RX" value="0x5"/>
        <value name="6" caption="SPI0 TX" value="0x6"/>
        <value name="7" caption="SPI1 RX" value="0x7"/>
        <value name="8" caption="SPI1 TX" value="0x8"/>
        <value name="9" caption="I2C0 RX" value="0x9"/>
        <value name="10" caption="I2C0 TX" value="0xa"/>
        <value name="11" caption="I2C1 RX" value="0xb"/>
        <value name="12" caption="I2C1 TX" value="0xc"/>
        <value name="13" caption="WDT0" value="0xd"/>
        <value name="14" caption="WDT1" value="0xe"/>
        <value name="15" caption="DUALTIMER0" value="0xf"/>
        <value name="16" caption="PROV_DMA_CTRL0" value="0x10"/>
        <value name="17" caption="SECURITY" value="0x11"/>
        <value name="18" caption="EFUSE_OUT_OF_RESET" value="0x12"/>
        <value name="19" caption="QUAD_DEC0_1_2" value="0x13"/>
        <value name="20" caption="BLE_FRONTEND" value="0x14"/>
        <value name="21" caption="PROG_AHB_TRIG_TIMEOUT" value="0x15"/>
        <value name="22" caption="SXPLL_NEED_RESET" value="0x16"/>
        <value name="23" caption="LP_CLK_CAL_DONE" value="0x17"/>
        <value name="24" caption="BROWNOUT_DETECTED" value="0x18"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_10">
        <value name="0" caption="I2C1 RX" value="0x0"/>
        <value name="1" caption="UART0 RX" value="0x1"/>
        <value name="2" caption="UART0 TX" value="0x2"/>
        <value name="3" caption="UART1 RX" value="0x3"/>
        <value name="4" caption="UART1 TX" value="0x4"/>
        <value name="5" caption="SPI0 RX" value="0x5"/>
        <value name="6" caption="SPI0 TX" value="0x6"/>
        <value name="7" caption="SPI1 RX" value="0x7"/>
        <value name="8" caption="SPI1 TX" value="0x8"/>
        <value name="9" caption="I2C0 RX" value="0x9"/>
        <value name="10" caption="I2C0 TX" value="0xa"/>
        <value name="11" caption="I2C1 RX" value="0xb"/>
        <value name="12" caption="I2C1 TX" value="0xc"/>
        <value name="13" caption="WDT0" value="0xd"/>
        <value name="14" caption="WDT1" value="0xe"/>
        <value name="15" caption="DUALTIMER0" value="0xf"/>
        <value name="16" caption="PROV_DMA_CTRL0" value="0x10"/>
        <value name="17" caption="SECURITY" value="0x11"/>
        <value name="18" caption="EFUSE_OUT_OF_RESET" value="0x12"/>
        <value name="19" caption="QUAD_DEC0_1_2" value="0x13"/>
        <value name="20" caption="BLE_FRONTEND" value="0x14"/>
        <value name="21" caption="PROG_AHB_TRIG_TIMEOUT" value="0x15"/>
        <value name="22" caption="SXPLL_NEED_RESET" value="0x16"/>
        <value name="23" caption="LP_CLK_CAL_DONE" value="0x17"/>
        <value name="24" caption="BROWNOUT_DETECTED" value="0x18"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_2_MUX_11">
        <value name="0" caption="I2C1 TX" value="0x0"/>
        <value name="1" caption="UART0 RX" value="0x1"/>
        <value name="2" caption="UART0 TX" value="0x2"/>
        <value name="3" caption="UART1 RX" value="0x3"/>
        <value name="4" caption="UART1 TX" value="0x4"/>
        <value name="5" caption="SPI0 RX" value="0x5"/>
        <value name="6" caption="SPI0 TX" value="0x6"/>
        <value name="7" caption="SPI1 RX" value="0x7"/>
        <value name="8" caption="SPI1 TX" value="0x8"/>
        <value name="9" caption="I2C0 RX" value="0x9"/>
        <value name="10" caption="I2C0 TX" value="0xa"/>
        <value name="11" caption="I2C1 RX" value="0xb"/>
        <value name="12" caption="I2C1 TX" value="0xc"/>
        <value name="13" caption="WDT0" value="0xd"/>
        <value name="14" caption="WDT1" value="0xe"/>
        <value name="15" caption="DUALTIMER0" value="0xf"/>
        <value name="16" caption="PROV_DMA_CTRL0" value="0x10"/>
        <value name="17" caption="SECURITY" value="0x11"/>
        <value name="18" caption="EFUSE_OUT_OF_RESET" value="0x12"/>
        <value name="19" caption="QUAD_DEC0_1_2" value="0x13"/>
        <value name="20" caption="BLE_FRONTEND" value="0x14"/>
        <value name="21" caption="PROG_AHB_TRIG_TIMEOUT" value="0x15"/>
        <value name="22" caption="SXPLL_NEED_RESET" value="0x16"/>
        <value name="23" caption="LP_CLK_CAL_DONE" value="0x17"/>
        <value name="24" caption="BROWNOUT_DETECTED" value="0x18"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_12">
        <value name="0" caption="WDT0" value="0x0"/>
        <value name="1" caption="UART0 RX" value="0x1"/>
        <value name="2" caption="UART0 TX" value="0x2"/>
        <value name="3" caption="UART1 RX" value="0x3"/>
        <value name="4" caption="UART1 TX" value="0x4"/>
        <value name="5" caption="SPI0 RX" value="0x5"/>
        <value name="6" caption="SPI0 TX" value="0x6"/>
        <value name="7" caption="SPI1 RX" value="0x7"/>
        <value name="8" caption="SPI1 TX" value="0x8"/>
        <value name="9" caption="I2C0 RX" value="0x9"/>
        <value name="10" caption="I2C0 TX" value="0xa"/>
        <value name="11" caption="I2C1 RX" value="0xb"/>
        <value name="12" caption="I2C1 TX" value="0xc"/>
        <value name="13" caption="WDT0" value="0xd"/>
        <value name="14" caption="WDT1" value="0xe"/>
        <value name="15" caption="DUALTIMER0" value="0xf"/>
        <value name="16" caption="PROV_DMA_CTRL0" value="0x10"/>
        <value name="17" caption="SECURITY" value="0x11"/>
        <value name="18" caption="EFUSE_OUT_OF_RESET" value="0x12"/>
        <value name="19" caption="QUAD_DEC0_1_2" value="0x13"/>
        <value name="20" caption="BLE_FRONTEND" value="0x14"/>
        <value name="21" caption="PROG_AHB_TRIG_TIMEOUT" value="0x15"/>
        <value name="22" caption="SXPLL_NEED_RESET" value="0x16"/>
        <value name="23" caption="LP_CLK_CAL_DONE" value="0x17"/>
        <value name="24" caption="BROWNOUT_DETECTED" value="0x18"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_13">
        <value name="0" caption="WDT1" value="0x0"/>
        <value name="1" caption="UART0 RX" value="0x1"/>
        <value name="2" caption="UART0 TX" value="0x2"/>
        <value name="3" caption="UART1 RX" value="0x3"/>
        <value name="4" caption="UART1 TX" value="0x4"/>
        <value name="5" caption="SPI0 RX" value="0x5"/>
        <value name="6" caption="SPI0 TX" value="0x6"/>
        <value name="7" caption="SPI1 RX" value="0x7"/>
        <value name="8" caption="SPI1 TX" value="0x8"/>
        <value name="9" caption="I2C0 RX" value="0x9"/>
        <value name="10" caption="I2C0 TX" value="0xa"/>
        <value name="11" caption="I2C1 RX" value="0xb"/>
        <value name="12" caption="I2C1 TX" value="0xc"/>
        <value name="13" caption="WDT0" value="0xd"/>
        <value name="14" caption="WDT1" value="0xe"/>
        <value name="15" caption="DUALTIMER0" value="0xf"/>
        <value name="16" caption="PROV_DMA_CTRL0" value="0x10"/>
        <value name="17" caption="SECURITY" value="0x11"/>
        <value name="18" caption="EFUSE_OUT_OF_RESET" value="0x12"/>
        <value name="19" caption="QUAD_DEC0_1_2" value="0x13"/>
        <value name="20" caption="BLE_FRONTEND" value="0x14"/>
        <value name="21" caption="PROG_AHB_TRIG_TIMEOUT" value="0x15"/>
        <value name="22" caption="SXPLL_NEED_RESET" value="0x16"/>
        <value name="23" caption="LP_CLK_CAL_DONE" value="0x17"/>
        <value name="24" caption="BROWNOUT_DETECTED" value="0x18"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_14">
        <value name="0" caption="DUALTIMER0" value="0x0"/>
        <value name="1" caption="UART0 RX" value="0x1"/>
        <value name="2" caption="UART0 TX" value="0x2"/>
        <value name="3" caption="UART1 RX" value="0x3"/>
        <value name="4" caption="UART1 TX" value="0x4"/>
        <value name="5" caption="SPI0 RX" value="0x5"/>
        <value name="6" caption="SPI0 TX" value="0x6"/>
        <value name="7" caption="SPI1 RX" value="0x7"/>
        <value name="8" caption="SPI1 TX" value="0x8"/>
        <value name="9" caption="I2C0 RX" value="0x9"/>
        <value name="10" caption="I2C0 TX" value="0xa"/>
        <value name="11" caption="I2C1 RX" value="0xb"/>
        <value name="12" caption="I2C1 TX" value="0xc"/>
        <value name="13" caption="WDT0" value="0xd"/>
        <value name="14" caption="WDT1" value="0xe"/>
        <value name="15" caption="DUALTIMER0" value="0xf"/>
        <value name="16" caption="PROV_DMA_CTRL0" value="0x10"/>
        <value name="17" caption="SECURITY" value="0x11"/>
        <value name="18" caption="EFUSE_OUT_OF_RESET" value="0x12"/>
        <value name="19" caption="QUAD_DEC0_1_2" value="0x13"/>
        <value name="20" caption="BLE_FRONTEND" value="0x14"/>
        <value name="21" caption="PROG_AHB_TRIG_TIMEOUT" value="0x15"/>
        <value name="22" caption="SXPLL_NEED_RESET" value="0x16"/>
        <value name="23" caption="LP_CLK_CAL_DONE" value="0x17"/>
        <value name="24" caption="BROWNOUT_DETECTED" value="0x18"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_3_MUX_15">
        <value name="0" caption="PROV_DMA_CTRL0" value="0x0"/>
        <value name="1" caption="UART0 RX" value="0x1"/>
        <value name="2" caption="UART0 TX" value="0x2"/>
        <value name="3" caption="UART1 RX" value="0x3"/>
        <value name="4" caption="UART1 TX" value="0x4"/>
        <value name="5" caption="SPI0 RX" value="0x5"/>
        <value name="6" caption="SPI0 TX" value="0x6"/>
        <value name="7" caption="SPI1 RX" value="0x7"/>
        <value name="8" caption="SPI1 TX" value="0x8"/>
        <value name="9" caption="I2C0 RX" value="0x9"/>
        <value name="10" caption="I2C0 TX" value="0xa"/>
        <value name="11" caption="I2C1 RX" value="0xb"/>
        <value name="12" caption="I2C1 TX" value="0xc"/>
        <value name="13" caption="WDT0" value="0xd"/>
        <value name="14" caption="WDT1" value="0xe"/>
        <value name="15" caption="DUALTIMER0" value="0xf"/>
        <value name="16" caption="PROV_DMA_CTRL0" value="0x10"/>
        <value name="17" caption="SECURITY" value="0x11"/>
        <value name="18" caption="EFUSE_OUT_OF_RESET" value="0x12"/>
        <value name="19" caption="QUAD_DEC0_1_2" value="0x13"/>
        <value name="20" caption="BLE_FRONTEND" value="0x14"/>
        <value name="21" caption="PROG_AHB_TRIG_TIMEOUT" value="0x15"/>
        <value name="22" caption="SXPLL_NEED_RESET" value="0x16"/>
        <value name="23" caption="LP_CLK_CAL_DONE" value="0x17"/>
        <value name="24" caption="BROWNOUT_DETECTED" value="0x18"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_16">
        <value name="0" caption="SECURITY" value="0x0"/>
        <value name="1" caption="UART0 RX" value="0x1"/>
        <value name="2" caption="UART0 TX" value="0x2"/>
        <value name="3" caption="UART1 RX" value="0x3"/>
        <value name="4" caption="UART1 TX" value="0x4"/>
        <value name="5" caption="SPI0 RX" value="0x5"/>
        <value name="6" caption="SPI0 TX" value="0x6"/>
        <value name="7" caption="SPI1 RX" value="0x7"/>
        <value name="8" caption="SPI1 TX" value="0x8"/>
        <value name="9" caption="I2C0 RX" value="0x9"/>
        <value name="10" caption="I2C0 TX" value="0xa"/>
        <value name="11" caption="I2C1 RX" value="0xb"/>
        <value name="12" caption="I2C1 TX" value="0xc"/>
        <value name="13" caption="WDT0" value="0xd"/>
        <value name="14" caption="WDT1" value="0xe"/>
        <value name="15" caption="DUALTIMER0" value="0xf"/>
        <value name="16" caption="PROV_DMA_CTRL0" value="0x10"/>
        <value name="17" caption="SECURITY" value="0x11"/>
        <value name="18" caption="EFUSE_OUT_OF_RESET" value="0x12"/>
        <value name="19" caption="QUAD_DEC0_1_2" value="0x13"/>
        <value name="20" caption="BLE_FRONTEND" value="0x14"/>
        <value name="21" caption="PROG_AHB_TRIG_TIMEOUT" value="0x15"/>
        <value name="22" caption="SXPLL_NEED_RESET" value="0x16"/>
        <value name="23" caption="LP_CLK_CAL_DONE" value="0x17"/>
        <value name="24" caption="BROWNOUT_DETECTED" value="0x18"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_17">
        <value name="0" caption="EFUSE_OUT_OF_RESET" value="0x0"/>
        <value name="1" caption="UART0 RX" value="0x1"/>
        <value name="2" caption="UART0 TX" value="0x2"/>
        <value name="3" caption="UART1 RX" value="0x3"/>
        <value name="4" caption="UART1 TX" value="0x4"/>
        <value name="5" caption="SPI0 RX" value="0x5"/>
        <value name="6" caption="SPI0 TX" value="0x6"/>
        <value name="7" caption="SPI1 RX" value="0x7"/>
        <value name="8" caption="SPI1 TX" value="0x8"/>
        <value name="9" caption="I2C0 RX" value="0x9"/>
        <value name="10" caption="I2C0 TX" value="0xa"/>
        <value name="11" caption="I2C1 RX" value="0xb"/>
        <value name="12" caption="I2C1 TX" value="0xc"/>
        <value name="13" caption="WDT0" value="0xd"/>
        <value name="14" caption="WDT1" value="0xe"/>
        <value name="15" caption="DUALTIMER0" value="0xf"/>
        <value name="16" caption="PROV_DMA_CTRL0" value="0x10"/>
        <value name="17" caption="SECURITY" value="0x11"/>
        <value name="18" caption="EFUSE_OUT_OF_RESET" value="0x12"/>
        <value name="19" caption="QUAD_DEC0_1_2" value="0x13"/>
        <value name="20" caption="BLE_FRONTEND" value="0x14"/>
        <value name="21" caption="PROG_AHB_TRIG_TIMEOUT" value="0x15"/>
        <value name="22" caption="SXPLL_NEED_RESET" value="0x16"/>
        <value name="23" caption="LP_CLK_CAL_DONE" value="0x17"/>
        <value name="24" caption="BROWNOUT_DETECTED" value="0x18"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_18">
        <value name="0" caption="SXPLL_NEED_RESET" value="0x0"/>
        <value name="1" caption="UART0 RX" value="0x1"/>
        <value name="2" caption="UART0 TX" value="0x2"/>
        <value name="3" caption="UART1 RX" value="0x3"/>
        <value name="4" caption="UART1 TX" value="0x4"/>
        <value name="5" caption="SPI0 RX" value="0x5"/>
        <value name="6" caption="SPI0 TX" value="0x6"/>
        <value name="7" caption="SPI1 RX" value="0x7"/>
        <value name="8" caption="SPI1 TX" value="0x8"/>
        <value name="9" caption="I2C0 RX" value="0x9"/>
        <value name="10" caption="I2C0 TX" value="0xa"/>
        <value name="11" caption="I2C1 RX" value="0xb"/>
        <value name="12" caption="I2C1 TX" value="0xc"/>
        <value name="13" caption="WDT0" value="0xd"/>
        <value name="14" caption="WDT1" value="0xe"/>
        <value name="15" caption="DUALTIMER0" value="0xf"/>
        <value name="16" caption="PROV_DMA_CTRL0" value="0x10"/>
        <value name="17" caption="SECURITY" value="0x11"/>
        <value name="18" caption="EFUSE_OUT_OF_RESET" value="0x12"/>
        <value name="19" caption="QUAD_DEC0_1_2" value="0x13"/>
        <value name="20" caption="BLE_FRONTEND" value="0x14"/>
        <value name="21" caption="PROG_AHB_TRIG_TIMEOUT" value="0x15"/>
        <value name="22" caption="SXPLL_NEED_RESET" value="0x16"/>
        <value name="23" caption="LP_CLK_CAL_DONE" value="0x17"/>
        <value name="24" caption="BROWNOUT_DETECTED" value="0x18"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_4_MUX_19">
        <value name="0" caption="LP_CLK_CAL_DONE" value="0x0"/>
        <value name="1" caption="UART0 RX" value="0x1"/>
        <value name="2" caption="UART0 TX" value="0x2"/>
        <value name="3" caption="UART1 RX" value="0x3"/>
        <value name="4" caption="UART1 TX" value="0x4"/>
        <value name="5" caption="SPI0 RX" value="0x5"/>
        <value name="6" caption="SPI0 TX" value="0x6"/>
        <value name="7" caption="SPI1 RX" value="0x7"/>
        <value name="8" caption="SPI1 TX" value="0x8"/>
        <value name="9" caption="I2C0 RX" value="0x9"/>
        <value name="10" caption="I2C0 TX" value="0xa"/>
        <value name="11" caption="I2C1 RX" value="0xb"/>
        <value name="12" caption="I2C1 TX" value="0xc"/>
        <value name="13" caption="WDT0" value="0xd"/>
        <value name="14" caption="WDT1" value="0xe"/>
        <value name="15" caption="DUALTIMER0" value="0xf"/>
        <value name="16" caption="PROV_DMA_CTRL0" value="0x10"/>
        <value name="17" caption="SECURITY" value="0x11"/>
        <value name="18" caption="EFUSE_OUT_OF_RESET" value="0x12"/>
        <value name="19" caption="QUAD_DEC0_1_2" value="0x13"/>
        <value name="20" caption="BLE_FRONTEND" value="0x14"/>
        <value name="21" caption="PROG_AHB_TRIG_TIMEOUT" value="0x15"/>
        <value name="22" caption="SXPLL_NEED_RESET" value="0x16"/>
        <value name="23" caption="LP_CLK_CAL_DONE" value="0x17"/>
        <value name="24" caption="BROWNOUT_DETECTED" value="0x18"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_IRQ_MUX_IO_SEL_5_MUX_20">
        <value name="0" caption="BROWNOUT_DETECTED" value="0x0"/>
        <value name="1" caption="UART0 RX" value="0x1"/>
        <value name="2" caption="UART0 TX" value="0x2"/>
        <value name="3" caption="UART1 RX" value="0x3"/>
        <value name="4" caption="UART1 TX" value="0x4"/>
        <value name="5" caption="SPI0 RX" value="0x5"/>
        <value name="6" caption="SPI0 TX" value="0x6"/>
        <value name="7" caption="SPI1 RX" value="0x7"/>
        <value name="8" caption="SPI1 TX" value="0x8"/>
        <value name="9" caption="I2C0 RX" value="0x9"/>
        <value name="10" caption="I2C0 TX" value="0xa"/>
        <value name="11" caption="I2C1 RX" value="0xb"/>
        <value name="12" caption="I2C1 TX" value="0xc"/>
        <value name="13" caption="WDT0" value="0xd"/>
        <value name="14" caption="WDT1" value="0xe"/>
        <value name="15" caption="DUALTIMER0" value="0xf"/>
        <value name="16" caption="PROV_DMA_CTRL0" value="0x10"/>
        <value name="17" caption="SECURITY" value="0x11"/>
        <value name="18" caption="EFUSE_OUT_OF_RESET" value="0x12"/>
        <value name="19" caption="QUAD_DEC0_1_2" value="0x13"/>
        <value name="20" caption="BLE_FRONTEND" value="0x14"/>
        <value name="21" caption="PROG_AHB_TRIG_TIMEOUT" value="0x15"/>
        <value name="22" caption="SXPLL_NEED_RESET" value="0x16"/>
        <value name="23" caption="LP_CLK_CAL_DONE" value="0x17"/>
        <value name="24" caption="BROWNOUT_DETECTED" value="0x18"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PWM0_CTRL_SAMPLE_METHOD">
        <value name="0" caption="Samples agcdata at &gt;= 1024 cycles and does not lose precision" value="0x0"/>
        <value name="1" caption="Samples at PWM period but will lose LSBs if less than 1024" value="0x1"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PWM0_CTRL_CLOCK_SEL">
        <value name="0" caption="26MHz" value="0x0"/>
        <value name="1" caption="13MHz" value="0x1"/>
        <value name="2" caption="6.5MHz" value="0x2"/>
        <value name="3" caption="3.25MHz" value="0x3"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PWM1_CTRL_SAMPLE_METHOD">
        <value name="0" caption="Samples agcdata at &gt;= 1024 cycles and does not lose precision" value="0x0"/>
        <value name="1" caption="Samples at PWM period but will lose LSBs if less than 1024" value="0x1"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PWM1_CTRL_CLOCK_SEL">
        <value name="0" caption="26MHz" value="0x0"/>
        <value name="1" caption="13MHz" value="0x1"/>
        <value name="2" caption="6.5MHz" value="0x2"/>
        <value name="3" caption="3.25MHz" value="0x3"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PWM2_CTRL_SAMPLE_METHOD">
        <value name="0" caption="Samples agcdata at &gt;= 1024 cycles and does not lose precision" value="0x0"/>
        <value name="1" caption="Samples at PWM period but will lose LSBs if less than 1024" value="0x1"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PWM2_CTRL_CLOCK_SEL">
        <value name="0" caption="26MHz" value="0x0"/>
        <value name="1" caption="13MHz" value="0x1"/>
        <value name="2" caption="6.5MHz" value="0x2"/>
        <value name="3" caption="3.25MHz" value="0x3"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PWM3_CTRL_SAMPLE_METHOD">
        <value name="0" caption="Samples agcdata at &gt;= 1024 cycles and does not lose precision" value="0x0"/>
        <value name="1" caption="Samples at PWM period but will lose LSBs if less than 1024" value="0x1"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_PWM3_CTRL_CLOCK_SEL">
        <value name="0" caption="26MHz" value="0x0"/>
        <value name="1" caption="13MHz" value="0x1"/>
        <value name="2" caption="6.5MHz" value="0x2"/>
        <value name="3" caption="3.25MHz" value="0x3"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_0">
        <value name="UART0_RXD" caption="UART0_RXD" value="0x0"/>
        <value name="UART0_TXD" caption="UART0_TXD" value="0x1"/>
        <value name="UART0_CTS" caption="UART0_CTS" value="0x2"/>
        <value name="UART0_RTS" caption="UART0_RTS" value="0x3"/>
        <value name="UART1_RXD" caption="UART1_RXD" value="0x4"/>
        <value name="UART1_TXD" caption="UART1_TXD" value="0x5"/>
        <value name="UART1_CTS" caption="UART1_CTS" value="0x6"/>
        <value name="UART1_RTS" caption="UART1_RTS" value="0x7"/>
        <value name="I2C0_SDA" caption="I2C0_SDA" value="0x8"/>
        <value name="I2C0_SCL" caption="I2C0_SCL" value="0x9"/>
        <value name="I2C1_SDA" caption="I2C1_SDA" value="0xa"/>
        <value name="I2C1_SCL" caption="I2C1_SCL" value="0xb"/>
        <value name="PWM0_OUT" caption="PWM0_OUT" value="0xc"/>
        <value name="PWM1_OUT" caption="PWM1_OUT" value="0xd"/>
        <value name="PWM2_OUT" caption="PWM2_OUT" value="0xe"/>
        <value name="PWM3_OUT" caption="PWM3_OUT" value="0xf"/>
        <value name="32KHZ_CLK" caption="32KHZ_CLK" value="0x10"/>
        <value name="COEX_WLAN_TX" caption="COEX_WLAN_TX" value="0x11"/>
        <value name="COEX_WLAN_RX" caption="COEX_WLAN_RX" value="0x12"/>
        <value name="COEX_BLE_TX" caption="COEX_BLE_TX" value="0x13"/>
        <value name="COEX_BLE_RX" caption="COEX_BLE_RX" value="0x14"/>
        <value name="COEX_BLE_IN_PROCESS" caption="COEX_BLE_IN_PROCESS" value="0x15"/>
        <value name="COEX_BLE_MBSY" caption="COEX_BLE_MBSY" value="0x16"/>
        <value name="COEX_BLE_SYNC" caption="COEX_BLE_SYNC" value="0x17"/>
        <value name="COEX_BLE_RXNTX" caption="COEX_BLE_RXNTX" value="0x18"/>
        <value name="COEX_BLE_PTI_0" caption="COEX_BLE_PTI_0" value="0x19"/>
        <value name="COEX_BLE_PTI_1" caption="COEX_BLE_PTI_1" value="0x1a"/>
        <value name="COEX_BLE_PTI_2" caption="COEX_BLE_PTI_2" value="0x1b"/>
        <value name="COEX_BLE_PTI_3" caption="COEX_BLE_PTI_3" value="0x1c"/>
        <value name="QUAD_DEC0_A" caption="QUAD_DEC0_A" value="0x1d"/>
        <value name="QUAD_DEC0_B" caption="QUAD_DEC0_B" value="0x1e"/>
        <value name="QUAD_DEC1_A" caption="QUAD_DEC1_A" value="0x1f"/>
        <value name="QUAD_DEC1_B" caption="QUAD_DEC1_B" value="0x20"/>
        <value name="QUAD_DEC2_A" caption="QUAD_DEC2_A" value="0x21"/>
        <value name="QUAD_DEC2_B" caption="QUAD_DEC2_B" value="0x22"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_1">
        <value name="UART0_RXD" caption="UART0_RXD" value="0x0"/>
        <value name="UART0_TXD" caption="UART0_TXD" value="0x1"/>
        <value name="UART0_CTS" caption="UART0_CTS" value="0x2"/>
        <value name="UART0_RTS" caption="UART0_RTS" value="0x3"/>
        <value name="UART1_RXD" caption="UART1_RXD" value="0x4"/>
        <value name="UART1_TXD" caption="UART1_TXD" value="0x5"/>
        <value name="UART1_CTS" caption="UART1_CTS" value="0x6"/>
        <value name="UART1_RTS" caption="UART1_RTS" value="0x7"/>
        <value name="I2C0_SDA" caption="I2C0_SDA" value="0x8"/>
        <value name="I2C0_SCL" caption="I2C0_SCL" value="0x9"/>
        <value name="I2C1_SDA" caption="I2C1_SDA" value="0xa"/>
        <value name="I2C1_SCL" caption="I2C1_SCL" value="0xb"/>
        <value name="PWM0_OUT" caption="PWM0_OUT" value="0xc"/>
        <value name="PWM1_OUT" caption="PWM1_OUT" value="0xd"/>
        <value name="PWM2_OUT" caption="PWM2_OUT" value="0xe"/>
        <value name="PWM3_OUT" caption="PWM3_OUT" value="0xf"/>
        <value name="32KHZ_CLK" caption="32KHZ_CLK" value="0x10"/>
        <value name="COEX_WLAN_TX" caption="COEX_WLAN_TX" value="0x11"/>
        <value name="COEX_WLAN_RX" caption="COEX_WLAN_RX" value="0x12"/>
        <value name="COEX_BLE_TX" caption="COEX_BLE_TX" value="0x13"/>
        <value name="COEX_BLE_RX" caption="COEX_BLE_RX" value="0x14"/>
        <value name="COEX_BLE_IN_PROCESS" caption="COEX_BLE_IN_PROCESS" value="0x15"/>
        <value name="COEX_BLE_MBSY" caption="COEX_BLE_MBSY" value="0x16"/>
        <value name="COEX_BLE_SYNC" caption="COEX_BLE_SYNC" value="0x17"/>
        <value name="COEX_BLE_RXNTX" caption="COEX_BLE_RXNTX" value="0x18"/>
        <value name="COEX_BLE_PTI_0" caption="COEX_BLE_PTI_0" value="0x19"/>
        <value name="COEX_BLE_PTI_1" caption="COEX_BLE_PTI_1" value="0x1a"/>
        <value name="COEX_BLE_PTI_2" caption="COEX_BLE_PTI_2" value="0x1b"/>
        <value name="COEX_BLE_PTI_3" caption="COEX_BLE_PTI_3" value="0x1c"/>
        <value name="QUAD_DEC0_A" caption="QUAD_DEC0_A" value="0x1d"/>
        <value name="QUAD_DEC0_B" caption="QUAD_DEC0_B" value="0x1e"/>
        <value name="QUAD_DEC1_A" caption="QUAD_DEC1_A" value="0x1f"/>
        <value name="QUAD_DEC1_B" caption="QUAD_DEC1_B" value="0x20"/>
        <value name="QUAD_DEC2_A" caption="QUAD_DEC2_A" value="0x21"/>
        <value name="QUAD_DEC2_B" caption="QUAD_DEC2_B" value="0x22"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_2">
        <value name="UART0_RXD" caption="UART0_RXD" value="0x0"/>
        <value name="UART0_TXD" caption="UART0_TXD" value="0x1"/>
        <value name="UART0_CTS" caption="UART0_CTS" value="0x2"/>
        <value name="UART0_RTS" caption="UART0_RTS" value="0x3"/>
        <value name="UART1_RXD" caption="UART1_RXD" value="0x4"/>
        <value name="UART1_TXD" caption="UART1_TXD" value="0x5"/>
        <value name="UART1_CTS" caption="UART1_CTS" value="0x6"/>
        <value name="UART1_RTS" caption="UART1_RTS" value="0x7"/>
        <value name="I2C0_SDA" caption="I2C0_SDA" value="0x8"/>
        <value name="I2C0_SCL" caption="I2C0_SCL" value="0x9"/>
        <value name="I2C1_SDA" caption="I2C1_SDA" value="0xa"/>
        <value name="I2C1_SCL" caption="I2C1_SCL" value="0xb"/>
        <value name="PWM0_OUT" caption="PWM0_OUT" value="0xc"/>
        <value name="PWM1_OUT" caption="PWM1_OUT" value="0xd"/>
        <value name="PWM2_OUT" caption="PWM2_OUT" value="0xe"/>
        <value name="PWM3_OUT" caption="PWM3_OUT" value="0xf"/>
        <value name="32KHZ_CLK" caption="32KHZ_CLK" value="0x10"/>
        <value name="COEX_WLAN_TX" caption="COEX_WLAN_TX" value="0x11"/>
        <value name="COEX_WLAN_RX" caption="COEX_WLAN_RX" value="0x12"/>
        <value name="COEX_BLE_TX" caption="COEX_BLE_TX" value="0x13"/>
        <value name="COEX_BLE_RX" caption="COEX_BLE_RX" value="0x14"/>
        <value name="COEX_BLE_IN_PROCESS" caption="COEX_BLE_IN_PROCESS" value="0x15"/>
        <value name="COEX_BLE_MBSY" caption="COEX_BLE_MBSY" value="0x16"/>
        <value name="COEX_BLE_SYNC" caption="COEX_BLE_SYNC" value="0x17"/>
        <value name="COEX_BLE_RXNTX" caption="COEX_BLE_RXNTX" value="0x18"/>
        <value name="COEX_BLE_PTI_0" caption="COEX_BLE_PTI_0" value="0x19"/>
        <value name="COEX_BLE_PTI_1" caption="COEX_BLE_PTI_1" value="0x1a"/>
        <value name="COEX_BLE_PTI_2" caption="COEX_BLE_PTI_2" value="0x1b"/>
        <value name="COEX_BLE_PTI_3" caption="COEX_BLE_PTI_3" value="0x1c"/>
        <value name="QUAD_DEC0_A" caption="QUAD_DEC0_A" value="0x1d"/>
        <value name="QUAD_DEC0_B" caption="QUAD_DEC0_B" value="0x1e"/>
        <value name="QUAD_DEC1_A" caption="QUAD_DEC1_A" value="0x1f"/>
        <value name="QUAD_DEC1_B" caption="QUAD_DEC1_B" value="0x20"/>
        <value name="QUAD_DEC2_A" caption="QUAD_DEC2_A" value="0x21"/>
        <value name="QUAD_DEC2_B" caption="QUAD_DEC2_B" value="0x22"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_0_LP_GPIO_3">
        <value name="UART0_RXD" caption="UART0_RXD" value="0x0"/>
        <value name="UART0_TXD" caption="UART0_TXD" value="0x1"/>
        <value name="UART0_CTS" caption="UART0_CTS" value="0x2"/>
        <value name="UART0_RTS" caption="UART0_RTS" value="0x3"/>
        <value name="UART1_RXD" caption="UART1_RXD" value="0x4"/>
        <value name="UART1_TXD" caption="UART1_TXD" value="0x5"/>
        <value name="UART1_CTS" caption="UART1_CTS" value="0x6"/>
        <value name="UART1_RTS" caption="UART1_RTS" value="0x7"/>
        <value name="I2C0_SDA" caption="I2C0_SDA" value="0x8"/>
        <value name="I2C0_SCL" caption="I2C0_SCL" value="0x9"/>
        <value name="I2C1_SDA" caption="I2C1_SDA" value="0xa"/>
        <value name="I2C1_SCL" caption="I2C1_SCL" value="0xb"/>
        <value name="PWM0_OUT" caption="PWM0_OUT" value="0xc"/>
        <value name="PWM1_OUT" caption="PWM1_OUT" value="0xd"/>
        <value name="PWM2_OUT" caption="PWM2_OUT" value="0xe"/>
        <value name="PWM3_OUT" caption="PWM3_OUT" value="0xf"/>
        <value name="32KHZ_CLK" caption="32KHZ_CLK" value="0x10"/>
        <value name="COEX_WLAN_TX" caption="COEX_WLAN_TX" value="0x11"/>
        <value name="COEX_WLAN_RX" caption="COEX_WLAN_RX" value="0x12"/>
        <value name="COEX_BLE_TX" caption="COEX_BLE_TX" value="0x13"/>
        <value name="COEX_BLE_RX" caption="COEX_BLE_RX" value="0x14"/>
        <value name="COEX_BLE_IN_PROCESS" caption="COEX_BLE_IN_PROCESS" value="0x15"/>
        <value name="COEX_BLE_MBSY" caption="COEX_BLE_MBSY" value="0x16"/>
        <value name="COEX_BLE_SYNC" caption="COEX_BLE_SYNC" value="0x17"/>
        <value name="COEX_BLE_RXNTX" caption="COEX_BLE_RXNTX" value="0x18"/>
        <value name="COEX_BLE_PTI_0" caption="COEX_BLE_PTI_0" value="0x19"/>
        <value name="COEX_BLE_PTI_1" caption="COEX_BLE_PTI_1" value="0x1a"/>
        <value name="COEX_BLE_PTI_2" caption="COEX_BLE_PTI_2" value="0x1b"/>
        <value name="COEX_BLE_PTI_3" caption="COEX_BLE_PTI_3" value="0x1c"/>
        <value name="QUAD_DEC0_A" caption="QUAD_DEC0_A" value="0x1d"/>
        <value name="QUAD_DEC0_B" caption="QUAD_DEC0_B" value="0x1e"/>
        <value name="QUAD_DEC1_A" caption="QUAD_DEC1_A" value="0x1f"/>
        <value name="QUAD_DEC1_B" caption="QUAD_DEC1_B" value="0x20"/>
        <value name="QUAD_DEC2_A" caption="QUAD_DEC2_A" value="0x21"/>
        <value name="QUAD_DEC2_B" caption="QUAD_DEC2_B" value="0x22"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_4">
        <value name="UART0_RXD" caption="UART0_RXD" value="0x0"/>
        <value name="UART0_TXD" caption="UART0_TXD" value="0x1"/>
        <value name="UART0_CTS" caption="UART0_CTS" value="0x2"/>
        <value name="UART0_RTS" caption="UART0_RTS" value="0x3"/>
        <value name="UART1_RXD" caption="UART1_RXD" value="0x4"/>
        <value name="UART1_TXD" caption="UART1_TXD" value="0x5"/>
        <value name="UART1_CTS" caption="UART1_CTS" value="0x6"/>
        <value name="UART1_RTS" caption="UART1_RTS" value="0x7"/>
        <value name="I2C0_SDA" caption="I2C0_SDA" value="0x8"/>
        <value name="I2C0_SCL" caption="I2C0_SCL" value="0x9"/>
        <value name="I2C1_SDA" caption="I2C1_SDA" value="0xa"/>
        <value name="I2C1_SCL" caption="I2C1_SCL" value="0xb"/>
        <value name="PWM0_OUT" caption="PWM0_OUT" value="0xc"/>
        <value name="PWM1_OUT" caption="PWM1_OUT" value="0xd"/>
        <value name="PWM2_OUT" caption="PWM2_OUT" value="0xe"/>
        <value name="PWM3_OUT" caption="PWM3_OUT" value="0xf"/>
        <value name="32KHZ_CLK" caption="32KHZ_CLK" value="0x10"/>
        <value name="COEX_WLAN_TX" caption="COEX_WLAN_TX" value="0x11"/>
        <value name="COEX_WLAN_RX" caption="COEX_WLAN_RX" value="0x12"/>
        <value name="COEX_BLE_TX" caption="COEX_BLE_TX" value="0x13"/>
        <value name="COEX_BLE_RX" caption="COEX_BLE_RX" value="0x14"/>
        <value name="COEX_BLE_IN_PROCESS" caption="COEX_BLE_IN_PROCESS" value="0x15"/>
        <value name="COEX_BLE_MBSY" caption="COEX_BLE_MBSY" value="0x16"/>
        <value name="COEX_BLE_SYNC" caption="COEX_BLE_SYNC" value="0x17"/>
        <value name="COEX_BLE_RXNTX" caption="COEX_BLE_RXNTX" value="0x18"/>
        <value name="COEX_BLE_PTI_0" caption="COEX_BLE_PTI_0" value="0x19"/>
        <value name="COEX_BLE_PTI_1" caption="COEX_BLE_PTI_1" value="0x1a"/>
        <value name="COEX_BLE_PTI_2" caption="COEX_BLE_PTI_2" value="0x1b"/>
        <value name="COEX_BLE_PTI_3" caption="COEX_BLE_PTI_3" value="0x1c"/>
        <value name="QUAD_DEC0_A" caption="QUAD_DEC0_A" value="0x1d"/>
        <value name="QUAD_DEC0_B" caption="QUAD_DEC0_B" value="0x1e"/>
        <value name="QUAD_DEC1_A" caption="QUAD_DEC1_A" value="0x1f"/>
        <value name="QUAD_DEC1_B" caption="QUAD_DEC1_B" value="0x20"/>
        <value name="QUAD_DEC2_A" caption="QUAD_DEC2_A" value="0x21"/>
        <value name="QUAD_DEC2_B" caption="QUAD_DEC2_B" value="0x22"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_5">
        <value name="UART0_RXD" caption="UART0_RXD" value="0x0"/>
        <value name="UART0_TXD" caption="UART0_TXD" value="0x1"/>
        <value name="UART0_CTS" caption="UART0_CTS" value="0x2"/>
        <value name="UART0_RTS" caption="UART0_RTS" value="0x3"/>
        <value name="UART1_RXD" caption="UART1_RXD" value="0x4"/>
        <value name="UART1_TXD" caption="UART1_TXD" value="0x5"/>
        <value name="UART1_CTS" caption="UART1_CTS" value="0x6"/>
        <value name="UART1_RTS" caption="UART1_RTS" value="0x7"/>
        <value name="I2C0_SDA" caption="I2C0_SDA" value="0x8"/>
        <value name="I2C0_SCL" caption="I2C0_SCL" value="0x9"/>
        <value name="I2C1_SDA" caption="I2C1_SDA" value="0xa"/>
        <value name="I2C1_SCL" caption="I2C1_SCL" value="0xb"/>
        <value name="PWM0_OUT" caption="PWM0_OUT" value="0xc"/>
        <value name="PWM1_OUT" caption="PWM1_OUT" value="0xd"/>
        <value name="PWM2_OUT" caption="PWM2_OUT" value="0xe"/>
        <value name="PWM3_OUT" caption="PWM3_OUT" value="0xf"/>
        <value name="32KHZ_CLK" caption="32KHZ_CLK" value="0x10"/>
        <value name="COEX_WLAN_TX" caption="COEX_WLAN_TX" value="0x11"/>
        <value name="COEX_WLAN_RX" caption="COEX_WLAN_RX" value="0x12"/>
        <value name="COEX_BLE_TX" caption="COEX_BLE_TX" value="0x13"/>
        <value name="COEX_BLE_RX" caption="COEX_BLE_RX" value="0x14"/>
        <value name="COEX_BLE_IN_PROCESS" caption="COEX_BLE_IN_PROCESS" value="0x15"/>
        <value name="COEX_BLE_MBSY" caption="COEX_BLE_MBSY" value="0x16"/>
        <value name="COEX_BLE_SYNC" caption="COEX_BLE_SYNC" value="0x17"/>
        <value name="COEX_BLE_RXNTX" caption="COEX_BLE_RXNTX" value="0x18"/>
        <value name="COEX_BLE_PTI_0" caption="COEX_BLE_PTI_0" value="0x19"/>
        <value name="COEX_BLE_PTI_1" caption="COEX_BLE_PTI_1" value="0x1a"/>
        <value name="COEX_BLE_PTI_2" caption="COEX_BLE_PTI_2" value="0x1b"/>
        <value name="COEX_BLE_PTI_3" caption="COEX_BLE_PTI_3" value="0x1c"/>
        <value name="QUAD_DEC0_A" caption="QUAD_DEC0_A" value="0x1d"/>
        <value name="QUAD_DEC0_B" caption="QUAD_DEC0_B" value="0x1e"/>
        <value name="QUAD_DEC1_A" caption="QUAD_DEC1_A" value="0x1f"/>
        <value name="QUAD_DEC1_B" caption="QUAD_DEC1_B" value="0x20"/>
        <value name="QUAD_DEC2_A" caption="QUAD_DEC2_A" value="0x21"/>
        <value name="QUAD_DEC2_B" caption="QUAD_DEC2_B" value="0x22"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_6">
        <value name="UART0_RXD" caption="UART0_RXD" value="0x0"/>
        <value name="UART0_TXD" caption="UART0_TXD" value="0x1"/>
        <value name="UART0_CTS" caption="UART0_CTS" value="0x2"/>
        <value name="UART0_RTS" caption="UART0_RTS" value="0x3"/>
        <value name="UART1_RXD" caption="UART1_RXD" value="0x4"/>
        <value name="UART1_TXD" caption="UART1_TXD" value="0x5"/>
        <value name="UART1_CTS" caption="UART1_CTS" value="0x6"/>
        <value name="UART1_RTS" caption="UART1_RTS" value="0x7"/>
        <value name="I2C0_SDA" caption="I2C0_SDA" value="0x8"/>
        <value name="I2C0_SCL" caption="I2C0_SCL" value="0x9"/>
        <value name="I2C1_SDA" caption="I2C1_SDA" value="0xa"/>
        <value name="I2C1_SCL" caption="I2C1_SCL" value="0xb"/>
        <value name="PWM0_OUT" caption="PWM0_OUT" value="0xc"/>
        <value name="PWM1_OUT" caption="PWM1_OUT" value="0xd"/>
        <value name="PWM2_OUT" caption="PWM2_OUT" value="0xe"/>
        <value name="PWM3_OUT" caption="PWM3_OUT" value="0xf"/>
        <value name="32KHZ_CLK" caption="32KHZ_CLK" value="0x10"/>
        <value name="COEX_WLAN_TX" caption="COEX_WLAN_TX" value="0x11"/>
        <value name="COEX_WLAN_RX" caption="COEX_WLAN_RX" value="0x12"/>
        <value name="COEX_BLE_TX" caption="COEX_BLE_TX" value="0x13"/>
        <value name="COEX_BLE_RX" caption="COEX_BLE_RX" value="0x14"/>
        <value name="COEX_BLE_IN_PROCESS" caption="COEX_BLE_IN_PROCESS" value="0x15"/>
        <value name="COEX_BLE_MBSY" caption="COEX_BLE_MBSY" value="0x16"/>
        <value name="COEX_BLE_SYNC" caption="COEX_BLE_SYNC" value="0x17"/>
        <value name="COEX_BLE_RXNTX" caption="COEX_BLE_RXNTX" value="0x18"/>
        <value name="COEX_BLE_PTI_0" caption="COEX_BLE_PTI_0" value="0x19"/>
        <value name="COEX_BLE_PTI_1" caption="COEX_BLE_PTI_1" value="0x1a"/>
        <value name="COEX_BLE_PTI_2" caption="COEX_BLE_PTI_2" value="0x1b"/>
        <value name="COEX_BLE_PTI_3" caption="COEX_BLE_PTI_3" value="0x1c"/>
        <value name="QUAD_DEC0_A" caption="QUAD_DEC0_A" value="0x1d"/>
        <value name="QUAD_DEC0_B" caption="QUAD_DEC0_B" value="0x1e"/>
        <value name="QUAD_DEC1_A" caption="QUAD_DEC1_A" value="0x1f"/>
        <value name="QUAD_DEC1_B" caption="QUAD_DEC1_B" value="0x20"/>
        <value name="QUAD_DEC2_A" caption="QUAD_DEC2_A" value="0x21"/>
        <value name="QUAD_DEC2_B" caption="QUAD_DEC2_B" value="0x22"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_1_LP_GPIO_7">
        <value name="UART0_RXD" caption="UART0_RXD" value="0x0"/>
        <value name="UART0_TXD" caption="UART0_TXD" value="0x1"/>
        <value name="UART0_CTS" caption="UART0_CTS" value="0x2"/>
        <value name="UART0_RTS" caption="UART0_RTS" value="0x3"/>
        <value name="UART1_RXD" caption="UART1_RXD" value="0x4"/>
        <value name="UART1_TXD" caption="UART1_TXD" value="0x5"/>
        <value name="UART1_CTS" caption="UART1_CTS" value="0x6"/>
        <value name="UART1_RTS" caption="UART1_RTS" value="0x7"/>
        <value name="I2C0_SDA" caption="I2C0_SDA" value="0x8"/>
        <value name="I2C0_SCL" caption="I2C0_SCL" value="0x9"/>
        <value name="I2C1_SDA" caption="I2C1_SDA" value="0xa"/>
        <value name="I2C1_SCL" caption="I2C1_SCL" value="0xb"/>
        <value name="PWM0_OUT" caption="PWM0_OUT" value="0xc"/>
        <value name="PWM1_OUT" caption="PWM1_OUT" value="0xd"/>
        <value name="PWM2_OUT" caption="PWM2_OUT" value="0xe"/>
        <value name="PWM3_OUT" caption="PWM3_OUT" value="0xf"/>
        <value name="32KHZ_CLK" caption="32KHZ_CLK" value="0x10"/>
        <value name="COEX_WLAN_TX" caption="COEX_WLAN_TX" value="0x11"/>
        <value name="COEX_WLAN_RX" caption="COEX_WLAN_RX" value="0x12"/>
        <value name="COEX_BLE_TX" caption="COEX_BLE_TX" value="0x13"/>
        <value name="COEX_BLE_RX" caption="COEX_BLE_RX" value="0x14"/>
        <value name="COEX_BLE_IN_PROCESS" caption="COEX_BLE_IN_PROCESS" value="0x15"/>
        <value name="COEX_BLE_MBSY" caption="COEX_BLE_MBSY" value="0x16"/>
        <value name="COEX_BLE_SYNC" caption="COEX_BLE_SYNC" value="0x17"/>
        <value name="COEX_BLE_RXNTX" caption="COEX_BLE_RXNTX" value="0x18"/>
        <value name="COEX_BLE_PTI_0" caption="COEX_BLE_PTI_0" value="0x19"/>
        <value name="COEX_BLE_PTI_1" caption="COEX_BLE_PTI_1" value="0x1a"/>
        <value name="COEX_BLE_PTI_2" caption="COEX_BLE_PTI_2" value="0x1b"/>
        <value name="COEX_BLE_PTI_3" caption="COEX_BLE_PTI_3" value="0x1c"/>
        <value name="QUAD_DEC0_A" caption="QUAD_DEC0_A" value="0x1d"/>
        <value name="QUAD_DEC0_B" caption="QUAD_DEC0_B" value="0x1e"/>
        <value name="QUAD_DEC1_A" caption="QUAD_DEC1_A" value="0x1f"/>
        <value name="QUAD_DEC1_B" caption="QUAD_DEC1_B" value="0x20"/>
        <value name="QUAD_DEC2_A" caption="QUAD_DEC2_A" value="0x21"/>
        <value name="QUAD_DEC2_B" caption="QUAD_DEC2_B" value="0x22"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_8">
        <value name="UART0_RXD" caption="UART0_RXD" value="0x0"/>
        <value name="UART0_TXD" caption="UART0_TXD" value="0x1"/>
        <value name="UART0_CTS" caption="UART0_CTS" value="0x2"/>
        <value name="UART0_RTS" caption="UART0_RTS" value="0x3"/>
        <value name="UART1_RXD" caption="UART1_RXD" value="0x4"/>
        <value name="UART1_TXD" caption="UART1_TXD" value="0x5"/>
        <value name="UART1_CTS" caption="UART1_CTS" value="0x6"/>
        <value name="UART1_RTS" caption="UART1_RTS" value="0x7"/>
        <value name="I2C0_SDA" caption="I2C0_SDA" value="0x8"/>
        <value name="I2C0_SCL" caption="I2C0_SCL" value="0x9"/>
        <value name="I2C1_SDA" caption="I2C1_SDA" value="0xa"/>
        <value name="I2C1_SCL" caption="I2C1_SCL" value="0xb"/>
        <value name="PWM0_OUT" caption="PWM0_OUT" value="0xc"/>
        <value name="PWM1_OUT" caption="PWM1_OUT" value="0xd"/>
        <value name="PWM2_OUT" caption="PWM2_OUT" value="0xe"/>
        <value name="PWM3_OUT" caption="PWM3_OUT" value="0xf"/>
        <value name="32KHZ_CLK" caption="32KHZ_CLK" value="0x10"/>
        <value name="COEX_WLAN_TX" caption="COEX_WLAN_TX" value="0x11"/>
        <value name="COEX_WLAN_RX" caption="COEX_WLAN_RX" value="0x12"/>
        <value name="COEX_BLE_TX" caption="COEX_BLE_TX" value="0x13"/>
        <value name="COEX_BLE_RX" caption="COEX_BLE_RX" value="0x14"/>
        <value name="COEX_BLE_IN_PROCESS" caption="COEX_BLE_IN_PROCESS" value="0x15"/>
        <value name="COEX_BLE_MBSY" caption="COEX_BLE_MBSY" value="0x16"/>
        <value name="COEX_BLE_SYNC" caption="COEX_BLE_SYNC" value="0x17"/>
        <value name="COEX_BLE_RXNTX" caption="COEX_BLE_RXNTX" value="0x18"/>
        <value name="COEX_BLE_PTI_0" caption="COEX_BLE_PTI_0" value="0x19"/>
        <value name="COEX_BLE_PTI_1" caption="COEX_BLE_PTI_1" value="0x1a"/>
        <value name="COEX_BLE_PTI_2" caption="COEX_BLE_PTI_2" value="0x1b"/>
        <value name="COEX_BLE_PTI_3" caption="COEX_BLE_PTI_3" value="0x1c"/>
        <value name="QUAD_DEC0_A" caption="QUAD_DEC0_A" value="0x1d"/>
        <value name="QUAD_DEC0_B" caption="QUAD_DEC0_B" value="0x1e"/>
        <value name="QUAD_DEC1_A" caption="QUAD_DEC1_A" value="0x1f"/>
        <value name="QUAD_DEC1_B" caption="QUAD_DEC1_B" value="0x20"/>
        <value name="QUAD_DEC2_A" caption="QUAD_DEC2_A" value="0x21"/>
        <value name="QUAD_DEC2_B" caption="QUAD_DEC2_B" value="0x22"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_9">
        <value name="UART0_RXD" caption="UART0_RXD" value="0x0"/>
        <value name="UART0_TXD" caption="UART0_TXD" value="0x1"/>
        <value name="UART0_CTS" caption="UART0_CTS" value="0x2"/>
        <value name="UART0_RTS" caption="UART0_RTS" value="0x3"/>
        <value name="UART1_RXD" caption="UART1_RXD" value="0x4"/>
        <value name="UART1_TXD" caption="UART1_TXD" value="0x5"/>
        <value name="UART1_CTS" caption="UART1_CTS" value="0x6"/>
        <value name="UART1_RTS" caption="UART1_RTS" value="0x7"/>
        <value name="I2C0_SDA" caption="I2C0_SDA" value="0x8"/>
        <value name="I2C0_SCL" caption="I2C0_SCL" value="0x9"/>
        <value name="I2C1_SDA" caption="I2C1_SDA" value="0xa"/>
        <value name="I2C1_SCL" caption="I2C1_SCL" value="0xb"/>
        <value name="PWM0_OUT" caption="PWM0_OUT" value="0xc"/>
        <value name="PWM1_OUT" caption="PWM1_OUT" value="0xd"/>
        <value name="PWM2_OUT" caption="PWM2_OUT" value="0xe"/>
        <value name="PWM3_OUT" caption="PWM3_OUT" value="0xf"/>
        <value name="32KHZ_CLK" caption="32KHZ_CLK" value="0x10"/>
        <value name="COEX_WLAN_TX" caption="COEX_WLAN_TX" value="0x11"/>
        <value name="COEX_WLAN_RX" caption="COEX_WLAN_RX" value="0x12"/>
        <value name="COEX_BLE_TX" caption="COEX_BLE_TX" value="0x13"/>
        <value name="COEX_BLE_RX" caption="COEX_BLE_RX" value="0x14"/>
        <value name="COEX_BLE_IN_PROCESS" caption="COEX_BLE_IN_PROCESS" value="0x15"/>
        <value name="COEX_BLE_MBSY" caption="COEX_BLE_MBSY" value="0x16"/>
        <value name="COEX_BLE_SYNC" caption="COEX_BLE_SYNC" value="0x17"/>
        <value name="COEX_BLE_RXNTX" caption="COEX_BLE_RXNTX" value="0x18"/>
        <value name="COEX_BLE_PTI_0" caption="COEX_BLE_PTI_0" value="0x19"/>
        <value name="COEX_BLE_PTI_1" caption="COEX_BLE_PTI_1" value="0x1a"/>
        <value name="COEX_BLE_PTI_2" caption="COEX_BLE_PTI_2" value="0x1b"/>
        <value name="COEX_BLE_PTI_3" caption="COEX_BLE_PTI_3" value="0x1c"/>
        <value name="QUAD_DEC0_A" caption="QUAD_DEC0_A" value="0x1d"/>
        <value name="QUAD_DEC0_B" caption="QUAD_DEC0_B" value="0x1e"/>
        <value name="QUAD_DEC1_A" caption="QUAD_DEC1_A" value="0x1f"/>
        <value name="QUAD_DEC1_B" caption="QUAD_DEC1_B" value="0x20"/>
        <value name="QUAD_DEC2_A" caption="QUAD_DEC2_A" value="0x21"/>
        <value name="QUAD_DEC2_B" caption="QUAD_DEC2_B" value="0x22"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_10">
        <value name="UART0_RXD" caption="UART0_RXD" value="0x0"/>
        <value name="UART0_TXD" caption="UART0_TXD" value="0x1"/>
        <value name="UART0_CTS" caption="UART0_CTS" value="0x2"/>
        <value name="UART0_RTS" caption="UART0_RTS" value="0x3"/>
        <value name="UART1_RXD" caption="UART1_RXD" value="0x4"/>
        <value name="UART1_TXD" caption="UART1_TXD" value="0x5"/>
        <value name="UART1_CTS" caption="UART1_CTS" value="0x6"/>
        <value name="UART1_RTS" caption="UART1_RTS" value="0x7"/>
        <value name="I2C0_SDA" caption="I2C0_SDA" value="0x8"/>
        <value name="I2C0_SCL" caption="I2C0_SCL" value="0x9"/>
        <value name="I2C1_SDA" caption="I2C1_SDA" value="0xa"/>
        <value name="I2C1_SCL" caption="I2C1_SCL" value="0xb"/>
        <value name="PWM0_OUT" caption="PWM0_OUT" value="0xc"/>
        <value name="PWM1_OUT" caption="PWM1_OUT" value="0xd"/>
        <value name="PWM2_OUT" caption="PWM2_OUT" value="0xe"/>
        <value name="PWM3_OUT" caption="PWM3_OUT" value="0xf"/>
        <value name="32KHZ_CLK" caption="32KHZ_CLK" value="0x10"/>
        <value name="COEX_WLAN_TX" caption="COEX_WLAN_TX" value="0x11"/>
        <value name="COEX_WLAN_RX" caption="COEX_WLAN_RX" value="0x12"/>
        <value name="COEX_BLE_TX" caption="COEX_BLE_TX" value="0x13"/>
        <value name="COEX_BLE_RX" caption="COEX_BLE_RX" value="0x14"/>
        <value name="COEX_BLE_IN_PROCESS" caption="COEX_BLE_IN_PROCESS" value="0x15"/>
        <value name="COEX_BLE_MBSY" caption="COEX_BLE_MBSY" value="0x16"/>
        <value name="COEX_BLE_SYNC" caption="COEX_BLE_SYNC" value="0x17"/>
        <value name="COEX_BLE_RXNTX" caption="COEX_BLE_RXNTX" value="0x18"/>
        <value name="COEX_BLE_PTI_0" caption="COEX_BLE_PTI_0" value="0x19"/>
        <value name="COEX_BLE_PTI_1" caption="COEX_BLE_PTI_1" value="0x1a"/>
        <value name="COEX_BLE_PTI_2" caption="COEX_BLE_PTI_2" value="0x1b"/>
        <value name="COEX_BLE_PTI_3" caption="COEX_BLE_PTI_3" value="0x1c"/>
        <value name="QUAD_DEC0_A" caption="QUAD_DEC0_A" value="0x1d"/>
        <value name="QUAD_DEC0_B" caption="QUAD_DEC0_B" value="0x1e"/>
        <value name="QUAD_DEC1_A" caption="QUAD_DEC1_A" value="0x1f"/>
        <value name="QUAD_DEC1_B" caption="QUAD_DEC1_B" value="0x20"/>
        <value name="QUAD_DEC2_A" caption="QUAD_DEC2_A" value="0x21"/>
        <value name="QUAD_DEC2_B" caption="QUAD_DEC2_B" value="0x22"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_2_LP_GPIO_11">
        <value name="UART0_RXD" caption="UART0_RXD" value="0x0"/>
        <value name="UART0_TXD" caption="UART0_TXD" value="0x1"/>
        <value name="UART0_CTS" caption="UART0_CTS" value="0x2"/>
        <value name="UART0_RTS" caption="UART0_RTS" value="0x3"/>
        <value name="UART1_RXD" caption="UART1_RXD" value="0x4"/>
        <value name="UART1_TXD" caption="UART1_TXD" value="0x5"/>
        <value name="UART1_CTS" caption="UART1_CTS" value="0x6"/>
        <value name="UART1_RTS" caption="UART1_RTS" value="0x7"/>
        <value name="I2C0_SDA" caption="I2C0_SDA" value="0x8"/>
        <value name="I2C0_SCL" caption="I2C0_SCL" value="0x9"/>
        <value name="I2C1_SDA" caption="I2C1_SDA" value="0xa"/>
        <value name="I2C1_SCL" caption="I2C1_SCL" value="0xb"/>
        <value name="PWM0_OUT" caption="PWM0_OUT" value="0xc"/>
        <value name="PWM1_OUT" caption="PWM1_OUT" value="0xd"/>
        <value name="PWM2_OUT" caption="PWM2_OUT" value="0xe"/>
        <value name="PWM3_OUT" caption="PWM3_OUT" value="0xf"/>
        <value name="32KHZ_CLK" caption="32KHZ_CLK" value="0x10"/>
        <value name="COEX_WLAN_TX" caption="COEX_WLAN_TX" value="0x11"/>
        <value name="COEX_WLAN_RX" caption="COEX_WLAN_RX" value="0x12"/>
        <value name="COEX_BLE_TX" caption="COEX_BLE_TX" value="0x13"/>
        <value name="COEX_BLE_RX" caption="COEX_BLE_RX" value="0x14"/>
        <value name="COEX_BLE_IN_PROCESS" caption="COEX_BLE_IN_PROCESS" value="0x15"/>
        <value name="COEX_BLE_MBSY" caption="COEX_BLE_MBSY" value="0x16"/>
        <value name="COEX_BLE_SYNC" caption="COEX_BLE_SYNC" value="0x17"/>
        <value name="COEX_BLE_RXNTX" caption="COEX_BLE_RXNTX" value="0x18"/>
        <value name="COEX_BLE_PTI_0" caption="COEX_BLE_PTI_0" value="0x19"/>
        <value name="COEX_BLE_PTI_1" caption="COEX_BLE_PTI_1" value="0x1a"/>
        <value name="COEX_BLE_PTI_2" caption="COEX_BLE_PTI_2" value="0x1b"/>
        <value name="COEX_BLE_PTI_3" caption="COEX_BLE_PTI_3" value="0x1c"/>
        <value name="QUAD_DEC0_A" caption="QUAD_DEC0_A" value="0x1d"/>
        <value name="QUAD_DEC0_B" caption="QUAD_DEC0_B" value="0x1e"/>
        <value name="QUAD_DEC1_A" caption="QUAD_DEC1_A" value="0x1f"/>
        <value name="QUAD_DEC1_B" caption="QUAD_DEC1_B" value="0x20"/>
        <value name="QUAD_DEC2_A" caption="QUAD_DEC2_A" value="0x21"/>
        <value name="QUAD_DEC2_B" caption="QUAD_DEC2_B" value="0x22"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_12">
        <value name="UART0_RXD" caption="UART0_RXD" value="0x0"/>
        <value name="UART0_TXD" caption="UART0_TXD" value="0x1"/>
        <value name="UART0_CTS" caption="UART0_CTS" value="0x2"/>
        <value name="UART0_RTS" caption="UART0_RTS" value="0x3"/>
        <value name="UART1_RXD" caption="UART1_RXD" value="0x4"/>
        <value name="UART1_TXD" caption="UART1_TXD" value="0x5"/>
        <value name="UART1_CTS" caption="UART1_CTS" value="0x6"/>
        <value name="UART1_RTS" caption="UART1_RTS" value="0x7"/>
        <value name="I2C0_SDA" caption="I2C0_SDA" value="0x8"/>
        <value name="I2C0_SCL" caption="I2C0_SCL" value="0x9"/>
        <value name="I2C1_SDA" caption="I2C1_SDA" value="0xa"/>
        <value name="I2C1_SCL" caption="I2C1_SCL" value="0xb"/>
        <value name="PWM0_OUT" caption="PWM0_OUT" value="0xc"/>
        <value name="PWM1_OUT" caption="PWM1_OUT" value="0xd"/>
        <value name="PWM2_OUT" caption="PWM2_OUT" value="0xe"/>
        <value name="PWM3_OUT" caption="PWM3_OUT" value="0xf"/>
        <value name="32KHZ_CLK" caption="32KHZ_CLK" value="0x10"/>
        <value name="COEX_WLAN_TX" caption="COEX_WLAN_TX" value="0x11"/>
        <value name="COEX_WLAN_RX" caption="COEX_WLAN_RX" value="0x12"/>
        <value name="COEX_BLE_TX" caption="COEX_BLE_TX" value="0x13"/>
        <value name="COEX_BLE_RX" caption="COEX_BLE_RX" value="0x14"/>
        <value name="COEX_BLE_IN_PROCESS" caption="COEX_BLE_IN_PROCESS" value="0x15"/>
        <value name="COEX_BLE_MBSY" caption="COEX_BLE_MBSY" value="0x16"/>
        <value name="COEX_BLE_SYNC" caption="COEX_BLE_SYNC" value="0x17"/>
        <value name="COEX_BLE_RXNTX" caption="COEX_BLE_RXNTX" value="0x18"/>
        <value name="COEX_BLE_PTI_0" caption="COEX_BLE_PTI_0" value="0x19"/>
        <value name="COEX_BLE_PTI_1" caption="COEX_BLE_PTI_1" value="0x1a"/>
        <value name="COEX_BLE_PTI_2" caption="COEX_BLE_PTI_2" value="0x1b"/>
        <value name="COEX_BLE_PTI_3" caption="COEX_BLE_PTI_3" value="0x1c"/>
        <value name="QUAD_DEC0_A" caption="QUAD_DEC0_A" value="0x1d"/>
        <value name="QUAD_DEC0_B" caption="QUAD_DEC0_B" value="0x1e"/>
        <value name="QUAD_DEC1_A" caption="QUAD_DEC1_A" value="0x1f"/>
        <value name="QUAD_DEC1_B" caption="QUAD_DEC1_B" value="0x20"/>
        <value name="QUAD_DEC2_A" caption="QUAD_DEC2_A" value="0x21"/>
        <value name="QUAD_DEC2_B" caption="QUAD_DEC2_B" value="0x22"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_13">
        <value name="UART0_RXD" caption="UART0_RXD" value="0x0"/>
        <value name="UART0_TXD" caption="UART0_TXD" value="0x1"/>
        <value name="UART0_CTS" caption="UART0_CTS" value="0x2"/>
        <value name="UART0_RTS" caption="UART0_RTS" value="0x3"/>
        <value name="UART1_RXD" caption="UART1_RXD" value="0x4"/>
        <value name="UART1_TXD" caption="UART1_TXD" value="0x5"/>
        <value name="UART1_CTS" caption="UART1_CTS" value="0x6"/>
        <value name="UART1_RTS" caption="UART1_RTS" value="0x7"/>
        <value name="I2C0_SDA" caption="I2C0_SDA" value="0x8"/>
        <value name="I2C0_SCL" caption="I2C0_SCL" value="0x9"/>
        <value name="I2C1_SDA" caption="I2C1_SDA" value="0xa"/>
        <value name="I2C1_SCL" caption="I2C1_SCL" value="0xb"/>
        <value name="PWM0_OUT" caption="PWM0_OUT" value="0xc"/>
        <value name="PWM1_OUT" caption="PWM1_OUT" value="0xd"/>
        <value name="PWM2_OUT" caption="PWM2_OUT" value="0xe"/>
        <value name="PWM3_OUT" caption="PWM3_OUT" value="0xf"/>
        <value name="32KHZ_CLK" caption="32KHZ_CLK" value="0x10"/>
        <value name="COEX_WLAN_TX" caption="COEX_WLAN_TX" value="0x11"/>
        <value name="COEX_WLAN_RX" caption="COEX_WLAN_RX" value="0x12"/>
        <value name="COEX_BLE_TX" caption="COEX_BLE_TX" value="0x13"/>
        <value name="COEX_BLE_RX" caption="COEX_BLE_RX" value="0x14"/>
        <value name="COEX_BLE_IN_PROCESS" caption="COEX_BLE_IN_PROCESS" value="0x15"/>
        <value name="COEX_BLE_MBSY" caption="COEX_BLE_MBSY" value="0x16"/>
        <value name="COEX_BLE_SYNC" caption="COEX_BLE_SYNC" value="0x17"/>
        <value name="COEX_BLE_RXNTX" caption="COEX_BLE_RXNTX" value="0x18"/>
        <value name="COEX_BLE_PTI_0" caption="COEX_BLE_PTI_0" value="0x19"/>
        <value name="COEX_BLE_PTI_1" caption="COEX_BLE_PTI_1" value="0x1a"/>
        <value name="COEX_BLE_PTI_2" caption="COEX_BLE_PTI_2" value="0x1b"/>
        <value name="COEX_BLE_PTI_3" caption="COEX_BLE_PTI_3" value="0x1c"/>
        <value name="QUAD_DEC0_A" caption="QUAD_DEC0_A" value="0x1d"/>
        <value name="QUAD_DEC0_B" caption="QUAD_DEC0_B" value="0x1e"/>
        <value name="QUAD_DEC1_A" caption="QUAD_DEC1_A" value="0x1f"/>
        <value name="QUAD_DEC1_B" caption="QUAD_DEC1_B" value="0x20"/>
        <value name="QUAD_DEC2_A" caption="QUAD_DEC2_A" value="0x21"/>
        <value name="QUAD_DEC2_B" caption="QUAD_DEC2_B" value="0x22"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_14">
        <value name="UART0_RXD" caption="UART0_RXD" value="0x0"/>
        <value name="UART0_TXD" caption="UART0_TXD" value="0x1"/>
        <value name="UART0_CTS" caption="UART0_CTS" value="0x2"/>
        <value name="UART0_RTS" caption="UART0_RTS" value="0x3"/>
        <value name="UART1_RXD" caption="UART1_RXD" value="0x4"/>
        <value name="UART1_TXD" caption="UART1_TXD" value="0x5"/>
        <value name="UART1_CTS" caption="UART1_CTS" value="0x6"/>
        <value name="UART1_RTS" caption="UART1_RTS" value="0x7"/>
        <value name="I2C0_SDA" caption="I2C0_SDA" value="0x8"/>
        <value name="I2C0_SCL" caption="I2C0_SCL" value="0x9"/>
        <value name="I2C1_SDA" caption="I2C1_SDA" value="0xa"/>
        <value name="I2C1_SCL" caption="I2C1_SCL" value="0xb"/>
        <value name="PWM0_OUT" caption="PWM0_OUT" value="0xc"/>
        <value name="PWM1_OUT" caption="PWM1_OUT" value="0xd"/>
        <value name="PWM2_OUT" caption="PWM2_OUT" value="0xe"/>
        <value name="PWM3_OUT" caption="PWM3_OUT" value="0xf"/>
        <value name="32KHZ_CLK" caption="32KHZ_CLK" value="0x10"/>
        <value name="COEX_WLAN_TX" caption="COEX_WLAN_TX" value="0x11"/>
        <value name="COEX_WLAN_RX" caption="COEX_WLAN_RX" value="0x12"/>
        <value name="COEX_BLE_TX" caption="COEX_BLE_TX" value="0x13"/>
        <value name="COEX_BLE_RX" caption="COEX_BLE_RX" value="0x14"/>
        <value name="COEX_BLE_IN_PROCESS" caption="COEX_BLE_IN_PROCESS" value="0x15"/>
        <value name="COEX_BLE_MBSY" caption="COEX_BLE_MBSY" value="0x16"/>
        <value name="COEX_BLE_SYNC" caption="COEX_BLE_SYNC" value="0x17"/>
        <value name="COEX_BLE_RXNTX" caption="COEX_BLE_RXNTX" value="0x18"/>
        <value name="COEX_BLE_PTI_0" caption="COEX_BLE_PTI_0" value="0x19"/>
        <value name="COEX_BLE_PTI_1" caption="COEX_BLE_PTI_1" value="0x1a"/>
        <value name="COEX_BLE_PTI_2" caption="COEX_BLE_PTI_2" value="0x1b"/>
        <value name="COEX_BLE_PTI_3" caption="COEX_BLE_PTI_3" value="0x1c"/>
        <value name="QUAD_DEC0_A" caption="QUAD_DEC0_A" value="0x1d"/>
        <value name="QUAD_DEC0_B" caption="QUAD_DEC0_B" value="0x1e"/>
        <value name="QUAD_DEC1_A" caption="QUAD_DEC1_A" value="0x1f"/>
        <value name="QUAD_DEC1_B" caption="QUAD_DEC1_B" value="0x20"/>
        <value name="QUAD_DEC2_A" caption="QUAD_DEC2_A" value="0x21"/>
        <value name="QUAD_DEC2_B" caption="QUAD_DEC2_B" value="0x22"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_3_LP_GPIO_15">
        <value name="UART0_RXD" caption="UART0_RXD" value="0x0"/>
        <value name="UART0_TXD" caption="UART0_TXD" value="0x1"/>
        <value name="UART0_CTS" caption="UART0_CTS" value="0x2"/>
        <value name="UART0_RTS" caption="UART0_RTS" value="0x3"/>
        <value name="UART1_RXD" caption="UART1_RXD" value="0x4"/>
        <value name="UART1_TXD" caption="UART1_TXD" value="0x5"/>
        <value name="UART1_CTS" caption="UART1_CTS" value="0x6"/>
        <value name="UART1_RTS" caption="UART1_RTS" value="0x7"/>
        <value name="I2C0_SDA" caption="I2C0_SDA" value="0x8"/>
        <value name="I2C0_SCL" caption="I2C0_SCL" value="0x9"/>
        <value name="I2C1_SDA" caption="I2C1_SDA" value="0xa"/>
        <value name="I2C1_SCL" caption="I2C1_SCL" value="0xb"/>
        <value name="PWM0_OUT" caption="PWM0_OUT" value="0xc"/>
        <value name="PWM1_OUT" caption="PWM1_OUT" value="0xd"/>
        <value name="PWM2_OUT" caption="PWM2_OUT" value="0xe"/>
        <value name="PWM3_OUT" caption="PWM3_OUT" value="0xf"/>
        <value name="32KHZ_CLK" caption="32KHZ_CLK" value="0x10"/>
        <value name="COEX_WLAN_TX" caption="COEX_WLAN_TX" value="0x11"/>
        <value name="COEX_WLAN_RX" caption="COEX_WLAN_RX" value="0x12"/>
        <value name="COEX_BLE_TX" caption="COEX_BLE_TX" value="0x13"/>
        <value name="COEX_BLE_RX" caption="COEX_BLE_RX" value="0x14"/>
        <value name="COEX_BLE_IN_PROCESS" caption="COEX_BLE_IN_PROCESS" value="0x15"/>
        <value name="COEX_BLE_MBSY" caption="COEX_BLE_MBSY" value="0x16"/>
        <value name="COEX_BLE_SYNC" caption="COEX_BLE_SYNC" value="0x17"/>
        <value name="COEX_BLE_RXNTX" caption="COEX_BLE_RXNTX" value="0x18"/>
        <value name="COEX_BLE_PTI_0" caption="COEX_BLE_PTI_0" value="0x19"/>
        <value name="COEX_BLE_PTI_1" caption="COEX_BLE_PTI_1" value="0x1a"/>
        <value name="COEX_BLE_PTI_2" caption="COEX_BLE_PTI_2" value="0x1b"/>
        <value name="COEX_BLE_PTI_3" caption="COEX_BLE_PTI_3" value="0x1c"/>
        <value name="QUAD_DEC0_A" caption="QUAD_DEC0_A" value="0x1d"/>
        <value name="QUAD_DEC0_B" caption="QUAD_DEC0_B" value="0x1e"/>
        <value name="QUAD_DEC1_A" caption="QUAD_DEC1_A" value="0x1f"/>
        <value name="QUAD_DEC1_B" caption="QUAD_DEC1_B" value="0x20"/>
        <value name="QUAD_DEC2_A" caption="QUAD_DEC2_A" value="0x21"/>
        <value name="QUAD_DEC2_B" caption="QUAD_DEC2_B" value="0x22"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_16">
        <value name="UART0_RXD" caption="UART0_RXD" value="0x0"/>
        <value name="UART0_TXD" caption="UART0_TXD" value="0x1"/>
        <value name="UART0_CTS" caption="UART0_CTS" value="0x2"/>
        <value name="UART0_RTS" caption="UART0_RTS" value="0x3"/>
        <value name="UART1_RXD" caption="UART1_RXD" value="0x4"/>
        <value name="UART1_TXD" caption="UART1_TXD" value="0x5"/>
        <value name="UART1_CTS" caption="UART1_CTS" value="0x6"/>
        <value name="UART1_RTS" caption="UART1_RTS" value="0x7"/>
        <value name="I2C0_SDA" caption="I2C0_SDA" value="0x8"/>
        <value name="I2C0_SCL" caption="I2C0_SCL" value="0x9"/>
        <value name="I2C1_SDA" caption="I2C1_SDA" value="0xa"/>
        <value name="I2C1_SCL" caption="I2C1_SCL" value="0xb"/>
        <value name="PWM0_OUT" caption="PWM0_OUT" value="0xc"/>
        <value name="PWM1_OUT" caption="PWM1_OUT" value="0xd"/>
        <value name="PWM2_OUT" caption="PWM2_OUT" value="0xe"/>
        <value name="PWM3_OUT" caption="PWM3_OUT" value="0xf"/>
        <value name="32KHZ_CLK" caption="32KHZ_CLK" value="0x10"/>
        <value name="COEX_WLAN_TX" caption="COEX_WLAN_TX" value="0x11"/>
        <value name="COEX_WLAN_RX" caption="COEX_WLAN_RX" value="0x12"/>
        <value name="COEX_BLE_TX" caption="COEX_BLE_TX" value="0x13"/>
        <value name="COEX_BLE_RX" caption="COEX_BLE_RX" value="0x14"/>
        <value name="COEX_BLE_IN_PROCESS" caption="COEX_BLE_IN_PROCESS" value="0x15"/>
        <value name="COEX_BLE_MBSY" caption="COEX_BLE_MBSY" value="0x16"/>
        <value name="COEX_BLE_SYNC" caption="COEX_BLE_SYNC" value="0x17"/>
        <value name="COEX_BLE_RXNTX" caption="COEX_BLE_RXNTX" value="0x18"/>
        <value name="COEX_BLE_PTI_0" caption="COEX_BLE_PTI_0" value="0x19"/>
        <value name="COEX_BLE_PTI_1" caption="COEX_BLE_PTI_1" value="0x1a"/>
        <value name="COEX_BLE_PTI_2" caption="COEX_BLE_PTI_2" value="0x1b"/>
        <value name="COEX_BLE_PTI_3" caption="COEX_BLE_PTI_3" value="0x1c"/>
        <value name="QUAD_DEC0_A" caption="QUAD_DEC0_A" value="0x1d"/>
        <value name="QUAD_DEC0_B" caption="QUAD_DEC0_B" value="0x1e"/>
        <value name="QUAD_DEC1_A" caption="QUAD_DEC1_A" value="0x1f"/>
        <value name="QUAD_DEC1_B" caption="QUAD_DEC1_B" value="0x20"/>
        <value name="QUAD_DEC2_A" caption="QUAD_DEC2_A" value="0x21"/>
        <value name="QUAD_DEC2_B" caption="QUAD_DEC2_B" value="0x22"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_17">
        <value name="UART0_RXD" caption="UART0_RXD" value="0x0"/>
        <value name="UART0_TXD" caption="UART0_TXD" value="0x1"/>
        <value name="UART0_CTS" caption="UART0_CTS" value="0x2"/>
        <value name="UART0_RTS" caption="UART0_RTS" value="0x3"/>
        <value name="UART1_RXD" caption="UART1_RXD" value="0x4"/>
        <value name="UART1_TXD" caption="UART1_TXD" value="0x5"/>
        <value name="UART1_CTS" caption="UART1_CTS" value="0x6"/>
        <value name="UART1_RTS" caption="UART1_RTS" value="0x7"/>
        <value name="I2C0_SDA" caption="I2C0_SDA" value="0x8"/>
        <value name="I2C0_SCL" caption="I2C0_SCL" value="0x9"/>
        <value name="I2C1_SDA" caption="I2C1_SDA" value="0xa"/>
        <value name="I2C1_SCL" caption="I2C1_SCL" value="0xb"/>
        <value name="PWM0_OUT" caption="PWM0_OUT" value="0xc"/>
        <value name="PWM1_OUT" caption="PWM1_OUT" value="0xd"/>
        <value name="PWM2_OUT" caption="PWM2_OUT" value="0xe"/>
        <value name="PWM3_OUT" caption="PWM3_OUT" value="0xf"/>
        <value name="32KHZ_CLK" caption="32KHZ_CLK" value="0x10"/>
        <value name="COEX_WLAN_TX" caption="COEX_WLAN_TX" value="0x11"/>
        <value name="COEX_WLAN_RX" caption="COEX_WLAN_RX" value="0x12"/>
        <value name="COEX_BLE_TX" caption="COEX_BLE_TX" value="0x13"/>
        <value name="COEX_BLE_RX" caption="COEX_BLE_RX" value="0x14"/>
        <value name="COEX_BLE_IN_PROCESS" caption="COEX_BLE_IN_PROCESS" value="0x15"/>
        <value name="COEX_BLE_MBSY" caption="COEX_BLE_MBSY" value="0x16"/>
        <value name="COEX_BLE_SYNC" caption="COEX_BLE_SYNC" value="0x17"/>
        <value name="COEX_BLE_RXNTX" caption="COEX_BLE_RXNTX" value="0x18"/>
        <value name="COEX_BLE_PTI_0" caption="COEX_BLE_PTI_0" value="0x19"/>
        <value name="COEX_BLE_PTI_1" caption="COEX_BLE_PTI_1" value="0x1a"/>
        <value name="COEX_BLE_PTI_2" caption="COEX_BLE_PTI_2" value="0x1b"/>
        <value name="COEX_BLE_PTI_3" caption="COEX_BLE_PTI_3" value="0x1c"/>
        <value name="QUAD_DEC0_A" caption="QUAD_DEC0_A" value="0x1d"/>
        <value name="QUAD_DEC0_B" caption="QUAD_DEC0_B" value="0x1e"/>
        <value name="QUAD_DEC1_A" caption="QUAD_DEC1_A" value="0x1f"/>
        <value name="QUAD_DEC1_B" caption="QUAD_DEC1_B" value="0x20"/>
        <value name="QUAD_DEC2_A" caption="QUAD_DEC2_A" value="0x21"/>
        <value name="QUAD_DEC2_B" caption="QUAD_DEC2_B" value="0x22"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_18">
        <value name="UART0_RXD" caption="UART0_RXD" value="0x0"/>
        <value name="UART0_TXD" caption="UART0_TXD" value="0x1"/>
        <value name="UART0_CTS" caption="UART0_CTS" value="0x2"/>
        <value name="UART0_RTS" caption="UART0_RTS" value="0x3"/>
        <value name="UART1_RXD" caption="UART1_RXD" value="0x4"/>
        <value name="UART1_TXD" caption="UART1_TXD" value="0x5"/>
        <value name="UART1_CTS" caption="UART1_CTS" value="0x6"/>
        <value name="UART1_RTS" caption="UART1_RTS" value="0x7"/>
        <value name="I2C0_SDA" caption="I2C0_SDA" value="0x8"/>
        <value name="I2C0_SCL" caption="I2C0_SCL" value="0x9"/>
        <value name="I2C1_SDA" caption="I2C1_SDA" value="0xa"/>
        <value name="I2C1_SCL" caption="I2C1_SCL" value="0xb"/>
        <value name="PWM0_OUT" caption="PWM0_OUT" value="0xc"/>
        <value name="PWM1_OUT" caption="PWM1_OUT" value="0xd"/>
        <value name="PWM2_OUT" caption="PWM2_OUT" value="0xe"/>
        <value name="PWM3_OUT" caption="PWM3_OUT" value="0xf"/>
        <value name="32KHZ_CLK" caption="32KHZ_CLK" value="0x10"/>
        <value name="COEX_WLAN_TX" caption="COEX_WLAN_TX" value="0x11"/>
        <value name="COEX_WLAN_RX" caption="COEX_WLAN_RX" value="0x12"/>
        <value name="COEX_BLE_TX" caption="COEX_BLE_TX" value="0x13"/>
        <value name="COEX_BLE_RX" caption="COEX_BLE_RX" value="0x14"/>
        <value name="COEX_BLE_IN_PROCESS" caption="COEX_BLE_IN_PROCESS" value="0x15"/>
        <value name="COEX_BLE_MBSY" caption="COEX_BLE_MBSY" value="0x16"/>
        <value name="COEX_BLE_SYNC" caption="COEX_BLE_SYNC" value="0x17"/>
        <value name="COEX_BLE_RXNTX" caption="COEX_BLE_RXNTX" value="0x18"/>
        <value name="COEX_BLE_PTI_0" caption="COEX_BLE_PTI_0" value="0x19"/>
        <value name="COEX_BLE_PTI_1" caption="COEX_BLE_PTI_1" value="0x1a"/>
        <value name="COEX_BLE_PTI_2" caption="COEX_BLE_PTI_2" value="0x1b"/>
        <value name="COEX_BLE_PTI_3" caption="COEX_BLE_PTI_3" value="0x1c"/>
        <value name="QUAD_DEC0_A" caption="QUAD_DEC0_A" value="0x1d"/>
        <value name="QUAD_DEC0_B" caption="QUAD_DEC0_B" value="0x1e"/>
        <value name="QUAD_DEC1_A" caption="QUAD_DEC1_A" value="0x1f"/>
        <value name="QUAD_DEC1_B" caption="QUAD_DEC1_B" value="0x20"/>
        <value name="QUAD_DEC2_A" caption="QUAD_DEC2_A" value="0x21"/>
        <value name="QUAD_DEC2_B" caption="QUAD_DEC2_B" value="0x22"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_4_LP_GPIO_19">
        <value name="UART0_RXD" caption="UART0_RXD" value="0x0"/>
        <value name="UART0_TXD" caption="UART0_TXD" value="0x1"/>
        <value name="UART0_CTS" caption="UART0_CTS" value="0x2"/>
        <value name="UART0_RTS" caption="UART0_RTS" value="0x3"/>
        <value name="UART1_RXD" caption="UART1_RXD" value="0x4"/>
        <value name="UART1_TXD" caption="UART1_TXD" value="0x5"/>
        <value name="UART1_CTS" caption="UART1_CTS" value="0x6"/>
        <value name="UART1_RTS" caption="UART1_RTS" value="0x7"/>
        <value name="I2C0_SDA" caption="I2C0_SDA" value="0x8"/>
        <value name="I2C0_SCL" caption="I2C0_SCL" value="0x9"/>
        <value name="I2C1_SDA" caption="I2C1_SDA" value="0xa"/>
        <value name="I2C1_SCL" caption="I2C1_SCL" value="0xb"/>
        <value name="PWM0_OUT" caption="PWM0_OUT" value="0xc"/>
        <value name="PWM1_OUT" caption="PWM1_OUT" value="0xd"/>
        <value name="PWM2_OUT" caption="PWM2_OUT" value="0xe"/>
        <value name="PWM3_OUT" caption="PWM3_OUT" value="0xf"/>
        <value name="32KHZ_CLK" caption="32KHZ_CLK" value="0x10"/>
        <value name="COEX_WLAN_TX" caption="COEX_WLAN_TX" value="0x11"/>
        <value name="COEX_WLAN_RX" caption="COEX_WLAN_RX" value="0x12"/>
        <value name="COEX_BLE_TX" caption="COEX_BLE_TX" value="0x13"/>
        <value name="COEX_BLE_RX" caption="COEX_BLE_RX" value="0x14"/>
        <value name="COEX_BLE_IN_PROCESS" caption="COEX_BLE_IN_PROCESS" value="0x15"/>
        <value name="COEX_BLE_MBSY" caption="COEX_BLE_MBSY" value="0x16"/>
        <value name="COEX_BLE_SYNC" caption="COEX_BLE_SYNC" value="0x17"/>
        <value name="COEX_BLE_RXNTX" caption="COEX_BLE_RXNTX" value="0x18"/>
        <value name="COEX_BLE_PTI_0" caption="COEX_BLE_PTI_0" value="0x19"/>
        <value name="COEX_BLE_PTI_1" caption="COEX_BLE_PTI_1" value="0x1a"/>
        <value name="COEX_BLE_PTI_2" caption="COEX_BLE_PTI_2" value="0x1b"/>
        <value name="COEX_BLE_PTI_3" caption="COEX_BLE_PTI_3" value="0x1c"/>
        <value name="QUAD_DEC0_A" caption="QUAD_DEC0_A" value="0x1d"/>
        <value name="QUAD_DEC0_B" caption="QUAD_DEC0_B" value="0x1e"/>
        <value name="QUAD_DEC1_A" caption="QUAD_DEC1_A" value="0x1f"/>
        <value name="QUAD_DEC1_B" caption="QUAD_DEC1_B" value="0x20"/>
        <value name="QUAD_DEC2_A" caption="QUAD_DEC2_A" value="0x21"/>
        <value name="QUAD_DEC2_B" caption="QUAD_DEC2_B" value="0x22"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_20">
        <value name="UART0_RXD" caption="UART0_RXD" value="0x0"/>
        <value name="UART0_TXD" caption="UART0_TXD" value="0x1"/>
        <value name="UART0_CTS" caption="UART0_CTS" value="0x2"/>
        <value name="UART0_RTS" caption="UART0_RTS" value="0x3"/>
        <value name="UART1_RXD" caption="UART1_RXD" value="0x4"/>
        <value name="UART1_TXD" caption="UART1_TXD" value="0x5"/>
        <value name="UART1_CTS" caption="UART1_CTS" value="0x6"/>
        <value name="UART1_RTS" caption="UART1_RTS" value="0x7"/>
        <value name="I2C0_SDA" caption="I2C0_SDA" value="0x8"/>
        <value name="I2C0_SCL" caption="I2C0_SCL" value="0x9"/>
        <value name="I2C1_SDA" caption="I2C1_SDA" value="0xa"/>
        <value name="I2C1_SCL" caption="I2C1_SCL" value="0xb"/>
        <value name="PWM0_OUT" caption="PWM0_OUT" value="0xc"/>
        <value name="PWM1_OUT" caption="PWM1_OUT" value="0xd"/>
        <value name="PWM2_OUT" caption="PWM2_OUT" value="0xe"/>
        <value name="PWM3_OUT" caption="PWM3_OUT" value="0xf"/>
        <value name="32KHZ_CLK" caption="32KHZ_CLK" value="0x10"/>
        <value name="COEX_WLAN_TX" caption="COEX_WLAN_TX" value="0x11"/>
        <value name="COEX_WLAN_RX" caption="COEX_WLAN_RX" value="0x12"/>
        <value name="COEX_BLE_TX" caption="COEX_BLE_TX" value="0x13"/>
        <value name="COEX_BLE_RX" caption="COEX_BLE_RX" value="0x14"/>
        <value name="COEX_BLE_IN_PROCESS" caption="COEX_BLE_IN_PROCESS" value="0x15"/>
        <value name="COEX_BLE_MBSY" caption="COEX_BLE_MBSY" value="0x16"/>
        <value name="COEX_BLE_SYNC" caption="COEX_BLE_SYNC" value="0x17"/>
        <value name="COEX_BLE_RXNTX" caption="COEX_BLE_RXNTX" value="0x18"/>
        <value name="COEX_BLE_PTI_0" caption="COEX_BLE_PTI_0" value="0x19"/>
        <value name="COEX_BLE_PTI_1" caption="COEX_BLE_PTI_1" value="0x1a"/>
        <value name="COEX_BLE_PTI_2" caption="COEX_BLE_PTI_2" value="0x1b"/>
        <value name="COEX_BLE_PTI_3" caption="COEX_BLE_PTI_3" value="0x1c"/>
        <value name="QUAD_DEC0_A" caption="QUAD_DEC0_A" value="0x1d"/>
        <value name="QUAD_DEC0_B" caption="QUAD_DEC0_B" value="0x1e"/>
        <value name="QUAD_DEC1_A" caption="QUAD_DEC1_A" value="0x1f"/>
        <value name="QUAD_DEC1_B" caption="QUAD_DEC1_B" value="0x20"/>
        <value name="QUAD_DEC2_A" caption="QUAD_DEC2_A" value="0x21"/>
        <value name="QUAD_DEC2_B" caption="QUAD_DEC2_B" value="0x22"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_21">
        <value name="UART0_RXD" caption="UART0_RXD" value="0x0"/>
        <value name="UART0_TXD" caption="UART0_TXD" value="0x1"/>
        <value name="UART0_CTS" caption="UART0_CTS" value="0x2"/>
        <value name="UART0_RTS" caption="UART0_RTS" value="0x3"/>
        <value name="UART1_RXD" caption="UART1_RXD" value="0x4"/>
        <value name="UART1_TXD" caption="UART1_TXD" value="0x5"/>
        <value name="UART1_CTS" caption="UART1_CTS" value="0x6"/>
        <value name="UART1_RTS" caption="UART1_RTS" value="0x7"/>
        <value name="I2C0_SDA" caption="I2C0_SDA" value="0x8"/>
        <value name="I2C0_SCL" caption="I2C0_SCL" value="0x9"/>
        <value name="I2C1_SDA" caption="I2C1_SDA" value="0xa"/>
        <value name="I2C1_SCL" caption="I2C1_SCL" value="0xb"/>
        <value name="PWM0_OUT" caption="PWM0_OUT" value="0xc"/>
        <value name="PWM1_OUT" caption="PWM1_OUT" value="0xd"/>
        <value name="PWM2_OUT" caption="PWM2_OUT" value="0xe"/>
        <value name="PWM3_OUT" caption="PWM3_OUT" value="0xf"/>
        <value name="32KHZ_CLK" caption="32KHZ_CLK" value="0x10"/>
        <value name="COEX_WLAN_TX" caption="COEX_WLAN_TX" value="0x11"/>
        <value name="COEX_WLAN_RX" caption="COEX_WLAN_RX" value="0x12"/>
        <value name="COEX_BLE_TX" caption="COEX_BLE_TX" value="0x13"/>
        <value name="COEX_BLE_RX" caption="COEX_BLE_RX" value="0x14"/>
        <value name="COEX_BLE_IN_PROCESS" caption="COEX_BLE_IN_PROCESS" value="0x15"/>
        <value name="COEX_BLE_MBSY" caption="COEX_BLE_MBSY" value="0x16"/>
        <value name="COEX_BLE_SYNC" caption="COEX_BLE_SYNC" value="0x17"/>
        <value name="COEX_BLE_RXNTX" caption="COEX_BLE_RXNTX" value="0x18"/>
        <value name="COEX_BLE_PTI_0" caption="COEX_BLE_PTI_0" value="0x19"/>
        <value name="COEX_BLE_PTI_1" caption="COEX_BLE_PTI_1" value="0x1a"/>
        <value name="COEX_BLE_PTI_2" caption="COEX_BLE_PTI_2" value="0x1b"/>
        <value name="COEX_BLE_PTI_3" caption="COEX_BLE_PTI_3" value="0x1c"/>
        <value name="QUAD_DEC0_A" caption="QUAD_DEC0_A" value="0x1d"/>
        <value name="QUAD_DEC0_B" caption="QUAD_DEC0_B" value="0x1e"/>
        <value name="QUAD_DEC1_A" caption="QUAD_DEC1_A" value="0x1f"/>
        <value name="QUAD_DEC1_B" caption="QUAD_DEC1_B" value="0x20"/>
        <value name="QUAD_DEC2_A" caption="QUAD_DEC2_A" value="0x21"/>
        <value name="QUAD_DEC2_B" caption="QUAD_DEC2_B" value="0x22"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_22">
        <value name="UART0_RXD" caption="UART0_RXD" value="0x0"/>
        <value name="UART0_TXD" caption="UART0_TXD" value="0x1"/>
        <value name="UART0_CTS" caption="UART0_CTS" value="0x2"/>
        <value name="UART0_RTS" caption="UART0_RTS" value="0x3"/>
        <value name="UART1_RXD" caption="UART1_RXD" value="0x4"/>
        <value name="UART1_TXD" caption="UART1_TXD" value="0x5"/>
        <value name="UART1_CTS" caption="UART1_CTS" value="0x6"/>
        <value name="UART1_RTS" caption="UART1_RTS" value="0x7"/>
        <value name="I2C0_SDA" caption="I2C0_SDA" value="0x8"/>
        <value name="I2C0_SCL" caption="I2C0_SCL" value="0x9"/>
        <value name="I2C1_SDA" caption="I2C1_SDA" value="0xa"/>
        <value name="I2C1_SCL" caption="I2C1_SCL" value="0xb"/>
        <value name="PWM0_OUT" caption="PWM0_OUT" value="0xc"/>
        <value name="PWM1_OUT" caption="PWM1_OUT" value="0xd"/>
        <value name="PWM2_OUT" caption="PWM2_OUT" value="0xe"/>
        <value name="PWM3_OUT" caption="PWM3_OUT" value="0xf"/>
        <value name="32KHZ_CLK" caption="32KHZ_CLK" value="0x10"/>
        <value name="COEX_WLAN_TX" caption="COEX_WLAN_TX" value="0x11"/>
        <value name="COEX_WLAN_RX" caption="COEX_WLAN_RX" value="0x12"/>
        <value name="COEX_BLE_TX" caption="COEX_BLE_TX" value="0x13"/>
        <value name="COEX_BLE_RX" caption="COEX_BLE_RX" value="0x14"/>
        <value name="COEX_BLE_IN_PROCESS" caption="COEX_BLE_IN_PROCESS" value="0x15"/>
        <value name="COEX_BLE_MBSY" caption="COEX_BLE_MBSY" value="0x16"/>
        <value name="COEX_BLE_SYNC" caption="COEX_BLE_SYNC" value="0x17"/>
        <value name="COEX_BLE_RXNTX" caption="COEX_BLE_RXNTX" value="0x18"/>
        <value name="COEX_BLE_PTI_0" caption="COEX_BLE_PTI_0" value="0x19"/>
        <value name="COEX_BLE_PTI_1" caption="COEX_BLE_PTI_1" value="0x1a"/>
        <value name="COEX_BLE_PTI_2" caption="COEX_BLE_PTI_2" value="0x1b"/>
        <value name="COEX_BLE_PTI_3" caption="COEX_BLE_PTI_3" value="0x1c"/>
        <value name="QUAD_DEC0_A" caption="QUAD_DEC0_A" value="0x1d"/>
        <value name="QUAD_DEC0_B" caption="QUAD_DEC0_B" value="0x1e"/>
        <value name="QUAD_DEC1_A" caption="QUAD_DEC1_A" value="0x1f"/>
        <value name="QUAD_DEC1_B" caption="QUAD_DEC1_B" value="0x20"/>
        <value name="QUAD_DEC2_A" caption="QUAD_DEC2_A" value="0x21"/>
        <value name="QUAD_DEC2_B" caption="QUAD_DEC2_B" value="0x22"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_MEGA_MUX_IO_SEL_5_LP_GPIO_23">
        <value name="UART0_RXD" caption="UART0_RXD" value="0x0"/>
        <value name="UART0_TXD" caption="UART0_TXD" value="0x1"/>
        <value name="UART0_CTS" caption="UART0_CTS" value="0x2"/>
        <value name="UART0_RTS" caption="UART0_RTS" value="0x3"/>
        <value name="UART1_RXD" caption="UART1_RXD" value="0x4"/>
        <value name="UART1_TXD" caption="UART1_TXD" value="0x5"/>
        <value name="UART1_CTS" caption="UART1_CTS" value="0x6"/>
        <value name="UART1_RTS" caption="UART1_RTS" value="0x7"/>
        <value name="I2C0_SDA" caption="I2C0_SDA" value="0x8"/>
        <value name="I2C0_SCL" caption="I2C0_SCL" value="0x9"/>
        <value name="I2C1_SDA" caption="I2C1_SDA" value="0xa"/>
        <value name="I2C1_SCL" caption="I2C1_SCL" value="0xb"/>
        <value name="PWM0_OUT" caption="PWM0_OUT" value="0xc"/>
        <value name="PWM1_OUT" caption="PWM1_OUT" value="0xd"/>
        <value name="PWM2_OUT" caption="PWM2_OUT" value="0xe"/>
        <value name="PWM3_OUT" caption="PWM3_OUT" value="0xf"/>
        <value name="32KHZ_CLK" caption="32KHZ_CLK" value="0x10"/>
        <value name="COEX_WLAN_TX" caption="COEX_WLAN_TX" value="0x11"/>
        <value name="COEX_WLAN_RX" caption="COEX_WLAN_RX" value="0x12"/>
        <value name="COEX_BLE_TX" caption="COEX_BLE_TX" value="0x13"/>
        <value name="COEX_BLE_RX" caption="COEX_BLE_RX" value="0x14"/>
        <value name="COEX_BLE_IN_PROCESS" caption="COEX_BLE_IN_PROCESS" value="0x15"/>
        <value name="COEX_BLE_MBSY" caption="COEX_BLE_MBSY" value="0x16"/>
        <value name="COEX_BLE_SYNC" caption="COEX_BLE_SYNC" value="0x17"/>
        <value name="COEX_BLE_RXNTX" caption="COEX_BLE_RXNTX" value="0x18"/>
        <value name="COEX_BLE_PTI_0" caption="COEX_BLE_PTI_0" value="0x19"/>
        <value name="COEX_BLE_PTI_1" caption="COEX_BLE_PTI_1" value="0x1a"/>
        <value name="COEX_BLE_PTI_2" caption="COEX_BLE_PTI_2" value="0x1b"/>
        <value name="COEX_BLE_PTI_3" caption="COEX_BLE_PTI_3" value="0x1c"/>
        <value name="QUAD_DEC0_A" caption="QUAD_DEC0_A" value="0x1d"/>
        <value name="QUAD_DEC0_B" caption="QUAD_DEC0_B" value="0x1e"/>
        <value name="QUAD_DEC1_A" caption="QUAD_DEC1_A" value="0x1f"/>
        <value name="QUAD_DEC1_B" caption="QUAD_DEC1_B" value="0x20"/>
        <value name="QUAD_DEC2_A" caption="QUAD_DEC2_A" value="0x21"/>
        <value name="QUAD_DEC2_B" caption="QUAD_DEC2_B" value="0x22"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_QUAD_DEC0_CTRL_CLOCK_SEL">
        <value name="0" caption="26MHz" value="0x0"/>
        <value name="1" caption="13MHz" value="0x1"/>
        <value name="2" caption="6.5MHz" value="0x2"/>
        <value name="3" caption="3.25MHz" value="0x3"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_QUAD_DEC1_CTRL_CLOCK_SEL">
        <value name="0" caption="26MHz" value="0x0"/>
        <value name="1" caption="13MHz" value="0x1"/>
        <value name="2" caption="6.5MHz" value="0x2"/>
        <value name="3" caption="3.25MHz" value="0x3"/>
      </value-group>
      <value-group name="LPMCU_MISC_REGS_QUAD_DEC2_CTRL_CLOCK_SEL">
        <value name="0" caption="26MHz" value="0x0"/>
        <value name="1" caption="13MHz" value="0x1"/>
        <value name="2" caption="6.5MHz" value="0x2"/>
        <value name="3" caption="3.25MHz" value="0x3"/>
      </value-group>
    </module>
    <module name="LP_CLK_CAL_REGS" id="LPCCR1234" version="1.0.0" caption="Low Power Clock Calibration Registers">
      <register-group name="LP_CLK_CAL_REGS" caption="Low Power Clock Calibration Registers">
        <register name="CONFIG_REG" offset="0x0" rw="RW" size="2" initval="0x0000" caption="Configuration of the calibration clocks and the enable of calibration">
          <bitfield name="NUMBER_CALIB_CLKS" mask="0x000F" values="LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS" caption="Multiplier value for the number of calibration clocks (1 shifted left by _value_)"/>
          <bitfield name="START_RTC_CALIB" mask="0x0040" caption="If set, this will start the calibration of the RTC (32.768 kHz) clock"/>
          <bitfield name="START_OSC_CALIB" mask="0x0080" caption="If set, this will start the calibration of the OSC (32 kHz) clock"/>
          <bitfield name="IRQ_CONTROL" mask="0xC000" values="LP_CLK_CAL_REGS_CONFIG_REG_IRQ_CONTROL" caption="Interrupt Control"/>
        </register>
        <register name="CALIB_OSC_COUNT_REG" offset="0x4" rw="R" size="4" initval="0x00008000" caption="Calibration OSC Count Register (Any write sets bit 15 and clears bit 31)">
          <bitfield name="CAL_FRAC_COUNT" mask="0x00007FFF" caption="This is the fractional part of the calibration counter"/>
          <bitfield name="NO_CAL_IN_PROGRESS" mask="0x00008000" caption="Indicates no calibration is running (any write sets this to a 1, 0 when calibration done)"/>
          <bitfield name="CAL_INT_COUNT" mask="0x7FFF0000" caption="This is the integer part of the calibration counter"/>
          <bitfield name="CAL_DONE" mask="0x80000000" caption="Indicates calibration is done (any write clears this to a 0)"/>
        </register>
        <register name="CALIB_RTC_COUNT_REG" offset="0x8" rw="R" size="4" initval="0x00008000" caption="Calibration RTC Count Register (Any write sets bit 15 and clears bit 31)">
          <bitfield name="CAL_FRAC_COUNT" mask="0x00007FFF" caption="This is the fractional part of the calibration counter"/>
          <bitfield name="NO_CAL_IN_PROGRESS" mask="0x00008000" caption="Indicates no calibration is running (any write sets this to a 1, 0 when calibration done)"/>
          <bitfield name="CAL_INT_COUNT" mask="0x7FFF0000" caption="This is the integer part of the calibration counter"/>
          <bitfield name="CAL_DONE" mask="0x80000000" caption="Indicates calibration is done (any write clears this to a 0)"/>
        </register>
        <register name="CALIB_STATUS_REG" offset="0xC" rw="R" size="1" initval="0x00" caption="Calibration Status Register">
          <bitfield name="CALIBRATION_OSC_DONE" mask="0x01" caption="This is the done flag for calibrating the osc clock"/>
          <bitfield name="CALIBRATION_RTC_DONE" mask="0x02" caption="This is the done flag for calibrating the rtc clock"/>
          <bitfield name="OSC_CAL_RUNNING" mask="0x10" caption="OSC clock calibration in progress"/>
          <bitfield name="RTC_CAL_RUNNING" mask="0x20" caption="RTC clock calibration in progress"/>
        </register>
      </register-group>
      <value-group name="LP_CLK_CAL_REGS_CONFIG_REG_NUMBER_CALIB_CLKS">
        <value name="0" caption="1 clock" value="0x0"/>
        <value name="1" caption="2 clocks" value="0x1"/>
        <value name="2" caption="4 clocks" value="0x2"/>
        <value name="3" caption="8 clocks" value="0x3"/>
        <value name="4" caption="16 clocks" value="0x4"/>
        <value name="5" caption="32 clocks" value="0x5"/>
        <value name="6" caption="64 clocks" value="0x6"/>
        <value name="7" caption="128 clocks" value="0x7"/>
        <value name="8" caption="256 clocks" value="0x8"/>
        <value name="9" caption="512 clocks" value="0x9"/>
        <value name="10" caption="1024 clocks" value="0xa"/>
        <value name="11" caption="2048 clocks" value="0xb"/>
        <value name="12" caption="4096 clocks" value="0xc"/>
        <value name="13" caption="8192 clocks" value="0xd"/>
        <value name="14" caption="16384 clocks" value="0xe"/>
        <value name="15" caption="32768 clocks" value="0xf"/>
      </value-group>
      <value-group name="LP_CLK_CAL_REGS_CONFIG_REG_IRQ_CONTROL">
        <value name="0" caption="IRQ when OSC calibration done" value="0x0"/>
        <value name="1" caption="IRQ when RTC calibration done" value="0x1"/>
        <value name="2" caption="IRQ when OSC or RTC calibration done" value="0x2"/>
        <value name="3" caption="IRQ when OSC and RTC calibration done" value="0x3"/>
      </value-group>
    </module>
    <module name="AON_SLEEP_TIMER" id="AONST1234" version="1.0.0" caption="Always On Sleep Timer">
      <register-group name="AON_SLEEP_TIMER" caption="Always On Sleep Timer">
        <register name="CONTROL" offset="0x0" rw="RW" size="4" initval="0x00000000" caption="Control for the Always On Sleep Timer">
          <bitfield name="RELOAD_ENABLE" mask="0x00000001" caption="Active High Reload Enable"/>
          <bitfield name="SINGLE_COUNT_ENABLE" mask="0x00000002" caption="Rising Edge Single Count Enable"/>
          <bitfield name="IRQ_CLEAR" mask="0x00000010" caption="Clears the interrupt. Auto clear. Must only be set after receiving the IRQ."/>
          <bitfield name="SLP_TIMER_CLK_RELOAD_DLY" mask="0x00000300" caption="Current Status of slp_timer_clk_reload on the sleep clock"/>
          <bitfield name="SLP_TIMER_SINGLE_COUNT_ENABLE_DLY" mask="0x00007000" caption="Current status of slp_timer_clk_single_count_enable on the sleep clock"/>
          <bitfield name="SLEEP_TIMER_ACTIVE" mask="0x40000000" caption="If 1, indicates that the current sleep tiemr value is not 0"/>
          <bitfield name="SLEEP_TIMER_NOT_ACTIVE" mask="0x80000000" caption="If 1, indicates that the current sleep timer value is 0"/>
        </register>
        <register name="SINGLE_COUNT_DURATION" offset="0x4" rw="RW" size="4" initval="0x00000000" caption="Count for the single count AND reload">
          <bitfield name="SINGLE_COUNT_DURATION" mask="0xFFFFFFFF"/>
        </register>
        <register name="CURRENT_COUNT_VALUE" offset="0xC" rw="R" size="4" initval="0x00000000" caption="Current count of the sleep timer">
          <bitfield name="CURRENT_COUNT_VALUE" mask="0xFFFFFFFF"/>
        </register>
      </register-group>
    </module>
    <module name="AON_PWR_SEQ" id="AONPS1234" version="1.0.0" caption="Always On Power Sequencer">
      <register-group name="AON_PWR_SEQ" caption="Always On Power Sequencer">
        <register name="GPIO_WAKEUP_CTRL" offset="0x0" rw="RW" size="1" initval="0x2" caption="Controls the wakeup enable for GPIO_0, GPIO_1 and GPIO_2 (Pinmux will control the ARM wakeup)">
          <bitfield name="BLE_ENABLE" mask="0x2" caption="If set, this will enable GPIO_0 to wake up the BLE domain (PD4, PD5 and PD6)"/>
        </register>
        <register name="AON_ST_WAKEUP_CTRL" offset="0xC" rw="RW" size="1" initval="0x0" caption="Controls the wakeup enable for the Always On Sleep Timer (AON_ST)">
          <bitfield name="ARM_ENABLE" mask="0x1" caption="If set, this will enable the AON_ST to wake up the ARM domain (PD1, PD2 and PD3)"/>
          <bitfield name="BLE_ENABLE" mask="0x2" caption="If set, this will enable the AON_ST to wake up the BLE domain (PD4, PD5 and PD6)"/>
        </register>
        <register name="LPMCU_WAKEUP_CTRL" offset="0x10" rw="RW" size="2" initval="0x000" caption="Controls the wakeup enable for the Low Power Micro Controller Unit (LPMCU)">
          <bitfield name="BLE_ENABLE" mask="0x040" caption="If set, this will enable the LPMCU to wake up the BLE domain (PD4, PD5 and PD6)"/>
          <bitfield name="PD7_ENABLE" mask="0x200" caption="If set, this will enable the LPMCU to wakeup the PD7 domain (EFUSE)"/>
        </register>
        <register name="BLE_ST_WAKEUP_CTRL" offset="0x14" rw="RW" size="1" initval="0x0" caption="Controls the wakeup enable for the BLE Sleep Timer (BLE_ST)">
          <bitfield name="ARM_ENABLE" mask="0x1" caption="If set, this will enable the BLE_ST to wake up the ARM domain"/>
          <bitfield name="BLE_ENABLE" mask="0x2" caption="If set, this will enable the BLE_ST to wake up the BLE domain"/>
        </register>
        <register name="LPMCU_SLEEP_1_CTRL" offset="0x20" rw="RW" size="4" initval="0x000000" caption="Controls the sleep and retention options for SLEEP request 1 from the ARM">
          <bitfield name="ARM_SLEEP_EN" mask="0x000001" caption="Enables the SLEEP request 1 to put all ARM domains in sleep or retention (PD1, PD2A, PD2B, PD3, PD8).  PD7 has its own control"/>
          <bitfield name="BLE_SLEEP_EN" mask="0x000040" caption="Enables the SLEEP request 1 to put PD4 domain in sleep (BLE Core) and PD5 (BLE memories) in sleep or retention"/>
          <bitfield name="PD6_SLEEP_EN" mask="0x000100" caption="Enables the SLEEP request 1 to put PD6 domain in sleep (BLE Sleep Timer)"/>
          <bitfield name="PD7_SLEEP_EN" mask="0x000200" caption="Enables the SLEEP request 1 to put PD7 domain in sleep (EFUSE)"/>
          <bitfield name="PD2A_RETENTION_EN" mask="0x010000" caption="If 1, then PD2A will be put in retention mode when instructed to go to sleep (First ARM Memory 16K)"/>
          <bitfield name="PD2B_RETENTION_EN" mask="0x020000" caption="If 1, then PD2B will be put in retention mode when instructed to go to sleep (Second ARM Memory 16K)"/>
          <bitfield name="PD3_RETENTION_EN" mask="0x040000" caption="If 1, then PD3 will be put in retention mode when instructed to go to sleep (Third, Fourth and Fifth ARM Memories 3x32K = 96K)"/>
          <bitfield name="PD5_RETENTION_EN" mask="0x200000" caption="If 1, then PD5 will be put in retention mode when instructed to go to sleep (BLE Retention Memory)"/>
          <bitfield name="PD8_RETENTION_EN" mask="0x400000" caption="If 1, then PD8 will be put in retention mode when instructed to go to sleep (BLE LP Memory)"/>
        </register>
        <register name="OFF_DELAY_0_CTRL" offset="0x40" rw="RW" size="4" initval="0x04030001" caption="Power OFF Delays">
          <bitfield name="CLOCK_EN_EARLY" mask="0x0000003F" caption="Number of clock cycles before setting clock_en_early to low (clock_en is +1 of this value)"/>
          <bitfield name="ISOLATE" mask="0x003F0000" caption="Number of clock cycles before enabling the isolation cells"/>
          <bitfield name="RESETN" mask="0x3F000000" caption="Number of clock cycles before asserting RESETN"/>
        </register>
        <register name="OFF_DELAY_1_CTRL" offset="0x44" rw="RW" size="4" initval="0x08070605" caption="Power OFF Delays">
          <bitfield name="BTRIM" mask="0x0000003F" caption="Number of clock cycles before applying BTRIM mux select"/>
          <bitfield name="STDBY_N" mask="0x00003F00" caption="Number of clock cycles before applying STDBY_N"/>
          <bitfield name="POWER_VDD" mask="0x003F0000" caption="Number of clock cycles before cutting off power (VDD and standard cells)"/>
          <bitfield name="POWER_VDM" mask="0x3F000000" caption="Number of clock cycles before cutting off or lowering power (VDM)"/>
        </register>
        <register name="ON_DELAY_0_CTRL" offset="0x48" rw="RW" size="2" initval="0x2727" caption="Power ON Delays">
          <bitfield name="CLOCK_EN_EARLY_ARM" mask="0x003F" caption="Number of clock cycles before setting clock_en_early to high for ARM domain clock_en is +1 of this value isolate is -2 of this value resetn is -1 of this value "/>
          <bitfield name="CLOCK_EN_EARLY_BLE" mask="0x3F00" caption="Number of clock cycles before setting clock_en_early to high for BLE domain clock_en is +1 of this value isolate is -2 of this value resetn is -1 of this value "/>
        </register>
        <register name="ON_DELAY_1_CTRL" offset="0x4C" rw="RW" size="4" initval="0x01020304" caption="Power ON Delays">
          <bitfield name="BTRIM" mask="0x0000003F" caption="Number of clock cycles before removing BTRIM mux select"/>
          <bitfield name="STDBY_N" mask="0x00003F00" caption="Number of clock cycles before de-asserting the STDBY_N"/>
          <bitfield name="POWER_VDD" mask="0x003F0000" caption="Number of clock cycles before applying VDD power"/>
          <bitfield name="POWER_VDM" mask="0x3F000000" caption="Number of clock cycles before applying VDM power"/>
        </register>
        <register name="VDD_DCDC_EN_DELAY_CTRL" offset="0x50" rw="RW" size="2" initval="0x2106" caption="VDD_DCDC_EN Delay Control">
          <bitfield name="OFF" mask="0x003F" caption="Number of clock cycles before disabling the DCDC"/>
          <bitfield name="ON" mask="0x3F00" caption="Number of clock cycles before turning on the DCDC"/>
        </register>
        <register name="MISC_BYPASS_0_CTRL" offset="0x218" rw="RW" size="2" initval="0x088" caption="Bypass control for misc signals">
          <bitfield name="PD0_LOW_VOLTAGE_EN_VAL" mask="0x004" caption="Bypass value for pd0_low_voltage_en"/>
          <bitfield name="PD0_LOW_VOLTAGE_EN_EN" mask="0x008" caption="Bypass enable for pd0_low_voltage_en"/>
          <bitfield name="ENABLE_CLOCK_GATE" mask="0x010" caption="If set, allows the AON PS to gate its own clock while waiting for an event to enable it again"/>
          <bitfield name="VDD_DCDC_EN_VAL" mask="0x040" caption="Bypass value for vdd_dcdc_en"/>
          <bitfield name="VDD_DCDC_EN_EN" mask="0x080" caption="Bypass enable for vdd_dcdc_en"/>
          <bitfield name="FORCE_ON_BLE_CORE" mask="0x100" caption="If set, this will keep the power enabled for the BLE Core (enables the DCDC operation)"/>
          <bitfield name="FORCE_ON_BLE_MEMORIES" mask="0x200" caption="If set, this will keep the power enabled for the BLE memories (enables the DCDC operation)"/>
        </register>
        <register name="RAW_WAKEUP_BITS" offset="0x300" rw="R" size="1" initval="0x00" caption="Raw Wakeup Bits">
          <bitfield name="GPIO_0" mask="0x01" caption="AO_GPIO_0 wakeup raw status"/>
          <bitfield name="GPIO_1" mask="0x02" caption="AO_GPIO_1 wakeup raw status"/>
          <bitfield name="GPIO_2" mask="0x04" caption="AO_GPIO_2 wakeup raw status"/>
          <bitfield name="AON_ST" mask="0x08" caption="AON_ST wakeup raw status"/>
          <bitfield name="LPMCU" mask="0x10" caption="LPMCU wakeup raw status"/>
          <bitfield name="BLE_ST" mask="0x20" caption="BLE_ST wakeup raw status"/>
        </register>
        <register name="PD_WAKEUP_BITS" offset="0x304" rw="R" size="2" initval="0x000" caption="Individual Power Domain Wakeup Bits">
          <bitfield name="ARM" mask="0x001" caption="Indicates ARM (PD1, PD2A, PD2B, PD3, PD8) currently has a wakeup active"/>
          <bitfield name="BLE" mask="0x040" caption="Indicates BLE (PD4 and PD5) currently has a wakeup active"/>
          <bitfield name="PD6" mask="0x100" caption="Indicates PD6 currently has a wakeup active"/>
          <bitfield name="PD7" mask="0x200" caption="Indicates PD7 currently has a wakeup active"/>
        </register>
        <register name="SERVICED_REQUEST" offset="0x308" rw="R" size="2" initval="0x000" caption="Serviced Request Status Bits">
          <bitfield name="GPIO_WAKEUP" mask="0x001" caption="Indicates GPIO wakeup has been serviced"/>
          <bitfield name="AON_ST_WAKEUP" mask="0x008" caption="Indicates AON_ST wakeup has been serviced"/>
          <bitfield name="LPMCU_WAKEUP" mask="0x010" caption="Indicates LPMCU wakeup has been serviced"/>
          <bitfield name="BLE_ST_WAKEUP" mask="0x020" caption="Indicates BLE_ST wakeup has been serviced"/>
          <bitfield name="SLEEP_1" mask="0x100" caption="Indicates SLEEP 1 has been serviced"/>
        </register>
        <register name="ACTIVE_REQUEST" offset="0x30C" rw="R" size="2" initval="0x000" caption="Active Request Status Bits">
          <bitfield name="GPIO_WAKEUP" mask="0x001" caption="Indicates GPIO wakeup is the active request"/>
          <bitfield name="AON_ST_WAKEUP" mask="0x008" caption="Indicates AON_ST wakeup is the active request"/>
          <bitfield name="LPMCU_WAKEUP" mask="0x010" caption="Indicates LPMCU wakeup is the active request"/>
          <bitfield name="BLE_ST_WAKEUP" mask="0x020" caption="Indicates BLE_ST wakeup is the active request"/>
          <bitfield name="SLEEP_1" mask="0x100" caption="Indicates SLEEP 1 is the active request"/>
        </register>
        <register name="LOGIC_FSM_STATES" offset="0x3F0" rw="R" size="4" initval="0x00000" caption="Current Logic FSM States">
          <bitfield name="MAIN_FSM_STATE" mask="0x00007" values="AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE" caption="Main FSM State"/>
          <bitfield name="BLE_ON_STATE" mask="0x00100" caption="If 1, then PD4 and PD5 are ON"/>
          <bitfield name="BLE_OFF_STATE" mask="0x00200" caption="If 1, then PD4 and PD5 are OFF (PD5 is in RET if set by ARM)"/>
          <bitfield name="PD6_ON_STATE" mask="0x01000" caption="If 1, then PD6 is ON"/>
          <bitfield name="PD6_OFF_STATE" mask="0x02000" caption="If 1, then PD6 is OFF"/>
          <bitfield name="PD7_ON_STATE" mask="0x10000" caption="If 1, then PD7 is ON"/>
          <bitfield name="PD7_OFF_STATE" mask="0x20000" caption="If 1, then PD7 is OFF"/>
        </register>
      </register-group>
      <value-group name="AON_PWR_SEQ_LOGIC_FSM_STATES_MAIN_FSM_STATE">
        <value name="0" caption="RESET" value="0x0"/>
        <value name="1" caption="READY" value="0x1"/>
        <value name="2" caption="TRANS" value="0x2"/>
        <value name="3" caption="RESET_TO_READY" value="0x3"/>
        <value name="4" caption="READY_TO_TRANS" value="0x4"/>
        <value name="5" caption="TRANS_TO_READY" value="0x5"/>
      </value-group>
    </module>
    <module name="AON_GP_REGS" id="AGR1234" version="1.0.0" caption="Always On General Purpose Registers">
      <register-group name="AON_GP_REGS" caption="Always On General Purpose Registers">
        <register name="AON_PINMUX_SEL" offset="0x0" rw="RW" size="2" initval="0x001" caption="Controls the pinmux selection for the AO GPIOs">
          <bitfield name="AO_GPIO_0_SEL" mask="0x003" caption="Pinmux select for AO_GPIO_0"/>
          <bitfield name="AO_GPIO_1_SEL" mask="0x030" caption="Pinmux select for AO_GPIO_1"/>
          <bitfield name="AO_GPIO_2_SEL" mask="0x300" caption="Pinmux select for AO_GPIO_2"/>
        </register>
        <register name="AON_PMU_CTRL" offset="0x4" rw="RW" size="4" initval="0x0A0022" caption="Always On Misc Control">
          <bitfield name="PMU_REGS_4TO1_SEL" mask="0x000001" caption="If 1 then uses the frequency hopping table otherwise registers in PD0"/>
          <bitfield name="PMU_RTC_CLK_EN" mask="0x000002" caption="Enables the PMU RTC clock"/>
          <bitfield name="PMU_RETN_VAL_SEL" mask="0x000030" caption="Retention Voltage Selection"/>
          <bitfield name="EFUSE_LDO_EN" mask="0x000080" caption="Enables the EFUSE LDO"/>
          <bitfield name="PMU_MUX_EN" mask="0x000100" caption="PMU MUX EN"/>
          <bitfield name="PMU_MUX_A" mask="0x000E00" caption="PMU MUX A"/>
          <bitfield name="PMU_MUX_SEL" mask="0x00F000" caption="PMU MUX SEL"/>
          <bitfield name="PMU_SENS_ADC_EN" mask="0x010000" caption="PMU Sensor ADC Enable"/>
          <bitfield name="PMU_SENS_ADC_RST" mask="0x020000" caption="PMU Sensor ADC Reset"/>
          <bitfield name="PMU_BGR_EN" mask="0x040000" caption="PMU BGR EN"/>
          <bitfield name="PMU_2MHZ_CLK_EN" mask="0x080000" caption="Enables the 2MHz OSC clock coming to the digital from the PMU"/>
          <bitfield name="PMU_26MHZ_CLK_FORCE_OFF" mask="0x100000" caption="If set, this will force off the OSC 26 MHz clock, otherwise this will follow the power for PD1"/>
        </register>
        <register name="AON_BLE_LP_CTRL" offset="0x8" rw="RW" size="1" initval="0x0" caption="Always On BLE LP Control">
          <bitfield name="WAKEUP_LP_LATCH" mask="0x1" caption="If set, this will latch the wakeup signal in the BLE LP block"/>
          <bitfield name="DEEP_SLEEP_STAT_SYNC_EN" mask="0x2" caption="If set, this will use the sync flops for deep sleep stat"/>
        </register>
        <register name="AON_MISC_CTRL" offset="0xC" rw="RW" size="4" initval="0x010000" caption="Always On Misc Control">
          <bitfield name="USE_RTC_32KHZ_CLK_SLEEP_TIMER" mask="0x000002" caption="If set, this will use the RTC version of the 32khz clock for the sleep timer"/>
          <bitfield name="USE_EXT_32KHZ_CLK_SLEEP_TIMER" mask="0x000004" caption="If set, this will use an external RTC for the 32khz clock for the sleep timer"/>
          <bitfield name="LPMCU_BOOT_RESET_MUXSEL" mask="0x000008" caption="If 1, then it uses the CPU register bit, otherwise LP_BOOT_PIN is connected"/>
          <bitfield name="LPMCU_USE_BOOT_REGS" mask="0x000010" caption="If 1, then the ARM will use the boot regs instead of the boot rom for the first 4 boot addresses (0x0 - 0xF)"/>
          <bitfield name="LPMCU_CPU_RESET_OVERRIDE_EN" mask="0x000020" caption="If 1, then it will use the PD0 register value for LPMCU CPU RESET (higher priority than lpmcu_boot_reset_muxsel)"/>
          <bitfield name="LPMCU_CPU_RESET_OVERRIDE_VAL" mask="0x000040" caption="If lpmcu_cpu_reset_override_en is set then this value will be used for the LPMCU CPU RESET"/>
          <bitfield name="USE_2M_AON_PWR_SEQ_CLK" mask="0x004000" caption="If set, this will use either the osc 2M or rtc 32kHz clock for the AON power sequencer.  The field use_rtc_aon_pwr_seq_clk determines which."/>
          <bitfield name="USE_OSC2M_AS_TB_CLK" mask="0x008000" caption="If set, this will use the osc 2M clock as the PD0 testbus clock"/>
          <bitfield name="AON_SLEEP_TIMER_CLK_EN" mask="0x010000" caption="If set, this will enable the 32khz clock to the AON Sleep Timer"/>
          <bitfield name="AON_EXT_32KHZ_OUT_EN" mask="0x020000" caption="If set, this will enable the 32khz clock to the AON pads as an output of the chip"/>
          <bitfield name="USE_RTC_AON_PWR_SEQ_CLK" mask="0x040000" caption="If set, this will use the RTC clock as the AON power sequencer clock once use_2m_aon_pwr_seq_clk is also set.  This must be set first."/>
          <bitfield name="INVERT_WAKEUP_GPIO_0" mask="0x080000" caption="If set, this will invert the wakeup gpio_0"/>
          <bitfield name="FORCE_OFF_XO" mask="0x100000" caption="If set, this will force off the XO, otherwise XO is always on if BLE core is powered on."/>
          <bitfield name="FORCE_XO_TO_BYPASS_MODE" mask="0x200000" caption="If set, this will force the XO into bypass mode."/>
        </register>
        <register name="AON_GLOBAL_RESET" offset="0x10" rw="RW" size="1" initval="0x1B" caption="Active Low Always On Reset Control">
          <bitfield name="GLOBAL_RSTN" mask="0x01" caption="Global Reset"/>
          <bitfield name="SLEEP_TIMER_RSTN" mask="0x02" caption="Sleep Timer Reset"/>
          <bitfield name="BLE_LP_RSTN" mask="0x08" caption="BLE Low Power Reset"/>
          <bitfield name="PD4_RSTN" mask="0x10" caption="Allow the SW to force PD4 into reset"/>
        </register>
        <register name="AON_PULL_ENABLE" offset="0x14" rw="RW" size="1" initval="0x0" caption="Active Low Always On Pull Enable Control">
          <bitfield name="AO_GPIO_0" mask="0x1" caption="Pull Enable for AO_GPIO_0"/>
          <bitfield name="AO_GPIO_1" mask="0x2" caption="Pull Enable for AO_GPIO_1"/>
          <bitfield name="AO_GPIO_2" mask="0x4" caption="Pull Enable for AO_GPIO_2"/>
        </register>
        <register name="AON_RESET_CTRL" offset="0x1C" rw="RW" size="4" initval="0x3A0A0" caption="Reset Count Control for PD1, PD4, PD6 and PD7">
          <bitfield name="PD1_COUNT" mask="0x000F0" caption="Number of clock cycles to delay the PD1 reset. (also for PD7) Upper 4 MSBs only (bits 3:0 will be forced to 0)"/>
          <bitfield name="PD4_COUNT" mask="0x0F000" caption="Number of clock cycles to delay the PD4 reset. Upper 4 MSBs only (bits 3:0 will be forced to 0)"/>
          <bitfield name="PD6_COUNT" mask="0xF0000" caption="Number of clock cycles to delay the PD6 reset"/>
        </register>
        <register name="AON_BTRIM_ACTIVE" offset="0x20" rw="RW" size="1" initval="0x8" caption="BTRIM settings for active mode (i.e. not in retention)">
          <bitfield name="AON_BTRIM_ACTIVE" mask="0xF"/>
        </register>
        <register name="AON_BTRIM_RETENTION" offset="0x24" rw="RW" size="1" initval="0x8" caption="BTRIM settings for retention mode">
          <bitfield name="AON_BTRIM_RETENTION" mask="0xF"/>
        </register>
        <register name="AON_LPMCU_SCRATCH_PAD" offset="0x40" rw="RW" size="1" initval="0x00" caption="Usage for the LPMCU for any sort of status it needs to store for itself before it goes to sleep">
          <bitfield name="AON_LPMCU_SCRATCH_PAD" mask="0xFF"/>
        </register>
        <register name="AON_LPMCU_COLD_BOOT" offset="0x44" rw="RW" size="1" initval="0x78" caption="To be used by ARM to determine if it is a cold boot or not">
          <bitfield name="AON_LPMCU_COLD_BOOT" mask="0xFF"/>
        </register>
        <register name="AON_BO_OUT_STATUS" offset="0x80" rw="R" size="1" initval="0x0" caption="Brown Out Detected (must be cleared manually)">
          <bitfield name="AON_BO_OUT_STATUS" mask="0x1"/>
        </register>
        <register name="CLEAR_BROWN_OUT_REG" offset="0x84" rw="RW" size="1" initval="0x0" caption="Set to 1 to clear (hold until 0 read at aon_bo_out_status and then this must be cleared to detect another brown out condition)">
          <bitfield name="CLEAR_BROWN_OUT_REG" mask="0x1"/>
        </register>
        <register name="RF_PMU_REGS_0" offset="0x400" rw="RW" size="4" initval="0x0F600409" caption="RF PMU Registers">
          <bitfield name="CLK_EDGE_SEL" mask="0x00000001" values="AON_GP_REGS_RF_PMU_REGS_0_CLK_EDGE_SEL" caption="Select clock edge for Vreg comparator in buck converter"/>
          <bitfield name="VOUT_CTRL_BUCK" mask="0x0000001E" values="AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK" caption="Select the output voltage of the buck converter"/>
          <bitfield name="CLK_2_4" mask="0x00000020" values="AON_GP_REGS_RF_PMU_REGS_0_CLK_2_4" caption="Comparator clock divider in buck converter"/>
          <bitfield name="VREG_FILT_CTRL" mask="0x000000C0" caption="Not Used"/>
          <bitfield name="CLK_DIV" mask="0x00000700" values="AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV" caption="Programmable divider that sets the on duration of positive charging pulse"/>
          <bitfield name="RESET_FSM" mask="0x00000800" values="AON_GP_REGS_RF_PMU_REGS_0_RESET_FSM" caption="Force reset of FSM in buck converter"/>
          <bitfield name="EN_TRISTATE" mask="0x00001000" values="AON_GP_REGS_RF_PMU_REGS_0_EN_TRISTATE" caption="Allow tristate_ctrl to control minimum time between pulses of the buck converter"/>
          <bitfield name="TRISTATE_CTRL" mask="0x0000E000" values="AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL" caption="Controls the minimum time between pulses in the buck converter"/>
          <bitfield name="OFFSETP_CTRL" mask="0x000F0000" values="AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL" caption="Controls a fixed comparator offset in the buck converter for positive pulses"/>
          <bitfield name="OFFSETN_CTRL" mask="0x00F00000" values="AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL" caption="Controls a fixed comparator offset in the buck converter for negative pulses"/>
          <bitfield name="P_SW_CTRL" mask="0x7F000000" values="AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL" caption="Power switch units for the buck converter"/>
          <bitfield name="CLK_SEL" mask="0x80000000" values="AON_GP_REGS_RF_PMU_REGS_0_CLK_SEL" caption="Source clock for the buck converter"/>
        </register>
        <register name="RF_PMU_REGS_1" offset="0x404" rw="RW" size="4" initval="0x31888C82" caption="RF PMU Registers">
          <bitfield name="SADC_BIAS_RES_CTRL" mask="0x0000000F" values="AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL" caption="Internal reference voltage level for sensor ADC"/>
          <bitfield name="SADC_REF_SEL" mask="0x00000070" values="AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL" caption="Reference Voltage Source for the Sensor ADC"/>
          <bitfield name="BOD_EN" mask="0x00000080" values="AON_GP_REGS_RF_PMU_REGS_1_BOD_EN" caption="Brown Out Detector Enable Control"/>
          <bitfield name="LPD_CLK_INJECT_EN" mask="0x00000100" values="AON_GP_REGS_RF_PMU_REGS_1_LPD_CLK_INJECT_EN" caption="Low Power Domain Clock Injection Enable Control"/>
          <bitfield name="EFUSE_LDO_BYP" mask="0x00000200" values="AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_BYP" caption="Bypass controlf for EFUSE LDO"/>
          <bitfield name="EFUSE_LDO_VOUT_CTRL" mask="0x00001C00" values="AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL" caption="Output voltage of EFUSE LDO"/>
          <bitfield name="EFUSE_LDO_IBIAS_CTRL" mask="0x00006000" values="AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_IBIAS_CTRL" caption="Set the current bias for the EFUSE LDO"/>
          <bitfield name="PIERCE_RES_CTRL" mask="0x00008000" values="AON_GP_REGS_RF_PMU_REGS_1_PIERCE_RES_CTRL" caption="RTC crystal circuit feedback resistance value"/>
          <bitfield name="PIERCE_GM_CTRL" mask="0x000F0000" values="AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL" caption="Transconductance of RTC oscillator"/>
          <bitfield name="PIERCE_CAP_CTRL" mask="0x00F00000" values="AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL" caption="On chip single ended capacitors for RTC oscillator"/>
          <bitfield name="SADC_CHN_CTRL" mask="0x01000000" values="AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_CTRL" caption="enable input channel time multiplexing to the sensor ADC"/>
          <bitfield name="SADC_CHN_SEL" mask="0x0E000000" values="AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL" caption="Input channel selection for the sensor ADC"/>
          <bitfield name="CODE_IN" mask="0x30000000" values="AON_GP_REGS_RF_PMU_REGS_1_CODE_IN" caption="Optional mode to improve sub-ranging technique of the sensor ADC"/>
          <bitfield name="SADC_LP_CTRL" mask="0xC0000000" values="AON_GP_REGS_RF_PMU_REGS_1_SADC_LP_CTRL" caption="Comparator biasing current for different sampling rates of the sensor ADC"/>
        </register>
        <register name="RF_PMU_REGS_2" offset="0x408" rw="RW" size="2" initval="0x0005" caption="RF PMU Registers">
          <bitfield name="DIG_CORE_LDO_BYP" mask="0x0001" values="AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_BYP" caption="Bypass mode of digital core LDO which regulates from the buck converter output to the local power domains of each digital power island"/>
          <bitfield name="DIG_CORE_LDO_VCTRL" mask="0x0006" values="AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_VCTRL" caption="Voltage level of the digital core LDO when LDO is not in bypass mode"/>
          <bitfield name="REF_HP_MODE" mask="0x0038" values="AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE" caption="Controls the sensor ADCs internal reference buffer output resistance"/>
          <bitfield name="OFFSET_CAL_EN" mask="0x0040" values="AON_GP_REGS_RF_PMU_REGS_2_OFFSET_CAL_EN" caption="Enable sensor ADC offset calibration"/>
          <bitfield name="RESERVED_7" mask="0x0080" caption="not using"/>
          <bitfield name="CLK_CTRL_26MHZ" mask="0x1F00" values="AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ" caption="Control the 26MHz RC oscillator frequency"/>
          <bitfield name="RESERVED_15_13" mask="0xE000" caption="not using"/>
        </register>
        <register name="MS_GPIO_MODE" offset="0x410" rw="RW" size="1" initval="0xF" caption="Analog Mode Select of Mixed Signal GPIOs">
          <bitfield name="ANALOG_ENABLE_44" mask="0x1" caption="Active High Analog Mode Enable for Mixed Signal LP_GPIO_44"/>
          <bitfield name="ANALOG_ENABLE_45" mask="0x2" caption="Active High Analog Mode Enable for Mixed Signal LP_GPIO_45"/>
          <bitfield name="ANALOG_ENABLE_46" mask="0x4" caption="Active High Analog Mode Enable for Mixed Signal LP_GPIO_46"/>
          <bitfield name="ANALOG_ENABLE_47" mask="0x8" caption="Active High Analog Mode Enable for Mixed Signal LP_GPIO_47"/>
        </register>
        <register name="IO_PADS_CONTROL" offset="0x414" rw="RW" size="1" initval="0x1" caption="Controls behaviour of IO Pads in Sleep Mode">
          <bitfield name="LATCH_ENABLE" mask="0x1" caption="Active High Latch Enable of IO Pads configuration parameters. When Low, Pads retain their configured state during sleep mode."/>
        </register>
      </register-group>
      <value-group name="AON_GP_REGS_RF_PMU_REGS_0_CLK_EDGE_SEL">
        <value name="0" caption="Comparator samples on rising edge of clock" value="0x0"/>
        <value name="1" caption="Comparator samples on falling edge of clock" value="0x1"/>
      </value-group>
      <value-group name="AON_GP_REGS_RF_PMU_REGS_0_VOUT_CTRL_BUCK">
        <value name="0" caption="1.12V" value="0x0"/>
        <value name="1" caption="1.15V" value="0x1"/>
        <value name="2" caption="1.17V" value="0x2"/>
        <value name="3" caption="1.20V" value="0x3"/>
        <value name="4" caption="1.22V" value="0x4"/>
        <value name="5" caption="1.25V" value="0x5"/>
        <value name="6" caption="1.27V" value="0x6"/>
        <value name="7" caption="1.30V" value="0x7"/>
        <value name="8" caption="1.32V" value="0x8"/>
        <value name="9" caption="1.35V" value="0x9"/>
        <value name="10" caption="1.37V" value="0xa"/>
        <value name="11" caption="1.40V" value="0xb"/>
        <value name="12" caption="1.42V" value="0xc"/>
        <value name="13" caption="1.45V" value="0xd"/>
        <value name="14" caption="1.47V" value="0xe"/>
        <value name="15" caption="1.50V" value="0xf"/>
      </value-group>
      <value-group name="AON_GP_REGS_RF_PMU_REGS_0_CLK_2_4">
        <value name="0" caption="Divide by 2" value="0x0"/>
        <value name="1" caption="Divide by 4" value="0x1"/>
      </value-group>
      <value-group name="AON_GP_REGS_RF_PMU_REGS_0_CLK_DIV">
        <value name="0" caption="Divide by 4" value="0x0"/>
        <value name="1" caption="Divide by 6" value="0x1"/>
        <value name="2" caption="Divide by 8" value="0x2"/>
        <value name="3" caption="Divide by 10" value="0x3"/>
        <value name="4" caption="Divide by 12" value="0x4"/>
        <value name="5" caption="Divide by 14" value="0x5"/>
        <value name="6" caption="Divide by 16" value="0x6"/>
      </value-group>
      <value-group name="AON_GP_REGS_RF_PMU_REGS_0_RESET_FSM">
        <value name="0" caption="FSM is not reset" value="0x0"/>
        <value name="1" caption="FSM is reset" value="0x1"/>
      </value-group>
      <value-group name="AON_GP_REGS_RF_PMU_REGS_0_EN_TRISTATE">
        <value name="0" caption="Tristate logic disable" value="0x0"/>
        <value name="1" caption="Tristate logic enabled" value="0x1"/>
      </value-group>
      <value-group name="AON_GP_REGS_RF_PMU_REGS_0_TRISTATE_CTRL">
        <value name="0" caption="Divide by 4" value="0x0"/>
        <value name="1" caption="Divide by 6" value="0x1"/>
        <value name="2" caption="Divide by 8" value="0x2"/>
        <value name="3" caption="Divide by 10" value="0x3"/>
        <value name="4" caption="Divide by 12" value="0x4"/>
        <value name="5" caption="Divide by 14" value="0x5"/>
        <value name="6" caption="Divide by 16" value="0x6"/>
      </value-group>
      <value-group name="AON_GP_REGS_RF_PMU_REGS_0_OFFSETP_CTRL">
        <value name="0" caption="0.0mV offset" value="0x0"/>
        <value name="1" caption="0.4mV offset" value="0x1"/>
        <value name="2" caption="0.8mV offset" value="0x2"/>
        <value name="3" caption="1.2mV offset" value="0x3"/>
        <value name="4" caption="1.6mV offset" value="0x4"/>
        <value name="5" caption="2.0mV offset" value="0x5"/>
        <value name="6" caption="2.4mV offset" value="0x6"/>
        <value name="7" caption="2.8mV offset" value="0x7"/>
        <value name="8" caption="3.2mV offset" value="0x8"/>
        <value name="9" caption="3.6mV offset" value="0x9"/>
        <value name="10" caption="4.0mV offset" value="0xa"/>
        <value name="11" caption="4.4mV offset" value="0xb"/>
        <value name="12" caption="4.8mV offset" value="0xc"/>
        <value name="13" caption="5.2mV offset" value="0xd"/>
        <value name="14" caption="5.6mV offset" value="0xe"/>
        <value name="15" caption="6.0mV offset" value="0xf"/>
      </value-group>
      <value-group name="AON_GP_REGS_RF_PMU_REGS_0_OFFSETN_CTRL">
        <value name="0" caption="0.0mV offset" value="0x0"/>
        <value name="1" caption="0.4mV offset" value="0x1"/>
        <value name="2" caption="0.8mV offset" value="0x2"/>
        <value name="3" caption="1.2mV offset" value="0x3"/>
        <value name="4" caption="1.6mV offset" value="0x4"/>
        <value name="5" caption="2.0mV offset" value="0x5"/>
        <value name="6" caption="2.4mV offset" value="0x6"/>
        <value name="7" caption="2.8mV offset" value="0x7"/>
        <value name="8" caption="3.2mV offset" value="0x8"/>
        <value name="9" caption="3.6mV offset" value="0x9"/>
        <value name="10" caption="4.0mV offset" value="0xa"/>
        <value name="11" caption="4.4mV offset" value="0xb"/>
        <value name="12" caption="4.8mV offset" value="0xc"/>
        <value name="13" caption="5.2mV offset" value="0xd"/>
        <value name="14" caption="5.6mV offset" value="0xe"/>
        <value name="15" caption="6.0mV offset" value="0xf"/>
      </value-group>
      <value-group name="AON_GP_REGS_RF_PMU_REGS_0_P_SW_CTRL">
        <value name="0" caption="0 power switches enabled" value="0x0"/>
        <value name="1" caption="1 power switch enabled" value="0x1"/>
        <value name="3" caption="2 power switches enabled" value="0x3"/>
        <value name="7" caption="3 power switches enabled" value="0x7"/>
        <value name="15" caption="4 power switches enabled" value="0xf"/>
        <value name="31" caption="5 power switches enabled" value="0x1f"/>
        <value name="63" caption="6 power switches enabled" value="0x3f"/>
      </value-group>
      <value-group name="AON_GP_REGS_RF_PMU_REGS_0_CLK_SEL">
        <value name="0" caption="Internal 26MHz clock" value="0x0"/>
        <value name="1" caption="External 52MHz clock" value="0x1"/>
      </value-group>
      <value-group name="AON_GP_REGS_RF_PMU_REGS_1_SADC_BIAS_RES_CTRL">
        <value name="0" caption="0.5V" value="0x0"/>
        <value name="1" caption="0.6V" value="0x1"/>
        <value name="2" caption="0.7V" value="0x2"/>
        <value name="3" caption="0.8V" value="0x3"/>
        <value name="4" caption="0.9V" value="0x4"/>
        <value name="5" caption="1.0V" value="0x5"/>
        <value name="6" caption="1.1V (only for VBATT gt 2.0V)" value="0x6"/>
        <value name="7" caption="1.2V (only for VBATT gt 2.0V)" value="0x7"/>
        <value name="8" caption="1.3V (only for VBATT gt 2.0V)" value="0x8"/>
        <value name="9" caption="1.4V (only for VBATT gt 2.0V)" value="0x9"/>
        <value name="10" caption="1.5V (only for VBATT gt 2.0V)" value="0xa"/>
        <value name="11" caption="1.6V (only for VBATT gt 2.0V)" value="0xb"/>
        <value name="12" caption="1.7V (only for VBATT gt 2.0V)" value="0xc"/>
        <value name="13" caption="1.8V (only for VBATT gt 2.0V)" value="0xd"/>
        <value name="14" caption="1.9V (only for VBATT gt 2.0V)" value="0xe"/>
        <value name="15" caption="2.0V (only for VBATT gt 2.0V)" value="0xf"/>
      </value-group>
      <value-group name="AON_GP_REGS_RF_PMU_REGS_1_SADC_REF_SEL">
        <value name="0" caption="Buffered reference voltage" value="0x0"/>
        <value name="1" caption="IR voltage" value="0x1"/>
        <value name="2" caption="VBATT divided by 2" value="0x2"/>
        <value name="3" caption="GPIO_MS1" value="0x3"/>
        <value name="4" caption="GPIO_MS2" value="0x4"/>
        <value name="5" caption="GPIO_MS3" value="0x5"/>
        <value name="6" caption="GPIO_MS4" value="0x6"/>
        <value name="7" caption="VBATT supply voltage" value="0x7"/>
      </value-group>
      <value-group name="AON_GP_REGS_RF_PMU_REGS_1_BOD_EN">
        <value name="0" caption="Disable" value="0x0"/>
        <value name="1" caption="Enable" value="0x1"/>
      </value-group>
      <value-group name="AON_GP_REGS_RF_PMU_REGS_1_LPD_CLK_INJECT_EN">
        <value name="0" caption="Disable (Free running)" value="0x0"/>
        <value name="1" caption="Enable (Lock to XO clock)" value="0x1"/>
      </value-group>
      <value-group name="AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_BYP">
        <value name="0" caption="EFUSE LDO regulates from VBATT voltage to 2.5V" value="0x0"/>
        <value name="1" caption=" EFUSE LDO is bypass to VBATT voltage" value="0x1"/>
      </value-group>
      <value-group name="AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_VOUT_CTRL">
        <value name="0" caption="2.3V" value="0x0"/>
        <value name="1" caption="2.4V" value="0x1"/>
        <value name="2" caption="2.4V" value="0x2"/>
        <value name="3" caption="2.5V" value="0x3"/>
        <value name="4" caption="2.6V" value="0x4"/>
        <value name="5" caption="2.7V" value="0x5"/>
        <value name="6" caption="2.7V" value="0x6"/>
        <value name="7" caption="2.8V" value="0x7"/>
      </value-group>
      <value-group name="AON_GP_REGS_RF_PMU_REGS_1_EFUSE_LDO_IBIAS_CTRL">
        <value name="0" caption="80uA bias current" value="0x0"/>
        <value name="1" caption="100uA bias current" value="0x1"/>
        <value name="2" caption="120uA bias current" value="0x2"/>
        <value name="3" caption="140uA bias current" value="0x3"/>
      </value-group>
      <value-group name="AON_GP_REGS_RF_PMU_REGS_1_PIERCE_RES_CTRL">
        <value name="0" caption="20Mohm resistor" value="0x0"/>
        <value name="1" caption="30Mohm resistor" value="0x1"/>
      </value-group>
      <value-group name="AON_GP_REGS_RF_PMU_REGS_1_PIERCE_GM_CTRL">
        <value name="0" caption="75nS" value="0x0"/>
        <value name="1" caption="85nS" value="0x1"/>
        <value name="2" caption="96nS" value="0x2"/>
        <value name="3" caption="106nS" value="0x3"/>
        <value name="4" caption="116nS" value="0x4"/>
        <value name="5" caption="127nS" value="0x5"/>
        <value name="6" caption="137nS" value="0x6"/>
        <value name="7" caption="147nS" value="0x7"/>
        <value name="8" caption="158nS" value="0x8"/>
        <value name="9" caption="168nS" value="0x9"/>
        <value name="10" caption="178nS" value="0xa"/>
        <value name="11" caption="189nS" value="0xb"/>
        <value name="12" caption="199nS" value="0xc"/>
        <value name="13" caption="209nS" value="0xd"/>
        <value name="14" caption="220nS" value="0xe"/>
        <value name="15" caption="230nS" value="0xf"/>
      </value-group>
      <value-group name="AON_GP_REGS_RF_PMU_REGS_1_PIERCE_CAP_CTRL">
        <value name="0" caption="0pF" value="0x0"/>
        <value name="1" caption="1pF" value="0x1"/>
        <value name="2" caption="2pF" value="0x2"/>
        <value name="3" caption="3pF" value="0x3"/>
        <value name="4" caption="4pF" value="0x4"/>
        <value name="5" caption="5pF" value="0x5"/>
        <value name="6" caption="6pF" value="0x6"/>
        <value name="7" caption="7pF" value="0x7"/>
        <value name="8" caption="8pF" value="0x8"/>
        <value name="9" caption="9pF" value="0x9"/>
        <value name="10" caption="10pF" value="0xa"/>
        <value name="11" caption="11pF" value="0xb"/>
        <value name="12" caption="12pF" value="0xc"/>
        <value name="13" caption="13pF" value="0xd"/>
        <value name="14" caption="14pF" value="0xe"/>
        <value name="15" caption="15pF" value="0xf"/>
      </value-group>
      <value-group name="AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_CTRL">
        <value name="0" caption="Conversion is done on the four input channels in a time multiplexed manner" value="0x0"/>
        <value name="1" caption="Conversion is done for one specific input channel" value="0x1"/>
      </value-group>
      <value-group name="AON_GP_REGS_RF_PMU_REGS_1_SADC_CHN_SEL">
        <value name="0" caption="GPIO_MS1" value="0x0"/>
        <value name="1" caption="GPIO_MS2" value="0x1"/>
        <value name="2" caption="GPIO_MS3" value="0x2"/>
        <value name="3" caption="GPIO_MS4" value="0x3"/>
        <value name="4" caption="On Chip Temperature" value="0x4"/>
        <value name="5" caption="VBATT divided by 4 voltage level" value="0x5"/>
        <value name="6" caption="LP_LDO_OUT_1P2 low power domain voltage" value="0x6"/>
        <value name="7" caption="Sensor ADC reference voltage level" value="0x7"/>
      </value-group>
      <value-group name="AON_GP_REGS_RF_PMU_REGS_1_CODE_IN">
        <value name="0" caption="input dynamic range from 0V to VBATT voltage level" value="0x0"/>
        <value name="1" caption="input dynamic range from 0.08*VBATT to 0.92*VBATT" value="0x1"/>
        <value name="2" caption="input dynamic range from 0.17*VBATT to 0.83*VBATT" value="0x2"/>
        <value name="3" caption="input dynamic range from 0.25*VBATT to 0.75*VBATT" value="0x3"/>
      </value-group>
      <value-group name="AON_GP_REGS_RF_PMU_REGS_1_SADC_LP_CTRL">
        <value name="0" caption="Comparator bias current is 4uA" value="0x0"/>
        <value name="1" caption="Comparator bias current is 8uA" value="0x1"/>
        <value name="2" caption="Comparator bias current is 20uA" value="0x2"/>
        <value name="3" caption="Comparator bias current is 24uA" value="0x3"/>
      </value-group>
      <value-group name="AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_BYP">
        <value name="0" caption="Not in bypass mode" value="0x0"/>
        <value name="1" caption="Bypass mode so output will be shorted to the buck converter output" value="0x1"/>
      </value-group>
      <value-group name="AON_GP_REGS_RF_PMU_REGS_2_DIG_CORE_LDO_VCTRL">
        <value name="0" caption="0.91V" value="0x0"/>
        <value name="1" caption="0.96V" value="0x1"/>
        <value name="2" caption="1.02V" value="0x2"/>
        <value name="3" caption="1.09V" value="0x3"/>
      </value-group>
      <value-group name="AON_GP_REGS_RF_PMU_REGS_2_REF_HP_MODE">
        <value name="0" caption="setting for applications that require less than 10KSPS" value="0x0"/>
        <value name="1" caption="setting for throughputs between 10KSPS and 100KSPS" value="0x1"/>
        <value name="2" caption="setting for 100KSPS" value="0x2"/>
        <value name="3" caption="setting for 325KSPS" value="0x3"/>
        <value name="4" caption="setting for 550KSPS" value="0x4"/>
        <value name="5" caption="setting for 775KSPS" value="0x5"/>
        <value name="6" caption="setting for 1MSPS" value="0x6"/>
      </value-group>
      <value-group name="AON_GP_REGS_RF_PMU_REGS_2_OFFSET_CAL_EN">
        <value name="0" caption="Disable" value="0x0"/>
        <value name="1" caption="Enable" value="0x1"/>
      </value-group>
      <value-group name="AON_GP_REGS_RF_PMU_REGS_2_CLK_CTRL_26MHZ">
        <value name="0" caption="12MHz" value="0x0"/>
        <value name="1" caption="13MHz" value="0x1"/>
        <value name="2" caption="14MHz" value="0x2"/>
        <value name="3" caption="15MHz" value="0x3"/>
        <value name="4" caption="16MHz" value="0x4"/>
        <value name="5" caption="17MHz" value="0x5"/>
        <value name="6" caption="18MHz" value="0x6"/>
        <value name="7" caption="19MHz" value="0x7"/>
        <value name="8" caption="20MHz" value="0x8"/>
        <value name="9" caption="21MHz" value="0x9"/>
        <value name="10" caption="22MHz" value="0xa"/>
        <value name="11" caption="23MHz" value="0xb"/>
        <value name="12" caption="24MHz" value="0xc"/>
        <value name="13" caption="25MHz" value="0xd"/>
        <value name="14" caption="26MHz" value="0xe"/>
        <value name="15" caption="27MHz" value="0xf"/>
        <value name="16" caption="28MHz" value="0x10"/>
        <value name="17" caption="29MHz" value="0x11"/>
        <value name="18" caption="30MHz" value="0x12"/>
        <value name="19" caption="31MHz" value="0x13"/>
        <value name="20" caption="32MHz" value="0x14"/>
        <value name="21" caption="33MHz" value="0x15"/>
        <value name="22" caption="34MHz" value="0x16"/>
        <value name="23" caption="35MHz" value="0x17"/>
        <value name="24" caption="36MHz" value="0x18"/>
        <value name="25" caption="37MHz" value="0x19"/>
        <value name="26" caption="38MHz" value="0x1a"/>
        <value name="27" caption="39MHz" value="0x1b"/>
        <value name="28" caption="40MHz" value="0x1c"/>
        <value name="29" caption="41MHz" value="0x1d"/>
        <value name="30" caption="42MHz" value="0x1e"/>
        <value name="31" caption="43MHz" value="0x1f"/>
      </value-group>
    </module>
    <module name="GPIO" id="G1234" version="1.0.0" caption="GPIO Controller">
      <register-group name="GPIO" caption="GPIO Controller">
        <register name="DATA" offset="0x0" rw="RW" size="2" initval="0x0000" caption="Data Value">
          <bitfield name="VALUE" mask="0xFFFF" caption="Read = Sampled at Pin : Write = To Output Data Register"/>
        </register>
        <register name="DATAOUT" offset="0x4" rw="RW" size="2" initval="0x0000" caption="Data Output Register Value">
          <bitfield name="VALUE" mask="0xFFFF" caption="Read = Current Value of Data Output Register : Write = To Output Data Register"/>
        </register>
        <register name="OUTENSET" offset="0x10" rw="RW" size="2" initval="0x0000" caption="Output Enable Set">
          <bitfield name="VALUE" mask="0xFFFF" caption="Write 1 to set the output enable bit"/>
        </register>
        <register name="OUTENCLR" offset="0x14" rw="RW" size="2" initval="0x0000" caption="Output Enable Clear">
          <bitfield name="VALUE" mask="0xFFFF" caption="Write 1 to clear the output enable bit"/>
        </register>
        <register name="INTENSET" offset="0x20" rw="RW" size="2" initval="0x0000" caption="Interrupt Enable Set">
          <bitfield name="VALUE" mask="0xFFFF" caption="Write 1 to set the enable bit"/>
        </register>
        <register name="INTENCLR" offset="0x24" rw="RW" size="2" initval="0x0000" caption="Interrupt Enable Clear">
          <bitfield name="VALUE" mask="0xFFFF" caption="Write 1 to clear the enable bit"/>
        </register>
        <register name="INTTYPESET" offset="0x28" rw="RW" size="2" initval="0x0000" caption="Interrupt Type Set">
          <bitfield name="VALUE" mask="0xFFFF" caption="Write 1 for edge"/>
        </register>
        <register name="INTTYPECLR" offset="0x2C" rw="RW" size="2" initval="0x0000" caption="Interrupt Type Clear">
          <bitfield name="VALUE" mask="0xFFFF" caption="Write 1 to clear the interrupt type"/>
        </register>
        <register name="INTPOLSET" offset="0x30" rw="RW" size="2" initval="0x0000" caption="Polarity-level, edge IRQ Configuration">
          <bitfield name="VALUE" mask="0xFFFF" caption="Write 1 for HIGH level or rising edge"/>
        </register>
        <register name="INTPOLCLR" offset="0x34" rw="RW" size="2" initval="0x0000" caption="IRQ Configuration Clear">
          <bitfield name="VALUE" mask="0xFFFF" caption="Write 1 to Clear Interrupt Polarity Bit"/>
        </register>
        <register name="INTSTATUSCLEAR" offset="0x38" rw="RW" size="2" initval="0x0000" caption="Interrupt Status">
          <bitfield name="VALUE" mask="0xFFFF" caption="Write 1 to Clear Interrupt"/>
        </register>
        <register name="PID4" offset="0xFD0" rw="R" size="1" initval="0x04" caption="Peripheral ID Register 4">
          <bitfield name="JEP106_C_CODE" mask="0x0F" caption="JEP106 C Code"/>
          <bitfield name="BLOCK_COUNT" mask="0xF0" caption="Block Count"/>
        </register>
        <register name="PID5" offset="0xFD4" rw="R" size="1" initval="0x00" caption="Peripheral ID Register 5">
          <bitfield name="PID5" mask="0xFF"/>
        </register>
        <register name="PID6" offset="0xFD8" rw="R" size="1" initval="0x00" caption="Peripheral ID Register 6">
          <bitfield name="PID6" mask="0xFF"/>
        </register>
        <register name="PID7" offset="0xFDC" rw="R" size="1" initval="0x00" caption="Peripheral ID Register 7">
          <bitfield name="PID7" mask="0xFF"/>
        </register>
        <register name="PID0" offset="0xFE0" rw="R" size="1" initval="0x20" caption="Peripheral ID Register 0">
          <bitfield name="PART_NUMBER" mask="0xFF" caption="Part Number Bits 7:0"/>
        </register>
        <register name="PID1" offset="0xFE4" rw="R" size="1" initval="0xB8" caption="Peripheral ID Register 1">
          <bitfield name="PART_NUMBER" mask="0x0F" caption="Part Number Bits 11:8"/>
          <bitfield name="JEP106_ID_3_0" mask="0xF0" caption="JEP106 ID Bits 3:0"/>
        </register>
        <register name="PID2" offset="0xFE8" rw="R" size="1" initval="0x1B" caption="Peripheral ID Register 2">
          <bitfield name="JEP106_ID_6_4" mask="0x07" caption="JEP106 ID Bits 6:4"/>
          <bitfield name="JEDEC_USED" mask="0x08" caption="JEDEC Used"/>
          <bitfield name="REVISION" mask="0xF0" caption="Revision"/>
        </register>
        <register name="PID3" offset="0xFEC" rw="R" size="1" initval="0x00" caption="Peripheral ID Register 3">
          <bitfield name="CUSTOMER_MOD_NUMBER" mask="0x0F" caption="Customer Modification Number"/>
          <bitfield name="ECO_REV_NUMBER" mask="0xF0" caption="ECO Revision Number"/>
        </register>
        <register name="CID0" offset="0xFF0" rw="R" size="1" initval="0x0D" caption="Component ID Register 0">
          <bitfield name="CID0" mask="0xFF"/>
        </register>
        <register name="CID1" offset="0xFF4" rw="R" size="1" initval="0xF0" caption="Component ID Register 1">
          <bitfield name="CID1" mask="0xFF"/>
        </register>
        <register name="CID2" offset="0xFF8" rw="R" size="1" initval="0x05" caption="Component ID Register 2">
          <bitfield name="CID2" mask="0xFF"/>
        </register>
        <register name="CID3" offset="0xFFC" rw="R" size="1" initval="0xB1" caption="Component ID Register 3">
          <bitfield name="CID3" mask="0xFF"/>
        </register>
      </register-group>
    </module>
    <module name="SPI_FLASH" id="SF1234" version="1.0.0" caption="SPI Flash Controller">
      <register-group name="SPI_FLASH" caption="SPI Flash Controller">
        <register name="MODE_CTRL" offset="0x0" rw="RW" size="1" initval="0x00" caption="SPI Flash Mode Control">
          <bitfield name="MODE" mask="0x03" values="SPI_FLASH_MODE_CTRL_MODE" caption="SPI Modes"/>
          <bitfield name="BYPASS_CS_PRE" mask="0x04" caption="Bypass CS PRE state"/>
          <bitfield name="BYPASS_CS_POST" mask="0x08" caption="Bypass CS POST state"/>
          <bitfield name="MODE_SELECT" mask="0x80" caption="Set to 1 to use external bits for mode"/>
        </register>
        <register name="TRANSACTION_CTRL" offset="0x4" rw="RW" size="4" initval="0x00000004" caption="Transaction Control (Cleared after each transaction completes)">
          <bitfield name="CMD_COUNT" mask="0x00000007" caption="Number of bytes to be transferred or received"/>
          <bitfield name="FLASH_TRANS_START" mask="0x00000080" caption="Rising Edge Flast Transaction Start"/>
          <bitfield name="WDATA_COUNT" mask="0xFFFFFF00" caption="Number of bytes to be programmed to flash"/>
        </register>
        <register name="READ_CTRL" offset="0x8" rw="RW" size="4" initval="0x000000" caption="Read Control (Cleared after each transaction completes)">
          <bitfield name="RDATA_COUNT" mask="0xFFFFFF" caption="Number of data bytes to be read from flash"/>
        </register>
        <register name="CMD_BUFFER0" offset="0xC" rw="RW" size="4" initval="0x00000003" caption="Command Buffer 0 (Bytes 3 - 0)">
          <bitfield name="CMD_BUFFER0" mask="0xFFFFFFFF"/>
        </register>
        <register name="CMD_BUFFER1" offset="0x10" rw="RW" size="4" initval="0x00000000" caption="Command Buffer 1 (Bytes 7 - 4)">
          <bitfield name="CMD_BUFFER1" mask="0xFFFFFFFF"/>
        </register>
        <register name="DIRECTION" offset="0x14" rw="RW" size="1" initval="0x0F" caption="Read/Write bit for Bytes 7 - 0">
          <bitfield name="DIRECTION" mask="0xFF"/>
        </register>
        <register name="IRQ_STATUS" offset="0x18" rw="W" size="1" initval="0x0" caption="IRQ Status (Write 0 to bit to clear, Read clears interupts)">
          <bitfield name="FLASH_TRANS_DONE" mask="0x1" caption="Current Flash Transaction Done"/>
          <bitfield name="AHB_ERROR_RESPONSE" mask="0x2" caption="AHB Error Response"/>
        </register>
        <register name="DMA_START_ADDRESS" offset="0x1C" rw="RW" size="4" initval="0x00000000" caption="DMA Starting Address">
          <bitfield name="DMA_START_ADDRESS" mask="0xFFFFFFFF"/>
        </register>
        <register name="CONFIG" offset="0x20" rw="RW" size="2" initval="0x103" caption="SPI Flash Configuration">
          <bitfield name="ENDIANNESS" mask="0x001" caption="1 for Little Endian"/>
          <bitfield name="REVERSE_CMD_BUFFER" mask="0x002" caption="Reverse bits of every byte in cmd_buffer"/>
          <bitfield name="RDATA_REVERSE" mask="0x004" caption="Reverse bits of every data byte read from flash"/>
          <bitfield name="REVERSE_INCOMIND_DATA" mask="0x008" caption="Reverse bits of status registers read from flash"/>
          <bitfield name="SPI_INTERFACE_CONFIG_DEBUG" mask="0x0F0" caption="Debug only"/>
          <bitfield name="WDATA_REVERSE" mask="0x100" caption="Reverse bits of every data byte written to flash"/>
        </register>
        <register name="TX_CONTROL" offset="0x24" rw="RW" size="2" initval="0x0000" caption="TX Control">
          <bitfield name="DRIVE_0_ON_TX" mask="0x0001" caption="Drive 0 on TX while reading"/>
          <bitfield name="DRIVE_1_ON_TX" mask="0x0002" caption="Drive 1 on TX while reading"/>
          <bitfield name="TOGGLE_ON_TX" mask="0x0004" caption="Toggle TX while reading"/>
          <bitfield name="DUMMY_ON_TX" mask="0x0008" caption="Send dummy_byte while reading"/>
          <bitfield name="DUMMY_BYTE" mask="0xFF00" caption="Byte to be sent for dummy_on_tx option"/>
        </register>
        <register name="STATUS" offset="0x28" rw="R" size="2" initval="0x0000" caption="Misc Status">
          <bitfield name="AHB_MASTER_STATE" mask="0x0003" values="SPI_FLASH_STATUS_AHB_MASTER_STATE" caption="AHB Master State"/>
          <bitfield name="FIFO_CTRL_STATE" mask="0x0070" values="SPI_FLASH_STATUS_FIFO_CTRL_STATE" caption="FIFO Control State"/>
          <bitfield name="SPI_MASTER_STATE" mask="0x0700" values="SPI_FLASH_STATUS_SPI_MASTER_STATE" caption="SPI Master State"/>
          <bitfield name="SPI_MASTER_CSN" mask="0x1000" caption="Inverted version of the SPI Master Chip Select"/>
        </register>
      </register-group>
      <value-group name="SPI_FLASH_MODE_CTRL_MODE">
        <value name="0" caption="Mode 0" value="0x0"/>
        <value name="1" caption="Mode 1" value="0x1"/>
        <value name="2" caption="Mode 2" value="0x2"/>
        <value name="3" caption="Mode 3" value="0x3"/>
      </value-group>
      <value-group name="SPI_FLASH_STATUS_AHB_MASTER_STATE">
        <value name="0" caption="IDLE" value="0x0"/>
        <value name="1" caption="WAIT_GRANT" value="0x1"/>
        <value name="2" caption="ADDR_PHASE" value="0x2"/>
        <value name="3" caption="DATA_PHASE" value="0x3"/>
      </value-group>
      <value-group name="SPI_FLASH_STATUS_FIFO_CTRL_STATE">
        <value name="0" caption="FLASH_IDLE" value="0x0"/>
        <value name="1" caption="GET_DATA_FROM_FLASH" value="0x1"/>
        <value name="2" caption="WRITE_DATA_TO_AHB" value="0x2"/>
        <value name="3" caption="GET_DATA_FROM_AHB" value="0x3"/>
        <value name="4" caption="WRITE_DATA_TO_FLASH" value="0x4"/>
      </value-group>
      <value-group name="SPI_FLASH_STATUS_SPI_MASTER_STATE">
        <value name="0" caption="IDLE" value="0x0"/>
        <value name="1" caption="READ" value="0x1"/>
        <value name="2" caption="WRITE" value="0x2"/>
        <value name="3" caption="READ_FLASH" value="0x3"/>
        <value name="4" caption="WRITE_FLASH" value="0x4"/>
        <value name="5" caption="PRE_ACTION" value="0x5"/>
        <value name="6" caption="POST_ACTION" value="0x6"/>
        <value name="7" caption="WAIT_AHB" value="0x7"/>
      </value-group>
    </module>
    <module name="ARM_SYSCTRL" id="ASC1234" version="1.0.0" caption="ARM System Control">
      <register-group name="ARM_SYSCTRL" caption="ARM System Control">
        <register name="ACTLR" offset="0x8" rw="R" size="4" initval="0x00000000" caption="Auxiliary Control Register (not implemented)">
          <bitfield name="ACTLR" mask="0xFFFFFFFF"/>
        </register>
        <register name="SYST_CSR" offset="0x10" rw="RW" size="4" initval="0x00004" caption="SysTick Control and Status Register">
          <bitfield name="ENABLE" mask="0x00001" values="ARM_SYSCTRL_SYST_CSR_ENABLE" caption="Indicates the enabled status of the SysTick counter"/>
          <bitfield name="TICKINT" mask="0x00002" values="ARM_SYSCTRL_SYST_CSR_TICKINT" caption="Indicates whether counting to 0 causes the status of the SysTick exception to change to pending"/>
          <bitfield name="CLKSOURCE" mask="0x00004" caption="SysTick uses the processor clock (writes are ignored)"/>
          <bitfield name="COUNTFLAG" mask="0x10000" caption="If 1 then the timer has counted to 0"/>
        </register>
        <register name="SYST_RVR" offset="0x14" rw="RW" size="4" initval="0x000000" caption="SysTick Reload Value Register">
          <bitfield name="SYST_RVR" mask="0xFFFFFF"/>
        </register>
        <register name="SYST_CVR" offset="0x18" rw="RW" size="4" initval="0x000000" caption="SysTick Current Value Register (Any Write Clears to 0)">
          <bitfield name="SYST_CVR" mask="0xFFFFFF"/>
        </register>
        <register name="SYST_CALIB" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="SysTick Calibration Value Register">
          <bitfield name="TENMS" mask="0x00FFFFFF" caption="Holds a reload value to be used for 10ms timing. If 0 then calibration value is not known."/>
          <bitfield name="SKEW" mask="0x40000000" caption="If 1 then 10ms calibration value is inexact"/>
          <bitfield name="NOREF" mask="0x80000000" caption="If 1 then reference clock is not implemented"/>
        </register>
        <register name="NVIC_ISER" offset="0x100" rw="RW" size="4" initval="0x00000000" caption="Interrupt Set-Enable Register">
          <bitfield name="SETENA" mask="0xFFFFFFFF" caption="Write 1 to enable the associated interrupt"/>
        </register>
        <register name="NVIC_ICER" offset="0x180" rw="RW" size="4" initval="0x00000000" caption="Interrupt Clear Enable Register">
          <bitfield name="CLRENA" mask="0xFFFFFFFF" caption="Write 1 to disable the associated interrupt"/>
        </register>
        <register name="NVIC_ISPR" offset="0x200" rw="RW" size="4" initval="0x00000000" caption="Interrupt Set-Pending Register">
          <bitfield name="SETPEND" mask="0xFFFFFFFF" caption="Change the state of the associated interrupt to pending"/>
        </register>
        <register name="NVIC_ICPR" offset="0x280" rw="RW" size="4" initval="0x00000000" caption="Interrupt Clear-Pending Register">
          <bitfield name="CLRPEND" mask="0xFFFFFFFF" caption="Change the state of the associated interrupt to not pending"/>
        </register>
        <register name="NVIC_IPR0" offset="0x400" rw="RW" size="4" initval="0x00000000" caption="Interrupt Priority Register 0">
          <bitfield name="PRI_N0" mask="0x000000C0" caption="Priority of Interrupt 0"/>
          <bitfield name="PRI_N1" mask="0x0000C000" caption="Priority of Interrupt 1"/>
          <bitfield name="PRI_N2" mask="0x00C00000" caption="Priority of Interrupt 2"/>
          <bitfield name="PRI_N3" mask="0xC0000000" caption="Priority of Interrupt 3"/>
        </register>
        <register name="NVIC_IPR1" offset="0x404" rw="RW" size="4" initval="0x00000000" caption="Interrupt Priority Register 1">
          <bitfield name="PRI_N4" mask="0x000000C0" caption="Priority of Interrupt 4"/>
          <bitfield name="PRI_N5" mask="0x0000C000" caption="Priority of Interrupt 5"/>
          <bitfield name="PRI_N6" mask="0x00C00000" caption="Priority of Interrupt 6"/>
          <bitfield name="PRI_N7" mask="0xC0000000" caption="Priority of Interrupt 7"/>
        </register>
        <register name="NVIC_IPR2" offset="0x408" rw="RW" size="4" initval="0x00000000" caption="Interrupt Priority Register 2">
          <bitfield name="PRI_N8" mask="0x000000C0" caption="Priority of Interrupt 8"/>
          <bitfield name="PRI_N9" mask="0x0000C000" caption="Priority of Interrupt 9"/>
          <bitfield name="PRI_N10" mask="0x00C00000" caption="Priority of Interrupt 10"/>
          <bitfield name="PRI_N11" mask="0xC0000000" caption="Priority of Interrupt 11"/>
        </register>
        <register name="NVIC_IPR3" offset="0x40C" rw="RW" size="4" initval="0x00000000" caption="Interrupt Priority Register 3">
          <bitfield name="PRI_N12" mask="0x000000C0" caption="Priority of Interrupt 12"/>
          <bitfield name="PRI_N13" mask="0x0000C000" caption="Priority of Interrupt 13"/>
          <bitfield name="PRI_N14" mask="0x00C00000" caption="Priority of Interrupt 14"/>
          <bitfield name="PRI_N15" mask="0xC0000000" caption="Priority of Interrupt 15"/>
        </register>
        <register name="NVIC_IPR4" offset="0x410" rw="RW" size="4" initval="0x00000000" caption="Interrupt Priority Register 4">
          <bitfield name="PRI_N16" mask="0x000000E0" caption="Priority of Interrupt 16"/>
          <bitfield name="PRI_N17" mask="0x0000C000" caption="Priority of Interrupt 17"/>
          <bitfield name="PRI_N18" mask="0x00C00000" caption="Priority of Interrupt 18"/>
          <bitfield name="PRI_N19" mask="0xC0000000" caption="Priority of Interrupt 19"/>
        </register>
        <register name="NVIC_IPR5" offset="0x414" rw="RW" size="4" initval="0x00000000" caption="Interrupt Priority Register 5">
          <bitfield name="PRI_N20" mask="0x000000E0" caption="Priority of Interrupt 20"/>
          <bitfield name="PRI_N21" mask="0x0000C000" caption="Priority of Interrupt 21"/>
          <bitfield name="PRI_N22" mask="0x00C00000" caption="Priority of Interrupt 22"/>
          <bitfield name="PRI_N23" mask="0xC0000000" caption="Priority of Interrupt 23"/>
        </register>
        <register name="NVIC_IPR6" offset="0x418" rw="RW" size="4" initval="0x00000000" caption="Interrupt Priority Register 6">
          <bitfield name="PRI_N24" mask="0x000000E0" caption="Priority of Interrupt 24"/>
          <bitfield name="PRI_N25" mask="0x0000C000" caption="Priority of Interrupt 25"/>
          <bitfield name="PRI_N26" mask="0x00C00000" caption="Priority of Interrupt 26"/>
          <bitfield name="PRI_N27" mask="0xC0000000" caption="Priority of Interrupt 27"/>
        </register>
        <register name="NVIC_IPR7" offset="0x41C" rw="RW" size="4" initval="0x00000000" caption="Interrupt Priority Register 7">
          <bitfield name="PRI_N28" mask="0x000000E0" caption="Priority of Interrupt 28"/>
          <bitfield name="PRI_N29" mask="0x0000C000" caption="Priority of Interrupt 29"/>
          <bitfield name="PRI_N30" mask="0x00C00000" caption="Priority of Interrupt 30"/>
          <bitfield name="PRI_N31" mask="0xC0000000" caption="Priority of Interrupt 31"/>
        </register>
        <register name="CPUID" offset="0xD00" rw="R" size="4" initval="0x410CC200" caption="CPU Identification Register">
          <bitfield name="CPUID" mask="0xFFFFFFFF"/>
        </register>
        <register name="ICSR" offset="0xD04" rw="R" size="4" initval="0x00000000" caption="Interrupt Control State Register">
          <bitfield name="VECTACTIVE" mask="0x000001FF" caption="Exception number for the current executing exception"/>
          <bitfield name="VECTPENDING" mask="0x001FF000" caption="Exception number for highest priority pending exception"/>
          <bitfield name="ISRPENDING" mask="0x00400000" caption="If 1, Interrupt is pending"/>
          <bitfield name="ISRPREEMPT" mask="0x00800000" caption="If 1, will service a pending exception"/>
          <bitfield name="PENDSTCLR" mask="0x02000000" caption="Clear Pending SysTick"/>
          <bitfield name="PENDSTSET" mask="0x04000000" caption="Set pending SysTick"/>
          <bitfield name="PENDSVCLR" mask="0x08000000" caption="Clearing pending PendSV"/>
          <bitfield name="PENDSVSET" mask="0x10000000" caption="Set pending PendSV interrupt"/>
          <bitfield name="NMIPENDSET" mask="0x80000000" caption="Activate NMI Exception"/>
        </register>
        <register name="AIRCR" offset="0xD0C" rw="R" size="4" initval="0x00000000" caption="Application Interrupt and Reset Control Register">
          <bitfield name="VECTCLRACTIVE" mask="0x00000002" caption="Clears all active state information for fixed and configurable exceptions"/>
          <bitfield name="SYSRESETREQ" mask="0x00000004" caption="Active High System Reset Request"/>
          <bitfield name="ENDIANNESS" mask="0x00008000" caption="If 1 then big endian"/>
          <bitfield name="VECTKEY" mask="0xFFFF0000" caption="Vector Key, must write 0x05FA to this otherwise the write is UNPREDICTABLE"/>
        </register>
        <register name="SCR" offset="0xD10" rw="RW" size="1" initval="0x00" caption="System Control Register">
          <bitfield name="SLEEPONEXIT" mask="0x02" caption="Enter sleep state on exit from an ISR"/>
          <bitfield name="SLEEPDEEP" mask="0x04" caption="Selected sleep state is deep sleep"/>
          <bitfield name="SEVONPEND" mask="0x10" caption="Transitions from inactive to pending are wakeup events"/>
        </register>
        <register name="CCR" offset="0xD14" rw="R" size="2" initval="0x000" caption="Configuration and Control Register">
          <bitfield name="UNALIGN_TRP" mask="0x008" caption="Unaligned work and halfword accesses generate a HardFault exception"/>
          <bitfield name="STKALIGN" mask="0x200" caption="On exception entry, SP used prior to exception is adjusted to be 8-byte aligned and context to restore it is saved"/>
        </register>
        <register name="SHPR2" offset="0xD1C" rw="RW" size="4" initval="0x00000000" caption="System Handler Priority Register 2">
          <bitfield name="PRI_11" mask="0xC0000000" caption="Priority of system handler 11, SVCall"/>
        </register>
        <register name="SHPR3" offset="0xD20" rw="RW" size="4" initval="0x00000000" caption="System Handler Priority Register 3">
          <bitfield name="PRI_14" mask="0x00C00000" caption="Priority of system handler 14, PendSV"/>
          <bitfield name="PRI_15" mask="0xC0000000" caption="Priority of system handler 15, SysTick"/>
        </register>
        <register name="SHCSR" offset="0xD24" rw="RW" size="2" initval="0x0000" caption="System Handler Control and State Register">
          <bitfield name="SVCALLPENDED" mask="0x8000" caption="SVCall is pending"/>
        </register>
        <register name="DFSR" offset="0xD30" rw="RW" size="1" initval="0x00" caption="Debug Fault Status Register">
          <bitfield name="HALTED" mask="0x01" caption="Halt Request Debug Event Active"/>
          <bitfield name="BKPT" mask="0x02" caption="At least one breakpoint debug event"/>
          <bitfield name="DWTTRAP" mask="0x04" caption="At least one debug event generated by DWT"/>
          <bitfield name="VCATCH" mask="0x08" caption="Vector catch debug event generated"/>
          <bitfield name="EXTERNAL" mask="0x10" caption="EDBGRQ debug event"/>
        </register>
        <register name="DHCSR" offset="0xDF0" rw="RW" size="4" initval="0x0000000" caption="Debug Halting Control and Status Register">
          <bitfield name="C_DEBUGEN" mask="0x0000001" caption="Halting Debug Enabled (Must write 0xA05F to bits 31:16 to access)"/>
          <bitfield name="C_HALT" mask="0x0000002" caption="Request a running processor to halt (Must write 0xA05F to bits 31:16 to access)"/>
          <bitfield name="C_STEP" mask="0x0000004" caption="Single-Stepping Enabled (Must write 0xA05F to bits 31:16 to access)"/>
          <bitfield name="C_MASKINTS" mask="0x0000008" caption="Mask PendSV, SysTick and external configurable interrupts (Must write 0xA05F to bits 31:16 to access)"/>
          <bitfield name="S_REGRDY" mask="0x0010000" caption="Transfer to or from the DCRDR is complete"/>
          <bitfield name="S_HALT" mask="0x0020000" caption="In Debug State"/>
          <bitfield name="S_SLEEP" mask="0x0040000" caption="Sleeping"/>
          <bitfield name="S_LOCKUP" mask="0x0080000" caption="Locked Up"/>
          <bitfield name="S_RETIRE_ST" mask="0x1000000" caption="At least one instruction has completed since last DHCSR read"/>
          <bitfield name="S_RESET_ST" mask="0x2000000" caption="At least one reset since last DHCSR read"/>
        </register>
        <register name="DCRSR" offset="0xDF4" rw="RW" size="4" initval="0x00000" caption="Debug Core Register Selector Register">
          <bitfield name="REGSEL" mask="0x0001F" values="ARM_SYSCTRL_DCRSR_REGSEL" caption="Specifies the ARM core register or special purpose register to transfer"/>
          <bitfield name="REGWNR" mask="0x10000" caption="If 1 then transfer is a write"/>
        </register>
        <register name="DCRDR" offset="0xDF8" rw="RW" size="4" initval="0x00000000" caption="Debug Core Register Data Register">
          <bitfield name="DBGTMP" mask="0xFFFFFFFF" caption="Data Temporary Cache"/>
        </register>
        <register name="DEMCR" offset="0xDFC" rw="RW" size="4" initval="0x0000000" caption="Debug Exception and Monitor Control Register">
          <bitfield name="VC_CORERESET" mask="0x0000001" caption="Reset Vector Catch Enabled"/>
          <bitfield name="VC_HARDERR" mask="0x0000400" caption="Halting Debug Trap Enabled"/>
          <bitfield name="DWTENA" mask="0x1000000" caption="DWT Enabled"/>
        </register>
        <register name="SCS_PID4" offset="0xFD0" rw="R" size="1" initval="0x04" caption="Peripheral ID Register 4">
          <bitfield name="JEP106_C_CODE" mask="0x0F" caption="JEP106 C Code"/>
          <bitfield name="BLOCK_COUNT" mask="0xF0" caption="Block Count"/>
        </register>
        <register name="SCS_PID0" offset="0xFE0" rw="R" size="1" initval="0x08" caption="Peripheral ID Register 0">
          <bitfield name="PART_NUMBER" mask="0xFF" caption="Part Number Bits 7:0"/>
        </register>
        <register name="SCS_PID1" offset="0xFE4" rw="R" size="1" initval="0xB0" caption="Peripheral ID Register 1">
          <bitfield name="PART_NUMBER" mask="0x0F" caption="Part Number Bits 11:8"/>
          <bitfield name="JEP106_ID_3_0" mask="0xF0" caption="JEP106 ID Code Bits 3:0"/>
        </register>
        <register name="SCS_PID2" offset="0xFE8" rw="R" size="1" initval="0x0B" caption="Peripheral ID Register 2">
          <bitfield name="JEP106_ID_6_4" mask="0x07" caption="JEP106 ID Code Bits 6:4"/>
          <bitfield name="JEDEC_USED" mask="0x08" caption="JEDEC Used"/>
          <bitfield name="REVISION" mask="0xF0" caption="Revision"/>
        </register>
        <register name="SCS_PID3" offset="0xFEC" rw="R" size="1" initval="0x00" caption="Peripheral ID Register 3">
          <bitfield name="CUSTOMER_MOD_NUMBER" mask="0x0F" caption="Customer Modification Number"/>
          <bitfield name="ECO_REV_NUMBER" mask="0xF0" caption="ECO Revision Number"/>
        </register>
        <register name="SCS_CID0" offset="0xFF0" rw="R" size="1" initval="0x0D" caption="Component ID Register 0">
          <bitfield name="SCS_CID0" mask="0xFF"/>
        </register>
        <register name="SCS_CID1" offset="0xFF4" rw="R" size="1" initval="0xE0" caption="Component ID Register 1">
          <bitfield name="SCS_CID1" mask="0xFF"/>
        </register>
        <register name="SCS_CID2" offset="0xFF8" rw="R" size="1" initval="0x05" caption="Component ID Register 2">
          <bitfield name="SCS_CID2" mask="0xFF"/>
        </register>
        <register name="SCS_CID3" offset="0xFFC" rw="R" size="1" initval="0xB1" caption="Component ID Register 3">
          <bitfield name="SCS_CID3" mask="0xFF"/>
        </register>
      </register-group>
      <value-group name="ARM_SYSCTRL_SYST_CSR_ENABLE">
        <value name="0" caption="Counter Disabled" value="0x0"/>
        <value name="1" caption="Counter Operating" value="0x1"/>
      </value-group>
      <value-group name="ARM_SYSCTRL_SYST_CSR_TICKINT">
        <value name="0" caption="Count to 0 does not affect the SysTick exception status" value="0x0"/>
        <value name="1" caption="Count to 0 changes the SysTick excpetion status to pending" value="0x1"/>
      </value-group>
      <value-group name="ARM_SYSCTRL_DCRSR_REGSEL">
        <value name="0" caption="ARM Core Register R0" value="0x00"/>
        <value name="1" caption="ARM Core Register R1" value="0x01"/>
        <value name="2" caption="ARM Core Register R2" value="0x02"/>
        <value name="3" caption="ARM Core Register R3" value="0x03"/>
        <value name="4" caption="ARM Core Register R4" value="0x04"/>
        <value name="5" caption="ARM Core Register R5" value="0x05"/>
        <value name="6" caption="ARM Core Register R6" value="0x06"/>
        <value name="7" caption="ARM Core Register R7" value="0x07"/>
        <value name="8" caption="ARM Core Register R8" value="0x08"/>
        <value name="9" caption="ARM Core Register R9" value="0x09"/>
        <value name="10" caption="ARM Core Register R10" value="0x0a"/>
        <value name="11" caption="ARM Core Register R11" value="0x0b"/>
        <value name="12" caption="ARM Core Register R12" value="0x0c"/>
        <value name="13" caption="Current SP" value="0x0d"/>
        <value name="14" caption="LR" value="0x0e"/>
        <value name="15" caption="DebugReturnAddress" value="0x0f"/>
        <value name="16" caption="xPSR" value="0x10"/>
        <value name="17" caption="MSP" value="0x11"/>
        <value name="18" caption="PSP" value="0x12"/>
        <value name="20" caption="CONTROL and PRIMASK" value="0x14"/>
      </value-group>
    </module>
    <module name="ARM_BPU" id="ABP1234" version="1.0.0" caption="ARM Breakpoint Control">
      <register-group name="ARM_BPU" caption="ARM Breakpoint Control">
        <register name="BP_CTRL" offset="0x0" rw="RW" size="1" initval="0x00" caption="Break Point Control Register">
          <bitfield name="ENABLE" mask="0x01" caption="BPU is Enabled"/>
          <bitfield name="KEY" mask="0x02" caption="Must Write this bit to a 1 for register write to be accepted"/>
          <bitfield name="NUM_CODE" mask="0xF0" caption="Number of breakpoint comparators"/>
        </register>
        <register name="BP_COMP0" offset="0x8" rw="RW" size="4" initval="0x1FFFFFFF" caption="Break Point Compare Register 0">
          <bitfield name="ENABLE" mask="0x00000001" caption="Comparator is enabled"/>
          <bitfield name="COMP" mask="0x1FFFFFFC" caption="Bits 28:2 of the comparison address"/>
          <bitfield name="BP_MATCH" mask="0xC0000000" values="ARM_BPU_BP_COMP0_BP_MATCH" caption="Behavior when the COMP address is matched"/>
        </register>
        <register name="BP_COMP1" offset="0xC" rw="RW" size="4" initval="0x1FFFFFFF" caption="Break Point Compare Register 1">
          <bitfield name="ENABLE" mask="0x00000001" caption="Comparator is enabled"/>
          <bitfield name="COMP" mask="0x1FFFFFFC" caption="Bits 28:2 of the comparison address"/>
          <bitfield name="BP_MATCH" mask="0xC0000000" values="ARM_BPU_BP_COMP1_BP_MATCH" caption="Behavior when the COMP address is matched"/>
        </register>
        <register name="BP_COMP2" offset="0x10" rw="RW" size="4" initval="0x1FFFFFFF" caption="Break Point Compare Register 2">
          <bitfield name="ENABLE" mask="0x00000001" caption="Comparator is enabled"/>
          <bitfield name="COMP" mask="0x1FFFFFFC" caption="Bits 28:2 of the comparison address"/>
          <bitfield name="BP_MATCH" mask="0xC0000000" values="ARM_BPU_BP_COMP2_BP_MATCH" caption="Behavior when the COMP address is matched"/>
        </register>
        <register name="BP_COMP3" offset="0x14" rw="RW" size="4" initval="0x1FFFFFFF" caption="Break Point Compare Register 3">
          <bitfield name="ENABLE" mask="0x00000001" caption="Comparator is enabled"/>
          <bitfield name="COMP" mask="0x1FFFFFFC" caption="Bits 28:2 of the comparison address"/>
          <bitfield name="BP_MATCH" mask="0xC0000000" values="ARM_BPU_BP_COMP3_BP_MATCH" caption="Behavior when the COMP address is matched"/>
        </register>
        <register name="BP_PID4" offset="0xFD0" rw="R" size="1" initval="0x04" caption="Peripheral ID Register 4">
          <bitfield name="JEP106_C_CODE" mask="0x0F" caption="JEP106 C Code"/>
          <bitfield name="BLOCK_COUNT" mask="0xF0" caption="Block Count"/>
        </register>
        <register name="BP_PID0" offset="0xFE0" rw="R" size="1" initval="0x0B" caption="Peripheral ID Register 0">
          <bitfield name="PART_NUMBER" mask="0xFF" caption="Part Number Bits 7:0"/>
        </register>
        <register name="BP_PID1" offset="0xFE4" rw="R" size="1" initval="0xB0" caption="Peripheral ID Register 1">
          <bitfield name="PART_NUMBER" mask="0x0F" caption="Part Number Bits 11:8"/>
          <bitfield name="JEP106_ID_3_0" mask="0xF0" caption="JEP106 ID Code Bits 3:0"/>
        </register>
        <register name="BP_PID2" offset="0xFE8" rw="R" size="1" initval="0x0B" caption="Peripheral ID Register 2">
          <bitfield name="JEP106_ID_6_4" mask="0x07" caption="JEP106 ID Code Bits 6:4"/>
          <bitfield name="JEDEC_USED" mask="0x08" caption="JEDEC Used"/>
          <bitfield name="REVISION" mask="0xF0" caption="Revision"/>
        </register>
        <register name="BP_PID3" offset="0xFEC" rw="R" size="1" initval="0x00" caption="Peripheral ID Register 3">
          <bitfield name="CUSTOMER_MOD_NUMBER" mask="0x0F" caption="Customer Modification Number"/>
          <bitfield name="ECO_REV_NUMBER" mask="0xF0" caption="ECO Revision Number"/>
        </register>
        <register name="BP_CID0" offset="0xFF0" rw="R" size="1" initval="0x0D" caption="Component ID Register 0">
          <bitfield name="BP_CID0" mask="0xFF"/>
        </register>
        <register name="BP_CID1" offset="0xFF4" rw="R" size="1" initval="0xE0" caption="Component ID Register 1">
          <bitfield name="BP_CID1" mask="0xFF"/>
        </register>
        <register name="BP_CID2" offset="0xFF8" rw="R" size="1" initval="0x05" caption="Component ID Register 2">
          <bitfield name="BP_CID2" mask="0xFF"/>
        </register>
        <register name="BP_CID3" offset="0xFFC" rw="R" size="1" initval="0xB1" caption="Component ID Register 3">
          <bitfield name="BP_CID3" mask="0xFF"/>
        </register>
      </register-group>
      <value-group name="ARM_BPU_BP_COMP0_BP_MATCH">
        <value name="0" caption="No Breakpoint Matching" value="0x0"/>
        <value name="1" caption="Breakpoint on lower halfword" value="0x1"/>
        <value name="2" caption="Breakpoint on upper halfword" value="0x2"/>
        <value name="3" caption="Breakpoint on both halfwords" value="0x3"/>
      </value-group>
      <value-group name="ARM_BPU_BP_COMP1_BP_MATCH">
        <value name="0" caption="No Breakpoint Matching" value="0x0"/>
        <value name="1" caption="Breakpoint on lower halfword" value="0x1"/>
        <value name="2" caption="Breakpoint on upper halfword" value="0x2"/>
        <value name="3" caption="Breakpoint on both halfwords" value="0x3"/>
      </value-group>
      <value-group name="ARM_BPU_BP_COMP2_BP_MATCH">
        <value name="0" caption="No Breakpoint Matching" value="0x0"/>
        <value name="1" caption="Breakpoint on lower halfword" value="0x1"/>
        <value name="2" caption="Breakpoint on upper halfword" value="0x2"/>
        <value name="3" caption="Breakpoint on both halfwords" value="0x3"/>
      </value-group>
      <value-group name="ARM_BPU_BP_COMP3_BP_MATCH">
        <value name="0" caption="No Breakpoint Matching" value="0x0"/>
        <value name="1" caption="Breakpoint on lower halfword" value="0x1"/>
        <value name="2" caption="Breakpoint on upper halfword" value="0x2"/>
        <value name="3" caption="Breakpoint on both halfwords" value="0x3"/>
      </value-group>
    </module>
    <module name="ARM_DWT" id="ADWT1234" version="1.0.0" caption="ARM DWT Control">
      <register-group name="ARM_DWT" caption="ARM DWT Control">
        <register name="DWT_CTRL" offset="0x0" rw="R" size="4" initval="0x00000000" caption="Control Register">
          <bitfield name="NUMCOMP" mask="0xF0000000" caption="Number of comparators available"/>
        </register>
        <register name="DWT_PCSR" offset="0x1C" rw="R" size="4" initval="0x00000000" caption="Program Counter Sample Register">
          <bitfield name="EIASAMPLE" mask="0xFFFFFFFF" caption="Executed Instruction Address sample value"/>
        </register>
        <register name="DWT_COMP0" offset="0x20" rw="RW" size="4" initval="0x00000000" caption="DWT Compare Register 0">
          <bitfield name="COMP" mask="0xFFFFFFFF" caption="Reference Value for Comparison"/>
        </register>
        <register name="DWT_MASK0" offset="0x24" rw="RW" size="1" initval="0x00" caption="DWT Mask Register 0">
          <bitfield name="MASK_VALUE" mask="0x1F" caption="Size of the ignore mask applied to address range matching"/>
        </register>
        <register name="DWT_FUNCTION0" offset="0x28" rw="R" size="4" initval="0x0000000" caption="DWT Function Register 0">
          <bitfield name="FUNCTION" mask="0x000000F" values="ARM_DWT_DWT_FUNCTION0_FUNCTION" caption="Select action on comparator match"/>
          <bitfield name="MATCHED" mask="0x1000000" caption="Comparator Match"/>
        </register>
        <register name="DWT_COMP1" offset="0x30" rw="RW" size="4" initval="0x00000000" caption="DWT Compare Register 1">
          <bitfield name="COMP" mask="0xFFFFFFFF" caption="Reference Value for Comparison"/>
        </register>
        <register name="DWT_MASK1" offset="0x34" rw="RW" size="1" initval="0x00" caption="DWT Mask Register 1">
          <bitfield name="MASK_VALUE" mask="0x1F" caption="Size of the ignore mask applied to address range matching"/>
        </register>
        <register name="DWT_FUNCTION1" offset="0x38" rw="R" size="4" initval="0x0000000" caption="DWT Function Register 1">
          <bitfield name="FUNCTION" mask="0x000000F" values="ARM_DWT_DWT_FUNCTION1_FUNCTION" caption="Select action on comparator match"/>
          <bitfield name="MATCHED" mask="0x1000000" caption="Comparator Match"/>
        </register>
        <register name="DWT_PID4" offset="0xFD0" rw="R" size="1" initval="0x04" caption="Peripheral ID Register 4">
          <bitfield name="JEP106_C_CODE" mask="0x0F" caption="JEP106 C Code"/>
          <bitfield name="BLOCK_COUNT" mask="0xF0" caption="Block Count"/>
        </register>
        <register name="DWT_PID0" offset="0xFE0" rw="R" size="1" initval="0x0A" caption="Peripheral ID Register 0">
          <bitfield name="PART_NUMBER" mask="0xFF" caption="Part Number Bits 7:0"/>
        </register>
        <register name="DWT_PID1" offset="0xFE4" rw="R" size="1" initval="0xB0" caption="Peripheral ID Register 1">
          <bitfield name="PART_NUMBER" mask="0x0F" caption="Part Number Bits 11:8"/>
          <bitfield name="JEP106_ID_3_0" mask="0xF0" caption="JEP106 ID Code Bits 3:0"/>
        </register>
        <register name="DWT_PID2" offset="0xFE8" rw="R" size="1" initval="0x0B" caption="Peripheral ID Register 2">
          <bitfield name="JEP106_ID_6_4" mask="0x07" caption="JEP106 ID Code Bits 6:4"/>
          <bitfield name="JEDEC_USED" mask="0x08" caption="JEDEC Used"/>
          <bitfield name="REVISION" mask="0xF0" caption="Revision"/>
        </register>
        <register name="DWT_PID3" offset="0xFEC" rw="R" size="1" initval="0x00" caption="Peripheral ID Register 3">
          <bitfield name="CUSTOMER_MOD_NUMBER" mask="0x0F" caption="Customer Modification Number"/>
          <bitfield name="ECO_REV_NUMBER" mask="0xF0" caption="ECO Revision Number"/>
        </register>
        <register name="DWT_CID0" offset="0xFF0" rw="R" size="1" initval="0x0D" caption="Component ID Register 0">
          <bitfield name="DWT_CID0" mask="0xFF"/>
        </register>
        <register name="DWT_CID1" offset="0xFF4" rw="R" size="1" initval="0xE0" caption="Component ID Register 1">
          <bitfield name="DWT_CID1" mask="0xFF"/>
        </register>
        <register name="DWT_CID2" offset="0xFF8" rw="R" size="1" initval="0x05" caption="Component ID Register 2">
          <bitfield name="DWT_CID2" mask="0xFF"/>
        </register>
        <register name="DWT_CID3" offset="0xFFC" rw="R" size="1" initval="0xB1" caption="Component ID Register 3">
          <bitfield name="DWT_CID3" mask="0xFF"/>
        </register>
      </register-group>
      <value-group name="ARM_DWT_DWT_FUNCTION0_FUNCTION">
        <value name="0" caption="Disabled" value="0x0"/>
        <value name="4" caption="PC Watchpoint Event (Instruction)" value="0x4"/>
        <value name="5" caption="Watchpoint Event Read Only (Data)" value="0x5"/>
        <value name="6" caption="Watchpoint Event Write Only (Data)" value="0x6"/>
        <value name="7" caption="Watchpoing Event Write-Read (Data)" value="0x7"/>
      </value-group>
      <value-group name="ARM_DWT_DWT_FUNCTION1_FUNCTION">
        <value name="0" caption="Disabled" value="0x0"/>
        <value name="4" caption="PC Watchpoint Event (Instruction)" value="0x4"/>
        <value name="5" caption="Watchpoint Event Read Only (Data)" value="0x5"/>
        <value name="6" caption="Watchpoint Event Write Only (Data)" value="0x6"/>
        <value name="7" caption="Watchpoing Event Write-Read (Data)" value="0x7"/>
      </value-group>
    </module>
    <module name="ARM_ROM" id="AR1234" version="1.0.0" caption="ARM ROM">
      <register-group name="ARM_ROM" caption="ARM ROM">
        <register name="ROM_SCS" offset="0x0" rw="R" size="4" initval="0xFFF0F003" caption="Points to the SCS at 0xE000E000">
          <bitfield name="ROM_SCS" mask="0xFFFFFFFF"/>
        </register>
        <register name="ROM_DWT" offset="0x10" rw="R" size="4" initval="0xFFF02003" caption="Points to the DWT at 0xE0001000">
          <bitfield name="ROM_DWT" mask="0xFFFFFFFF"/>
        </register>
        <register name="ROM_BPU" offset="0x20" rw="R" size="4" initval="0xFFF03003" caption="Points to the BPU at 0xE0002000">
          <bitfield name="ROM_BPU" mask="0xFFFFFFFF"/>
        </register>
        <register name="ROM_EOT" offset="0x30" rw="R" size="4" initval="0x00000000" caption="End of Table Marker">
          <bitfield name="ROM_EOT" mask="0xFFFFFFFF"/>
        </register>
        <register name="ROM_CSMT" offset="0xFCC" rw="R" size="1" initval="0x1" caption="System Memory accessible through DAP">
          <bitfield name="ROM_CSMT" mask="0x1"/>
        </register>
        <register name="ROM_PID4" offset="0xFD0" rw="R" size="1" initval="0x04" caption="Peripheral ID Register 4">
          <bitfield name="JEP106_C_CODE" mask="0x0F" caption="JEP106 C Code"/>
          <bitfield name="BLOCK_COUNT" mask="0xF0" caption="Block Count"/>
        </register>
        <register name="ROM_PID0" offset="0xFE0" rw="R" size="1" initval="0x71" caption="Peripheral ID Register 0">
          <bitfield name="PART_NUMBER" mask="0xFF" caption="Part Number Bits 7:0"/>
        </register>
        <register name="ROM_PID1" offset="0xFE4" rw="R" size="1" initval="0xB4" caption="Peripheral ID Register 1">
          <bitfield name="PART_NUMBER" mask="0x0F" caption="Part Number Bits 11:8"/>
          <bitfield name="JEP106_ID_3_0" mask="0xF0" caption="JEP106 ID Code Bits 6:4"/>
        </register>
        <register name="ROM_PID2" offset="0xFE8" rw="R" size="1" initval="0x0B" caption="Peripheral ID Register 2">
          <bitfield name="JEP106_ID_6_4" mask="0x07" caption="JEP106 ID Code Bits 6:4"/>
          <bitfield name="JEDEC_USED" mask="0x08" caption="JEDEC Used"/>
          <bitfield name="REVISION" mask="0xF0" caption="Revision"/>
        </register>
        <register name="ROM_PID3" offset="0xFEC" rw="R" size="1" initval="0x00" caption="Peripheral ID Register 3">
          <bitfield name="CUSTOMER_MOD_NUMBER" mask="0x0F" caption="Customer Modification Number"/>
          <bitfield name="ECO_REV_NUMBER" mask="0xF0" caption="ECO Revision Number"/>
        </register>
        <register name="ROM_CID0" offset="0xFF0" rw="R" size="1" initval="0x0D" caption="Component ID Register 0">
          <bitfield name="ROM_CID0" mask="0xFF"/>
        </register>
        <register name="ROM_CID1" offset="0xFF4" rw="R" size="1" initval="0x10" caption="Component ID Register 1">
          <bitfield name="ROM_CID1" mask="0xFF"/>
        </register>
        <register name="ROM_CID2" offset="0xFF8" rw="R" size="1" initval="0x05" caption="Component ID Register 2">
          <bitfield name="ROM_CID2" mask="0xFF"/>
        </register>
        <register name="ROM_CID3" offset="0xFFC" rw="R" size="1" initval="0xB1" caption="Component ID Register 3">
          <bitfield name="ROM_CID3" mask="0xFF"/>
        </register>
      </register-group>
    </module>
  </modules>
  <pinouts>
    <pinout name="SAMB11G" caption="SAMB11G">
      <pin position="1" pad="VDD_VCO"/>
      <pin position="2" pad="VDD_RF"/>
      <pin position="3" pad="RFIO"/>
      <pin position="4" pad="VDD_AMS"/>
      <pin position="5" pad="LP_GPIO_0"/>
      <pin position="6" pad="LP_GPIO_1"/>
      <pin position="7" pad="LP_GPIO_2"/>
      <pin position="8" pad="LP_GPIO_3"/>
      <pin position="9" pad="LP_GPIO_4"/>
      <pin position="10" pad="LP_GPIO_22"/>
      <pin position="11" pad="LP_GPIO_23"/>
      <pin position="12" pad="LP_GPIO_5"/>
      <pin position="13" pad="LP_GPIO_6"/>
      <pin position="14" pad="LP_GPIO_7"/>
      <pin position="15" pad="LP_GPIO_8"/>
      <pin position="16" pad="LP_GPIO_9"/>
      <pin position="17" pad="LP_GPIO_10"/>
      <pin position="18" pad="LP_GPIO_11"/>
      <pin position="19" pad="LP_GPIO_12"/>
      <pin position="20" pad="LP_GPIO_13"/>
      <pin position="21" pad="VSW"/>
      <pin position="22" pad="VBATT_BUCK"/>
      <pin position="23" pad="VDDC_PD4"/>
      <pin position="24" pad="GPIO_MS1"/>
      <pin position="25" pad="GPIO_MS2"/>
      <pin position="26" pad="CHIP_EN"/>
      <pin position="27" pad="GPIO_MS3"/>
      <pin position="28" pad="GPIO_MS4"/>
      <pin position="29" pad="LP_LDO_OUT_1P2"/>
      <pin position="30" pad="RTC_CLK_P"/>
      <pin position="31" pad="RTC_CLK_N"/>
      <pin position="32" pad="AO_TEST_MODE"/>
      <pin position="33" pad="AO_GPIO_0"/>
      <pin position="34" pad="AO_GPIO_1"/>
      <pin position="35" pad="AO_GPIO_2"/>
      <pin position="36" pad="LP_GPIO_14"/>
      <pin position="37" pad="LP_GPIO_15"/>
      <pin position="38" pad="LP_GPIO_16"/>
      <pin position="39" pad="VDDIO_0"/>
      <pin position="40" pad="LP_GPIO_17"/>
      <pin position="41" pad="LP_GPIO_18"/>
      <pin position="42" pad="LP_GPIO_19"/>
      <pin position="43" pad="LP_GPIO_20"/>
      <pin position="44" pad="XO_P"/>
      <pin position="45" pad="XO_N"/>
      <pin position="46" pad="TPP"/>
      <pin position="47" pad="TPN"/>
      <pin position="48" pad="VDD_SXDIG"/>
    </pinout>
  </pinouts>
</avr-tools-device-file>