{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574239731378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574239731388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 02:48:51 2019 " "Processing started: Wed Nov 20 02:48:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574239731388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239731388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239731388 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574239732475 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574239732475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logicALU " "Found entity 1: logicALU" {  } { { "logicALU.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/logicALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file arithmeticalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arithmeticALU " "Found entity 1: arithmeticALU" {  } { { "arithmeticALU.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/arithmeticALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitextendertb.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitextendertb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitextenderTB " "Found entity 1: bitextenderTB" {  } { { "bitextenderTB.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/bitextenderTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742352 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N flag_generator.sv(1) " "Verilog HDL Declaration information at flag_generator.sv(1): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "flag_generator.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/flag_generator.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574239742357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file flag_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_generator " "Found entity 1: flag_generator" {  } { { "flag_generator.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/flag_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "substractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Substractor " "Found entity 1: Substractor" {  } { { "Substractor.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/Substractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742368 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EnemiesRegister.sv(10) " "Verilog HDL warning at EnemiesRegister.sv(10): extended using \"x\" or \"z\"" {  } { { "EnemiesRegister.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/EnemiesRegister.sv" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574239742373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemiesregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file enemiesregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EnemiesRegister " "Found entity 1: EnemiesRegister" {  } { { "EnemiesRegister.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/EnemiesRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742376 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dataMem.sv(7) " "Verilog HDL warning at dataMem.sv(7): extended using \"x\" or \"z\"" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 7 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574239742381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condLogic " "Found entity 1: condLogic" {  } { { "condLogic.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/condLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condCheck " "Found entity 1: condCheck" {  } { { "condCheck.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/condCheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742414 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "BombRegister.sv(13) " "Verilog HDL warning at BombRegister.sv(13): extended using \"x\" or \"z\"" {  } { { "BombRegister.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/BombRegister.sv" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574239742419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bombregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file bombregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BombRegister " "Found entity 1: BombRegister" {  } { { "BombRegister.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/BombRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "armstruct.sv 1 1 " "Found 1 design units, including 1 entities, in source file armstruct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ARMStruct " "Found entity 1: ARMStruct" {  } { { "ARMStruct.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/ARMStruct.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressingdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file addressingdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addressingDecoder " "Found entity 1: addressingDecoder" {  } { { "addressingDecoder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/addressingDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMem " "Found entity 1: instructionMem" {  } { { "instructionMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/instructionMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file regdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regDecoder " "Found entity 1: regDecoder" {  } { { "regDecoder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/regDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bitextender.sv(11) " "Verilog HDL warning at bitextender.sv(11): extended using \"x\" or \"z\"" {  } { { "bitextender.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/bitextender.sv" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574239742460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitextender.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitextender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitextender " "Found entity 1: bitextender" {  } { { "bitextender.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/bitextender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742463 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(43) " "Verilog HDL warning at decoder.sv(43): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/decoder.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574239742468 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(74) " "Verilog HDL warning at decoder.sv(74): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/decoder.sv" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574239742469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/fulladder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_nBits " "Found entity 1: mux2x1_nBits" {  } { { "mux2x1_nBits.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/mux2x1_nBits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/mux2x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/and_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_not " "Found entity 1: mux_not" {  } { { "mux_not.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/mux_not.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_result.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_result.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_result " "Found entity 1: mux_result" {  } { { "mux_result.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/mux_result.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "or_gate.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/or_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sar.sv 1 1 " "Found 1 design units, including 1 entities, in source file sar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sar " "Found entity 1: sar" {  } { { "sar.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/sar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc.sv 1 1 " "Found 1 design units, including 1 entities, in source file sc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sc " "Found entity 1: sc" {  } { { "sc.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/sc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll.sv 1 1 " "Found 1 design units, including 1 entities, in source file sll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sll " "Found entity 1: sll" {  } { { "sll.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/sll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slr.sv 1 1 " "Found 1 design units, including 1 entities, in source file slr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slr " "Found entity 1: slr" {  } { { "slr.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/slr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "xor_gate.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/xor_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop " "Found entity 1: FlipFlop" {  } { { "FlipFlop.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/FlipFlop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bankreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file bankreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bankReg " "Found entity 1: bankReg" {  } { { "bankReg.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/bankReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toptb.sv 1 1 " "Found 1 design units, including 1 entities, in source file toptb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topTB " "Found entity 1: topTB" {  } { { "topTB.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/topTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboarddriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboarddriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KeyboardDriver " "Found entity 1: KeyboardDriver" {  } { { "KeyboardDriver.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/KeyboardDriver.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboarddriver_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboarddriver_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KeyboardDriver_testbench " "Found entity 1: KeyboardDriver_testbench" {  } { { "KeyboardDriver_testbench.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/KeyboardDriver_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742628 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "KeyboardRegister.sv(7) " "Verilog HDL warning at KeyboardRegister.sv(7): extended using \"x\" or \"z\"" {  } { { "KeyboardRegister.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/KeyboardRegister.sv" 7 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574239742633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboardregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KeyboardRegister " "Found entity 1: KeyboardRegister" {  } { { "KeyboardRegister.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/KeyboardRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/mux4x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1selector.sv 0 0 " "Found 0 design units, including 0 entities, in source file mux4x1selector.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239742651 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574239742728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARMStruct ARMStruct:arm " "Elaborating entity \"ARMStruct\" for hierarchy \"ARMStruct:arm\"" {  } { { "top.sv" "arm" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/top.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ARMStruct:arm\|ControlUnit:controller " "Elaborating entity \"ControlUnit\" for hierarchy \"ARMStruct:arm\|ControlUnit:controller\"" {  } { { "ARMStruct.sv" "controller" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/ARMStruct.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder ARMStruct:arm\|ControlUnit:controller\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"ARMStruct:arm\|ControlUnit:controller\|decoder:dec\"" {  } { { "ControlUnit.sv" "dec" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/ControlUnit.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condLogic ARMStruct:arm\|ControlUnit:controller\|condLogic:cl " "Elaborating entity \"condLogic\" for hierarchy \"ARMStruct:arm\|ControlUnit:controller\|condLogic:cl\"" {  } { { "ControlUnit.sv" "cl" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/ControlUnit.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop ARMStruct:arm\|ControlUnit:controller\|condLogic:cl\|FlipFlop:flagreg1 " "Elaborating entity \"FlipFlop\" for hierarchy \"ARMStruct:arm\|ControlUnit:controller\|condLogic:cl\|FlipFlop:flagreg1\"" {  } { { "condLogic.sv" "flagreg1" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/condLogic.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condCheck ARMStruct:arm\|ControlUnit:controller\|condLogic:cl\|condCheck:cc " "Elaborating entity \"condCheck\" for hierarchy \"ARMStruct:arm\|ControlUnit:controller\|condLogic:cl\|condCheck:cc\"" {  } { { "condLogic.sv" "cc" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/condLogic.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath ARMStruct:arm\|datapath:Datapath " "Elaborating entity \"datapath\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\"" {  } { { "ARMStruct.sv" "Datapath" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/ARMStruct.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_nBits ARMStruct:arm\|datapath:Datapath\|mux2x1_nBits:pcmux " "Elaborating entity \"mux2x1_nBits\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|mux2x1_nBits:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop ARMStruct:arm\|datapath:Datapath\|FlipFlop:pcreg " "Elaborating entity \"FlipFlop\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|FlipFlop:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/datapath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder ARMStruct:arm\|datapath:Datapath\|fulladder:pcadd1 " "Elaborating entity \"fulladder\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|fulladder:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/datapath.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_nBits ARMStruct:arm\|datapath:Datapath\|mux2x1_nBits:ra1mux " "Elaborating entity \"mux2x1_nBits\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|mux2x1_nBits:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/datapath.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bankReg ARMStruct:arm\|datapath:Datapath\|bankReg:rf " "Elaborating entity \"bankReg\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|bankReg:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/datapath.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitextender ARMStruct:arm\|datapath:Datapath\|bitextender:ext " "Elaborating entity \"bitextender\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|bitextender:ext\"" {  } { { "datapath.sv" "ext" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/datapath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ARMStruct:arm\|datapath:Datapath\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/datapath.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmeticALU ARMStruct:arm\|datapath:Datapath\|ALU:alu\|arithmeticALU:arit " "Elaborating entity \"arithmeticALU\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|arithmeticALU:arit\"" {  } { { "ALU.sv" "arit" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/ALU.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder ARMStruct:arm\|datapath:Datapath\|ALU:alu\|arithmeticALU:arit\|fulladder:fulladder_module " "Elaborating entity \"fulladder\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|arithmeticALU:arit\|fulladder:fulladder_module\"" {  } { { "arithmeticALU.sv" "fulladder_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/arithmeticALU.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742813 ""}
{ "Warning" "WSGN_SEARCH_FILE" "substractor_nbits.sv 1 1 " "Using design file substractor_nbits.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Substractor_nBits " "Found entity 1: Substractor_nBits" {  } { { "substractor_nbits.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/substractor_nbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574239742833 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574239742833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Substractor_nBits ARMStruct:arm\|datapath:Datapath\|ALU:alu\|arithmeticALU:arit\|Substractor_nBits:sub " "Elaborating entity \"Substractor_nBits\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|arithmeticALU:arit\|Substractor_nBits:sub\"" {  } { { "arithmeticALU.sv" "sub" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/arithmeticALU.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Substractor ARMStruct:arm\|datapath:Datapath\|ALU:alu\|arithmeticALU:arit\|Substractor_nBits:sub\|Substractor:foorloop\[0\].fs1 " "Elaborating entity \"Substractor\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|arithmeticALU:arit\|Substractor_nBits:sub\|Substractor:foorloop\[0\].fs1\"" {  } { { "substractor_nbits.sv" "foorloop\[0\].fs1" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/substractor_nbits.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_nBits ARMStruct:arm\|datapath:Datapath\|ALU:alu\|arithmeticALU:arit\|mux2x1_nBits:m2 " "Elaborating entity \"mux2x1_nBits\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|arithmeticALU:arit\|mux2x1_nBits:m2\"" {  } { { "arithmeticALU.sv" "m2" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/arithmeticALU.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicALU ARMStruct:arm\|datapath:Datapath\|ALU:alu\|logicALU:log " "Elaborating entity \"logicALU\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|logicALU:log\"" {  } { { "ALU.sv" "log" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/ALU.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate ARMStruct:arm\|datapath:Datapath\|ALU:alu\|logicALU:log\|and_gate:and_module " "Elaborating entity \"and_gate\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|logicALU:log\|and_gate:and_module\"" {  } { { "logicALU.sv" "and_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/logicALU.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate ARMStruct:arm\|datapath:Datapath\|ALU:alu\|logicALU:log\|or_gate:or_module " "Elaborating entity \"or_gate\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|logicALU:log\|or_gate:or_module\"" {  } { { "logicALU.sv" "or_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/logicALU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate ARMStruct:arm\|datapath:Datapath\|ALU:alu\|logicALU:log\|xor_gate:xor_module " "Elaborating entity \"xor_gate\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|logicALU:log\|xor_gate:xor_module\"" {  } { { "logicALU.sv" "xor_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/logicALU.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_not ARMStruct:arm\|datapath:Datapath\|ALU:alu\|logicALU:log\|mux_not:mux_not_module " "Elaborating entity \"mux_not\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|logicALU:log\|mux_not:mux_not_module\"" {  } { { "logicALU.sv" "mux_not_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/logicALU.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slr ARMStruct:arm\|datapath:Datapath\|ALU:alu\|logicALU:log\|slr:slr_module " "Elaborating entity \"slr\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|logicALU:log\|slr:slr_module\"" {  } { { "logicALU.sv" "slr_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/logicALU.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll ARMStruct:arm\|datapath:Datapath\|ALU:alu\|logicALU:log\|sll:sll_module " "Elaborating entity \"sll\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|logicALU:log\|sll:sll_module\"" {  } { { "logicALU.sv" "sll_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/logicALU.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sar ARMStruct:arm\|datapath:Datapath\|ALU:alu\|logicALU:log\|sar:sar_module " "Elaborating entity \"sar\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|logicALU:log\|sar:sar_module\"" {  } { { "logicALU.sv" "sar_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/logicALU.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc ARMStruct:arm\|datapath:Datapath\|ALU:alu\|logicALU:log\|sc:sc_module " "Elaborating entity \"sc\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|logicALU:log\|sc:sc_module\"" {  } { { "logicALU.sv" "sc_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/logicALU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_result ARMStruct:arm\|datapath:Datapath\|ALU:alu\|logicALU:log\|mux_result:mux_result_module " "Elaborating entity \"mux_result\" for hierarchy \"ARMStruct:arm\|datapath:Datapath\|ALU:alu\|logicALU:log\|mux_result:mux_result_module\"" {  } { { "logicALU.sv" "mux_result_module" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/logicALU.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMem instructionMem:imem " "Elaborating entity \"instructionMem\" for hierarchy \"instructionMem:imem\"" {  } { { "top.sv" "imem" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/top.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742942 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.data_a 0 instructionMem.sv(5) " "Net \"ram.data_a\" at instructionMem.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/instructionMem.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574239742942 "|top|instructionMem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.waddr_a 0 instructionMem.sv(5) " "Net \"ram.waddr_a\" at instructionMem.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/instructionMem.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574239742942 "|top|instructionMem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.we_a 0 instructionMem.sv(5) " "Net \"ram.we_a\" at instructionMem.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/instructionMem.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574239742942 "|top|instructionMem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressingDecoder addressingDecoder:addrDeco " "Elaborating entity \"addressingDecoder\" for hierarchy \"addressingDecoder:addrDeco\"" {  } { { "top.sv" "addrDeco" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/top.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMem dataMem:deme " "Elaborating entity \"dataMem\" for hierarchy \"dataMem:deme\"" {  } { { "top.sv" "deme" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/top.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyboardRegister KeyboardRegister:key " "Elaborating entity \"KeyboardRegister\" for hierarchy \"KeyboardRegister:key\"" {  } { { "top.sv" "key" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/top.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyboardDriver KeyboardDriver:keyDriver " "Elaborating entity \"KeyboardDriver\" for hierarchy \"KeyboardDriver:keyDriver\"" {  } { { "top.sv" "keyDriver" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/top.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239742962 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dataMem:deme\|ram " "RAM logic \"dataMem:deme\|ram\" is uninferred due to asynchronous read logic" {  } { { "dataMem.sv" "ram" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "instructionMem:imem\|ram " "RAM logic \"instructionMem:imem\|ram\" is uninferred due to inappropriate RAM size" {  } { { "instructionMem.sv" "ram" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/instructionMem.sv" 5 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ARMStruct:arm\|datapath:Datapath\|bankReg:rf\|rf " "RAM logic \"ARMStruct:arm\|datapath:Datapath\|bankReg:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "bankReg.sv" "rf" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/bankReg.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1574239743503 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1574239743503 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 23 C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/db/Processor.ram0_instructionMem_e3f1af89.hdl.mif " "Memory depth (32) in the design file differs from memory depth (23) in the Memory Initialization File \"C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/db/Processor.ram0_instructionMem_e3f1af89.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1574239743503 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[0\] " "Converted tri-state buffer \"dataMem:deme\|RD\[0\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[1\] " "Converted tri-state buffer \"dataMem:deme\|RD\[1\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[2\] " "Converted tri-state buffer \"dataMem:deme\|RD\[2\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[3\] " "Converted tri-state buffer \"dataMem:deme\|RD\[3\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[4\] " "Converted tri-state buffer \"dataMem:deme\|RD\[4\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[5\] " "Converted tri-state buffer \"dataMem:deme\|RD\[5\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[6\] " "Converted tri-state buffer \"dataMem:deme\|RD\[6\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[7\] " "Converted tri-state buffer \"dataMem:deme\|RD\[7\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[8\] " "Converted tri-state buffer \"dataMem:deme\|RD\[8\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[9\] " "Converted tri-state buffer \"dataMem:deme\|RD\[9\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[10\] " "Converted tri-state buffer \"dataMem:deme\|RD\[10\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[11\] " "Converted tri-state buffer \"dataMem:deme\|RD\[11\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[12\] " "Converted tri-state buffer \"dataMem:deme\|RD\[12\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[13\] " "Converted tri-state buffer \"dataMem:deme\|RD\[13\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[14\] " "Converted tri-state buffer \"dataMem:deme\|RD\[14\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[15\] " "Converted tri-state buffer \"dataMem:deme\|RD\[15\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[16\] " "Converted tri-state buffer \"dataMem:deme\|RD\[16\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[17\] " "Converted tri-state buffer \"dataMem:deme\|RD\[17\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[18\] " "Converted tri-state buffer \"dataMem:deme\|RD\[18\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[19\] " "Converted tri-state buffer \"dataMem:deme\|RD\[19\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[20\] " "Converted tri-state buffer \"dataMem:deme\|RD\[20\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[21\] " "Converted tri-state buffer \"dataMem:deme\|RD\[21\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[22\] " "Converted tri-state buffer \"dataMem:deme\|RD\[22\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[23\] " "Converted tri-state buffer \"dataMem:deme\|RD\[23\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[24\] " "Converted tri-state buffer \"dataMem:deme\|RD\[24\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[25\] " "Converted tri-state buffer \"dataMem:deme\|RD\[25\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[26\] " "Converted tri-state buffer \"dataMem:deme\|RD\[26\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[27\] " "Converted tri-state buffer \"dataMem:deme\|RD\[27\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[28\] " "Converted tri-state buffer \"dataMem:deme\|RD\[28\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[29\] " "Converted tri-state buffer \"dataMem:deme\|RD\[29\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[30\] " "Converted tri-state buffer \"dataMem:deme\|RD\[30\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "dataMem:deme\|RD\[31\] " "Converted tri-state buffer \"dataMem:deme\|RD\[31\]\" feeding internal logic into a wire" {  } { { "dataMem.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/dataMem.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574239743503 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1574239743503 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574239744924 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574239746751 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/output_files/Processor.map.smsg " "Generated suppressed messages file C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239746832 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574239747132 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574239747132 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2_clk " "No output dependent on input pin \"ps2_clk\"" {  } { { "top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/top.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574239747422 "|top|ps2_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data " "No output dependent on input pin \"data\"" {  } { { "top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/Processorv2/top.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574239747422 "|top|data"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574239747422 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2249 " "Implemented 2249 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574239747422 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574239747422 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2148 " "Implemented 2148 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574239747422 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574239747422 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574239747452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 02:49:07 2019 " "Processing ended: Wed Nov 20 02:49:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574239747452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574239747452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574239747452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574239747452 ""}
