# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do CPU_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/CPU/CPU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:40 on Dec 02,2019
# vcom -reportprogress 300 -93 -work work C:/CPU/CPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity CPU
# -- Compiling architecture Behavior of CPU
# ** Warning: C:/CPU/CPU.vhd(251): Cannot associate port "Q" of mode OUT with port "BusWires" of mode BUFFER.
# End time: 23:19:40 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {C:/CPU/dec3to8.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:41 on Dec 02,2019
# vcom -reportprogress 300 -93 -work work C:/CPU/dec3to8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec3to8
# -- Compiling architecture Behavior of dec3to8
# ** Error: C:/CPU/dec3to8.vhd(16): (vcom-1339) Case statement choices cover only 8 out of 729 cases.
# ** Error: C:/CPU/dec3to8.vhd(38): VHDL Compiler exiting
# End time: 23:19:41 on Dec 02,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./CPU_run_msim_rtl_vhdl.do line 9
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/CPU/dec3to8.vhd}"
