// W              è®¡æ•°å™¨ä½å®?
// RST_VLU        è®¡æ•°å™¨é‡ç½®ç½®æ•?
// CNT_VLU        è®¡æ•°å™¨çš„æ¨¡æ•°

module Counter #(parameter W = 20 ,RST_VLU = 0 )(
                            input               clk,
                            input               rst,
                            output reg   [W-1:0] cnt
                            );
    always@(posedge clk )begin
        if(rst)begin
            cnt <= RST_VLU;
        end
        else begin
            cnt <= cnt + 1;
        end
    end

endmodule