<stg><name>Convolution2d<float></name>


<trans_list>

<trans id="164" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="12" op_0_bw="32">
<![CDATA[
.lr.ph36:0 %phi_mul186 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul186"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph36:1 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="32">
<![CDATA[
.lr.ph36:2 %f = alloca i32 1

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph36:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 10, void @empty_10, void @empty, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph36:4 %in_data_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_data

]]></Node>
<StgValue><ssdm name="in_data_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph36:5 %store_ln94 = store i3 0, i3 %f

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph36:6 %store_ln94 = store i8 0, i8 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
.lr.ph36:7 %store_ln94 = store i12 0, i12 %phi_mul186

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph36:8 %br_ln94 = br void %.lr.ph10

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.lr.ph10:0 %phi_mul186_load = load i12 %phi_mul186

]]></Node>
<StgValue><ssdm name="phi_mul186_load"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.lr.ph10:1 %phi_mul_load = load i8 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.lr.ph10:2 %f_2 = load i3 %f

]]></Node>
<StgValue><ssdm name="f_2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.lr.ph10:3 %add_ln94_2 = add i12 %phi_mul186_load, i12 784

]]></Node>
<StgValue><ssdm name="add_ln94_2"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph10:4 %add_ln94_3 = add i8 %phi_mul_load, i8 25

]]></Node>
<StgValue><ssdm name="add_ln94_3"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph10:5 %icmp_ln94 = icmp_eq  i3 %f_2, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph10:6 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph10:7 %add_ln94 = add i3 %f_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph10:8 %br_ln94 = br i1 %icmp_ln94, void %.lr.ph10.split, void %._crit_edge37

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="3">
<![CDATA[
.lr.ph10.split:1 %zext_ln95 = zext i3 %f_2

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph10.split:2 %conv1_bias_addr = getelementptr i32 %conv1_bias, i32 0, i32 %zext_ln95

]]></Node>
<StgValue><ssdm name="conv1_bias_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="3">
<![CDATA[
.lr.ph10.split:3 %B = load i3 %conv1_bias_addr

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.lr.ph10.split:106 %store_ln94 = store i3 %add_ln94, i3 %f

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.lr.ph10.split:107 %store_ln94 = store i8 %add_ln94_3, i8 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
.lr.ph10.split:108 %store_ln94 = store i12 %add_ln94_2, i12 %phi_mul186

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0">
<![CDATA[
._crit_edge37:0 %ret_ln142 = ret

]]></Node>
<StgValue><ssdm name="ret_ln142"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="3">
<![CDATA[
.lr.ph10.split:3 %B = load i3 %conv1_bias_addr

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph10.split:4 %call_ln94 = call void @Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3, i12 %phi_mul186_load, i32 %out_data, i32 %B

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="34" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph10.split:4 %call_ln94 = call void @Convolution2d<float>_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3, i12 %phi_mul186_load, i32 %out_data, i32 %B

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:5 %zext_ln123 = zext i8 %phi_mul_load

]]></Node>
<StgValue><ssdm name="zext_ln123"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="8">
<![CDATA[
.lr.ph10.split:6 %trunc_ln123 = trunc i8 %phi_mul_load

]]></Node>
<StgValue><ssdm name="trunc_ln123"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph10.split:7 %conv1_weight_addr = getelementptr i32 %conv1_weight, i32 0, i32 %zext_ln123

]]></Node>
<StgValue><ssdm name="conv1_weight_addr"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:8 %conv1_weight_load = load i8 %conv1_weight_addr

]]></Node>
<StgValue><ssdm name="conv1_weight_load"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.lr.ph10.split:9 %add_ln123 = add i7 %trunc_ln123, i7 1

]]></Node>
<StgValue><ssdm name="add_ln123"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="7">
<![CDATA[
.lr.ph10.split:10 %zext_ln123_1 = zext i7 %add_ln123

]]></Node>
<StgValue><ssdm name="zext_ln123_1"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph10.split:11 %conv1_weight_addr_1 = getelementptr i32 %conv1_weight, i32 0, i32 %zext_ln123_1

]]></Node>
<StgValue><ssdm name="conv1_weight_addr_1"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:12 %conv1_weight_load_1 = load i8 %conv1_weight_addr_1

]]></Node>
<StgValue><ssdm name="conv1_weight_load_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.lr.ph10.split:13 %add_ln123_1 = add i7 %trunc_ln123, i7 2

]]></Node>
<StgValue><ssdm name="add_ln123_1"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="7">
<![CDATA[
.lr.ph10.split:14 %zext_ln123_2 = zext i7 %add_ln123_1

]]></Node>
<StgValue><ssdm name="zext_ln123_2"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph10.split:15 %conv1_weight_addr_2 = getelementptr i32 %conv1_weight, i32 0, i32 %zext_ln123_2

]]></Node>
<StgValue><ssdm name="conv1_weight_addr_2"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:16 %conv1_weight_load_2 = load i8 %conv1_weight_addr_2

]]></Node>
<StgValue><ssdm name="conv1_weight_load_2"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph10.split:17 %add_ln123_2 = add i8 %phi_mul_load, i8 3

]]></Node>
<StgValue><ssdm name="add_ln123_2"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:18 %zext_ln123_3 = zext i8 %add_ln123_2

]]></Node>
<StgValue><ssdm name="zext_ln123_3"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph10.split:19 %conv1_weight_addr_3 = getelementptr i32 %conv1_weight, i32 0, i32 %zext_ln123_3

]]></Node>
<StgValue><ssdm name="conv1_weight_addr_3"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:20 %conv1_weight_load_3 = load i8 %conv1_weight_addr_3

]]></Node>
<StgValue><ssdm name="conv1_weight_load_3"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph10.split:21 %add_ln123_3 = add i8 %phi_mul_load, i8 4

]]></Node>
<StgValue><ssdm name="add_ln123_3"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:22 %zext_ln123_4 = zext i8 %add_ln123_3

]]></Node>
<StgValue><ssdm name="zext_ln123_4"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph10.split:23 %conv1_weight_addr_4 = getelementptr i32 %conv1_weight, i32 0, i32 %zext_ln123_4

]]></Node>
<StgValue><ssdm name="conv1_weight_addr_4"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:24 %conv1_weight_load_4 = load i8 %conv1_weight_addr_4

]]></Node>
<StgValue><ssdm name="conv1_weight_load_4"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph10.split:25 %add_ln123_4 = add i8 %phi_mul_load, i8 5

]]></Node>
<StgValue><ssdm name="add_ln123_4"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:26 %zext_ln123_5 = zext i8 %add_ln123_4

]]></Node>
<StgValue><ssdm name="zext_ln123_5"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph10.split:27 %conv1_weight_addr_5 = getelementptr i32 %conv1_weight, i32 0, i32 %zext_ln123_5

]]></Node>
<StgValue><ssdm name="conv1_weight_addr_5"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:28 %conv1_weight_load_5 = load i8 %conv1_weight_addr_5

]]></Node>
<StgValue><ssdm name="conv1_weight_load_5"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph10.split:29 %add_ln123_5 = add i8 %phi_mul_load, i8 6

]]></Node>
<StgValue><ssdm name="add_ln123_5"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:30 %zext_ln123_6 = zext i8 %add_ln123_5

]]></Node>
<StgValue><ssdm name="zext_ln123_6"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph10.split:31 %conv1_weight_addr_6 = getelementptr i32 %conv1_weight, i32 0, i32 %zext_ln123_6

]]></Node>
<StgValue><ssdm name="conv1_weight_addr_6"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:32 %conv1_weight_load_6 = load i8 %conv1_weight_addr_6

]]></Node>
<StgValue><ssdm name="conv1_weight_load_6"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph10.split:33 %add_ln123_6 = add i8 %phi_mul_load, i8 7

]]></Node>
<StgValue><ssdm name="add_ln123_6"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:34 %zext_ln123_7 = zext i8 %add_ln123_6

]]></Node>
<StgValue><ssdm name="zext_ln123_7"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph10.split:35 %conv1_weight_addr_7 = getelementptr i32 %conv1_weight, i32 0, i32 %zext_ln123_7

]]></Node>
<StgValue><ssdm name="conv1_weight_addr_7"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:36 %conv1_weight_load_7 = load i8 %conv1_weight_addr_7

]]></Node>
<StgValue><ssdm name="conv1_weight_load_7"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph10.split:37 %add_ln123_7 = add i8 %phi_mul_load, i8 8

]]></Node>
<StgValue><ssdm name="add_ln123_7"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:38 %zext_ln123_8 = zext i8 %add_ln123_7

]]></Node>
<StgValue><ssdm name="zext_ln123_8"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph10.split:39 %conv1_weight_addr_8 = getelementptr i32 %conv1_weight, i32 0, i32 %zext_ln123_8

]]></Node>
<StgValue><ssdm name="conv1_weight_addr_8"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:40 %conv1_weight_load_8 = load i8 %conv1_weight_addr_8

]]></Node>
<StgValue><ssdm name="conv1_weight_load_8"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph10.split:41 %add_ln123_8 = add i8 %phi_mul_load, i8 9

]]></Node>
<StgValue><ssdm name="add_ln123_8"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:42 %zext_ln123_9 = zext i8 %add_ln123_8

]]></Node>
<StgValue><ssdm name="zext_ln123_9"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph10.split:43 %conv1_weight_addr_9 = getelementptr i32 %conv1_weight, i32 0, i32 %zext_ln123_9

]]></Node>
<StgValue><ssdm name="conv1_weight_addr_9"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:44 %conv1_weight_load_9 = load i8 %conv1_weight_addr_9

]]></Node>
<StgValue><ssdm name="conv1_weight_load_9"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph10.split:45 %add_ln123_9 = add i8 %phi_mul_load, i8 10

]]></Node>
<StgValue><ssdm name="add_ln123_9"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:46 %zext_ln123_10 = zext i8 %add_ln123_9

]]></Node>
<StgValue><ssdm name="zext_ln123_10"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph10.split:47 %conv1_weight_addr_10 = getelementptr i32 %conv1_weight, i32 0, i32 %zext_ln123_10

]]></Node>
<StgValue><ssdm name="conv1_weight_addr_10"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:48 %conv1_weight_load_10 = load i8 %conv1_weight_addr_10

]]></Node>
<StgValue><ssdm name="conv1_weight_load_10"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph10.split:49 %add_ln123_10 = add i8 %phi_mul_load, i8 11

]]></Node>
<StgValue><ssdm name="add_ln123_10"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:50 %zext_ln123_11 = zext i8 %add_ln123_10

]]></Node>
<StgValue><ssdm name="zext_ln123_11"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph10.split:51 %conv1_weight_addr_11 = getelementptr i32 %conv1_weight, i32 0, i32 %zext_ln123_11

]]></Node>
<StgValue><ssdm name="conv1_weight_addr_11"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:52 %conv1_weight_load_11 = load i8 %conv1_weight_addr_11

]]></Node>
<StgValue><ssdm name="conv1_weight_load_11"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph10.split:53 %add_ln123_11 = add i8 %phi_mul_load, i8 12

]]></Node>
<StgValue><ssdm name="add_ln123_11"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:54 %zext_ln123_12 = zext i8 %add_ln123_11

]]></Node>
<StgValue><ssdm name="zext_ln123_12"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph10.split:55 %conv1_weight_addr_12 = getelementptr i32 %conv1_weight, i32 0, i32 %zext_ln123_12

]]></Node>
<StgValue><ssdm name="conv1_weight_addr_12"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:56 %conv1_weight_load_12 = load i8 %conv1_weight_addr_12

]]></Node>
<StgValue><ssdm name="conv1_weight_load_12"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph10.split:57 %add_ln123_12 = add i8 %phi_mul_load, i8 13

]]></Node>
<StgValue><ssdm name="add_ln123_12"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:58 %zext_ln123_13 = zext i8 %add_ln123_12

]]></Node>
<StgValue><ssdm name="zext_ln123_13"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph10.split:59 %conv1_weight_addr_13 = getelementptr i32 %conv1_weight, i32 0, i32 %zext_ln123_13

]]></Node>
<StgValue><ssdm name="conv1_weight_addr_13"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:60 %conv1_weight_load_13 = load i8 %conv1_weight_addr_13

]]></Node>
<StgValue><ssdm name="conv1_weight_load_13"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph10.split:61 %add_ln123_13 = add i8 %phi_mul_load, i8 14

]]></Node>
<StgValue><ssdm name="add_ln123_13"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:62 %zext_ln123_14 = zext i8 %add_ln123_13

]]></Node>
<StgValue><ssdm name="zext_ln123_14"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph10.split:63 %conv1_weight_addr_14 = getelementptr i32 %conv1_weight, i32 0, i32 %zext_ln123_14

]]></Node>
<StgValue><ssdm name="conv1_weight_addr_14"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:64 %conv1_weight_load_14 = load i8 %conv1_weight_addr_14

]]></Node>
<StgValue><ssdm name="conv1_weight_load_14"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph10.split:65 %add_ln123_14 = add i8 %phi_mul_load, i8 15

]]></Node>
<StgValue><ssdm name="add_ln123_14"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:66 %zext_ln123_15 = zext i8 %add_ln123_14

]]></Node>
<StgValue><ssdm name="zext_ln123_15"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph10.split:67 %conv1_weight_addr_15 = getelementptr i32 %conv1_weight, i32 0, i32 %zext_ln123_15

]]></Node>
<StgValue><ssdm name="conv1_weight_addr_15"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:68 %conv1_weight_load_15 = load i8 %conv1_weight_addr_15

]]></Node>
<StgValue><ssdm name="conv1_weight_load_15"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph10.split:69 %add_ln123_15 = add i8 %phi_mul_load, i8 16

]]></Node>
<StgValue><ssdm name="add_ln123_15"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:70 %zext_ln123_16 = zext i8 %add_ln123_15

]]></Node>
<StgValue><ssdm name="zext_ln123_16"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph10.split:71 %conv1_weight_addr_16 = getelementptr i32 %conv1_weight, i32 0, i32 %zext_ln123_16

]]></Node>
<StgValue><ssdm name="conv1_weight_addr_16"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:72 %conv1_weight_load_16 = load i8 %conv1_weight_addr_16

]]></Node>
<StgValue><ssdm name="conv1_weight_load_16"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph10.split:73 %add_ln123_16 = add i8 %phi_mul_load, i8 17

]]></Node>
<StgValue><ssdm name="add_ln123_16"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:74 %zext_ln123_17 = zext i8 %add_ln123_16

]]></Node>
<StgValue><ssdm name="zext_ln123_17"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph10.split:75 %conv1_weight_addr_17 = getelementptr i32 %conv1_weight, i32 0, i32 %zext_ln123_17

]]></Node>
<StgValue><ssdm name="conv1_weight_addr_17"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:76 %conv1_weight_load_17 = load i8 %conv1_weight_addr_17

]]></Node>
<StgValue><ssdm name="conv1_weight_load_17"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph10.split:77 %add_ln123_17 = add i8 %phi_mul_load, i8 18

]]></Node>
<StgValue><ssdm name="add_ln123_17"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:78 %zext_ln123_18 = zext i8 %add_ln123_17

]]></Node>
<StgValue><ssdm name="zext_ln123_18"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph10.split:79 %conv1_weight_addr_18 = getelementptr i32 %conv1_weight, i32 0, i32 %zext_ln123_18

]]></Node>
<StgValue><ssdm name="conv1_weight_addr_18"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:80 %conv1_weight_load_18 = load i8 %conv1_weight_addr_18

]]></Node>
<StgValue><ssdm name="conv1_weight_load_18"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph10.split:81 %add_ln123_18 = add i8 %phi_mul_load, i8 19

]]></Node>
<StgValue><ssdm name="add_ln123_18"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:82 %zext_ln123_19 = zext i8 %add_ln123_18

]]></Node>
<StgValue><ssdm name="zext_ln123_19"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph10.split:83 %conv1_weight_addr_19 = getelementptr i32 %conv1_weight, i32 0, i32 %zext_ln123_19

]]></Node>
<StgValue><ssdm name="conv1_weight_addr_19"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:84 %conv1_weight_load_19 = load i8 %conv1_weight_addr_19

]]></Node>
<StgValue><ssdm name="conv1_weight_load_19"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph10.split:85 %add_ln123_19 = add i8 %phi_mul_load, i8 20

]]></Node>
<StgValue><ssdm name="add_ln123_19"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:86 %zext_ln123_20 = zext i8 %add_ln123_19

]]></Node>
<StgValue><ssdm name="zext_ln123_20"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph10.split:87 %conv1_weight_addr_20 = getelementptr i32 %conv1_weight, i32 0, i32 %zext_ln123_20

]]></Node>
<StgValue><ssdm name="conv1_weight_addr_20"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:88 %conv1_weight_load_20 = load i8 %conv1_weight_addr_20

]]></Node>
<StgValue><ssdm name="conv1_weight_load_20"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph10.split:89 %add_ln123_20 = add i8 %phi_mul_load, i8 21

]]></Node>
<StgValue><ssdm name="add_ln123_20"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:90 %zext_ln123_21 = zext i8 %add_ln123_20

]]></Node>
<StgValue><ssdm name="zext_ln123_21"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph10.split:91 %conv1_weight_addr_21 = getelementptr i32 %conv1_weight, i32 0, i32 %zext_ln123_21

]]></Node>
<StgValue><ssdm name="conv1_weight_addr_21"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:92 %conv1_weight_load_21 = load i8 %conv1_weight_addr_21

]]></Node>
<StgValue><ssdm name="conv1_weight_load_21"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph10.split:93 %add_ln123_21 = add i8 %phi_mul_load, i8 22

]]></Node>
<StgValue><ssdm name="add_ln123_21"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:94 %zext_ln123_22 = zext i8 %add_ln123_21

]]></Node>
<StgValue><ssdm name="zext_ln123_22"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph10.split:95 %conv1_weight_addr_22 = getelementptr i32 %conv1_weight, i32 0, i32 %zext_ln123_22

]]></Node>
<StgValue><ssdm name="conv1_weight_addr_22"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:96 %conv1_weight_load_22 = load i8 %conv1_weight_addr_22

]]></Node>
<StgValue><ssdm name="conv1_weight_load_22"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph10.split:97 %add_ln123_22 = add i8 %phi_mul_load, i8 23

]]></Node>
<StgValue><ssdm name="add_ln123_22"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:98 %zext_ln123_23 = zext i8 %add_ln123_22

]]></Node>
<StgValue><ssdm name="zext_ln123_23"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph10.split:99 %conv1_weight_addr_23 = getelementptr i32 %conv1_weight, i32 0, i32 %zext_ln123_23

]]></Node>
<StgValue><ssdm name="conv1_weight_addr_23"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:100 %conv1_weight_load_23 = load i8 %conv1_weight_addr_23

]]></Node>
<StgValue><ssdm name="conv1_weight_load_23"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph10.split:101 %add_ln123_23 = add i8 %phi_mul_load, i8 24

]]></Node>
<StgValue><ssdm name="add_ln123_23"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:102 %zext_ln123_24 = zext i8 %add_ln123_23

]]></Node>
<StgValue><ssdm name="zext_ln123_24"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph10.split:103 %conv1_weight_addr_24 = getelementptr i32 %conv1_weight, i32 0, i32 %zext_ln123_24

]]></Node>
<StgValue><ssdm name="conv1_weight_addr_24"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:104 %conv1_weight_load_24 = load i8 %conv1_weight_addr_24

]]></Node>
<StgValue><ssdm name="conv1_weight_load_24"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="135" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:8 %conv1_weight_load = load i8 %conv1_weight_addr

]]></Node>
<StgValue><ssdm name="conv1_weight_load"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:12 %conv1_weight_load_1 = load i8 %conv1_weight_addr_1

]]></Node>
<StgValue><ssdm name="conv1_weight_load_1"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:16 %conv1_weight_load_2 = load i8 %conv1_weight_addr_2

]]></Node>
<StgValue><ssdm name="conv1_weight_load_2"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:20 %conv1_weight_load_3 = load i8 %conv1_weight_addr_3

]]></Node>
<StgValue><ssdm name="conv1_weight_load_3"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:24 %conv1_weight_load_4 = load i8 %conv1_weight_addr_4

]]></Node>
<StgValue><ssdm name="conv1_weight_load_4"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:28 %conv1_weight_load_5 = load i8 %conv1_weight_addr_5

]]></Node>
<StgValue><ssdm name="conv1_weight_load_5"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:32 %conv1_weight_load_6 = load i8 %conv1_weight_addr_6

]]></Node>
<StgValue><ssdm name="conv1_weight_load_6"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:36 %conv1_weight_load_7 = load i8 %conv1_weight_addr_7

]]></Node>
<StgValue><ssdm name="conv1_weight_load_7"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:40 %conv1_weight_load_8 = load i8 %conv1_weight_addr_8

]]></Node>
<StgValue><ssdm name="conv1_weight_load_8"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:44 %conv1_weight_load_9 = load i8 %conv1_weight_addr_9

]]></Node>
<StgValue><ssdm name="conv1_weight_load_9"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:48 %conv1_weight_load_10 = load i8 %conv1_weight_addr_10

]]></Node>
<StgValue><ssdm name="conv1_weight_load_10"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:52 %conv1_weight_load_11 = load i8 %conv1_weight_addr_11

]]></Node>
<StgValue><ssdm name="conv1_weight_load_11"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:56 %conv1_weight_load_12 = load i8 %conv1_weight_addr_12

]]></Node>
<StgValue><ssdm name="conv1_weight_load_12"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:60 %conv1_weight_load_13 = load i8 %conv1_weight_addr_13

]]></Node>
<StgValue><ssdm name="conv1_weight_load_13"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:64 %conv1_weight_load_14 = load i8 %conv1_weight_addr_14

]]></Node>
<StgValue><ssdm name="conv1_weight_load_14"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:68 %conv1_weight_load_15 = load i8 %conv1_weight_addr_15

]]></Node>
<StgValue><ssdm name="conv1_weight_load_15"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:72 %conv1_weight_load_16 = load i8 %conv1_weight_addr_16

]]></Node>
<StgValue><ssdm name="conv1_weight_load_16"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:76 %conv1_weight_load_17 = load i8 %conv1_weight_addr_17

]]></Node>
<StgValue><ssdm name="conv1_weight_load_17"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:80 %conv1_weight_load_18 = load i8 %conv1_weight_addr_18

]]></Node>
<StgValue><ssdm name="conv1_weight_load_18"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:84 %conv1_weight_load_19 = load i8 %conv1_weight_addr_19

]]></Node>
<StgValue><ssdm name="conv1_weight_load_19"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:88 %conv1_weight_load_20 = load i8 %conv1_weight_addr_20

]]></Node>
<StgValue><ssdm name="conv1_weight_load_20"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:92 %conv1_weight_load_21 = load i8 %conv1_weight_addr_21

]]></Node>
<StgValue><ssdm name="conv1_weight_load_21"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:96 %conv1_weight_load_22 = load i8 %conv1_weight_addr_22

]]></Node>
<StgValue><ssdm name="conv1_weight_load_22"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:100 %conv1_weight_load_23 = load i8 %conv1_weight_addr_23

]]></Node>
<StgValue><ssdm name="conv1_weight_load_23"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10.split:104 %conv1_weight_load_24 = load i8 %conv1_weight_addr_24

]]></Node>
<StgValue><ssdm name="conv1_weight_load_24"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="12" op_29_bw="32" op_30_bw="0" op_31_bw="0">
<![CDATA[
.lr.ph10.split:105 %call_ln94 = call void @Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6, i32 %in_data_read, i32 %data, i32 %conv1_weight_load, i32 %conv1_weight_load_1, i32 %conv1_weight_load_2, i32 %conv1_weight_load_3, i32 %conv1_weight_load_4, i32 %conv1_weight_load_5, i32 %conv1_weight_load_6, i32 %conv1_weight_load_7, i32 %conv1_weight_load_8, i32 %conv1_weight_load_9, i32 %conv1_weight_load_10, i32 %conv1_weight_load_11, i32 %conv1_weight_load_12, i32 %conv1_weight_load_13, i32 %conv1_weight_load_14, i32 %conv1_weight_load_15, i32 %conv1_weight_load_16, i32 %conv1_weight_load_17, i32 %conv1_weight_load_18, i32 %conv1_weight_load_19, i32 %conv1_weight_load_20, i32 %conv1_weight_load_21, i32 %conv1_weight_load_22, i32 %conv1_weight_load_23, i32 %conv1_weight_load_24, i12 %phi_mul186_load, i32 %out_data

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph10.split:0 %specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln81"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="12" op_29_bw="32" op_30_bw="0" op_31_bw="0">
<![CDATA[
.lr.ph10.split:105 %call_ln94 = call void @Convolution2d<float>_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6, i32 %in_data_read, i32 %data, i32 %conv1_weight_load, i32 %conv1_weight_load_1, i32 %conv1_weight_load_2, i32 %conv1_weight_load_3, i32 %conv1_weight_load_4, i32 %conv1_weight_load_5, i32 %conv1_weight_load_6, i32 %conv1_weight_load_7, i32 %conv1_weight_load_8, i32 %conv1_weight_load_9, i32 %conv1_weight_load_10, i32 %conv1_weight_load_11, i32 %conv1_weight_load_12, i32 %conv1_weight_load_13, i32 %conv1_weight_load_14, i32 %conv1_weight_load_15, i32 %conv1_weight_load_16, i32 %conv1_weight_load_17, i32 %conv1_weight_load_18, i32 %conv1_weight_load_19, i32 %conv1_weight_load_20, i32 %conv1_weight_load_21, i32 %conv1_weight_load_22, i32 %conv1_weight_load_23, i32 %conv1_weight_load_24, i12 %phi_mul186_load, i32 %out_data

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph10.split:109 %br_ln0 = br void %.lr.ph10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
