{"Source Block": ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@673:683@HdlStmAssign", "  assign up_ch_rst_0 = up_ch_rst;\n  assign up_ch_user_ready_0 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_0 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_0 = up_ch_rate;\n  assign up_ch_sys_clk_sel_0 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_0 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (0),\n    .NUM_OF_LANES (NUM_OF_LANES))\n  i_mstatus_ch_0 (\n"], "Clone Blocks": [["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1372:1382", "\n  assign up_ch_rst_11 = up_ch_rst;\n  assign up_ch_user_ready_11 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_11 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_11 = up_ch_rate;\n  assign up_ch_sys_clk_sel_11 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_11 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (11),\n    .NUM_OF_LANES (NUM_OF_LANES))\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@671:681", "    .up_ready_out (up_es_ready_0_s));\n\n  assign up_ch_rst_0 = up_ch_rst;\n  assign up_ch_user_ready_0 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_0 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_0 = up_ch_rate;\n  assign up_ch_sys_clk_sel_0 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_0 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (0),\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1312:1322", "\n  assign up_ch_rst_10 = up_ch_rst;\n  assign up_ch_user_ready_10 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_10 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_10 = up_ch_rate;\n  assign up_ch_sys_clk_sel_10 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_10 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (10),\n    .NUM_OF_LANES (NUM_OF_LANES))\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1573:1583", "  assign up_ch_rst_14 = up_ch_rst;\n  assign up_ch_user_ready_14 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_14 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_14 = up_ch_rate;\n  assign up_ch_sys_clk_sel_14 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_14 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (14),\n    .NUM_OF_LANES (NUM_OF_LANES))\n  i_mstatus_ch_14 (\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@992:1002", "\n  assign up_ch_rst_5 = up_ch_rst;\n  assign up_ch_user_ready_5 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_5 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_5 = up_ch_rate;\n  assign up_ch_sys_clk_sel_5 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_5 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (5),\n    .NUM_OF_LANES (NUM_OF_LANES))\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1052:1062", "\n  assign up_ch_rst_6 = up_ch_rst;\n  assign up_ch_user_ready_6 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_6 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_6 = up_ch_rate;\n  assign up_ch_sys_clk_sel_6 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_6 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (6),\n    .NUM_OF_LANES (NUM_OF_LANES))\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1632:1642", "\n  assign up_ch_rst_15 = up_ch_rst;\n  assign up_ch_user_ready_15 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_15 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_15 = up_ch_rate;\n  assign up_ch_sys_clk_sel_15 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_15 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (15),\n    .NUM_OF_LANES (NUM_OF_LANES))\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1112:1122", "\n  assign up_ch_rst_7 = up_ch_rst;\n  assign up_ch_user_ready_7 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_7 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_7 = up_ch_rate;\n  assign up_ch_sys_clk_sel_7 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_7 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (7),\n    .NUM_OF_LANES (NUM_OF_LANES))\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@733:743", "  assign up_ch_rst_1 = up_ch_rst;\n  assign up_ch_user_ready_1 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_1 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_1 = up_ch_rate;\n  assign up_ch_sys_clk_sel_1 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_1 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (1),\n    .NUM_OF_LANES (NUM_OF_LANES))\n  i_mstatus_ch_1 (\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1193:1203", "  assign up_ch_rst_8 = up_ch_rst;\n  assign up_ch_user_ready_8 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_8 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_8 = up_ch_rate;\n  assign up_ch_sys_clk_sel_8 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_8 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (8),\n    .NUM_OF_LANES (NUM_OF_LANES))\n  i_mstatus_ch_8 (\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@933:943", "  assign up_ch_rst_4 = up_ch_rst;\n  assign up_ch_user_ready_4 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_4 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_4 = up_ch_rate;\n  assign up_ch_sys_clk_sel_4 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_4 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (4),\n    .NUM_OF_LANES (NUM_OF_LANES))\n  i_mstatus_ch_4 (\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1633:1643", "  assign up_ch_rst_15 = up_ch_rst;\n  assign up_ch_user_ready_15 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_15 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_15 = up_ch_rate;\n  assign up_ch_sys_clk_sel_15 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_15 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (15),\n    .NUM_OF_LANES (NUM_OF_LANES))\n  i_mstatus_ch_15 (\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1452:1462", "\n  assign up_ch_rst_12 = up_ch_rst;\n  assign up_ch_user_ready_12 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_12 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_12 = up_ch_rate;\n  assign up_ch_sys_clk_sel_12 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_12 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (12),\n    .NUM_OF_LANES (NUM_OF_LANES))\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1192:1202", "\n  assign up_ch_rst_8 = up_ch_rst;\n  assign up_ch_user_ready_8 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_8 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_8 = up_ch_rate;\n  assign up_ch_sys_clk_sel_8 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_8 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (8),\n    .NUM_OF_LANES (NUM_OF_LANES))\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1253:1263", "  assign up_ch_rst_9 = up_ch_rst;\n  assign up_ch_user_ready_9 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_9 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_9 = up_ch_rate;\n  assign up_ch_sys_clk_sel_9 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_9 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (9),\n    .NUM_OF_LANES (NUM_OF_LANES))\n  i_mstatus_ch_9 (\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1053:1063", "  assign up_ch_rst_6 = up_ch_rst;\n  assign up_ch_user_ready_6 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_6 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_6 = up_ch_rate;\n  assign up_ch_sys_clk_sel_6 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_6 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (6),\n    .NUM_OF_LANES (NUM_OF_LANES))\n  i_mstatus_ch_6 (\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@793:803", "  assign up_ch_rst_2 = up_ch_rst;\n  assign up_ch_user_ready_2 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_2 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_2 = up_ch_rate;\n  assign up_ch_sys_clk_sel_2 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_2 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (2),\n    .NUM_OF_LANES (NUM_OF_LANES))\n  i_mstatus_ch_2 (\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1453:1463", "  assign up_ch_rst_12 = up_ch_rst;\n  assign up_ch_user_ready_12 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_12 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_12 = up_ch_rate;\n  assign up_ch_sys_clk_sel_12 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_12 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (12),\n    .NUM_OF_LANES (NUM_OF_LANES))\n  i_mstatus_ch_12 (\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@792:802", "\n  assign up_ch_rst_2 = up_ch_rst;\n  assign up_ch_user_ready_2 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_2 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_2 = up_ch_rate;\n  assign up_ch_sys_clk_sel_2 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_2 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (2),\n    .NUM_OF_LANES (NUM_OF_LANES))\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@993:1003", "  assign up_ch_rst_5 = up_ch_rst;\n  assign up_ch_user_ready_5 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_5 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_5 = up_ch_rate;\n  assign up_ch_sys_clk_sel_5 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_5 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (5),\n    .NUM_OF_LANES (NUM_OF_LANES))\n  i_mstatus_ch_5 (\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@670:680", "    .up_rdata_out (up_es_rdata_0_s),\n    .up_ready_out (up_es_ready_0_s));\n\n  assign up_ch_rst_0 = up_ch_rst;\n  assign up_ch_user_ready_0 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_0 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_0 = up_ch_rate;\n  assign up_ch_sys_clk_sel_0 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_0 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@672:682", "\n  assign up_ch_rst_0 = up_ch_rst;\n  assign up_ch_user_ready_0 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_0 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_0 = up_ch_rate;\n  assign up_ch_sys_clk_sel_0 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_0 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (0),\n    .NUM_OF_LANES (NUM_OF_LANES))\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@932:942", "\n  assign up_ch_rst_4 = up_ch_rst;\n  assign up_ch_user_ready_4 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_4 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_4 = up_ch_rate;\n  assign up_ch_sys_clk_sel_4 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_4 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (4),\n    .NUM_OF_LANES (NUM_OF_LANES))\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1313:1323", "  assign up_ch_rst_10 = up_ch_rst;\n  assign up_ch_user_ready_10 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_10 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_10 = up_ch_rate;\n  assign up_ch_sys_clk_sel_10 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_10 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (10),\n    .NUM_OF_LANES (NUM_OF_LANES))\n  i_mstatus_ch_10 (\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@852:862", "\n  assign up_ch_rst_3 = up_ch_rst;\n  assign up_ch_user_ready_3 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_3 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_3 = up_ch_rate;\n  assign up_ch_sys_clk_sel_3 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_3 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (3),\n    .NUM_OF_LANES (NUM_OF_LANES))\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1252:1262", "\n  assign up_ch_rst_9 = up_ch_rst;\n  assign up_ch_user_ready_9 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_9 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_9 = up_ch_rate;\n  assign up_ch_sys_clk_sel_9 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_9 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (9),\n    .NUM_OF_LANES (NUM_OF_LANES))\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1512:1522", "\n  assign up_ch_rst_13 = up_ch_rst;\n  assign up_ch_user_ready_13 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_13 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_13 = up_ch_rate;\n  assign up_ch_sys_clk_sel_13 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_13 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (13),\n    .NUM_OF_LANES (NUM_OF_LANES))\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1572:1582", "\n  assign up_ch_rst_14 = up_ch_rst;\n  assign up_ch_user_ready_14 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_14 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_14 = up_ch_rate;\n  assign up_ch_sys_clk_sel_14 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_14 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (14),\n    .NUM_OF_LANES (NUM_OF_LANES))\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@853:863", "  assign up_ch_rst_3 = up_ch_rst;\n  assign up_ch_user_ready_3 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_3 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_3 = up_ch_rate;\n  assign up_ch_sys_clk_sel_3 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_3 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (3),\n    .NUM_OF_LANES (NUM_OF_LANES))\n  i_mstatus_ch_3 (\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@732:742", "\n  assign up_ch_rst_1 = up_ch_rst;\n  assign up_ch_user_ready_1 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_1 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_1 = up_ch_rate;\n  assign up_ch_sys_clk_sel_1 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_1 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (1),\n    .NUM_OF_LANES (NUM_OF_LANES))\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1113:1123", "  assign up_ch_rst_7 = up_ch_rst;\n  assign up_ch_user_ready_7 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_7 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_7 = up_ch_rate;\n  assign up_ch_sys_clk_sel_7 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_7 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (7),\n    .NUM_OF_LANES (NUM_OF_LANES))\n  i_mstatus_ch_7 (\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1513:1523", "  assign up_ch_rst_13 = up_ch_rst;\n  assign up_ch_user_ready_13 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_13 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_13 = up_ch_rate;\n  assign up_ch_sys_clk_sel_13 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_13 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (13),\n    .NUM_OF_LANES (NUM_OF_LANES))\n  i_mstatus_ch_13 (\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1373:1383", "  assign up_ch_rst_11 = up_ch_rst;\n  assign up_ch_user_ready_11 = up_ch_user_ready;\n  assign up_ch_lpm_dfe_n_11 = up_ch_lpm_dfe_n;\n  assign up_ch_rate_11 = up_ch_rate;\n  assign up_ch_sys_clk_sel_11 = up_ch_sys_clk_sel;\n  assign up_ch_out_clk_sel_11 = up_ch_out_clk_sel;\n\n  axi_adxcvr_mstatus #(\n    .XCVR_ID (11),\n    .NUM_OF_LANES (NUM_OF_LANES))\n  i_mstatus_ch_11 (\n"]], "Diff Content": {"Delete": [], "Add": [[678, "  assign up_ch_tx_diffctrl_0 = up_ch_tx_diffctrl;\n"], [678, "  assign up_ch_tx_postcursor_0 = up_ch_tx_postcursor;\n"], [678, "  assign up_ch_tx_precursor_0 = up_ch_tx_precursor;\n"]]}}