verilog xil_defaultlib --include "../../../../lab7.gen/sources_1/bd/lab7_1_block/ipshared/ec67/hdl" --include "../../../../lab7.gen/sources_1/bd/lab7_1_block/ipshared/7698" --include "../../../../lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_hdmi_text_controller_0_7/src/clk_wiz_0_2" \
"../../../bd/lab7_1_block/ip/lab7_1_block_lmb_bram_1/sim/lab7_1_block_lmb_bram_1.v" \
"../../../bd/lab7_1_block/ip/lab7_1_block_xbar_2/sim/lab7_1_block_xbar_2.v" \
"../../../bd/lab7_1_block/ip/lab7_1_block_clk_wiz_0_0/lab7_1_block_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/lab7_1_block/ip/lab7_1_block_clk_wiz_0_0/lab7_1_block_clk_wiz_0_0.v" \
"../../../bd/lab7_1_block/ip/lab7_1_block_hdmi_text_controller_0_7/src/hdmi_tx_0_2/hdl/encode.v" \
"../../../bd/lab7_1_block/ip/lab7_1_block_hdmi_text_controller_0_7/src/hdmi_tx_0_2/hdl/serdes_10_to_1.v" \
"../../../bd/lab7_1_block/ip/lab7_1_block_hdmi_text_controller_0_7/src/hdmi_tx_0_2/hdl/srldelay.v" \
"../../../bd/lab7_1_block/ip/lab7_1_block_hdmi_text_controller_0_7/src/hdmi_tx_0_2/hdl/hdmi_tx_v1_0.v" \
"../../../bd/lab7_1_block/ip/lab7_1_block_hdmi_text_controller_0_7/src/hdmi_tx_0_2/sim/hdmi_tx_0.v" \
"../../../bd/lab7_1_block/ip/lab7_1_block_hdmi_text_controller_0_7/src/clk_wiz_0_2/clk_wiz_0_clk_wiz.v" \
"../../../bd/lab7_1_block/ip/lab7_1_block_hdmi_text_controller_0_7/src/clk_wiz_0_2/clk_wiz_0.v" \

sv xil_defaultlib --include "../../../../lab7.gen/sources_1/bd/lab7_1_block/ipshared/ec67/hdl" --include "../../../../lab7.gen/sources_1/bd/lab7_1_block/ipshared/7698" --include "../../../../lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_hdmi_text_controller_0_7/src/clk_wiz_0_2" \
"../../../bd/lab7_1_block/ipshared/40e2/src/Color_Mapper.sv" \
"../../../bd/lab7_1_block/ipshared/40e2/src/VGA_controller.sv" \
"../../../bd/lab7_1_block/ipshared/40e2/src/font_rom.sv" \
"../../../bd/lab7_1_block/ipshared/40e2/src/hdmi_text_controller_v1_0_AXI.sv" \
"../../../bd/lab7_1_block/ipshared/40e2/src/hdmi_text_controller_v1_0.sv" \
"../../../bd/lab7_1_block/ip/lab7_1_block_hdmi_text_controller_0_7/sim/lab7_1_block_hdmi_text_controller_0_7.sv" \

verilog xil_defaultlib --include "../../../../lab7.gen/sources_1/bd/lab7_1_block/ipshared/ec67/hdl" --include "../../../../lab7.gen/sources_1/bd/lab7_1_block/ipshared/7698" --include "../../../../lab7.gen/sources_1/bd/lab7_1_block/ip/lab7_1_block_hdmi_text_controller_0_7/src/clk_wiz_0_2" \
"../../../bd/lab7_1_block/sim/lab7_1_block.v" \

verilog xil_defaultlib "glbl.v"

nosort
