Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jul 18 13:15:51 2018
| Host         : HP running 64-bit major release  (build 9200)
| Command      : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
| Design       : top
| Device       : xc7a35tfgg484-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 21
+-----------+----------+----------------------------+------------+
| Rule      | Severity | Description                | Violations |
+-----------+----------+----------------------------+------------+
| CHECK-3   | Warning  | Report rule limit reached  | 1          |
| REQP-1840 | Warning  | RAMB18 async control check | 20         |
+-----------+----------+----------------------------+------------+

2. REPORT DETAILS
-----------------
CHECK-3#1 Warning
Report rule limit reached  
REQP-1840 rule limit reached: 20 violations have been found.
Related violations: <none>

REQP-1840#1 Warning
RAMB18 async control check  
The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[11] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[8]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#2 Warning
RAMB18 async control check  
The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[4] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[1]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#3 Warning
RAMB18 async control check  
The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[5] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[2]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#4 Warning
RAMB18 async control check  
The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[6] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[3]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#5 Warning
RAMB18 async control check  
The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[7] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[4]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#6 Warning
RAMB18 async control check  
The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ENARDEN (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/p_1_in) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#7 Warning
RAMB18 async control check  
The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[11] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[8]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#8 Warning
RAMB18 async control check  
The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[4] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[1]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#9 Warning
RAMB18 async control check  
The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[5] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[2]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#10 Warning
RAMB18 async control check  
The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[6] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[3]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#11 Warning
RAMB18 async control check  
The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[7] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[4]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#12 Warning
RAMB18 async control check  
The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ENARDEN (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/acc_en) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#13 Warning
RAMB18 async control check  
The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/WEA[0] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/wren_i[1]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#14 Warning
RAMB18 async control check  
The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/WEA[1] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/wren_i[1]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#15 Warning
RAMB18 async control check  
The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[11] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[8]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#16 Warning
RAMB18 async control check  
The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[4] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[1]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#17 Warning
RAMB18 async control check  
The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[5] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[2]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#18 Warning
RAMB18 async control check  
The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[6] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[3]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#19 Warning
RAMB18 async control check  
The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[7] (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[4]) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#20 Warning
RAMB18 async control check  
The RAMB18E1 neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ENARDEN (net: neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/acc_en) which is driven by a register (neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>


