module part2(SW, KEY, CLOCK_50, LEDG, lEDR, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, HEX6, HEX7);
	input [17:0] SW;
	input [0:0] KEY;
	input CLOCK_50;
	
	output [0:0] LEDG;
	output [17:0] LEDR;
	output HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, HEX6, HEX7;
	
	wire [7:0] indat = SW[7:0];
	wire [4:0] wrAddress = SW[15:11];
	wire reset = !KEY[0];
	wire clock = CLOCK_50;
	wire [7:0] Q;
	
	assign LEDG[0] = SW[17];
	assign LEDR = SW;
	
	ramlpm RLPM(.clock(clock), .data(indat), .rdaddress(), .wraddress(), .wren(reset), .q(Q));

	clock,
	data,
	rdaddress,
	wraddress,
	wren,
	q);
endmodule
