## Matmul_3:

<img width="1416" height="408" alt="image" src="https://github.com/user-attachments/assets/4573c514-2652-460c-b991-4c35a8d246ff" />

ì´ì „ ê°€ì†ê¸° ì„¤ê³„ì™€ ë‹¬ë¦¬ TLAST ìƒì„±ì„ ìœ„í•œ HDL codeë¥¼ ì‚¬ìš©í•˜ì—¬ block design ê³¼ì •ì—ì„œ í†µí•©.

## ì„±ëŠ¥í‰ê°€:

===== GEMM (N=32) correct Ktiles protocol =====
- SW 2828.352 us
- HW 733.920 us
- Speedup 3.85x
- GFLOPS 0.089

===== GEMM (N=64) correct Ktiles protocol =====
- SW 22320.581 us
- HW 4755.468 us
- Speedup 4.69x
- GFLOPS 0.110

===== GEMM (N=128) correct Ktiles protocol =====
- SW 180532.791 us
- HW 33771.578 us
- Speedup 5.35x
- GFLOPS 0.124

===== GEMM (N=256) correct Ktiles protocol =====
- SW 1447176.529 us
- HW 252812.164 us
- Speedup 5.72x
- GFLOPS 0.133

===== GEMM (N=512) correct Ktiles protocol =====
- SW 17394293.061 us
- HW 1974236.946 us
- Speedup 8.81x
- GFLOPS 0.136

===== GEMM (N=768) correct Ktiles protocol =====
- SW 62862735.078 us
- HW 6980534.175 us
- Speedup 9.01x
- GFLOPS 0.130



# HLS ì„¤ê³„ (ChatGPT)
âœ… ì „ì²´ ì•„í‚¤í…ì²˜ í•œëˆˆ ìš”ì•½
```
ë™ì‘ ëª¨ë¸
(Ktiles ë²ˆ ë°˜ë³µ)
   A(16x16) ìˆ˜ì‹ 
   B(16x16) ìˆ˜ì‹ 
   C += AÃ—B   â† ë‚´ë¶€ ëˆ„ì 

ë§ˆì§€ë§‰ì—
   C(16x16) í•œ ë²ˆë§Œ ì¶œë ¥
```

ì¦‰:

â­ íŠ¹ì§•

âœ” Block GEMM
âœ” ë‚´ë¶€ partial-sum ëˆ„ì 
âœ” Output 1íšŒë§Œ ì „ì†¡ (DMA íš¨ìœ¨ â†‘)

ğŸ”· í•µì‹¬ íŠ¹ì§• 6ê°€ì§€
â‘  AXI-Stream ê¸°ë°˜ ìˆœìˆ˜ ìŠ¤íŠ¸ë¦¬ë° ì»¤ë„

```
#pragma HLS INTERFACE axis port=s_in
#pragma HLS INTERFACE axis port=s_out
```

ì˜ë¯¸

- DMAì™€ ì§ì ‘ ì—°ê²°
- DDR â†’ AXIS â†’ Kernel â†’ AXIS â†’ DDR
- memcpy/BRAM copy ì—†ìŒ

íš¨ê³¼
â­ Throughput ìµœëŒ€

- II=1 ê°€ëŠ¥
- ë§¤ cycle 1 word

â­ Zynqì— ìµœì 
- PSâ€“PL streaming ì•„í‚¤í…ì²˜ì— ë”± ë§ìŒ
- â‘¡ Ktiles ë‚´ë¶€ ëˆ„ì  êµ¬ì¡° (ê°€ì¥ ì¤‘ìš”)
```
for (kt=0; kt<Ktiles; kt++)
    C[i][j] += AÃ—B;
```
ì˜ë¯¸

Hostê°€ C partial sum ê´€ë¦¬ ì•ˆ í•¨

ì»¤ë„ ë‚´ë¶€ì—ì„œ ëˆ„ì 

ê¸°ì¡´ ë°©ì‹(ë‚˜ìœ êµ¬ì¡°)
```
for bk:
   DMA â†’ compute â†’ DMA â†’ compute â†’ DMA ...
```

ğŸ‘‰ DMA í˜¸ì¶œ í­ì¦

í˜„ì¬ êµ¬ì¡°(ì¢‹ì€ êµ¬ì¡°)
for bk:
   DMA(in) only
ë§ˆì§€ë§‰ì— DMA(out) 1íšŒ


ğŸ‘‰ DMA í˜¸ì¶œ ìˆ˜ Ktilesë°° ê°ì†Œ

íš¨ê³¼
â­ DMA íšŸìˆ˜ ê°ì†Œ
ê¸°ì¡´: tile Ã— Ktiles Ã— 2
í˜„ì¬: tile Ã— 2

â­ ì„±ëŠ¥ ëŒ€í­ í–¥ìƒ

ëŒ€í˜• Nì—ì„œ 5~10ë°° ì°¨ì´

â‘¢ ARRAY_PARTITION ì™„ì „ ë³‘ë ¬í™”
#pragma HLS ARRAY_PARTITION variable=A complete dim=2
#pragma HLS ARRAY_PARTITION variable=B complete dim=1
#pragma HLS ARRAY_PARTITION variable=C complete dim=2

ì˜ë¯¸
A
A[i][k] â†’ k ë°©í–¥ ë³‘ë ¬ ì½ê¸°

B
B[k][j] â†’ k ë°©í–¥ ë³‘ë ¬ ì½ê¸°

íš¨ê³¼
â­ í•œ cycleì— 8~16ê°œ ê³±ì…ˆ ê°€ëŠ¥

= BRAM í¬íŠ¸ ì¶©ëŒ 0

ì—†ìœ¼ë©´?
II > 1
timing fail
latency í­ì¦


ğŸ‘‰ ì´ pragmaê°€ ì„±ëŠ¥ì˜ í•µì‹¬

â‘£ ìˆ˜ë™ Adder Tree (Timing-safe í•µì‹¬ ì„¤ê³„)
ì¼ë°˜ naive ë°©ì‹
sum += A[i][k]*B[k][j];

ë¬¸ì œ
sum â†’ sum â†’ sum â†’ sum ...


= Ripple chain

ê²°ê³¼
critical path ê¸¸ì–´ì§
Slack -2 ~ -5ns ë°œìƒ
Timing violation

í˜„ì¬ ì½”ë“œ
reduce8_tree()


êµ¬ì¡°:

8 mul
 â†’ 4 add
 â†’ 2 add
 â†’ 1 add

Depth
log2(8)=3

íš¨ê³¼
â­ critical path â†“â†“â†“
O(N) â†’ O(log N)

â­ timing ì•ˆì •

100MHz ì‰½ê²Œ í†µê³¼

â­ DSP pipeline friendly
â­ ì‹¤ì œë¡œ ì´ ë¶€ë¶„ì´
ğŸ‘‰ êµìˆ˜ë‹˜ Slack ë¬¸ì œ(-2ns) í•´ê²°í•œ í•µì‹¬ ì„¤ê³„ì…ë‹ˆë‹¤
â‘¤ KCHUNK=8 ë¶€ë¶„ ë³‘ë ¬ ì „ëµ (ë¦¬ì†ŒìŠ¤/íƒ€ì´ë° ê· í˜•)
#define KCHUNK 8

ì˜ë¯¸

16 full unroll ì•ˆ í•¨

8ë§Œ ë³‘ë ¬

ì™œ ì¢‹ì€ê°€?
full 16

DSP 256ê°œ í•„ìš”

timing ì–´ë ¤ì›€

8-way

DSP ì ˆë°˜

timing ì—¬ìœ 

ì„±ëŠ¥ ê±°ì˜ ë™ì¼

â­ FPGA ì„¤ê³„ì˜ â€œsweet spotâ€
ìì› â†” timing â†” ì„±ëŠ¥ ê· í˜•


ì•„ì£¼ ì˜ ì¡íŒ ê°’

â‘¥ CSIM-safe float bitcast
ë¬¸ì œ
union { ap_uint; float }


â†’ GCC CSIM ì—ëŸ¬

í•´ê²°
memcpy

íš¨ê³¼

âœ” CSIM
âœ” COSIM
âœ” SYNTH
ëª¨ë‘ ë™ì¼ ë™ì‘

ğŸ‘‰ ì‹¤ë¬´ì ìœ¼ë¡œ ë§¤ìš° ì¤‘ìš”

ğŸš€ ì „ì²´ ì„±ëŠ¥ ê´€ì 

í˜„ì¬ êµ¬ì¡°ì˜ theoretical íŠ¹ì„±:

Compute
16x16x16 = 4096 MAC
8-way parallel â†’ 512 cycles

II=1

â‰ˆ 500~600 cycles/tile

ë§¤ìš° ë†’ì€ utilization

DSP fully busy

Memory stall ê±°ì˜ ì—†ìŒ

ğŸ‘‰ FPGAì—ì„œ ê±°ì˜ ìµœì  GEMM êµ¬ì¡°

ğŸ“Œ ìš”ì•½

ì´ ì»¤ë„ì€:

â­ ì‹¤ì „ FPGA GEMM â€œëª¨ë²” ë‹µì•ˆâ€ ì„¤ê³„
ì¥ì  ì •ë¦¬
í•­ëª©	íš¨ê³¼
AXIS streaming	ìµœê³  throughput
Ktiles ëˆ„ì 	DMA íšŸìˆ˜ â†“
ARRAY_PARTITION	ì™„ì „ ë³‘ë ¬ ë©”ëª¨ë¦¬
Adder tree	timing ì•ˆì •
KCHUNK=8	ìì›/ì†ë„ ê· í˜•
CSIM-safe memcpy	ì‹œë®¬ ì•ˆì •
