#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b7e880 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b7ea10 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0x1b87be0 .functor NOT 1, L_0x1bb1640, C4<0>, C4<0>, C4<0>;
L_0x1bb13f0 .functor XOR 2, L_0x1bb12b0, L_0x1bb1350, C4<00>, C4<00>;
L_0x1bb1530 .functor XOR 2, L_0x1bb13f0, L_0x1bb1460, C4<00>, C4<00>;
v0x1badfe0_0 .net *"_ivl_10", 1 0, L_0x1bb1460;  1 drivers
v0x1bae0e0_0 .net *"_ivl_12", 1 0, L_0x1bb1530;  1 drivers
v0x1bae1c0_0 .net *"_ivl_2", 1 0, L_0x1bb1210;  1 drivers
v0x1bae280_0 .net *"_ivl_4", 1 0, L_0x1bb12b0;  1 drivers
v0x1bae360_0 .net *"_ivl_6", 1 0, L_0x1bb1350;  1 drivers
v0x1bae490_0 .net *"_ivl_8", 1 0, L_0x1bb13f0;  1 drivers
v0x1bae570_0 .var "clk", 0 0;
v0x1bae610_0 .net "in", 2 0, v0x1babf70_0;  1 drivers
v0x1bae6b0_0 .net "out_dut", 1 0, L_0x1bb0460;  1 drivers
v0x1bae770_0 .net "out_ref", 1 0, L_0x1baf510;  1 drivers
v0x1bae840_0 .var/2u "stats1", 159 0;
v0x1bae900_0 .var/2u "strobe", 0 0;
v0x1bae9c0_0 .net "tb_match", 0 0, L_0x1bb1640;  1 drivers
v0x1baea80_0 .net "tb_mismatch", 0 0, L_0x1b87be0;  1 drivers
v0x1baeb40_0 .net "wavedrom_enable", 0 0, v0x1bac030_0;  1 drivers
v0x1baec10_0 .net "wavedrom_title", 511 0, v0x1bac0d0_0;  1 drivers
L_0x1bb1210 .concat [ 2 0 0 0], L_0x1baf510;
L_0x1bb12b0 .concat [ 2 0 0 0], L_0x1baf510;
L_0x1bb1350 .concat [ 2 0 0 0], L_0x1bb0460;
L_0x1bb1460 .concat [ 2 0 0 0], L_0x1baf510;
L_0x1bb1640 .cmp/eeq 2, L_0x1bb1210, L_0x1bb1530;
S_0x1b7eba0 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x1b7ea10;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 2 "out";
v0x1b87e50_0 .net *"_ivl_1", 0 0, L_0x1baed40;  1 drivers
L_0x7f4e58128060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b87ef0_0 .net *"_ivl_11", 0 0, L_0x7f4e58128060;  1 drivers
v0x1b6a2e0_0 .net *"_ivl_12", 1 0, L_0x1baf1b0;  1 drivers
v0x1baaea0_0 .net *"_ivl_15", 0 0, L_0x1baf2f0;  1 drivers
v0x1baaf80_0 .net *"_ivl_16", 1 0, L_0x1baf3d0;  1 drivers
L_0x7f4e581280a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1bab0b0_0 .net *"_ivl_19", 0 0, L_0x7f4e581280a8;  1 drivers
v0x1bab190_0 .net *"_ivl_2", 1 0, L_0x1baeea0;  1 drivers
L_0x7f4e58128018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1bab270_0 .net *"_ivl_5", 0 0, L_0x7f4e58128018;  1 drivers
v0x1bab350_0 .net *"_ivl_7", 0 0, L_0x1baef70;  1 drivers
v0x1bab430_0 .net *"_ivl_8", 1 0, L_0x1baf010;  1 drivers
v0x1bab510_0 .net "in", 2 0, v0x1babf70_0;  alias, 1 drivers
v0x1bab5f0_0 .net "out", 1 0, L_0x1baf510;  alias, 1 drivers
L_0x1baed40 .part v0x1babf70_0, 0, 1;
L_0x1baeea0 .concat [ 1 1 0 0], L_0x1baed40, L_0x7f4e58128018;
L_0x1baef70 .part v0x1babf70_0, 1, 1;
L_0x1baf010 .concat [ 1 1 0 0], L_0x1baef70, L_0x7f4e58128060;
L_0x1baf1b0 .arith/sum 2, L_0x1baeea0, L_0x1baf010;
L_0x1baf2f0 .part v0x1babf70_0, 2, 1;
L_0x1baf3d0 .concat [ 1 1 0 0], L_0x1baf2f0, L_0x7f4e581280a8;
L_0x1baf510 .arith/sum 2, L_0x1baf1b0, L_0x1baf3d0;
S_0x1bab730 .scope module, "stim1" "stimulus_gen" 3 84, 3 14 0, S_0x1b7ea10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 3 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x1babeb0_0 .net "clk", 0 0, v0x1bae570_0;  1 drivers
v0x1babf70_0 .var "in", 2 0;
v0x1bac030_0 .var "wavedrom_enable", 0 0;
v0x1bac0d0_0 .var "wavedrom_title", 511 0;
E_0x1b7acc0/0 .event negedge, v0x1babeb0_0;
E_0x1b7acc0/1 .event posedge, v0x1babeb0_0;
E_0x1b7acc0 .event/or E_0x1b7acc0/0, E_0x1b7acc0/1;
E_0x1b7a850 .event negedge, v0x1babeb0_0;
E_0x1b7ad00 .event posedge, v0x1babeb0_0;
S_0x1bab9b0 .scope task, "wavedrom_start" "wavedrom_start" 3 25, 3 25 0, S_0x1bab730;
 .timescale -12 -12;
v0x1babbb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1babcb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 28, 3 28 0, S_0x1bab730;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1bac210 .scope module, "top_module1" "top_module" 3 92, 4 1 0, S_0x1b7ea10;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 2 "out";
L_0x1b6a210 .functor XOR 1, L_0x1baf790, L_0x1baf940, C4<0>, C4<0>;
L_0x1b7f340 .functor AND 1, L_0x1bafbf0, L_0x1bafc90, C4<1>, C4<1>;
L_0x1b884a0 .functor OR 1, L_0x1b7f340, L_0x1bafe40, C4<0>, C4<0>;
L_0x1bb01b0 .functor OR 1, L_0x1baffd0, L_0x1bb0110, C4<0>, C4<0>;
L_0x1bb03f0 .functor OR 1, L_0x1bb01b0, L_0x1bb02f0, C4<0>, C4<0>;
L_0x1bb0750 .functor AND 1, L_0x1bb05a0, L_0x1bb06b0, C4<1>, C4<1>;
L_0x1bb0640 .functor AND 1, L_0x1bb08a0, L_0x1bb09c0, C4<1>, C4<1>;
L_0x1bb0c10 .functor OR 1, L_0x1bb0750, L_0x1bb0640, C4<0>, C4<0>;
L_0x1bb0f40 .functor AND 1, L_0x1bb0d70, L_0x1bb0ea0, C4<1>, C4<1>;
L_0x1bb1050 .functor OR 1, L_0x1bb0c10, L_0x1bb0f40, C4<0>, C4<0>;
v0x1bac440_0 .net *"_ivl_10", 0 0, L_0x1b6a210;  1 drivers
v0x1bac540_0 .net *"_ivl_16", 0 0, L_0x1bafbf0;  1 drivers
v0x1bac620_0 .net *"_ivl_18", 0 0, L_0x1bafc90;  1 drivers
v0x1bac6e0_0 .net *"_ivl_19", 0 0, L_0x1b7f340;  1 drivers
v0x1bac7c0_0 .net *"_ivl_22", 0 0, L_0x1bafe40;  1 drivers
v0x1bac8f0_0 .net *"_ivl_23", 0 0, L_0x1b884a0;  1 drivers
v0x1bac9d0_0 .net *"_ivl_28", 0 0, L_0x1baffd0;  1 drivers
v0x1bacab0_0 .net *"_ivl_3", 0 0, L_0x1baf6f0;  1 drivers
v0x1bacb90_0 .net *"_ivl_30", 0 0, L_0x1bb0110;  1 drivers
v0x1bacd00_0 .net *"_ivl_31", 0 0, L_0x1bb01b0;  1 drivers
v0x1bacde0_0 .net *"_ivl_34", 0 0, L_0x1bb02f0;  1 drivers
v0x1bacec0_0 .net *"_ivl_35", 0 0, L_0x1bb03f0;  1 drivers
v0x1bacfa0_0 .net *"_ivl_41", 0 0, L_0x1bb05a0;  1 drivers
v0x1bad080_0 .net *"_ivl_43", 0 0, L_0x1bb06b0;  1 drivers
v0x1bad160_0 .net *"_ivl_44", 0 0, L_0x1bb0750;  1 drivers
v0x1bad240_0 .net *"_ivl_47", 0 0, L_0x1bb08a0;  1 drivers
v0x1bad320_0 .net *"_ivl_49", 0 0, L_0x1bb09c0;  1 drivers
v0x1bad400_0 .net *"_ivl_50", 0 0, L_0x1bb0640;  1 drivers
v0x1bad4e0_0 .net *"_ivl_52", 0 0, L_0x1bb0c10;  1 drivers
v0x1bad5c0_0 .net *"_ivl_55", 0 0, L_0x1bb0d70;  1 drivers
v0x1bad6a0_0 .net *"_ivl_57", 0 0, L_0x1bb0ea0;  1 drivers
v0x1bad780_0 .net *"_ivl_58", 0 0, L_0x1bb0f40;  1 drivers
v0x1bad860_0 .net *"_ivl_60", 0 0, L_0x1bb1050;  1 drivers
v0x1bad940_0 .net *"_ivl_7", 0 0, L_0x1baf790;  1 drivers
v0x1bada20_0 .net *"_ivl_9", 0 0, L_0x1baf940;  1 drivers
v0x1badb00_0 .net "in", 2 0, v0x1babf70_0;  alias, 1 drivers
v0x1badbc0_0 .net "out", 1 0, L_0x1bb0460;  alias, 1 drivers
v0x1badca0_0 .net "temp", 2 0, L_0x1bafa80;  1 drivers
L_0x1baf6f0 .part v0x1babf70_0, 0, 1;
L_0x1baf790 .part v0x1babf70_0, 0, 1;
L_0x1baf940 .part v0x1babf70_0, 1, 1;
L_0x1bafa80 .concat8 [ 1 1 1 0], L_0x1baf6f0, L_0x1b6a210, L_0x1b884a0;
L_0x1bafbf0 .part v0x1babf70_0, 0, 1;
L_0x1bafc90 .part v0x1babf70_0, 1, 1;
L_0x1bafe40 .part v0x1babf70_0, 2, 1;
L_0x1baffd0 .part L_0x1bafa80, 0, 1;
L_0x1bb0110 .part L_0x1bafa80, 1, 1;
L_0x1bb02f0 .part L_0x1bafa80, 2, 1;
L_0x1bb0460 .concat8 [ 1 1 0 0], L_0x1bb03f0, L_0x1bb1050;
L_0x1bb05a0 .part L_0x1bafa80, 1, 1;
L_0x1bb06b0 .part L_0x1bafa80, 2, 1;
L_0x1bb08a0 .part L_0x1bafa80, 0, 1;
L_0x1bb09c0 .part L_0x1bafa80, 2, 1;
L_0x1bb0d70 .part L_0x1bafa80, 0, 1;
L_0x1bb0ea0 .part L_0x1bafa80, 1, 1;
S_0x1badde0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 98, 3 98 0, S_0x1b7ea10;
 .timescale -12 -12;
E_0x1b649f0 .event anyedge, v0x1bae900_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1bae900_0;
    %nor/r;
    %assign/vec4 v0x1bae900_0, 0;
    %wait E_0x1b649f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1bab730;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1babf70_0, 0;
    %wait E_0x1b7a850;
    %pushi/vec4 9, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b7ad00;
    %load/vec4 v0x1babf70_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1babf70_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1b7a850;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1babcb0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b7acc0;
    %vpi_func 3 43 "$random" 32 {0 0 0};
    %pad/s 3;
    %assign/vec4 v0x1babf70_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b7ea10;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bae570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bae900_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b7ea10;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1bae570_0;
    %inv;
    %store/vec4 v0x1bae570_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b7ea10;
T_6 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1babeb0_0, v0x1baea80_0, v0x1bae610_0, v0x1bae770_0, v0x1bae6b0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b7ea10;
T_7 ;
    %load/vec4 v0x1bae840_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1bae840_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1bae840_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1bae840_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bae840_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 111 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1bae840_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bae840_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b7ea10;
T_8 ;
    %wait E_0x1b7acc0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bae840_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bae840_0, 4, 32;
    %load/vec4 v0x1bae9c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1bae840_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 123 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bae840_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bae840_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bae840_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1bae770_0;
    %load/vec4 v0x1bae770_0;
    %load/vec4 v0x1bae6b0_0;
    %xor;
    %load/vec4 v0x1bae770_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1bae840_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 127 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bae840_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1bae840_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bae840_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/popcount3/popcount3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/popcount3/iter0/response4/top_module.sv";
