// Simple LED blinker - example top-level design.
// Written in Verilog-2001 (compatible with Quartus II 13.0sp1).
// Adjust the parameters for your board's clock frequency.
`timescale 1ns/1ps
`default_nettype none

module blink #(
    parameter integer CLK_HZ  = 50000000,
    parameter integer BLINK_HZ = 1
) (
    input  wire clk,
    input  wire rst_n,
    output reg  led
);
    localparam integer HALF = CLK_HZ / (2 * BLINK_HZ);

    reg [31:0] cnt;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            cnt <= 32'd0;
            led <= 1'b0;
        end else if (cnt >= HALF - 1) begin
            cnt <= 32'd0;
            led <= ~led;
        end else begin
            cnt <= cnt + 32'd1;
        end
    end
endmodule

`default_nettype wire
