[07/03 20:45:51      0s] 
[07/03 20:45:51      0s] Cadence Innovus(TM) Implementation System.
[07/03 20:45:51      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[07/03 20:45:51      0s] 
[07/03 20:45:51      0s] Version:	v23.31-s109_1, built Mon Apr 22 16:02:43 PDT 2024
[07/03 20:45:51      0s] Options:	
[07/03 20:45:51      0s] Date:		Thu Jul  3 20:45:51 2025
[07/03 20:45:51      0s] Host:		ei-vm-018.othr.de (x86_64 w/Linux 4.18.0-553.58.1.el8_10.x86_64) (32cores*32cpus*AMD Ryzen Threadripper PRO 5965WX 24-Cores 512KB)
[07/03 20:45:51      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[07/03 20:45:51      0s] 
[07/03 20:45:51      0s] License:
[07/03 20:45:51      0s] 		[20:45:51.483212] Configured Lic search path (23.02-s005): 5280@hs-lic3.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:

[07/03 20:45:51      0s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[07/03 20:45:51      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[07/03 20:45:52      1s] {{{ isCertus 0,  isCertusOrDistOptClient = 0, isInnovusCertusClient = 0}}}
[07/03 20:46:08     15s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.31-s109_1 (64bit) 04/22/2024 16:02 (Linux 3.10.0-693.el7.x86_64)
[07/03 20:46:10     17s] @(#)CDS: NanoRoute 23.31-s109_1 NR240401-0735/23_11-UB (database version 18.20.622_1) {superthreading v2.20}
[07/03 20:46:10     17s] @(#)CDS: AAE 23.11-s030 (64bit) 04/22/2024 (Linux 3.10.0-693.el7.x86_64)
[07/03 20:46:10     17s] @(#)CDS: CTE 23.11-s024_1 () Apr 22 2024 08:03:17 ( )
[07/03 20:46:10     17s] @(#)CDS: SYNTECH 23.11-s010_1 () Apr  5 2024 04:21:08 ( )
[07/03 20:46:10     17s] @(#)CDS: CPE v23.11-s057
[07/03 20:46:10     17s] @(#)CDS: IQuantus/TQuantus 22.1.1-s233 (64bit) Mon Dec 11 23:11:23 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[07/03 20:46:10     17s] @(#)CDS: OA 22.61-p011 Thu Nov 30 12:26:13 2023
[07/03 20:46:10     17s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[07/03 20:46:10     17s] @(#)CDS: RCDB 11.15.0
[07/03 20:46:10     17s] @(#)CDS: STYLUS 23.10-a010_1 (02/06/2024 03:59 PST)
[07/03 20:46:10     17s] @(#)CDS: IntegrityPlanner-23.11-14100 (23.11) (2024-02-05 09:01:07+0800)
[07/03 20:46:10     17s] @(#)CDS: SYNTHESIS_ENGINE 23.11-s099
[07/03 20:46:10     17s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_642058_60d8a3b8-853a-4586-8043-47e4cfb2518e_ei-vm-018.othr.de_bas33767_EKmVyU.

[07/03 20:46:10     17s] Change the soft stacksize limit to 0.2%RAM (386 mbytes). Set global soft_stack_size_limit to change the value.
[07/03 20:46:11     18s] 
[07/03 20:46:11     18s] **INFO:  MMMC transition support version v31-84 
[07/03 20:46:11     18s] 
[07/03 20:46:11     18s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[07/03 20:46:11     18s] <CMD> suppressMessage ENCEXT-2799
[07/03 20:46:11     18s] <CMD> getVersion
[07/03 20:46:11     18s] <CMD> getVersion
[07/03 20:46:12     19s] <CMD> getVersion
[07/03 20:46:12     19s] <CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[07/03 20:46:14     19s] [INFO] Loading Pegasus 24.10 fill procedures
[07/03 20:46:14     19s] <CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[07/03 20:46:14     19s] <CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[07/03 20:46:14     19s] <CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[07/03 20:46:14     19s] <CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[07/03 20:46:14     19s] <CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
[07/03 20:46:14     19s] <CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
[07/03 20:46:14     19s] <CMD> win
[07/03 20:47:14     22s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[07/03 20:47:14     22s] <CMD> set ::dft::debug_attribute 0
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_constraint_efficient_block_write_sdc 0
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_constraint_efficient_clock_for_write_sdc 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_constraint_enable_improved_timing_update_flow 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_constraint_enable_reset_clock_exception_flow 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_constraint_improve_collection_hash_function 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_constraint_performance_statistics_precision 2
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_disable_backward_compatible_spatial_derate_mode 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_disable_backward_compatible_term_voltage_mode 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_disk_caching_reporting_el_aware_filesize 524288
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_efficient_set_timing_derate 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_enable_backward_compatible_aocv_slack_based_mode 0
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_enable_backward_compatible_arrival_mode 0
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_enable_backward_compatible_parallel_arcs 0
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_enable_diskcaching_io_performance 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_enable_dump_reset_clock 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_enable_eco_group_based_worst_path 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_enable_efficient_clocks_collection 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_enable_efficient_get_lib_objects 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_enable_efficient_hier_obj 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_enable_efficient_save_mode 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_enable_ignore_group_path_from_sdc 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_enable_input_port_path_group_tag 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_enable_input_port_path_group_tag 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_enable_new_hierarchical_startpoints 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_enable_view_pruning_enhancements 4
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_is_imm_info_cached 0
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_latch_period_based_threshold 0.0001
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_report_coverage_use_cached_real_gba_arrival 0
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_report_disable_calculate_arrival_assert 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_report_enable_capacitance_fetching_per_rf 0
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_report_enable_clock_to_clock_false_paths_MT 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_report_enable_efficient_float_to_string_converter 0
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_report_enable_mtiohandler_efficient_register 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_report_enable_multithread_drv_reporting 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_report_ipd_max_paths_lookahead_factor 10000
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_report_ipd_nworst_lookahead_factor 10000
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set _timing_report_prt_optimize_unconstraint_handling_for_to_pins 1
[07/03 20:47:14     22s] <CMD> set dbgDualViewAwareXTree 1
[07/03 20:47:14     22s] <CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
[07/03 20:47:14     22s] <CMD> set defHierChar /
[07/03 20:47:14     22s] <CMD> set distributed_client_message_echo 1
[07/03 20:47:14     22s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[07/03 20:47:14     22s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[07/03 20:47:14     22s] <CMD> set enc_before_startup_file 0
[07/03 20:47:14     22s] <CMD> set enc_check_rename_command_name 1
[07/03 20:47:14     22s] <CMD> set enc_enable_print_mode_command_reset_options 1
[07/03 20:47:14     22s] <CMD> set init_design_settop 0
[07/03 20:47:14     22s] <CMD> set init_gnd_net {VSS iovss vss}
[07/03 20:47:14     22s] <CMD> set init_lef_file {../../ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_tech.lef ../../ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_stdcell.lef ../../ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef}
[07/03 20:47:14     22s] <CMD> set init_mmmc_file Fabric_MMMC.view
[07/03 20:47:14     22s] <CMD> set init_pwr_net {VDD iovdd vdd}
[07/03 20:47:14     22s] <CMD> set init_verilog SRC/fabric_netlists.v
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set latch_time_borrow_mode max_borrow
[07/03 20:47:14     22s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str {Clock Gates}} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str {Clock Gates}} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str {Clock Gates}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}}}}}} {!!map {id {!!str power_clock_gating_histograms_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.fanout.clock_gates.hst} title {!!str {Clock Gates}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.flops.hst} title {!!str {Gated Flops}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.bits.hst} title {!!str {Gated Bits}} group {!!str {Fanout Distribution}}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS(R)}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS(R)}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS(R)}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Power(L)}}} {!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts}}} {!!map {metric {!!str design.area.logical} title {!!str Area}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str Wall}}}}}}}}}}}}}}}}}
[07/03 20:47:14     22s] <CMD> set pegDefaultResScaleFactor 1
[07/03 20:47:14     22s] <CMD> set pegDetailResScaleFactor 1
[07/03 20:47:14     22s] <CMD> set pegEnableDualViewForTQuantus 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[07/03 20:47:14     22s] <CMD> set spgUnflattenIlmInCheckPlace 2
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_aocv_efficient_accurate_mode 1
[07/03 20:47:14     22s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> unsuppressMessage -silent GLOBAL-100
[07/03 20:47:14     22s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> unsuppressMessage -silent GLOBAL-100
[07/03 20:47:14     22s] <CMD> set timing_aocv_enable_gba_combine_launch_capture 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_clock_root_frequency_compatibility 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_constraint_efficient_lib_pin 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_constraint_enable_add_brackets_name 0
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_constraint_enable_efficient_all_register_flow 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_constraint_enable_efficient_mode 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_constraint_enable_efficient_timing_update 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_constraint_enable_multi_thread_timing_update 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_constraint_enable_property_keywords_with_filter_expression 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_constraint_ignore_invalid_objects_for_drv 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_constraint_mmmc_get_lib_objects_reset 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_disable_backward_compatible_hierarchical_context_latch_thru_mode 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_disable_backward_compatible_save_restore_flow 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_disable_backward_compatible_ssi_derate_mode 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_disable_efficient_derate_mode 1
[07/03 20:47:14     22s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> unsuppressMessage -silent GLOBAL-100
[07/03 20:47:14     22s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> unsuppressMessage -silent GLOBAL-100
[07/03 20:47:14     22s] <CMD> set timing_enable_backward_compatible_latch_thru_mt_mode 0
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[07/03 20:47:14     22s] <CMD> set timing_enable_backward_compatible_mmmc_mode 0
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_enable_efficient_unconstrained_report_timing 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_enable_get_objects_vertical_filtering_auto_batch_mode 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_enable_latch_borrow_mode_for_si_snalysis 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_enable_multi_threaded_reporting 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_enable_new_power_view_mode 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_enable_view_based_tlatch_mode 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_enable_warning_on_partially_search_failure 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_extract_model_clock_style_backward_compatible 0
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_extract_model_d2d_check_as_non_seq_check 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_extract_model_disable_3d_arcs 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_extract_model_improved_waveform_cache 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_extract_model_internal_power_ground_rails 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_extract_model_invalidate_auto_validation 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_extract_model_validate_unconstrained_paths 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_extract_model_write_asymmetric_lvf 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_ipd_ignore_internal_pin_voltage_crossings 1
[07/03 20:47:14     22s] <CMD> set timing_library_ca_derate_data_consistency 0
[07/03 20:47:14     22s] <CMD> set timing_library_derate_thermal_upper_bound 3.40282e+38
[07/03 20:47:14     22s] <CMD> set timing_library_refactor_db_arc_processing 1
[07/03 20:47:14     22s] <CMD> set timing_library_refactor_db_arc_processing3 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_path_based_enable_high_slack_threshold 1e+30
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_path_based_override_distance 1e+30
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_pba_coverage_mode_depth_limit 10
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_report_all_fanout_fanin_bit_based_node_coloring 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_report_backward_compatible_to_adjust 0
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_report_disable_backward_compatible_socv_cppr_in_time_given 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_report_enable_backward_compatible_pin_load_lookup 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_report_enable_eco_socv_derating_guardband 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_report_enable_efficient_collection_handling 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_report_enable_efficient_cone_marking 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_report_enable_efficient_dc_update_for_reporting 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_report_enable_improved_drv_reporting 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_report_enable_variable_verbose_fields 0
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_report_latch_analysis_compatibility 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_report_path_collection_ignore_unsupported_argument 1
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 20:47:14     22s] <CMD> set timing_report_property_is_clock_new_flow_efficient 0
[07/03 20:47:14     22s] <CMD> set defStreamOutCheckUncolored false
[07/03 20:47:14     22s] <CMD> set init_lef_check_antenna 1
[07/03 20:47:14     22s] <CMD> set init_verilog_tolerate_port_mismatch 0
[07/03 20:47:14     22s] <CMD> set lefdefInputCheckColoredShape 0
[07/03 20:47:14     22s] <CMD> set load_netlist_ignore_undefined_cell 1
[07/03 20:47:14     22s] <CMD> set init_design_uniquify 1
[07/03 20:47:14     22s] <CMD> init_design
[07/03 20:47:14     22s] #% Begin Load MMMC data ... (date=07/03 20:47:14, mem=1873.4M)
[07/03 20:47:14     22s] #% End Load MMMC data ... (date=07/03 20:47:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1874.7M, current mem=1874.7M)
[07/03 20:47:14     22s] 
[07/03 20:47:14     22s] Loading LEF file ../../ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_tech.lef ...
[07/03 20:47:14     22s] 
[07/03 20:47:14     22s] Loading LEF file ../../ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_stdcell.lef ...
[07/03 20:47:14     22s] Set DBUPerIGU to M1 pitch 480.
[07/03 20:47:14     22s] 
[07/03 20:47:14     22s] Loading LEF file ../../ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef ...
[07/03 20:47:14     22s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-201' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-200' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-201' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-200' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-200' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-200' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-201' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-201' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-200' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-200' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-200' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-201' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-201' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-200' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-200' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-200' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-201' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-201' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-200' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-200' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-200' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-201' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-200' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-200' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-200' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-201' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-200' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-200' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-200' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-201' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-200' for more detail.
[07/03 20:47:14     22s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[07/03 20:47:14     22s] To increase the message display limit, refer to the product command reference manual.
[07/03 20:47:14     22s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-201' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-201' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-201' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-201' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 20:47:14     22s] Type 'man IMPLF-201' for more detail.
[07/03 20:47:14     22s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[07/03 20:47:14     22s] Loading view definition file from Fabric_MMMC.view
[07/03 20:47:14     22s] Reading MAX_TIMING timing library '/home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_slow_1p35V_125C.lib' ...
[07/03 20:47:14     22s] Read 78 cells in library 'sg13g2_stdcell_slow_1p35V_125C' 
[07/03 20:47:14     22s] Reading MIN_TIMING timing library '/home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib' ...
[07/03 20:47:14     22s] Read 78 cells in library 'sg13g2_stdcell_fast_1p32V_m40C' 
[07/03 20:47:14     22s] Ending "PreSetAnalysisView" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1934.8M, current mem=1892.0M)
[07/03 20:47:14     22s] *** End library_loading (cpu=0.00min, real=0.00min, mem=43.0M, fe_cpu=0.39min, fe_real=1.38min, fe_mem=1805.1M) ***
[07/03 20:47:14     22s] #% Begin Load netlist data ... (date=07/03 20:47:14, mem=1892.0M)
[07/03 20:47:14     22s] *** Begin netlist parsing (mem=1805.1M) ***
[07/03 20:47:14     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[07/03 20:47:14     22s] Type 'man IMPVL-159' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[07/03 20:47:14     22s] Type 'man IMPVL-159' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[07/03 20:47:14     22s] Type 'man IMPVL-159' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[07/03 20:47:14     22s] Type 'man IMPVL-159' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[07/03 20:47:14     22s] Type 'man IMPVL-159' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[07/03 20:47:14     22s] Type 'man IMPVL-159' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[07/03 20:47:14     22s] Type 'man IMPVL-159' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[07/03 20:47:14     22s] Type 'man IMPVL-159' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[07/03 20:47:14     22s] Type 'man IMPVL-159' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[07/03 20:47:14     22s] Type 'man IMPVL-159' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[07/03 20:47:14     22s] Type 'man IMPVL-159' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[07/03 20:47:14     22s] Type 'man IMPVL-159' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[07/03 20:47:14     22s] Type 'man IMPVL-159' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[07/03 20:47:14     22s] Type 'man IMPVL-159' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[07/03 20:47:14     22s] Type 'man IMPVL-159' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[07/03 20:47:14     22s] Type 'man IMPVL-159' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[07/03 20:47:14     22s] Type 'man IMPVL-159' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[07/03 20:47:14     22s] Type 'man IMPVL-159' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[07/03 20:47:14     22s] Type 'man IMPVL-159' for more detail.
[07/03 20:47:14     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[07/03 20:47:14     22s] Type 'man IMPVL-159' for more detail.
[07/03 20:47:14     22s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[07/03 20:47:14     22s] To increase the message display limit, refer to the product command reference manual.
[07/03 20:47:14     22s] Created 78 new cells from 2 timing libraries.
[07/03 20:47:14     22s] Reading netlist ...
[07/03 20:47:14     22s] Backslashed names will retain backslash and a trailing blank character.
[07/03 20:47:14     22s] Reading verilog netlist 'SRC/fabric_netlists.v'
[07/03 20:47:14     22s] 
[07/03 20:47:14     22s] *** Memory Usage v#2 (Current mem = 1805.137M, initial mem = 836.586M) ***
[07/03 20:47:14     22s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1805.1M) ***
[07/03 20:47:15     22s] #% End Load netlist data ... (date=07/03 20:47:14, total cpu=0:00:00.1, real=0:00:01.0, peak res=1901.1M, current mem=1901.1M)
[07/03 20:47:15     22s] Ignoring unreferenced cell dffr1.
[07/03 20:47:15     22s] Ignoring unreferenced cell MULTI_MODE_DFFSRQ.
[07/03 20:47:15     22s] Warning: The top level cell is ambiguous.
[07/03 20:47:15     22s] Setting top level cell to be fpga_top.
[07/03 20:47:15     22s] Hooked 156 DB cells to tlib cells.
[07/03 20:47:15     22s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1908.2M, current mem=1908.2M)
[07/03 20:47:15     22s] Starting recursive module instantiation check.
[07/03 20:47:15     22s] No recursion found.
[07/03 20:47:15     22s] Building hierarchical netlist for Cell fpga_top ...
[07/03 20:47:15     22s] ***** UseNewTieNetMode *****.
[07/03 20:47:15     23s] *** Netlist is NOT unique.
[07/03 20:47:15     23s] Setting Std. cell height to 3780 DBU (smallest netlist inst).
[07/03 20:47:15     23s] ** info: there are 241 modules.
[07/03 20:47:15     23s] ** info: there are 50221 stdCell insts.
[07/03 20:47:15     23s] ** info: there are 50221 stdCell insts with at least one signal pin.
[07/03 20:47:15     23s] ** info: there are 71 Pad insts.
[07/03 20:47:15     23s] 
[07/03 20:47:15     23s] *** Memory Usage v#2 (Current mem = 1915.551M, initial mem = 836.586M) ***
[07/03 20:47:16     23s] Initializing I/O assignment ...
[07/03 20:47:16     23s] Adjusting Core to Bottom to: 0.1800.
[07/03 20:47:16     23s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/03 20:47:16     23s] Type 'man IMPFP-3961' for more detail.
[07/03 20:47:16     23s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[07/03 20:47:16     23s] Start create_tracks
[07/03 20:47:16     23s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[07/03 20:47:17     24s] Extraction setup Started for TopCell fpga_top 
[07/03 20:47:17     24s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[07/03 20:47:17     24s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[07/03 20:47:17     24s] Type 'man IMPEXT-2773' for more detail.
[07/03 20:47:17     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/03 20:47:17     24s] Type 'man IMPEXT-2776' for more detail.
[07/03 20:47:17     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/03 20:47:17     24s] Type 'man IMPEXT-2776' for more detail.
[07/03 20:47:17     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/03 20:47:17     24s] Type 'man IMPEXT-2776' for more detail.
[07/03 20:47:17     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/03 20:47:17     24s] Type 'man IMPEXT-2776' for more detail.
[07/03 20:47:17     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/03 20:47:17     24s] Type 'man IMPEXT-2776' for more detail.
[07/03 20:47:17     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/03 20:47:17     24s] Type 'man IMPEXT-2776' for more detail.
[07/03 20:47:17     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/03 20:47:17     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/03 20:47:17     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/03 20:47:17     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/03 20:47:17     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/03 20:47:17     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/03 20:47:17     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/03 20:47:17     24s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[07/03 20:47:17     24s] Type 'man IMPEXT-2773' for more detail.
[07/03 20:47:17     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/03 20:47:17     24s] Type 'man IMPEXT-2776' for more detail.
[07/03 20:47:17     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/03 20:47:17     24s] Type 'man IMPEXT-2776' for more detail.
[07/03 20:47:17     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/03 20:47:17     24s] Type 'man IMPEXT-2776' for more detail.
[07/03 20:47:17     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/03 20:47:17     24s] Type 'man IMPEXT-2776' for more detail.
[07/03 20:47:17     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/03 20:47:17     24s] Type 'man IMPEXT-2776' for more detail.
[07/03 20:47:17     24s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/03 20:47:17     24s] Type 'man IMPEXT-2776' for more detail.
[07/03 20:47:17     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/03 20:47:17     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/03 20:47:17     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/03 20:47:17     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/03 20:47:17     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/03 20:47:17     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/03 20:47:17     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/03 20:47:17     24s] Summary of Active RC-Corners : 
[07/03 20:47:17     24s]  
[07/03 20:47:17     24s]  Analysis View: WORST_CASE
[07/03 20:47:17     24s]     RC-Corner Name        : RC_BEST
[07/03 20:47:17     24s]     RC-Corner Index       : 0
[07/03 20:47:17     24s]     RC-Corner Temperature : 40 Celsius
[07/03 20:47:17     24s]     RC-Corner Cap Table   : ''
[07/03 20:47:17     24s]     RC-Corner PreRoute Res Factor         : 1
[07/03 20:47:17     24s]     RC-Corner PreRoute Cap Factor         : 1
[07/03 20:47:17     24s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/03 20:47:17     24s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/03 20:47:17     24s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/03 20:47:17     24s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[07/03 20:47:17     24s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[07/03 20:47:17     24s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/03 20:47:17     24s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/03 20:47:17     24s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/03 20:47:17     24s]  
[07/03 20:47:17     24s]  Analysis View: Best_CASE
[07/03 20:47:17     24s]     RC-Corner Name        : RC_WORST
[07/03 20:47:17     24s]     RC-Corner Index       : 1
[07/03 20:47:17     24s]     RC-Corner Temperature : 125 Celsius
[07/03 20:47:17     24s]     RC-Corner Cap Table   : ''
[07/03 20:47:17     24s]     RC-Corner PreRoute Res Factor         : 1
[07/03 20:47:17     24s]     RC-Corner PreRoute Cap Factor         : 1
[07/03 20:47:17     24s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/03 20:47:17     24s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/03 20:47:17     24s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/03 20:47:17     24s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[07/03 20:47:17     24s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[07/03 20:47:17     24s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/03 20:47:17     24s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/03 20:47:17     24s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/03 20:47:17     24s] eee: RC Grid memory allocated = 201348 (47 X 51 X 7 X 12b)
[07/03 20:47:17     24s] Updating RC Grid density data for preRoute extraction ...
[07/03 20:47:17     24s] eee: pegSigSF=1.070000
[07/03 20:47:17     24s] Initializing multi-corner resistance tables ...
[07/03 20:47:17     24s] eee: Grid unit RC data computation started
[07/03 20:47:17     24s] eee: Grid unit RC data computation completed
[07/03 20:47:17     24s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[07/03 20:47:17     24s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[07/03 20:47:17     24s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[07/03 20:47:17     24s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[07/03 20:47:17     24s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[07/03 20:47:17     24s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[07/03 20:47:17     24s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[07/03 20:47:17     24s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 20:47:17     24s] eee: LAM-FP: thresh=1 ; dimX=4095.238095 ; dimY=4476.190476 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/03 20:47:17     24s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/03 20:47:17     24s] eee: NetCapCache creation started. (Current Mem: 2210.699M) 
[07/03 20:47:17     24s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2210.699M) 
[07/03 20:47:17     24s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1720.000000, 1880.000000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (46 X 50)
[07/03 20:47:17     24s] eee: Metal Layers Info:
[07/03 20:47:17     24s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 20:47:17     24s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/03 20:47:17     24s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 20:47:17     24s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[07/03 20:47:17     24s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 20:47:17     24s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 20:47:17     24s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 20:47:17     24s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 20:47:17     24s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[07/03 20:47:17     24s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[07/03 20:47:17     24s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 20:47:17     24s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/03 20:47:17     24s] *Info: initialize multi-corner CTS.
[07/03 20:47:17     24s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2314.5M, current mem=2072.7M)
[07/03 20:47:18     24s] Reading timing constraints file 'SDC/cbx_1__0_.sdc' ...
[07/03 20:47:18     24s] Current (total cpu=0:00:25.8, real=0:01:27, peak res=2434.8M, current mem=2403.4M)
[07/03 20:47:18     24s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_1__0_.sdc, Line 13).
[07/03 20:47:18     24s] 
[07/03 20:47:18     24s] INFO (CTE): Reading of timing constraints file SDC/cbx_1__0_.sdc completed, with 1 WARNING
[07/03 20:47:18     24s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2442.7M, current mem=2442.7M)
[07/03 20:47:18     24s] Current (total cpu=0:00:26.0, real=0:01:27, peak res=2442.7M, current mem=2442.7M)
[07/03 20:47:18     24s] Reading timing constraints file 'SDC/cbx_1__1_.sdc' ...
[07/03 20:47:18     25s] Current (total cpu=0:00:26.0, real=0:01:27, peak res=2442.7M, current mem=2442.7M)
[07/03 20:47:18     25s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_1__1_.sdc, Line 13).
[07/03 20:47:18     25s] 
[07/03 20:47:18     25s] INFO (CTE): Reading of timing constraints file SDC/cbx_1__1_.sdc completed, with 1 WARNING
[07/03 20:47:18     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2443.1M, current mem=2443.1M)
[07/03 20:47:18     25s] Current (total cpu=0:00:26.1, real=0:01:27, peak res=2443.1M, current mem=2443.1M)
[07/03 20:47:18     25s] Reading timing constraints file 'SDC/cbx_1__2_.sdc' ...
[07/03 20:47:18     25s] Current (total cpu=0:00:26.1, real=0:01:27, peak res=2443.1M, current mem=2443.1M)
[07/03 20:47:18     25s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_1__2_.sdc, Line 13).
[07/03 20:47:18     25s] 
[07/03 20:47:18     25s] INFO (CTE): Reading of timing constraints file SDC/cbx_1__2_.sdc completed, with 1 WARNING
[07/03 20:47:18     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2443.8M, current mem=2443.8M)
[07/03 20:47:18     25s] Current (total cpu=0:00:26.2, real=0:01:27, peak res=2443.8M, current mem=2443.8M)
[07/03 20:47:18     25s] Reading timing constraints file 'SDC/cby_0__1_.sdc' ...
[07/03 20:47:19     25s] Current (total cpu=0:00:26.3, real=0:01:28, peak res=2443.8M, current mem=2443.8M)
[07/03 20:47:19     25s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_0__1_.sdc, Line 13).
[07/03 20:47:19     25s] 
[07/03 20:47:19     25s] INFO (CTE): Reading of timing constraints file SDC/cby_0__1_.sdc completed, with 1 WARNING
[07/03 20:47:19     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2444.2M, current mem=2444.2M)
[07/03 20:47:19     25s] Current (total cpu=0:00:26.4, real=0:01:28, peak res=2444.2M, current mem=2444.2M)
[07/03 20:47:19     25s] Reading timing constraints file 'SDC/cby_1__1_.sdc' ...
[07/03 20:47:19     25s] Current (total cpu=0:00:26.4, real=0:01:28, peak res=2444.2M, current mem=2444.2M)
[07/03 20:47:19     25s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_1__1_.sdc, Line 13).
[07/03 20:47:19     25s] 
[07/03 20:47:19     25s] INFO (CTE): Reading of timing constraints file SDC/cby_1__1_.sdc completed, with 1 WARNING
[07/03 20:47:19     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2445.0M, current mem=2445.0M)
[07/03 20:47:19     25s] Current (total cpu=0:00:26.5, real=0:01:28, peak res=2445.0M, current mem=2445.0M)
[07/03 20:47:19     25s] Reading timing constraints file 'SDC/cby_2__1_.sdc' ...
[07/03 20:47:19     25s] Current (total cpu=0:00:26.5, real=0:01:28, peak res=2445.0M, current mem=2445.0M)
[07/03 20:47:19     25s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_2__1_.sdc, Line 13).
[07/03 20:47:19     25s] 
[07/03 20:47:19     25s] INFO (CTE): Reading of timing constraints file SDC/cby_2__1_.sdc completed, with 1 WARNING
[07/03 20:47:19     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2445.5M, current mem=2445.5M)
[07/03 20:47:19     25s] Current (total cpu=0:00:26.6, real=0:01:28, peak res=2445.5M, current mem=2445.5M)
[07/03 20:47:19     25s] Reading timing constraints file 'SDC/disable_configurable_memory_outputs.sdc' ...
[07/03 20:47:19     25s] Current (total cpu=0:00:26.6, real=0:01:28, peak res=2445.6M, current mem=2445.6M)
[07/03 20:47:20     26s] INFO (CTE): Constraints read successfully.
[07/03 20:47:20     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.8, real=0:00:01.0, peak res=2455.1M, current mem=2455.1M)
[07/03 20:47:20     26s] Current (total cpu=0:00:27.5, real=0:01:29, peak res=2455.1M, current mem=2455.1M)
[07/03 20:47:20     26s] Reading timing constraints file 'SDC/disable_configure_ports.sdc' ...
[07/03 20:47:20     26s] Current (total cpu=0:00:27.5, real=0:01:29, peak res=2455.1M, current mem=2455.1M)
[07/03 20:47:20     26s] INFO (CTE): Constraints read successfully.
[07/03 20:47:20     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2462.5M, current mem=2462.5M)
[07/03 20:47:20     26s] Current (total cpu=0:00:27.9, real=0:01:29, peak res=2462.5M, current mem=2462.5M)
[07/03 20:47:20     26s] Reading timing constraints file 'SDC/disable_routing_multiplexer_outputs.sdc' ...
[07/03 20:47:20     26s] Current (total cpu=0:00:27.9, real=0:01:29, peak res=2462.6M, current mem=2462.6M)
[07/03 20:47:20     27s] INFO (CTE): Constraints read successfully.
[07/03 20:47:20     27s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2467.9M, current mem=2467.9M)
[07/03 20:47:20     27s] Current (total cpu=0:00:28.1, real=0:01:29, peak res=2467.9M, current mem=2467.9M)
[07/03 20:47:20     27s] Reading timing constraints file 'SDC/disable_sb_outputs.sdc' ...
[07/03 20:47:20     27s] Current (total cpu=0:00:28.1, real=0:01:29, peak res=2467.9M, current mem=2467.9M)
[07/03 20:47:20     27s] INFO (CTE): Constraints read successfully.
[07/03 20:47:20     27s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2468.4M, current mem=2468.4M)
[07/03 20:47:21     27s] Current (total cpu=0:00:28.2, real=0:01:30, peak res=2468.4M, current mem=2468.4M)
[07/03 20:47:21     27s] Reading timing constraints file 'SDC/global_ports.sdc' ...
[07/03 20:47:21     27s] Current (total cpu=0:00:28.3, real=0:01:30, peak res=2468.4M, current mem=2468.4M)
[07/03 20:47:21     27s] INFO (CTE): Constraints read successfully.
[07/03 20:47:21     27s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2469.1M, current mem=2469.1M)
[07/03 20:47:21     27s] Current (total cpu=0:00:28.4, real=0:01:30, peak res=2469.1M, current mem=2469.1M)
[07/03 20:47:21     27s] Reading timing constraints file 'SDC/logical_tile_clb_mode_clb_.sdc' ...
[07/03 20:47:21     27s] Current (total cpu=0:00:28.4, real=0:01:30, peak res=2469.1M, current mem=2469.1M)
[07/03 20:47:21     27s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_clb_.sdc, Line 13).
[07/03 20:47:21     27s] 
[07/03 20:47:22     28s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_clb_.sdc completed, with 1 WARNING
[07/03 20:47:22     28s] Ending "Constraint file reading stats" (total cpu=0:00:01.4, real=0:00:01.0, peak res=2470.6M, current mem=2470.6M)
[07/03 20:47:22     28s] Current (total cpu=0:00:29.9, real=0:01:31, peak res=2470.6M, current mem=2470.6M)
[07/03 20:47:22     28s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc' ...
[07/03 20:47:22     28s] Current (total cpu=0:00:29.9, real=0:01:31, peak res=2470.7M, current mem=2470.7M)
[07/03 20:47:22     28s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc, Line 13).
[07/03 20:47:22     28s] 
[07/03 20:47:22     28s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc completed, with 1 WARNING
[07/03 20:47:22     28s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2471.0M, current mem=2471.0M)
[07/03 20:47:22     28s] Current (total cpu=0:00:30.0, real=0:01:31, peak res=2471.0M, current mem=2471.0M)
[07/03 20:47:22     28s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc' ...
[07/03 20:47:22     29s] Current (total cpu=0:00:30.0, real=0:01:31, peak res=2471.0M, current mem=2471.0M)
[07/03 20:47:22     29s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc, Line 13).
[07/03 20:47:22     29s] 
[07/03 20:47:22     29s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc completed, with 1 WARNING
[07/03 20:47:22     29s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2471.4M, current mem=2471.4M)
[07/03 20:47:22     29s] Current (total cpu=0:00:30.1, real=0:01:31, peak res=2471.4M, current mem=2471.4M)
[07/03 20:47:22     29s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc' ...
[07/03 20:47:22     29s] Current (total cpu=0:00:30.1, real=0:01:31, peak res=2471.4M, current mem=2471.4M)
[07/03 20:47:22     29s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc, Line 13).
[07/03 20:47:22     29s] 
[07/03 20:47:22     29s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc completed, with 1 WARNING
[07/03 20:47:22     29s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2471.8M, current mem=2471.8M)
[07/03 20:47:22     29s] Current (total cpu=0:00:30.2, real=0:01:31, peak res=2471.8M, current mem=2471.8M)
[07/03 20:47:23     29s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle.sdc' ...
[07/03 20:47:23     29s] Current (total cpu=0:00:30.2, real=0:01:32, peak res=2471.8M, current mem=2471.8M)
[07/03 20:47:23     29s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle.sdc, Line 13).
[07/03 20:47:23     29s] 
[07/03 20:47:23     29s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle.sdc completed, with 1 WARNING
[07/03 20:47:23     29s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2472.1M, current mem=2472.1M)
[07/03 20:47:23     29s] Current (total cpu=0:00:30.3, real=0:01:32, peak res=2472.1M, current mem=2472.1M)
[07/03 20:47:23     29s] Reading timing constraints file 'SDC/logical_tile_io_mode_io_.sdc' ...
[07/03 20:47:23     29s] Current (total cpu=0:00:30.3, real=0:01:32, peak res=2472.1M, current mem=2472.1M)
[07/03 20:47:23     29s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_io_mode_io_.sdc, Line 13).
[07/03 20:47:23     29s] 
[07/03 20:47:23     29s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_io_mode_io_.sdc completed, with 1 WARNING
[07/03 20:47:23     29s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2472.5M, current mem=2472.5M)
[07/03 20:47:23     29s] Current (total cpu=0:00:30.4, real=0:01:32, peak res=2472.5M, current mem=2472.5M)
[07/03 20:47:23     29s] Reading timing constraints file 'SDC/sb_0__0_.sdc' ...
[07/03 20:47:23     29s] Current (total cpu=0:00:30.5, real=0:01:32, peak res=2472.5M, current mem=2472.5M)
[07/03 20:47:23     29s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_0__0_.sdc, Line 13).
[07/03 20:47:23     29s] 
[07/03 20:47:23     29s] INFO (CTE): Reading of timing constraints file SDC/sb_0__0_.sdc completed, with 1 WARNING
[07/03 20:47:23     29s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2472.9M, current mem=2472.9M)
[07/03 20:47:23     29s] Current (total cpu=0:00:30.5, real=0:01:32, peak res=2472.9M, current mem=2472.9M)
[07/03 20:47:23     29s] Reading timing constraints file 'SDC/sb_0__1_.sdc' ...
[07/03 20:47:23     29s] Current (total cpu=0:00:30.6, real=0:01:32, peak res=2472.9M, current mem=2472.9M)
[07/03 20:47:23     29s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_0__1_.sdc, Line 13).
[07/03 20:47:23     29s] 
[07/03 20:47:23     29s] INFO (CTE): Reading of timing constraints file SDC/sb_0__1_.sdc completed, with 1 WARNING
[07/03 20:47:23     29s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2473.3M, current mem=2473.3M)
[07/03 20:47:23     29s] Current (total cpu=0:00:30.6, real=0:01:32, peak res=2473.3M, current mem=2473.3M)
[07/03 20:47:23     29s] Reading timing constraints file 'SDC/sb_0__2_.sdc' ...
[07/03 20:47:23     29s] Current (total cpu=0:00:30.7, real=0:01:32, peak res=2473.3M, current mem=2473.3M)
[07/03 20:47:23     29s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_0__2_.sdc, Line 13).
[07/03 20:47:23     29s] 
[07/03 20:47:23     29s] INFO (CTE): Reading of timing constraints file SDC/sb_0__2_.sdc completed, with 1 WARNING
[07/03 20:47:23     29s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2473.9M, current mem=2473.9M)
[07/03 20:47:23     29s] Current (total cpu=0:00:30.8, real=0:01:32, peak res=2473.9M, current mem=2473.9M)
[07/03 20:47:23     29s] Message <TA-968> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[07/03 20:47:23     29s] Current (total cpu=0:00:30.8, real=0:01:32, peak res=2473.9M, current mem=2473.9M)
[07/03 20:47:23     29s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_1__0_.sdc, Line 13).
[07/03 20:47:23     29s] 
[07/03 20:47:23     29s] INFO (CTE): Reading of timing constraints file SDC/sb_1__0_.sdc completed, with 1 WARNING
[07/03 20:47:23     29s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2474.5M, current mem=2474.5M)
[07/03 20:47:23     29s] Current (total cpu=0:00:30.9, real=0:01:32, peak res=2474.5M, current mem=2474.5M)
[07/03 20:47:23     29s] Current (total cpu=0:00:30.9, real=0:01:32, peak res=2474.5M, current mem=2474.5M)
[07/03 20:47:23     29s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_1__1_.sdc, Line 13).
[07/03 20:47:23     29s] 
[07/03 20:47:23     29s] INFO (CTE): Reading of timing constraints file SDC/sb_1__1_.sdc completed, with 1 WARNING
[07/03 20:47:23     29s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2474.9M, current mem=2474.9M)
[07/03 20:47:23     30s] Current (total cpu=0:00:31.0, real=0:01:32, peak res=2474.9M, current mem=2474.9M)
[07/03 20:47:23     30s] Current (total cpu=0:00:31.1, real=0:01:32, peak res=2474.9M, current mem=2474.9M)
[07/03 20:47:23     30s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_1__2_.sdc, Line 13).
[07/03 20:47:23     30s] 
[07/03 20:47:23     30s] INFO (CTE): Reading of timing constraints file SDC/sb_1__2_.sdc completed, with 1 WARNING
[07/03 20:47:23     30s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2475.3M, current mem=2475.3M)
[07/03 20:47:23     30s] Current (total cpu=0:00:31.1, real=0:01:32, peak res=2475.3M, current mem=2475.3M)
[07/03 20:47:24     30s] Current (total cpu=0:00:31.2, real=0:01:33, peak res=2475.3M, current mem=2475.3M)
[07/03 20:47:24     30s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_2__0_.sdc, Line 13).
[07/03 20:47:24     30s] 
[07/03 20:47:24     30s] INFO (CTE): Reading of timing constraints file SDC/sb_2__0_.sdc completed, with 1 WARNING
[07/03 20:47:24     30s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2475.7M, current mem=2475.7M)
[07/03 20:47:24     30s] Current (total cpu=0:00:31.3, real=0:01:33, peak res=2475.7M, current mem=2475.7M)
[07/03 20:47:24     30s] Current (total cpu=0:00:31.3, real=0:01:33, peak res=2475.7M, current mem=2475.7M)
[07/03 20:47:24     30s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_2__1_.sdc, Line 13).
[07/03 20:47:24     30s] 
[07/03 20:47:24     30s] INFO (CTE): Reading of timing constraints file SDC/sb_2__1_.sdc completed, with 1 WARNING
[07/03 20:47:24     30s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2476.3M, current mem=2476.3M)
[07/03 20:47:24     30s] Current (total cpu=0:00:31.4, real=0:01:33, peak res=2476.3M, current mem=2476.3M)
[07/03 20:47:24     30s] Current (total cpu=0:00:31.4, real=0:01:33, peak res=2476.3M, current mem=2476.3M)
[07/03 20:47:24     30s] Message <TCLCMD-1461> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File SDC/sb_2__2_.sdc, Line 13).
[07/03 20:47:24     30s] 
[07/03 20:47:24     30s] INFO (CTE): Constraints read successfully.
[07/03 20:47:24     30s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2476.7M, current mem=2476.7M)
[07/03 20:47:24     30s] Current (total cpu=0:00:31.5, real=0:01:33, peak res=2476.7M, current mem=2476.7M)
[07/03 20:47:24     30s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/03 20:47:24     30s] 
[07/03 20:47:24     30s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[07/03 20:47:24     30s] Summary for sequential cells identification: 
[07/03 20:47:24     30s]   Identified SBFF number: 3
[07/03 20:47:24     30s]   Identified MBFF number: 0
[07/03 20:47:24     30s]   Identified SB Latch number: 5
[07/03 20:47:24     30s]   Identified MB Latch number: 0
[07/03 20:47:24     30s]   Not identified SBFF number: 0
[07/03 20:47:24     30s]   Not identified MBFF number: 0
[07/03 20:47:24     30s]   Not identified SB Latch number: 0
[07/03 20:47:24     30s]   Not identified MB Latch number: 0
[07/03 20:47:24     30s]   Number of sequential cells which are not FFs: 2
[07/03 20:47:24     30s] Total number of combinational cells: 56
[07/03 20:47:24     30s] Total number of sequential cells: 10
[07/03 20:47:24     30s] Total number of tristate cells: 6
[07/03 20:47:24     30s] Total number of level shifter cells: 0
[07/03 20:47:24     30s] Total number of power gating cells: 0
[07/03 20:47:24     30s] Total number of isolation cells: 0
[07/03 20:47:24     30s] Total number of power switch cells: 0
[07/03 20:47:24     30s] Total number of pulse generator cells: 0
[07/03 20:47:24     30s] Total number of always on buffers: 0
[07/03 20:47:24     30s] Total number of retention cells: 0
[07/03 20:47:24     30s] Total number of physical cells: 6
[07/03 20:47:24     30s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[07/03 20:47:24     30s] Total number of usable buffers: 5
[07/03 20:47:24     30s] List of unusable buffers:
[07/03 20:47:24     30s] Total number of unusable buffers: 0
[07/03 20:47:24     30s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[07/03 20:47:24     30s] Total number of usable inverters: 5
[07/03 20:47:24     30s] List of unusable inverters:
[07/03 20:47:24     30s] Total number of unusable inverters: 0
[07/03 20:47:24     30s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[07/03 20:47:24     30s] Total number of identified usable delay cells: 3
[07/03 20:47:24     30s] List of identified unusable delay cells:
[07/03 20:47:24     30s] Total number of identified unusable delay cells: 0
[07/03 20:47:24     30s] 
[07/03 20:47:24     30s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[07/03 20:47:24     30s] 
[07/03 20:47:24     30s] TimeStamp Deleting Cell Server Begin ...
[07/03 20:47:24     30s] 
[07/03 20:47:24     30s] TimeStamp Deleting Cell Server End ...
[07/03 20:47:24     30s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2479.9M, current mem=2479.9M)
[07/03 20:47:24     30s] 
[07/03 20:47:24     30s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/03 20:47:24     30s] Summary for sequential cells identification: 
[07/03 20:47:24     30s]   Identified SBFF number: 3
[07/03 20:47:24     30s]   Identified MBFF number: 0
[07/03 20:47:24     30s]   Identified SB Latch number: 5
[07/03 20:47:24     30s]   Identified MB Latch number: 0
[07/03 20:47:24     30s]   Not identified SBFF number: 0
[07/03 20:47:24     30s]   Not identified MBFF number: 0
[07/03 20:47:24     30s]   Not identified SB Latch number: 0
[07/03 20:47:24     30s]   Not identified MB Latch number: 0
[07/03 20:47:24     30s]   Number of sequential cells which are not FFs: 2
[07/03 20:47:24     30s]  Visiting view : WORST_CASE
[07/03 20:47:24     30s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[07/03 20:47:24     30s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[07/03 20:47:24     30s]  Visiting view : Best_CASE
[07/03 20:47:24     30s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[07/03 20:47:24     30s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[07/03 20:47:24     30s] TLC MultiMap info (StdDelay):
[07/03 20:47:24     30s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[07/03 20:47:24     30s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[07/03 20:47:24     30s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[07/03 20:47:24     30s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[07/03 20:47:24     30s]  Setting StdDelay to: 25.6ps
[07/03 20:47:24     30s] 
[07/03 20:47:24     30s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/03 20:47:24     30s] 
[07/03 20:47:24     30s] TimeStamp Deleting Cell Server Begin ...
[07/03 20:47:24     30s] 
[07/03 20:47:24     30s] TimeStamp Deleting Cell Server End ...
[07/03 20:47:24     30s] **WARN: (IMPSYC-2):	Timing information is not defined for cell sg13g2_IOPadInOut30mA; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[07/03 20:47:24     30s] Type 'man IMPSYC-2' for more detail.
[07/03 20:47:24     30s] **WARN: (IMPSYC-2):	Timing information is not defined for cell sg13g2_IOPadOut30mA; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[07/03 20:47:24     30s] Type 'man IMPSYC-2' for more detail.
[07/03 20:47:24     30s] **WARN: (IMPSYC-2):	Timing information is not defined for cell sg13g2_IOPadIn; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[07/03 20:47:24     30s] Type 'man IMPSYC-2' for more detail.
[07/03 20:47:24     30s] 
[07/03 20:47:24     30s] *** Summary of all messages that are not suppressed in this session:
[07/03 20:47:24     30s] Severity  ID               Count  Summary                                  
[07/03 20:47:24     30s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[07/03 20:47:24     30s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[07/03 20:47:24     30s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[07/03 20:47:24     30s] WARNING   IMPEXT-2766         14  The sheet resistance for layer %s is not...
[07/03 20:47:24     30s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[07/03 20:47:24     30s] WARNING   IMPEXT-2776         12  The via resistance between layers %s and...
[07/03 20:47:24     30s] WARNING   IMPSYC-2             3  Timing information is not defined for ce...
[07/03 20:47:24     30s] WARNING   IMPVL-159          156  Pin '%s' of cell '%s' is defined in LEF ...
[07/03 20:47:24     30s] WARNING   TCLCMD-1461         21  Skipped unsupported command: %s          
[07/03 20:47:24     30s] *** Message Summary: 253 warning(s), 0 error(s)
[07/03 20:47:24     30s] 
[07/03 20:47:34     31s] <CMD> setDrawView fplan
[07/03 20:47:36     31s] <CMD> zoomBox -2831.58300 -1517.76700 2374.72100 3142.98600
[07/03 20:47:37     31s] <CMD> zoomBox -2539.61300 -1186.39600 1885.74600 2775.24500
[07/03 20:47:37     31s] <CMD> zoomBox -2291.43800 -904.73000 1470.11700 2462.66500
[07/03 20:47:40     32s] <CMD> pan -491.48400 1391.57500
[07/03 20:47:41     32s] <CMD> selectObject Module grid_clb_1__2_
[07/03 20:47:41     32s] <CMD> deselectAll
[07/03 20:47:41     32s] <CMD> selectObject Module grid_clb_2__1_
[07/03 20:47:42     32s] <CMD> deselectAll
[07/03 20:47:42     32s] <CMD> selectObject Module grid_clb_2__2_
[07/03 20:47:42     32s] <CMD> deselectAll
[07/03 20:47:42     32s] <CMD> selectObject Module grid_clb_1__1_
[07/03 20:47:43     32s] <CMD> deselectAll
[07/03 20:47:47     32s] <CMD> gui_select -rect {-2442.29000 1951.71700 -33.53200 -495.97000}
[07/03 20:47:48     32s] <CMD> deselectAll
[07/03 20:47:50     32s] <CMD> zoomBox -2033.70600 -255.80000 276.36000 1812.20200
[07/03 20:47:51     33s] <CMD> zoomBox -1881.74400 -98.01000 81.81200 1659.79200
[07/03 20:47:52     33s] <CMD> zoomBox -1752.57600 36.11100 -83.55300 1530.24300
[07/03 20:47:55     33s] <CMD> zoomBox -1892.41300 -100.67800 71.14400 1657.12500
[07/03 20:47:55     33s] <CMD> zoomBox -2056.92800 -261.60600 253.14000 1806.39800
[07/03 20:47:55     33s] <CMD> zoomBox -2250.47400 -450.93300 467.25300 1982.01300
[07/03 20:47:56     33s] <CMD> zoomBox -2746.05800 -935.71400 1015.50200 2431.68500
[07/03 20:47:56     33s] <CMD> zoomBox -3061.21500 -1244.00100 1364.15000 2717.64500
[07/03 20:47:57     33s] <CMD> zoomBox -2796.72400 -859.28700 964.83700 2508.11300
[07/03 20:48:02     33s] <CMD> gui_select -rect {-2407.42900 1783.05100 -42.46300 -353.20400}
[07/03 20:48:10     34s] **WARN: (IMPFP-10191):	Provided box grid_clb_1__2_ {(-2322.7730000000 , 141.6430000000) (-1879.0590000000 , 626.6330000000)} is not fully inside CoreBox.
[07/03 20:48:10     34s] **WARN: (IMPFP-10191):	Provided box grid_clb_2__1_ {(-1678.8620000000 , 141.6430000000) (-1235.1480000000 , 626.6330000000)} is not fully inside CoreBox.
[07/03 20:48:10     34s] **WARN: (IMPFP-10191):	Provided box grid_clb_2__2_ {(-1034.9510000000 , 141.6430000000) (-591.2370000000 , 626.6330000000)} is not fully inside CoreBox.
[07/03 20:48:10     34s] **WARN: (IMPFP-10191):	Provided box sb_0__0_ {(-391.0400000000 , 141.6430000000) (-327.0660000000 , 211.5690000000)} is not fully inside CoreBox.
[07/03 20:48:10     34s] **WARN: (IMPFP-10191):	Provided box sb_0__1_ {(-298.2010000000 , 141.6430000000) (-226.7740000000 , 219.7150000000)} is not fully inside CoreBox.
[07/03 20:48:10     34s] **WARN: (IMPFP-10191):	Provided box sb_0__2_ {(-194.5480000000 , 141.6430000000) (-130.5740000000 , 211.5690000000)} is not fully inside CoreBox.
[07/03 20:48:10     34s] **WARN: (IMPFP-10191):	Provided box sb_1__1_ {(-1754.7860000000 , 0.0000000000) (-1673.6050000000 , 88.7320000000)} is not fully inside CoreBox.
[07/03 20:48:10     34s] **WARN: (IMPFP-10191):	Provided box sb_1__2_ {(-1636.9780000000 , 0.0000000000) (-1564.8230000000 , 78.8680000000)} is not fully inside CoreBox.
[07/03 20:48:10     34s] **WARN: (IMPFP-10191):	Provided box sb_2__0_ {(-1532.2670000000 , 0.0000000000) (-1468.2930000000 , 69.9260000000)} is not fully inside CoreBox.
[07/03 20:48:10     34s] **WARN: (IMPFP-10191):	Provided box sb_2__1_ {(-1439.4280000000 , 0.0000000000) (-1368.4450000000 , 77.5860000000)} is not fully inside CoreBox.
[07/03 20:48:10     34s] **WARN: (IMPFP-10191):	Provided box sb_2__2_ {(-1336.4190000000 , 0.0000000000) (-1272.4450000000 , 69.9260000000)} is not fully inside CoreBox.
[07/03 20:48:10     34s] **WARN: (IMPFP-10191):	Provided box cbx_1__0_ {(-1243.5800000000 , 0.0000000000) (-1172.2450000000 , 77.9710000000)} is not fully inside CoreBox.
[07/03 20:48:10     34s] **WARN: (IMPFP-10191):	Provided box cbx_2__0_ {(-1140.0590000000 , 0.0000000000) (-1068.7240000000 , 77.9710000000)} is not fully inside CoreBox.
[07/03 20:48:10     34s] **WARN: (IMPFP-10191):	Provided box cbx_1__1_ {(-1036.5380000000 , 0.0000000000) (-964.9740000000 , 78.2210000000)} is not fully inside CoreBox.
[07/03 20:48:10     34s] **WARN: (IMPFP-10191):	Provided box cbx_2__1_ {(-932.6850000000 , 0.0000000000) (-861.1210000000 , 78.2210000000)} is not fully inside CoreBox.
[07/03 20:48:10     34s] **WARN: (IMPFP-10191):	Provided box cbx_1__2_ {(-828.8320000000 , 0.0000000000) (-757.4970000000 , 77.9710000000)} is not fully inside CoreBox.
[07/03 20:48:10     34s] **WARN: (IMPFP-10191):	Provided box cbx_2__2_ {(-725.3110000000 , 0.0000000000) (-653.9760000000 , 77.9710000000)} is not fully inside CoreBox.
[07/03 20:48:10     34s] **WARN: (IMPFP-10191):	Provided box cby_0__1_ {(-621.7900000000 , 0.0000000000) (-550.4550000000 , 77.9710000000)} is not fully inside CoreBox.
[07/03 20:48:10     34s] **WARN: (IMPFP-10191):	Provided box cby_0__2_ {(-518.2690000000 , 0.0000000000) (-446.9340000000 , 77.9710000000)} is not fully inside CoreBox.
[07/03 20:48:10     34s] **WARN: (IMPFP-10191):	Provided box cby_1__1_ {(-414.7480000000 , 0.0000000000) (-343.1840000000 , 78.2210000000)} is not fully inside CoreBox.
[07/03 20:48:10     34s] **WARN: (EMS-27):	Message (IMPFP-10191) has exceeded the current message display limit of 20.
[07/03 20:48:10     34s] To increase the message display limit, refer to the product command reference manual.
[07/03 20:48:12     34s] <CMD> deselectAll
[07/03 20:48:14     34s] <CMD> selectObject Module cby_2__2_
[07/03 20:48:16     34s] <CMD> selectObject Module sb_1__0_
[07/03 20:48:27     35s] <CMD> deselectAll
[07/03 20:48:29     35s] <CMD> selectObject Module grid_clb_1__1_
[07/03 20:48:35     35s] <CMD> deselectAll
[07/03 20:48:36     35s] <CMD> zoomBox -3019.13700 -1206.21700 1406.22900 2755.43000
[07/03 20:48:36     35s] <CMD> zoomBox -3280.80000 -1614.37000 1925.51300 3046.39100
[07/03 20:48:54     36s] <CMD> zoomBox -1900.76000 -468.23400 1296.56700 2394.05600
[07/03 20:48:55     36s] <CMD> zoomBox -1571.30700 -194.62100 1146.42100 2238.32600
[07/03 20:48:55     36s] <CMD> zoomBox -883.47700 456.57800 785.54800 1950.71200
[07/03 20:49:01     37s] <CMD> zoomBox -1012.64600 277.87600 950.91400 2035.68100
[07/03 20:49:03     37s] <CMD> fit
[07/03 20:49:05     37s] <CMD> pan -1261.12200 484.93400
[07/03 20:49:06     37s] <CMD> zoomBox -2325.10400 -817.12000 2100.25400 3144.52000
[07/03 20:49:06     37s] <CMD> zoomBox -2608.99300 -1188.90300 2597.31100 3471.85000
[07/03 20:50:05     40s] <CMD> create_relative_floorplan -place grid_clb_1__1_ -ref_type core_boundary -horizontal_edge_separate {1  -5  1} -vertical_edge_separate {0  5  0}
[07/03 20:50:05     40s] <CMD> create_relative_floorplan -place grid_clb_1__2_ -ref_type core_boundary -horizontal_edge_separate {1  -5  1} -vertical_edge_separate {2  -5  2}
[07/03 20:50:05     40s] <CMD> create_relative_floorplan -place grid_clb_2__1_ -ref_type core_boundary -horizontal_edge_separate {3  5  3} -vertical_edge_separate {0  5  0}
[07/03 20:50:05     40s] <CMD> create_relative_floorplan -place grid_clb_2__2_ -ref_type core_boundary -horizontal_edge_separate {3  5  3} -vertical_edge_separate {2  -5  2}
[07/03 20:50:29     41s] <CMD> selectObject Module grid_clb_1__1_
[07/03 20:50:43     42s] <CMD> zoomBox -1262.74100 -151.92600 1934.58100 2710.36000
[07/03 20:50:43     42s] <CMD> zoomBox -941.35500 95.62900 1776.36900 2528.57200
[07/03 20:50:44     42s] <CMD> zoomBox -515.97700 548.32400 1447.57900 2306.12600
[07/03 20:50:45     42s] <CMD> deselectAll
[07/03 20:50:45     42s] <CMD> selectObject Module grid_clb_1__1_
[07/03 20:51:04     43s] <CMD> zoomBox -838.91400 3.91700 1878.81200 2436.86200
[07/03 20:51:58     46s] <CMD> deselectAll
[07/03 20:51:58     46s] <CMD> selectObject Module grid_clb_1__1_
[07/03 20:52:35     49s] <CMD> deselectAll
[07/03 20:52:35     49s] <CMD> selectObject Module grid_clb_1__1_
[07/03 20:52:47     49s] <CMD> zoomBox 124.42000 1754.79400 381.07400 1603.61300
[07/03 20:52:51     50s] <CMD> zoomBox 111.41200 1540.94500 413.35800 1811.25100
[07/03 20:52:52     50s] <CMD> zoomBox 96.10900 1513.44000 451.34000 1831.44800
[07/03 20:52:52     50s] <CMD> zoomBox 78.10500 1481.08200 496.02400 1855.20900
[07/03 20:52:53     50s] <CMD> zoomBox 32.00500 1398.22800 610.44100 1916.05200
[07/03 20:52:54     50s] <CMD> zoomBox 111.41000 1540.94300 413.35800 1811.25100
[07/03 20:52:54     50s] <CMD> zoomBox 135.47400 1584.19400 353.63100 1779.49100
[07/03 20:52:54     50s] <CMD> zoomBox 144.87200 1601.08500 330.30500 1767.08700
[07/03 20:52:57     50s] <CMD> fit
[07/03 20:53:22     51s] <CMD> deselectAll
[07/03 20:53:25     52s] <CMD> zoomBox 156.22200 1746.87900 317.59800 1648.26000
[07/03 20:53:27     52s] <CMD> fit
[07/03 20:53:46     53s] <CMD> pan -564.81500 126.32200
[07/03 20:53:48     53s] <CMD> fit
[07/03 20:53:49     53s] <CMD> selectObject Module grid_clb_1__1_
[07/03 20:54:04     54s] <CMD> deselectAll
[07/03 20:54:04     54s] <CMD> selectObject Module grid_clb_1__1_
[07/03 20:54:19     55s] <CMD> deselectAll
[07/03 20:54:50     56s] <CMD> create_relative_floorplan -place sb_0__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {1  -10  1} -vertical_edge_separate {2  10  0}
[07/03 20:54:50     56s] <CMD> create_relative_floorplan -place sb_0__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {1  -96.94  1} -vertical_edge_separate {2  11.34  0}
[07/03 20:54:50     56s] <CMD> create_relative_floorplan -place sb_1__0_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {0  0  0}
[07/03 20:54:50     56s] <CMD> create_relative_floorplan -place sb_2__0_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -11.34  1} -vertical_edge_separate {0  79  0}
[07/03 20:54:50     56s] <CMD> create_relative_floorplan -place sb_2__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -111.34  1} -vertical_edge_separate {2  11.34  0}
[07/03 20:54:50     56s] <CMD> create_relative_floorplan -place sb_2__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -197  1} -vertical_edge_separate {2  11.34  0}
[07/03 20:54:50     56s] <CMD> create_relative_floorplan -place cbx_1__0_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -11.34  1} -vertical_edge_separate {0  151  0}
[07/03 20:54:50     56s] <CMD> create_relative_floorplan -place cbx_2__0_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -11.34  1} -vertical_edge_separate {0  233  0}
[07/03 20:54:50     56s] <CMD> create_relative_floorplan -place cby_1__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -11.34  1} -vertical_edge_separate {0  315  0}
[07/03 20:54:50     56s] <CMD> create_relative_floorplan -place cbx_1__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {1  -177  1} -vertical_edge_separate {2  11.34  0}
[07/03 20:54:50     56s] <CMD> create_relative_floorplan -place cbx_2__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -275  1} -vertical_edge_separate {2  11.34  0}
[07/03 20:54:50     56s] <CMD> create_relative_floorplan -place cbx_2__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -362  1} -vertical_edge_separate {2  11.34  0}
[07/03 20:54:50     56s] <CMD> create_relative_floorplan -place cby_2__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -444  1} -vertical_edge_separate {2  11.34  0}
[07/03 20:54:50     56s] <CMD> create_relative_floorplan -place cby_0__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {1  -264  1} -vertical_edge_separate {2  11.34  0}
[07/03 20:54:50     56s] <CMD> create_relative_floorplan -place cby_0__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {1  -351  1} -vertical_edge_separate {2  11.34  0}
[07/03 20:54:50     56s] <CMD> create_relative_floorplan -place sb_0__0_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -11.34  1} -vertical_edge_separate {0  410  0}
[07/03 20:54:50     56s] <CMD> create_relative_floorplan -place sb_1__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {2  50  0}
[07/03 20:54:50     56s] <CMD> create_relative_floorplan -place sb_1__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {2  160  0}
[07/03 20:54:50     56s] <CMD> create_relative_floorplan -place cbx_1__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {2  260  0}
[07/03 20:54:50     56s] <CMD> create_relative_floorplan -place cby_1__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {2  360  0}
[07/03 20:54:50     56s] <CMD> create_relative_floorplan -place cby_2__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {2  460  0}
[07/03 20:54:54     57s] <CMD> zoomBox 10.55600 383.40900 1429.22500 1653.42100
[07/03 20:54:55     57s] <CMD> zoomBox -75.59500 250.62100 1593.42800 1744.75300
[07/03 20:54:56     57s] <CMD> zoomBox -178.09200 95.54300 1785.46500 1853.34600
[07/03 20:54:57     57s] <CMD> selectObject Module sb_0__1_
[07/03 20:55:18     58s] <CMD> deselectAll
[07/03 20:55:18     58s] <CMD> selectObject Module cby_2__1_
[07/03 20:55:31     59s] <CMD> loadIoFile Multi_Row_IO_PAD.io
[07/03 20:55:31     59s] Reading IO assignment file "Multi_Row_IO_PAD.io" ...
[07/03 20:55:31     59s] **WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[07/03 20:55:31     59s] Type 'man IMPFP-4008' for more detail.
[07/03 20:55:31     59s] **WARN: (IMPFP-4008):	The ring number '2' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[07/03 20:55:31     59s] Type 'man IMPFP-4008' for more detail.
[07/03 20:55:31     59s] WARNING (IMPFP-3997): The Floorplan box has been changed from {(0.0000000000 , 0.0000000000) (1720.0000000000 , 1880.0000000000)} to {(-220.1200000000 , -220.1200000000) (1940.1200000000 , 2100.1200000000)}.
[07/03 20:55:31     59s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[07/03 20:55:31     59s] Start create_tracks
[07/03 20:55:31     59s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[07/03 20:55:32     59s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 1855.2 1935.78 400.32 400.26 1455.36 1535.1 425.28 425.46 1430.88 1510.74
[07/03 20:55:32     59s] **WARN: (IMPFP-4031):	Adjusting 'coreBox'(according to PlacementGrid) from {(425.2800000000 , 425.4600000000) (1430.8800000000 , 1510.7400000000)} to {(425.4800000000 , 425.4200000000) (1431.0800000000 , 1510.7000000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[07/03 20:55:32     59s] **WARN: (IMPFP-4031):	Adjusting 'DieBox'(according to PlacementGrid) from {(0.0000000000 , 0.0000000000) (1855.2000000000 , 1935.7800000000)} to {(0.2000000000 , -0.0400000000) (1855.4000000000 , 1935.7400000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[07/03 20:55:32     59s] **WARN: (IMPFP-4031):	Adjusting 'ioBox'(according to PlacementGrid) from {(400.3200000000 , 400.2600000000) (1455.3600000000 , 1535.1000000000)} to {(400.5200000000 , 400.2200000000) (1455.5600000000 , 1535.0600000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[07/03 20:55:32     59s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/03 20:55:32     59s] Type 'man IMPFP-3961' for more detail.
[07/03 20:55:32     59s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[07/03 20:55:32     59s] Start create_tracks
[07/03 20:55:32     59s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[07/03 20:55:32     59s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[07/03 20:55:34     59s] <CMD> deselectAll
[07/03 20:55:35     59s] <CMD> fit
[07/03 20:55:42     60s] <CMD> setDrawView place
[07/03 20:55:45     60s] <CMD> setDrawView fplan
[07/03 20:55:52     60s] <CMD> selectObject Module grid_clb_1__1_
[07/03 20:55:55     61s] <CMD> selectObject Module grid_clb_1__2_
[07/03 20:55:55     61s] <CMD> selectObject Module grid_clb_2__2_
[07/03 20:55:55     61s] <CMD> selectObject Module grid_clb_2__1_
[07/03 20:56:09     61s] <CMD> deselectAll
[07/03 20:56:09     61s] <CMD> selectObject Module grid_clb_2__2_
[07/03 20:56:10     61s] <CMD> deselectAll
[07/03 20:56:10     61s] <CMD> selectObject Module grid_clb_1__1_
[07/03 20:56:11     61s] <CMD> selectObject Module grid_clb_1__2_
[07/03 20:56:12     61s] <CMD> selectObject Module grid_clb_2__2_
[07/03 20:56:20     62s] <CMD> deselectAll
[07/03 20:56:32     63s] <CMD> selectObject Module sb_0__1_
[07/03 20:56:32     63s] <CMD> deselectAll
[07/03 20:56:32     63s] <CMD> selectObject Module sb_0__2_
[07/03 20:56:33     63s] <CMD> deselectAll
[07/03 20:56:33     63s] <CMD> selectObject Module cby_0__1_
[07/03 20:56:33     63s] <CMD> deselectAll
[07/03 20:56:33     63s] <CMD> selectObject Module cby_0__2_
[07/03 20:56:34     63s] <CMD> deselectAll
[07/03 20:56:34     63s] <CMD> selectObject Module sb_1__1_
[07/03 20:56:35     63s] <CMD> deselectAll
[07/03 20:56:35     63s] <CMD> selectObject Module sb_0__0_
[07/03 20:56:36     63s] <CMD> deselectAll
[07/03 20:56:36     63s] <CMD> selectObject Module cbx_1__0_
[07/03 20:56:36     63s] <CMD> deselectAll
[07/03 20:56:36     63s] <CMD> selectObject Module sb_1__0_
[07/03 20:56:37     63s] <CMD> deselectAll
[07/03 20:56:37     63s] <CMD> selectObject Module sb_2__0_
[07/03 20:56:52     64s] <CMD> deselectAll
[07/03 20:56:52     64s] <CMD> selectObject Module cby_2__1_
[07/03 20:56:53     64s] <CMD> deselectAll
[07/03 20:56:53     64s] <CMD> selectObject Module cbx_2__2_
[07/03 20:56:56     64s] <CMD> deselectAll
[07/03 20:57:03     65s] <CMD> selectObject Module cby_2__1_
[07/03 20:57:05     65s] <CMD> selectObject Module cbx_2__2_
[07/03 20:57:06     65s] <CMD> selectObject Module sb_2__2_
[07/03 20:57:07     65s] <CMD> selectObject Module sb_2__1_
[07/03 20:57:36     66s] <CMD> deselectAll
[07/03 20:58:02     68s] <CMD> setDesignMode -process 130
[07/03 20:58:02     68s] ##  Process: 130           (User Set)               
[07/03 20:58:02     68s] ##     Node: (not set)                           
[07/03 20:58:02     68s] 
##  Check design process and node:  
##  Design tech node is not set.

[07/03 20:58:02     68s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[07/03 20:58:02     68s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[07/03 20:58:02     68s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[07/03 20:58:02     68s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[07/03 20:58:02     68s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[07/03 20:58:02     68s] <CMD> globalNetConnect vdd -type pgpin -pin VDD -override -verbose -netlistOverride
[07/03 20:58:02     68s] 50221 new pwr-pin connections were made to global net 'vdd'.
[07/03 20:58:02     68s] <CMD> globalNetConnect vss -type pgpin -pin VSS -override -verbose -netlistOverride
[07/03 20:58:02     68s] 50221 new gnd-pin connections were made to global net 'vss'.
[07/03 20:58:02     68s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -override -verbose -netlistOverride
[07/03 20:58:02     68s] 84 new pwr-pin connections were made to global net 'vdd'.
[07/03 20:58:02     68s] <CMD> globalNetConnect vss -type pgpin -pin vss -override -verbose -netlistOverride
[07/03 20:58:02     68s] 84 new gnd-pin connections were made to global net 'vss'.
[07/03 20:58:02     68s] <CMD> globalNetConnect iovdd -type pgpin -pin iovdd -override -verbose -netlistOverride
[07/03 20:58:02     68s] 84 new pwr-pin connections were made to global net 'iovdd'.
[07/03 20:58:02     68s] <CMD> globalNetConnect iovss -type pgpin -pin iovss -override -verbose -netlistOverride
[07/03 20:58:02     68s] 84 new gnd-pin connections were made to global net 'iovss'.
[07/03 20:58:02     68s] <CMD> addRing -nets {vdd vss} -type core_rings -follow core -layer {top TopMetal1 bottom TopMetal1 left TopMetal2 right TopMetal2} -width {top 5 bottom 5 left 5 right 5} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 5 bottom 5 left 5 right 5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[07/03 20:58:02     68s] #% Begin addRing (date=07/03 20:58:02, mem=2609.2M)
[07/03 20:58:02     68s] 
[07/03 20:58:02     68s] 
[07/03 20:58:02     68s] viaInitial starts at Thu Jul  3 20:58:02 2025
viaInitial ends at Thu Jul  3 20:58:02 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2729.5M)
[07/03 20:58:02     68s] Ring generation is complete.
[07/03 20:58:02     68s] vias are now being generated.
[07/03 20:58:02     68s] addRing created 8 wires.
[07/03 20:58:02     68s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[07/03 20:58:02     68s] +--------+----------------+----------------+
[07/03 20:58:02     68s] |  Layer |     Created    |     Deleted    |
[07/03 20:58:02     68s] +--------+----------------+----------------+
[07/03 20:58:02     68s] |TopMetal1|        4       |       NA       |
[07/03 20:58:02     68s] | TopVia2|        8       |        0       |
[07/03 20:58:02     68s] |TopMetal2|        4       |       NA       |
[07/03 20:58:02     68s] +--------+----------------+----------------+
[07/03 20:58:02     68s] #% End addRing (date=07/03 20:58:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=2612.7M, current mem=2612.7M)
[07/03 20:58:02     68s] <CMD> addStripe -nets {vdd vss} -layer TopMetal2 -direction vertical -width 5 -spacing 5 -set_to_set_distance 130 -start_from left -start_offset 100 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit TopMetal2 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit TopMetal2 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[07/03 20:58:02     68s] #% Begin addStripe (date=07/03 20:58:02, mem=2612.7M)
[07/03 20:58:02     68s] 
[07/03 20:58:02     68s] Initialize fgc environment(mem: 2729.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2729.5M)
[07/03 20:58:02     68s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2729.5M)
[07/03 20:58:02     68s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2729.5M)
[07/03 20:58:02     68s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2729.5M)
[07/03 20:58:02     68s] Starting stripe generation ...
[07/03 20:58:02     68s] Non-Default Mode Option Settings :
[07/03 20:58:02     68s]   NONE
[07/03 20:58:02     68s] Stripe generation is complete.
[07/03 20:58:02     68s] vias are now being generated.
[07/03 20:58:02     68s] addStripe created 14 wires.
[07/03 20:58:02     68s] ViaGen created 28 vias, deleted 0 via to avoid violation.
[07/03 20:58:02     68s] +--------+----------------+----------------+
[07/03 20:58:02     68s] |  Layer |     Created    |     Deleted    |
[07/03 20:58:02     68s] +--------+----------------+----------------+
[07/03 20:58:02     68s] | TopVia2|       28       |        0       |
[07/03 20:58:02     68s] |TopMetal2|       14       |       NA       |
[07/03 20:58:02     68s] +--------+----------------+----------------+
[07/03 20:58:02     68s] #% End addStripe (date=07/03 20:58:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=2614.2M, current mem=2614.2M)
[07/03 20:58:02     68s] <CMD> sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1(1) TopMetal2(7) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) TopMetal2(7) } -nets { vdd vss } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) TopMetal2(7) }
[07/03 20:58:02     68s] #% Begin sroute (date=07/03 20:58:02, mem=2614.2M)
[07/03 20:58:02     68s] *** Begin SPECIAL ROUTE on Thu Jul  3 20:58:02 2025 ***
[07/03 20:58:02     68s] SPECIAL ROUTE ran on directory: /home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR
[07/03 20:58:02     68s] SPECIAL ROUTE ran on machine: ei-vm-018.othr.de (Linux 4.18.0-553.58.1.el8_10.x86_64 x86_64 3.79Ghz)
[07/03 20:58:02     68s] 
[07/03 20:58:02     68s] Begin option processing ...
[07/03 20:58:02     68s] srouteConnectPowerBump set to false
[07/03 20:58:02     68s] routeSelectNet set to "vdd vss"
[07/03 20:58:02     68s] routeSpecial set to true
[07/03 20:58:02     68s] srouteBlockPin set to "useLef"
[07/03 20:58:02     68s] srouteBottomLayerLimit set to 1
[07/03 20:58:02     68s] srouteBottomTargetLayerLimit set to 1
[07/03 20:58:02     68s] srouteConnectConverterPin set to false
[07/03 20:58:02     68s] srouteConnectPadPin set to false
[07/03 20:58:02     68s] srouteCrossoverViaBottomLayer set to 1
[07/03 20:58:02     68s] srouteCrossoverViaTopLayer set to 7
[07/03 20:58:02     68s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[07/03 20:58:02     68s] srouteFollowCorePinEnd set to 3
[07/03 20:58:02     68s] srouteFollowPadPin set to false
[07/03 20:58:02     68s] srouteJogControl set to "preferWithChanges differentLayer"
[07/03 20:58:02     68s] sroutePadPinAllPorts set to true
[07/03 20:58:02     68s] sroutePreserveExistingRoutes set to true
[07/03 20:58:02     68s] srouteRoutePowerBarPortOnBothDir set to true
[07/03 20:58:02     68s] srouteStopBlockPin set to "nearestTarget"
[07/03 20:58:02     68s] srouteTopLayerLimit set to 7
[07/03 20:58:02     68s] srouteTopTargetLayerLimit set to 7
[07/03 20:58:02     68s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 419.00 megs.
[07/03 20:58:02     68s] 
[07/03 20:58:02     68s] Reading DB technology information...
[07/03 20:58:02     68s] Finished reading DB technology information.
[07/03 20:58:02     68s] Reading floorplan and netlist information...
[07/03 20:58:02     68s] Finished reading floorplan and netlist information.
[07/03 20:58:02     68s] Read in 15 layers, 7 routing layers, 1 overlap layer
[07/03 20:58:02     68s] Read in 84 macros, 16 used
[07/03 20:58:02     68s] Read in 93 components
[07/03 20:58:02     68s]   9 core components: 9 unplaced, 0 placed, 0 fixed
[07/03 20:58:02     68s]   84 pad components: 0 unplaced, 8 placed, 76 fixed
[07/03 20:58:02     68s] Read in 71 logical pins
[07/03 20:58:02     68s] Read in 71 nets
[07/03 20:58:02     68s] Read in 6 special nets, 2 routed
[07/03 20:58:02     68s] Read in 354 terminals
[07/03 20:58:03     68s] 2 nets selected.
[07/03 20:58:03     68s] 
[07/03 20:58:03     68s] Begin power routing ...
[07/03 20:58:03     68s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[07/03 20:58:03     68s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vss net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[07/03 20:58:03     68s] CPU time for vdd FollowPin 0 seconds
[07/03 20:58:03     68s] CPU time for vss FollowPin 0 seconds
[07/03 20:58:03     68s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 20:58:03     68s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 20:58:03     68s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 20:58:03     68s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 20:58:03     68s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 20:58:03     68s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 20:58:03     68s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 20:58:03     68s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 20:58:03     68s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 20:58:03     68s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 20:58:03     68s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 20:58:03     68s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 20:58:03     68s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 20:58:03     68s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 20:58:03     68s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 20:58:03     68s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 20:58:03     68s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 20:58:03     68s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 20:58:03     68s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 20:58:03     68s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 20:58:03     68s] **WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
[07/03 20:58:03     68s] To increase the message display limit, refer to the product command reference manual.
[07/03 20:58:03     69s]   Number of Block ports routed: 0
[07/03 20:58:03     69s]   Number of Stripe ports routed: 0
[07/03 20:58:03     69s]   Number of Core ports routed: 576
[07/03 20:58:03     69s]   Number of Power Bump ports routed: 0
[07/03 20:58:03     69s]   Number of Followpin connections: 288
[07/03 20:58:03     69s] End power routing: cpu: 0:00:01, real: 0:00:00, peak: 423.00 megs.
[07/03 20:58:03     69s] 
[07/03 20:58:03     69s] 
[07/03 20:58:03     69s] 
[07/03 20:58:03     69s]  Begin updating DB with routing results ...
[07/03 20:58:03     69s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[07/03 20:58:03     69s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[07/03 20:58:03     69s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[07/03 20:58:03     69s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 767 out of 767 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[07/03 20:58:03     69s] Type 'man IMPTR-2108' for more detail.
[07/03 20:58:03     69s]  As a result, your trialRoute congestion could be incorrect.
[07/03 20:58:04     69s] Pin and blockage extraction finished
[07/03 20:58:04     69s] 
[07/03 20:58:04     69s] sroute created 1440 wires.
[07/03 20:58:04     69s] ViaGen created 15552 vias, deleted 0 via to avoid violation.
[07/03 20:58:04     69s] +--------+----------------+----------------+
[07/03 20:58:04     69s] |  Layer |     Created    |     Deleted    |
[07/03 20:58:04     69s] +--------+----------------+----------------+
[07/03 20:58:04     69s] | Metal1 |       864      |       NA       |
[07/03 20:58:04     69s] |  Via1  |      2592      |        0       |
[07/03 20:58:04     69s] | Metal2 |       576      |       NA       |
[07/03 20:58:04     69s] |  Via2  |      2592      |        0       |
[07/03 20:58:04     69s] |  Via3  |      2592      |        0       |
[07/03 20:58:04     69s] |  Via4  |      2592      |        0       |
[07/03 20:58:04     69s] | TopVia1|      2592      |        0       |
[07/03 20:58:04     69s] | TopVia2|      2592      |        0       |
[07/03 20:58:04     69s] +--------+----------------+----------------+
[07/03 20:58:04     69s] #% End sroute (date=07/03 20:58:04, total cpu=0:00:00.8, real=0:00:02.0, peak res=2633.7M, current mem=2623.1M)
[07/03 20:58:04     69s] <CMD> sroute -connect { padPin padRing } -layerChangeRange { Metal1(1) TopMetal2(7) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) TopMetal2(7) } -nets { iovdd iovss vdd vss } -allowLayerChange 1 -targetViaLayerRange { Metal1(1) TopMetal2(7) }
[07/03 20:58:04     69s] #% Begin sroute (date=07/03 20:58:04, mem=2623.1M)
[07/03 20:58:04     69s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[07/03 20:58:04     69s] *** Begin SPECIAL ROUTE on Thu Jul  3 20:58:04 2025 ***
[07/03 20:58:04     69s] SPECIAL ROUTE ran on directory: /home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR
[07/03 20:58:04     69s] SPECIAL ROUTE ran on machine: ei-vm-018.othr.de (Linux 4.18.0-553.58.1.el8_10.x86_64 x86_64 3.79Ghz)
[07/03 20:58:04     69s] 
[07/03 20:58:04     69s] Begin option processing ...
[07/03 20:58:04     69s] srouteConnectPowerBump set to false
[07/03 20:58:04     69s] routeSelectNet set to "iovdd iovss vdd vss"
[07/03 20:58:04     69s] routeSpecial set to true
[07/03 20:58:04     69s] srouteBottomLayerLimit set to 1
[07/03 20:58:04     69s] srouteBottomTargetLayerLimit set to 1
[07/03 20:58:04     69s] srouteConnectBlockPin set to false
[07/03 20:58:04     69s] srouteConnectConverterPin set to false
[07/03 20:58:04     69s] srouteConnectCorePin set to false
[07/03 20:58:04     69s] srouteConnectStripe set to false
[07/03 20:58:04     69s] srouteCrossoverViaBottomLayer set to 1
[07/03 20:58:04     69s] srouteCrossoverViaTopLayer set to 7
[07/03 20:58:04     69s] srouteFollowCorePinEnd set to 3
[07/03 20:58:04     69s] srouteJogControl set to "preferWithChanges differentLayer"
[07/03 20:58:04     69s] sroutePadPinAllPorts set to true
[07/03 20:58:04     69s] sroutePreserveExistingRoutes set to true
[07/03 20:58:04     69s] srouteRoutePowerBarPortOnBothDir set to true
[07/03 20:58:04     69s] srouteStopBlockPin set to "nearestTarget"
[07/03 20:58:04     69s] srouteTopLayerLimit set to 7
[07/03 20:58:04     69s] srouteTopTargetLayerLimit set to 7
[07/03 20:58:04     69s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 424.00 megs.
[07/03 20:58:04     69s] 
[07/03 20:58:04     69s] Reading DB technology information...
[07/03 20:58:04     69s] Finished reading DB technology information.
[07/03 20:58:04     69s] Reading floorplan and netlist information...
[07/03 20:58:04     69s] Finished reading floorplan and netlist information.
[07/03 20:58:04     69s] Read in 15 layers, 7 routing layers, 1 overlap layer
[07/03 20:58:04     69s] Read in 15 macros, 15 used
[07/03 20:58:04     69s] Read in 93 components
[07/03 20:58:04     69s]   9 core components: 9 unplaced, 0 placed, 0 fixed
[07/03 20:58:04     69s]   84 pad components: 0 unplaced, 8 placed, 76 fixed
[07/03 20:58:04     69s] Read in 71 logical pins
[07/03 20:58:04     69s] Read in 71 nets
[07/03 20:58:04     69s] Read in 6 special nets, 2 routed
[07/03 20:58:04     69s] Read in 354 terminals
[07/03 20:58:04     69s] 4 nets selected.
[07/03 20:58:04     69s] 
[07/03 20:58:04     69s] Begin power routing ...
[07/03 20:58:04     69s] #WARNING (NRDB-407) pitch for LAYER TopMetal1 is defined too small, reset to 2280
[07/03 20:58:04     69s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[07/03 20:58:04     69s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[07/03 20:58:04     69s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[07/03 20:58:04     69s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the iovdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[07/03 20:58:04     69s] Type 'man IMPSR-1256' for more detail.
[07/03 20:58:04     69s] Cannot find any AREAIO class pad pin of net iovdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[07/03 20:58:04     69s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the iovss net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[07/03 20:58:04     69s] Type 'man IMPSR-1256' for more detail.
[07/03 20:58:04     69s] Cannot find any AREAIO class pad pin of net iovss. Check net list, or change port class in the technology file, or change option to include pin in given range.
[07/03 20:58:09     73s]   Number of IO ports routed: 8  open: 15
[07/03 20:58:09     73s]   Number of Pad ports routed: 0
[07/03 20:58:09     73s]   Number of Pad Ring connections: 435
[07/03 20:58:09     73s] End power routing: cpu: 0:00:05, real: 0:00:05, peak: 678.00 megs.
[07/03 20:58:09     73s] 
[07/03 20:58:09     73s] 
[07/03 20:58:09     73s] 
[07/03 20:58:09     73s]  Begin updating DB with routing results ...
[07/03 20:58:09     73s]  Updating DB with 0 via definition ...
[07/03 20:58:09     73s] sroute created 443 wires.
[07/03 20:58:09     73s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[07/03 20:58:09     73s] +--------+----------------+----------------+
[07/03 20:58:09     73s] |  Layer |     Created    |     Deleted    |
[07/03 20:58:09     73s] +--------+----------------+----------------+
[07/03 20:58:09     73s] | Metal2 |        5       |       NA       |
[07/03 20:58:09     73s] | Metal3 |       88       |       NA       |
[07/03 20:58:09     73s] |  Via3  |        1       |        0       |
[07/03 20:58:09     73s] | Metal4 |       91       |       NA       |
[07/03 20:58:09     73s] |  Via4  |        3       |        0       |
[07/03 20:58:09     73s] | Metal5 |       91       |       NA       |
[07/03 20:58:09     73s] | TopVia1|        3       |        0       |
[07/03 20:58:09     73s] |TopMetal1|       87       |       NA       |
[07/03 20:58:09     73s] | TopVia2|        1       |        0       |
[07/03 20:58:09     73s] |TopMetal2|       81       |       NA       |
[07/03 20:58:09     73s] +--------+----------------+----------------+
[07/03 20:58:09     73s] #% End sroute (date=07/03 20:58:09, total cpu=0:00:04.7, real=0:00:05.0, peak res=2833.1M, current mem=2640.9M)
[07/03 20:58:09     73s] <CMD> sroute -connect { padPin } -layerChangeRange { Metal1(1) TopMetal2(7) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) TopMetal2(7) } -nets { vdd vss } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) TopMetal2(7) }
[07/03 20:58:09     74s] #% Begin sroute (date=07/03 20:58:09, mem=2640.9M)
[07/03 20:58:09     74s] **WARN: (IMPSR-4058):	Sroute option: blockPin should be used in conjunction with option: -connect blockPin. 
[07/03 20:58:09     74s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[07/03 20:58:09     74s] *** Begin SPECIAL ROUTE on Thu Jul  3 20:58:09 2025 ***
[07/03 20:58:09     74s] SPECIAL ROUTE ran on directory: /home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR
[07/03 20:58:09     74s] SPECIAL ROUTE ran on machine: ei-vm-018.othr.de (Linux 4.18.0-553.58.1.el8_10.x86_64 x86_64 3.79Ghz)
[07/03 20:58:09     74s] 
[07/03 20:58:09     74s] Begin option processing ...
[07/03 20:58:09     74s] srouteConnectPowerBump set to false
[07/03 20:58:09     74s] routeSelectNet set to "vdd vss"
[07/03 20:58:09     74s] routeSpecial set to true
[07/03 20:58:09     74s] srouteBlockPin set to "useLef"
[07/03 20:58:09     74s] srouteBottomLayerLimit set to 1
[07/03 20:58:09     74s] srouteBottomTargetLayerLimit set to 1
[07/03 20:58:09     74s] srouteConnectBlockPin set to false
[07/03 20:58:09     74s] srouteConnectConverterPin set to false
[07/03 20:58:09     74s] srouteConnectCorePin set to false
[07/03 20:58:09     74s] srouteConnectStripe set to false
[07/03 20:58:09     74s] srouteCrossoverViaBottomLayer set to 1
[07/03 20:58:09     74s] srouteCrossoverViaTopLayer set to 7
[07/03 20:58:09     74s] srouteFollowCorePinEnd set to 3
[07/03 20:58:09     74s] srouteFollowPadPin set to false
[07/03 20:58:09     74s] srouteJogControl set to "preferWithChanges differentLayer"
[07/03 20:58:09     74s] sroutePadPinAllPorts set to true
[07/03 20:58:09     74s] sroutePreserveExistingRoutes set to true
[07/03 20:58:09     74s] srouteRoutePowerBarPortOnBothDir set to true
[07/03 20:58:09     74s] srouteStopBlockPin set to "nearestTarget"
[07/03 20:58:09     74s] srouteTopLayerLimit set to 7
[07/03 20:58:09     74s] srouteTopTargetLayerLimit set to 7
[07/03 20:58:09     74s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 678.00 megs.
[07/03 20:58:09     74s] 
[07/03 20:58:09     74s] Reading DB technology information...
[07/03 20:58:09     74s] Finished reading DB technology information.
[07/03 20:58:09     74s] Reading floorplan and netlist information...
[07/03 20:58:09     74s] Finished reading floorplan and netlist information.
[07/03 20:58:09     74s] Read in 15 layers, 7 routing layers, 1 overlap layer
[07/03 20:58:09     74s] Read in 15 macros, 15 used
[07/03 20:58:09     74s] Read in 93 components
[07/03 20:58:09     74s]   9 core components: 9 unplaced, 0 placed, 0 fixed
[07/03 20:58:09     74s]   84 pad components: 0 unplaced, 8 placed, 76 fixed
[07/03 20:58:09     74s] Read in 71 logical pins
[07/03 20:58:09     74s] Read in 71 nets
[07/03 20:58:09     74s] Read in 6 special nets, 4 routed
[07/03 20:58:09     74s] Read in 354 terminals
[07/03 20:58:09     74s] 2 nets selected.
[07/03 20:58:09     74s] 
[07/03 20:58:09     74s] Begin power routing ...
[07/03 20:58:14     79s]   Number of IO ports routed: 0  open: 15
[07/03 20:58:14     79s] End power routing: cpu: 0:00:05, real: 0:00:05, peak: 679.00 megs.
[07/03 20:58:14     79s] 
[07/03 20:58:14     79s] 
[07/03 20:58:14     79s] 
[07/03 20:58:14     79s]  Begin updating DB with routing results ...
[07/03 20:58:14     79s]  Updating DB with 0 via definition ...
[07/03 20:58:14     79s] sroute created 0 wire.
[07/03 20:58:14     79s] ViaGen created 0 via, deleted 0 via to avoid violation.
[07/03 20:58:14     79s] #% End sroute (date=07/03 20:58:14, total cpu=0:00:05.1, real=0:00:05.0, peak res=2870.3M, current mem=2642.0M)
[07/03 20:58:18     79s] <CMD> setDrawView place
[07/03 20:58:20     79s] <CMD> zoomBox 335.75000 40.90700 1796.51000 1348.59900
[07/03 20:58:20     79s] <CMD> zoomBox 478.33000 73.78800 1719.97600 1185.32600
[07/03 20:58:21     79s] <CMD> zoomBox 599.52300 101.73700 1654.92200 1046.54400
[07/03 20:58:21     79s] <CMD> zoomBox 702.53700 125.49400 1599.62600 928.58000
[07/03 20:58:21     79s] <CMD> zoomBox 863.56000 163.49500 1511.70700 743.72500
[07/03 20:58:22     79s] <CMD> zoomBox 1023.71600 241.47000 1421.76000 597.80400
[07/03 20:58:22     79s] <CMD> zoomBox 1094.44900 275.90800 1382.03500 533.35900
[07/03 20:58:24     79s] <CMD> selectWire 482.4600 360.0800 1373.1400 378.0800 3 vss
[07/03 20:58:25     79s] <CMD> zoomBox 1004.91800 216.76500 1473.20400 635.98100
[07/03 20:58:25     79s] <CMD> zoomBox 859.13000 120.46200 1621.65500 803.08500
[07/03 20:58:25     79s] <CMD> zoomBox 621.73900 -36.35200 1863.38500 1075.18600
[07/03 20:58:25     80s] <CMD> zoomBox 235.18800 -291.69800 2257.00100 1518.25600
[07/03 20:58:26     80s] <CMD> zoomBox -394.24600 -707.48700 2897.93900 2239.72100
[07/03 20:58:26     80s] <CMD> zoomBox -1020.75600 -1121.34300 3535.90000 2957.83700
[07/03 20:58:27     80s] <CMD> zoomBox -115.44900 -49.98700 2682.90800 2455.14000
[07/03 20:58:27     80s] <CMD> zoomBox 457.28600 547.89300 2175.82800 2086.35500
[07/03 20:58:28     80s] <CMD> zoomBox 841.61700 906.48700 1897.01700 1851.29500
[07/03 20:58:28     80s] <CMD> zoomBox 933.36700 992.09300 1830.45700 1795.18000
[07/03 20:58:29     80s] <CMD> zoomBox 1078.93200 1111.24900 1727.08000 1691.48000
[07/03 20:58:29     80s] <CMD> zoomBox 1225.17600 1230.96200 1623.22100 1587.29700
[07/03 20:58:31     80s] <CMD> zoomBox 1289.76500 1283.83300 1577.35200 1541.28500
[07/03 20:58:32     80s] <CMD> deselectAll
[07/03 20:58:32     80s] <CMD> selectInst pad_pwr2
[07/03 20:58:34     80s] <CMD> zoomBox 1253.19500 1260.19700 1591.53300 1563.08200
[07/03 20:58:34     80s] <CMD> zoomBox 1210.17200 1232.39100 1608.21700 1588.72600
[07/03 20:58:38     80s] <CMD> zoomBox 1159.28400 1200.31300 1627.57200 1619.53100
[07/03 20:58:41     81s] <CMD> zoomBox 1104.86800 1166.21000 1655.79500 1659.40700
[07/03 20:58:44     81s] <CMD> zoomBox 1231.92500 1250.63900 1570.26400 1553.52500
[07/03 20:58:44     81s] <CMD> zoomBox 1262.25700 1270.79400 1549.84600 1528.24800
[07/03 20:58:45     81s] <CMD> zoomBox 1127.08100 1195.01600 1595.37400 1614.23800
[07/03 20:58:46     81s] <CMD> zoomBox 1061.54600 1162.19500 1612.47900 1655.39800
[07/03 20:58:47     81s] <CMD> zoomBox 1200.70700 1243.87700 1539.04900 1546.76500
[07/03 20:58:48     81s] <CMD> zoomBox 1291.91100 1295.05100 1499.69600 1481.06300
[07/03 20:58:48     81s] <CMD> zoomBox 1316.54700 1308.11500 1493.16400 1466.22500
[07/03 20:58:48     81s] <CMD> zoomBox 1337.48700 1319.21900 1487.61200 1453.61300
[07/03 20:58:54     82s] <CMD> zoomBox 1298.47500 1288.48700 1506.26000 1474.49900
[07/03 20:58:55     82s] <CMD> zoomBox 1273.66600 1268.94300 1518.11900 1487.78100
[07/03 20:58:55     82s] <CMD> zoomBox 1210.14000 1218.89900 1548.48500 1521.79000
[07/03 20:58:55     82s] <CMD> zoomBox 1066.30000 1105.58700 1617.24100 1598.79700
[07/03 20:58:57     82s] <CMD> is_innovus_plus
[07/03 20:59:00     82s] <CMD> setLayerPreference node_layer -winName .uiCellView.win -isVisible 1
[07/03 20:59:00     82s] <CMD> setLayerPreference node_misc -winName .uiCellView.win -isVisible 1
[07/03 20:59:13     83s] <CMD> zoomBox -115.10800 -56.03100 239.12400 249.56900 .uiCellView.win
[07/03 20:59:14     83s] <CMD> zoomBox -68.77200 -9.00100 148.77100 178.67600 .uiCellView.win
[07/03 20:59:15     83s] <CMD> zoomBox -42.68100 -7.36500 114.49400 128.23200 .uiCellView.win
[07/03 20:59:16     83s] <CMD> zoomBox -32.49200 -6.72600 101.10800 108.53200 .uiCellView.win
[07/03 20:59:16     83s] <CMD> zoomBox -23.83200 -6.18300 89.72900 91.78700 .uiCellView.win
[07/03 20:59:16     83s] <CMD> zoomBox -43.86700 -12.54100 113.31100 123.05800 .uiCellView.win
[07/03 20:59:17     83s] <CMD> zoomBox -89.23000 -26.93700 166.70800 193.86400 .uiCellView.win
[07/03 20:59:19     83s] <CMD> zoomBox -40.52000 50.56500 116.65800 186.16400 .uiCellView.win
[07/03 20:59:19     83s] <CMD> zoomBox -18.34300 84.57100 95.21900 182.54200 .uiCellView.win
[07/03 20:59:20     83s] <CMD> zoomBox -52.81100 31.96100 132.10600 191.49100 .uiCellView.win
[07/03 20:59:21     83s] <CMD> zoomBox -28.63300 72.92600 104.97000 188.18700 .uiCellView.win
[07/03 20:59:22     83s] <CMD> zoomBox -4.34300 113.90500 77.70700 184.69100 .uiCellView.win
[07/03 20:59:31     84s] <CMD> zoomBox -9.32600 107.27800 87.20500 190.55600 .uiCellView.win
[07/03 20:59:31     84s] <CMD> zoomBox -15.18700 99.48200 98.37900 197.45700 .uiCellView.win
[07/03 20:59:32     84s] <CMD> zoomBox -22.08300 90.31100 111.52400 205.57500 .uiCellView.win
[07/03 20:59:32     84s] <CMD> zoomBox -30.19600 79.52100 126.98900 215.12600 .uiCellView.win
[07/03 20:59:33     84s] <CMD> zoomBox -39.74000 66.82600 145.18400 226.36200 .uiCellView.win
[07/03 20:59:34     84s] <CMD> zoomBox -50.96800 51.89100 166.59000 239.58100 .uiCellView.win
[07/03 20:59:35     84s] <CMD> zoomBox -64.17800 34.32100 191.77300 255.13300 .uiCellView.win
[07/03 21:00:31     87s] <CMD> deselectAll
[07/03 21:00:31     87s] <CMD> selectInst Corner_TR2
[07/03 21:00:34     87s] <CMD> is_innovus_plus
[07/03 21:00:37     87s] Loading  (fpga_top)
[07/03 21:00:37     87s] Traverse HInst (fpga_top)
[07/03 21:00:37     87s] The software has determined that multi-drive net pReset[0] is comprised of  10634 timing arcs which is above the threshold of 10000 specified by the timing_reduce_multi_drive_net_arcs_threshold setting.  The net will be reduced to a single-driver model.  The reduction can affect SDF generation and annotation - you should consult the read_sdf documentation in the Command Reference for more information on controlling multi-drive net reduction and related SDF flow issues.
[07/03 21:00:37     87s] The software has determined that multi-drive net prog_clk[0] is comprised of  10634 timing arcs which is above the threshold of 10000 specified by the timing_reduce_multi_drive_net_arcs_threshold setting.  The net will be reduced to a single-driver model.  The reduction can affect SDF generation and annotation - you should consult the read_sdf documentation in the Command Reference for more information on controlling multi-drive net reduction and related SDF flow issues.
[07/03 21:00:39     88s] <CMD> is_innovus_plus
[07/03 21:00:42     88s] <CMD> zoomBox -67.52800 -70.83800 306.18800 251.57100 .uiCellView.win
[07/03 21:00:42     88s] <CMD> zoomBox -110.10300 -132.38900 407.15100 313.85200 .uiCellView.win
[07/03 21:00:42     88s] <CMD> zoomBox -137.17800 -171.53200 471.35600 353.45800 .uiCellView.win
[07/03 21:00:47     88s] <CMD> zoomBox -32.27600 33.77900 108.67300 155.37700 .uiCellView.win
[07/03 21:01:07     90s] <CMD> zoomBox -11.52600 49.29100 90.31000 137.14600 .uiCellView.win
[07/03 21:01:07     90s] <CMD> zoomBox -3.42300 55.34900 83.13800 130.02600 .uiCellView.win
[07/03 21:01:07     90s] <CMD> zoomBox -11.52700 49.29000 90.31000 137.14600 .uiCellView.win
[07/03 21:01:07     90s] <CMD> zoomBox -32.27800 33.77700 108.67300 155.37700 .uiCellView.win
[07/03 21:01:08     90s] <CMD> zoomBox -45.47400 23.91200 120.35100 166.97100 .uiCellView.win
[07/03 21:02:09     93s] <CMD> deselectAll
[07/03 21:02:09     93s] <CMD> selectWire 425.4800 1426.9000 1431.0800 1427.3400 1 vss
[07/03 21:02:10     93s] <CMD> zoomBox 844.17500 903.61500 1741.29000 1706.72400
[07/03 21:02:12     93s] <CMD> fit
[07/03 21:02:15     93s] <CMD> zoomBox 1437.06100 290.88600 1064.73100 463.20400
[07/03 21:02:16     93s] <CMD> zoomBox 1089.99200 268.79700 1359.00200 509.61800
[07/03 21:02:17     93s] <CMD> zoomBox 1012.86800 219.60800 1385.20000 552.92500
[07/03 21:02:18     93s] <CMD> zoomBox 1104.69500 270.66700 1373.70600 511.48900
[07/03 21:02:18     93s] <CMD> zoomBox 1140.55700 290.60700 1369.21700 495.30700
[07/03 21:02:20     93s] <CMD> zoomBox 1070.45600 262.77000 1386.94200 546.09300
[07/03 21:02:21     93s] <CMD> zoomBox 973.42900 224.24300 1411.47300 616.38600
[07/03 21:02:23     94s] <CMD> zoomBox 1113.59400 276.94000 1382.60900 517.76600
[07/03 21:02:24     94s] <CMD> zoomBox 1220.22200 317.02900 1360.65100 442.74300
[07/03 21:02:25     94s] <CMD> zoomBox 1265.15600 333.92200 1351.39800 411.12700
[07/03 21:02:26     94s] <CMD> deselectAll
[07/03 21:02:26     94s] <CMD> selectWire 482.4600 360.0800 1373.1400 378.0800 3 vss
[07/03 21:02:27     94s] <CMD> deselectAll
[07/03 21:02:27     94s] <CMD> selectWire 482.4600 360.0800 1373.1400 378.0800 3 vss
[07/03 21:02:44     95s] <CMD> deselectAll
[07/03 21:02:44     95s] <CMD> selectWire 482.4600 360.0800 1373.1400 378.0800 3 vss
[07/03 21:02:45     95s] <CMD> fit
[07/03 21:02:46     95s] <CMD> fit
[07/03 21:02:50     95s] <CMD> zoomBox 175.69400 -19.97800 1894.23500 1518.48300
[07/03 21:02:50     95s] <CMD> zoomBox 346.43600 10.03500 1807.19600 1317.72700
[07/03 21:02:50     95s] <CMD> zoomBox 491.56600 35.54600 1733.21300 1147.08500
[07/03 21:02:51     95s] <CMD> zoomBox 719.78400 75.66300 1616.87400 878.75000
[07/03 21:02:51     95s] <CMD> zoomBox 808.91200 91.33000 1571.43900 773.95400
[07/03 21:02:52     95s] <CMD> zoomBox 971.78800 126.64200 1522.71400 619.83800
[07/03 21:02:53     95s] <CMD> zoomBox 807.81600 83.66400 1570.34400 766.28900
[07/03 21:02:54     95s] <CMD> zoomBox 908.87800 106.30200 1557.02700 686.53400
[07/03 21:02:54     95s] <CMD> zoomBox 994.78100 125.54500 1545.70800 618.74200
[07/03 21:02:55     96s] <CMD> zoomBox 625.39700 6.76700 1680.80100 951.57900
[07/03 21:02:55     96s] <CMD> zoomBox 328.58400 -88.67500 1789.35200 1219.02400
[07/03 21:02:56     96s] <CMD> zoomBox 139.83200 -149.36900 1858.38300 1389.10100
[07/03 21:02:57     96s] <CMD> zoomBox -30.83300 -212.14300 1990.99200 1597.82200
[07/03 21:02:58     96s] <CMD> zoomBox -231.61600 -285.99400 2147.00200 1843.37700
[07/03 21:03:02     96s] <CMD> zoomBox 423.82000 -93.63800 1884.58900 1214.06200
[07/03 21:03:02     96s] <CMD> zoomBox 700.18000 -29.13700 1755.58600 915.67700
[07/03 21:03:03     96s] <CMD> zoomBox 968.34600 59.37400 1616.49800 639.60800
[07/03 21:03:06     96s] <CMD> gui_select -rect {1471.43900 204.43200 1351.53500 424.11600}
[07/03 21:03:06     96s] <CMD> deselectAll
[07/03 21:03:08     96s] <CMD> deselectAll
[07/03 21:03:43     98s] <CMD> ::uiSetTool defineArea ::Rda_Route::RoutePowerPin::advancedSetAreaBBox
[07/03 21:03:48     99s] <CMD> uiSetTool select
[07/03 21:03:51     99s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[07/03 21:03:51     99s] <CMD> sroute -connect { padPin padRing } -layerChangeRange { Metal1(1) TopMetal2(7) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) TopMetal2(7) } -area { 1466.408 202.755 1359.082 410.701 } -nets { iovdd iovss vdd vss } -allowLayerChange 1 -targetViaLayerRange { Metal1(1) TopMetal2(7) }
[07/03 21:03:51     99s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[07/03 21:03:51     99s] *** Begin SPECIAL ROUTE on Thu Jul  3 21:03:51 2025 ***
[07/03 21:03:51     99s] SPECIAL ROUTE ran on directory: /home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR
[07/03 21:03:51     99s] SPECIAL ROUTE ran on machine: ei-vm-018.othr.de (Linux 4.18.0-553.58.1.el8_10.x86_64 x86_64 3.79Ghz)
[07/03 21:03:51     99s] 
[07/03 21:03:51     99s] Begin option processing ...
[07/03 21:03:51     99s] srouteConnectPowerBump set to false
[07/03 21:03:51     99s] routeSelectNet set to "iovdd iovss vdd vss"
[07/03 21:03:51     99s] routeSpecial set to true
[07/03 21:03:51     99s] srouteArea set to "[1466408, 202755, 1359082, 410701]"
[07/03 21:03:51     99s] srouteBottomLayerLimit set to 1
[07/03 21:03:51     99s] srouteBottomTargetLayerLimit set to 1
[07/03 21:03:51     99s] srouteConnectBlockPin set to false
[07/03 21:03:51     99s] srouteConnectConverterPin set to false
[07/03 21:03:51     99s] srouteConnectCorePin set to false
[07/03 21:03:51     99s] srouteConnectStripe set to false
[07/03 21:03:51     99s] srouteCrossoverViaBottomLayer set to 1
[07/03 21:03:51     99s] srouteCrossoverViaTopLayer set to 7
[07/03 21:03:51     99s] srouteFollowCorePinEnd set to 3
[07/03 21:03:51     99s] srouteJogControl set to "preferWithChanges differentLayer"
[07/03 21:03:51     99s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[07/03 21:03:51     99s] sroutePadPinAllPorts set to true
[07/03 21:03:51     99s] sroutePreserveExistingRoutes set to true
[07/03 21:03:51     99s] srouteRoutePowerBarPortOnBothDir set to true
[07/03 21:03:51     99s] srouteStopBlockPin set to "nearestTarget"
[07/03 21:03:51     99s] srouteTopLayerLimit set to 7
[07/03 21:03:51     99s] srouteTopTargetLayerLimit set to 7
[07/03 21:03:51     99s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 679.00 megs.
[07/03 21:03:51     99s] 
[07/03 21:03:51     99s] Reading DB technology information...
[07/03 21:03:51     99s] Finished reading DB technology information.
[07/03 21:03:51     99s] Reading floorplan and netlist information...
[07/03 21:03:51     99s] Finished reading floorplan and netlist information.
[07/03 21:03:51     99s] Read in 15 layers, 7 routing layers, 1 overlap layer
[07/03 21:03:51     99s] Read in 15 macros, 15 used
[07/03 21:03:51     99s] Read in 93 components
[07/03 21:03:51     99s]   9 core components: 9 unplaced, 0 placed, 0 fixed
[07/03 21:03:51     99s]   84 pad components: 0 unplaced, 8 placed, 76 fixed
[07/03 21:03:51     99s] Read in 71 logical pins
[07/03 21:03:51     99s] Read in 71 nets
[07/03 21:03:51     99s] Read in 6 special nets, 4 routed
[07/03 21:03:51     99s] Read in 354 terminals
[07/03 21:03:51     99s] 4 nets selected.
[07/03 21:03:51     99s] 
[07/03 21:03:51     99s] Begin power routing ...
[07/03 21:03:51     99s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[07/03 21:03:51     99s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[07/03 21:03:51     99s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the iovdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[07/03 21:03:51     99s] Type 'man IMPSR-1256' for more detail.
[07/03 21:03:51     99s] Cannot find any AREAIO class pad pin of net iovdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[07/03 21:03:51     99s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the iovss net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[07/03 21:03:51     99s] Type 'man IMPSR-1256' for more detail.
[07/03 21:03:51     99s] Cannot find any AREAIO class pad pin of net iovss. Check net list, or change port class in the technology file, or change option to include pin in given range.
[07/03 21:03:52    100s]   Number of IO ports routed: 0  open: 3
[07/03 21:03:52    100s]   Number of Pad ports routed: 0
[07/03 21:03:52    100s]   Number of Pad Ring connections: 39
[07/03 21:03:52    100s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 694.00 megs.
[07/03 21:03:52    100s] 
[07/03 21:03:52    100s] 
[07/03 21:03:52    100s] 
[07/03 21:03:52    100s]  Begin updating DB with routing results ...
[07/03 21:03:52    100s]  Updating DB with 0 via definition ...
[07/03 21:03:52    100s] sroute created 31 wires.
[07/03 21:03:52    100s] ViaGen created 0 via, deleted 0 via to avoid violation.
[07/03 21:03:52    100s] +--------+----------------+----------------+
[07/03 21:03:52    100s] |  Layer |     Created    |     Deleted    |
[07/03 21:03:52    100s] +--------+----------------+----------------+
[07/03 21:03:52    100s] | Metal3 |        5       |       NA       |
[07/03 21:03:52    100s] | Metal4 |        8       |       NA       |
[07/03 21:03:52    100s] | Metal5 |        8       |       NA       |
[07/03 21:03:52    100s] |TopMetal1|        5       |       NA       |
[07/03 21:03:52    100s] |TopMetal2|        5       |       NA       |
[07/03 21:03:52    100s] +--------+----------------+----------------+
[07/03 21:04:00    100s] <CMD> ::uiSetTool defineArea ::Rda_Route::RoutePowerPin::advancedSetAreaBBox
[07/03 21:04:03    101s] <CMD> uiSetTool select
[07/03 21:04:05    101s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[07/03 21:04:05    101s] <CMD> sroute -connect { padPin padRing } -layerChangeRange { Metal1(1) TopMetal2(7) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) TopMetal2(7) } -area { 1469.762 206.948 1343.151 410.701 } -nets { iovdd iovss vdd vss } -allowLayerChange 1 -targetViaLayerRange { Metal1(1) TopMetal2(7) }
[07/03 21:04:05    101s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[07/03 21:04:05    101s] *** Begin SPECIAL ROUTE on Thu Jul  3 21:04:05 2025 ***
[07/03 21:04:05    101s] SPECIAL ROUTE ran on directory: /home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR
[07/03 21:04:05    101s] SPECIAL ROUTE ran on machine: ei-vm-018.othr.de (Linux 4.18.0-553.58.1.el8_10.x86_64 x86_64 3.79Ghz)
[07/03 21:04:05    101s] 
[07/03 21:04:05    101s] Begin option processing ...
[07/03 21:04:05    101s] srouteConnectPowerBump set to false
[07/03 21:04:05    101s] routeSelectNet set to "iovdd iovss vdd vss"
[07/03 21:04:05    101s] routeSpecial set to true
[07/03 21:04:05    101s] srouteArea set to "[1469762, 206948, 1343151, 410701]"
[07/03 21:04:05    101s] srouteBottomLayerLimit set to 1
[07/03 21:04:05    101s] srouteBottomTargetLayerLimit set to 1
[07/03 21:04:05    101s] srouteConnectBlockPin set to false
[07/03 21:04:05    101s] srouteConnectConverterPin set to false
[07/03 21:04:05    101s] srouteConnectCorePin set to false
[07/03 21:04:05    101s] srouteConnectStripe set to false
[07/03 21:04:05    101s] srouteCrossoverViaBottomLayer set to 1
[07/03 21:04:05    101s] srouteCrossoverViaTopLayer set to 7
[07/03 21:04:05    101s] srouteFollowCorePinEnd set to 3
[07/03 21:04:05    101s] srouteJogControl set to "preferWithChanges differentLayer"
[07/03 21:04:05    101s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[07/03 21:04:05    101s] sroutePadPinAllPorts set to true
[07/03 21:04:05    101s] sroutePreserveExistingRoutes set to true
[07/03 21:04:05    101s] srouteRoutePowerBarPortOnBothDir set to true
[07/03 21:04:05    101s] srouteStopBlockPin set to "nearestTarget"
[07/03 21:04:05    101s] srouteTopLayerLimit set to 7
[07/03 21:04:05    101s] srouteTopTargetLayerLimit set to 7
[07/03 21:04:05    101s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 694.00 megs.
[07/03 21:04:05    101s] 
[07/03 21:04:05    101s] Reading DB technology information...
[07/03 21:04:05    101s] Finished reading DB technology information.
[07/03 21:04:05    101s] Reading floorplan and netlist information...
[07/03 21:04:05    101s] Finished reading floorplan and netlist information.
[07/03 21:04:05    101s] Read in 15 layers, 7 routing layers, 1 overlap layer
[07/03 21:04:05    101s] Read in 15 macros, 15 used
[07/03 21:04:05    101s] Read in 93 components
[07/03 21:04:05    101s]   9 core components: 9 unplaced, 0 placed, 0 fixed
[07/03 21:04:05    101s]   84 pad components: 0 unplaced, 8 placed, 76 fixed
[07/03 21:04:05    101s] Read in 71 logical pins
[07/03 21:04:05    101s] Read in 71 nets
[07/03 21:04:05    101s] Read in 6 special nets, 4 routed
[07/03 21:04:05    101s] Read in 354 terminals
[07/03 21:04:05    101s] 4 nets selected.
[07/03 21:04:05    101s] 
[07/03 21:04:05    101s] Begin power routing ...
[07/03 21:04:05    101s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[07/03 21:04:05    101s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[07/03 21:04:05    101s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the iovdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[07/03 21:04:05    101s] Type 'man IMPSR-1256' for more detail.
[07/03 21:04:05    101s] Cannot find any AREAIO class pad pin of net iovdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[07/03 21:04:05    101s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the iovss net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[07/03 21:04:05    101s] Type 'man IMPSR-1256' for more detail.
[07/03 21:04:05    101s] Cannot find any AREAIO class pad pin of net iovss. Check net list, or change port class in the technology file, or change option to include pin in given range.
[07/03 21:04:06    102s]   Number of IO ports routed: 0  open: 3
[07/03 21:04:06    102s]   Number of Pad ports routed: 0
[07/03 21:04:06    102s]   Number of Pad Ring connections: 8
[07/03 21:04:06    102s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 694.00 megs.
[07/03 21:04:06    102s] 
[07/03 21:04:06    102s] 
[07/03 21:04:06    102s] 
[07/03 21:04:06    102s]  Begin updating DB with routing results ...
[07/03 21:04:06    102s]  Updating DB with 0 via definition ...
[07/03 21:04:06    102s] sroute created 0 wire.
[07/03 21:04:06    102s] ViaGen created 0 via, deleted 0 via to avoid violation.
[07/03 21:04:09    102s] <CMD> ::uiSetTool defineArea ::Rda_Route::RoutePowerPin::advancedSetAreaBBox
[07/03 21:04:13    102s] <CMD> uiSetTool select
[07/03 21:04:15    102s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[07/03 21:04:15    102s] <CMD> sroute -connect { padPin padRing } -layerChangeRange { Metal1(1) TopMetal2(7) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) TopMetal2(7) } -area { 1471.439 211.979 1358.243 294.151 } -nets { iovdd iovss vdd vss } -allowLayerChange 1 -targetViaLayerRange { Metal1(1) TopMetal2(7) }
[07/03 21:04:15    103s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[07/03 21:04:15    103s] *** Begin SPECIAL ROUTE on Thu Jul  3 21:04:15 2025 ***
[07/03 21:04:15    103s] SPECIAL ROUTE ran on directory: /home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR
[07/03 21:04:15    103s] SPECIAL ROUTE ran on machine: ei-vm-018.othr.de (Linux 4.18.0-553.58.1.el8_10.x86_64 x86_64 3.79Ghz)
[07/03 21:04:15    103s] 
[07/03 21:04:15    103s] Begin option processing ...
[07/03 21:04:15    103s] srouteConnectPowerBump set to false
[07/03 21:04:15    103s] routeSelectNet set to "iovdd iovss vdd vss"
[07/03 21:04:15    103s] routeSpecial set to true
[07/03 21:04:15    103s] srouteArea set to "[1471439, 211979, 1358243, 294151]"
[07/03 21:04:15    103s] srouteBottomLayerLimit set to 1
[07/03 21:04:15    103s] srouteBottomTargetLayerLimit set to 1
[07/03 21:04:15    103s] srouteConnectBlockPin set to false
[07/03 21:04:15    103s] srouteConnectConverterPin set to false
[07/03 21:04:15    103s] srouteConnectCorePin set to false
[07/03 21:04:15    103s] srouteConnectStripe set to false
[07/03 21:04:15    103s] srouteCrossoverViaBottomLayer set to 1
[07/03 21:04:15    103s] srouteCrossoverViaTopLayer set to 7
[07/03 21:04:15    103s] srouteFollowCorePinEnd set to 3
[07/03 21:04:15    103s] srouteJogControl set to "preferWithChanges differentLayer"
[07/03 21:04:15    103s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[07/03 21:04:15    103s] sroutePadPinAllPorts set to true
[07/03 21:04:15    103s] sroutePreserveExistingRoutes set to true
[07/03 21:04:15    103s] srouteRoutePowerBarPortOnBothDir set to true
[07/03 21:04:15    103s] srouteStopBlockPin set to "nearestTarget"
[07/03 21:04:15    103s] srouteTopLayerLimit set to 7
[07/03 21:04:15    103s] srouteTopTargetLayerLimit set to 7
[07/03 21:04:15    103s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 694.00 megs.
[07/03 21:04:15    103s] 
[07/03 21:04:15    103s] Reading DB technology information...
[07/03 21:04:15    103s] Finished reading DB technology information.
[07/03 21:04:15    103s] Reading floorplan and netlist information...
[07/03 21:04:15    103s] Finished reading floorplan and netlist information.
[07/03 21:04:15    103s] Read in 15 layers, 7 routing layers, 1 overlap layer
[07/03 21:04:15    103s] Read in 15 macros, 15 used
[07/03 21:04:15    103s] Read in 93 components
[07/03 21:04:15    103s]   9 core components: 9 unplaced, 0 placed, 0 fixed
[07/03 21:04:15    103s]   84 pad components: 0 unplaced, 8 placed, 76 fixed
[07/03 21:04:15    103s] Read in 71 logical pins
[07/03 21:04:15    103s] Read in 71 nets
[07/03 21:04:15    103s] Read in 6 special nets, 4 routed
[07/03 21:04:15    103s] Read in 354 terminals
[07/03 21:04:15    103s] 4 nets selected.
[07/03 21:04:15    103s] 
[07/03 21:04:15    103s] Begin power routing ...
[07/03 21:04:15    103s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[07/03 21:04:15    103s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[07/03 21:04:15    103s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the iovdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[07/03 21:04:15    103s] Type 'man IMPSR-1256' for more detail.
[07/03 21:04:15    103s] Cannot find any AREAIO class pad pin of net iovdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[07/03 21:04:15    103s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the iovss net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[07/03 21:04:15    103s] Type 'man IMPSR-1256' for more detail.
[07/03 21:04:15    103s] Cannot find any AREAIO class pad pin of net iovss. Check net list, or change port class in the technology file, or change option to include pin in given range.
[07/03 21:04:15    103s]   Number of IO ports routed: 0
[07/03 21:04:15    103s]   Number of Pad ports routed: 0
[07/03 21:04:15    103s]   Number of Pad Ring connections: 25
[07/03 21:04:15    103s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 694.00 megs.
[07/03 21:04:15    103s] 
[07/03 21:04:15    103s] 
[07/03 21:04:15    103s] 
[07/03 21:04:15    103s]  Begin updating DB with routing results ...
[07/03 21:04:15    103s]  Updating DB with 0 via definition ...
[07/03 21:04:15    103s] sroute created 25 wires.
[07/03 21:04:15    103s] ViaGen created 0 via, deleted 0 via to avoid violation.
[07/03 21:04:15    103s] +--------+----------------+----------------+
[07/03 21:04:15    103s] |  Layer |     Created    |     Deleted    |
[07/03 21:04:15    103s] +--------+----------------+----------------+
[07/03 21:04:15    103s] | Metal3 |        5       |       NA       |
[07/03 21:04:15    103s] | Metal4 |        5       |       NA       |
[07/03 21:04:15    103s] | Metal5 |        5       |       NA       |
[07/03 21:04:15    103s] |TopMetal1|        5       |       NA       |
[07/03 21:04:15    103s] |TopMetal2|        5       |       NA       |
[07/03 21:04:15    103s] +--------+----------------+----------------+
[07/03 21:04:17    103s] <CMD> selectInst Corner_BR2
[07/03 21:04:18    103s] <CMD> ::uiSetTool defineArea ::Rda_Route::RoutePowerPin::advancedSetAreaBBox
[07/03 21:04:22    103s] <CMD> uiSetTool select
[07/03 21:04:25    103s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[07/03 21:04:25    103s] <CMD> sroute -connect { padPin padRing } -layerChangeRange { Metal1(1) TopMetal2(7) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) TopMetal2(7) } -area { 1469.762 330.206 1356.566 405.67 } -nets { iovdd iovss vdd vss } -allowLayerChange 1 -targetViaLayerRange { Metal1(1) TopMetal2(7) }
[07/03 21:04:25    103s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[07/03 21:04:25    103s] *** Begin SPECIAL ROUTE on Thu Jul  3 21:04:25 2025 ***
[07/03 21:04:25    103s] SPECIAL ROUTE ran on directory: /home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR
[07/03 21:04:25    103s] SPECIAL ROUTE ran on machine: ei-vm-018.othr.de (Linux 4.18.0-553.58.1.el8_10.x86_64 x86_64 3.79Ghz)
[07/03 21:04:25    103s] 
[07/03 21:04:25    103s] Begin option processing ...
[07/03 21:04:25    103s] srouteConnectPowerBump set to false
[07/03 21:04:25    103s] routeSelectNet set to "iovdd iovss vdd vss"
[07/03 21:04:25    103s] routeSpecial set to true
[07/03 21:04:25    103s] srouteArea set to "[1469762, 330206, 1356566, 405670]"
[07/03 21:04:25    103s] srouteBottomLayerLimit set to 1
[07/03 21:04:25    103s] srouteBottomTargetLayerLimit set to 1
[07/03 21:04:25    103s] srouteConnectBlockPin set to false
[07/03 21:04:25    103s] srouteConnectConverterPin set to false
[07/03 21:04:25    103s] srouteConnectCorePin set to false
[07/03 21:04:25    103s] srouteConnectStripe set to false
[07/03 21:04:25    103s] srouteCrossoverViaBottomLayer set to 1
[07/03 21:04:25    103s] srouteCrossoverViaTopLayer set to 7
[07/03 21:04:25    103s] srouteFollowCorePinEnd set to 3
[07/03 21:04:25    103s] srouteJogControl set to "preferWithChanges differentLayer"
[07/03 21:04:25    103s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[07/03 21:04:25    103s] sroutePadPinAllPorts set to true
[07/03 21:04:25    103s] sroutePreserveExistingRoutes set to true
[07/03 21:04:25    103s] srouteRoutePowerBarPortOnBothDir set to true
[07/03 21:04:25    103s] srouteStopBlockPin set to "nearestTarget"
[07/03 21:04:25    103s] srouteTopLayerLimit set to 7
[07/03 21:04:25    103s] srouteTopTargetLayerLimit set to 7
[07/03 21:04:25    103s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 694.00 megs.
[07/03 21:04:25    103s] 
[07/03 21:04:25    103s] Reading DB technology information...
[07/03 21:04:25    103s] Finished reading DB technology information.
[07/03 21:04:25    103s] Reading floorplan and netlist information...
[07/03 21:04:25    103s] Finished reading floorplan and netlist information.
[07/03 21:04:25    103s] Read in 15 layers, 7 routing layers, 1 overlap layer
[07/03 21:04:25    103s] Read in 15 macros, 15 used
[07/03 21:04:25    103s] Read in 93 components
[07/03 21:04:25    103s]   9 core components: 9 unplaced, 0 placed, 0 fixed
[07/03 21:04:25    103s]   84 pad components: 0 unplaced, 8 placed, 76 fixed
[07/03 21:04:25    103s] Read in 71 logical pins
[07/03 21:04:25    103s] Read in 71 nets
[07/03 21:04:25    103s] Read in 6 special nets, 4 routed
[07/03 21:04:25    103s] Read in 354 terminals
[07/03 21:04:25    103s] 4 nets selected.
[07/03 21:04:25    103s] 
[07/03 21:04:25    103s] Begin power routing ...
[07/03 21:04:25    103s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[07/03 21:04:25    103s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[07/03 21:04:25    103s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the iovdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[07/03 21:04:25    103s] Type 'man IMPSR-1256' for more detail.
[07/03 21:04:25    103s] Cannot find any AREAIO class pad pin of net iovdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[07/03 21:04:25    103s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the iovss net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[07/03 21:04:25    103s] Type 'man IMPSR-1256' for more detail.
[07/03 21:04:25    103s] Cannot find any AREAIO class pad pin of net iovss. Check net list, or change port class in the technology file, or change option to include pin in given range.
[07/03 21:04:26    104s]   Number of IO ports routed: 0  open: 3
[07/03 21:04:26    104s]   Number of Pad ports routed: 0
[07/03 21:04:26    104s]   Number of Pad Ring connections: 33
[07/03 21:04:26    104s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 695.00 megs.
[07/03 21:04:26    104s] 
[07/03 21:04:26    104s] 
[07/03 21:04:26    104s] 
[07/03 21:04:26    104s]  Begin updating DB with routing results ...
[07/03 21:04:26    104s]  Updating DB with 0 via definition ...
[07/03 21:04:26    104s] sroute created 25 wires.
[07/03 21:04:26    104s] ViaGen created 0 via, deleted 0 via to avoid violation.
[07/03 21:04:26    104s] +--------+----------------+----------------+
[07/03 21:04:26    104s] |  Layer |     Created    |     Deleted    |
[07/03 21:04:26    104s] +--------+----------------+----------------+
[07/03 21:04:26    104s] | Metal3 |        5       |       NA       |
[07/03 21:04:26    104s] | Metal4 |        5       |       NA       |
[07/03 21:04:26    104s] | Metal5 |        5       |       NA       |
[07/03 21:04:26    104s] |TopMetal1|        5       |       NA       |
[07/03 21:04:26    104s] |TopMetal2|        5       |       NA       |
[07/03 21:04:26    104s] +--------+----------------+----------------+
[07/03 21:04:31    105s] <CMD> deselectAll
[07/03 21:04:32    105s] <CMD> zoomBox 778.65800 -17.27400 1675.75500 785.81900
[07/03 21:04:32    105s] <CMD> zoomBox 658.02900 -66.01700 1713.43800 878.79900
[07/03 21:04:34    105s] <CMD> zoomBox 809.37700 -49.83800 1706.47500 753.25600
[07/03 21:04:36    105s] <CMD> zoomBox 902.16200 2.38500 1664.69600 685.01600
[07/03 21:04:36    105s] <CMD> zoomBox 981.03000 46.77600 1629.18400 627.01200
[07/03 21:04:36    105s] <CMD> zoomBox 1048.06700 84.50800 1598.99800 577.70900
[07/03 21:04:36    105s] <CMD> zoomBox 1101.73400 122.78100 1570.02600 542.00200
[07/03 21:04:37    105s] <CMD> zoomBox 1147.35200 155.31300 1545.40000 511.65100
[07/03 21:04:50    106s] <CMD> zoomBox 971.66200 79.92500 1619.81700 660.16200
[07/03 21:04:51    106s] <CMD> zoomBox 796.78900 4.88700 1693.88900 807.98300
[07/03 21:04:51    106s] <CMD> zoomBox 554.74900 -98.97200 1796.41000 1012.58000
[07/03 21:04:52    106s] <CMD> zoomBox 219.74500 -242.72200 1938.30800 1295.75900
[07/03 21:04:52    106s] <CMD> zoomBox -243.92700 -441.68200 2134.70600 1687.70200
[07/03 21:04:55    106s] <CMD> zoomBox -62.90000 -222.22900 1655.66300 1316.25200
[07/03 21:04:55    106s] <CMD> zoomBox 7.79900 -136.52300 1468.57800 1171.18600
[07/03 21:05:03    107s] <CMD> zoomBox -94.54200 -295.47800 1927.29800 1514.50000
[07/03 21:05:04    107s] <CMD> zoomBox 27.39600 -158.29800 1488.17600 1149.41200
[07/03 21:05:04    107s] <CMD> zoomBox 75.01800 -104.72300 1316.68100 1006.83000
[07/03 21:05:05    107s] <CMD> zoomBox 149.90400 -20.47700 1047.00500 782.62000
[07/03 21:05:12    107s] <CMD> zoomBox 78.58500 -143.50300 1320.24700 968.05000
[07/03 21:05:13    107s] <CMD> zoomBox 25.00900 -226.55800 1485.78900 1081.15200
[07/03 21:05:13    107s] <CMD> zoomBox -38.02000 -324.27000 1680.54500 1214.21300
[07/03 21:05:14    107s] <CMD> zoomBox -112.17300 -439.22600 1909.67000 1370.75500
[07/03 21:05:14    107s] <CMD> zoomBox -302.04400 -733.57400 2496.35600 1771.59100
[07/03 21:05:20    108s] <CMD> zoomBox -1180.80900 -1227.18500 2692.41000 2240.17300
[07/03 21:05:21    108s] <CMD> fit
[07/03 21:05:43    109s] <CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[07/03 21:05:43    109s] Setting releaseMultiCpuLicenseMode to false.
[07/03 21:05:43    109s] <CMD> setDistributeHost -local
[07/03 21:05:43    109s] The timeout for a remote job to respond is 3600 seconds.
[07/03 21:05:43    109s] Submit command for task runs will be: local
[07/03 21:05:43    109s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[07/03 21:05:43    109s] <CMD> setEndCapMode -reset
[07/03 21:05:43    109s] <CMD> setEndCapMode -boundary_tap false
[07/03 21:05:43    109s] <CMD> setNanoRouteMode -quiet -drouteAutoStop 0
[07/03 21:05:43    109s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna 0
[07/03 21:05:43    109s] <CMD> setNanoRouteMode -quiet -droutePostRouteSwapVia {}
[07/03 21:05:43    109s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[07/03 21:05:43    109s] <CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort {}
[07/03 21:05:43    109s] <CMD> setNanoRouteMode -quiet -drouteOnGridOnly 0
[07/03 21:05:43    109s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/03 21:05:43    109s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/03 21:05:43    109s] <CMD> setNanoRouteMode -quiet -routeIgnoreAntennaTopCellPin 0
[07/03 21:05:43    109s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[07/03 21:05:43    109s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[07/03 21:05:43    109s] <CMD> setPlaceMode -reset
[07/03 21:05:43    109s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxRouteLayer 7 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[07/03 21:05:43    109s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/03 21:05:44    109s] <CMD> setPlaceMode -fp false
[07/03 21:05:51    109s] <CMD> place_design
[07/03 21:05:51    109s] **WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
[07/03 21:05:51    109s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/03 21:05:51    109s] *** placeDesign #1 [begin] () : totSession cpu/real = 0:01:50.9/0:19:59.3 (0.1), mem = 2999.8M
[07/03 21:05:51    109s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 80, number of sequential = 5397, percentage of missing scan cell = 0.00% (0 / 5397)
[07/03 21:05:52    110s] *** Starting placeDesign default flow ***
[07/03 21:05:52    110s] [oiLAM] Zs 7, 8
[07/03 21:05:52    110s] ### Creating LA Mngr. totSessionCpu=0:01:51 mem=2999.8M
[07/03 21:05:52    110s] ### Creating LA Mngr, finished. totSessionCpu=0:01:51 mem=2999.8M
[07/03 21:05:52    110s] Multithreaded Timing Analysis is initialized with 8 threads
[07/03 21:05:52    110s] 
[07/03 21:05:52    110s] Info: 8 threads available for lower-level modules during optimization.
[07/03 21:05:52    110s] *** Start deleteBufferTree ***
[07/03 21:05:53    112s] Info: Detect buffers to remove automatically.
[07/03 21:05:53    112s] Analyzing netlist ...
[07/03 21:06:00    120s] Updating netlist
[07/03 21:06:01    120s] 
[07/03 21:06:01    120s] *summary: 15992 instances (buffers/inverters) removed
[07/03 21:06:01    120s] *** Finish deleteBufferTree (0:00:10.6) ***
[07/03 21:06:01    120s] Info: pop threads available for lower-level modules during optimization.
[07/03 21:06:01    121s] **INFO: Enable pre-place timing setting for timing analysis
[07/03 21:06:01    121s] Set Using Default Delay Limit as 101.
[07/03 21:06:01    121s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/03 21:06:01    121s] Set Default Net Delay as 0 ps.
[07/03 21:06:01    121s] Set Default Net Load as 0 pF. 
[07/03 21:06:01    121s] Set Default Input Pin Transition as 1 ps.
[07/03 21:06:01    121s] **INFO: Analyzing IO path groups for slack adjustment
[07/03 21:06:03    122s] Effort level <high> specified for reg2reg_tmp.642058 path_group
[07/03 21:06:03    122s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/03 21:06:03    122s] AAE DB initialization (MEM=3067.68 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/03 21:06:03    122s] #################################################################################
[07/03 21:06:03    122s] # Design Stage: PreRoute
[07/03 21:06:03    122s] # Design Name: fpga_top
[07/03 21:06:03    122s] # Design Mode: 130nm
[07/03 21:06:03    122s] # Analysis Mode: MMMC Non-OCV 
[07/03 21:06:03    122s] # Parasitics Mode: No SPEF/RCDB 
[07/03 21:06:03    122s] # Signoff Settings: SI Off 
[07/03 21:06:03    122s] #################################################################################
[07/03 21:06:03    123s] Calculate delays in BcWc mode...
[07/03 21:06:04    123s] Topological Sorting (REAL = 0:00:00.0, MEM = 3069.7M, InitMEM = 3067.7M)
[07/03 21:06:04    123s] Start delay calculation (fullDC) (8 T). (MEM=2921.78)
[07/03 21:06:04    123s] Start AAE Lib Loading. (MEM=3081.2)
[07/03 21:06:04    123s] End AAE Lib Loading. (MEM=3282.2 CPU=0:00:00.0 Real=0:00:00.0)
[07/03 21:06:04    123s] End AAE Lib Interpolated Model. (MEM=3282.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 21:06:06    128s] Total number of fetched objects 41104
[07/03 21:06:06    128s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[07/03 21:06:06    128s] End delay calculation. (MEM=3094.04 CPU=0:00:04.5 REAL=0:00:02.0)
[07/03 21:06:07    129s] End delay calculation (fullDC). (MEM=3085.76 CPU=0:00:06.6 REAL=0:00:03.0)
[07/03 21:06:07    129s] *** CDM Built up (cpu=0:00:06.8  real=0:00:04.0  mem= 4385.3M) ***
[07/03 21:06:09    131s] **INFO: Disable pre-place timing setting for timing analysis
[07/03 21:06:09    131s] Set Using Default Delay Limit as 1000.
[07/03 21:06:09    131s] Set Default Net Delay as 1000 ps.
[07/03 21:06:09    131s] Set Default Input Pin Transition as 0.1 ps.
[07/03 21:06:09    131s] Set Default Net Load as 0.5 pF. 
[07/03 21:06:09    131s] **INFO: Pre-place timing setting for timing analysis already disabled
[07/03 21:06:09    131s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:4327.8M, EPOCH TIME: 1751569569.681384
[07/03 21:06:09    131s] Deleted 0 physical inst  (cell - / prefix -).
[07/03 21:06:09    131s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.001, REAL:0.001, MEM:4327.8M, EPOCH TIME: 1751569569.682235
[07/03 21:06:09    131s] INFO: #ExclusiveGroups=0
[07/03 21:06:09    131s] INFO: There are no Exclusive Groups.
[07/03 21:06:09    131s] *** Starting "NanoPlace(TM) placement v#17 (mem=4327.8M)" ...
[07/03 21:06:09    131s] Wait...
[07/03 21:06:09    131s] Estimated loop count for BSM: 1065
[07/03 21:06:09    131s] *** Build Buffered Sizing Timing Model
[07/03 21:06:09    131s] (cpu=0:00:00.0 mem=4391.8M) ***
[07/03 21:06:09    131s] *** Build Virtual Sizing Timing Model
[07/03 21:06:09    131s] (cpu=0:00:00.1 mem=4391.8M) ***
[07/03 21:06:09    131s] No user-set net weight.
[07/03 21:06:09    131s] Net fanout histogram:
[07/03 21:06:09    131s] 2		: 27799 (81.5%) nets
[07/03 21:06:09    131s] 3		: 4241 (12.4%) nets
[07/03 21:06:09    131s] 4     -	14	: 1278 (3.7%) nets
[07/03 21:06:09    131s] 15    -	39	: 560 (1.6%) nets
[07/03 21:06:09    131s] 40    -	79	: 240 (0.7%) nets
[07/03 21:06:09    131s] 80    -	159	: 3 (0.0%) nets
[07/03 21:06:09    131s] 160   -	319	: 0 (0.0%) nets
[07/03 21:06:09    131s] 320   -	639	: 0 (0.0%) nets
[07/03 21:06:09    131s] 640   -	1279	: 0 (0.0%) nets
[07/03 21:06:09    131s] 1280  -	2559	: 0 (0.0%) nets
[07/03 21:06:09    131s] 2560  -	5119	: 0 (0.0%) nets
[07/03 21:06:09    131s] 5120+		: 2 (0.0%) nets
[07/03 21:06:09    131s] no activity file in design. spp won't run.
[07/03 21:06:09    131s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpEffort=medium 
[07/03 21:06:09    131s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[07/03 21:06:09    131s] Define the scan chains before using this option.
[07/03 21:06:09    131s] Type 'man IMPSP-9042' for more detail.
[07/03 21:06:09    131s] Processing tracks to init pin-track alignment.
[07/03 21:06:09    131s] z: 1, totalTracks: 1
[07/03 21:06:09    131s] z: 3, totalTracks: 1
[07/03 21:06:09    131s] z: 5, totalTracks: 1
[07/03 21:06:09    131s] z: 7, totalTracks: 1
[07/03 21:06:09    131s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 21:06:10    131s] Cell fpga_top LLGs are deleted
[07/03 21:06:10    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 21:06:10    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 21:06:10    131s] # Building fpga_top llgBox search-tree.
[07/03 21:06:10    131s] #std cell=34229 (0 fixed + 34229 movable) #buf cell=0 #inv cell=10147 #block=0 (0 floating + 0 preplaced)
[07/03 21:06:10    131s] #ioInst=84 #net=34123 #term=115875 #term/net=3.40, #fixedIo=84, #floatIo=0, #fixedPin=71, #floatPin=0
[07/03 21:06:10    131s] stdCell: 34229 single + 0 double + 0 multi
[07/03 21:06:10    131s] #unpreplaced instances with no terms = 8
[07/03 21:06:10    131s] Total standard cell length = 171.9355 (mm), area = 0.6499 (mm^2)
[07/03 21:06:10    131s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4391.8M, EPOCH TIME: 1751569570.089757
[07/03 21:06:10    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 21:06:10    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 21:06:10    131s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4391.8M, EPOCH TIME: 1751569570.090032
[07/03 21:06:10    131s] Max number of tech site patterns supported in site array is 256.
[07/03 21:06:10    131s] Core basic site is CoreSite
[07/03 21:06:10    131s] DP-Init: Signature of floorplan is 14103cce6b1f1260. Signature of routing blockage is f9af85ff37f0ba32.
[07/03 21:06:10    131s] After signature check, allow fast init is false, keep pre-filter is false.
[07/03 21:06:10    131s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/03 21:06:10    131s] Use non-trimmed site array because memory saving is not enough.
[07/03 21:06:10    131s] SiteArray: non-trimmed site array dimensions = 287 x 2095
[07/03 21:06:10    131s] SiteArray: use 3,309,568 bytes
[07/03 21:06:10    131s] SiteArray: current memory after site array memory allocation 4427.0M
[07/03 21:06:10    131s] SiteArray: FP blocked sites are writable
[07/03 21:06:10    131s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x480d7f60): Create thread pool 0x7fd9827bf340.
[07/03 21:06:10    131s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x480d7f60): 0 out of 1 thread pools are available.
[07/03 21:06:10    131s] Keep-away cache is enable on metals: 1-7
[07/03 21:06:10    131s] Estimated cell power/ground rail width = 0.531 um
[07/03 21:06:10    131s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/03 21:06:10    131s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4555.0M, EPOCH TIME: 1751569570.145035
[07/03 21:06:10    131s] Process 12974 (called=24206 computed=74) wires and vias for routing blockage analysis
[07/03 21:06:10    131s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.012, REAL:0.005, MEM:4555.0M, EPOCH TIME: 1751569570.150394
[07/03 21:06:10    131s] SiteArray: number of non floorplan blocked sites for llg default is 601265
[07/03 21:06:10    131s] Atter site array init, number of instance map data is 0.
[07/03 21:06:10    131s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.066, REAL:0.063, MEM:4555.0M, EPOCH TIME: 1751569570.153434
[07/03 21:06:10    131s] 
[07/03 21:06:10    131s] Scanning PG Shapes for Pre-Colorizing...Done.
[07/03 21:06:10    131s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 21:06:10    131s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 21:06:10    131s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.072, REAL:0.070, MEM:4555.0M, EPOCH TIME: 1751569570.159411
[07/03 21:06:10    131s] 
[07/03 21:06:10    131s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 21:06:10    131s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 21:06:10    131s] 
[07/03 21:06:10    131s] Average module density = 0.617.
[07/03 21:06:10    131s] Density for module 'grid_clb_1__1_' = 0.655.
[07/03 21:06:10    131s]        = stdcell_area 77463 sites (140549 um^2) / alloc_area 118272 sites (214593 um^2).
[07/03 21:06:10    131s] Density for module 'grid_clb_2__2_' = 0.653.
[07/03 21:06:10    131s]        = stdcell_area 77280 sites (140217 um^2) / alloc_area 118272 sites (214593 um^2).
[07/03 21:06:10    131s] Density for module 'grid_clb_2__1_' = 0.657.
[07/03 21:06:10    131s]        = stdcell_area 77646 sites (140881 um^2) / alloc_area 118272 sites (214593 um^2).
[07/03 21:06:10    131s] Density for module 'grid_clb_1__2_' = 0.653.
[07/03 21:06:10    131s]        = stdcell_area 77280 sites (140217 um^2) / alloc_area 118272 sites (214593 um^2).
[07/03 21:06:10    131s] Density for the rest of the design = 0.379.
[07/03 21:06:10    131s]        = stdcell_area 48530 sites (88053 um^2) / alloc_area 128177 sites (232564 um^2).
[07/03 21:06:10    131s] Density for the design = 0.596.
[07/03 21:06:10    131s]        = stdcell_area 358199 sites (649916 um^2) / alloc_area 601265 sites (1090935 um^2).
[07/03 21:06:10    131s] Pin Density = 0.1927.
[07/03 21:06:10    131s]             = total # of pins 115875 / total area 601265.
[07/03 21:06:10    131s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:4555.0M, EPOCH TIME: 1751569570.216512
[07/03 21:06:10    131s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.008, REAL:0.008, MEM:4555.0M, EPOCH TIME: 1751569570.224812
[07/03 21:06:10    131s] OPERPROF: Starting pre-place ADS at level 1, MEM:4555.0M, EPOCH TIME: 1751569570.227099
[07/03 21:06:10    131s] 
[07/03 21:06:10    131s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:4555.0M, EPOCH TIME: 1751569570.239026
[07/03 21:06:10    131s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:4555.0M, EPOCH TIME: 1751569570.239086
[07/03 21:06:10    131s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:4555.0M, EPOCH TIME: 1751569570.239191
[07/03 21:06:10    131s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:4555.0M, EPOCH TIME: 1751569570.239648
[07/03 21:06:10    131s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:4555.0M, EPOCH TIME: 1751569570.239684
[07/03 21:06:10    131s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.002, REAL:0.002, MEM:4555.0M, EPOCH TIME: 1751569570.242094
[07/03 21:06:10    131s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:4555.0M, EPOCH TIME: 1751569570.242138
[07/03 21:06:10    131s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:4555.0M, EPOCH TIME: 1751569570.242623
[07/03 21:06:10    131s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.003, REAL:0.003, MEM:4555.0M, EPOCH TIME: 1751569570.242654
[07/03 21:06:10    131s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.003, REAL:0.004, MEM:4555.0M, EPOCH TIME: 1751569570.242830
[07/03 21:06:10    131s] ADSU 0.596 -> 0.609. site 601265.000 -> 588614.600. GS 30.240
[07/03 21:06:10    131s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.035, REAL:0.034, MEM:4555.0M, EPOCH TIME: 1751569570.260789
[07/03 21:06:10    131s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:4139.0M, EPOCH TIME: 1751569570.262799
[07/03 21:06:10    131s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:4139.0M, EPOCH TIME: 1751569570.263745
[07/03 21:06:10    131s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:4139.0M, EPOCH TIME: 1751569570.263785
[07/03 21:06:10    131s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.001, REAL:0.001, MEM:4139.0M, EPOCH TIME: 1751569570.263813
[07/03 21:06:10    131s] 
[07/03 21:06:10    132s] 
[07/03 21:06:10    132s] 
[07/03 21:06:10    132s] Initial padding reaches pin density 0.333 for grid_clb_1__1_
[07/03 21:06:10    132s] InitPadU 0.668 -> 0.809 for grid_clb_1__1_
[07/03 21:06:10    132s] Initial padding reaches pin density 0.333 for grid_clb_2__2_
[07/03 21:06:10    132s] InitPadU 0.668 -> 0.809 for grid_clb_2__2_
[07/03 21:06:10    132s] Initial padding reaches pin density 0.333 for grid_clb_2__1_
[07/03 21:06:10    132s] InitPadU 0.671 -> 0.810 for grid_clb_2__1_
[07/03 21:06:10    132s] Initial padding reaches pin density 0.333 for grid_clb_1__2_
[07/03 21:06:10    132s] InitPadU 0.666 -> 0.808 for grid_clb_1__2_
[07/03 21:06:10    132s] Initial padding reaches pin density 0.190 for top
[07/03 21:06:10    132s] InitPadU 0.387 -> 0.669 for top
[07/03 21:06:10    132s] 
[07/03 21:06:10    132s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[07/03 21:06:10    132s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:4139.0M, EPOCH TIME: 1751569570.337876
[07/03 21:06:10    132s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:4139.0M, EPOCH TIME: 1751569570.337979
[07/03 21:06:10    132s] OPERPROF: Starting Section-Head-Init at level 1, MEM:4139.0M, EPOCH TIME: 1751569570.365077
[07/03 21:06:10    132s] OPERPROF: Finished Section-Head-Init at level 1, CPU:0.004, REAL:0.004, MEM:4139.0M, EPOCH TIME: 1751569570.368610
[07/03 21:06:10    132s] === lastAutoLevel = 9 
[07/03 21:06:10    132s] OPERPROF: Starting Placement-Init-Net-Weight at level 1, MEM:4139.0M, EPOCH TIME: 1751569570.472148
[07/03 21:06:10    132s] no activity file in design. spp won't run.
[07/03 21:06:10    132s] [spp] 0
[07/03 21:06:10    132s] [adp] 0:1:1:3
[07/03 21:06:13    137s] OPERPROF: Finished Placement-Init-Net-Weight at level 1, CPU:5.770, REAL:2.719, MEM:4245.5M, EPOCH TIME: 1751569573.191140
[07/03 21:06:13    137s] Clock gating cells determined by native netlist tracing.
[07/03 21:06:13    137s] no activity file in design. spp won't run.
[07/03 21:06:13    137s] no activity file in design. spp won't run.
[07/03 21:06:13    137s] Effort level <high> specified for reg2reg path_group
[07/03 21:06:13    140s] Innovus terminated by internal (SEGV) error/signal.
[07/03 21:06:13    140s] *** Stack trace:
*** Stack trace:
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus[0x21d6cdf5]
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus(syStackTrace+0xbe)[0x21d6d338]
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus[0xdaa51bb]
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus(_ZN15goSignalHandler13executeActionEiP9siginfo_tPv+0x48)[0x12603318]
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus(_ZN15goSignalHandler16executeSigActionEiP9siginfo_tPv+0x9b)[0x1260343b]
/lib64/libpthread.so.0(+0x1298f)[0x7fda3c59498f]
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus(_ZN7TATimer30getFromPhaseTransformAndAdjustERK14TATimingPinPtrP7TAPhase14taanalysistype16tatransitiontypeRS4_R10TAPropTimeR12TALinkedList13TADelayArcPtr9tabooleanS8_SD_S4_SD_P10TATimeList26ta_use_zero_delays_optionsPSD_8pathtypeSC_+0x488)[0x229c77a8]
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus(_ZN10TATimeList11propagateATE13TADelayArcPtrRS_9taboolean14TATimingPinPtrS3_26ta_use_zero_delays_optionsS2_S2_PA2_A2_fPA2_A2_A2_10TAPropTimeSC_S2_S3_8pathtypeS0_P12TADerateInfo13taarcproptypeP19TATimingDerateCache+0x2d9f)[0x22ac1baf]
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus(_ZN7TATimer16calculateArrivalERK13TADelayArcPtrR10TATimeList9tabooleanS5_RS5_PS3_26ta_use_zero_delays_optionsS5_S5_PA2_A2_fPA2_A2_A2_10TAPropTimeSG_8pathtypeS5_S5_S0_14TATimingPinPtrSI_PS5_P17TAClockDefinitionS5_P12TADerateInfoS5_S5_P19TATimingDerateCacheS5_S5_S5_S5_P7TAPhaseP16TALatchInfoCache+0x1b92)[0x22ba3552]
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus(_ZN7TATimer16calculateArrivalERK14TATimingPinPtriR9taboolean8pathtype26ta_use_zero_delays_optionsP10TATimeList+0x998)[0x22b9a8a8]
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus(_ZN7TATimer21forceCalculateArrivalERK14TATimingPinPtrP18TAMainBoundaryInfo9taboolean8pathtype+0x4e)[0x22ba42ee]
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus(_ZN24TAPhaseSetCompactListJob10processJobER16TAJobElemCompact+0x28c)[0x22baf25c]
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus(_ZN16TACompactListJob7executeEi+0x216)[0x2472fb56]
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus(_ZN13TATimerWorker7consumeEPv+0x648)[0x2472ea98]
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus(_ZN14TAThreadWorker4loopEv+0xaa)[0x2472898a]
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus(_ZN8TAThread3runEP14TAThreadWorker+0x10)[0x24728a90]
/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus[0x21dae903]
/lib64/libpthread.so.0(+0x81c9)[0x7fda3c58a1c9]
/lib64/libc.so.6(clone+0x42)[0x7fda3b9ce8d2]
========================================
               pstack
========================================
Thread 67 (Thread 0x7fd950543700 (LWP 645867)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#4  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 66 (Thread 0x7fd951544700 (LWP 645866)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#4  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 65 (Thread 0x7fd952545700 (LWP 645865)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#4  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 64 (Thread 0x7fd953546700 (LWP 645864)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#4  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 63 (Thread 0x7fd954547700 (LWP 645863)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#4  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 62 (Thread 0x7fd955548700 (LWP 645862)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#4  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 61 (Thread 0x7fd956549700 (LWP 645861)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#4  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 60 (Thread 0x7fd95754a700 (LWP 645860)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#4  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 59 (Thread 0x7fd95a077700 (LWP 645842)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fda5145a887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fda51487e43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#6  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 58 (Thread 0x7fd95a878700 (LWP 645841)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fda5145a887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fda51487e43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#6  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 57 (Thread 0x7fd95b079700 (LWP 645840)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fda5145a887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fda51487e43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#6  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 56 (Thread 0x7fd95b87a700 (LWP 645839)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fda5145a887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fda51487e43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#6  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 55 (Thread 0x7fd95c07b700 (LWP 645838)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fda5145a887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fda51487e43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#6  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 54 (Thread 0x7fd95c87c700 (LWP 645837)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fda5145a887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fda51487e43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#6  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 53 (Thread 0x7fd95d07d700 (LWP 645836)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fda5145a887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fda51487e43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#6  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 52 (Thread 0x7fd975e9f700 (LWP 645835)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fda5145a887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fda51487e43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#6  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 51 (Thread 0x7fd9766a0700 (LWP 645770)):
#0  0x00007fda3ba9cf22 in waitpid () from /lib64/libc.so.6
#1  0x00007fda3b9f0747 in do_system () from /lib64/libc.so.6
#2  0x0000000021d6cf21 in syStackTraceDump(_IO_FILE*, bool) ()
#3  0x0000000021d6d339 in syStackTrace ()
#4  0x000000000daa51bc in rdaiErrorHandler1(int) ()
#5  0x0000000012603319 in goSignalHandler::executeAction(int, siginfo_t*, void*) ()
#6  0x000000001260343c in goSignalHandler::executeSigAction(int, siginfo_t*, void*) ()
#7  <signal handler called>
#8  0x00000000229c77a8 in TATimer::getFromPhaseTransformAndAdjust(TATimingPinPtr const&, TAPhase*, taanalysistype, tatransitiontype, TAPhase*&, TAPropTime&, TALinkedList&, TADelayArcPtr, taboolean, TAPropTime, taboolean, TAPhase*, taboolean, TATimeList*, ta_use_zero_delays_options, taboolean*, pathtype, TADelayArcPtr) ()
#9  0x0000000022ac1bb0 in TATimeList::propagateAT(TADelayArcPtr, TATimeList&, taboolean, TATimingPinPtr, TATimingPinPtr, ta_use_zero_delays_options, taboolean, taboolean, float (*) [2][2], TAPropTime (*) [2][2][2], TAPropTime (*) [2][2][2], taboolean, TATimingPinPtr, pathtype, TADelayArcPtr, TADerateInfo*, taarcproptype, TATimingDerateCache*) ()
#10 0x0000000022ba3553 in TATimer::calculateArrival(TADelayArcPtr const&, TATimeList&, taboolean, taboolean, taboolean&, TATimeList*, ta_use_zero_delays_options, taboolean, taboolean, float (*) [2][2], TAPropTime (*) [2][2][2], TAPropTime (*) [2][2][2], pathtype, taboolean, taboolean, TADelayArcPtr, TATimingPinPtr, TATimingPinPtr, taboolean*, TAClockDefinition*, taboolean, TADerateInfo*, taboolean, taboolean, TATimingDerateCache*, taboolean, taboolean, taboolean, taboolean, TAPhase*, TALatchInfoCache*) ()
#11 0x0000000022b9a8a9 in TATimer::calculateArrival(TATimingPinPtr const&, int, taboolean&, pathtype, ta_use_zero_delays_options, TATimeList*) ()
#12 0x0000000022ba42ef in TATimer::forceCalculateArrival(TATimingPinPtr const&, TAMainBoundaryInfo*, taboolean, pathtype) ()
#13 0x0000000022baf25d in TAPhaseSetCompactListJob::processJob(TAJobElemCompact&) ()
#14 0x000000002472fb57 in TACompactListJob::execute(int) ()
#15 0x000000002472ea99 in TATimerWorker::consume(void*) ()
#16 0x000000002472898b in TAThreadWorker::loop() ()
#17 0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#18 0x0000000021dae904 in create_head(void*) ()
#19 0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#20 0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 50 (Thread 0x7fd976ea1700 (LWP 645769)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000002266a9a9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000002472878f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x0000000024728a59 in TAThreadWorker::loop() ()
#4  0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000021dae904 in create_head(void*) ()
#6  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#7  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 49 (Thread 0x7fd9776a2700 (LWP 645768)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000002266a9a9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000002472878f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x0000000024728a59 in TAThreadWorker::loop() ()
#4  0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000021dae904 in create_head(void*) ()
#6  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#7  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 48 (Thread 0x7fd977ea3700 (LWP 645767)):
#0  0x00007fda3c5934cd in __lll_lock_wait () from /lib64/libpthread.so.0
#1  0x00007fda3c58cac9 in pthread_mutex_lock () from /lib64/libpthread.so.0
#2  0x000000002266a852 in TAThreadScopedLock::TAThreadScopedLock(TAThreadMutex&) ()
#3  0x00000000126033dd in goSignalHandler::executeSigAction(int, siginfo_t*, void*) ()
#4  <signal handler called>
#5  0x00000000229c77a8 in TATimer::getFromPhaseTransformAndAdjust(TATimingPinPtr const&, TAPhase*, taanalysistype, tatransitiontype, TAPhase*&, TAPropTime&, TALinkedList&, TADelayArcPtr, taboolean, TAPropTime, taboolean, TAPhase*, taboolean, TATimeList*, ta_use_zero_delays_options, taboolean*, pathtype, TADelayArcPtr) ()
#6  0x0000000022ac1bb0 in TATimeList::propagateAT(TADelayArcPtr, TATimeList&, taboolean, TATimingPinPtr, TATimingPinPtr, ta_use_zero_delays_options, taboolean, taboolean, float (*) [2][2], TAPropTime (*) [2][2][2], TAPropTime (*) [2][2][2], taboolean, TATimingPinPtr, pathtype, TADelayArcPtr, TADerateInfo*, taarcproptype, TATimingDerateCache*) ()
#7  0x0000000022ba3553 in TATimer::calculateArrival(TADelayArcPtr const&, TATimeList&, taboolean, taboolean, taboolean&, TATimeList*, ta_use_zero_delays_options, taboolean, taboolean, float (*) [2][2], TAPropTime (*) [2][2][2], TAPropTime (*) [2][2][2], pathtype, taboolean, taboolean, TADelayArcPtr, TATimingPinPtr, TATimingPinPtr, taboolean*, TAClockDefinition*, taboolean, TADerateInfo*, taboolean, taboolean, TATimingDerateCache*, taboolean, taboolean, taboolean, taboolean, TAPhase*, TALatchInfoCache*) ()
#8  0x0000000022b9a8a9 in TATimer::calculateArrival(TATimingPinPtr const&, int, taboolean&, pathtype, ta_use_zero_delays_options, TATimeList*) ()
#9  0x0000000022ba42ef in TATimer::forceCalculateArrival(TATimingPinPtr const&, TAMainBoundaryInfo*, taboolean, pathtype) ()
#10 0x0000000022baf25d in TAPhaseSetCompactListJob::processJob(TAJobElemCompact&) ()
#11 0x000000002472fd28 in TACompactListJob::execute(int) ()
#12 0x000000002472ea99 in TATimerWorker::consume(void*) ()
#13 0x000000002472898b in TAThreadWorker::loop() ()
#14 0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#15 0x0000000021dae904 in create_head(void*) ()
#16 0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#17 0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 47 (Thread 0x7fd985915700 (LWP 645766)):
#0  0x00007fda3c5934cd in __lll_lock_wait () from /lib64/libpthread.so.0
#1  0x00007fda3c58cac9 in pthread_mutex_lock () from /lib64/libpthread.so.0
#2  0x000000002266a852 in TAThreadScopedLock::TAThreadScopedLock(TAThreadMutex&) ()
#3  0x00000000126033dd in goSignalHandler::executeSigAction(int, siginfo_t*, void*) ()
#4  <signal handler called>
#5  0x00000000229c77a8 in TATimer::getFromPhaseTransformAndAdjust(TATimingPinPtr const&, TAPhase*, taanalysistype, tatransitiontype, TAPhase*&, TAPropTime&, TALinkedList&, TADelayArcPtr, taboolean, TAPropTime, taboolean, TAPhase*, taboolean, TATimeList*, ta_use_zero_delays_options, taboolean*, pathtype, TADelayArcPtr) ()
#6  0x0000000022ac1bb0 in TATimeList::propagateAT(TADelayArcPtr, TATimeList&, taboolean, TATimingPinPtr, TATimingPinPtr, ta_use_zero_delays_options, taboolean, taboolean, float (*) [2][2], TAPropTime (*) [2][2][2], TAPropTime (*) [2][2][2], taboolean, TATimingPinPtr, pathtype, TADelayArcPtr, TADerateInfo*, taarcproptype, TATimingDerateCache*) ()
#7  0x0000000022ba3553 in TATimer::calculateArrival(TADelayArcPtr const&, TATimeList&, taboolean, taboolean, taboolean&, TATimeList*, ta_use_zero_delays_options, taboolean, taboolean, float (*) [2][2], TAPropTime (*) [2][2][2], TAPropTime (*) [2][2][2], pathtype, taboolean, taboolean, TADelayArcPtr, TATimingPinPtr, TATimingPinPtr, taboolean*, TAClockDefinition*, taboolean, TADerateInfo*, taboolean, taboolean, TATimingDerateCache*, taboolean, taboolean, taboolean, taboolean, TAPhase*, TALatchInfoCache*) ()
#8  0x0000000022b9a8a9 in TATimer::calculateArrival(TATimingPinPtr const&, int, taboolean&, pathtype, ta_use_zero_delays_options, TATimeList*) ()
#9  0x0000000022ba42ef in TATimer::forceCalculateArrival(TATimingPinPtr const&, TAMainBoundaryInfo*, taboolean, pathtype) ()
#10 0x0000000022baf25d in TAPhaseSetCompactListJob::processJob(TAJobElemCompact&) ()
#11 0x000000002472fd28 in TACompactListJob::execute(int) ()
#12 0x000000002472ea99 in TATimerWorker::consume(void*) ()
#13 0x000000002472898b in TAThreadWorker::loop() ()
#14 0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#15 0x0000000021dae904 in create_head(void*) ()
#16 0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#17 0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 46 (Thread 0x7fd986116700 (LWP 645765)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000002266a9a9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000002472878f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x0000000024728a59 in TAThreadWorker::loop() ()
#4  0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000021dae904 in create_head(void*) ()
#6  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#7  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 45 (Thread 0x7fd9b67cf700 (LWP 645764)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000002266a9a9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000002472878f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x0000000024728a59 in TAThreadWorker::loop() ()
#4  0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000021dae904 in create_head(void*) ()
#6  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#7  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 44 (Thread 0x7fd98afef700 (LWP 645763)):
#0  0x00007fda3c5934cd in __lll_lock_wait () from /lib64/libpthread.so.0
#1  0x00007fda3c58cac9 in pthread_mutex_lock () from /lib64/libpthread.so.0
#2  0x000000002266a852 in TAThreadScopedLock::TAThreadScopedLock(TAThreadMutex&) ()
#3  0x00000000126033dd in goSignalHandler::executeSigAction(int, siginfo_t*, void*) ()
#4  <signal handler called>
#5  0x00000000229c77a8 in TATimer::getFromPhaseTransformAndAdjust(TATimingPinPtr const&, TAPhase*, taanalysistype, tatransitiontype, TAPhase*&, TAPropTime&, TALinkedList&, TADelayArcPtr, taboolean, TAPropTime, taboolean, TAPhase*, taboolean, TATimeList*, ta_use_zero_delays_options, taboolean*, pathtype, TADelayArcPtr) ()
#6  0x0000000022ac1bb0 in TATimeList::propagateAT(TADelayArcPtr, TATimeList&, taboolean, TATimingPinPtr, TATimingPinPtr, ta_use_zero_delays_options, taboolean, taboolean, float (*) [2][2], TAPropTime (*) [2][2][2], TAPropTime (*) [2][2][2], taboolean, TATimingPinPtr, pathtype, TADelayArcPtr, TADerateInfo*, taarcproptype, TATimingDerateCache*) ()
#7  0x0000000022ba3553 in TATimer::calculateArrival(TADelayArcPtr const&, TATimeList&, taboolean, taboolean, taboolean&, TATimeList*, ta_use_zero_delays_options, taboolean, taboolean, float (*) [2][2], TAPropTime (*) [2][2][2], TAPropTime (*) [2][2][2], pathtype, taboolean, taboolean, TADelayArcPtr, TATimingPinPtr, TATimingPinPtr, taboolean*, TAClockDefinition*, taboolean, TADerateInfo*, taboolean, taboolean, TATimingDerateCache*, taboolean, taboolean, taboolean, taboolean, TAPhase*, TALatchInfoCache*) ()
#8  0x0000000022b9a8a9 in TATimer::calculateArrival(TATimingPinPtr const&, int, taboolean&, pathtype, ta_use_zero_delays_options, TATimeList*) ()
#9  0x0000000022ba42ef in TATimer::forceCalculateArrival(TATimingPinPtr const&, TAMainBoundaryInfo*, taboolean, pathtype) ()
#10 0x0000000022baf25d in TAPhaseSetCompactListJob::processJob(TAJobElemCompact&) ()
#11 0x000000002472fb57 in TACompactListJob::execute(int) ()
#12 0x000000002472ea99 in TATimerWorker::consume(void*) ()
#13 0x000000002472898b in TAThreadWorker::loop() ()
#14 0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#15 0x0000000021dae904 in create_head(void*) ()
#16 0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#17 0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 43 (Thread 0x7fd9899ec700 (LWP 644374)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000001cdc8c4b in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000001cde39a3 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000001cde3bbd in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#6  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 42 (Thread 0x7fd98d152700 (LWP 642613)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 41 (Thread 0x7fd98d953700 (LWP 642612)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 40 (Thread 0x7fd98e154700 (LWP 642611)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 39 (Thread 0x7fd98e955700 (LWP 642610)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 38 (Thread 0x7fd98f156700 (LWP 642609)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 37 (Thread 0x7fd98f957700 (LWP 642608)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 36 (Thread 0x7fd990158700 (LWP 642607)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 35 (Thread 0x7fd990959700 (LWP 642606)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 34 (Thread 0x7fd99115a700 (LWP 642605)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 33 (Thread 0x7fd99195b700 (LWP 642604)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 32 (Thread 0x7fd99215c700 (LWP 642603)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 31 (Thread 0x7fd99295d700 (LWP 642602)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 30 (Thread 0x7fd99315e700 (LWP 642601)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 29 (Thread 0x7fd99395f700 (LWP 642600)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 28 (Thread 0x7fd994160700 (LWP 642599)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 27 (Thread 0x7fd994961700 (LWP 642598)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 26 (Thread 0x7fd995162700 (LWP 642597)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 25 (Thread 0x7fd995963700 (LWP 642596)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 24 (Thread 0x7fd996164700 (LWP 642595)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 23 (Thread 0x7fd996965700 (LWP 642594)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 22 (Thread 0x7fd997166700 (LWP 642593)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 21 (Thread 0x7fd997967700 (LWP 642592)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 20 (Thread 0x7fd998168700 (LWP 642591)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 19 (Thread 0x7fd998969700 (LWP 642590)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 18 (Thread 0x7fd99916a700 (LWP 642589)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 17 (Thread 0x7fd99996b700 (LWP 642588)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 16 (Thread 0x7fd99a16c700 (LWP 642587)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 15 (Thread 0x7fd99a96d700 (LWP 642586)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 14 (Thread 0x7fd9bf10c700 (LWP 642585)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 13 (Thread 0x7fd9be90b700 (LWP 642584)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 12 (Thread 0x7fd9be10a700 (LWP 642583)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 11 (Thread 0x7fd9bd909700 (LWP 642582)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 10 (Thread 0x7fd9cdd15700 (LWP 642152)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fda4be32b43 in QWaitCondition::wait(QMutex*, QDeadlineTimer) () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007fda4ba42e22 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
#3  0x00007fda4be2cf6f in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#6  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 9 (Thread 0x7fda01070700 (LWP 642102)):
#0  0x00007fda3bac7c96 in ppoll () from /lib64/libc.so.6
#1  0x00007fda4c06a8a9 in qt_safe_poll(pollfd*, unsigned long, timespec const*) () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007fda4c06bd33 in QEventDispatcherUNIX::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#3  0x00007fda4c016f5b in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x00007fda4be2bf1e in QThread::exec() () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x00007fda375102c7 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5DBus.so.5
#6  0x00007fda4be2cf6f in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#7  0x0000000021dae904 in create_head(void*) ()
#8  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#9  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 8 (Thread 0x7fda0c979700 (LWP 642101)):
#0  0x00007fda3b9e430c in sigtimedwait () from /lib64/libc.so.6
#1  0x00007fda3c59451c in sigwait () from /lib64/libpthread.so.0
#2  0x000000000daa29e0 in ctrlCHandle(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 7 (Thread 0x7fda0d6af700 (LWP 642100)):
#0  0x00007fda3baca2df in select () from /lib64/libc.so.6
#1  0x000000003444f988 in NotifierThreadProc ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#4  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 6 (Thread 0x7fda0e4c5700 (LWP 642099)):
#0  0x00007fda3bac7ba1 in poll () from /lib64/libc.so.6
#1  0x00007fda3d4826cf in _xcb_conn_wait () from /lib64/libxcb.so.1
#2  0x00007fda3d48435a in xcb_wait_for_event () from /lib64/libxcb.so.1
#3  0x00007fda38a263e0 in ?? () from /mnt/cae_storage_sw/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/../../../lib/64bit/../../Qt/v5/64bit/lib/libcdsQt5XcbQpa.so.5
#4  0x00007fda4be2cf6f in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x0000000021dae904 in create_head(void*) ()
#6  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#7  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 5 (Thread 0x7fda0ecc6700 (LWP 642098)):
#0  0x00007fda3ba9d178 in nanosleep () from /lib64/libc.so.6
#1  0x00007fda3ba9d07e in sleep () from /lib64/libc.so.6
#2  0x0000000021d899e1 in syiPeakMem(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 4 (Thread 0x7fda0fcc8700 (LWP 642096)):
#0  0x00007fda3c593e20 in nanosleep () from /lib64/libpthread.so.0
#1  0x000000000fd6a80d in rdaiLicRecheck(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#4  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 3 (Thread 0x7fda110d4700 (LWP 642087)):
#0  0x00007fda3baca2df in select () from /lib64/libc.so.6
#1  0x0000000032aa4fcb in ProcessInfo::sampleUsage(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#4  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 2 (Thread 0x7fda118d5700 (LWP 642086)):
#0  0x00007fda3c593877 in accept () from /lib64/libpthread.so.0
#1  0x0000000032aad367 in ProcessInfo::handleConnection(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#4  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6
Thread 1 (Thread 0x7fda32fa6ec0 (LWP 642058)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000002266a9a9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x0000000024728546 in TAThreadJobPool::add(void*, unsigned int, taboolean) ()
#3  0x000000002472ffaf in TACompactListJob::run(TACompactListJob::TACurrentProcessingType, TALinkedList&, bool) ()
#4  0x0000000024730706 in TACompactListJob::run() ()
#5  0x0000000022bbacbe in TATimer::processPhaseSetInvalidListNonIncBFS(TAMainBoundaryInfo*, TATimingPinPtr const&) ()
#6  0x0000000022bbbf5d in TATimer::processPhaseSetInvalidList(TAMainBoundaryInfo*) ()
#7  0x0000000022e20667 in TATimer::evaluateLoopBreakerPinList(TALinkedList&, TALinkedList&, TALinkedList&, int, taboolean, taboolean, taboolean, taboolean) ()
#8  0x0000000022e3523c in TATimer::processLoop(TALinkedList&, TALinkedList&, TALinkedList&, taboolean, taboolean, taboolean, taboolean) ()
#9  0x0000000022e2575e in TATimer::_slackStealAndDynamicLoop(TABoundary*, TALinkedList*, TALinkedList*, taboolean, taboolean, taboolean) ()
#10 0x0000000022e26443 in TATimer::reevaluateNonIncrementalTimingComputationPrivate(TABoundary*, taboolean, taboolean, taboolean, TAPrunedRequiredInfo*) ()
#11 0x0000000022e27421 in TATimer::reevaluateNonIncrementalTimingComputation(TABoundary*, taboolean, taboolean, taboolean, TAPrunedRequiredInfo*) ()
#12 0x00000000220ff278 in TAExtApi::reevaluateNonIncrementalComputation(TADbBoundary*, TAAnalysisId*, TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean, TAPrunedRequiredInfo*) [clone .part.0] ()
#13 0x00000000220ff945 in TAExtApi::reevaluateNonIncrementalComputation(TADbBoundary*, TAAnalysisId*, TADbContext*, taboolean) ()
#14 0x000000001d54b28e in tomRunLatchSTA() ()
#15 0x000000001148102a in coePathGroup::createPathGroupsIfNotPresentAndCategories(coeDesignState, bool&) ()
#16 0x0000000015b8ef5d in spd_ignore_low_effort_path_group_init() ()
#17 0x0000000015b9426c in spd_map_PathGroup2net() ()
#18 0x0000000015a25fc2 in spIPlaceForNP(dbsHead*, spsSecHead*, char*, int) ()
#19 0x0000000015c64f3a in spMain(dbsHead*) ()
#20 0x000000000dd45504 in rdaiPlaceCmd ()
#21 0x00000000343462db in TclInvokeStringCommand ()
#22 0x000000003434add2 in TclNRRunCallbacks ()
#23 0x00000000343e91d4 in Tcl_RecordAndEvalObj ()
#24 0x00000000343e9349 in Tcl_RecordAndEval ()
#25 0x000000000dba7bd7 in rdaEditCmdLineEnd(char*) ()
#26 0x000000001d67a001 in seConsole::sesMode::DoExecute(std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> > const&, void*) ()
#27 0x000000001f255e40 in Redline::EmacsMode::AcceptLine() ()
#28 0x000000001f25e201 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#29 0x000000001f26d2cb in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#30 0x000000001f26caec in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#31 0x000000001f252ed7 in Redline::Editor::Internals::Run(bool) ()
#32 0x000000003444fc8e in FileHandlerEventProc ()
#33 0x00000000344103b9 in Tcl_ServiceEvent ()
#34 0x00000000344106c9 in Tcl_DoOneEvent ()
#35 0x00007fda4d54250f in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /mnt/cae_storage_sw/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/../../../lib/64bit/libtq.so
#36 0x00007fda4c016f5b in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#37 0x00007fda4c01e9ac in QCoreApplication::exec() () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#38 0x00007fda4d541e4a in TqApplication::exec() () from /mnt/cae_storage_sw/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/../../../lib/64bit/libtq.so
#39 0x000000000db84a9c in edi_app_init(Tcl_Interp*) ()
#40 0x000000003440adfc in Tcl_MainEx ()
#41 0x00000000072ffcc1 in main ()
========================================
                gdb
========================================
Using: gdb
[New LWP 642086]
[New LWP 642087]
[New LWP 642096]
[New LWP 642098]
[New LWP 642099]
[New LWP 642100]
[New LWP 642101]
[New LWP 642102]
[New LWP 642152]
[New LWP 642582]
[New LWP 642583]
[New LWP 642584]
[New LWP 642585]
[New LWP 642586]
[New LWP 642587]
[New LWP 642588]
[New LWP 642589]
[New LWP 642590]
[New LWP 642591]
[New LWP 642592]
[New LWP 642593]
[New LWP 642594]
[New LWP 642595]
[New LWP 642596]
[New LWP 642597]
[New LWP 642598]
[New LWP 642599]
[New LWP 642600]
[New LWP 642601]
[New LWP 642602]
[New LWP 642603]
[New LWP 642604]
[New LWP 642605]
[New LWP 642606]
[New LWP 642607]
[New LWP 642608]
[New LWP 642609]
[New LWP 642610]
[New LWP 642611]
[New LWP 642612]
[New LWP 642613]
[New LWP 644374]
[New LWP 645763]
[New LWP 645764]
[New LWP 645765]
[New LWP 645766]
[New LWP 645767]
[New LWP 645768]
[New LWP 645769]
[New LWP 645770]
[New LWP 645835]
[New LWP 645836]
[New LWP 645837]
[New LWP 645838]
[New LWP 645839]
[New LWP 645840]
[New LWP 645841]
[New LWP 645842]
[New LWP 645860]
[New LWP 645861]
[New LWP 645862]
[New LWP 645863]
[New LWP 645864]
[New LWP 645865]
[New LWP 645866]
[New LWP 645867]

warning: Unable to open "librpm.so.8" (/lib64/librpm.so.8: undefined symbol: sqlite3_errstr), missing debuginfos notifications will not be displayed
Missing separate debuginfo for /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/IntegrityPlanner/jre/lib/server/libjvm.so
Missing separate debuginfo for /lib64/libXm.so.4
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/74/c9e93e1a2f25dc775107ef2e1975cd083a237b.debug
Missing separate debuginfo for /lib64/libjpeg.so.62
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/69/5cedf4b6c50b867f0ea5e07a1e24e1c9a307b1.debug
Missing separate debuginfo for /lib64/libXft.so.2
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/04/e9d7974df28a7d22cb19c3728713c18f3f5449.debug
Missing separate debuginfo for /lib64/libXp.so.6
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/0a/60251c3021a666729452dc10870ed35b24794e.debug
Missing separate debuginfo for /lib64/libXmu.so.6
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/93/9853c47a49393af2ab3509b430af6f537ed77a.debug
Missing separate debuginfo for /lib64/libXt.so.6
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/45/185348cfed1ae41a5ef4f18db7a7ed22871aa7.debug
Missing separate debuginfo for /lib64/libfreetype.so.6
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/bf/e25b1e6c2e21ef7c8c51d75dc480016cd29f70.debug
Missing separate debuginfo for /lib64/libGLU.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/a1/f562766c9646eb89e48a52cd293dc2e338a852.debug
Missing separate debuginfo for /lib64/libGL.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/c4/45828b333cedbe3ca1bc77e9de58843a306507.debug
Missing separate debuginfo for /lib64/libelf.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/36/8d14e88991a2d0022c1f119fe4c36760c7ebac.debug
Missing separate debuginfo for /lib64/libuuid.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/2b/6b569cf9370b368b32c0ee5f423a1b98ef8e1a.debug
Missing separate debuginfo for /lib64/libz.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/62/ece8438c1f4533f1b5574038ab614100d3627b.debug
Missing separate debuginfo for /lib64/libXext.so.6
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/d0/d3fed59aedaa7b98cf7c4cfdb9a571abcc8430.debug
Missing separate debuginfo for /lib64/libXss.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/c6/d0e6f8430fc20e2b8937b8190c99acee1c88b4.debug
Missing separate debuginfo for /lib64/libX11.so.6
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/b6/292d756bb41eca677d4bd44449244222fb4094.debug
Missing separate debuginfo for /lib64/libX11-xcb.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/34/c85147eb1f7be7ee0a5b4ada2f0952ddb6d14e.debug
Missing separate debuginfo for /lib64/libxcb.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/8c/031c407fb15b9838ba7971cbf02009a1b608e3.debug
Missing separate debuginfo for /lib64/libxcb-render.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/58/0b101a7f1ad16e1b4d73530fe6c902cfd95bfa.debug
Missing separate debuginfo for /lib64/libfontconfig.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/15/166e0d08b9459da063c39a062c87248eea788b.debug
Missing separate debuginfo for /lib64/libutil.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/fd/a0224a9869af789ce0d4f7e348d2ed32497282.debug
Missing separate debuginfo for /lib64/libcrypt.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/af/5b9011636532935d5a5992ce7db0adab49ac2a.debug
Missing separate debuginfo for /lib64/libncurses.so.5
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/a6/4b5f4ede7ab54a9607864b94e4d1364a4da3c6.debug
Missing separate debuginfo for /lib64/libtinfo.so.5
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/67/02632ac72ecd6773ee7f92d4794d2642792e25.debug
[Thread debugging using libthread_db enabled]
Using host libthread_db library "/lib64/libthread_db.so.1".
Missing separate debuginfo for /lib64/libm.so.6
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/4d/2a14a58c14a4c5abbb2a2d9946adfa86c27c8d.debug
Missing separate debuginfo for /lib64/libc.so.6
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/8d/342f47b7e17a0675aa81230629eb08aeb3e893.debug
Missing separate debuginfo for /lib64/libXinerama.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/bc/b7e87b515f8da9d747671acbc521bfb62a96f1.debug
Missing separate debuginfo for /lib64/libpng16.so.16
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/7f/c99a855abeb475492414861e37adf0c08bf530.debug
Missing separate debuginfo for /lib64/libXrender.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/6e/de5108603b3a5d0aa46149c5447e6b3be2feb1.debug
Missing separate debuginfo for /lib64/libXau.so.6
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/3b/12ac62afc7e358d64dc651d03cedd23cc430ef.debug
Missing separate debuginfo for /lib64/libSM.so.6
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/63/ba411e6d16f21d54a1891636a3fb82f2a40870.debug
Missing separate debuginfo for /lib64/libICE.so.6
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/42/7cfcb4073c093fc09919fe2eeccabea55ee3f8.debug
Missing separate debuginfo for /lib64/libbz2.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/79/7ea195980d94b1980629484223c7311ba001c7.debug
Missing separate debuginfo for /lib64/libGLX.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/02/768c6a8e1ae4d113152802b20c93f5376d42f9.debug
Missing separate debuginfo for /lib64/libGLdispatch.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/68/60ffd93150d1ace9a559ac80acbad0e8f30bc9.debug
Missing separate debuginfo for /lib64/libgssapi_krb5.so.2
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/00/b07541bcdff3ea4657a6233b76475e4c6132c9.debug
Missing separate debuginfo for /lib64/libzstd.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/fd/cb787a51c046cefb6d6c745834bff93ba6c359.debug
Missing separate debuginfo for /lib64/liblzma.so.5
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/c5/8c4ba116cedc45f221eec1fe99f6686a564939.debug
Missing separate debuginfo for /lib64/libnuma.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/68/6fbc5cd7e0ab6af4264752a5d92b525fc929d7.debug
Missing separate debuginfo for /lib64/libexpat.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/f8/5462230aa8d35c94587454772dc3bb4f7ec56a.debug
Missing separate debuginfo for /lib64/libxcb-icccm.so.4
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/53/28951f98dad753f74e04df3d8fbb22cff1e9fc.debug
Missing separate debuginfo for /lib64/libxcb-image.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/70/38515d0a4d0f4d4c9e9738f9765eeb91a3dc19.debug
Missing separate debuginfo for /lib64/libxcb-shm.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/60/9a0da45128999fd69a40f32b1535dd16e3f82e.debug
Missing separate debuginfo for /lib64/libxcb-keysyms.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/76/ab2b829c4f34eed308117fa67d2c5032d64b3f.debug
Missing separate debuginfo for /lib64/libxcb-randr.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/31/aa08b2aed39d033d452ccad5e03f51c9882fba.debug
Missing separate debuginfo for /lib64/libxcb-render-util.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/8a/9bc96230a3697e5beea02aed31dd5c17d623aa.debug
Missing separate debuginfo for /lib64/libxcb-shape.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/2d/df327e6624b25ef3458ef15b4917ea46595148.debug
Missing separate debuginfo for /lib64/libxcb-sync.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/98/21a701dc2abb1a65eec963492b098d5d9e47a2.debug
Missing separate debuginfo for /lib64/libxcb-xfixes.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/22/5832f9effc8c7f4cb542868a10b3a4961874d2.debug
Missing separate debuginfo for /lib64/libxcb-xinerama.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/5d/c876c21fc4233d0c62e5d7f8a12827f247d8de.debug
Missing separate debuginfo for /lib64/libxcb-xkb.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/9f/a30bbf78ce3eb7b7912a11837e7ba40da43d33.debug
Missing separate debuginfo for /lib64/libxkbcommon-x11.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/76/c0a43d21839205145c89e38ba46a693441f116.debug
Missing separate debuginfo for /lib64/libxkbcommon.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/dd/32581e2248833243f3f646324ae9b98469f025.debug
Missing separate debuginfo for /lib64/libkrb5.so.3
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/96/feb1e2459b835d6bbb15ee6cb653445317e27b.debug
Missing separate debuginfo for /lib64/libk5crypto.so.3
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/36/cb58588c86ecb68689badafab8641ee79f12d5.debug
Missing separate debuginfo for /lib64/libcom_err.so.2
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/0f/63629b386c7fb012e2c0c544efb5eea4848295.debug
Missing separate debuginfo for /lib64/libkrb5support.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/bc/9a8b1c1357ac79b5951200fdf95cd5d8005d72.debug
Missing separate debuginfo for /lib64/libkeyutils.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/62/6187ac0349a9cb5b116ca0b660692705aadfe5.debug
Missing separate debuginfo for /lib64/libcrypto.so.1.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/8e/7d8a1b05c6fcffd34d2ae09398334a327648ed.debug
Missing separate debuginfo for /lib64/libresolv.so.2
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/04/5225732ac797cefa19384d425a7e4482929c9e.debug
Missing separate debuginfo for /lib64/libdbus-1.so.3
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/44/93ae3a1de9e920869f272596f4f1156ea020d4.debug
Missing separate debuginfo for /lib64/libxcb-util.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/c5/ed882b44c5042116b2e99478d25821a0a12280.debug
Missing separate debuginfo for /lib64/libselinux.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/15/763d8687966986f307661ffff58e3469de4d00.debug
Missing separate debuginfo for /lib64/libsystemd.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/32/0d9c74018fd0152b0c5db4c4035f7576d5c0a6.debug
Missing separate debuginfo for /lib64/libpcre2-8.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/fb/6f8c4e86e8c48432f60eb77b33905491b2c5bf.debug
Missing separate debuginfo for /lib64/libcap.so.2
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/ce/ad2c393d24cbe335121c18623f47a49f6bfc69.debug
Missing separate debuginfo for /lib64/libmount.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/59/ad97cea64b51e49e987aeeeaa48b6288fafb33.debug
Missing separate debuginfo for /lib64/libgcrypt.so.20
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/b4/14a61a983376dce2d482c943e2e0c0d0eb74f8.debug
Missing separate debuginfo for /lib64/libblkid.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/9c/a46ccf1b771b2ec51035a7433d34b6cf6b1bfa.debug
Missing separate debuginfo for /lib64/libgpg-error.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/31/055d02dc73c4a23a83a0696f44d9a0f0ca0aff.debug
Missing separate debuginfo for /lib64/libnss_files.so.2
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/5c/b2796cc90ca0db9091047291516f261c921dab.debug
Missing separate debuginfo for /lib64/libnss_winbind.so.2
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/22/bd2f84cca59f55bed132e90c8a127f7c035243.debug
Missing separate debuginfo for /lib64/libnss_dns.so.2
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/4b/964efc3d3df9d3ac5c4f17b8581150bb320b6d.debug
Missing separate debuginfo for /lib64/libXcursor.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/e5/342139ca152eb301009c096fa55d5cfbf1cfa8.debug
Missing separate debuginfo for /lib64/libXfixes.so.3
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/c0/73c4934337020302da586f701e1428b4b0cd73.debug
Missing separate debuginfo for /lib64/libxcb-glx.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/e0/8d3d1309e317aab99b071f5108068c04565568.debug
Missing separate debuginfo for /lib64/libGLX_mesa.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/60/de90a11cf299826b25464dabeced6340370430.debug
Missing separate debuginfo for /lib64/libglapi.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/67/3317571168d3e35499698ea61665192b64fc89.debug
Missing separate debuginfo for /lib64/libdrm.so.2
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/8f/6aa6a2bee102ddebd7d218f4fe8b84a9fe7b2f.debug
Missing separate debuginfo for /lib64/libxcb-dri2.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/8d/a81f03c38b01e47a75dc0615e81ba6efedddda.debug
Missing separate debuginfo for /lib64/libXxf86vm.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/31/5ce5c59822e8bc033f7b651b72cdbef41d0911.debug
Missing separate debuginfo for /lib64/libxshmfence.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/a3/02f0af598866c5a85c9e77ba2b6b0536d0da84.debug
Missing separate debuginfo for /lib64/libxcb-dri3.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/3c/94f1c5b90bb748a6e51a4bf3464cc5e03066df.debug
Missing separate debuginfo for /lib64/libxcb-present.so.0
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/9c/036119fe158b0481d0204f274611e89cbd5430.debug
Missing separate debuginfo for /usr/lib64/dri/swrast_dri.so
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/ea/462f4b1c806eda81e456f5046bdd8e158cfaf3.debug
Missing separate debuginfo for /usr/lib64/llvm17/lib/libLLVM-17.so
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/72/c2ab6b12c129323eb382009b6d5e797c650814.debug
Missing separate debuginfo for /lib64/libdrm_radeon.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/de/e5b7873715c14b6e7e99b0a24f492015696578.debug
Missing separate debuginfo for /lib64/libdrm_amdgpu.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/ea/cb68c3394f07800fd9dd1fc5d1c02e0423ff63.debug
Missing separate debuginfo for /lib64/libdrm_nouveau.so.2
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/a6/7d51fbaab391fd6fa36a3c0c7b1a12cdb1d7ef.debug
Missing separate debuginfo for /lib64/libffi.so.6
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/f7/5387f2d27805f833650f5ece14535ab8792134.debug
Missing separate debuginfo for /lib64/libtinfo.so.6
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/ac/8ca34595aa69d3dcb5a3151b34a1bef09cc071.debug
Missing separate debuginfo for /lib64/libnsl.so.1
Try: yum --enablerepo='*debug*' install /usr/lib/debug/.build-id/56/060882a9436d323e07230a203c16898d35c266.debug
0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0

Thread 67 (Thread 0x7fd950543700 (LWP 645867)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#4  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 66 (Thread 0x7fd951544700 (LWP 645866)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#4  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 65 (Thread 0x7fd952545700 (LWP 645865)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#4  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 64 (Thread 0x7fd953546700 (LWP 645864)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#4  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 63 (Thread 0x7fd954547700 (LWP 645863)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#4  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 62 (Thread 0x7fd955548700 (LWP 645862)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#4  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 61 (Thread 0x7fd956549700 (LWP 645861)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#4  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 60 (Thread 0x7fd95754a700 (LWP 645860)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000fe84257 in syThreadPoolNS::syThreadPool<void>::threadLoopFunc(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#4  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 59 (Thread 0x7fd95a077700 (LWP 645842)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fda5145a887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fda51487e43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#6  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 58 (Thread 0x7fd95a878700 (LWP 645841)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fda5145a887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fda51487e43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#6  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 57 (Thread 0x7fd95b079700 (LWP 645840)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fda5145a887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fda51487e43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#6  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 56 (Thread 0x7fd95b87a700 (LWP 645839)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fda5145a887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fda51487e43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#6  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 55 (Thread 0x7fd95c07b700 (LWP 645838)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fda5145a887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fda51487e43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#6  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 54 (Thread 0x7fd95c87c700 (LWP 645837)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fda5145a887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fda51487e43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#6  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 53 (Thread 0x7fd95d07d700 (LWP 645836)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fda5145a887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fda51487e43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#6  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 52 (Thread 0x7fd975e9f700 (LWP 645835)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fda5145a887 in std::condition_variable::wait () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#2  0x0000000016277f00 in spThread::spThreadPool::Worker<void>::loop() ()
#3  0x00007fda51487e43 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/TPtools/libstdc++6/lib/64bit/libstdc++.so.6
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#6  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 51 (Thread 0x7fd9766a0700 (LWP 645770)):
#0  0x00007fda3ba9cf22 in waitpid () from /lib64/libc.so.6
#1  0x00007fda3b9f0747 in do_system () from /lib64/libc.so.6
#2  0x0000000021d6cf21 in syStackTraceDump(_IO_FILE*, bool) ()
#3  0x0000000021d6d339 in syStackTrace ()
#4  0x000000000daa51bc in rdaiErrorHandler1(int) ()
#5  0x0000000012603319 in goSignalHandler::executeAction(int, siginfo_t*, void*) ()
#6  0x000000001260343c in goSignalHandler::executeSigAction(int, siginfo_t*, void*) ()
#7  <signal handler called>
#8  0x00000000229c77a8 in TATimer::getFromPhaseTransformAndAdjust(TATimingPinPtr const&, TAPhase*, taanalysistype, tatransitiontype, TAPhase*&, TAPropTime&, TALinkedList&, TADelayArcPtr, taboolean, TAPropTime, taboolean, TAPhase*, taboolean, TATimeList*, ta_use_zero_delays_options, taboolean*, pathtype, TADelayArcPtr) ()
#9  0x0000000022ac1bb0 in TATimeList::propagateAT(TADelayArcPtr, TATimeList&, taboolean, TATimingPinPtr, TATimingPinPtr, ta_use_zero_delays_options, taboolean, taboolean, float (*) [2][2], TAPropTime (*) [2][2][2], TAPropTime (*) [2][2][2], taboolean, TATimingPinPtr, pathtype, TADelayArcPtr, TADerateInfo*, taarcproptype, TATimingDerateCache*) ()
#10 0x0000000022ba3553 in TATimer::calculateArrival(TADelayArcPtr const&, TATimeList&, taboolean, taboolean, taboolean&, TATimeList*, ta_use_zero_delays_options, taboolean, taboolean, float (*) [2][2], TAPropTime (*) [2][2][2], TAPropTime (*) [2][2][2], pathtype, taboolean, taboolean, TADelayArcPtr, TATimingPinPtr, TATimingPinPtr, taboolean*, TAClockDefinition*, taboolean, TADerateInfo*, taboolean, taboolean, TATimingDerateCache*, taboolean, taboolean, taboolean, taboolean, TAPhase*, TALatchInfoCache*) ()
#11 0x0000000022b9a8a9 in TATimer::calculateArrival(TATimingPinPtr const&, int, taboolean&, pathtype, ta_use_zero_delays_options, TATimeList*) ()
#12 0x0000000022ba42ef in TATimer::forceCalculateArrival(TATimingPinPtr const&, TAMainBoundaryInfo*, taboolean, pathtype) ()
#13 0x0000000022baf25d in TAPhaseSetCompactListJob::processJob(TAJobElemCompact&) ()
#14 0x000000002472fb57 in TACompactListJob::execute(int) ()
#15 0x000000002472ea99 in TATimerWorker::consume(void*) ()
#16 0x000000002472898b in TAThreadWorker::loop() ()
#17 0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#18 0x0000000021dae904 in create_head(void*) ()
#19 0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#20 0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 50 (Thread 0x7fd976ea1700 (LWP 645769)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000002266a9a9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000002472878f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x0000000024728a59 in TAThreadWorker::loop() ()
#4  0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000021dae904 in create_head(void*) ()
#6  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#7  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 49 (Thread 0x7fd9776a2700 (LWP 645768)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000002266a9a9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000002472878f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x0000000024728a59 in TAThreadWorker::loop() ()
#4  0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000021dae904 in create_head(void*) ()
#6  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#7  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 48 (Thread 0x7fd977ea3700 (LWP 645767)):
#0  0x00007fda3c5934cd in __lll_lock_wait () from /lib64/libpthread.so.0
#1  0x00007fda3c58cac9 in pthread_mutex_lock () from /lib64/libpthread.so.0
#2  0x000000002266a852 in TAThreadScopedLock::TAThreadScopedLock(TAThreadMutex&) ()
#3  0x00000000126033dd in goSignalHandler::executeSigAction(int, siginfo_t*, void*) ()
#4  <signal handler called>
#5  0x00000000229c77a8 in TATimer::getFromPhaseTransformAndAdjust(TATimingPinPtr const&, TAPhase*, taanalysistype, tatransitiontype, TAPhase*&, TAPropTime&, TALinkedList&, TADelayArcPtr, taboolean, TAPropTime, taboolean, TAPhase*, taboolean, TATimeList*, ta_use_zero_delays_options, taboolean*, pathtype, TADelayArcPtr) ()
#6  0x0000000022ac1bb0 in TATimeList::propagateAT(TADelayArcPtr, TATimeList&, taboolean, TATimingPinPtr, TATimingPinPtr, ta_use_zero_delays_options, taboolean, taboolean, float (*) [2][2], TAPropTime (*) [2][2][2], TAPropTime (*) [2][2][2], taboolean, TATimingPinPtr, pathtype, TADelayArcPtr, TADerateInfo*, taarcproptype, TATimingDerateCache*) ()
#7  0x0000000022ba3553 in TATimer::calculateArrival(TADelayArcPtr const&, TATimeList&, taboolean, taboolean, taboolean&, TATimeList*, ta_use_zero_delays_options, taboolean, taboolean, float (*) [2][2], TAPropTime (*) [2][2][2], TAPropTime (*) [2][2][2], pathtype, taboolean, taboolean, TADelayArcPtr, TATimingPinPtr, TATimingPinPtr, taboolean*, TAClockDefinition*, taboolean, TADerateInfo*, taboolean, taboolean, TATimingDerateCache*, taboolean, taboolean, taboolean, taboolean, TAPhase*, TALatchInfoCache*) ()
#8  0x0000000022b9a8a9 in TATimer::calculateArrival(TATimingPinPtr const&, int, taboolean&, pathtype, ta_use_zero_delays_options, TATimeList*) ()
#9  0x0000000022ba42ef in TATimer::forceCalculateArrival(TATimingPinPtr const&, TAMainBoundaryInfo*, taboolean, pathtype) ()
#10 0x0000000022baf25d in TAPhaseSetCompactListJob::processJob(TAJobElemCompact&) ()
#11 0x000000002472fd28 in TACompactListJob::execute(int) ()
#12 0x000000002472ea99 in TATimerWorker::consume(void*) ()
#13 0x000000002472898b in TAThreadWorker::loop() ()
#14 0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#15 0x0000000021dae904 in create_head(void*) ()
#16 0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#17 0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 47 (Thread 0x7fd985915700 (LWP 645766)):
#0  0x00007fda3c5934cd in __lll_lock_wait () from /lib64/libpthread.so.0
#1  0x00007fda3c58cac9 in pthread_mutex_lock () from /lib64/libpthread.so.0
#2  0x000000002266a852 in TAThreadScopedLock::TAThreadScopedLock(TAThreadMutex&) ()
#3  0x00000000126033dd in goSignalHandler::executeSigAction(int, siginfo_t*, void*) ()
#4  <signal handler called>
#5  0x00000000229c77a8 in TATimer::getFromPhaseTransformAndAdjust(TATimingPinPtr const&, TAPhase*, taanalysistype, tatransitiontype, TAPhase*&, TAPropTime&, TALinkedList&, TADelayArcPtr, taboolean, TAPropTime, taboolean, TAPhase*, taboolean, TATimeList*, ta_use_zero_delays_options, taboolean*, pathtype, TADelayArcPtr) ()
#6  0x0000000022ac1bb0 in TATimeList::propagateAT(TADelayArcPtr, TATimeList&, taboolean, TATimingPinPtr, TATimingPinPtr, ta_use_zero_delays_options, taboolean, taboolean, float (*) [2][2], TAPropTime (*) [2][2][2], TAPropTime (*) [2][2][2], taboolean, TATimingPinPtr, pathtype, TADelayArcPtr, TADerateInfo*, taarcproptype, TATimingDerateCache*) ()
#7  0x0000000022ba3553 in TATimer::calculateArrival(TADelayArcPtr const&, TATimeList&, taboolean, taboolean, taboolean&, TATimeList*, ta_use_zero_delays_options, taboolean, taboolean, float (*) [2][2], TAPropTime (*) [2][2][2], TAPropTime (*) [2][2][2], pathtype, taboolean, taboolean, TADelayArcPtr, TATimingPinPtr, TATimingPinPtr, taboolean*, TAClockDefinition*, taboolean, TADerateInfo*, taboolean, taboolean, TATimingDerateCache*, taboolean, taboolean, taboolean, taboolean, TAPhase*, TALatchInfoCache*) ()
#8  0x0000000022b9a8a9 in TATimer::calculateArrival(TATimingPinPtr const&, int, taboolean&, pathtype, ta_use_zero_delays_options, TATimeList*) ()
#9  0x0000000022ba42ef in TATimer::forceCalculateArrival(TATimingPinPtr const&, TAMainBoundaryInfo*, taboolean, pathtype) ()
#10 0x0000000022baf25d in TAPhaseSetCompactListJob::processJob(TAJobElemCompact&) ()
#11 0x000000002472fd28 in TACompactListJob::execute(int) ()
#12 0x000000002472ea99 in TATimerWorker::consume(void*) ()
#13 0x000000002472898b in TAThreadWorker::loop() ()
#14 0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#15 0x0000000021dae904 in create_head(void*) ()
#16 0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#17 0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 46 (Thread 0x7fd986116700 (LWP 645765)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000002266a9a9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000002472878f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x0000000024728a59 in TAThreadWorker::loop() ()
#4  0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000021dae904 in create_head(void*) ()
#6  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#7  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 45 (Thread 0x7fd9b67cf700 (LWP 645764)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000002266a9a9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000002472878f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x0000000024728a59 in TAThreadWorker::loop() ()
#4  0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000021dae904 in create_head(void*) ()
#6  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#7  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 44 (Thread 0x7fd98afef700 (LWP 645763)):
#0  0x00007fda3c5934cd in __lll_lock_wait () from /lib64/libpthread.so.0
#1  0x00007fda3c58cac9 in pthread_mutex_lock () from /lib64/libpthread.so.0
#2  0x000000002266a852 in TAThreadScopedLock::TAThreadScopedLock(TAThreadMutex&) ()
#3  0x00000000126033dd in goSignalHandler::executeSigAction(int, siginfo_t*, void*) ()
#4  <signal handler called>
#5  0x00000000229c77a8 in TATimer::getFromPhaseTransformAndAdjust(TATimingPinPtr const&, TAPhase*, taanalysistype, tatransitiontype, TAPhase*&, TAPropTime&, TALinkedList&, TADelayArcPtr, taboolean, TAPropTime, taboolean, TAPhase*, taboolean, TATimeList*, ta_use_zero_delays_options, taboolean*, pathtype, TADelayArcPtr) ()
#6  0x0000000022ac1bb0 in TATimeList::propagateAT(TADelayArcPtr, TATimeList&, taboolean, TATimingPinPtr, TATimingPinPtr, ta_use_zero_delays_options, taboolean, taboolean, float (*) [2][2], TAPropTime (*) [2][2][2], TAPropTime (*) [2][2][2], taboolean, TATimingPinPtr, pathtype, TADelayArcPtr, TADerateInfo*, taarcproptype, TATimingDerateCache*) ()
#7  0x0000000022ba3553 in TATimer::calculateArrival(TADelayArcPtr const&, TATimeList&, taboolean, taboolean, taboolean&, TATimeList*, ta_use_zero_delays_options, taboolean, taboolean, float (*) [2][2], TAPropTime (*) [2][2][2], TAPropTime (*) [2][2][2], pathtype, taboolean, taboolean, TADelayArcPtr, TATimingPinPtr, TATimingPinPtr, taboolean*, TAClockDefinition*, taboolean, TADerateInfo*, taboolean, taboolean, TATimingDerateCache*, taboolean, taboolean, taboolean, taboolean, TAPhase*, TALatchInfoCache*) ()
#8  0x0000000022b9a8a9 in TATimer::calculateArrival(TATimingPinPtr const&, int, taboolean&, pathtype, ta_use_zero_delays_options, TATimeList*) ()
#9  0x0000000022ba42ef in TATimer::forceCalculateArrival(TATimingPinPtr const&, TAMainBoundaryInfo*, taboolean, pathtype) ()
#10 0x0000000022baf25d in TAPhaseSetCompactListJob::processJob(TAJobElemCompact&) ()
#11 0x000000002472fb57 in TACompactListJob::execute(int) ()
#12 0x000000002472ea99 in TATimerWorker::consume(void*) ()
#13 0x000000002472898b in TAThreadWorker::loop() ()
#14 0x0000000024728a91 in TAThread::run(TAThreadWorker*) ()
#15 0x0000000021dae904 in create_head(void*) ()
#16 0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#17 0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 43 (Thread 0x7fd9899ec700 (LWP 644374)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000001cdc8c4b in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000001cde39a3 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000001cde3bbd in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#6  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 42 (Thread 0x7fd98d152700 (LWP 642613)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 41 (Thread 0x7fd98d953700 (LWP 642612)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 40 (Thread 0x7fd98e154700 (LWP 642611)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 39 (Thread 0x7fd98e955700 (LWP 642610)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 38 (Thread 0x7fd98f156700 (LWP 642609)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 37 (Thread 0x7fd98f957700 (LWP 642608)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 36 (Thread 0x7fd990158700 (LWP 642607)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 35 (Thread 0x7fd990959700 (LWP 642606)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 34 (Thread 0x7fd99115a700 (LWP 642605)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 33 (Thread 0x7fd99195b700 (LWP 642604)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 32 (Thread 0x7fd99215c700 (LWP 642603)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 31 (Thread 0x7fd99295d700 (LWP 642602)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 30 (Thread 0x7fd99315e700 (LWP 642601)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 29 (Thread 0x7fd99395f700 (LWP 642600)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 28 (Thread 0x7fd994160700 (LWP 642599)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 27 (Thread 0x7fd994961700 (LWP 642598)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 26 (Thread 0x7fd995162700 (LWP 642597)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 25 (Thread 0x7fd995963700 (LWP 642596)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 24 (Thread 0x7fd996164700 (LWP 642595)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 23 (Thread 0x7fd996965700 (LWP 642594)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 22 (Thread 0x7fd997166700 (LWP 642593)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 21 (Thread 0x7fd997967700 (LWP 642592)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 20 (Thread 0x7fd998168700 (LWP 642591)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 19 (Thread 0x7fd998969700 (LWP 642590)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 18 (Thread 0x7fd99916a700 (LWP 642589)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 17 (Thread 0x7fd99996b700 (LWP 642588)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 16 (Thread 0x7fd99a16c700 (LWP 642587)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 15 (Thread 0x7fd99a96d700 (LWP 642586)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 14 (Thread 0x7fd9bf10c700 (LWP 642585)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 13 (Thread 0x7fd9be90b700 (LWP 642584)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 12 (Thread 0x7fd9be10a700 (LWP 642583)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 11 (Thread 0x7fd9bd909700 (LWP 642582)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x0000000033c845ce in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x0000000033c8477f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 10 (Thread 0x7fd9cdd15700 (LWP 642152)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fda4be32b43 in QWaitCondition::wait(QMutex*, QDeadlineTimer) () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007fda4ba42e22 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
#3  0x00007fda4be2cf6f in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x0000000021dae904 in create_head(void*) ()
#5  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#6  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 9 (Thread 0x7fda01070700 (LWP 642102)):
#0  0x00007fda3bac7c96 in ppoll () from /lib64/libc.so.6
#1  0x00007fda4c06a8a9 in qt_safe_poll(pollfd*, unsigned long, timespec const*) () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007fda4c06bd33 in QEventDispatcherUNIX::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#3  0x00007fda4c016f5b in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x00007fda4be2bf1e in QThread::exec() () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x00007fda375102c7 in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5DBus.so.5
#6  0x00007fda4be2cf6f in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#7  0x0000000021dae904 in create_head(void*) ()
#8  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#9  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 8 (Thread 0x7fda0c979700 (LWP 642101)):
#0  0x00007fda3b9e430c in sigtimedwait () from /lib64/libc.so.6
#1  0x00007fda3c59451c in sigwait () from /lib64/libpthread.so.0
#2  0x000000000daa29e0 in ctrlCHandle(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 7 (Thread 0x7fda0d6af700 (LWP 642100)):
#0  0x00007fda3baca2df in select () from /lib64/libc.so.6
#1  0x000000003444f988 in NotifierThreadProc ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#4  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 6 (Thread 0x7fda0e4c5700 (LWP 642099)):
#0  0x00007fda3bac7ba1 in poll () from /lib64/libc.so.6
#1  0x00007fda3d4826cf in _xcb_conn_wait () from /lib64/libxcb.so.1
#2  0x00007fda3d48435a in xcb_wait_for_event () from /lib64/libxcb.so.1
#3  0x00007fda38a263e0 in ?? () from /mnt/cae_storage_sw/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/../../../lib/64bit/../../Qt/v5/64bit/lib/libcdsQt5XcbQpa.so.5
#4  0x00007fda4be2cf6f in ?? () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x0000000021dae904 in create_head(void*) ()
#6  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#7  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 5 (Thread 0x7fda0ecc6700 (LWP 642098)):
#0  0x00007fda3ba9d178 in nanosleep () from /lib64/libc.so.6
#1  0x00007fda3ba9d07e in sleep () from /lib64/libc.so.6
#2  0x0000000021d899e1 in syiPeakMem(void*) ()
#3  0x0000000021dae904 in create_head(void*) ()
#4  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#5  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 4 (Thread 0x7fda0fcc8700 (LWP 642096)):
#0  0x00007fda3c593e20 in nanosleep () from /lib64/libpthread.so.0
#1  0x000000000fd6a80d in rdaiLicRecheck(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#4  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 3 (Thread 0x7fda110d4700 (LWP 642087)):
#0  0x00007fda3baca2df in select () from /lib64/libc.so.6
#1  0x0000000032aa4fcb in ProcessInfo::sampleUsage(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#4  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 2 (Thread 0x7fda118d5700 (LWP 642086)):
#0  0x00007fda3c593877 in accept () from /lib64/libpthread.so.0
#1  0x0000000032aad367 in ProcessInfo::handleConnection(void*) ()
#2  0x0000000021dae904 in create_head(void*) ()
#3  0x00007fda3c58a1ca in start_thread () from /lib64/libpthread.so.0
#4  0x00007fda3b9ce8d3 in clone () from /lib64/libc.so.6

Thread 1 (Thread 0x7fda32fa6ec0 (LWP 642058)):
#0  0x00007fda3c590371 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000002266a9a9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x0000000024728546 in TAThreadJobPool::add(void*, unsigned int, taboolean) ()
#3  0x000000002472ffaf in TACompactListJob::run(TACompactListJob::TACurrentProcessingType, TALinkedList&, bool) ()
#4  0x0000000024730706 in TACompactListJob::run() ()
#5  0x0000000022bbacbe in TATimer::processPhaseSetInvalidListNonIncBFS(TAMainBoundaryInfo*, TATimingPinPtr const&) ()
#6  0x0000000022bbbf5d in TATimer::processPhaseSetInvalidList(TAMainBoundaryInfo*) ()
#7  0x0000000022e20667 in TATimer::evaluateLoopBreakerPinList(TALinkedList&, TALinkedList&, TALinkedList&, int, taboolean, taboolean, taboolean, taboolean) ()
#8  0x0000000022e3523c in TATimer::processLoop(TALinkedList&, TALinkedList&, TALinkedList&, taboolean, taboolean, taboolean, taboolean) ()
#9  0x0000000022e2575e in TATimer::_slackStealAndDynamicLoop(TABoundary*, TALinkedList*, TALinkedList*, taboolean, taboolean, taboolean) ()
#10 0x0000000022e26443 in TATimer::reevaluateNonIncrementalTimingComputationPrivate(TABoundary*, taboolean, taboolean, taboolean, TAPrunedRequiredInfo*) ()
#11 0x0000000022e27421 in TATimer::reevaluateNonIncrementalTimingComputation(TABoundary*, taboolean, taboolean, taboolean, TAPrunedRequiredInfo*) ()
#12 0x00000000220ff278 in TAExtApi::reevaluateNonIncrementalComputation(TADbBoundary*, TAAnalysisId*, TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean, TAPrunedRequiredInfo*) [clone .part.0] ()
#13 0x00000000220ff945 in TAExtApi::reevaluateNonIncrementalComputation(TADbBoundary*, TAAnalysisId*, TADbContext*, taboolean) ()
#14 0x000000001d54b28e in tomRunLatchSTA() ()
#15 0x000000001148102a in coePathGroup::createPathGroupsIfNotPresentAndCategories(coeDesignState, bool&) ()
#16 0x0000000015b8ef5d in spd_ignore_low_effort_path_group_init() ()
#17 0x0000000015b9426c in spd_map_PathGroup2net() ()
#18 0x0000000015a25fc2 in spIPlaceForNP(dbsHead*, spsSecHead*, char*, int) ()
#19 0x0000000015c64f3a in spMain(dbsHead*) ()
#20 0x000000000dd45504 in rdaiPlaceCmd ()
#21 0x00000000343462db in TclInvokeStringCommand ()
#22 0x000000003434add2 in TclNRRunCallbacks ()
#23 0x00000000343e91d4 in Tcl_RecordAndEvalObj ()
#24 0x00000000343e9349 in Tcl_RecordAndEval ()
#25 0x000000000dba7bd7 in rdaEditCmdLineEnd(char*) ()
#26 0x000000001d67a001 in seConsole::sesMode::DoExecute(std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> > const&, void*) ()
#27 0x000000001f255e40 in Redline::EmacsMode::AcceptLine() ()
#28 0x000000001f25e201 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#29 0x000000001f26d2cb in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#30 0x000000001f26caec in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#31 0x000000001f252ed7 in Redline::Editor::Internals::Run(bool) ()
#32 0x000000003444fc8e in FileHandlerEventProc ()
#33 0x00000000344103b9 in Tcl_ServiceEvent ()
#34 0x00000000344106c9 in Tcl_DoOneEvent ()
#35 0x00007fda4d54250f in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /mnt/cae_storage_sw/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/../../../lib/64bit/libtq.so
#36 0x00007fda4c016f5b in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#37 0x00007fda4c01e9ac in QCoreApplication::exec() () from /eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#38 0x00007fda4d541e4a in TqApplication::exec() () from /mnt/cae_storage_sw/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/tools.lnx86/innovus/bin/64bit/../../../lib/64bit/libtq.so
#39 0x000000000db84a9c in edi_app_init(Tcl_Interp*) ()
#40 0x000000003440adfc in Tcl_MainEx ()
#41 0x00000000072ffcc1 in main ()
A debugging session is active.

	Inferior 1 [process 642058] will be detached.

Quit anyway? (y or n) [answered Y; input not from terminal]
[Inferior 1 (process 642058) detached]
[07/03 21:07:26    141s] 
[07/03 21:07:26    141s] *** Memory Usage v#2 (Current mem = 4673.758M, initial mem = 836.586M) ***
[07/03 21:07:26    141s] 
[07/03 21:07:26    141s] *** Summary of all messages that are not suppressed in this session:
[07/03 21:07:26    141s] Severity  ID               Count  Summary                                  
[07/03 21:07:26    141s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[07/03 21:07:26    141s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[07/03 21:07:26    141s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[07/03 21:07:26    141s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[07/03 21:07:26    141s] WARNING   IMPFP-4008           2  The ring number '%d' is specified at sid...
[07/03 21:07:26    141s] WARNING   IMPFP-4031           3  Adjusting '%s'(according to %s) from %s ...
[07/03 21:07:26    141s] WARNING   IMPFP-10191         25  Provided box %s %s is not fully inside C...
[07/03 21:07:26    141s] WARNING   IMPEXT-2766         14  The sheet resistance for layer %s is not...
[07/03 21:07:26    141s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[07/03 21:07:26    141s] WARNING   IMPEXT-2776         12  The via resistance between layers %s and...
[07/03 21:07:26    141s] WARNING   IMPSYC-2             3  Timing information is not defined for ce...
[07/03 21:07:26    141s] WARNING   IMPVL-159          156  Pin '%s' of cell '%s' is defined in LEF ...
[07/03 21:07:26    141s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[07/03 21:07:26    141s] WARNING   IMPPP-531          576  ViaGen Warning: Due to %s rule violation...
[07/03 21:07:26    141s] WARNING   IMPSR-4058           7  Sroute option: %s should be used in conj...
[07/03 21:07:26    141s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[07/03 21:07:26    141s] WARNING   IMPSR-1256          10  Unable to find any CORE class pad pin of...
[07/03 21:07:26    141s] WARNING   IMPSP-105            1  'setPlaceMode -maxRouteLayer' will becom...
[07/03 21:07:26    141s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[07/03 21:07:26    141s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[07/03 21:07:26    141s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[07/03 21:07:26    141s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[07/03 21:07:26    141s] WARNING   NRDB-407             1  pitch for %s %s is defined too small, re...
[07/03 21:07:26    141s] WARNING   NRIF-67              1  In option '%s %s', %s is an unknown type...
[07/03 21:07:26    141s] WARNING   NRIF-68              1  Option '%s %s' did not specify a correct...
[07/03 21:07:26    141s] WARNING   NRIF-95             10  Option setNanoRouteMode -routeTopRouting...
[07/03 21:07:26    141s] WARNING   IMPUDM-33            4  Global variable "%s" is obsolete and wil...
[07/03 21:07:26    141s] WARNING   IMPPSP-1003          1  Found use of '%s'. This will continue to...
[07/03 21:07:26    141s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[07/03 21:07:26    141s] WARNING   TCLCMD-1461         21  Skipped unsupported command: %s          
[07/03 21:07:26    141s] *** Message Summary: 906 warning(s), 0 error(s)
[07/03 21:07:26    141s] 
[07/03 21:07:26    141s] --- Ending "Innovus" (totcpu=0:02:23, real=0:21:35, mem=4673.8M) ---
