// Seed: 728942369
module module_0 (
    input tri1 id_0,
    input wor id_1,
    output wire id_2,
    output supply0 id_3,
    input tri1 id_4,
    input tri id_5,
    output wand id_6,
    input wand id_7,
    output uwire id_8,
    output wand id_9,
    input wand id_10,
    input uwire id_11,
    output wand id_12,
    input supply1 id_13,
    output uwire id_14
);
  assign id_3 = id_7;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1
    , id_14,
    input uwire id_2,
    input supply0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input supply0 id_6,
    output wor id_7,
    output logic id_8,
    input wor id_9,
    output supply0 id_10,
    input wor id_11,
    output tri0 id_12
);
  if (1)
    id_15 :
    assert property (@(id_6 + id_5 or 1'h0) 1)
    else id_8 <= 1;
  else assign id_7 = 1;
  module_0(
      id_0, id_11, id_12, id_1, id_9, id_4, id_7, id_4, id_1, id_12, id_9, id_2, id_7, id_6, id_7
  );
  wire id_16;
  wire id_17;
  wire id_18;
endmodule
