# //  ModelSim PE Student Edition 10.3b Jun  2 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim work.tb -novopt 
# Start time: 03:28:36 on Jun 11,2014
# Loading sv_std.std
# Loading work.tb
# Loading work.fifo
# ** Warning: (vsim-PLI-3691) fifo_tb.sv(98): Expected a system task, not a system function '$fscanf'.
# 
#         Region: /tb/wrstim
add wave -position end sim:/tb/*
run 10000
# =====================
# wrote: 00
# empty=1, full=0
# =====================
# =====================
# wrote: 11
# empty=0, full=0
# =====================
# =====================
# wrote: 22
# empty=0, full=0
# =====================
# =====================
# wrote: 33
# empty=0, full=0
# =====================
# =====================
# wrote: 44
# empty=0, full=0
# =====================
# =====================
# wrote: 55
# empty=0, full=0
# =====================
# =====================
# wrote: 66
# empty=0, full=0
# =====================
# =====================
# wrote: 77
# empty=0, full=1
# =====================
# =====================
# read: 00 
# empty=0 full=1
# =====================
# read: 11 
# empty=0 full=0
# =====================
# read: 22 
# empty=0 full=0
# =====================
# read: 33 
# empty=0 full=0
# =====================
# read: 44 
# empty=0 full=0
# =====================
# read: 55 
# empty=0 full=0
# =====================
# read: 66 
# empty=0 full=0
# =====================
# read: 77 
# empty=1 full=0
# =====================
# wrote: 88
# empty=0, full=0
# =====================
# =====================
# wrote: 99
# empty=0, full=0
# =====================
# =====================
# wrote: aa
# empty=0, full=0
# =====================
# =====================
# wrote: bb
# empty=0, full=0
# =====================
# =====================
# wrote: cc
# empty=0, full=0
# =====================
# =====================
# wrote: dd
# empty=0, full=0
# =====================
# =====================
# wrote: ee
# empty=0, full=0
# =====================
# =====================
# read: 88 
# empty=0 full=0
# =====================
# read: 99 
# empty=0 full=0
# =====================
# read: aa 
# empty=0 full=0
# =====================
# read: bb 
# empty=0 full=0
# =====================
# read: cc 
# empty=0 full=0
# =====================
# read: dd 
# empty=0 full=0
# =====================
# read: ee 
# empty=1 full=0
# =====================
# wrote: ff
# empty=1, full=0
# =====================
# =====================
# wrote: 01
# empty=0, full=0
# =====================
# =====================
# wrote: 02
# empty=0, full=0
# =====================
# =====================
# wrote: 04
# empty=0, full=0
# =====================
# =====================
# wrote: 08
# empty=0, full=0
# =====================
# =====================
# wrote: 10
# empty=0, full=0
# =====================
# =====================
# read: ff 
# empty=0 full=0
# =====================
# read: 01 
# empty=0 full=0
# =====================
# read: 02 
# empty=0 full=0
# =====================
# read: 04 
# empty=0 full=0
# =====================
# read: 08 
# empty=0 full=0
# =====================
# read: 10 
# empty=1 full=0
# =====================
# wrote: 20
# empty=1, full=0
# =====================
# =====================
# wrote: 40
# empty=0, full=0
# =====================
# =====================
# wrote: 80
# empty=0, full=0
# =====================
# =====================
# wrote: fe
# empty=0, full=0
# =====================
# =====================
# wrote: fb
# empty=0, full=0
# =====================
# =====================
# read: 20 
# empty=0 full=0
# =====================
# read: 40 
# empty=0 full=0
# =====================
# read: 80 
# empty=0 full=0
# =====================
# read: fe 
# empty=0 full=0
# =====================
# read: fb 
# empty=1 full=0
# =====================
# wrote: f7
# empty=1, full=0
# =====================
# =====================
# wrote: ef
# empty=0, full=0
# =====================
# =====================
# wrote: bf
# empty=0, full=0
# =====================
# =====================
# wrote: 7f
# empty=0, full=0
# =====================
# =====================
# read: f7 
# empty=0 full=0
# =====================
# read: ef 
# empty=0 full=0
# =====================
# read: bf 
# empty=0 full=0
# =====================
# read: 7f 
# empty=1 full=0
# ** Note: $finish    : fifo_tb.sv(54)
#    Time: 3030 ns  Iteration: 1  Instance: /tb
# 1
# Break in Module tb at fifo_tb.sv line 54
add wave -position end sim:/tb/fifo_0/*
vlog fifo.sv -novopt
# Model Technology ModelSim PE Student Edition vlog 10.3b Compiler 2014.06 Jun  2 2014
# Start time: 03:40:13 on Jun 11,2014
# vlog -reportprogress 300 fifo.sv -novopt 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 03:40:13 on Jun 11,2014, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim fifo_tb.sv -novopt
# OpenFile fifo_tb.sv
vlog fifo_tb.sv -novopt
# Model Technology ModelSim PE Student Edition vlog 10.3b Compiler 2014.06 Jun  2 2014
# Start time: 03:40:26 on Jun 11,2014
# vlog -reportprogress 300 fifo_tb.sv -novopt 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 03:40:26 on Jun 11,2014, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb 
# vsim 
# Start time: 03:40:30 on Jun 11,2014
# Loading sv_std.std
# Loading work.tb
# Loading work.fifo
# ** Warning: (vsim-PLI-3691) fifo_tb.sv(98): Expected a system task, not a system function '$fscanf'.
# 
#         Region: /tb/wrstim
add wave -position end sim:/tb/fifo_0/*
run 10000
# =====================
# wrote: 00
# empty=0, full=0
# =====================
# =====================
# wrote: 11
# empty=0, full=0
# =====================
# =====================
# wrote: 22
# empty=0, full=0
# =====================
# =====================
# wrote: 33
# empty=0, full=0
# =====================
# =====================
# wrote: 44
# empty=0, full=0
# =====================
# =====================
# wrote: 55
# empty=0, full=0
# =====================
# =====================
# wrote: 66
# empty=0, full=0
# =====================
# =====================
# wrote: 77
# empty=0, full=1
# =====================
# =====================
# read: 00 
# empty=0 full=0
# =====================
# read: 11 
# empty=0 full=0
# =====================
# read: 22 
# empty=0 full=0
# =====================
# read: 33 
# empty=0 full=0
# =====================
# read: 44 
# empty=0 full=0
# =====================
# read: 55 
# empty=0 full=0
# =====================
# read: 66 
# empty=0 full=0
# =====================
# read: 77 
# empty=1 full=0
# =====================
# wrote: 88
# empty=0, full=0
# =====================
# =====================
# wrote: 99
# empty=0, full=0
# =====================
# =====================
# wrote: aa
# empty=0, full=0
# =====================
# =====================
# wrote: bb
# empty=0, full=0
# =====================
# =====================
# wrote: cc
# empty=0, full=0
# =====================
# =====================
# wrote: dd
# empty=0, full=0
# =====================
# =====================
# wrote: ee
# empty=0, full=0
# =====================
# =====================
# read: 88 
# empty=0 full=0
# =====================
# read: 99 
# empty=0 full=0
# =====================
# read: aa 
# empty=0 full=0
# =====================
# read: bb 
# empty=0 full=0
# =====================
# read: cc 
# empty=0 full=0
# =====================
# read: dd 
# empty=0 full=0
# =====================
# read: ee 
# empty=1 full=0
# =====================
# wrote: ff
# empty=0, full=0
# =====================
# =====================
# wrote: 01
# empty=0, full=0
# =====================
# =====================
# wrote: 02
# empty=0, full=0
# =====================
# =====================
# wrote: 04
# empty=0, full=0
# =====================
# =====================
# wrote: 08
# empty=0, full=0
# =====================
# =====================
# wrote: 10
# empty=0, full=0
# =====================
# =====================
# read: ff 
# empty=0 full=0
# =====================
# read: 01 
# empty=0 full=0
# =====================
# read: 02 
# empty=0 full=0
# =====================
# read: 04 
# empty=0 full=0
# =====================
# read: 08 
# empty=0 full=0
# =====================
# read: 10 
# empty=1 full=0
# =====================
# wrote: 20
# empty=0, full=0
# =====================
# =====================
# wrote: 40
# empty=0, full=0
# =====================
# =====================
# wrote: 80
# empty=0, full=0
# =====================
# =====================
# wrote: fe
# empty=0, full=0
# =====================
# =====================
# wrote: fb
# empty=0, full=0
# =====================
# =====================
# read: 20 
# empty=0 full=0
# =====================
# read: 40 
# empty=0 full=0
# =====================
# read: 80 
# empty=0 full=0
# =====================
# read: fe 
# empty=0 full=0
# =====================
# read: fb 
# empty=1 full=0
# =====================
# wrote: f7
# empty=0, full=0
# =====================
# =====================
# wrote: ef
# empty=0, full=0
# =====================
# =====================
# wrote: bf
# empty=0, full=0
# =====================
# =====================
# wrote: 7f
# empty=0, full=0
# =====================
# =====================
# read: f7 
# empty=0 full=0
# =====================
# read: ef 
# empty=0 full=0
# =====================
# read: bf 
# empty=0 full=0
# =====================
# read: 7f 
# empty=1 full=0
# ** Note: $finish    : fifo_tb.sv(54)
#    Time: 3030 ns  Iteration: 1  Instance: /tb
# 1
# Break in Module tb at fifo_tb.sv line 54
vlog *src/*sv
# Model Technology ModelSim PE Student Edition vlog 10.3b Compiler 2014.06 Jun  2 2014
# Start time: 03:41:48 on Jun 11,2014
# vlog -reportprogress 300 *src/*sv 
# ** Error: (vlog-7) Failed to open design unit file "*src/*sv" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# End time: 03:41:48 on Jun 11,2014, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/Modeltech_pe_edu_10.3b/win32pe_edu/vlog failed.
ls
# averager.sv
# averager.sv.bak
# ctrl_blk_2.sv
# ctrl_blk_2.sv.bak
# ctrl_blk_50.sv
# ctrl_blk_50.sv.bak
# fifo.sv
# fifo.sv.bak
# fifo_tb.sv
# input_data
# output_data
# ram_addr_cntr.sv
# ram_addr_cntr.sv.bak
# shift_reg.sv
# shift_reg.sv.bak
# tas.sv
# tas.sv.bak
# transcript
# vsim.wlf
# work
cd ..
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
quit -sim
ls
# averager.sv
# averager.sv.bak
# ctrl_blk_2.sv
# ctrl_blk_2.sv.bak
# ctrl_blk_50.sv
# ctrl_blk_50.sv.bak
# fifo.sv
# fifo.sv.bak
# fifo_tb.sv
# input_data
# output_data
# ram_addr_cntr.sv
# ram_addr_cntr.sv.bak
# shift_reg.sv
# shift_reg.sv.bak
# tas.sv
# tas.sv.bak
# transcript
# vsim.wlf
# work
..
# invalid command name ".."
cd ..
ls
# README
# bin
# clean.sh
# command.log
# default.svf
# dofile
# doit
# logs
# output_data
# reports
# rtl_src
# sdfout
# tb_src
# transcript
# turnin
# vectors
# vlogout
# vsim.wlf
# work
vlog -novopt *src/*sv
# Model Technology ModelSim PE Student Edition vlog 10.3b Compiler 2014.06 Jun  2 2014
# Start time: 03:42:13 on Jun 11,2014
# vlog -reportprogress 300 -novopt rtl_src/averager.sv rtl_src/ctrl_blk_2.sv rtl_src/ctrl_blk_50.sv rtl_src/fifo.sv rtl_src/fifo_tb.sv rtl_src/ram_addr_cntr.sv rtl_src/shift_reg.sv rtl_src/tas.sv tb_src/tb.sv 
# -- Compiling module averager
# -- Compiling module ctrl_blk_2
# -- Compiling module ctrl_blk_50
# -- Compiling module fifo
# -- Compiling module tb
# -- Compiling module ram_addr_cntr
# -- Compiling module shift_reg
# -- Compiling module tas
# ** Warning: tb_src/tb.sv(1): (vlog-2275) 'tb' already exists and will be overwritten.
# 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 03:42:13 on Jun 11,2014, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.tb -novopt
# vsim 
# Start time: 03:42:23 on Jun 11,2014
# Loading sv_std.std
# Loading work.tb
# Loading work.tas
# Loading work.shift_reg
# Loading work.ctrl_blk_50
# Loading work.fifo
# Loading work.ctrl_blk_2
# Loading work.averager
# Loading work.ram_addr_cntr
add wave -position end sim:/tb/tas_0/*
add wave -position end sim:/tb/tas_0/A1/*
add wave -position end sim:/tb/tas_0/CB2/*
add wave -position end sim:/tb/tas_0/F1/*
add wave -position end sim:/tb/tas_0/CB50/*
add wave -position end sim:/tb/tas_0/S1/*
add wave -position end sim:/tb/tas_0/RAC1/*
run 10000
# sending: a5
# sending: 3a
# sending: 55
# sending: 43
# sending: 3c
# write to RAM:: address: 7ff  data:  16 
# 
# sending: a5
# sending: 0a
# sending: 14
# sending: 1e
# sending: 28
# write to RAM:: address: 7fe  data:   5 
# 
# write to RAM:: address: 7fd  data:  10 
# 
run 10000
# sending: a5
# sending: 02
# write to RAM:: address: 7fc  data:   7 
# 
# sending: 04
# write to RAM:: address: 7fb  data:  41 
# 
# write to RAM:: address: 7fa  data:  10 
# 
# sending: 06
run 10000
# write to RAM:: address: 7f9  data:   0 
# 
# write to RAM:: address: 7f8  data:  41 
# 
# sending: 08
# sending: c3
# sending: 0a
# sending: 0c
# sending: 0e
# write to RAM:: address: 7f7  data:   3 
# 
# sending: 10
# write to RAM:: address: 7f6  data:   3 
# 
run 10000
# write to RAM:: address: 7f5  data:   4 
# 
# sending: a5
# sending: 12
# write to RAM:: address: 7f4  data:   3 
# 
# write to RAM:: address: 7f3  data:   4 
# 
# sending: 14
# write to RAM:: address: 7f2  data:   4 
# 
run 10000
# sending: 16
# sending: 18
# sending: c3
# sending: 1a
# sending: 1c
# write to RAM:: address: 7f1  data:  22 
# 
# write to RAM:: address: 7ef  data:   6 
# 
# sending: 1e
# write to RAM:: address: 7ee  data:   7 
# 
# sending: 1f
run 10000
# write to RAM:: address: 7ed  data:   7 
# 
# write to RAM:: address: 7ec  data:   7 
# 
# sending: a5
# sending: 7f
# sending: 7f
# sending: 7f
# sending: 7f
# write to RAM:: address: 7eb  data:  31 
# 
# write to RAM:: address: 7ea  data: 158 
# 
# sending: a5
# sending: 22
run 10000
# write to RAM:: address: 7e8  data:  31 
# 
# sending: 24
# sending: 26
# sending: 28
# write to RAM:: address: 7e7  data:   9 
# 
# sending: c3
# sending: 2a
# write to RAM:: address: 7e6  data:  10 
# 
# sending: 2c
# write to RAM:: address: 7e5  data:   9 
# 
run 100000
# write to RAM:: address: 7e4  data:  11 
# 
# sending: 2e
# write to RAM:: address: 7e3  data:  53 
# 
# sending: 30
# write to RAM:: address: 7e1  data:  11 
# 
# write to RAM:: address: 7e0  data:  10 
# 
# sending: a5
# sending: 02
# write to RAM:: address: 7df  data:  12 
# 
# write to RAM:: address: 7de  data:  36 
# 
# sending: 04
# write to RAM:: address: 7dc  data:   0 
# 
# sending: 06
# write to RAM:: address: 7db  data:   1 
# 
# write to RAM:: address: 7da  data:   1 
# 
# sending: 08
# sending: 83
# sending: a5
# sending: c3
# sending: a5
# write to RAM:: address: 7d9  data:   2 
# 
# write to RAM:: address: 7d8  data:   1 
# 
# sending: c3
# write to RAM:: address: 7d7  data:  48 
# 
# sending: a5
# sending: 12
# write to RAM:: address: 7d6  data:  41 
# 
# write to RAM:: address: 7d5  data:  41 
# 
# sending: 14
# write to RAM:: address: 7d4  data:   4 
# 
# sending: 16
# sending: 18
# sending: c1
# sending: a5
# sending: a5
# write to RAM:: address: 7d3  data:   5 
# 
# write to RAM:: address: 7d2  data:   5 
# 
# sending: c3
# write to RAM:: address: 7d1  data:   6 
# 
# write to RAM:: address: 7d0  data:   5 
# 
# sending: c3
# write to RAM:: address: 7cf  data:  41 
# 
# sending: a1
# sending: a5
# sending: c3
# sending: c3
# write to RAM:: address: 7ce  data:  40 
# 
# sending: a5
# write to RAM:: address: 7cd  data:  48 
# 
# sending: a5
# sending: 22
# write to RAM:: address: 7cc  data:   8 
# 
# write to RAM:: address: 7cb  data:  41 
# 
# sending: 24
# sending: 26
# sending: 28
# sending: c6
# sending: c3
# write to RAM:: address: 7ca  data:   9 
# 
# sending: a5
# write to RAM:: address: 7c9  data:  10 
# 
# write to RAM:: address: 7c8  data:   9 
# 
# sending: 46
# write to RAM:: address: 7c7  data:  41 
# 
# sending: 48
# write to RAM:: address: 7c6  data:  10 
# 
# write to RAM:: address: 7c5  data:  17 
# 
# sending: c2
# sending: a5
# write to RAM:: address: 7c4  data:  41 
# 
# sending: c3
# sending: a5
# write to RAM:: address: 7c3  data:  18 
# 
# sending: c3
# write to RAM:: address: 7c2  data:  41 
# 
# write to RAM:: address: 7c1  data: 228 
# 
# write to RAM:: address: 7bf  data:  48 
# 
# write to RAM:: address: 7be  data:  48 
# 
# write to RAM:: address: 7bd  data:  48 
# 
run 100000
# write to RAM:: address: 7bc  data:  41 
# 
# write to RAM:: address: 7bb  data:  48 
# 
# write to RAM:: address: 7ba  data:  48 
# 
# write to RAM:: address: 7b9  data:  41 
# 
# write to RAM:: address: 7b8  data:  48 
# 
# write to RAM:: address: 7b7  data:  48 
# 
# write to RAM:: address: 7b6  data:  48 
# 
# write to RAM:: address: 7b5  data:  48 
# 
# write to RAM:: address: 7b4  data:  41 
# 
# write to RAM:: address: 7b3  data:  48 
# 
# write to RAM:: address: 7b2  data:  48 
# 
# write to RAM:: address: 7b1  data:  41 
# 
# write to RAM:: address: 7b0  data: 228 
# 
# write to RAM:: address: 7ae  data:  48 
# 
# write to RAM:: address: 7ad  data:  48 
# 
# write to RAM:: address: 7ac  data:  48 
# 
# write to RAM:: address: 7ab  data:  41 
# 
# write to RAM:: address: 7aa  data:  48 
# 
# write to RAM:: address: 7a9  data:  48 
# 
# write to RAM:: address: 7a8  data:  41 
# 
# write to RAM:: address: 7a7  data:  48 
# 
# write to RAM:: address: 7a6  data:  48 
# 
# write to RAM:: address: 7a5  data:  48 
# 
# write to RAM:: address: 7a4  data:  48 
# 
# write to RAM:: address: 7a3  data:  41 
# 
# write to RAM:: address: 7a2  data:  48 
# 
# write to RAM:: address: 7a1  data:  48 
# 
# write to RAM:: address: 7a0  data:  41 
# 
# write to RAM:: address: 79f  data: 228 
# 
# write to RAM:: address: 79d  data:  48 
# 
# write to RAM:: address: 79c  data:  48 
# 
# write to RAM:: address: 79b  data:  48 
# 
# write to RAM:: address: 79a  data:  41 
# 
# write to RAM:: address: 799  data:  48 
# 
# write to RAM:: address: 798  data:  48 
# 
# write to RAM:: address: 797  data:  41 
# 
# write to RAM:: address: 796  data:  48 
# 
# write to RAM:: address: 795  data:  48 
# 
run 100000
# write to RAM:: address: 794  data:  48 
# 
# write to RAM:: address: 793  data:  48 
# 
# write to RAM:: address: 792  data:  41 
# 
# write to RAM:: address: 791  data:  48 
# 
# write to RAM:: address: 790  data:  48 
# 
# write to RAM:: address: 78f  data:  41 
# 
# write to RAM:: address: 78e  data: 228 
# 
# write to RAM:: address: 78c  data:  48 
# 
# write to RAM:: address: 78b  data:  48 
# 
# write to RAM:: address: 78a  data:  48 
# 
# write to RAM:: address: 789  data:  41 
# 
# write to RAM:: address: 788  data:  48 
# 
# write to RAM:: address: 787  data:  48 
# 
# write to RAM:: address: 786  data:  41 
# 
# write to RAM:: address: 785  data:  48 
# 
# write to RAM:: address: 784  data:  48 
# 
# write to RAM:: address: 783  data:  48 
# 
# write to RAM:: address: 782  data:  48 
# 
# write to RAM:: address: 781  data:  41 
# 
# write to RAM:: address: 780  data:  48 
# 
# write to RAM:: address: 77f  data:  48 
# 
# write to RAM:: address: 77e  data:  41 
# 
# write to RAM:: address: 77d  data: 228 
# 
# write to RAM:: address: 77b  data:  48 
# 
# write to RAM:: address: 77a  data:  48 
# 
# write to RAM:: address: 779  data:  48 
# 
# write to RAM:: address: 778  data:  41 
# 
# write to RAM:: address: 777  data:  48 
# 
# write to RAM:: address: 776  data:  48 
# 
# write to RAM:: address: 775  data:  41 
# 
# write to RAM:: address: 774  data:  48 
# 
# write to RAM:: address: 773  data:  48 
# 
# write to RAM:: address: 772  data:  48 
# 
# write to RAM:: address: 771  data:  48 
# 
# write to RAM:: address: 770  data:  41 
# 
# write to RAM:: address: 76f  data:  48 
# 
# write to RAM:: address: 76e  data:  48 
# 
# End time: 03:44:39 on Jun 11,2014, Elapsed time: 0:02:16
# Errors: 0, Warnings: 0
