{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721849488448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721849488448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 24 16:31:28 2024 " "Processing started: Wed Jul 24 16:31:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721849488448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849488448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pbl3 -c pbl3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pbl3 -c pbl3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849488448 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721849488563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721849488564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Irrigacao.v 1 1 " "Found 1 design units, including 1 entities, in source file Irrigacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 Irrigacao " "Found entity 1: Irrigacao" {  } { { "Irrigacao.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/Irrigacao.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849493567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849493567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_tiporega.v 1 1 " "Found 1 design units, including 1 entities, in source file mef_tiporega.v" { { "Info" "ISGN_ENTITY_NAME" "1 mef_tiporega " "Found entity 1: mef_tiporega" {  } { { "mef_tiporega.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/mef_tiporega.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849493568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849493568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849493568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849493568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_mod4.v 1 1 " "Found 1 design units, including 1 entities, in source file cont_mod4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cont_mod4 " "Found entity 1: cont_mod4" {  } { { "cont_mod4.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849493569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849493569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopJK.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopJK.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopJK " "Found entity 1: flipflopJK" {  } { { "flipflopJK.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/flipflopJK.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849493569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849493569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_mod16.v 1 1 " "Found 1 design units, including 1 entities, in source file cont_mod16.v" { { "Info" "ISGN_ENTITY_NAME" "1 cont_mod16 " "Found entity 1: cont_mod16" {  } { { "cont_mod16.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849493570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849493570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivisorClock.v 1 1 " "Found 1 design units, including 1 entities, in source file DivisorClock.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorClock " "Found entity 1: DivisorClock" {  } { { "DivisorClock.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/DivisorClock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849493570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849493570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft.v 1 1 " "Found 1 design units, including 1 entities, in source file fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft " "Found entity 1: fft" {  } { { "fft.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/fft.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849493570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849493570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/decode.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849493571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849493571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Seletor_Imagem.v 1 1 " "Found 1 design units, including 1 entities, in source file Seletor_Imagem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seletor_Imagem " "Found entity 1: Seletor_Imagem" {  } { { "Seletor_Imagem.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/Seletor_Imagem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849493571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849493571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_adub_limp.v 1 1 " "Found 1 design units, including 1 entities, in source file mef_adub_limp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mef_adub_limp " "Found entity 1: mef_adub_limp" {  } { { "mef_adub_limp.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/mef_adub_limp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849493572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849493572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_cxa.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_cxa.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cxa " "Found entity 1: decode_cxa" {  } { { "decode_cxa.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/decode_cxa.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849493572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849493572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_simb.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_simb.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_simb " "Found entity 1: decode_simb" {  } { { "decode_simb.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/decode_simb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849493573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849493573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1x4_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_1x4_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1x4_normal " "Found entity 1: mux_1x4_normal" {  } { { "mux_1x4_normal.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/mux_1x4_normal.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849493573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849493573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_mod2.v 1 1 " "Found 1 design units, including 1 entities, in source file cont_mod2.v" { { "Info" "ISGN_ENTITY_NAME" "1 cont_mod2 " "Found entity 1: cont_mod2" {  } { { "cont_mod2.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849493573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849493573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file fft_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft_rst " "Found entity 1: fft_rst" {  } { { "fft_rst.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/fft_rst.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849493574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849493574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1x2_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_1x2_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1x2_normal " "Found entity 1: mux_1x2_normal" {  } { { "mux_1x2_normal.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/mux_1x2_normal.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849493574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849493574 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CRn main.v(32) " "Verilog HDL Implicit Net warning at main.v(32): created implicit net for \"CRn\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849493574 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ContA3n main.v(33) " "Verilog HDL Implicit Net warning at main.v(33): created implicit net for \"ContA3n\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849493574 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Yn cont_mod4.v(12) " "Verilog HDL Implicit Net warning at cont_mod4.v(12): created implicit net for \"Yn\"" {  } { { "cont_mod4.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod4.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849493574 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Yn cont_mod16.v(18) " "Verilog HDL Implicit Net warning at cont_mod16.v(18): created implicit net for \"Yn\"" {  } { { "cont_mod16.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod16.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849493574 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Wire0 cont_mod16.v(20) " "Verilog HDL Implicit Net warning at cont_mod16.v(20): created implicit net for \"Wire0\"" {  } { { "cont_mod16.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod16.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849493574 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notA2 Seletor_Imagem.v(32) " "Verilog HDL Implicit Net warning at Seletor_Imagem.v(32): created implicit net for \"notA2\"" {  } { { "Seletor_Imagem.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/Seletor_Imagem.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849493574 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notA3 Seletor_Imagem.v(33) " "Verilog HDL Implicit Net warning at Seletor_Imagem.v(33): created implicit net for \"notA3\"" {  } { { "Seletor_Imagem.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/Seletor_Imagem.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849493574 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nv2 mef_adub_limp.v(27) " "Verilog HDL Implicit Net warning at mef_adub_limp.v(27): created implicit net for \"Nv2\"" {  } { { "mef_adub_limp.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/mef_adub_limp.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849493574 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nv2 decode_cxa.v(10) " "Verilog HDL Implicit Net warning at decode_cxa.v(10): created implicit net for \"Nv2\"" {  } { { "decode_cxa.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/decode_cxa.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849493574 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Yn cont_mod2.v(12) " "Verilog HDL Implicit Net warning at cont_mod2.v(12): created implicit net for \"Yn\"" {  } { { "cont_mod2.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod2.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849493574 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notY mux_1x2_normal.v(13) " "Verilog HDL Implicit Net warning at mux_1x2_normal.v(13): created implicit net for \"notY\"" {  } { { "mux_1x2_normal.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/mux_1x2_normal.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849493574 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorClock.v(34) " "Verilog HDL Instantiation warning at DivisorClock.v(34): instance has no name" {  } { { "DivisorClock.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/DivisorClock.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849493575 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorClock.v(35) " "Verilog HDL Instantiation warning at DivisorClock.v(35): instance has no name" {  } { { "DivisorClock.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/DivisorClock.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849493575 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(27) " "Verilog HDL Instantiation warning at main.v(27): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849493575 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(40) " "Verilog HDL Instantiation warning at main.v(40): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849493575 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cont_mod4.v(21) " "Verilog HDL Instantiation warning at cont_mod4.v(21): instance has no name" {  } { { "cont_mod4.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod4.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849493575 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cont_mod4.v(23) " "Verilog HDL Instantiation warning at cont_mod4.v(23): instance has no name" {  } { { "cont_mod4.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod4.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849493575 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(41) " "Verilog HDL Instantiation warning at main.v(41): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849493575 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Seletor_Imagem.v(23) " "Verilog HDL Instantiation warning at Seletor_Imagem.v(23): instance has no name" {  } { { "Seletor_Imagem.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/Seletor_Imagem.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849493575 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Seletor_Imagem.v(26) " "Verilog HDL Instantiation warning at Seletor_Imagem.v(26): instance has no name" {  } { { "Seletor_Imagem.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/Seletor_Imagem.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849493575 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Seletor_Imagem.v(38) " "Verilog HDL Instantiation warning at Seletor_Imagem.v(38): instance has no name" {  } { { "Seletor_Imagem.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/Seletor_Imagem.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849493575 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Seletor_Imagem.v(39) " "Verilog HDL Instantiation warning at Seletor_Imagem.v(39): instance has no name" {  } { { "Seletor_Imagem.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/Seletor_Imagem.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849493575 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Seletor_Imagem.v(40) " "Verilog HDL Instantiation warning at Seletor_Imagem.v(40): instance has no name" {  } { { "Seletor_Imagem.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/Seletor_Imagem.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849493575 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Seletor_Imagem.v(41) " "Verilog HDL Instantiation warning at Seletor_Imagem.v(41): instance has no name" {  } { { "Seletor_Imagem.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/Seletor_Imagem.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849493575 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(44) " "Verilog HDL Instantiation warning at main.v(44): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849493575 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(47) " "Verilog HDL Instantiation warning at main.v(47): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849493575 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(50) " "Verilog HDL Instantiation warning at main.v(50): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849493575 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mef_adub_limp.v(66) " "Verilog HDL or VHDL warning at mef_adub_limp.v(66): conditional expression evaluates to a constant" {  } { { "mef_adub_limp.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/mef_adub_limp.v" 66 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1721849493575 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(51) " "Verilog HDL Instantiation warning at main.v(51): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849493576 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cont_mod16.v(41) " "Verilog HDL Instantiation warning at cont_mod16.v(41): instance has no name" {  } { { "cont_mod16.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod16.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849493576 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cont_mod16.v(42) " "Verilog HDL Instantiation warning at cont_mod16.v(42): instance has no name" {  } { { "cont_mod16.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod16.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849493576 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cont_mod16.v(43) " "Verilog HDL Instantiation warning at cont_mod16.v(43): instance has no name" {  } { { "cont_mod16.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod16.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849493576 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cont_mod16.v(44) " "Verilog HDL Instantiation warning at cont_mod16.v(44): instance has no name" {  } { { "cont_mod16.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod16.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849493576 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cont_mod2.v(29) " "Verilog HDL Instantiation warning at cont_mod2.v(29): instance has no name" {  } { { "cont_mod2.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod2.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849493576 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cont_mod2.v(31) " "Verilog HDL Instantiation warning at cont_mod2.v(31): instance has no name" {  } { { "cont_mod2.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod2.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721849493576 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721849493610 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 main.v(20) " "Verilog HDL warning at main.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721849493611 "|main"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 main.v(21) " "Verilog HDL warning at main.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721849493611 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorClock DivisorClock:comb_9 " "Elaborating entity \"DivisorClock\" for hierarchy \"DivisorClock:comb_9\"" {  } { { "main.v" "comb_9" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849493612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft DivisorClock:comb_9\|fft:div_2 " "Elaborating entity \"fft\" for hierarchy \"DivisorClock:comb_9\|fft:div_2\"" {  } { { "DivisorClock.v" "div_2" { Text "/home/aluno/Downloads/RegaAutomaticav3/DivisorClock.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849493612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1x4_normal mux_1x4_normal:comb_17 " "Elaborating entity \"mux_1x4_normal\" for hierarchy \"mux_1x4_normal:comb_17\"" {  } { { "main.v" "comb_17" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849493614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_mod4 cont_mod4:comb_18 " "Elaborating entity \"cont_mod4\" for hierarchy \"cont_mod4:comb_18\"" {  } { { "main.v" "comb_18" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849493615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft_rst cont_mod4:comb_18\|fft_rst:comb_8 " "Elaborating entity \"fft_rst\" for hierarchy \"cont_mod4:comb_18\|fft_rst:comb_8\"" {  } { { "cont_mod4.v" "comb_8" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod4.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849493616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seletor_Imagem Seletor_Imagem:comb_19 " "Elaborating entity \"Seletor_Imagem\" for hierarchy \"Seletor_Imagem:comb_19\"" {  } { { "main.v" "comb_19" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849493616 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Seletor_Imagem.v(96) " "Verilog HDL warning at Seletor_Imagem.v(96): actual bit length 32 differs from formal bit length 1" {  } { { "Seletor_Imagem.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/Seletor_Imagem.v" 96 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721849493617 "|main|Seletor_Imagem:comb_19"}
{ "Warning" "WSGN_SEARCH_FILE" "demux_1x4.v 1 1 " "Using design file demux_1x4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 demux_1x4 " "Found entity 1: demux_1x4" {  } { { "demux_1x4.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/demux_1x4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721849493623 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1721849493623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_1x4 Seletor_Imagem:comb_19\|demux_1x4:comb_4 " "Elaborating entity \"demux_1x4\" for hierarchy \"Seletor_Imagem:comb_19\|demux_1x4:comb_4\"" {  } { { "Seletor_Imagem.v" "comb_4" { Text "/home/aluno/Downloads/RegaAutomaticav3/Seletor_Imagem.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849493624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode Seletor_Imagem:comb_19\|decode:comb_11 " "Elaborating entity \"decode\" for hierarchy \"Seletor_Imagem:comb_19\|decode:comb_11\"" {  } { { "Seletor_Imagem.v" "comb_11" { Text "/home/aluno/Downloads/RegaAutomaticav3/Seletor_Imagem.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849493624 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decode.v(63) " "Verilog HDL warning at decode.v(63): actual bit length 32 differs from formal bit length 1" {  } { { "decode.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/decode.v" 63 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721849493625 "|main|Seletor_Imagem:comb_22|decode:comb_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cxa Seletor_Imagem:comb_19\|decode_cxa:comb_13 " "Elaborating entity \"decode_cxa\" for hierarchy \"Seletor_Imagem:comb_19\|decode_cxa:comb_13\"" {  } { { "Seletor_Imagem.v" "comb_13" { Text "/home/aluno/Downloads/RegaAutomaticav3/Seletor_Imagem.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849493625 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decode_cxa.v(20) " "Verilog HDL warning at decode_cxa.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "decode_cxa.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/decode_cxa.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721849493625 "|main|Seletor_Imagem:comb_19|decode_cxa:comb_12"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decode_cxa.v(24) " "Verilog HDL warning at decode_cxa.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "decode_cxa.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/decode_cxa.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721849493625 "|main|Seletor_Imagem:comb_19|decode_cxa:comb_12"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decode_cxa.v(28) " "Verilog HDL warning at decode_cxa.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "decode_cxa.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/decode_cxa.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721849493625 "|main|Seletor_Imagem:comb_19|decode_cxa:comb_12"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decode_cxa.v(36) " "Verilog HDL warning at decode_cxa.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "decode_cxa.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/decode_cxa.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721849493625 "|main|Seletor_Imagem:comb_19|decode_cxa:comb_12"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decode_cxa.v(44) " "Verilog HDL warning at decode_cxa.v(44): actual bit length 32 differs from formal bit length 1" {  } { { "decode_cxa.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/decode_cxa.v" 44 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721849493625 "|main|Seletor_Imagem:comb_19|decode_cxa:comb_12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_simb Seletor_Imagem:comb_19\|decode_simb:comb_14 " "Elaborating entity \"decode_simb\" for hierarchy \"Seletor_Imagem:comb_19\|decode_simb:comb_14\"" {  } { { "Seletor_Imagem.v" "comb_14" { Text "/home/aluno/Downloads/RegaAutomaticav3/Seletor_Imagem.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849493625 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decode_simb.v(47) " "Verilog HDL warning at decode_simb.v(47): actual bit length 32 differs from formal bit length 1" {  } { { "decode_simb.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/decode_simb.v" 47 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721849493626 "|main|Seletor_Imagem:comb_22|decode_simb:comb_13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Irrigacao Irrigacao:comb_20 " "Elaborating entity \"Irrigacao\" for hierarchy \"Irrigacao:comb_20\"" {  } { { "main.v" "comb_20" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849493626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mef_tiporega mef_tiporega:comb_21 " "Elaborating entity \"mef_tiporega\" for hierarchy \"mef_tiporega:comb_21\"" {  } { { "main.v" "comb_21" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849493626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mef_adub_limp mef_adub_limp:comb_22 " "Elaborating entity \"mef_adub_limp\" for hierarchy \"mef_adub_limp:comb_22\"" {  } { { "main.v" "comb_22" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721849493627 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Nv2 0 mef_adub_limp.v(27) " "Net \"Nv2\" at mef_adub_limp.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "mef_adub_limp.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/mef_adub_limp.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721849493627 "|main|mef_adub_limp:comb_22"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_8 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "cont_mod4.v" "comb_8" { Text "/home/aluno/Downloads/RegaAutomaticav3/cont_mod4.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721849493636 "|main|cont_mod4:comb_18|fft_rst:comb_8"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1721849493682 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1721849493682 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1721849493843 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_D4 VCC " "Pin \"SEG_D4\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721849493860 "|main|SEG_D4"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_P VCC " "Pin \"SEG_P\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721849493860 "|main|SEG_P"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1721849493860 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1721849493870 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T1 " "No output dependent on input pin \"T1\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/RegaAutomaticav3/main.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721849493873 "|main|T1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1721849493873 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721849493873 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721849493873 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721849493873 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721849493873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721849493898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 24 16:31:33 2024 " "Processing ended: Wed Jul 24 16:31:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721849493898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721849493898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721849493898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721849493898 ""}
