{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654761877852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654761877858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 16:04:37 2022 " "Processing started: Thu Jun 09 16:04:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654761877858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761877858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LJQ -c LJQ " "Command: quartus_map --read_settings_files=on --write_settings_files=off LJQ -c LJQ" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761877858 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654761878286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/imem.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761885182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761885182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vmem.v 1 1 " "Found 1 design units, including 1 entities, in source file vmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 vmem " "Found entity 1: vmem" {  } { { "vmem.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/vmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761885186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761885186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd7seg " "Found entity 1: bcd7seg" {  } { { "bcd7seg.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/bcd7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761885190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761885190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "clkgen.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/clkgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761885193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761885193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/dmem.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761885197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761885197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp11.v 9 9 " "Found 9 design units, including 9 entities, in source file exp11.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp11 " "Found entity 1: exp11" {  } { { "exp11.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/exp11.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761885204 ""} { "Info" "ISGN_ENTITY_NAME" "2 instr_mod " "Found entity 2: instr_mod" {  } { { "exp11.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/exp11.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761885204 ""} { "Info" "ISGN_ENTITY_NAME" "3 ctrl " "Found entity 3: ctrl" {  } { { "exp11.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/exp11.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761885204 ""} { "Info" "ISGN_ENTITY_NAME" "4 imm_mod " "Found entity 4: imm_mod" {  } { { "exp11.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/exp11.v" 307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761885204 ""} { "Info" "ISGN_ENTITY_NAME" "5 alu " "Found entity 5: alu" {  } { { "exp11.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/exp11.v" 335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761885204 ""} { "Info" "ISGN_ENTITY_NAME" "6 barrel " "Found entity 6: barrel" {  } { { "exp11.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/exp11.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761885204 ""} { "Info" "ISGN_ENTITY_NAME" "7 pc_mod " "Found entity 7: pc_mod" {  } { { "exp11.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/exp11.v" 462 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761885204 ""} { "Info" "ISGN_ENTITY_NAME" "8 regfile " "Found entity 8: regfile" {  } { { "exp11.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/exp11.v" 479 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761885204 ""} { "Info" "ISGN_ENTITY_NAME" "9 Branch_mod " "Found entity 9: Branch_mod" {  } { { "exp11.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/exp11.v" 507 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761885204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761885204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "vga_ctrl.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761885208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761885208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/data_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761885212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761885212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "instr_mem.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/instr_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761885215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761885215 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key ljq.v(15) " "Verilog HDL Declaration information at ljq.v(15): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654761885273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 ljq.v(24) " "Verilog HDL Declaration information at ljq.v(24): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654761885273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 ljq.v(25) " "Verilog HDL Declaration information at ljq.v(25): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654761885273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 ljq.v(26) " "Verilog HDL Declaration information at ljq.v(26): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654761885273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 ljq.v(27) " "Verilog HDL Declaration information at ljq.v(27): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654761885273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 ljq.v(28) " "Verilog HDL Declaration information at ljq.v(28): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654761885273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 ljq.v(29) " "Verilog HDL Declaration information at ljq.v(29): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654761885273 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ljq.v 1 1 " "Using design file ljq.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LJQ " "Found entity 1: LJQ" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761885274 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654761885274 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LJQ " "Elaborating entity \"LJQ\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654761885279 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "memtemp1 ljq.v(98) " "Verilog HDL Always Construct warning at ljq.v(98): variable \"memtemp1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654761885286 "|LJQ"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "memtemp2 ljq.v(99) " "Verilog HDL Always Construct warning at ljq.v(99): variable \"memtemp2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654761885286 "|LJQ"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "memtemp3 ljq.v(100) " "Verilog HDL Always Construct warning at ljq.v(100): variable \"memtemp3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654761885286 "|LJQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "56 32 ljq.v(171) " "Verilog HDL assignment warning at ljq.v(171): truncated value with size 56 to match size of target (32)" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654761885287 "|LJQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 ljq.v(196) " "Verilog HDL assignment warning at ljq.v(196): truncated value with size 12 to match size of target (8)" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654761885325 "|LJQ"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "point.data_a 0 ljq.v(79) " "Net \"point.data_a\" at ljq.v(79) has no driver or initial value, using a default initial value '0'" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 79 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654761885339 "|LJQ"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "point.waddr_a 0 ljq.v(79) " "Net \"point.waddr_a\" at ljq.v(79) has no driver or initial value, using a default initial value '0'" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 79 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654761885339 "|LJQ"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "point.we_a 0 ljq.v(79) " "Net \"point.we_a\" at ljq.v(79) has no driver or initial value, using a default initial value '0'" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 79 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654761885339 "|LJQ"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp11 exp11:CPU " "Elaborating entity \"exp11\" for hierarchy \"exp11:CPU\"" {  } { { "ljq.v" "CPU" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761885360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mod exp11:CPU\|instr_mod:my_instr_mod " "Elaborating entity \"instr_mod\" for hierarchy \"exp11:CPU\|instr_mod:my_instr_mod\"" {  } { { "exp11.v" "my_instr_mod" { Text "C:/Users/LJQ/Desktop/LJQZS1/exp11.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761885372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl exp11:CPU\|ctrl:my_ctrl " "Elaborating entity \"ctrl\" for hierarchy \"exp11:CPU\|ctrl:my_ctrl\"" {  } { { "exp11.v" "my_ctrl" { Text "C:/Users/LJQ/Desktop/LJQZS1/exp11.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761885377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_mod exp11:CPU\|imm_mod:my_imm " "Elaborating entity \"imm_mod\" for hierarchy \"exp11:CPU\|imm_mod:my_imm\"" {  } { { "exp11.v" "my_imm" { Text "C:/Users/LJQ/Desktop/LJQZS1/exp11.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761885386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu exp11:CPU\|alu:my_alu " "Elaborating entity \"alu\" for hierarchy \"exp11:CPU\|alu:my_alu\"" {  } { { "exp11.v" "my_alu" { Text "C:/Users/LJQ/Desktop/LJQZS1/exp11.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761885392 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp exp11.v(352) " "Verilog HDL Always Construct warning at exp11.v(352): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "exp11.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/exp11.v" 352 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654761885394 "|LJQ|exp11:CPU|alu:my_alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "F exp11.v(352) " "Verilog HDL Always Construct warning at exp11.v(352): inferring latch(es) for variable \"F\", which holds its previous value in one or more paths through the always construct" {  } { { "exp11.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/exp11.v" 352 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654761885394 "|LJQ|exp11:CPU|alu:my_alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res exp11.v(352) " "Verilog HDL Always Construct warning at exp11.v(352): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "exp11.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/exp11.v" 352 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654761885394 "|LJQ|exp11:CPU|alu:my_alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "less exp11.v(352) " "Verilog HDL Always Construct warning at exp11.v(352): inferring latch(es) for variable \"less\", which holds its previous value in one or more paths through the always construct" {  } { { "exp11.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/exp11.v" 352 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654761885394 "|LJQ|exp11:CPU|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "less exp11.v(352) " "Inferred latch for \"less\" at exp11.v(352)" {  } { { "exp11.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/exp11.v" 352 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761885395 "|LJQ|exp11:CPU|alu:my_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel exp11:CPU\|alu:my_alu\|barrel:shift_reg " "Elaborating entity \"barrel\" for hierarchy \"exp11:CPU\|alu:my_alu\|barrel:shift_reg\"" {  } { { "exp11.v" "shift_reg" { Text "C:/Users/LJQ/Desktop/LJQZS1/exp11.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761885402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile exp11:CPU\|regfile:myregfile " "Elaborating entity \"regfile\" for hierarchy \"exp11:CPU\|regfile:myregfile\"" {  } { { "exp11.v" "myregfile" { Text "C:/Users/LJQ/Desktop/LJQZS1/exp11.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761885415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_mod exp11:CPU\|pc_mod:my_pc " "Elaborating entity \"pc_mod\" for hierarchy \"exp11:CPU\|pc_mod:my_pc\"" {  } { { "exp11.v" "my_pc" { Text "C:/Users/LJQ/Desktop/LJQZS1/exp11.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761885423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_mod exp11:CPU\|Branch_mod:my_branch " "Elaborating entity \"Branch_mod\" for hierarchy \"exp11:CPU\|Branch_mod:my_branch\"" {  } { { "exp11.v" "my_branch" { Text "C:/Users/LJQ/Desktop/LJQZS1/exp11.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761885429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:clkgen_mod " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:clkgen_mod\"" {  } { { "ljq.v" "clkgen_mod" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761885434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:data_mem " "Elaborating entity \"dmem\" for hierarchy \"dmem:data_mem\"" {  } { { "ljq.v" "data_mem" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761885442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem dmem:data_mem\|data_mem:ram_instance " "Elaborating entity \"data_mem\" for hierarchy \"dmem:data_mem\|data_mem:ram_instance\"" {  } { { "dmem.v" "ram_instance" { Text "C:/Users/LJQ/Desktop/LJQZS1/dmem.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761885455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:data_mem\|data_mem:ram_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:data_mem\|data_mem:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "data_mem.v" "altsyncram_component" { Text "C:/Users/LJQ/Desktop/LJQZS1/data_mem.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761885502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:data_mem\|data_mem:ram_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:data_mem\|data_mem:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "data_mem.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/data_mem.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761885513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:data_mem\|data_mem:ram_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:data_mem\|data_mem:ram_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761885513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761885513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761885513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761885513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761885513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761885513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file main_d.mif " "Parameter \"init_file\" = \"main_d.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761885513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761885513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761885513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761885513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761885513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761885513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761885513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761885513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761885513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761885513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761885513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761885513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761885513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761885513 ""}  } { { "data_mem.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/data_mem.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654761885513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mru1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mru1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mru1 " "Found entity 1: altsyncram_mru1" {  } { { "db/altsyncram_mru1.tdf" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_mru1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761885566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761885566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mru1 dmem:data_mem\|data_mem:ram_instance\|altsyncram:altsyncram_component\|altsyncram_mru1:auto_generated " "Elaborating entity \"altsyncram_mru1\" for hierarchy \"dmem:data_mem\|data_mem:ram_instance\|altsyncram:altsyncram_component\|altsyncram_mru1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761885567 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "32450 32768 0 1 1 " "32450 out of 32768 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "318 32767 " "Addresses ranging from 318 to 32767 are not initialized" {  } { { "C:/Users/LJQ/Desktop/LJQZS1/main_d.mif" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/main_d.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1654761885577 ""}  } { { "C:/Users/LJQ/Desktop/LJQZS1/main_d.mif" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/main_d.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1654761885577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761885818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761885818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la dmem:data_mem\|data_mem:ram_instance\|altsyncram:altsyncram_component\|altsyncram_mru1:auto_generated\|decode_8la:decode2 " "Elaborating entity \"decode_8la\" for hierarchy \"dmem:data_mem\|data_mem:ram_instance\|altsyncram:altsyncram_component\|altsyncram_mru1:auto_generated\|decode_8la:decode2\"" {  } { { "db/altsyncram_mru1.tdf" "decode2" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_mru1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761885820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_11a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_11a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_11a " "Found entity 1: decode_11a" {  } { { "db/decode_11a.tdf" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/decode_11a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761885857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761885857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_11a dmem:data_mem\|data_mem:ram_instance\|altsyncram:altsyncram_component\|altsyncram_mru1:auto_generated\|decode_11a:rden_decode_b " "Elaborating entity \"decode_11a\" for hierarchy \"dmem:data_mem\|data_mem:ram_instance\|altsyncram:altsyncram_component\|altsyncram_mru1:auto_generated\|decode_11a:rden_decode_b\"" {  } { { "db/altsyncram_mru1.tdf" "rden_decode_b" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_mru1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761885858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761885900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761885900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb dmem:data_mem\|data_mem:ram_instance\|altsyncram:altsyncram_component\|altsyncram_mru1:auto_generated\|mux_5hb:mux3 " "Elaborating entity \"mux_5hb\" for hierarchy \"dmem:data_mem\|data_mem:ram_instance\|altsyncram:altsyncram_component\|altsyncram_mru1:auto_generated\|mux_5hb:mux3\"" {  } { { "db/altsyncram_mru1.tdf" "mux3" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_mru1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761885902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vmem vmem:visual_mem " "Elaborating entity \"vmem\" for hierarchy \"vmem:visual_mem\"" {  } { { "ljq.v" "visual_mem" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761885977 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vmem.v(18) " "Verilog HDL assignment warning at vmem.v(18): truncated value with size 32 to match size of target (12)" {  } { { "vmem.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/vmem.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654761885981 "|LJQ|vmem:visual_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:instr_mem " "Elaborating entity \"imem\" for hierarchy \"imem:instr_mem\"" {  } { { "ljq.v" "instr_mem" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761885997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem imem:instr_mem\|instr_mem:imem_instance " "Elaborating entity \"instr_mem\" for hierarchy \"imem:instr_mem\|instr_mem:imem_instance\"" {  } { { "imem.v" "imem_instance" { Text "C:/Users/LJQ/Desktop/LJQZS1/imem.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761886008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:instr_mem\|instr_mem:imem_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"imem:instr_mem\|instr_mem:imem_instance\|altsyncram:altsyncram_component\"" {  } { { "instr_mem.v" "altsyncram_component" { Text "C:/Users/LJQ/Desktop/LJQZS1/instr_mem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761886020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:instr_mem\|instr_mem:imem_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"imem:instr_mem\|instr_mem:imem_instance\|altsyncram:altsyncram_component\"" {  } { { "instr_mem.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/instr_mem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761886029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:instr_mem\|instr_mem:imem_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"imem:instr_mem\|instr_mem:imem_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761886029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761886029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761886029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file main.mif " "Parameter \"init_file\" = \"main.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761886029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761886029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=INST " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=INST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761886029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761886029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761886029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761886029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761886029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761886029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761886029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761886029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761886029 ""}  } { { "instr_mem.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/instr_mem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654761886029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q5i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q5i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q5i1 " "Found entity 1: altsyncram_q5i1" {  } { { "db/altsyncram_q5i1.tdf" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_q5i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761886063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761886063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q5i1 imem:instr_mem\|instr_mem:imem_instance\|altsyncram:altsyncram_component\|altsyncram_q5i1:auto_generated " "Elaborating entity \"altsyncram_q5i1\" for hierarchy \"imem:instr_mem\|instr_mem:imem_instance\|altsyncram:altsyncram_component\|altsyncram_q5i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761886065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_goj2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_goj2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_goj2 " "Found entity 1: altsyncram_goj2" {  } { { "db/altsyncram_goj2.tdf" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_goj2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761886143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761886143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_goj2 imem:instr_mem\|instr_mem:imem_instance\|altsyncram:altsyncram_component\|altsyncram_q5i1:auto_generated\|altsyncram_goj2:altsyncram1 " "Elaborating entity \"altsyncram_goj2\" for hierarchy \"imem:instr_mem\|instr_mem:imem_instance\|altsyncram:altsyncram_component\|altsyncram_q5i1:auto_generated\|altsyncram_goj2:altsyncram1\"" {  } { { "db/altsyncram_q5i1.tdf" "altsyncram1" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_q5i1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761886145 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "61629 65536 0 1 1 " "61629 out of 65536 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "3907 65535 " "Addresses ranging from 3907 to 65535 are not initialized" {  } { { "C:/Users/LJQ/Desktop/LJQZS1/main.mif" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/main.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1654761886170 ""}  } { { "C:/Users/LJQ/Desktop/LJQZS1/main.mif" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/main.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1654761886170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761886710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761886710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla imem:instr_mem\|instr_mem:imem_instance\|altsyncram:altsyncram_component\|altsyncram_q5i1:auto_generated\|altsyncram_goj2:altsyncram1\|decode_dla:decode4 " "Elaborating entity \"decode_dla\" for hierarchy \"imem:instr_mem\|instr_mem:imem_instance\|altsyncram:altsyncram_component\|altsyncram_q5i1:auto_generated\|altsyncram_goj2:altsyncram1\|decode_dla:decode4\"" {  } { { "db/altsyncram_goj2.tdf" "decode4" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_goj2.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761886712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761886754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761886754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a imem:instr_mem\|instr_mem:imem_instance\|altsyncram:altsyncram_component\|altsyncram_q5i1:auto_generated\|altsyncram_goj2:altsyncram1\|decode_61a:rden_decode_a " "Elaborating entity \"decode_61a\" for hierarchy \"imem:instr_mem\|instr_mem:imem_instance\|altsyncram:altsyncram_component\|altsyncram_q5i1:auto_generated\|altsyncram_goj2:altsyncram1\|decode_61a:rden_decode_a\"" {  } { { "db/altsyncram_goj2.tdf" "rden_decode_a" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_goj2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761886756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/mux_ahb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761886800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761886800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb imem:instr_mem\|instr_mem:imem_instance\|altsyncram:altsyncram_component\|altsyncram_q5i1:auto_generated\|altsyncram_goj2:altsyncram1\|mux_ahb:mux6 " "Elaborating entity \"mux_ahb\" for hierarchy \"imem:instr_mem\|instr_mem:imem_instance\|altsyncram:altsyncram_component\|altsyncram_q5i1:auto_generated\|altsyncram_goj2:altsyncram1\|mux_ahb:mux6\"" {  } { { "db/altsyncram_goj2.tdf" "mux6" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_goj2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761886801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom imem:instr_mem\|instr_mem:imem_instance\|altsyncram:altsyncram_component\|altsyncram_q5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"imem:instr_mem\|instr_mem:imem_instance\|altsyncram:altsyncram_component\|altsyncram_q5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_q5i1.tdf" "mgl_prim2" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_q5i1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761887351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:instr_mem\|instr_mem:imem_instance\|altsyncram:altsyncram_component\|altsyncram_q5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"imem:instr_mem\|instr_mem:imem_instance\|altsyncram:altsyncram_component\|altsyncram_q5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_q5i1.tdf" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_q5i1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761887368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:instr_mem\|instr_mem:imem_instance\|altsyncram:altsyncram_component\|altsyncram_q5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"imem:instr_mem\|instr_mem:imem_instance\|altsyncram:altsyncram_component\|altsyncram_q5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761887368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761887368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761887368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1229869908 " "Parameter \"NODE_NAME\" = \"1229869908\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761887368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 65536 " "Parameter \"NUMWORDS\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761887368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761887368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761887368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 16 " "Parameter \"WIDTHAD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761887368 ""}  } { { "db/altsyncram_q5i1.tdf" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_q5i1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654761887368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter imem:instr_mem\|instr_mem:imem_instance\|altsyncram:altsyncram_component\|altsyncram_q5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"imem:instr_mem\|instr_mem:imem_instance\|altsyncram:altsyncram_component\|altsyncram_q5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761887477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl imem:instr_mem\|instr_mem:imem_instance\|altsyncram:altsyncram_component\|altsyncram_q5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"imem:instr_mem\|instr_mem:imem_instance\|altsyncram:altsyncram_component\|altsyncram_q5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761887596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr imem:instr_mem\|instr_mem:imem_instance\|altsyncram:altsyncram_component\|altsyncram_q5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"imem:instr_mem\|instr_mem:imem_instance\|altsyncram:altsyncram_component\|altsyncram_q5i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761887713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:clk_VGA " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:clk_VGA\"" {  } { { "ljq.v" "clk_VGA" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761887760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl vga_ctrl:VGA " "Elaborating entity \"vga_ctrl\" for hierarchy \"vga_ctrl:VGA\"" {  } { { "ljq.v" "VGA" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761887768 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keyboard.v 2 2 " "Using design file keyboard.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761887789 ""} { "Info" "ISGN_ENTITY_NAME" "2 ps2_keyboard " "Found entity 2: ps2_keyboard" {  } { { "keyboard.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/keyboard.v" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761887789 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654761887789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:my_kb " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:my_kb\"" {  } { { "ljq.v" "my_kb" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761887792 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 keyboard.v(69) " "Verilog HDL assignment warning at keyboard.v(69): truncated value with size 32 to match size of target (8)" {  } { { "keyboard.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/keyboard.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654761887792 "|LJQ|keyboard:my_kb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 keyboard.v(81) " "Verilog HDL assignment warning at keyboard.v(81): truncated value with size 32 to match size of target (8)" {  } { { "keyboard.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/keyboard.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654761887792 "|LJQ|keyboard:my_kb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 keyboard.v(97) " "Verilog HDL assignment warning at keyboard.v(97): truncated value with size 32 to match size of target (8)" {  } { { "keyboard.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/keyboard.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654761887793 "|LJQ|keyboard:my_kb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 keyboard.v(140) " "Verilog HDL assignment warning at keyboard.v(140): truncated value with size 32 to match size of target (8)" {  } { { "keyboard.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/keyboard.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654761887793 "|LJQ|keyboard:my_kb"}
{ "Warning" "WSGN_SEARCH_FILE" "scancode_ram.v 1 1 " "Using design file scancode_ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 scancode_ram " "Found entity 1: scancode_ram" {  } { { "scancode_ram.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/scancode_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761887819 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654761887819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scancode_ram keyboard:my_kb\|scancode_ram:myram " "Elaborating entity \"scancode_ram\" for hierarchy \"keyboard:my_kb\|scancode_ram:myram\"" {  } { { "keyboard.v" "myram" { Text "C:/Users/LJQ/Desktop/LJQZS1/keyboard.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761887821 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data0 scancode_ram.v(21) " "Verilog HDL Always Construct warning at scancode_ram.v(21): variable \"data0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scancode_ram.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/scancode_ram.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654761887821 "|LJQ|keyboard:my_kb|scancode_ram:myram"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data1 scancode_ram.v(22) " "Verilog HDL Always Construct warning at scancode_ram.v(22): variable \"data1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scancode_ram.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/scancode_ram.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654761887821 "|LJQ|keyboard:my_kb|scancode_ram:myram"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data2 scancode_ram.v(23) " "Verilog HDL Always Construct warning at scancode_ram.v(23): variable \"data2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scancode_ram.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/scancode_ram.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654761887821 "|LJQ|keyboard:my_kb|scancode_ram:myram"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data3 scancode_ram.v(24) " "Verilog HDL Always Construct warning at scancode_ram.v(24): variable \"data3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scancode_ram.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/scancode_ram.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654761887821 "|LJQ|keyboard:my_kb|scancode_ram:myram"}
{ "Warning" "WSGN_SEARCH_FILE" "reg_ram.v 1 1 " "Using design file reg_ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REG_RAM " "Found entity 1: REG_RAM" {  } { { "reg_ram.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/reg_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761887839 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654761887839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_RAM keyboard:my_kb\|scancode_ram:myram\|REG_RAM:my_RAM " "Elaborating entity \"REG_RAM\" for hierarchy \"keyboard:my_kb\|scancode_ram:myram\|REG_RAM:my_RAM\"" {  } { { "scancode_ram.v" "my_RAM" { Text "C:/Users/LJQ/Desktop/LJQZS1/scancode_ram.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761887845 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 reg_ram.v(6) " "Net \"RAM.data_a\" at reg_ram.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "reg_ram.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/reg_ram.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654761887847 "|LJQ|keyboard:my_kb|scancode_ram:myram|REG_RAM:my_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 reg_ram.v(6) " "Net \"RAM.waddr_a\" at reg_ram.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "reg_ram.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/reg_ram.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654761887847 "|LJQ|keyboard:my_kb|scancode_ram:myram|REG_RAM:my_RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 reg_ram.v(6) " "Net \"RAM.we_a\" at reg_ram.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "reg_ram.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/reg_ram.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654761887847 "|LJQ|keyboard:my_kb|scancode_ram:myram|REG_RAM:my_RAM"}
{ "Warning" "WSGN_SEARCH_FILE" "reg_shift.v 1 1 " "Using design file reg_shift.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REG_shift " "Found entity 1: REG_shift" {  } { { "reg_shift.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/reg_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761887870 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654761887870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_shift keyboard:my_kb\|scancode_ram:myram\|REG_shift:my_shift " "Elaborating entity \"REG_shift\" for hierarchy \"keyboard:my_kb\|scancode_ram:myram\|REG_shift:my_shift\"" {  } { { "scancode_ram.v" "my_shift" { Text "C:/Users/LJQ/Desktop/LJQZS1/scancode_ram.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761887876 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM_shift.data_a 0 reg_shift.v(7) " "Net \"RAM_shift.data_a\" at reg_shift.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "reg_shift.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/reg_shift.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654761887879 "|LJQ|keyboard:my_kb|scancode_ram:myram|REG_shift:my_shift"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM_shift.waddr_a 0 reg_shift.v(7) " "Net \"RAM_shift.waddr_a\" at reg_shift.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "reg_shift.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/reg_shift.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654761887879 "|LJQ|keyboard:my_kb|scancode_ram:myram|REG_shift:my_shift"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM_shift.we_a 0 reg_shift.v(7) " "Net \"RAM_shift.we_a\" at reg_shift.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "reg_shift.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/reg_shift.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654761887879 "|LJQ|keyboard:my_kb|scancode_ram:myram|REG_shift:my_shift"}
{ "Warning" "WSGN_SEARCH_FILE" "reg_caps.v 1 1 " "Using design file reg_caps.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REG_caps " "Found entity 1: REG_caps" {  } { { "reg_caps.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/reg_caps.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761887901 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654761887901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_caps keyboard:my_kb\|scancode_ram:myram\|REG_caps:my_caps " "Elaborating entity \"REG_caps\" for hierarchy \"keyboard:my_kb\|scancode_ram:myram\|REG_caps:my_caps\"" {  } { { "scancode_ram.v" "my_caps" { Text "C:/Users/LJQ/Desktop/LJQZS1/scancode_ram.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761887908 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM_caps.data_a 0 reg_caps.v(7) " "Net \"RAM_caps.data_a\" at reg_caps.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "reg_caps.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/reg_caps.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654761887911 "|LJQ|keyboard:my_kb|scancode_ram:myram|REG_caps:my_caps"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM_caps.waddr_a 0 reg_caps.v(7) " "Net \"RAM_caps.waddr_a\" at reg_caps.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "reg_caps.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/reg_caps.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654761887911 "|LJQ|keyboard:my_kb|scancode_ram:myram|REG_caps:my_caps"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM_caps.we_a 0 reg_caps.v(7) " "Net \"RAM_caps.we_a\" at reg_caps.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "reg_caps.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/reg_caps.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654761887911 "|LJQ|keyboard:my_kb|scancode_ram:myram|REG_caps:my_caps"}
{ "Warning" "WSGN_SEARCH_FILE" "reg_caps_shift.v 1 1 " "Using design file reg_caps_shift.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REG_caps_shift " "Found entity 1: REG_caps_shift" {  } { { "reg_caps_shift.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/reg_caps_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761887935 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654761887935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_caps_shift keyboard:my_kb\|scancode_ram:myram\|REG_caps_shift:my_caps_shift " "Elaborating entity \"REG_caps_shift\" for hierarchy \"keyboard:my_kb\|scancode_ram:myram\|REG_caps_shift:my_caps_shift\"" {  } { { "scancode_ram.v" "my_caps_shift" { Text "C:/Users/LJQ/Desktop/LJQZS1/scancode_ram.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761887942 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM_caps_shift.data_a 0 reg_caps_shift.v(7) " "Net \"RAM_caps_shift.data_a\" at reg_caps_shift.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "reg_caps_shift.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/reg_caps_shift.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654761887946 "|LJQ|keyboard:my_kb|scancode_ram:myram|REG_caps_shift:my_caps_shift"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM_caps_shift.waddr_a 0 reg_caps_shift.v(7) " "Net \"RAM_caps_shift.waddr_a\" at reg_caps_shift.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "reg_caps_shift.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/reg_caps_shift.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654761887946 "|LJQ|keyboard:my_kb|scancode_ram:myram|REG_caps_shift:my_caps_shift"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM_caps_shift.we_a 0 reg_caps_shift.v(7) " "Net \"RAM_caps_shift.we_a\" at reg_caps_shift.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "reg_caps_shift.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/reg_caps_shift.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654761887946 "|LJQ|keyboard:my_kb|scancode_ram:myram|REG_caps_shift:my_caps_shift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard keyboard:my_kb\|ps2_keyboard:mykey " "Elaborating entity \"ps2_keyboard\" for hierarchy \"keyboard:my_kb\|ps2_keyboard:mykey\"" {  } { { "keyboard.v" "mykey" { Text "C:/Users/LJQ/Desktop/LJQZS1/keyboard.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761887957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7seg bcd7seg:hex0 " "Elaborating entity \"bcd7seg\" for hierarchy \"bcd7seg:hex0\"" {  } { { "ljq.v" "hex0" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761887966 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable bcd7seg.v(9) " "Verilog HDL Always Construct warning at bcd7seg.v(9): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd7seg.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/bcd7seg.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654761887966 "|LJQ|bcd7seg:hex0"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1654761888214 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.06.09.16:04:51 Progress: Loading sld7f747c32/alt_sld_fab_wrapper_hw.tcl " "2022.06.09.16:04:51 Progress: Loading sld7f747c32/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761891041 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761894407 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761894501 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761901423 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761901521 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761901621 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761901733 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761901737 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761901738 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1654761902421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7f747c32/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7f747c32/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7f747c32/alt_sld_fab.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/ip/sld7f747c32/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761902596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761902596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761902670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761902670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761902676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761902676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761902739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761902739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761902814 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761902814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761902814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761902879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761902879 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "keyboard:my_kb\|ps2_keyboard:mykey\|fifo_rtl_0 " "Inferred RAM node \"keyboard:my_kb\|ps2_keyboard:mykey\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1654761903986 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "point " "RAM logic \"point\" is uninferred due to asynchronous read logic" {  } { { "ljq.v" "point" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 79 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1654761903987 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "vmem:visual_mem\|RAM " "RAM logic \"vmem:visual_mem\|RAM\" is uninferred due to asynchronous read logic" {  } { { "vmem.v" "RAM" { Text "C:/Users/LJQ/Desktop/LJQZS1/vmem.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1654761903987 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "exp11:CPU\|regfile:myregfile\|regs " "RAM logic \"exp11:CPU\|regfile:myregfile\|regs\" is uninferred due to asynchronous read logic" {  } { { "exp11.v" "regs" { Text "C:/Users/LJQ/Desktop/LJQZS1/exp11.v" 494 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1654761903987 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1654761903987 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/LJQ/Desktop/LJQZS1/db/LJQ.ram0_regfile_4c9f4da2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/LJQ/Desktop/LJQZS1/db/LJQ.ram0_regfile_4c9f4da2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1654761905006 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "keyboard:my_kb\|ps2_keyboard:mykey\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"keyboard:my_kb\|ps2_keyboard:mykey\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654761914052 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654761914052 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654761914052 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654761914052 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654761914052 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654761914052 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654761914052 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654761914052 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654761914052 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654761914052 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654761914052 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654761914052 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654761914052 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654761914052 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1654761914052 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1654761914052 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "ljq.v" "Mod0" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 197 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654761914057 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vmem:visual_mem\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vmem:visual_mem\|Mod0\"" {  } { { "vmem.v" "Mod0" { Text "C:/Users/LJQ/Desktop/LJQZS1/vmem.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654761914057 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vmem:visual_mem\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vmem:visual_mem\|Div0\"" {  } { { "vmem.v" "Div0" { Text "C:/Users/LJQ/Desktop/LJQZS1/vmem.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654761914057 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1654761914057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "keyboard:my_kb\|ps2_keyboard:mykey\|altsyncram:fifo_rtl_0 " "Elaborated megafunction instantiation \"keyboard:my_kb\|ps2_keyboard:mykey\|altsyncram:fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761914092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "keyboard:my_kb\|ps2_keyboard:mykey\|altsyncram:fifo_rtl_0 " "Instantiated megafunction \"keyboard:my_kb\|ps2_keyboard:mykey\|altsyncram:fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761914092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761914092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761914092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761914092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761914092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761914092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761914092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761914092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761914092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761914092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761914092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761914092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761914092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761914092 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654761914092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lsj1 " "Found entity 1: altsyncram_lsj1" {  } { { "db/altsyncram_lsj1.tdf" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_lsj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761914130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761914130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 197 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761914174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761914174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761914174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761914174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761914174 ""}  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 197 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654761914174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3m " "Found entity 1: lpm_divide_h3m" {  } { { "db/lpm_divide_h3m.tdf" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/lpm_divide_h3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761914209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761914209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761914230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761914230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/alt_u_div_eve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761914253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761914253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vmem:visual_mem\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vmem:visual_mem\|lpm_divide:Mod0\"" {  } { { "vmem.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/vmem.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761914280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vmem:visual_mem\|lpm_divide:Mod0 " "Instantiated megafunction \"vmem:visual_mem\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761914281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761914281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761914281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761914281 ""}  } { { "vmem.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/vmem.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654761914281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761914317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761914317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761914338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761914338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761914363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761914363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vmem:visual_mem\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vmem:visual_mem\|lpm_divide:Div0\"" {  } { { "vmem.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/vmem.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761914393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vmem:visual_mem\|lpm_divide:Div0 " "Instantiated megafunction \"vmem:visual_mem\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761914393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761914393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761914393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654761914393 ""}  } { { "vmem.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/vmem.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654761914393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/db/lpm_divide_ebm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654761914429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761914429 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1654761916658 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1654761916990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1654761916990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1654761916990 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1654761916990 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1654761916990 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "exp11:CPU\|alu:my_alu\|less " "Latch exp11:CPU\|alu:my_alu\|less has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA exp11:CPU\|PC\[17\] " "Ports D and ENA on the latch are fed by the same signal exp11:CPU\|PC\[17\]" {  } { { "exp11.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/exp11.v" 136 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654761917071 ""}  } { { "exp11.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/exp11.v" 339 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654761917071 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654761924549 "|LJQ|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1654761924549 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761925347 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654761933540 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/LJQ/Desktop/LJQZS1/LJQ.map.smsg " "Generated suppressed messages file C:/Users/LJQ/Desktop/LJQZS1/LJQ.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761934563 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654761936287 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654761936287 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654761938080 "|LJQ|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654761938080 "|LJQ|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654761938080 "|LJQ|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654761938080 "|LJQ|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654761938080 "|LJQ|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654761938080 "|LJQ|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654761938080 "|LJQ|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654761938080 "|LJQ|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654761938080 "|LJQ|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654761938080 "|LJQ|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654761938080 "|LJQ|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654761938080 "|LJQ|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654761938080 "|LJQ|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654761938080 "|LJQ|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ljq.v" "" { Text "C:/Users/LJQ/Desktop/LJQZS1/ljq.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654761938080 "|LJQ|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1654761938080 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49895 " "Implemented 49895 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654761938150 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654761938150 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1654761938150 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49395 " "Implemented 49395 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654761938150 ""} { "Info" "ICUT_CUT_TM_RAMS" "392 " "Implemented 392 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1654761938150 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654761938150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5151 " "Peak virtual memory: 5151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654761938185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 16:05:38 2022 " "Processing ended: Thu Jun 09 16:05:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654761938185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654761938185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654761938185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654761938185 ""}
