
# ðŸ”§ Verilog Projects â€“ Digital System Design with Simulation Results

Welcome to my Verilog HDL (Hardware Description Language) project repository! This collection showcases my digital design skills through a variety of hardware-level simulations, complete with testbenches and waveform outputs using tools like **Vivado**

## ðŸ“ Repository Structure
verilog-projects/
â”‚
â”œâ”€â”€ voting-machine/       # Voting machine using debouncing and mode control
â”‚   â”œâ”€â”€ src/              # Verilog source code
â”‚   â”œâ”€â”€ tb/               # Testbenches
|   â”œâ”€â”€ result/           # result  pic , schematic 

## âœ… Completed Project: Voting Machine

### ðŸ“Œ Overview
A Verilog-based voting system that includes:
- Debounced button control                    
- Vote logging for 4 candidates
- Mode switching for voting vs. result display
- LED output to indicate status or vote count

### ðŸ§ª Testbench
Includes a full testbench (`ts.v`) that simulates:
- Vote casting by multiple button presses
- Mode switching
- Visual output on LEDs


## ðŸ“Œ Author

**Vivek Bansal**
Electronics and Communication Engineering
Thapar Institute of Engineering & Technology

> Passionate about digital hardware, embedded systems, and building intelligent control systems.


## ðŸ“œ License

This repository is open-source and available under the MIT License. Use, modify, or contribute freely.

