package unicorn
// For Unicorn Engine. AUTO-GENERATED FILE, DO NOT EDIT [arm64_const.go]
const (

// ARM64 registers

	ARM64_REG_INVALID = 0
	ARM64_REG_X29 = 1
	ARM64_REG_X30 = 2
	ARM64_REG_NZCV = 3
	ARM64_REG_SP = 4
	ARM64_REG_WSP = 5
	ARM64_REG_WZR = 6
	ARM64_REG_XZR = 7
	ARM64_REG_B0 = 8
	ARM64_REG_B1 = 9
	ARM64_REG_B2 = 10
	ARM64_REG_B3 = 11
	ARM64_REG_B4 = 12
	ARM64_REG_B5 = 13
	ARM64_REG_B6 = 14
	ARM64_REG_B7 = 15
	ARM64_REG_B8 = 16
	ARM64_REG_B9 = 17
	ARM64_REG_B10 = 18
	ARM64_REG_B11 = 19
	ARM64_REG_B12 = 20
	ARM64_REG_B13 = 21
	ARM64_REG_B14 = 22
	ARM64_REG_B15 = 23
	ARM64_REG_B16 = 24
	ARM64_REG_B17 = 25
	ARM64_REG_B18 = 26
	ARM64_REG_B19 = 27
	ARM64_REG_B20 = 28
	ARM64_REG_B21 = 29
	ARM64_REG_B22 = 30
	ARM64_REG_B23 = 31
	ARM64_REG_B24 = 32
	ARM64_REG_B25 = 33
	ARM64_REG_B26 = 34
	ARM64_REG_B27 = 35
	ARM64_REG_B28 = 36
	ARM64_REG_B29 = 37
	ARM64_REG_B30 = 38
	ARM64_REG_B31 = 39
	ARM64_REG_D0 = 40
	ARM64_REG_D1 = 41
	ARM64_REG_D2 = 42
	ARM64_REG_D3 = 43
	ARM64_REG_D4 = 44
	ARM64_REG_D5 = 45
	ARM64_REG_D6 = 46
	ARM64_REG_D7 = 47
	ARM64_REG_D8 = 48
	ARM64_REG_D9 = 49
	ARM64_REG_D10 = 50
	ARM64_REG_D11 = 51
	ARM64_REG_D12 = 52
	ARM64_REG_D13 = 53
	ARM64_REG_D14 = 54
	ARM64_REG_D15 = 55
	ARM64_REG_D16 = 56
	ARM64_REG_D17 = 57
	ARM64_REG_D18 = 58
	ARM64_REG_D19 = 59
	ARM64_REG_D20 = 60
	ARM64_REG_D21 = 61
	ARM64_REG_D22 = 62
	ARM64_REG_D23 = 63
	ARM64_REG_D24 = 64
	ARM64_REG_D25 = 65
	ARM64_REG_D26 = 66
	ARM64_REG_D27 = 67
	ARM64_REG_D28 = 68
	ARM64_REG_D29 = 69
	ARM64_REG_D30 = 70
	ARM64_REG_D31 = 71
	ARM64_REG_H0 = 72
	ARM64_REG_H1 = 73
	ARM64_REG_H2 = 74
	ARM64_REG_H3 = 75
	ARM64_REG_H4 = 76
	ARM64_REG_H5 = 77
	ARM64_REG_H6 = 78
	ARM64_REG_H7 = 79
	ARM64_REG_H8 = 80
	ARM64_REG_H9 = 81
	ARM64_REG_H10 = 82
	ARM64_REG_H11 = 83
	ARM64_REG_H12 = 84
	ARM64_REG_H13 = 85
	ARM64_REG_H14 = 86
	ARM64_REG_H15 = 87
	ARM64_REG_H16 = 88
	ARM64_REG_H17 = 89
	ARM64_REG_H18 = 90
	ARM64_REG_H19 = 91
	ARM64_REG_H20 = 92
	ARM64_REG_H21 = 93
	ARM64_REG_H22 = 94
	ARM64_REG_H23 = 95
	ARM64_REG_H24 = 96
	ARM64_REG_H25 = 97
	ARM64_REG_H26 = 98
	ARM64_REG_H27 = 99
	ARM64_REG_H28 = 100
	ARM64_REG_H29 = 101
	ARM64_REG_H30 = 102
	ARM64_REG_H31 = 103
	ARM64_REG_Q0 = 104
	ARM64_REG_Q1 = 105
	ARM64_REG_Q2 = 106
	ARM64_REG_Q3 = 107
	ARM64_REG_Q4 = 108
	ARM64_REG_Q5 = 109
	ARM64_REG_Q6 = 110
	ARM64_REG_Q7 = 111
	ARM64_REG_Q8 = 112
	ARM64_REG_Q9 = 113
	ARM64_REG_Q10 = 114
	ARM64_REG_Q11 = 115
	ARM64_REG_Q12 = 116
	ARM64_REG_Q13 = 117
	ARM64_REG_Q14 = 118
	ARM64_REG_Q15 = 119
	ARM64_REG_Q16 = 120
	ARM64_REG_Q17 = 121
	ARM64_REG_Q18 = 122
	ARM64_REG_Q19 = 123
	ARM64_REG_Q20 = 124
	ARM64_REG_Q21 = 125
	ARM64_REG_Q22 = 126
	ARM64_REG_Q23 = 127
	ARM64_REG_Q24 = 128
	ARM64_REG_Q25 = 129
	ARM64_REG_Q26 = 130
	ARM64_REG_Q27 = 131
	ARM64_REG_Q28 = 132
	ARM64_REG_Q29 = 133
	ARM64_REG_Q30 = 134
	ARM64_REG_Q31 = 135
	ARM64_REG_S0 = 136
	ARM64_REG_S1 = 137
	ARM64_REG_S2 = 138
	ARM64_REG_S3 = 139
	ARM64_REG_S4 = 140
	ARM64_REG_S5 = 141
	ARM64_REG_S6 = 142
	ARM64_REG_S7 = 143
	ARM64_REG_S8 = 144
	ARM64_REG_S9 = 145
	ARM64_REG_S10 = 146
	ARM64_REG_S11 = 147
	ARM64_REG_S12 = 148
	ARM64_REG_S13 = 149
	ARM64_REG_S14 = 150
	ARM64_REG_S15 = 151
	ARM64_REG_S16 = 152
	ARM64_REG_S17 = 153
	ARM64_REG_S18 = 154
	ARM64_REG_S19 = 155
	ARM64_REG_S20 = 156
	ARM64_REG_S21 = 157
	ARM64_REG_S22 = 158
	ARM64_REG_S23 = 159
	ARM64_REG_S24 = 160
	ARM64_REG_S25 = 161
	ARM64_REG_S26 = 162
	ARM64_REG_S27 = 163
	ARM64_REG_S28 = 164
	ARM64_REG_S29 = 165
	ARM64_REG_S30 = 166
	ARM64_REG_S31 = 167
	ARM64_REG_W0 = 168
	ARM64_REG_W1 = 169
	ARM64_REG_W2 = 170
	ARM64_REG_W3 = 171
	ARM64_REG_W4 = 172
	ARM64_REG_W5 = 173
	ARM64_REG_W6 = 174
	ARM64_REG_W7 = 175
	ARM64_REG_W8 = 176
	ARM64_REG_W9 = 177
	ARM64_REG_W10 = 178
	ARM64_REG_W11 = 179
	ARM64_REG_W12 = 180
	ARM64_REG_W13 = 181
	ARM64_REG_W14 = 182
	ARM64_REG_W15 = 183
	ARM64_REG_W16 = 184
	ARM64_REG_W17 = 185
	ARM64_REG_W18 = 186
	ARM64_REG_W19 = 187
	ARM64_REG_W20 = 188
	ARM64_REG_W21 = 189
	ARM64_REG_W22 = 190
	ARM64_REG_W23 = 191
	ARM64_REG_W24 = 192
	ARM64_REG_W25 = 193
	ARM64_REG_W26 = 194
	ARM64_REG_W27 = 195
	ARM64_REG_W28 = 196
	ARM64_REG_W29 = 197
	ARM64_REG_W30 = 198
	ARM64_REG_X0 = 199
	ARM64_REG_X1 = 200
	ARM64_REG_X2 = 201
	ARM64_REG_X3 = 202
	ARM64_REG_X4 = 203
	ARM64_REG_X5 = 204
	ARM64_REG_X6 = 205
	ARM64_REG_X7 = 206
	ARM64_REG_X8 = 207
	ARM64_REG_X9 = 208
	ARM64_REG_X10 = 209
	ARM64_REG_X11 = 210
	ARM64_REG_X12 = 211
	ARM64_REG_X13 = 212
	ARM64_REG_X14 = 213
	ARM64_REG_X15 = 214
	ARM64_REG_X16 = 215
	ARM64_REG_X17 = 216
	ARM64_REG_X18 = 217
	ARM64_REG_X19 = 218
	ARM64_REG_X20 = 219
	ARM64_REG_X21 = 220
	ARM64_REG_X22 = 221
	ARM64_REG_X23 = 222
	ARM64_REG_X24 = 223
	ARM64_REG_X25 = 224
	ARM64_REG_X26 = 225
	ARM64_REG_X27 = 226
	ARM64_REG_X28 = 227
	ARM64_REG_V0 = 228
	ARM64_REG_V1 = 229
	ARM64_REG_V2 = 230
	ARM64_REG_V3 = 231
	ARM64_REG_V4 = 232
	ARM64_REG_V5 = 233
	ARM64_REG_V6 = 234
	ARM64_REG_V7 = 235
	ARM64_REG_V8 = 236
	ARM64_REG_V9 = 237
	ARM64_REG_V10 = 238
	ARM64_REG_V11 = 239
	ARM64_REG_V12 = 240
	ARM64_REG_V13 = 241
	ARM64_REG_V14 = 242
	ARM64_REG_V15 = 243
	ARM64_REG_V16 = 244
	ARM64_REG_V17 = 245
	ARM64_REG_V18 = 246
	ARM64_REG_V19 = 247
	ARM64_REG_V20 = 248
	ARM64_REG_V21 = 249
	ARM64_REG_V22 = 250
	ARM64_REG_V23 = 251
	ARM64_REG_V24 = 252
	ARM64_REG_V25 = 253
	ARM64_REG_V26 = 254
	ARM64_REG_V27 = 255
	ARM64_REG_V28 = 256
	ARM64_REG_V29 = 257
	ARM64_REG_V30 = 258
	ARM64_REG_V31 = 259

// pseudo registers
	ARM64_REG_PC = 260

// CP registers
	ARM64_REG_ACTLR_EL1 = 261
	ARM64_REG_ACTLR_EL2 = 262
	ARM64_REG_ACTLR_EL3 = 263
	ARM64_REG_AFSR0_EL1 = 264
	ARM64_REG_AFSR0_EL12 = 265
	ARM64_REG_AFSR0_EL2 = 266
	ARM64_REG_AFSR0_EL3 = 267
	ARM64_REG_AFSR1_EL1 = 268
	ARM64_REG_AFSR1_EL12 = 269
	ARM64_REG_AFSR1_EL2 = 270
	ARM64_REG_AFSR1_EL3 = 271
	ARM64_REG_AIDR_EL1 = 272
	ARM64_REG_AMAIR_EL1 = 273
	ARM64_REG_AMAIR_EL12 = 274
	ARM64_REG_AMAIR_EL2 = 275
	ARM64_REG_AMAIR_EL3 = 276
	ARM64_REG_APDAKeyHi_EL1 = 277
	ARM64_REG_APDAKeyLo_EL1 = 278
	ARM64_REG_APDBKeyHi_EL1 = 279
	ARM64_REG_APDBKeyLo_EL1 = 280
	ARM64_REG_APGAKeyHi_EL1 = 281
	ARM64_REG_APGAKeyLo_EL1 = 282
	ARM64_REG_APIAKeyHi_EL1 = 283
	ARM64_REG_APIAKeyLo_EL1 = 284
	ARM64_REG_APIBKeyHi_EL1 = 285
	ARM64_REG_APIBKeyLo_EL1 = 286
	ARM64_REG_CCSIDR2_EL1 = 287
	ARM64_REG_CCSIDR_EL1 = 288
	ARM64_REG_CLIDR_EL1 = 289
	ARM64_REG_CNTFRQ_EL0 = 290
	ARM64_REG_CNTHCTL_EL2 = 291
	ARM64_REG_CNTKCTL_EL1 = 292
	ARM64_REG_CNTHP_CTL_EL2 = 293
	ARM64_REG_CNTP_CTL_EL0 = 294
	ARM64_REG_CNTHP_CVAL_EL2 = 295
	ARM64_REG_CNTP_CVAL_EL0 = 296
	ARM64_REG_CNTHP_TVAL_EL2 = 297
	ARM64_REG_CNTP_TVAL_EL0 = 298
	ARM64_REG_CNTHV_CTL_EL2 = 299
	ARM64_REG_CNTV_CTL_EL0 = 300
	ARM64_REG_CNTHV_CVAL_EL2 = 301
	ARM64_REG_CNTV_CVAL_EL0 = 302
	ARM64_REG_CNTHV_TVAL_EL2 = 303
	ARM64_REG_CNTV_TVAL_EL0 = 304
	ARM64_REG_CNTKCTL_EL12 = 305
	ARM64_REG_CNTPCT_EL0 = 306
	ARM64_REG_CNTPS_CTL_EL1 = 307
	ARM64_REG_CNTPS_CVAL_EL1 = 308
	ARM64_REG_CNTPS_TVAL_EL1 = 309
	ARM64_REG_CNTP_CTL_EL02 = 310
	ARM64_REG_CNTP_CVAL_EL02 = 311
	ARM64_REG_CNTP_TVAL_EL02 = 312
	ARM64_REG_CNTVCT_EL0 = 313
	ARM64_REG_CNTVOFF_EL2 = 314
	ARM64_REG_CNTV_CTL_EL02 = 315
	ARM64_REG_CNTV_CVAL_EL02 = 316
	ARM64_REG_CNTV_TVAL_EL02 = 317
	ARM64_REG_CONTEXTIDR_EL1 = 318
	ARM64_REG_CONTEXTIDR_EL12 = 319
	ARM64_REG_CONTEXTIDR_EL2 = 320
	ARM64_REG_CPACR_EL1 = 321
	ARM64_REG_CPACR_EL12 = 322
	ARM64_REG_CPTR_EL2 = 323
	ARM64_REG_CPTR_EL3 = 324
	ARM64_REG_CSSELR_EL1 = 325
	ARM64_REG_CTR_EL0 = 326
	ARM64_REG_CurrentEL = 327
	ARM64_REG_DACR32_EL2 = 328
	ARM64_REG_DAIF = 329
	ARM64_REG_DBGAUTHSTATUS_EL1 = 330
	ARM64_REG_DBGBCR0_EL1 = 331
	ARM64_REG_DBGBCR1_EL1 = 332
	ARM64_REG_DBGBCR2_EL1 = 333
	ARM64_REG_DBGBCR3_EL1 = 334
	ARM64_REG_DBGBCR4_EL1 = 335
	ARM64_REG_DBGBCR5_EL1 = 336
	ARM64_REG_DBGBCR6_EL1 = 337
	ARM64_REG_DBGBCR7_EL1 = 338
	ARM64_REG_DBGBCR8_EL1 = 339
	ARM64_REG_DBGBCR9_EL1 = 340
	ARM64_REG_DBGBCR10_EL1 = 341
	ARM64_REG_DBGBCR11_EL1 = 342
	ARM64_REG_DBGBCR12_EL1 = 343
	ARM64_REG_DBGBCR13_EL1 = 344
	ARM64_REG_DBGBCR14_EL1 = 345
	ARM64_REG_DBGBVR0_EL1 = 346
	ARM64_REG_DBGBVR1_EL1 = 347
	ARM64_REG_DBGBVR2_EL1 = 348
	ARM64_REG_DBGBVR3_EL1 = 349
	ARM64_REG_DBGBVR4_EL1 = 350
	ARM64_REG_DBGBVR5_EL1 = 351
	ARM64_REG_DBGBVR6_EL1 = 352
	ARM64_REG_DBGBVR7_EL1 = 353
	ARM64_REG_DBGBVR8_EL1 = 354
	ARM64_REG_DBGBVR9_EL1 = 355
	ARM64_REG_DBGBVR10_EL1 = 356
	ARM64_REG_DBGBVR11_EL1 = 357
	ARM64_REG_DBGBVR12_EL1 = 358
	ARM64_REG_DBGBVR13_EL1 = 359
	ARM64_REG_DBGBVR14_EL1 = 360
	ARM64_REG_DBGCLAIMCLR_EL1 = 361
	ARM64_REG_DBGCLAIMSET_EL1 = 362
	ARM64_REG_DBGDTRRX_EL0 = 363
	ARM64_REG_DBGDTRTX_EL0 = 364
	ARM64_REG_DBGDTR_EL0 = 365
	ARM64_REG_DBGPRCR_EL1 = 366
	ARM64_REG_DBGVCR32_EL2 = 367
	ARM64_REG_DBGWCR0_EL1 = 368
	ARM64_REG_DBGWCR1_EL1 = 369
	ARM64_REG_DBGWCR2_EL1 = 370
	ARM64_REG_DBGWCR3_EL1 = 371
	ARM64_REG_DBGWCR4_EL1 = 372
	ARM64_REG_DBGWCR5_EL1 = 373
	ARM64_REG_DBGWCR6_EL1 = 374
	ARM64_REG_DBGWCR7_EL1 = 375
	ARM64_REG_DBGWCR8_EL1 = 376
	ARM64_REG_DBGWCR9_EL1 = 377
	ARM64_REG_DBGWCR10_EL1 = 378
	ARM64_REG_DBGWCR11_EL1 = 379
	ARM64_REG_DBGWCR12_EL1 = 380
	ARM64_REG_DBGWCR13_EL1 = 381
	ARM64_REG_DBGWCR14_EL1 = 382
	ARM64_REG_DBGWVR0_EL1 = 383
	ARM64_REG_DBGWVR1_EL1 = 384
	ARM64_REG_DBGWVR2_EL1 = 385
	ARM64_REG_DBGWVR3_EL1 = 386
	ARM64_REG_DBGWVR4_EL1 = 387
	ARM64_REG_DBGWVR5_EL1 = 388
	ARM64_REG_DBGWVR6_EL1 = 389
	ARM64_REG_DBGWVR7_EL1 = 390
	ARM64_REG_DBGWVR8_EL1 = 391
	ARM64_REG_DBGWVR9_EL1 = 392
	ARM64_REG_DBGWVR10_EL1 = 393
	ARM64_REG_DBGWVR11_EL1 = 394
	ARM64_REG_DBGWVR12_EL1 = 395
	ARM64_REG_DBGWVR13_EL1 = 396
	ARM64_REG_DBGWVR14_EL1 = 397
	ARM64_REG_DCZID_EL0 = 398
	ARM64_REG_DLR_EL0 = 399
	ARM64_REG_DSPSR_EL0 = 400
	ARM64_REG_ELR_EL1 = 401
	ARM64_REG_ELR_EL12 = 402
	ARM64_REG_ELR_EL2 = 403
	ARM64_REG_ELR_EL3 = 404
	ARM64_REG_ESR_EL1 = 405
	ARM64_REG_ESR_EL12 = 406
	ARM64_REG_ESR_EL2 = 407
	ARM64_REG_ESR_EL3 = 408
	ARM64_REG_FAR_EL1 = 409
	ARM64_REG_FAR_EL12 = 410
	ARM64_REG_FAR_EL2 = 411
	ARM64_REG_FAR_EL3 = 412
	ARM64_REG_FPCR = 413
	ARM64_REG_FPEXC32_EL2 = 414
	ARM64_REG_FPSR = 415
	ARM64_REG_HACR_EL2 = 416
	ARM64_REG_HCR_EL2 = 417
	ARM64_REG_HPFAR_EL2 = 418
	ARM64_REG_HSTR_EL2 = 419
	ARM64_REG_ICC_AP0R0_EL1 = 420
	ARM64_REG_ICC_AP0R1_EL1 = 421
	ARM64_REG_ICC_AP0R2_EL1 = 422
	ARM64_REG_ICC_AP1R0_EL1 = 423
	ARM64_REG_ICC_AP1R1_EL1 = 424
	ARM64_REG_ICC_AP1R2_EL1 = 425
	ARM64_REG_ICC_ASGI1R_EL1 = 426
	ARM64_REG_ICC_BPR0_EL1 = 427
	ARM64_REG_ICC_BPR1_EL1 = 428
	ARM64_REG_ICC_CTLR_EL1 = 429
	ARM64_REG_ICC_CTLR_EL3 = 430
	ARM64_REG_ICC_DIR_EL1 = 431
	ARM64_REG_ICC_EOIR0_EL1 = 432
	ARM64_REG_ICC_EOIR1_EL1 = 433
	ARM64_REG_ICC_HPPIR0_EL1 = 434
	ARM64_REG_ICC_HPPIR1_EL1 = 435
	ARM64_REG_ICC_IAR0_EL1 = 436
	ARM64_REG_ICC_IAR1_EL1 = 437
	ARM64_REG_ICC_IGRPEN0_EL1 = 438
	ARM64_REG_ICC_IGRPEN1_EL1 = 439
	ARM64_REG_ICC_IGRPEN1_EL3 = 440
	ARM64_REG_ICC_PMR_EL1 = 441
	ARM64_REG_ICC_RPR_EL1 = 442
	ARM64_REG_ICC_SGI0R_EL1 = 443
	ARM64_REG_ICC_SGI1R_EL1 = 444
	ARM64_REG_ICC_SRE_EL1 = 445
	ARM64_REG_ICC_SRE_EL2 = 446
	ARM64_REG_ICC_SRE_EL3 = 447
	ARM64_REG_ICH_AP0R0_EL2 = 448
	ARM64_REG_ICH_AP0R1_EL2 = 449
	ARM64_REG_ICH_AP0R2_EL2 = 450
	ARM64_REG_ICH_AP1R0_EL2 = 451
	ARM64_REG_ICH_AP1R1_EL2 = 452
	ARM64_REG_ICH_AP1R2_EL2 = 453
	ARM64_REG_ICH_EISR_EL2 = 454
	ARM64_REG_ICH_ELRSR_EL2 = 455
	ARM64_REG_ICH_HCR_EL2 = 456
	ARM64_REG_ICH_LR0_EL2 = 457
	ARM64_REG_ICH_LR1_EL2 = 458
	ARM64_REG_ICH_LR2_EL2 = 459
	ARM64_REG_ICH_LR3_EL2 = 460
	ARM64_REG_ICH_LR4_EL2 = 461
	ARM64_REG_ICH_LR5_EL2 = 462
	ARM64_REG_ICH_LR6_EL2 = 463
	ARM64_REG_ICH_LR7_EL2 = 464
	ARM64_REG_ICH_LR8_EL2 = 465
	ARM64_REG_ICH_LR9_EL2 = 466
	ARM64_REG_ICH_LR10_EL2 = 467
	ARM64_REG_ICH_LR11_EL2 = 468
	ARM64_REG_ICH_LR12_EL2 = 469
	ARM64_REG_ICH_LR13_EL2 = 470
	ARM64_REG_ICH_LR14_EL2 = 471
	ARM64_REG_ICH_MISR_EL2 = 472
	ARM64_REG_ICH_VMCR_EL2 = 473
	ARM64_REG_ICH_VTR_EL2 = 474
	ARM64_REG_ID_AA64AFR0_EL1 = 475
	ARM64_REG_ID_AA64AFR1_EL1 = 476
	ARM64_REG_ID_AA64DFR0_EL1 = 477
	ARM64_REG_ID_AA64DFR1_EL1 = 478
	ARM64_REG_ID_AA64ISAR0_EL1 = 479
	ARM64_REG_ID_AA64ISAR1_EL1 = 480
	ARM64_REG_ID_AA64MMFR0_EL1 = 481
	ARM64_REG_ID_AA64MMFR1_EL1 = 482
	ARM64_REG_ID_AA64MMFR2_EL1 = 483
	ARM64_REG_ID_AA64PFR0_EL1 = 484
	ARM64_REG_ID_AA64PFR1_EL1 = 485
	ARM64_REG_ID_AFR0_EL1 = 486
	ARM64_REG_ID_DFR0_EL1 = 487
	ARM64_REG_ID_ISAR0_EL1 = 488
	ARM64_REG_ID_ISAR1_EL1 = 489
	ARM64_REG_ID_ISAR2_EL1 = 490
	ARM64_REG_ID_ISAR3_EL1 = 491
	ARM64_REG_ID_ISAR4_EL1 = 492
	ARM64_REG_ID_ISAR5_EL1 = 493
	ARM64_REG_ID_ISAR6_EL1 = 494
	ARM64_REG_ID_MMFR0_EL1 = 495
	ARM64_REG_ID_MMFR1_EL1 = 496
	ARM64_REG_ID_MMFR2_EL1 = 497
	ARM64_REG_ID_MMFR3_EL1 = 498
	ARM64_REG_ID_MMFR4_EL1 = 499
	ARM64_REG_ID_PFR0_EL1 = 500
	ARM64_REG_ID_PFR1_EL1 = 501
	ARM64_REG_IFSR32_EL2 = 502
	ARM64_REG_ISR_EL1 = 503
	ARM64_REG_LORC_EL1 = 504
	ARM64_REG_LOREA_EL1 = 505
	ARM64_REG_LORID_EL1 = 506
	ARM64_REG_LORN_EL1 = 507
	ARM64_REG_LORSA_EL1 = 508
	ARM64_REG_MAIR_EL1 = 509
	ARM64_REG_MAIR_EL12 = 510
	ARM64_REG_MAIR_EL2 = 511
	ARM64_REG_MAIR_EL3 = 512
	ARM64_REG_MDCCINT_EL1 = 513
	ARM64_REG_MDCCSR_EL0 = 514
	ARM64_REG_MDCR_EL2 = 515
	ARM64_REG_MDCR_EL3 = 516
	ARM64_REG_MDRAR_EL1 = 517
	ARM64_REG_MDSCR_EL1 = 518
	ARM64_REG_MIDR_EL1 = 519
	ARM64_REG_MPIDR_EL1 = 520
	ARM64_REG_MVFR0_EL1 = 521
	ARM64_REG_MVFR1_EL1 = 522
	ARM64_REG_MVFR2_EL1 = 523
	ARM64_REG_OSDLR_EL1 = 524
	ARM64_REG_OSDTRRX_EL1 = 525
	ARM64_REG_OSDTRTX_EL1 = 526
	ARM64_REG_OSECCR_EL1 = 527
	ARM64_REG_OSLAR_EL1 = 528
	ARM64_REG_OSLSR_EL1 = 529
	ARM64_REG_PAN = 530
	ARM64_REG_PAR_EL1 = 531
	ARM64_REG_PMCCFILTR_EL0 = 532
	ARM64_REG_PMCCNTR_EL0 = 533
	ARM64_REG_PMCEID0_EL0 = 534
	ARM64_REG_PMCEID1_EL0 = 535
	ARM64_REG_PMCNTENCLR_EL0 = 536
	ARM64_REG_PMCNTENSET_EL0 = 537
	ARM64_REG_PMCR_EL0 = 538
	ARM64_REG_PMEVCNTR0_EL0 = 539
	ARM64_REG_PMEVCNTR1_EL0 = 540
	ARM64_REG_PMEVCNTR2_EL0 = 541
	ARM64_REG_PMEVCNTR3_EL0 = 542
	ARM64_REG_PMEVCNTR4_EL0 = 543
	ARM64_REG_PMEVCNTR5_EL0 = 544
	ARM64_REG_PMEVCNTR6_EL0 = 545
	ARM64_REG_PMEVCNTR7_EL0 = 546
	ARM64_REG_PMEVCNTR8_EL0 = 547
	ARM64_REG_PMEVCNTR9_EL0 = 548
	ARM64_REG_PMEVCNTR10_EL0 = 549
	ARM64_REG_PMEVCNTR11_EL0 = 550
	ARM64_REG_PMEVCNTR12_EL0 = 551
	ARM64_REG_PMEVCNTR13_EL0 = 552
	ARM64_REG_PMEVCNTR14_EL0 = 553
	ARM64_REG_PMEVCNTR15_EL0 = 554
	ARM64_REG_PMEVCNTR16_EL0 = 555
	ARM64_REG_PMEVCNTR17_EL0 = 556
	ARM64_REG_PMEVCNTR18_EL0 = 557
	ARM64_REG_PMEVCNTR19_EL0 = 558
	ARM64_REG_PMEVCNTR20_EL0 = 559
	ARM64_REG_PMEVCNTR21_EL0 = 560
	ARM64_REG_PMEVCNTR22_EL0 = 561
	ARM64_REG_PMEVCNTR23_EL0 = 562
	ARM64_REG_PMEVCNTR24_EL0 = 563
	ARM64_REG_PMEVCNTR25_EL0 = 564
	ARM64_REG_PMEVCNTR26_EL0 = 565
	ARM64_REG_PMEVCNTR27_EL0 = 566
	ARM64_REG_PMEVCNTR28_EL0 = 567
	ARM64_REG_PMEVCNTR29_EL0 = 568
	ARM64_REG_PMEVTYPER0_EL0 = 569
	ARM64_REG_PMEVTYPER1_EL0 = 570
	ARM64_REG_PMEVTYPER2_EL0 = 571
	ARM64_REG_PMEVTYPER3_EL0 = 572
	ARM64_REG_PMEVTYPER4_EL0 = 573
	ARM64_REG_PMEVTYPER5_EL0 = 574
	ARM64_REG_PMEVTYPER6_EL0 = 575
	ARM64_REG_PMEVTYPER7_EL0 = 576
	ARM64_REG_PMEVTYPER8_EL0 = 577
	ARM64_REG_PMEVTYPER9_EL0 = 578
	ARM64_REG_PMEVTYPER10_EL0 = 579
	ARM64_REG_PMEVTYPER11_EL0 = 580
	ARM64_REG_PMEVTYPER12_EL0 = 581
	ARM64_REG_PMEVTYPER13_EL0 = 582
	ARM64_REG_PMEVTYPER14_EL0 = 583
	ARM64_REG_PMEVTYPER15_EL0 = 584
	ARM64_REG_PMEVTYPER16_EL0 = 585
	ARM64_REG_PMEVTYPER17_EL0 = 586
	ARM64_REG_PMEVTYPER18_EL0 = 587
	ARM64_REG_PMEVTYPER19_EL0 = 588
	ARM64_REG_PMEVTYPER20_EL0 = 589
	ARM64_REG_PMEVTYPER21_EL0 = 590
	ARM64_REG_PMEVTYPER22_EL0 = 591
	ARM64_REG_PMEVTYPER23_EL0 = 592
	ARM64_REG_PMEVTYPER24_EL0 = 593
	ARM64_REG_PMEVTYPER25_EL0 = 594
	ARM64_REG_PMEVTYPER26_EL0 = 595
	ARM64_REG_PMEVTYPER27_EL0 = 596
	ARM64_REG_PMEVTYPER28_EL0 = 597
	ARM64_REG_PMEVTYPER29_EL0 = 598
	ARM64_REG_PMINTENCLR_EL1 = 599
	ARM64_REG_PMINTENSET_EL1 = 600
	ARM64_REG_PMOVSCLR_EL0 = 601
	ARM64_REG_PMOVSSET_EL0 = 602
	ARM64_REG_PMSELR_EL0 = 603
	ARM64_REG_PMSWINC_EL0 = 604
	ARM64_REG_PMUSERENR_EL0 = 605
	ARM64_REG_PMXEVCNTR_EL0 = 606
	ARM64_REG_PMXEVTYPER_EL0 = 607
	ARM64_REG_REVIDR_EL1 = 608
	ARM64_REG_RMR_EL1 = 609
	ARM64_REG_RMR_EL2 = 610
	ARM64_REG_RMR_EL3 = 611
	ARM64_REG_RVBAR_EL1 = 612
	ARM64_REG_RVBAR_EL2 = 613
	ARM64_REG_RVBAR_EL3 = 614
	ARM64_REG_S3_0_C11_C0_0 = 615
	ARM64_REG_S3_1_C11_C0_0 = 616
	ARM64_REG_S3_2_C11_C0_0 = 617
	ARM64_REG_S3_3_C11_C0_0 = 618
	ARM64_REG_S3_4_C11_C0_0 = 619
	ARM64_REG_S3_5_C11_C0_0 = 620
	ARM64_REG_S3_6_C11_C0_0 = 621
	ARM64_REG_S3_0_C15_C0_0 = 622
	ARM64_REG_S3_1_C15_C0_0 = 623
	ARM64_REG_S3_2_C15_C0_0 = 624
	ARM64_REG_S3_3_C15_C0_0 = 625
	ARM64_REG_S3_4_C15_C0_0 = 626
	ARM64_REG_S3_5_C15_C0_0 = 627
	ARM64_REG_S3_6_C15_C0_0 = 628
	ARM64_REG_S3_0_C11_C1_0 = 629
	ARM64_REG_S3_1_C11_C1_0 = 630
	ARM64_REG_S3_2_C11_C1_0 = 631
	ARM64_REG_S3_3_C11_C1_0 = 632
	ARM64_REG_S3_4_C11_C1_0 = 633
	ARM64_REG_S3_5_C11_C1_0 = 634
	ARM64_REG_S3_6_C11_C1_0 = 635
	ARM64_REG_S3_0_C15_C1_0 = 636
	ARM64_REG_S3_1_C15_C1_0 = 637
	ARM64_REG_S3_2_C15_C1_0 = 638
	ARM64_REG_S3_3_C15_C1_0 = 639
	ARM64_REG_S3_4_C15_C1_0 = 640
	ARM64_REG_S3_5_C15_C1_0 = 641
	ARM64_REG_S3_6_C15_C1_0 = 642
	ARM64_REG_S3_0_C11_C2_0 = 643
	ARM64_REG_S3_1_C11_C2_0 = 644
	ARM64_REG_S3_2_C11_C2_0 = 645
	ARM64_REG_S3_3_C11_C2_0 = 646
	ARM64_REG_S3_4_C11_C2_0 = 647
	ARM64_REG_S3_5_C11_C2_0 = 648
	ARM64_REG_S3_6_C11_C2_0 = 649
	ARM64_REG_S3_0_C15_C2_0 = 650
	ARM64_REG_S3_1_C15_C2_0 = 651
	ARM64_REG_S3_2_C15_C2_0 = 652
	ARM64_REG_S3_3_C15_C2_0 = 653
	ARM64_REG_S3_4_C15_C2_0 = 654
	ARM64_REG_S3_5_C15_C2_0 = 655
	ARM64_REG_S3_6_C15_C2_0 = 656
	ARM64_REG_S3_0_C11_C3_0 = 657
	ARM64_REG_S3_1_C11_C3_0 = 658
	ARM64_REG_S3_2_C11_C3_0 = 659
	ARM64_REG_S3_3_C11_C3_0 = 660
	ARM64_REG_S3_4_C11_C3_0 = 661
	ARM64_REG_S3_5_C11_C3_0 = 662
	ARM64_REG_S3_6_C11_C3_0 = 663
	ARM64_REG_S3_0_C15_C3_0 = 664
	ARM64_REG_S3_1_C15_C3_0 = 665
	ARM64_REG_S3_2_C15_C3_0 = 666
	ARM64_REG_S3_3_C15_C3_0 = 667
	ARM64_REG_S3_4_C15_C3_0 = 668
	ARM64_REG_S3_5_C15_C3_0 = 669
	ARM64_REG_S3_6_C15_C3_0 = 670
	ARM64_REG_S3_0_C11_C4_0 = 671
	ARM64_REG_S3_1_C11_C4_0 = 672
	ARM64_REG_S3_2_C11_C4_0 = 673
	ARM64_REG_S3_3_C11_C4_0 = 674
	ARM64_REG_S3_4_C11_C4_0 = 675
	ARM64_REG_S3_5_C11_C4_0 = 676
	ARM64_REG_S3_6_C11_C4_0 = 677
	ARM64_REG_S3_0_C15_C4_0 = 678
	ARM64_REG_S3_1_C15_C4_0 = 679
	ARM64_REG_S3_2_C15_C4_0 = 680
	ARM64_REG_S3_3_C15_C4_0 = 681
	ARM64_REG_S3_4_C15_C4_0 = 682
	ARM64_REG_S3_5_C15_C4_0 = 683
	ARM64_REG_S3_6_C15_C4_0 = 684
	ARM64_REG_S3_0_C11_C5_0 = 685
	ARM64_REG_S3_1_C11_C5_0 = 686
	ARM64_REG_S3_2_C11_C5_0 = 687
	ARM64_REG_S3_3_C11_C5_0 = 688
	ARM64_REG_S3_4_C11_C5_0 = 689
	ARM64_REG_S3_5_C11_C5_0 = 690
	ARM64_REG_S3_6_C11_C5_0 = 691
	ARM64_REG_S3_0_C15_C5_0 = 692
	ARM64_REG_S3_1_C15_C5_0 = 693
	ARM64_REG_S3_2_C15_C5_0 = 694
	ARM64_REG_S3_3_C15_C5_0 = 695
	ARM64_REG_S3_4_C15_C5_0 = 696
	ARM64_REG_S3_5_C15_C5_0 = 697
	ARM64_REG_S3_6_C15_C5_0 = 698
	ARM64_REG_S3_0_C11_C6_0 = 699
	ARM64_REG_S3_1_C11_C6_0 = 700
	ARM64_REG_S3_2_C11_C6_0 = 701
	ARM64_REG_S3_3_C11_C6_0 = 702
	ARM64_REG_S3_4_C11_C6_0 = 703
	ARM64_REG_S3_5_C11_C6_0 = 704
	ARM64_REG_S3_6_C11_C6_0 = 705
	ARM64_REG_S3_0_C15_C6_0 = 706
	ARM64_REG_S3_1_C15_C6_0 = 707
	ARM64_REG_S3_2_C15_C6_0 = 708
	ARM64_REG_S3_3_C15_C6_0 = 709
	ARM64_REG_S3_4_C15_C6_0 = 710
	ARM64_REG_S3_5_C15_C6_0 = 711
	ARM64_REG_S3_6_C15_C6_0 = 712
	ARM64_REG_S3_0_C11_C7_0 = 713
	ARM64_REG_S3_1_C11_C7_0 = 714
	ARM64_REG_S3_2_C11_C7_0 = 715
	ARM64_REG_S3_3_C11_C7_0 = 716
	ARM64_REG_S3_4_C11_C7_0 = 717
	ARM64_REG_S3_5_C11_C7_0 = 718
	ARM64_REG_S3_6_C11_C7_0 = 719
	ARM64_REG_S3_0_C15_C7_0 = 720
	ARM64_REG_S3_1_C15_C7_0 = 721
	ARM64_REG_S3_2_C15_C7_0 = 722
	ARM64_REG_S3_3_C15_C7_0 = 723
	ARM64_REG_S3_4_C15_C7_0 = 724
	ARM64_REG_S3_5_C15_C7_0 = 725
	ARM64_REG_S3_6_C15_C7_0 = 726
	ARM64_REG_S3_0_C11_C8_0 = 727
	ARM64_REG_S3_1_C11_C8_0 = 728
	ARM64_REG_S3_2_C11_C8_0 = 729
	ARM64_REG_S3_3_C11_C8_0 = 730
	ARM64_REG_S3_4_C11_C8_0 = 731
	ARM64_REG_S3_5_C11_C8_0 = 732
	ARM64_REG_S3_6_C11_C8_0 = 733
	ARM64_REG_S3_0_C15_C8_0 = 734
	ARM64_REG_S3_1_C15_C8_0 = 735
	ARM64_REG_S3_2_C15_C8_0 = 736
	ARM64_REG_S3_3_C15_C8_0 = 737
	ARM64_REG_S3_4_C15_C8_0 = 738
	ARM64_REG_S3_5_C15_C8_0 = 739
	ARM64_REG_S3_6_C15_C8_0 = 740
	ARM64_REG_S3_0_C11_C9_0 = 741
	ARM64_REG_S3_1_C11_C9_0 = 742
	ARM64_REG_S3_2_C11_C9_0 = 743
	ARM64_REG_S3_3_C11_C9_0 = 744
	ARM64_REG_S3_4_C11_C9_0 = 745
	ARM64_REG_S3_5_C11_C9_0 = 746
	ARM64_REG_S3_6_C11_C9_0 = 747
	ARM64_REG_S3_0_C15_C9_0 = 748
	ARM64_REG_S3_1_C15_C9_0 = 749
	ARM64_REG_S3_2_C15_C9_0 = 750
	ARM64_REG_S3_3_C15_C9_0 = 751
	ARM64_REG_S3_4_C15_C9_0 = 752
	ARM64_REG_S3_5_C15_C9_0 = 753
	ARM64_REG_S3_6_C15_C9_0 = 754
	ARM64_REG_S3_0_C11_C10_0 = 755
	ARM64_REG_S3_1_C11_C10_0 = 756
	ARM64_REG_S3_2_C11_C10_0 = 757
	ARM64_REG_S3_3_C11_C10_0 = 758
	ARM64_REG_S3_4_C11_C10_0 = 759
	ARM64_REG_S3_5_C11_C10_0 = 760
	ARM64_REG_S3_6_C11_C10_0 = 761
	ARM64_REG_S3_0_C15_C10_0 = 762
	ARM64_REG_S3_1_C15_C10_0 = 763
	ARM64_REG_S3_2_C15_C10_0 = 764
	ARM64_REG_S3_3_C15_C10_0 = 765
	ARM64_REG_S3_4_C15_C10_0 = 766
	ARM64_REG_S3_5_C15_C10_0 = 767
	ARM64_REG_S3_6_C15_C10_0 = 768
	ARM64_REG_S3_0_C11_C11_0 = 769
	ARM64_REG_S3_1_C11_C11_0 = 770
	ARM64_REG_S3_2_C11_C11_0 = 771
	ARM64_REG_S3_3_C11_C11_0 = 772
	ARM64_REG_S3_4_C11_C11_0 = 773
	ARM64_REG_S3_5_C11_C11_0 = 774
	ARM64_REG_S3_6_C11_C11_0 = 775
	ARM64_REG_S3_0_C15_C11_0 = 776
	ARM64_REG_S3_1_C15_C11_0 = 777
	ARM64_REG_S3_2_C15_C11_0 = 778
	ARM64_REG_S3_3_C15_C11_0 = 779
	ARM64_REG_S3_4_C15_C11_0 = 780
	ARM64_REG_S3_5_C15_C11_0 = 781
	ARM64_REG_S3_6_C15_C11_0 = 782
	ARM64_REG_S3_0_C11_C12_0 = 783
	ARM64_REG_S3_1_C11_C12_0 = 784
	ARM64_REG_S3_2_C11_C12_0 = 785
	ARM64_REG_S3_3_C11_C12_0 = 786
	ARM64_REG_S3_4_C11_C12_0 = 787
	ARM64_REG_S3_5_C11_C12_0 = 788
	ARM64_REG_S3_6_C11_C12_0 = 789
	ARM64_REG_S3_0_C15_C12_0 = 790
	ARM64_REG_S3_1_C15_C12_0 = 791
	ARM64_REG_S3_2_C15_C12_0 = 792
	ARM64_REG_S3_3_C15_C12_0 = 793
	ARM64_REG_S3_4_C15_C12_0 = 794
	ARM64_REG_S3_5_C15_C12_0 = 795
	ARM64_REG_S3_6_C15_C12_0 = 796
	ARM64_REG_S3_0_C11_C13_0 = 797
	ARM64_REG_S3_1_C11_C13_0 = 798
	ARM64_REG_S3_2_C11_C13_0 = 799
	ARM64_REG_S3_3_C11_C13_0 = 800
	ARM64_REG_S3_4_C11_C13_0 = 801
	ARM64_REG_S3_5_C11_C13_0 = 802
	ARM64_REG_S3_6_C11_C13_0 = 803
	ARM64_REG_S3_0_C15_C13_0 = 804
	ARM64_REG_S3_1_C15_C13_0 = 805
	ARM64_REG_S3_2_C15_C13_0 = 806
	ARM64_REG_S3_3_C15_C13_0 = 807
	ARM64_REG_S3_4_C15_C13_0 = 808
	ARM64_REG_S3_5_C15_C13_0 = 809
	ARM64_REG_S3_6_C15_C13_0 = 810
	ARM64_REG_S3_0_C11_C14_0 = 811
	ARM64_REG_S3_1_C11_C14_0 = 812
	ARM64_REG_S3_2_C11_C14_0 = 813
	ARM64_REG_S3_3_C11_C14_0 = 814
	ARM64_REG_S3_4_C11_C14_0 = 815
	ARM64_REG_S3_5_C11_C14_0 = 816
	ARM64_REG_S3_6_C11_C14_0 = 817
	ARM64_REG_S3_0_C15_C14_0 = 818
	ARM64_REG_S3_1_C15_C14_0 = 819
	ARM64_REG_S3_2_C15_C14_0 = 820
	ARM64_REG_S3_3_C15_C14_0 = 821
	ARM64_REG_S3_4_C15_C14_0 = 822
	ARM64_REG_S3_5_C15_C14_0 = 823
	ARM64_REG_S3_6_C15_C14_0 = 824
	ARM64_REG_S3_0_C11_C0_1 = 825
	ARM64_REG_S3_1_C11_C0_1 = 826
	ARM64_REG_S3_2_C11_C0_1 = 827
	ARM64_REG_S3_3_C11_C0_1 = 828
	ARM64_REG_S3_4_C11_C0_1 = 829
	ARM64_REG_S3_5_C11_C0_1 = 830
	ARM64_REG_S3_6_C11_C0_1 = 831
	ARM64_REG_S3_0_C15_C0_1 = 832
	ARM64_REG_S3_1_C15_C0_1 = 833
	ARM64_REG_S3_2_C15_C0_1 = 834
	ARM64_REG_S3_3_C15_C0_1 = 835
	ARM64_REG_S3_4_C15_C0_1 = 836
	ARM64_REG_S3_5_C15_C0_1 = 837
	ARM64_REG_S3_6_C15_C0_1 = 838
	ARM64_REG_S3_0_C11_C1_1 = 839
	ARM64_REG_S3_1_C11_C1_1 = 840
	ARM64_REG_S3_2_C11_C1_1 = 841
	ARM64_REG_S3_3_C11_C1_1 = 842
	ARM64_REG_S3_4_C11_C1_1 = 843
	ARM64_REG_S3_5_C11_C1_1 = 844
	ARM64_REG_S3_6_C11_C1_1 = 845
	ARM64_REG_S3_0_C15_C1_1 = 846
	ARM64_REG_S3_1_C15_C1_1 = 847
	ARM64_REG_S3_2_C15_C1_1 = 848
	ARM64_REG_S3_3_C15_C1_1 = 849
	ARM64_REG_S3_4_C15_C1_1 = 850
	ARM64_REG_S3_5_C15_C1_1 = 851
	ARM64_REG_S3_6_C15_C1_1 = 852
	ARM64_REG_S3_0_C11_C2_1 = 853
	ARM64_REG_S3_1_C11_C2_1 = 854
	ARM64_REG_S3_2_C11_C2_1 = 855
	ARM64_REG_S3_3_C11_C2_1 = 856
	ARM64_REG_S3_4_C11_C2_1 = 857
	ARM64_REG_S3_5_C11_C2_1 = 858
	ARM64_REG_S3_6_C11_C2_1 = 859
	ARM64_REG_S3_0_C15_C2_1 = 860
	ARM64_REG_S3_1_C15_C2_1 = 861
	ARM64_REG_S3_2_C15_C2_1 = 862
	ARM64_REG_S3_3_C15_C2_1 = 863
	ARM64_REG_S3_4_C15_C2_1 = 864
	ARM64_REG_S3_5_C15_C2_1 = 865
	ARM64_REG_S3_6_C15_C2_1 = 866
	ARM64_REG_S3_0_C11_C3_1 = 867
	ARM64_REG_S3_1_C11_C3_1 = 868
	ARM64_REG_S3_2_C11_C3_1 = 869
	ARM64_REG_S3_3_C11_C3_1 = 870
	ARM64_REG_S3_4_C11_C3_1 = 871
	ARM64_REG_S3_5_C11_C3_1 = 872
	ARM64_REG_S3_6_C11_C3_1 = 873
	ARM64_REG_S3_0_C15_C3_1 = 874
	ARM64_REG_S3_1_C15_C3_1 = 875
	ARM64_REG_S3_2_C15_C3_1 = 876
	ARM64_REG_S3_3_C15_C3_1 = 877
	ARM64_REG_S3_4_C15_C3_1 = 878
	ARM64_REG_S3_5_C15_C3_1 = 879
	ARM64_REG_S3_6_C15_C3_1 = 880
	ARM64_REG_S3_0_C11_C4_1 = 881
	ARM64_REG_S3_1_C11_C4_1 = 882
	ARM64_REG_S3_2_C11_C4_1 = 883
	ARM64_REG_S3_3_C11_C4_1 = 884
	ARM64_REG_S3_4_C11_C4_1 = 885
	ARM64_REG_S3_5_C11_C4_1 = 886
	ARM64_REG_S3_6_C11_C4_1 = 887
	ARM64_REG_S3_0_C15_C4_1 = 888
	ARM64_REG_S3_1_C15_C4_1 = 889
	ARM64_REG_S3_2_C15_C4_1 = 890
	ARM64_REG_S3_3_C15_C4_1 = 891
	ARM64_REG_S3_4_C15_C4_1 = 892
	ARM64_REG_S3_5_C15_C4_1 = 893
	ARM64_REG_S3_6_C15_C4_1 = 894
	ARM64_REG_S3_0_C11_C5_1 = 895
	ARM64_REG_S3_1_C11_C5_1 = 896
	ARM64_REG_S3_2_C11_C5_1 = 897
	ARM64_REG_S3_3_C11_C5_1 = 898
	ARM64_REG_S3_4_C11_C5_1 = 899
	ARM64_REG_S3_5_C11_C5_1 = 900
	ARM64_REG_S3_6_C11_C5_1 = 901
	ARM64_REG_S3_0_C15_C5_1 = 902
	ARM64_REG_S3_1_C15_C5_1 = 903
	ARM64_REG_S3_2_C15_C5_1 = 904
	ARM64_REG_S3_3_C15_C5_1 = 905
	ARM64_REG_S3_4_C15_C5_1 = 906
	ARM64_REG_S3_5_C15_C5_1 = 907
	ARM64_REG_S3_6_C15_C5_1 = 908
	ARM64_REG_S3_0_C11_C6_1 = 909
	ARM64_REG_S3_1_C11_C6_1 = 910
	ARM64_REG_S3_2_C11_C6_1 = 911
	ARM64_REG_S3_3_C11_C6_1 = 912
	ARM64_REG_S3_4_C11_C6_1 = 913
	ARM64_REG_S3_5_C11_C6_1 = 914
	ARM64_REG_S3_6_C11_C6_1 = 915
	ARM64_REG_S3_0_C15_C6_1 = 916
	ARM64_REG_S3_1_C15_C6_1 = 917
	ARM64_REG_S3_2_C15_C6_1 = 918
	ARM64_REG_S3_3_C15_C6_1 = 919
	ARM64_REG_S3_4_C15_C6_1 = 920
	ARM64_REG_S3_5_C15_C6_1 = 921
	ARM64_REG_S3_6_C15_C6_1 = 922
	ARM64_REG_S3_0_C11_C7_1 = 923
	ARM64_REG_S3_1_C11_C7_1 = 924
	ARM64_REG_S3_2_C11_C7_1 = 925
	ARM64_REG_S3_3_C11_C7_1 = 926
	ARM64_REG_S3_4_C11_C7_1 = 927
	ARM64_REG_S3_5_C11_C7_1 = 928
	ARM64_REG_S3_6_C11_C7_1 = 929
	ARM64_REG_S3_0_C15_C7_1 = 930
	ARM64_REG_S3_1_C15_C7_1 = 931
	ARM64_REG_S3_2_C15_C7_1 = 932
	ARM64_REG_S3_3_C15_C7_1 = 933
	ARM64_REG_S3_4_C15_C7_1 = 934
	ARM64_REG_S3_5_C15_C7_1 = 935
	ARM64_REG_S3_6_C15_C7_1 = 936
	ARM64_REG_S3_0_C11_C8_1 = 937
	ARM64_REG_S3_1_C11_C8_1 = 938
	ARM64_REG_S3_2_C11_C8_1 = 939
	ARM64_REG_S3_3_C11_C8_1 = 940
	ARM64_REG_S3_4_C11_C8_1 = 941
	ARM64_REG_S3_5_C11_C8_1 = 942
	ARM64_REG_S3_6_C11_C8_1 = 943
	ARM64_REG_S3_0_C15_C8_1 = 944
	ARM64_REG_S3_1_C15_C8_1 = 945
	ARM64_REG_S3_2_C15_C8_1 = 946
	ARM64_REG_S3_3_C15_C8_1 = 947
	ARM64_REG_S3_4_C15_C8_1 = 948
	ARM64_REG_S3_5_C15_C8_1 = 949
	ARM64_REG_S3_6_C15_C8_1 = 950
	ARM64_REG_S3_0_C11_C9_1 = 951
	ARM64_REG_S3_1_C11_C9_1 = 952
	ARM64_REG_S3_2_C11_C9_1 = 953
	ARM64_REG_S3_3_C11_C9_1 = 954
	ARM64_REG_S3_4_C11_C9_1 = 955
	ARM64_REG_S3_5_C11_C9_1 = 956
	ARM64_REG_S3_6_C11_C9_1 = 957
	ARM64_REG_S3_0_C15_C9_1 = 958
	ARM64_REG_S3_1_C15_C9_1 = 959
	ARM64_REG_S3_2_C15_C9_1 = 960
	ARM64_REG_S3_3_C15_C9_1 = 961
	ARM64_REG_S3_4_C15_C9_1 = 962
	ARM64_REG_S3_5_C15_C9_1 = 963
	ARM64_REG_S3_6_C15_C9_1 = 964
	ARM64_REG_S3_0_C11_C10_1 = 965
	ARM64_REG_S3_1_C11_C10_1 = 966
	ARM64_REG_S3_2_C11_C10_1 = 967
	ARM64_REG_S3_3_C11_C10_1 = 968
	ARM64_REG_S3_4_C11_C10_1 = 969
	ARM64_REG_S3_5_C11_C10_1 = 970
	ARM64_REG_S3_6_C11_C10_1 = 971
	ARM64_REG_S3_0_C15_C10_1 = 972
	ARM64_REG_S3_1_C15_C10_1 = 973
	ARM64_REG_S3_2_C15_C10_1 = 974
	ARM64_REG_S3_3_C15_C10_1 = 975
	ARM64_REG_S3_4_C15_C10_1 = 976
	ARM64_REG_S3_5_C15_C10_1 = 977
	ARM64_REG_S3_6_C15_C10_1 = 978
	ARM64_REG_S3_0_C11_C11_1 = 979
	ARM64_REG_S3_1_C11_C11_1 = 980
	ARM64_REG_S3_2_C11_C11_1 = 981
	ARM64_REG_S3_3_C11_C11_1 = 982
	ARM64_REG_S3_4_C11_C11_1 = 983
	ARM64_REG_S3_5_C11_C11_1 = 984
	ARM64_REG_S3_6_C11_C11_1 = 985
	ARM64_REG_S3_0_C15_C11_1 = 986
	ARM64_REG_S3_1_C15_C11_1 = 987
	ARM64_REG_S3_2_C15_C11_1 = 988
	ARM64_REG_S3_3_C15_C11_1 = 989
	ARM64_REG_S3_4_C15_C11_1 = 990
	ARM64_REG_S3_5_C15_C11_1 = 991
	ARM64_REG_S3_6_C15_C11_1 = 992
	ARM64_REG_S3_0_C11_C12_1 = 993
	ARM64_REG_S3_1_C11_C12_1 = 994
	ARM64_REG_S3_2_C11_C12_1 = 995
	ARM64_REG_S3_3_C11_C12_1 = 996
	ARM64_REG_S3_4_C11_C12_1 = 997
	ARM64_REG_S3_5_C11_C12_1 = 998
	ARM64_REG_S3_6_C11_C12_1 = 999
	ARM64_REG_S3_0_C15_C12_1 = 1000
	ARM64_REG_S3_1_C15_C12_1 = 1001
	ARM64_REG_S3_2_C15_C12_1 = 1002
	ARM64_REG_S3_3_C15_C12_1 = 1003
	ARM64_REG_S3_4_C15_C12_1 = 1004
	ARM64_REG_S3_5_C15_C12_1 = 1005
	ARM64_REG_S3_6_C15_C12_1 = 1006
	ARM64_REG_S3_0_C11_C13_1 = 1007
	ARM64_REG_S3_1_C11_C13_1 = 1008
	ARM64_REG_S3_2_C11_C13_1 = 1009
	ARM64_REG_S3_3_C11_C13_1 = 1010
	ARM64_REG_S3_4_C11_C13_1 = 1011
	ARM64_REG_S3_5_C11_C13_1 = 1012
	ARM64_REG_S3_6_C11_C13_1 = 1013
	ARM64_REG_S3_0_C15_C13_1 = 1014
	ARM64_REG_S3_1_C15_C13_1 = 1015
	ARM64_REG_S3_2_C15_C13_1 = 1016
	ARM64_REG_S3_3_C15_C13_1 = 1017
	ARM64_REG_S3_4_C15_C13_1 = 1018
	ARM64_REG_S3_5_C15_C13_1 = 1019
	ARM64_REG_S3_6_C15_C13_1 = 1020
	ARM64_REG_S3_0_C11_C14_1 = 1021
	ARM64_REG_S3_1_C11_C14_1 = 1022
	ARM64_REG_S3_2_C11_C14_1 = 1023
	ARM64_REG_S3_3_C11_C14_1 = 1024
	ARM64_REG_S3_4_C11_C14_1 = 1025
	ARM64_REG_S3_5_C11_C14_1 = 1026
	ARM64_REG_S3_6_C11_C14_1 = 1027
	ARM64_REG_S3_0_C15_C14_1 = 1028
	ARM64_REG_S3_1_C15_C14_1 = 1029
	ARM64_REG_S3_2_C15_C14_1 = 1030
	ARM64_REG_S3_3_C15_C14_1 = 1031
	ARM64_REG_S3_4_C15_C14_1 = 1032
	ARM64_REG_S3_5_C15_C14_1 = 1033
	ARM64_REG_S3_6_C15_C14_1 = 1034
	ARM64_REG_S3_0_C11_C0_2 = 1035
	ARM64_REG_S3_1_C11_C0_2 = 1036
	ARM64_REG_S3_2_C11_C0_2 = 1037
	ARM64_REG_S3_3_C11_C0_2 = 1038
	ARM64_REG_S3_4_C11_C0_2 = 1039
	ARM64_REG_S3_5_C11_C0_2 = 1040
	ARM64_REG_S3_6_C11_C0_2 = 1041
	ARM64_REG_S3_0_C15_C0_2 = 1042
	ARM64_REG_S3_1_C15_C0_2 = 1043
	ARM64_REG_S3_2_C15_C0_2 = 1044
	ARM64_REG_S3_3_C15_C0_2 = 1045
	ARM64_REG_S3_4_C15_C0_2 = 1046
	ARM64_REG_S3_5_C15_C0_2 = 1047
	ARM64_REG_S3_6_C15_C0_2 = 1048
	ARM64_REG_S3_0_C11_C1_2 = 1049
	ARM64_REG_S3_1_C11_C1_2 = 1050
	ARM64_REG_S3_2_C11_C1_2 = 1051
	ARM64_REG_S3_3_C11_C1_2 = 1052
	ARM64_REG_S3_4_C11_C1_2 = 1053
	ARM64_REG_S3_5_C11_C1_2 = 1054
	ARM64_REG_S3_6_C11_C1_2 = 1055
	ARM64_REG_S3_0_C15_C1_2 = 1056
	ARM64_REG_S3_1_C15_C1_2 = 1057
	ARM64_REG_S3_2_C15_C1_2 = 1058
	ARM64_REG_S3_3_C15_C1_2 = 1059
	ARM64_REG_S3_4_C15_C1_2 = 1060
	ARM64_REG_S3_5_C15_C1_2 = 1061
	ARM64_REG_S3_6_C15_C1_2 = 1062
	ARM64_REG_S3_0_C11_C2_2 = 1063
	ARM64_REG_S3_1_C11_C2_2 = 1064
	ARM64_REG_S3_2_C11_C2_2 = 1065
	ARM64_REG_S3_3_C11_C2_2 = 1066
	ARM64_REG_S3_4_C11_C2_2 = 1067
	ARM64_REG_S3_5_C11_C2_2 = 1068
	ARM64_REG_S3_6_C11_C2_2 = 1069
	ARM64_REG_S3_0_C15_C2_2 = 1070
	ARM64_REG_S3_1_C15_C2_2 = 1071
	ARM64_REG_S3_2_C15_C2_2 = 1072
	ARM64_REG_S3_3_C15_C2_2 = 1073
	ARM64_REG_S3_4_C15_C2_2 = 1074
	ARM64_REG_S3_5_C15_C2_2 = 1075
	ARM64_REG_S3_6_C15_C2_2 = 1076
	ARM64_REG_S3_0_C11_C3_2 = 1077
	ARM64_REG_S3_1_C11_C3_2 = 1078
	ARM64_REG_S3_2_C11_C3_2 = 1079
	ARM64_REG_S3_3_C11_C3_2 = 1080
	ARM64_REG_S3_4_C11_C3_2 = 1081
	ARM64_REG_S3_5_C11_C3_2 = 1082
	ARM64_REG_S3_6_C11_C3_2 = 1083
	ARM64_REG_S3_0_C15_C3_2 = 1084
	ARM64_REG_S3_1_C15_C3_2 = 1085
	ARM64_REG_S3_2_C15_C3_2 = 1086
	ARM64_REG_S3_3_C15_C3_2 = 1087
	ARM64_REG_S3_4_C15_C3_2 = 1088
	ARM64_REG_S3_5_C15_C3_2 = 1089
	ARM64_REG_S3_6_C15_C3_2 = 1090
	ARM64_REG_S3_0_C11_C4_2 = 1091
	ARM64_REG_S3_1_C11_C4_2 = 1092
	ARM64_REG_S3_2_C11_C4_2 = 1093
	ARM64_REG_S3_3_C11_C4_2 = 1094
	ARM64_REG_S3_4_C11_C4_2 = 1095
	ARM64_REG_S3_5_C11_C4_2 = 1096
	ARM64_REG_S3_6_C11_C4_2 = 1097
	ARM64_REG_S3_0_C15_C4_2 = 1098
	ARM64_REG_S3_1_C15_C4_2 = 1099
	ARM64_REG_S3_2_C15_C4_2 = 1100
	ARM64_REG_S3_3_C15_C4_2 = 1101
	ARM64_REG_S3_4_C15_C4_2 = 1102
	ARM64_REG_S3_5_C15_C4_2 = 1103
	ARM64_REG_S3_6_C15_C4_2 = 1104
	ARM64_REG_S3_0_C11_C5_2 = 1105
	ARM64_REG_S3_1_C11_C5_2 = 1106
	ARM64_REG_S3_2_C11_C5_2 = 1107
	ARM64_REG_S3_3_C11_C5_2 = 1108
	ARM64_REG_S3_4_C11_C5_2 = 1109
	ARM64_REG_S3_5_C11_C5_2 = 1110
	ARM64_REG_S3_6_C11_C5_2 = 1111
	ARM64_REG_S3_0_C15_C5_2 = 1112
	ARM64_REG_S3_1_C15_C5_2 = 1113
	ARM64_REG_S3_2_C15_C5_2 = 1114
	ARM64_REG_S3_3_C15_C5_2 = 1115
	ARM64_REG_S3_4_C15_C5_2 = 1116
	ARM64_REG_S3_5_C15_C5_2 = 1117
	ARM64_REG_S3_6_C15_C5_2 = 1118
	ARM64_REG_S3_0_C11_C6_2 = 1119
	ARM64_REG_S3_1_C11_C6_2 = 1120
	ARM64_REG_S3_2_C11_C6_2 = 1121
	ARM64_REG_S3_3_C11_C6_2 = 1122
	ARM64_REG_S3_4_C11_C6_2 = 1123
	ARM64_REG_S3_5_C11_C6_2 = 1124
	ARM64_REG_S3_6_C11_C6_2 = 1125
	ARM64_REG_S3_0_C15_C6_2 = 1126
	ARM64_REG_S3_1_C15_C6_2 = 1127
	ARM64_REG_S3_2_C15_C6_2 = 1128
	ARM64_REG_S3_3_C15_C6_2 = 1129
	ARM64_REG_S3_4_C15_C6_2 = 1130
	ARM64_REG_S3_5_C15_C6_2 = 1131
	ARM64_REG_S3_6_C15_C6_2 = 1132
	ARM64_REG_S3_0_C11_C7_2 = 1133
	ARM64_REG_S3_1_C11_C7_2 = 1134
	ARM64_REG_S3_2_C11_C7_2 = 1135
	ARM64_REG_S3_3_C11_C7_2 = 1136
	ARM64_REG_S3_4_C11_C7_2 = 1137
	ARM64_REG_S3_5_C11_C7_2 = 1138
	ARM64_REG_S3_6_C11_C7_2 = 1139
	ARM64_REG_S3_0_C15_C7_2 = 1140
	ARM64_REG_S3_1_C15_C7_2 = 1141
	ARM64_REG_S3_2_C15_C7_2 = 1142
	ARM64_REG_S3_3_C15_C7_2 = 1143
	ARM64_REG_S3_4_C15_C7_2 = 1144
	ARM64_REG_S3_5_C15_C7_2 = 1145
	ARM64_REG_S3_6_C15_C7_2 = 1146
	ARM64_REG_S3_0_C11_C8_2 = 1147
	ARM64_REG_S3_1_C11_C8_2 = 1148
	ARM64_REG_S3_2_C11_C8_2 = 1149
	ARM64_REG_S3_3_C11_C8_2 = 1150
	ARM64_REG_S3_4_C11_C8_2 = 1151
	ARM64_REG_S3_5_C11_C8_2 = 1152
	ARM64_REG_S3_6_C11_C8_2 = 1153
	ARM64_REG_S3_0_C15_C8_2 = 1154
	ARM64_REG_S3_1_C15_C8_2 = 1155
	ARM64_REG_S3_2_C15_C8_2 = 1156
	ARM64_REG_S3_3_C15_C8_2 = 1157
	ARM64_REG_S3_4_C15_C8_2 = 1158
	ARM64_REG_S3_5_C15_C8_2 = 1159
	ARM64_REG_S3_6_C15_C8_2 = 1160
	ARM64_REG_S3_0_C11_C9_2 = 1161
	ARM64_REG_S3_1_C11_C9_2 = 1162
	ARM64_REG_S3_2_C11_C9_2 = 1163
	ARM64_REG_S3_3_C11_C9_2 = 1164
	ARM64_REG_S3_4_C11_C9_2 = 1165
	ARM64_REG_S3_5_C11_C9_2 = 1166
	ARM64_REG_S3_6_C11_C9_2 = 1167
	ARM64_REG_S3_0_C15_C9_2 = 1168
	ARM64_REG_S3_1_C15_C9_2 = 1169
	ARM64_REG_S3_2_C15_C9_2 = 1170
	ARM64_REG_S3_3_C15_C9_2 = 1171
	ARM64_REG_S3_4_C15_C9_2 = 1172
	ARM64_REG_S3_5_C15_C9_2 = 1173
	ARM64_REG_S3_6_C15_C9_2 = 1174
	ARM64_REG_S3_0_C11_C10_2 = 1175
	ARM64_REG_S3_1_C11_C10_2 = 1176
	ARM64_REG_S3_2_C11_C10_2 = 1177
	ARM64_REG_S3_3_C11_C10_2 = 1178
	ARM64_REG_S3_4_C11_C10_2 = 1179
	ARM64_REG_S3_5_C11_C10_2 = 1180
	ARM64_REG_S3_6_C11_C10_2 = 1181
	ARM64_REG_S3_0_C15_C10_2 = 1182
	ARM64_REG_S3_1_C15_C10_2 = 1183
	ARM64_REG_S3_2_C15_C10_2 = 1184
	ARM64_REG_S3_3_C15_C10_2 = 1185
	ARM64_REG_S3_4_C15_C10_2 = 1186
	ARM64_REG_S3_5_C15_C10_2 = 1187
	ARM64_REG_S3_6_C15_C10_2 = 1188
	ARM64_REG_S3_0_C11_C11_2 = 1189
	ARM64_REG_S3_1_C11_C11_2 = 1190
	ARM64_REG_S3_2_C11_C11_2 = 1191
	ARM64_REG_S3_3_C11_C11_2 = 1192
	ARM64_REG_S3_4_C11_C11_2 = 1193
	ARM64_REG_S3_5_C11_C11_2 = 1194
	ARM64_REG_S3_6_C11_C11_2 = 1195
	ARM64_REG_S3_0_C15_C11_2 = 1196
	ARM64_REG_S3_1_C15_C11_2 = 1197
	ARM64_REG_S3_2_C15_C11_2 = 1198
	ARM64_REG_S3_3_C15_C11_2 = 1199
	ARM64_REG_S3_4_C15_C11_2 = 1200
	ARM64_REG_S3_5_C15_C11_2 = 1201
	ARM64_REG_S3_6_C15_C11_2 = 1202
	ARM64_REG_S3_0_C11_C12_2 = 1203
	ARM64_REG_S3_1_C11_C12_2 = 1204
	ARM64_REG_S3_2_C11_C12_2 = 1205
	ARM64_REG_S3_3_C11_C12_2 = 1206
	ARM64_REG_S3_4_C11_C12_2 = 1207
	ARM64_REG_S3_5_C11_C12_2 = 1208
	ARM64_REG_S3_6_C11_C12_2 = 1209
	ARM64_REG_S3_0_C15_C12_2 = 1210
	ARM64_REG_S3_1_C15_C12_2 = 1211
	ARM64_REG_S3_2_C15_C12_2 = 1212
	ARM64_REG_S3_3_C15_C12_2 = 1213
	ARM64_REG_S3_4_C15_C12_2 = 1214
	ARM64_REG_S3_5_C15_C12_2 = 1215
	ARM64_REG_S3_6_C15_C12_2 = 1216
	ARM64_REG_S3_0_C11_C13_2 = 1217
	ARM64_REG_S3_1_C11_C13_2 = 1218
	ARM64_REG_S3_2_C11_C13_2 = 1219
	ARM64_REG_S3_3_C11_C13_2 = 1220
	ARM64_REG_S3_4_C11_C13_2 = 1221
	ARM64_REG_S3_5_C11_C13_2 = 1222
	ARM64_REG_S3_6_C11_C13_2 = 1223
	ARM64_REG_S3_0_C15_C13_2 = 1224
	ARM64_REG_S3_1_C15_C13_2 = 1225
	ARM64_REG_S3_2_C15_C13_2 = 1226
	ARM64_REG_S3_3_C15_C13_2 = 1227
	ARM64_REG_S3_4_C15_C13_2 = 1228
	ARM64_REG_S3_5_C15_C13_2 = 1229
	ARM64_REG_S3_6_C15_C13_2 = 1230
	ARM64_REG_S3_0_C11_C14_2 = 1231
	ARM64_REG_S3_1_C11_C14_2 = 1232
	ARM64_REG_S3_2_C11_C14_2 = 1233
	ARM64_REG_S3_3_C11_C14_2 = 1234
	ARM64_REG_S3_4_C11_C14_2 = 1235
	ARM64_REG_S3_5_C11_C14_2 = 1236
	ARM64_REG_S3_6_C11_C14_2 = 1237
	ARM64_REG_S3_0_C15_C14_2 = 1238
	ARM64_REG_S3_1_C15_C14_2 = 1239
	ARM64_REG_S3_2_C15_C14_2 = 1240
	ARM64_REG_S3_3_C15_C14_2 = 1241
	ARM64_REG_S3_4_C15_C14_2 = 1242
	ARM64_REG_S3_5_C15_C14_2 = 1243
	ARM64_REG_S3_6_C15_C14_2 = 1244
	ARM64_REG_S3_0_C11_C0_3 = 1245
	ARM64_REG_S3_1_C11_C0_3 = 1246
	ARM64_REG_S3_2_C11_C0_3 = 1247
	ARM64_REG_S3_3_C11_C0_3 = 1248
	ARM64_REG_S3_4_C11_C0_3 = 1249
	ARM64_REG_S3_5_C11_C0_3 = 1250
	ARM64_REG_S3_6_C11_C0_3 = 1251
	ARM64_REG_S3_0_C15_C0_3 = 1252
	ARM64_REG_S3_1_C15_C0_3 = 1253
	ARM64_REG_S3_2_C15_C0_3 = 1254
	ARM64_REG_S3_3_C15_C0_3 = 1255
	ARM64_REG_S3_4_C15_C0_3 = 1256
	ARM64_REG_S3_5_C15_C0_3 = 1257
	ARM64_REG_S3_6_C15_C0_3 = 1258
	ARM64_REG_S3_0_C11_C1_3 = 1259
	ARM64_REG_S3_1_C11_C1_3 = 1260
	ARM64_REG_S3_2_C11_C1_3 = 1261
	ARM64_REG_S3_3_C11_C1_3 = 1262
	ARM64_REG_S3_4_C11_C1_3 = 1263
	ARM64_REG_S3_5_C11_C1_3 = 1264
	ARM64_REG_S3_6_C11_C1_3 = 1265
	ARM64_REG_S3_0_C15_C1_3 = 1266
	ARM64_REG_S3_1_C15_C1_3 = 1267
	ARM64_REG_S3_2_C15_C1_3 = 1268
	ARM64_REG_S3_3_C15_C1_3 = 1269
	ARM64_REG_S3_4_C15_C1_3 = 1270
	ARM64_REG_S3_5_C15_C1_3 = 1271
	ARM64_REG_S3_6_C15_C1_3 = 1272
	ARM64_REG_S3_0_C11_C2_3 = 1273
	ARM64_REG_S3_1_C11_C2_3 = 1274
	ARM64_REG_S3_2_C11_C2_3 = 1275
	ARM64_REG_S3_3_C11_C2_3 = 1276
	ARM64_REG_S3_4_C11_C2_3 = 1277
	ARM64_REG_S3_5_C11_C2_3 = 1278
	ARM64_REG_S3_6_C11_C2_3 = 1279
	ARM64_REG_S3_0_C15_C2_3 = 1280
	ARM64_REG_S3_1_C15_C2_3 = 1281
	ARM64_REG_S3_2_C15_C2_3 = 1282
	ARM64_REG_S3_3_C15_C2_3 = 1283
	ARM64_REG_S3_4_C15_C2_3 = 1284
	ARM64_REG_S3_5_C15_C2_3 = 1285
	ARM64_REG_S3_6_C15_C2_3 = 1286
	ARM64_REG_S3_0_C11_C3_3 = 1287
	ARM64_REG_S3_1_C11_C3_3 = 1288
	ARM64_REG_S3_2_C11_C3_3 = 1289
	ARM64_REG_S3_3_C11_C3_3 = 1290
	ARM64_REG_S3_4_C11_C3_3 = 1291
	ARM64_REG_S3_5_C11_C3_3 = 1292
	ARM64_REG_S3_6_C11_C3_3 = 1293
	ARM64_REG_S3_0_C15_C3_3 = 1294
	ARM64_REG_S3_1_C15_C3_3 = 1295
	ARM64_REG_S3_2_C15_C3_3 = 1296
	ARM64_REG_S3_3_C15_C3_3 = 1297
	ARM64_REG_S3_4_C15_C3_3 = 1298
	ARM64_REG_S3_5_C15_C3_3 = 1299
	ARM64_REG_S3_6_C15_C3_3 = 1300
	ARM64_REG_S3_0_C11_C4_3 = 1301
	ARM64_REG_S3_1_C11_C4_3 = 1302
	ARM64_REG_S3_2_C11_C4_3 = 1303
	ARM64_REG_S3_3_C11_C4_3 = 1304
	ARM64_REG_S3_4_C11_C4_3 = 1305
	ARM64_REG_S3_5_C11_C4_3 = 1306
	ARM64_REG_S3_6_C11_C4_3 = 1307
	ARM64_REG_S3_0_C15_C4_3 = 1308
	ARM64_REG_S3_1_C15_C4_3 = 1309
	ARM64_REG_S3_2_C15_C4_3 = 1310
	ARM64_REG_S3_3_C15_C4_3 = 1311
	ARM64_REG_S3_4_C15_C4_3 = 1312
	ARM64_REG_S3_5_C15_C4_3 = 1313
	ARM64_REG_S3_6_C15_C4_3 = 1314
	ARM64_REG_S3_0_C11_C5_3 = 1315
	ARM64_REG_S3_1_C11_C5_3 = 1316
	ARM64_REG_S3_2_C11_C5_3 = 1317
	ARM64_REG_S3_3_C11_C5_3 = 1318
	ARM64_REG_S3_4_C11_C5_3 = 1319
	ARM64_REG_S3_5_C11_C5_3 = 1320
	ARM64_REG_S3_6_C11_C5_3 = 1321
	ARM64_REG_S3_0_C15_C5_3 = 1322
	ARM64_REG_S3_1_C15_C5_3 = 1323
	ARM64_REG_S3_2_C15_C5_3 = 1324
	ARM64_REG_S3_3_C15_C5_3 = 1325
	ARM64_REG_S3_4_C15_C5_3 = 1326
	ARM64_REG_S3_5_C15_C5_3 = 1327
	ARM64_REG_S3_6_C15_C5_3 = 1328
	ARM64_REG_S3_0_C11_C6_3 = 1329
	ARM64_REG_S3_1_C11_C6_3 = 1330
	ARM64_REG_S3_2_C11_C6_3 = 1331
	ARM64_REG_S3_3_C11_C6_3 = 1332
	ARM64_REG_S3_4_C11_C6_3 = 1333
	ARM64_REG_S3_5_C11_C6_3 = 1334
	ARM64_REG_S3_6_C11_C6_3 = 1335
	ARM64_REG_S3_0_C15_C6_3 = 1336
	ARM64_REG_S3_1_C15_C6_3 = 1337
	ARM64_REG_S3_2_C15_C6_3 = 1338
	ARM64_REG_S3_3_C15_C6_3 = 1339
	ARM64_REG_S3_4_C15_C6_3 = 1340
	ARM64_REG_S3_5_C15_C6_3 = 1341
	ARM64_REG_S3_6_C15_C6_3 = 1342
	ARM64_REG_S3_0_C11_C7_3 = 1343
	ARM64_REG_S3_1_C11_C7_3 = 1344
	ARM64_REG_S3_2_C11_C7_3 = 1345
	ARM64_REG_S3_3_C11_C7_3 = 1346
	ARM64_REG_S3_4_C11_C7_3 = 1347
	ARM64_REG_S3_5_C11_C7_3 = 1348
	ARM64_REG_S3_6_C11_C7_3 = 1349
	ARM64_REG_S3_0_C15_C7_3 = 1350
	ARM64_REG_S3_1_C15_C7_3 = 1351
	ARM64_REG_S3_2_C15_C7_3 = 1352
	ARM64_REG_S3_3_C15_C7_3 = 1353
	ARM64_REG_S3_4_C15_C7_3 = 1354
	ARM64_REG_S3_5_C15_C7_3 = 1355
	ARM64_REG_S3_6_C15_C7_3 = 1356
	ARM64_REG_S3_0_C11_C8_3 = 1357
	ARM64_REG_S3_1_C11_C8_3 = 1358
	ARM64_REG_S3_2_C11_C8_3 = 1359
	ARM64_REG_S3_3_C11_C8_3 = 1360
	ARM64_REG_S3_4_C11_C8_3 = 1361
	ARM64_REG_S3_5_C11_C8_3 = 1362
	ARM64_REG_S3_6_C11_C8_3 = 1363
	ARM64_REG_S3_0_C15_C8_3 = 1364
	ARM64_REG_S3_1_C15_C8_3 = 1365
	ARM64_REG_S3_2_C15_C8_3 = 1366
	ARM64_REG_S3_3_C15_C8_3 = 1367
	ARM64_REG_S3_4_C15_C8_3 = 1368
	ARM64_REG_S3_5_C15_C8_3 = 1369
	ARM64_REG_S3_6_C15_C8_3 = 1370
	ARM64_REG_S3_0_C11_C9_3 = 1371
	ARM64_REG_S3_1_C11_C9_3 = 1372
	ARM64_REG_S3_2_C11_C9_3 = 1373
	ARM64_REG_S3_3_C11_C9_3 = 1374
	ARM64_REG_S3_4_C11_C9_3 = 1375
	ARM64_REG_S3_5_C11_C9_3 = 1376
	ARM64_REG_S3_6_C11_C9_3 = 1377
	ARM64_REG_S3_0_C15_C9_3 = 1378
	ARM64_REG_S3_1_C15_C9_3 = 1379
	ARM64_REG_S3_2_C15_C9_3 = 1380
	ARM64_REG_S3_3_C15_C9_3 = 1381
	ARM64_REG_S3_4_C15_C9_3 = 1382
	ARM64_REG_S3_5_C15_C9_3 = 1383
	ARM64_REG_S3_6_C15_C9_3 = 1384
	ARM64_REG_S3_0_C11_C10_3 = 1385
	ARM64_REG_S3_1_C11_C10_3 = 1386
	ARM64_REG_S3_2_C11_C10_3 = 1387
	ARM64_REG_S3_3_C11_C10_3 = 1388
	ARM64_REG_S3_4_C11_C10_3 = 1389
	ARM64_REG_S3_5_C11_C10_3 = 1390
	ARM64_REG_S3_6_C11_C10_3 = 1391
	ARM64_REG_S3_0_C15_C10_3 = 1392
	ARM64_REG_S3_1_C15_C10_3 = 1393
	ARM64_REG_S3_2_C15_C10_3 = 1394
	ARM64_REG_S3_3_C15_C10_3 = 1395
	ARM64_REG_S3_4_C15_C10_3 = 1396
	ARM64_REG_S3_5_C15_C10_3 = 1397
	ARM64_REG_S3_6_C15_C10_3 = 1398
	ARM64_REG_S3_0_C11_C11_3 = 1399
	ARM64_REG_S3_1_C11_C11_3 = 1400
	ARM64_REG_S3_2_C11_C11_3 = 1401
	ARM64_REG_S3_3_C11_C11_3 = 1402
	ARM64_REG_S3_4_C11_C11_3 = 1403
	ARM64_REG_S3_5_C11_C11_3 = 1404
	ARM64_REG_S3_6_C11_C11_3 = 1405
	ARM64_REG_S3_0_C15_C11_3 = 1406
	ARM64_REG_S3_1_C15_C11_3 = 1407
	ARM64_REG_S3_2_C15_C11_3 = 1408
	ARM64_REG_S3_3_C15_C11_3 = 1409
	ARM64_REG_S3_4_C15_C11_3 = 1410
	ARM64_REG_S3_5_C15_C11_3 = 1411
	ARM64_REG_S3_6_C15_C11_3 = 1412
	ARM64_REG_S3_0_C11_C12_3 = 1413
	ARM64_REG_S3_1_C11_C12_3 = 1414
	ARM64_REG_S3_2_C11_C12_3 = 1415
	ARM64_REG_S3_3_C11_C12_3 = 1416
	ARM64_REG_S3_4_C11_C12_3 = 1417
	ARM64_REG_S3_5_C11_C12_3 = 1418
	ARM64_REG_S3_6_C11_C12_3 = 1419
	ARM64_REG_S3_0_C15_C12_3 = 1420
	ARM64_REG_S3_1_C15_C12_3 = 1421
	ARM64_REG_S3_2_C15_C12_3 = 1422
	ARM64_REG_S3_3_C15_C12_3 = 1423
	ARM64_REG_S3_4_C15_C12_3 = 1424
	ARM64_REG_S3_5_C15_C12_3 = 1425
	ARM64_REG_S3_6_C15_C12_3 = 1426
	ARM64_REG_S3_0_C11_C13_3 = 1427
	ARM64_REG_S3_1_C11_C13_3 = 1428
	ARM64_REG_S3_2_C11_C13_3 = 1429
	ARM64_REG_S3_3_C11_C13_3 = 1430
	ARM64_REG_S3_4_C11_C13_3 = 1431
	ARM64_REG_S3_5_C11_C13_3 = 1432
	ARM64_REG_S3_6_C11_C13_3 = 1433
	ARM64_REG_S3_0_C15_C13_3 = 1434
	ARM64_REG_S3_1_C15_C13_3 = 1435
	ARM64_REG_S3_2_C15_C13_3 = 1436
	ARM64_REG_S3_3_C15_C13_3 = 1437
	ARM64_REG_S3_4_C15_C13_3 = 1438
	ARM64_REG_S3_5_C15_C13_3 = 1439
	ARM64_REG_S3_6_C15_C13_3 = 1440
	ARM64_REG_S3_0_C11_C14_3 = 1441
	ARM64_REG_S3_1_C11_C14_3 = 1442
	ARM64_REG_S3_2_C11_C14_3 = 1443
	ARM64_REG_S3_3_C11_C14_3 = 1444
	ARM64_REG_S3_4_C11_C14_3 = 1445
	ARM64_REG_S3_5_C11_C14_3 = 1446
	ARM64_REG_S3_6_C11_C14_3 = 1447
	ARM64_REG_S3_0_C15_C14_3 = 1448
	ARM64_REG_S3_1_C15_C14_3 = 1449
	ARM64_REG_S3_2_C15_C14_3 = 1450
	ARM64_REG_S3_3_C15_C14_3 = 1451
	ARM64_REG_S3_4_C15_C14_3 = 1452
	ARM64_REG_S3_5_C15_C14_3 = 1453
	ARM64_REG_S3_6_C15_C14_3 = 1454
	ARM64_REG_S3_0_C11_C0_4 = 1455
	ARM64_REG_S3_1_C11_C0_4 = 1456
	ARM64_REG_S3_2_C11_C0_4 = 1457
	ARM64_REG_S3_3_C11_C0_4 = 1458
	ARM64_REG_S3_4_C11_C0_4 = 1459
	ARM64_REG_S3_5_C11_C0_4 = 1460
	ARM64_REG_S3_6_C11_C0_4 = 1461
	ARM64_REG_S3_0_C15_C0_4 = 1462
	ARM64_REG_S3_1_C15_C0_4 = 1463
	ARM64_REG_S3_2_C15_C0_4 = 1464
	ARM64_REG_S3_3_C15_C0_4 = 1465
	ARM64_REG_S3_4_C15_C0_4 = 1466
	ARM64_REG_S3_5_C15_C0_4 = 1467
	ARM64_REG_S3_6_C15_C0_4 = 1468
	ARM64_REG_S3_0_C11_C1_4 = 1469
	ARM64_REG_S3_1_C11_C1_4 = 1470
	ARM64_REG_S3_2_C11_C1_4 = 1471
	ARM64_REG_S3_3_C11_C1_4 = 1472
	ARM64_REG_S3_4_C11_C1_4 = 1473
	ARM64_REG_S3_5_C11_C1_4 = 1474
	ARM64_REG_S3_6_C11_C1_4 = 1475
	ARM64_REG_S3_0_C15_C1_4 = 1476
	ARM64_REG_S3_1_C15_C1_4 = 1477
	ARM64_REG_S3_2_C15_C1_4 = 1478
	ARM64_REG_S3_3_C15_C1_4 = 1479
	ARM64_REG_S3_4_C15_C1_4 = 1480
	ARM64_REG_S3_5_C15_C1_4 = 1481
	ARM64_REG_S3_6_C15_C1_4 = 1482
	ARM64_REG_S3_0_C11_C2_4 = 1483
	ARM64_REG_S3_1_C11_C2_4 = 1484
	ARM64_REG_S3_2_C11_C2_4 = 1485
	ARM64_REG_S3_3_C11_C2_4 = 1486
	ARM64_REG_S3_4_C11_C2_4 = 1487
	ARM64_REG_S3_5_C11_C2_4 = 1488
	ARM64_REG_S3_6_C11_C2_4 = 1489
	ARM64_REG_S3_0_C15_C2_4 = 1490
	ARM64_REG_S3_1_C15_C2_4 = 1491
	ARM64_REG_S3_2_C15_C2_4 = 1492
	ARM64_REG_S3_3_C15_C2_4 = 1493
	ARM64_REG_S3_4_C15_C2_4 = 1494
	ARM64_REG_S3_5_C15_C2_4 = 1495
	ARM64_REG_S3_6_C15_C2_4 = 1496
	ARM64_REG_S3_0_C11_C3_4 = 1497
	ARM64_REG_S3_1_C11_C3_4 = 1498
	ARM64_REG_S3_2_C11_C3_4 = 1499
	ARM64_REG_S3_3_C11_C3_4 = 1500
	ARM64_REG_S3_4_C11_C3_4 = 1501
	ARM64_REG_S3_5_C11_C3_4 = 1502
	ARM64_REG_S3_6_C11_C3_4 = 1503
	ARM64_REG_S3_0_C15_C3_4 = 1504
	ARM64_REG_S3_1_C15_C3_4 = 1505
	ARM64_REG_S3_2_C15_C3_4 = 1506
	ARM64_REG_S3_3_C15_C3_4 = 1507
	ARM64_REG_S3_4_C15_C3_4 = 1508
	ARM64_REG_S3_5_C15_C3_4 = 1509
	ARM64_REG_S3_6_C15_C3_4 = 1510
	ARM64_REG_S3_0_C11_C4_4 = 1511
	ARM64_REG_S3_1_C11_C4_4 = 1512
	ARM64_REG_S3_2_C11_C4_4 = 1513
	ARM64_REG_S3_3_C11_C4_4 = 1514
	ARM64_REG_S3_4_C11_C4_4 = 1515
	ARM64_REG_S3_5_C11_C4_4 = 1516
	ARM64_REG_S3_6_C11_C4_4 = 1517
	ARM64_REG_S3_0_C15_C4_4 = 1518
	ARM64_REG_S3_1_C15_C4_4 = 1519
	ARM64_REG_S3_2_C15_C4_4 = 1520
	ARM64_REG_S3_3_C15_C4_4 = 1521
	ARM64_REG_S3_4_C15_C4_4 = 1522
	ARM64_REG_S3_5_C15_C4_4 = 1523
	ARM64_REG_S3_6_C15_C4_4 = 1524
	ARM64_REG_S3_0_C11_C5_4 = 1525
	ARM64_REG_S3_1_C11_C5_4 = 1526
	ARM64_REG_S3_2_C11_C5_4 = 1527
	ARM64_REG_S3_3_C11_C5_4 = 1528
	ARM64_REG_S3_4_C11_C5_4 = 1529
	ARM64_REG_S3_5_C11_C5_4 = 1530
	ARM64_REG_S3_6_C11_C5_4 = 1531
	ARM64_REG_S3_0_C15_C5_4 = 1532
	ARM64_REG_S3_1_C15_C5_4 = 1533
	ARM64_REG_S3_2_C15_C5_4 = 1534
	ARM64_REG_S3_3_C15_C5_4 = 1535
	ARM64_REG_S3_4_C15_C5_4 = 1536
	ARM64_REG_S3_5_C15_C5_4 = 1537
	ARM64_REG_S3_6_C15_C5_4 = 1538
	ARM64_REG_S3_0_C11_C6_4 = 1539
	ARM64_REG_S3_1_C11_C6_4 = 1540
	ARM64_REG_S3_2_C11_C6_4 = 1541
	ARM64_REG_S3_3_C11_C6_4 = 1542
	ARM64_REG_S3_4_C11_C6_4 = 1543
	ARM64_REG_S3_5_C11_C6_4 = 1544
	ARM64_REG_S3_6_C11_C6_4 = 1545
	ARM64_REG_S3_0_C15_C6_4 = 1546
	ARM64_REG_S3_1_C15_C6_4 = 1547
	ARM64_REG_S3_2_C15_C6_4 = 1548
	ARM64_REG_S3_3_C15_C6_4 = 1549
	ARM64_REG_S3_4_C15_C6_4 = 1550
	ARM64_REG_S3_5_C15_C6_4 = 1551
	ARM64_REG_S3_6_C15_C6_4 = 1552
	ARM64_REG_S3_0_C11_C7_4 = 1553
	ARM64_REG_S3_1_C11_C7_4 = 1554
	ARM64_REG_S3_2_C11_C7_4 = 1555
	ARM64_REG_S3_3_C11_C7_4 = 1556
	ARM64_REG_S3_4_C11_C7_4 = 1557
	ARM64_REG_S3_5_C11_C7_4 = 1558
	ARM64_REG_S3_6_C11_C7_4 = 1559
	ARM64_REG_S3_0_C15_C7_4 = 1560
	ARM64_REG_S3_1_C15_C7_4 = 1561
	ARM64_REG_S3_2_C15_C7_4 = 1562
	ARM64_REG_S3_3_C15_C7_4 = 1563
	ARM64_REG_S3_4_C15_C7_4 = 1564
	ARM64_REG_S3_5_C15_C7_4 = 1565
	ARM64_REG_S3_6_C15_C7_4 = 1566
	ARM64_REG_S3_0_C11_C8_4 = 1567
	ARM64_REG_S3_1_C11_C8_4 = 1568
	ARM64_REG_S3_2_C11_C8_4 = 1569
	ARM64_REG_S3_3_C11_C8_4 = 1570
	ARM64_REG_S3_4_C11_C8_4 = 1571
	ARM64_REG_S3_5_C11_C8_4 = 1572
	ARM64_REG_S3_6_C11_C8_4 = 1573
	ARM64_REG_S3_0_C15_C8_4 = 1574
	ARM64_REG_S3_1_C15_C8_4 = 1575
	ARM64_REG_S3_2_C15_C8_4 = 1576
	ARM64_REG_S3_3_C15_C8_4 = 1577
	ARM64_REG_S3_4_C15_C8_4 = 1578
	ARM64_REG_S3_5_C15_C8_4 = 1579
	ARM64_REG_S3_6_C15_C8_4 = 1580
	ARM64_REG_S3_0_C11_C9_4 = 1581
	ARM64_REG_S3_1_C11_C9_4 = 1582
	ARM64_REG_S3_2_C11_C9_4 = 1583
	ARM64_REG_S3_3_C11_C9_4 = 1584
	ARM64_REG_S3_4_C11_C9_4 = 1585
	ARM64_REG_S3_5_C11_C9_4 = 1586
	ARM64_REG_S3_6_C11_C9_4 = 1587
	ARM64_REG_S3_0_C15_C9_4 = 1588
	ARM64_REG_S3_1_C15_C9_4 = 1589
	ARM64_REG_S3_2_C15_C9_4 = 1590
	ARM64_REG_S3_3_C15_C9_4 = 1591
	ARM64_REG_S3_4_C15_C9_4 = 1592
	ARM64_REG_S3_5_C15_C9_4 = 1593
	ARM64_REG_S3_6_C15_C9_4 = 1594
	ARM64_REG_S3_0_C11_C10_4 = 1595
	ARM64_REG_S3_1_C11_C10_4 = 1596
	ARM64_REG_S3_2_C11_C10_4 = 1597
	ARM64_REG_S3_3_C11_C10_4 = 1598
	ARM64_REG_S3_4_C11_C10_4 = 1599
	ARM64_REG_S3_5_C11_C10_4 = 1600
	ARM64_REG_S3_6_C11_C10_4 = 1601
	ARM64_REG_S3_0_C15_C10_4 = 1602
	ARM64_REG_S3_1_C15_C10_4 = 1603
	ARM64_REG_S3_2_C15_C10_4 = 1604
	ARM64_REG_S3_3_C15_C10_4 = 1605
	ARM64_REG_S3_4_C15_C10_4 = 1606
	ARM64_REG_S3_5_C15_C10_4 = 1607
	ARM64_REG_S3_6_C15_C10_4 = 1608
	ARM64_REG_S3_0_C11_C11_4 = 1609
	ARM64_REG_S3_1_C11_C11_4 = 1610
	ARM64_REG_S3_2_C11_C11_4 = 1611
	ARM64_REG_S3_3_C11_C11_4 = 1612
	ARM64_REG_S3_4_C11_C11_4 = 1613
	ARM64_REG_S3_5_C11_C11_4 = 1614
	ARM64_REG_S3_6_C11_C11_4 = 1615
	ARM64_REG_S3_0_C15_C11_4 = 1616
	ARM64_REG_S3_1_C15_C11_4 = 1617
	ARM64_REG_S3_2_C15_C11_4 = 1618
	ARM64_REG_S3_3_C15_C11_4 = 1619
	ARM64_REG_S3_4_C15_C11_4 = 1620
	ARM64_REG_S3_5_C15_C11_4 = 1621
	ARM64_REG_S3_6_C15_C11_4 = 1622
	ARM64_REG_S3_0_C11_C12_4 = 1623
	ARM64_REG_S3_1_C11_C12_4 = 1624
	ARM64_REG_S3_2_C11_C12_4 = 1625
	ARM64_REG_S3_3_C11_C12_4 = 1626
	ARM64_REG_S3_4_C11_C12_4 = 1627
	ARM64_REG_S3_5_C11_C12_4 = 1628
	ARM64_REG_S3_6_C11_C12_4 = 1629
	ARM64_REG_S3_0_C15_C12_4 = 1630
	ARM64_REG_S3_1_C15_C12_4 = 1631
	ARM64_REG_S3_2_C15_C12_4 = 1632
	ARM64_REG_S3_3_C15_C12_4 = 1633
	ARM64_REG_S3_4_C15_C12_4 = 1634
	ARM64_REG_S3_5_C15_C12_4 = 1635
	ARM64_REG_S3_6_C15_C12_4 = 1636
	ARM64_REG_S3_0_C11_C13_4 = 1637
	ARM64_REG_S3_1_C11_C13_4 = 1638
	ARM64_REG_S3_2_C11_C13_4 = 1639
	ARM64_REG_S3_3_C11_C13_4 = 1640
	ARM64_REG_S3_4_C11_C13_4 = 1641
	ARM64_REG_S3_5_C11_C13_4 = 1642
	ARM64_REG_S3_6_C11_C13_4 = 1643
	ARM64_REG_S3_0_C15_C13_4 = 1644
	ARM64_REG_S3_1_C15_C13_4 = 1645
	ARM64_REG_S3_2_C15_C13_4 = 1646
	ARM64_REG_S3_3_C15_C13_4 = 1647
	ARM64_REG_S3_4_C15_C13_4 = 1648
	ARM64_REG_S3_5_C15_C13_4 = 1649
	ARM64_REG_S3_6_C15_C13_4 = 1650
	ARM64_REG_S3_0_C11_C14_4 = 1651
	ARM64_REG_S3_1_C11_C14_4 = 1652
	ARM64_REG_S3_2_C11_C14_4 = 1653
	ARM64_REG_S3_3_C11_C14_4 = 1654
	ARM64_REG_S3_4_C11_C14_4 = 1655
	ARM64_REG_S3_5_C11_C14_4 = 1656
	ARM64_REG_S3_6_C11_C14_4 = 1657
	ARM64_REG_S3_0_C15_C14_4 = 1658
	ARM64_REG_S3_1_C15_C14_4 = 1659
	ARM64_REG_S3_2_C15_C14_4 = 1660
	ARM64_REG_S3_3_C15_C14_4 = 1661
	ARM64_REG_S3_4_C15_C14_4 = 1662
	ARM64_REG_S3_5_C15_C14_4 = 1663
	ARM64_REG_S3_6_C15_C14_4 = 1664
	ARM64_REG_S3_0_C11_C0_5 = 1665
	ARM64_REG_S3_1_C11_C0_5 = 1666
	ARM64_REG_S3_2_C11_C0_5 = 1667
	ARM64_REG_S3_3_C11_C0_5 = 1668
	ARM64_REG_S3_4_C11_C0_5 = 1669
	ARM64_REG_S3_5_C11_C0_5 = 1670
	ARM64_REG_S3_6_C11_C0_5 = 1671
	ARM64_REG_S3_0_C15_C0_5 = 1672
	ARM64_REG_S3_1_C15_C0_5 = 1673
	ARM64_REG_S3_2_C15_C0_5 = 1674
	ARM64_REG_S3_3_C15_C0_5 = 1675
	ARM64_REG_S3_4_C15_C0_5 = 1676
	ARM64_REG_S3_5_C15_C0_5 = 1677
	ARM64_REG_S3_6_C15_C0_5 = 1678
	ARM64_REG_S3_0_C11_C1_5 = 1679
	ARM64_REG_S3_1_C11_C1_5 = 1680
	ARM64_REG_S3_2_C11_C1_5 = 1681
	ARM64_REG_S3_3_C11_C1_5 = 1682
	ARM64_REG_S3_4_C11_C1_5 = 1683
	ARM64_REG_S3_5_C11_C1_5 = 1684
	ARM64_REG_S3_6_C11_C1_5 = 1685
	ARM64_REG_S3_0_C15_C1_5 = 1686
	ARM64_REG_S3_1_C15_C1_5 = 1687
	ARM64_REG_S3_2_C15_C1_5 = 1688
	ARM64_REG_S3_3_C15_C1_5 = 1689
	ARM64_REG_S3_4_C15_C1_5 = 1690
	ARM64_REG_S3_5_C15_C1_5 = 1691
	ARM64_REG_S3_6_C15_C1_5 = 1692
	ARM64_REG_S3_0_C11_C2_5 = 1693
	ARM64_REG_S3_1_C11_C2_5 = 1694
	ARM64_REG_S3_2_C11_C2_5 = 1695
	ARM64_REG_S3_3_C11_C2_5 = 1696
	ARM64_REG_S3_4_C11_C2_5 = 1697
	ARM64_REG_S3_5_C11_C2_5 = 1698
	ARM64_REG_S3_6_C11_C2_5 = 1699
	ARM64_REG_S3_0_C15_C2_5 = 1700
	ARM64_REG_S3_1_C15_C2_5 = 1701
	ARM64_REG_S3_2_C15_C2_5 = 1702
	ARM64_REG_S3_3_C15_C2_5 = 1703
	ARM64_REG_S3_4_C15_C2_5 = 1704
	ARM64_REG_S3_5_C15_C2_5 = 1705
	ARM64_REG_S3_6_C15_C2_5 = 1706
	ARM64_REG_S3_0_C11_C3_5 = 1707
	ARM64_REG_S3_1_C11_C3_5 = 1708
	ARM64_REG_S3_2_C11_C3_5 = 1709
	ARM64_REG_S3_3_C11_C3_5 = 1710
	ARM64_REG_S3_4_C11_C3_5 = 1711
	ARM64_REG_S3_5_C11_C3_5 = 1712
	ARM64_REG_S3_6_C11_C3_5 = 1713
	ARM64_REG_S3_0_C15_C3_5 = 1714
	ARM64_REG_S3_1_C15_C3_5 = 1715
	ARM64_REG_S3_2_C15_C3_5 = 1716
	ARM64_REG_S3_3_C15_C3_5 = 1717
	ARM64_REG_S3_4_C15_C3_5 = 1718
	ARM64_REG_S3_5_C15_C3_5 = 1719
	ARM64_REG_S3_6_C15_C3_5 = 1720
	ARM64_REG_S3_0_C11_C4_5 = 1721
	ARM64_REG_S3_1_C11_C4_5 = 1722
	ARM64_REG_S3_2_C11_C4_5 = 1723
	ARM64_REG_S3_3_C11_C4_5 = 1724
	ARM64_REG_S3_4_C11_C4_5 = 1725
	ARM64_REG_S3_5_C11_C4_5 = 1726
	ARM64_REG_S3_6_C11_C4_5 = 1727
	ARM64_REG_S3_0_C15_C4_5 = 1728
	ARM64_REG_S3_1_C15_C4_5 = 1729
	ARM64_REG_S3_2_C15_C4_5 = 1730
	ARM64_REG_S3_3_C15_C4_5 = 1731
	ARM64_REG_S3_4_C15_C4_5 = 1732
	ARM64_REG_S3_5_C15_C4_5 = 1733
	ARM64_REG_S3_6_C15_C4_5 = 1734
	ARM64_REG_S3_0_C11_C5_5 = 1735
	ARM64_REG_S3_1_C11_C5_5 = 1736
	ARM64_REG_S3_2_C11_C5_5 = 1737
	ARM64_REG_S3_3_C11_C5_5 = 1738
	ARM64_REG_S3_4_C11_C5_5 = 1739
	ARM64_REG_S3_5_C11_C5_5 = 1740
	ARM64_REG_S3_6_C11_C5_5 = 1741
	ARM64_REG_S3_0_C15_C5_5 = 1742
	ARM64_REG_S3_1_C15_C5_5 = 1743
	ARM64_REG_S3_2_C15_C5_5 = 1744
	ARM64_REG_S3_3_C15_C5_5 = 1745
	ARM64_REG_S3_4_C15_C5_5 = 1746
	ARM64_REG_S3_5_C15_C5_5 = 1747
	ARM64_REG_S3_6_C15_C5_5 = 1748
	ARM64_REG_S3_0_C11_C6_5 = 1749
	ARM64_REG_S3_1_C11_C6_5 = 1750
	ARM64_REG_S3_2_C11_C6_5 = 1751
	ARM64_REG_S3_3_C11_C6_5 = 1752
	ARM64_REG_S3_4_C11_C6_5 = 1753
	ARM64_REG_S3_5_C11_C6_5 = 1754
	ARM64_REG_S3_6_C11_C6_5 = 1755
	ARM64_REG_S3_0_C15_C6_5 = 1756
	ARM64_REG_S3_1_C15_C6_5 = 1757
	ARM64_REG_S3_2_C15_C6_5 = 1758
	ARM64_REG_S3_3_C15_C6_5 = 1759
	ARM64_REG_S3_4_C15_C6_5 = 1760
	ARM64_REG_S3_5_C15_C6_5 = 1761
	ARM64_REG_S3_6_C15_C6_5 = 1762
	ARM64_REG_S3_0_C11_C7_5 = 1763
	ARM64_REG_S3_1_C11_C7_5 = 1764
	ARM64_REG_S3_2_C11_C7_5 = 1765
	ARM64_REG_S3_3_C11_C7_5 = 1766
	ARM64_REG_S3_4_C11_C7_5 = 1767
	ARM64_REG_S3_5_C11_C7_5 = 1768
	ARM64_REG_S3_6_C11_C7_5 = 1769
	ARM64_REG_S3_0_C15_C7_5 = 1770
	ARM64_REG_S3_1_C15_C7_5 = 1771
	ARM64_REG_S3_2_C15_C7_5 = 1772
	ARM64_REG_S3_3_C15_C7_5 = 1773
	ARM64_REG_S3_4_C15_C7_5 = 1774
	ARM64_REG_S3_5_C15_C7_5 = 1775
	ARM64_REG_S3_6_C15_C7_5 = 1776
	ARM64_REG_S3_0_C11_C8_5 = 1777
	ARM64_REG_S3_1_C11_C8_5 = 1778
	ARM64_REG_S3_2_C11_C8_5 = 1779
	ARM64_REG_S3_3_C11_C8_5 = 1780
	ARM64_REG_S3_4_C11_C8_5 = 1781
	ARM64_REG_S3_5_C11_C8_5 = 1782
	ARM64_REG_S3_6_C11_C8_5 = 1783
	ARM64_REG_S3_0_C15_C8_5 = 1784
	ARM64_REG_S3_1_C15_C8_5 = 1785
	ARM64_REG_S3_2_C15_C8_5 = 1786
	ARM64_REG_S3_3_C15_C8_5 = 1787
	ARM64_REG_S3_4_C15_C8_5 = 1788
	ARM64_REG_S3_5_C15_C8_5 = 1789
	ARM64_REG_S3_6_C15_C8_5 = 1790
	ARM64_REG_S3_0_C11_C9_5 = 1791
	ARM64_REG_S3_1_C11_C9_5 = 1792
	ARM64_REG_S3_2_C11_C9_5 = 1793
	ARM64_REG_S3_3_C11_C9_5 = 1794
	ARM64_REG_S3_4_C11_C9_5 = 1795
	ARM64_REG_S3_5_C11_C9_5 = 1796
	ARM64_REG_S3_6_C11_C9_5 = 1797
	ARM64_REG_S3_0_C15_C9_5 = 1798
	ARM64_REG_S3_1_C15_C9_5 = 1799
	ARM64_REG_S3_2_C15_C9_5 = 1800
	ARM64_REG_S3_3_C15_C9_5 = 1801
	ARM64_REG_S3_4_C15_C9_5 = 1802
	ARM64_REG_S3_5_C15_C9_5 = 1803
	ARM64_REG_S3_6_C15_C9_5 = 1804
	ARM64_REG_S3_0_C11_C10_5 = 1805
	ARM64_REG_S3_1_C11_C10_5 = 1806
	ARM64_REG_S3_2_C11_C10_5 = 1807
	ARM64_REG_S3_3_C11_C10_5 = 1808
	ARM64_REG_S3_4_C11_C10_5 = 1809
	ARM64_REG_S3_5_C11_C10_5 = 1810
	ARM64_REG_S3_6_C11_C10_5 = 1811
	ARM64_REG_S3_0_C15_C10_5 = 1812
	ARM64_REG_S3_1_C15_C10_5 = 1813
	ARM64_REG_S3_2_C15_C10_5 = 1814
	ARM64_REG_S3_3_C15_C10_5 = 1815
	ARM64_REG_S3_4_C15_C10_5 = 1816
	ARM64_REG_S3_5_C15_C10_5 = 1817
	ARM64_REG_S3_6_C15_C10_5 = 1818
	ARM64_REG_S3_0_C11_C11_5 = 1819
	ARM64_REG_S3_1_C11_C11_5 = 1820
	ARM64_REG_S3_2_C11_C11_5 = 1821
	ARM64_REG_S3_3_C11_C11_5 = 1822
	ARM64_REG_S3_4_C11_C11_5 = 1823
	ARM64_REG_S3_5_C11_C11_5 = 1824
	ARM64_REG_S3_6_C11_C11_5 = 1825
	ARM64_REG_S3_0_C15_C11_5 = 1826
	ARM64_REG_S3_1_C15_C11_5 = 1827
	ARM64_REG_S3_2_C15_C11_5 = 1828
	ARM64_REG_S3_3_C15_C11_5 = 1829
	ARM64_REG_S3_4_C15_C11_5 = 1830
	ARM64_REG_S3_5_C15_C11_5 = 1831
	ARM64_REG_S3_6_C15_C11_5 = 1832
	ARM64_REG_S3_0_C11_C12_5 = 1833
	ARM64_REG_S3_1_C11_C12_5 = 1834
	ARM64_REG_S3_2_C11_C12_5 = 1835
	ARM64_REG_S3_3_C11_C12_5 = 1836
	ARM64_REG_S3_4_C11_C12_5 = 1837
	ARM64_REG_S3_5_C11_C12_5 = 1838
	ARM64_REG_S3_6_C11_C12_5 = 1839
	ARM64_REG_S3_0_C15_C12_5 = 1840
	ARM64_REG_S3_1_C15_C12_5 = 1841
	ARM64_REG_S3_2_C15_C12_5 = 1842
	ARM64_REG_S3_3_C15_C12_5 = 1843
	ARM64_REG_S3_4_C15_C12_5 = 1844
	ARM64_REG_S3_5_C15_C12_5 = 1845
	ARM64_REG_S3_6_C15_C12_5 = 1846
	ARM64_REG_S3_0_C11_C13_5 = 1847
	ARM64_REG_S3_1_C11_C13_5 = 1848
	ARM64_REG_S3_2_C11_C13_5 = 1849
	ARM64_REG_S3_3_C11_C13_5 = 1850
	ARM64_REG_S3_4_C11_C13_5 = 1851
	ARM64_REG_S3_5_C11_C13_5 = 1852
	ARM64_REG_S3_6_C11_C13_5 = 1853
	ARM64_REG_S3_0_C15_C13_5 = 1854
	ARM64_REG_S3_1_C15_C13_5 = 1855
	ARM64_REG_S3_2_C15_C13_5 = 1856
	ARM64_REG_S3_3_C15_C13_5 = 1857
	ARM64_REG_S3_4_C15_C13_5 = 1858
	ARM64_REG_S3_5_C15_C13_5 = 1859
	ARM64_REG_S3_6_C15_C13_5 = 1860
	ARM64_REG_S3_0_C11_C14_5 = 1861
	ARM64_REG_S3_1_C11_C14_5 = 1862
	ARM64_REG_S3_2_C11_C14_5 = 1863
	ARM64_REG_S3_3_C11_C14_5 = 1864
	ARM64_REG_S3_4_C11_C14_5 = 1865
	ARM64_REG_S3_5_C11_C14_5 = 1866
	ARM64_REG_S3_6_C11_C14_5 = 1867
	ARM64_REG_S3_0_C15_C14_5 = 1868
	ARM64_REG_S3_1_C15_C14_5 = 1869
	ARM64_REG_S3_2_C15_C14_5 = 1870
	ARM64_REG_S3_3_C15_C14_5 = 1871
	ARM64_REG_S3_4_C15_C14_5 = 1872
	ARM64_REG_S3_5_C15_C14_5 = 1873
	ARM64_REG_S3_6_C15_C14_5 = 1874
	ARM64_REG_S3_0_C11_C0_6 = 1875
	ARM64_REG_S3_1_C11_C0_6 = 1876
	ARM64_REG_S3_2_C11_C0_6 = 1877
	ARM64_REG_S3_3_C11_C0_6 = 1878
	ARM64_REG_S3_4_C11_C0_6 = 1879
	ARM64_REG_S3_5_C11_C0_6 = 1880
	ARM64_REG_S3_6_C11_C0_6 = 1881
	ARM64_REG_S3_0_C15_C0_6 = 1882
	ARM64_REG_S3_1_C15_C0_6 = 1883
	ARM64_REG_S3_2_C15_C0_6 = 1884
	ARM64_REG_S3_3_C15_C0_6 = 1885
	ARM64_REG_S3_4_C15_C0_6 = 1886
	ARM64_REG_S3_5_C15_C0_6 = 1887
	ARM64_REG_S3_6_C15_C0_6 = 1888
	ARM64_REG_S3_0_C11_C1_6 = 1889
	ARM64_REG_S3_1_C11_C1_6 = 1890
	ARM64_REG_S3_2_C11_C1_6 = 1891
	ARM64_REG_S3_3_C11_C1_6 = 1892
	ARM64_REG_S3_4_C11_C1_6 = 1893
	ARM64_REG_S3_5_C11_C1_6 = 1894
	ARM64_REG_S3_6_C11_C1_6 = 1895
	ARM64_REG_S3_0_C15_C1_6 = 1896
	ARM64_REG_S3_1_C15_C1_6 = 1897
	ARM64_REG_S3_2_C15_C1_6 = 1898
	ARM64_REG_S3_3_C15_C1_6 = 1899
	ARM64_REG_S3_4_C15_C1_6 = 1900
	ARM64_REG_S3_5_C15_C1_6 = 1901
	ARM64_REG_S3_6_C15_C1_6 = 1902
	ARM64_REG_S3_0_C11_C2_6 = 1903
	ARM64_REG_S3_1_C11_C2_6 = 1904
	ARM64_REG_S3_2_C11_C2_6 = 1905
	ARM64_REG_S3_3_C11_C2_6 = 1906
	ARM64_REG_S3_4_C11_C2_6 = 1907
	ARM64_REG_S3_5_C11_C2_6 = 1908
	ARM64_REG_S3_6_C11_C2_6 = 1909
	ARM64_REG_S3_0_C15_C2_6 = 1910
	ARM64_REG_S3_1_C15_C2_6 = 1911
	ARM64_REG_S3_2_C15_C2_6 = 1912
	ARM64_REG_S3_3_C15_C2_6 = 1913
	ARM64_REG_S3_4_C15_C2_6 = 1914
	ARM64_REG_S3_5_C15_C2_6 = 1915
	ARM64_REG_S3_6_C15_C2_6 = 1916
	ARM64_REG_S3_0_C11_C3_6 = 1917
	ARM64_REG_S3_1_C11_C3_6 = 1918
	ARM64_REG_S3_2_C11_C3_6 = 1919
	ARM64_REG_S3_3_C11_C3_6 = 1920
	ARM64_REG_S3_4_C11_C3_6 = 1921
	ARM64_REG_S3_5_C11_C3_6 = 1922
	ARM64_REG_S3_6_C11_C3_6 = 1923
	ARM64_REG_S3_0_C15_C3_6 = 1924
	ARM64_REG_S3_1_C15_C3_6 = 1925
	ARM64_REG_S3_2_C15_C3_6 = 1926
	ARM64_REG_S3_3_C15_C3_6 = 1927
	ARM64_REG_S3_4_C15_C3_6 = 1928
	ARM64_REG_S3_5_C15_C3_6 = 1929
	ARM64_REG_S3_6_C15_C3_6 = 1930
	ARM64_REG_S3_0_C11_C4_6 = 1931
	ARM64_REG_S3_1_C11_C4_6 = 1932
	ARM64_REG_S3_2_C11_C4_6 = 1933
	ARM64_REG_S3_3_C11_C4_6 = 1934
	ARM64_REG_S3_4_C11_C4_6 = 1935
	ARM64_REG_S3_5_C11_C4_6 = 1936
	ARM64_REG_S3_6_C11_C4_6 = 1937
	ARM64_REG_S3_0_C15_C4_6 = 1938
	ARM64_REG_S3_1_C15_C4_6 = 1939
	ARM64_REG_S3_2_C15_C4_6 = 1940
	ARM64_REG_S3_3_C15_C4_6 = 1941
	ARM64_REG_S3_4_C15_C4_6 = 1942
	ARM64_REG_S3_5_C15_C4_6 = 1943
	ARM64_REG_S3_6_C15_C4_6 = 1944
	ARM64_REG_S3_0_C11_C5_6 = 1945
	ARM64_REG_S3_1_C11_C5_6 = 1946
	ARM64_REG_S3_2_C11_C5_6 = 1947
	ARM64_REG_S3_3_C11_C5_6 = 1948
	ARM64_REG_S3_4_C11_C5_6 = 1949
	ARM64_REG_S3_5_C11_C5_6 = 1950
	ARM64_REG_S3_6_C11_C5_6 = 1951
	ARM64_REG_S3_0_C15_C5_6 = 1952
	ARM64_REG_S3_1_C15_C5_6 = 1953
	ARM64_REG_S3_2_C15_C5_6 = 1954
	ARM64_REG_S3_3_C15_C5_6 = 1955
	ARM64_REG_S3_4_C15_C5_6 = 1956
	ARM64_REG_S3_5_C15_C5_6 = 1957
	ARM64_REG_S3_6_C15_C5_6 = 1958
	ARM64_REG_S3_0_C11_C6_6 = 1959
	ARM64_REG_S3_1_C11_C6_6 = 1960
	ARM64_REG_S3_2_C11_C6_6 = 1961
	ARM64_REG_S3_3_C11_C6_6 = 1962
	ARM64_REG_S3_4_C11_C6_6 = 1963
	ARM64_REG_S3_5_C11_C6_6 = 1964
	ARM64_REG_S3_6_C11_C6_6 = 1965
	ARM64_REG_S3_0_C15_C6_6 = 1966
	ARM64_REG_S3_1_C15_C6_6 = 1967
	ARM64_REG_S3_2_C15_C6_6 = 1968
	ARM64_REG_S3_3_C15_C6_6 = 1969
	ARM64_REG_S3_4_C15_C6_6 = 1970
	ARM64_REG_S3_5_C15_C6_6 = 1971
	ARM64_REG_S3_6_C15_C6_6 = 1972
	ARM64_REG_S3_0_C11_C7_6 = 1973
	ARM64_REG_S3_1_C11_C7_6 = 1974
	ARM64_REG_S3_2_C11_C7_6 = 1975
	ARM64_REG_S3_3_C11_C7_6 = 1976
	ARM64_REG_S3_4_C11_C7_6 = 1977
	ARM64_REG_S3_5_C11_C7_6 = 1978
	ARM64_REG_S3_6_C11_C7_6 = 1979
	ARM64_REG_S3_0_C15_C7_6 = 1980
	ARM64_REG_S3_1_C15_C7_6 = 1981
	ARM64_REG_S3_2_C15_C7_6 = 1982
	ARM64_REG_S3_3_C15_C7_6 = 1983
	ARM64_REG_S3_4_C15_C7_6 = 1984
	ARM64_REG_S3_5_C15_C7_6 = 1985
	ARM64_REG_S3_6_C15_C7_6 = 1986
	ARM64_REG_S3_0_C11_C8_6 = 1987
	ARM64_REG_S3_1_C11_C8_6 = 1988
	ARM64_REG_S3_2_C11_C8_6 = 1989
	ARM64_REG_S3_3_C11_C8_6 = 1990
	ARM64_REG_S3_4_C11_C8_6 = 1991
	ARM64_REG_S3_5_C11_C8_6 = 1992
	ARM64_REG_S3_6_C11_C8_6 = 1993
	ARM64_REG_S3_0_C15_C8_6 = 1994
	ARM64_REG_S3_1_C15_C8_6 = 1995
	ARM64_REG_S3_2_C15_C8_6 = 1996
	ARM64_REG_S3_3_C15_C8_6 = 1997
	ARM64_REG_S3_4_C15_C8_6 = 1998
	ARM64_REG_S3_5_C15_C8_6 = 1999
	ARM64_REG_S3_6_C15_C8_6 = 2000
	ARM64_REG_S3_0_C11_C9_6 = 2001
	ARM64_REG_S3_1_C11_C9_6 = 2002
	ARM64_REG_S3_2_C11_C9_6 = 2003
	ARM64_REG_S3_3_C11_C9_6 = 2004
	ARM64_REG_S3_4_C11_C9_6 = 2005
	ARM64_REG_S3_5_C11_C9_6 = 2006
	ARM64_REG_S3_6_C11_C9_6 = 2007
	ARM64_REG_S3_0_C15_C9_6 = 2008
	ARM64_REG_S3_1_C15_C9_6 = 2009
	ARM64_REG_S3_2_C15_C9_6 = 2010
	ARM64_REG_S3_3_C15_C9_6 = 2011
	ARM64_REG_S3_4_C15_C9_6 = 2012
	ARM64_REG_S3_5_C15_C9_6 = 2013
	ARM64_REG_S3_6_C15_C9_6 = 2014
	ARM64_REG_S3_0_C11_C10_6 = 2015
	ARM64_REG_S3_1_C11_C10_6 = 2016
	ARM64_REG_S3_2_C11_C10_6 = 2017
	ARM64_REG_S3_3_C11_C10_6 = 2018
	ARM64_REG_S3_4_C11_C10_6 = 2019
	ARM64_REG_S3_5_C11_C10_6 = 2020
	ARM64_REG_S3_6_C11_C10_6 = 2021
	ARM64_REG_S3_0_C15_C10_6 = 2022
	ARM64_REG_S3_1_C15_C10_6 = 2023
	ARM64_REG_S3_2_C15_C10_6 = 2024
	ARM64_REG_S3_3_C15_C10_6 = 2025
	ARM64_REG_S3_4_C15_C10_6 = 2026
	ARM64_REG_S3_5_C15_C10_6 = 2027
	ARM64_REG_S3_6_C15_C10_6 = 2028
	ARM64_REG_S3_0_C11_C11_6 = 2029
	ARM64_REG_S3_1_C11_C11_6 = 2030
	ARM64_REG_S3_2_C11_C11_6 = 2031
	ARM64_REG_S3_3_C11_C11_6 = 2032
	ARM64_REG_S3_4_C11_C11_6 = 2033
	ARM64_REG_S3_5_C11_C11_6 = 2034
	ARM64_REG_S3_6_C11_C11_6 = 2035
	ARM64_REG_S3_0_C15_C11_6 = 2036
	ARM64_REG_S3_1_C15_C11_6 = 2037
	ARM64_REG_S3_2_C15_C11_6 = 2038
	ARM64_REG_S3_3_C15_C11_6 = 2039
	ARM64_REG_S3_4_C15_C11_6 = 2040
	ARM64_REG_S3_5_C15_C11_6 = 2041
	ARM64_REG_S3_6_C15_C11_6 = 2042
	ARM64_REG_S3_0_C11_C12_6 = 2043
	ARM64_REG_S3_1_C11_C12_6 = 2044
	ARM64_REG_S3_2_C11_C12_6 = 2045
	ARM64_REG_S3_3_C11_C12_6 = 2046
	ARM64_REG_S3_4_C11_C12_6 = 2047
	ARM64_REG_S3_5_C11_C12_6 = 2048
	ARM64_REG_S3_6_C11_C12_6 = 2049
	ARM64_REG_S3_0_C15_C12_6 = 2050
	ARM64_REG_S3_1_C15_C12_6 = 2051
	ARM64_REG_S3_2_C15_C12_6 = 2052
	ARM64_REG_S3_3_C15_C12_6 = 2053
	ARM64_REG_S3_4_C15_C12_6 = 2054
	ARM64_REG_S3_5_C15_C12_6 = 2055
	ARM64_REG_S3_6_C15_C12_6 = 2056
	ARM64_REG_S3_0_C11_C13_6 = 2057
	ARM64_REG_S3_1_C11_C13_6 = 2058
	ARM64_REG_S3_2_C11_C13_6 = 2059
	ARM64_REG_S3_3_C11_C13_6 = 2060
	ARM64_REG_S3_4_C11_C13_6 = 2061
	ARM64_REG_S3_5_C11_C13_6 = 2062
	ARM64_REG_S3_6_C11_C13_6 = 2063
	ARM64_REG_S3_0_C15_C13_6 = 2064
	ARM64_REG_S3_1_C15_C13_6 = 2065
	ARM64_REG_S3_2_C15_C13_6 = 2066
	ARM64_REG_S3_3_C15_C13_6 = 2067
	ARM64_REG_S3_4_C15_C13_6 = 2068
	ARM64_REG_S3_5_C15_C13_6 = 2069
	ARM64_REG_S3_6_C15_C13_6 = 2070
	ARM64_REG_S3_0_C11_C14_6 = 2071
	ARM64_REG_S3_1_C11_C14_6 = 2072
	ARM64_REG_S3_2_C11_C14_6 = 2073
	ARM64_REG_S3_3_C11_C14_6 = 2074
	ARM64_REG_S3_4_C11_C14_6 = 2075
	ARM64_REG_S3_5_C11_C14_6 = 2076
	ARM64_REG_S3_6_C11_C14_6 = 2077
	ARM64_REG_S3_0_C15_C14_6 = 2078
	ARM64_REG_S3_1_C15_C14_6 = 2079
	ARM64_REG_S3_2_C15_C14_6 = 2080
	ARM64_REG_S3_3_C15_C14_6 = 2081
	ARM64_REG_S3_4_C15_C14_6 = 2082
	ARM64_REG_S3_5_C15_C14_6 = 2083
	ARM64_REG_S3_6_C15_C14_6 = 2084
	ARM64_REG_SCR_EL3 = 2085
	ARM64_REG_SCTLR_EL1 = 2086
	ARM64_REG_SCTLR_EL12 = 2087
	ARM64_REG_SCTLR_EL2 = 2088
	ARM64_REG_SCTLR_EL3 = 2089
	ARM64_REG_SDER_EL3 = 2090
	ARM64_REG_SPSR_EL1 = 2091
	ARM64_REG_SPSR_EL12 = 2092
	ARM64_REG_SPSR_EL2 = 2093
	ARM64_REG_SPSR_EL3 = 2094
	ARM64_REG_SPSR_abt = 2095
	ARM64_REG_SPSR_fiq = 2096
	ARM64_REG_SPSR_irq = 2097
	ARM64_REG_SPSR_und = 2098
	ARM64_REG_SPSel = 2099
	ARM64_REG_SP_EL0 = 2100
	ARM64_REG_SP_EL1 = 2101
	ARM64_REG_SP_EL2 = 2102
	ARM64_REG_TCR_EL1 = 2103
	ARM64_REG_TCR_EL12 = 2104
	ARM64_REG_TCR_EL2 = 2105
	ARM64_REG_TCR_EL3 = 2106
	ARM64_REG_TPIDRRO_EL0 = 2107
	ARM64_REG_TPIDR_EL0 = 2108
	ARM64_REG_TPIDR_EL1 = 2109
	ARM64_REG_TPIDR_EL2 = 2110
	ARM64_REG_TPIDR_EL3 = 2111
	ARM64_REG_TTBR0_EL1 = 2112
	ARM64_REG_TTBR0_EL12 = 2113
	ARM64_REG_TTBR0_EL2 = 2114
	ARM64_REG_TTBR0_EL3 = 2115
	ARM64_REG_TTBR1_EL1 = 2116
	ARM64_REG_TTBR1_EL12 = 2117
	ARM64_REG_TTBR1_EL2 = 2118
	ARM64_REG_UAO = 2119
	ARM64_REG_VBAR_EL1 = 2120
	ARM64_REG_VBAR_EL12 = 2121
	ARM64_REG_VBAR_EL2 = 2122
	ARM64_REG_VBAR_EL3 = 2123
	ARM64_REG_VMPIDR_EL2 = 2124
	ARM64_REG_VPIDR_EL2 = 2125
	ARM64_REG_VTCR_EL2 = 2126
	ARM64_REG_VTTBR_EL2 = 2127
	ARM64_REG_ENDING = 2128

// alias registers
	ARM64_REG_IP1 = 215
	ARM64_REG_IP0 = 216
	ARM64_REG_FP = 1
	ARM64_REG_LR = 2
)