GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   60 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   60 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      20 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,1,1,4,0,0,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     N:64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1607.0:1607.0:1607.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000700 	high:11 low:8
addr_dec_mask[BK]    = 0000000000038080 	high:18 low:7
addr_dec_mask[ROW]   = 000000007ffc0000 	high:31 low:18
addr_dec_mask[COL]   = 000000000000787f 	high:15 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1607000000.000000:1607000000.000000:1607000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000062227753578:0.00000000062227753578:0.00000000062227753578:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
2d21e28d3d4c4758c16b2fef5c9e0a4f  /benchrun/accelsim-ptx/sm6_gtx1080/cuda6-transpose/input-repeat3-dimx32-dimy32/transpose
Extracting PTX file and ptxas options    1: transpose.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /benchrun/accelsim-ptx/sm6_gtx1080/cuda6-transpose/input-repeat3-dimx32-dimy32/transpose
self exe links to: /benchrun/accelsim-ptx/sm6_gtx1080/cuda6-transpose/input-repeat3-dimx32-dimy32/transpose
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /benchrun/accelsim-ptx/sm6_gtx1080/cuda6-transpose/input-repeat3-dimx32-dimy32/transpose
Running md5sum using "md5sum /benchrun/accelsim-ptx/sm6_gtx1080/cuda6-transpose/input-repeat3-dimx32-dimy32/transpose "
self exe links to: /benchrun/accelsim-ptx/sm6_gtx1080/cuda6-transpose/input-repeat3-dimx32-dimy32/transpose
Extracting specific PTX file named transpose.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z22transposeCoarseGrainedPfS_ii : hostFun 0x0x555eed2038b2, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing transpose.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z4copyPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ13copySharedMemPfS_iiE4tile" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13copySharedMemPfS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14transposeNaivePfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ18transposeCoalescedPfS_iiE4tile" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18transposeCoalescedPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ24transposeNoBankConflictsPfS_iiE4tile" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24transposeNoBankConflictsPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ17transposeDiagonalPfS_iiE4tile" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17transposeDiagonalPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ20transposeFineGrainedPfS_iiE5block" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20transposeFineGrainedPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ22transposeCoarseGrainedPfS_iiE5block" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22transposeCoarseGrainedPfS_ii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file transpose.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from transpose.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z22transposeCoarseGrainedPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z20transposeFineGrainedPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z17transposeDiagonalPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z24transposeNoBankConflictsPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z18transposeCoalescedPfS_ii' : regs=10, lmem=0, smem=1024, cmem=344
GPGPU-Sim PTX: Kernel '_Z14transposeNaivePfS_ii' : regs=6, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z13copySharedMemPfS_ii' : regs=9, lmem=0, smem=1024, cmem=344
GPGPU-Sim PTX: Kernel '_Z4copyPfS_ii' : regs=6, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: __cudaRegisterFunction _Z20transposeFineGrainedPfS_ii : hostFun 0x0x555eed203718, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17transposeDiagonalPfS_ii : hostFun 0x0x555eed20357e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z24transposeNoBankConflictsPfS_ii : hostFun 0x0x555eed2033e4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18transposeCoalescedPfS_ii : hostFun 0x0x555eed20324a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14transposeNaivePfS_ii : hostFun 0x0x555eed2030b0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13copySharedMemPfS_ii : hostFun 0x0x555eed202f16, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z4copyPfS_ii : hostFun 0x0x555eed202d7c, fat_cubin_handle = 1
Transpose Starting...

MapSMtoCores for SM 7.0 is undefined.  Default to use 192 Cores/SM
GPU Device 0: "GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 " with compute capability 7.0

MapSMtoCores for SM 7.0 is undefined.  Default to use 192 Cores/SM
> Device 0: "GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 "
> SM Capability 7.0 detected:
MapSMtoCores for SM 7.0 is undefined.  Default to use 192 Cores/SM
MapSMtoCores for SM 7.0 is undefined.  Default to use 192 Cores/SM
> [GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 ] has 20 MP(s) x 192 (Cores/MP) = 3840 (Cores)
> Compute performance scaling factor = 1.00
> MatrixSize X = 32
> MatrixSize Y = 32

Matrix size: 32x32 (2x2 tiles), tile size: 16x16, block size: 16x16

GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed202d7c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z4copyPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z4copyPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4copyPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z4copyPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4copyPfS_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1385
gpu_sim_insn = 20480
gpu_ipc =      14.7870
gpu_tot_sim_cycle = 1385
gpu_tot_sim_insn = 20480
gpu_tot_ipc =      14.7870
gpu_tot_issued_cta = 4
gpu_occupancy = 12.1773% 
gpu_tot_occupancy = 12.1773% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 16
partiton_level_parallism =       0.1011
partiton_level_parallism_total  =       0.1011
partiton_level_parallism_util =       1.8667
partiton_level_parallism_util_total  =       1.8667
L2_BW  =       5.1981 GB/Sec
L2_BW_total  =       5.1981 GB/Sec
gpu_total_sim_rate=20480

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 320
	L1I_total_cache_misses = 64
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 96
	L1C_total_cache_misses = 96
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 96
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 92
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 64
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 56
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 96
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 320

Total_core_cache_fail_stats:
ctas_completed 4, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 20480
gpgpu_n_tot_w_icount = 640
gpgpu_n_stall_shd_mem = 64
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64
gpgpu_n_mem_write_global = 64
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 4
gpgpu_n_load_insn  = 1024
gpgpu_n_store_insn = 1024
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 64
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:56	W0_Idle:6650	W0_Scoreboard:3584	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:640
single_issue_nums: WS0:224	WS1:224	
dual_issue_nums: WS0:48	WS1:48	
traffic_breakdown_coretomem[CONST_ACC_R] = 32 {8:4,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 512 {8:64,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4608 {72:64,}
traffic_breakdown_coretomem[INST_ACC_R] = 64 {8:8,}
traffic_breakdown_memtocore[CONST_ACC_R] = 288 {72:4,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4608 {72:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 512 {8:64,}
traffic_breakdown_memtocore[INST_ACC_R] = 1088 {136:8,}
maxmflatency = 310 
max_icnt2mem_latency = 23 
maxmrqlatency = 50 
max_icnt2sh_latency = 58 
averagemflatency = 198 
avg_icnt2mem_latency = 225 
avg_mrq_latency = 18 
avg_icnt2sh_latency = 241 
mrq_lat_table:19 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	84 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	78 	38 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 99/19 = 5.210526
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 140
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        123        96    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        105       104    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        105       107    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        108       105    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        108       110    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        108       111    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        111       113    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        112       114    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154 n_nop=2102 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.04085
n_activity=265 dram_eff=0.3321
bk0: 16a 2000i bk1: 12a 2018i bk2: 0a 2151i bk3: 0a 2154i bk4: 0a 2154i bk5: 0a 2154i bk6: 0a 2154i bk7: 0a 2154i bk8: 0a 2154i bk9: 0a 2154i bk10: 0a 2154i bk11: 0a 2154i bk12: 0a 2154i bk13: 0a 2154i bk14: 0a 2154i bk15: 0a 2155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.603659
Bank_Level_Parallism_Ready = 1.311111
write_to_read_ratio_blp_rw_average = 0.371951
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.040854 
total_CMD = 2154 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 24 
Idle = 1958 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2154 
n_nop = 2102 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.003714 
CoL_Bus_Util = 0.020427 
Either_Row_CoL_Bus_Util = 0.024141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.213092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.213092
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154 n_nop=2120 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02971
n_activity=121 dram_eff=0.5289
bk0: 8a 2060i bk1: 8a 2049i bk2: 0a 2152i bk3: 0a 2154i bk4: 0a 2154i bk5: 0a 2154i bk6: 0a 2154i bk7: 0a 2154i bk8: 0a 2154i bk9: 0a 2154i bk10: 0a 2154i bk11: 0a 2154i bk12: 0a 2154i bk13: 0a 2154i bk14: 0a 2154i bk15: 0a 2155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900901
Bank_Level_Parallism_Col = 1.900000
Bank_Level_Parallism_Ready = 1.424242
write_to_read_ratio_blp_rw_average = 0.554545
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029712 
total_CMD = 2154 
util_bw = 64 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 2042 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2154 
n_nop = 2120 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000929 
CoL_Bus_Util = 0.014856 
Either_Row_CoL_Bus_Util = 0.015785 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.157382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.157382
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154 n_nop=2120 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02971
n_activity=120 dram_eff=0.5333
bk0: 8a 2060i bk1: 8a 2050i bk2: 0a 2152i bk3: 0a 2154i bk4: 0a 2154i bk5: 0a 2154i bk6: 0a 2154i bk7: 0a 2154i bk8: 0a 2154i bk9: 0a 2154i bk10: 0a 2154i bk11: 0a 2154i bk12: 0a 2154i bk13: 0a 2154i bk14: 0a 2154i bk15: 0a 2155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029712 
total_CMD = 2154 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 2043 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2154 
n_nop = 2120 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000929 
CoL_Bus_Util = 0.014856 
Either_Row_CoL_Bus_Util = 0.015785 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.155989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.155989
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154 n_nop=2120 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02971
n_activity=120 dram_eff=0.5333
bk0: 8a 2060i bk1: 8a 2050i bk2: 0a 2152i bk3: 0a 2154i bk4: 0a 2154i bk5: 0a 2154i bk6: 0a 2154i bk7: 0a 2154i bk8: 0a 2154i bk9: 0a 2154i bk10: 0a 2154i bk11: 0a 2154i bk12: 0a 2154i bk13: 0a 2154i bk14: 0a 2154i bk15: 0a 2155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029712 
total_CMD = 2154 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 2043 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2154 
n_nop = 2120 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000929 
CoL_Bus_Util = 0.014856 
Either_Row_CoL_Bus_Util = 0.015785 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.153668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.153668
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154 n_nop=2120 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02971
n_activity=120 dram_eff=0.5333
bk0: 8a 2060i bk1: 8a 2050i bk2: 0a 2152i bk3: 0a 2154i bk4: 0a 2154i bk5: 0a 2154i bk6: 0a 2154i bk7: 0a 2154i bk8: 0a 2154i bk9: 0a 2154i bk10: 0a 2154i bk11: 0a 2154i bk12: 0a 2154i bk13: 0a 2154i bk14: 0a 2154i bk15: 0a 2155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029712 
total_CMD = 2154 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 2043 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2154 
n_nop = 2120 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000929 
CoL_Bus_Util = 0.014856 
Either_Row_CoL_Bus_Util = 0.015785 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.156453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.156453
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154 n_nop=2120 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02971
n_activity=120 dram_eff=0.5333
bk0: 8a 2060i bk1: 8a 2050i bk2: 0a 2152i bk3: 0a 2154i bk4: 0a 2154i bk5: 0a 2154i bk6: 0a 2154i bk7: 0a 2154i bk8: 0a 2154i bk9: 0a 2154i bk10: 0a 2154i bk11: 0a 2154i bk12: 0a 2154i bk13: 0a 2154i bk14: 0a 2154i bk15: 0a 2155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029712 
total_CMD = 2154 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 2043 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2154 
n_nop = 2120 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000929 
CoL_Bus_Util = 0.014856 
Either_Row_CoL_Bus_Util = 0.015785 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.154132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.154132
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154 n_nop=2120 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02971
n_activity=120 dram_eff=0.5333
bk0: 8a 2060i bk1: 8a 2050i bk2: 0a 2152i bk3: 0a 2154i bk4: 0a 2154i bk5: 0a 2154i bk6: 0a 2154i bk7: 0a 2154i bk8: 0a 2154i bk9: 0a 2154i bk10: 0a 2154i bk11: 0a 2154i bk12: 0a 2154i bk13: 0a 2154i bk14: 0a 2154i bk15: 0a 2155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029712 
total_CMD = 2154 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 2043 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2154 
n_nop = 2120 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000929 
CoL_Bus_Util = 0.014856 
Either_Row_CoL_Bus_Util = 0.015785 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.156917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.156917
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2154 n_nop=2120 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02971
n_activity=120 dram_eff=0.5333
bk0: 8a 2060i bk1: 8a 2050i bk2: 0a 2152i bk3: 0a 2154i bk4: 0a 2154i bk5: 0a 2154i bk6: 0a 2154i bk7: 0a 2154i bk8: 0a 2154i bk9: 0a 2154i bk10: 0a 2154i bk11: 0a 2154i bk12: 0a 2154i bk13: 0a 2154i bk14: 0a 2154i bk15: 0a 2155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029712 
total_CMD = 2154 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 2043 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 2154 
n_nop = 2120 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000929 
CoL_Bus_Util = 0.014856 
Either_Row_CoL_Bus_Util = 0.015785 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.154596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.154596

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 12, Miss = 3, Miss_rate = 0.250, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 140
L2_total_cache_misses = 35
L2_total_cache_miss_rate = 0.2500
L2_total_cache_pending_hits = 41
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=308
icnt_total_pkts_simt_to_mem=268
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.4643
	minimum = 6
	maximum = 56
Network latency average = 12.5357
	minimum = 6
	maximum = 56
Slowest packet = 97
Flit latency average = 12.1875
	minimum = 6
	maximum = 54
Slowest flit = 155
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00404332
	minimum = 0 (at node 4)
	maximum = 0.0252708 (at node 0)
Accepted packet rate average = 0.00404332
	minimum = 0 (at node 4)
	maximum = 0.0252708 (at node 0)
Injected flit rate average = 0.00831769
	minimum = 0 (at node 4)
	maximum = 0.0483755 (at node 0)
Accepted flit rate average= 0.00831769
	minimum = 0 (at node 4)
	maximum = 0.0555957 (at node 0)
Injected packet length average = 2.05714
Accepted packet length average = 2.05714
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4643 (1 samples)
	minimum = 6 (1 samples)
	maximum = 56 (1 samples)
Network latency average = 12.5357 (1 samples)
	minimum = 6 (1 samples)
	maximum = 56 (1 samples)
Flit latency average = 12.1875 (1 samples)
	minimum = 6 (1 samples)
	maximum = 54 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00404332 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0252708 (1 samples)
Accepted packet rate average = 0.00404332 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0252708 (1 samples)
Injected flit rate average = 0.00831769 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0483755 (1 samples)
Accepted flit rate average = 0.00831769 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0555957 (1 samples)
Injected packet size average = 2.05714 (1 samples)
Accepted packet size average = 2.05714 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 20480 (inst/sec)
gpgpu_simulation_rate = 1385 (cycle/sec)
gpgpu_silicon_slowdown = 1160288x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed202d7c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4copyPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z4copyPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z4copyPfS_ii'
Destroy streams for kernel 2: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 858
gpu_sim_insn = 20480
gpu_ipc =      23.8695
gpu_tot_sim_cycle = 2243
gpu_tot_sim_insn = 40960
gpu_tot_ipc =      18.2613
gpu_tot_issued_cta = 8
gpu_occupancy = 12.0868% 
gpu_tot_occupancy = 12.1424% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 16
partiton_level_parallism =       0.1632
partiton_level_parallism_total  =       0.1248
partiton_level_parallism_util =       1.8667
partiton_level_parallism_util_total  =       1.8667
L2_BW  =       8.3909 GB/Sec
L2_BW_total  =       6.4194 GB/Sec
gpu_total_sim_rate=40960

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 640
	L1I_total_cache_misses = 128
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 192
	L1C_total_cache_misses = 192
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 192
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 184
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 512
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 112
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 192
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 640

Total_core_cache_fail_stats:
ctas_completed 8, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 40960
gpgpu_n_tot_w_icount = 1280
gpgpu_n_stall_shd_mem = 132
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 128
gpgpu_n_mem_write_global = 128
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 8
gpgpu_n_load_insn  = 2048
gpgpu_n_store_insn = 2048
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 128
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:120	W0_Idle:10278	W0_Scoreboard:6132	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1280
single_issue_nums: WS0:448	WS1:448	
dual_issue_nums: WS0:96	WS1:96	
traffic_breakdown_coretomem[CONST_ACC_R] = 64 {8:8,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1024 {8:128,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9216 {72:128,}
traffic_breakdown_coretomem[INST_ACC_R] = 128 {8:16,}
traffic_breakdown_memtocore[CONST_ACC_R] = 576 {72:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9216 {72:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1024 {8:128,}
traffic_breakdown_memtocore[INST_ACC_R] = 2176 {136:16,}
maxmflatency = 310 
max_icnt2mem_latency = 24 
maxmrqlatency = 50 
max_icnt2sh_latency = 58 
averagemflatency = 219 
avg_icnt2mem_latency = 31 
avg_mrq_latency = 18 
avg_icnt2sh_latency = 31 
mrq_lat_table:19 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	203 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	152 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	166 	54 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 99/19 = 5.210526
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 140
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        205       156    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        179       174    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        178       181    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        186       177    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        184       187    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        190       184    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        192       195    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        194       197    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3488 n_nop=3436 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.02523
n_activity=265 dram_eff=0.3321
bk0: 16a 3334i bk1: 12a 3352i bk2: 0a 3485i bk3: 0a 3488i bk4: 0a 3488i bk5: 0a 3488i bk6: 0a 3488i bk7: 0a 3488i bk8: 0a 3488i bk9: 0a 3488i bk10: 0a 3488i bk11: 0a 3488i bk12: 0a 3488i bk13: 0a 3488i bk14: 0a 3488i bk15: 0a 3489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.603659
Bank_Level_Parallism_Ready = 1.311111
write_to_read_ratio_blp_rw_average = 0.371951
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.025229 
total_CMD = 3488 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 24 
Idle = 3292 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3488 
n_nop = 3436 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.002294 
CoL_Bus_Util = 0.012615 
Either_Row_CoL_Bus_Util = 0.014908 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.131594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.131594
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3488 n_nop=3454 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01835
n_activity=121 dram_eff=0.5289
bk0: 8a 3394i bk1: 8a 3383i bk2: 0a 3486i bk3: 0a 3488i bk4: 0a 3488i bk5: 0a 3488i bk6: 0a 3488i bk7: 0a 3488i bk8: 0a 3488i bk9: 0a 3488i bk10: 0a 3488i bk11: 0a 3488i bk12: 0a 3488i bk13: 0a 3488i bk14: 0a 3488i bk15: 0a 3489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900901
Bank_Level_Parallism_Col = 1.900000
Bank_Level_Parallism_Ready = 1.424242
write_to_read_ratio_blp_rw_average = 0.554545
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018349 
total_CMD = 3488 
util_bw = 64 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 3376 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3488 
n_nop = 3454 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000573 
CoL_Bus_Util = 0.009174 
Either_Row_CoL_Bus_Util = 0.009748 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0971904
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3488 n_nop=3454 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01835
n_activity=120 dram_eff=0.5333
bk0: 8a 3394i bk1: 8a 3384i bk2: 0a 3486i bk3: 0a 3488i bk4: 0a 3488i bk5: 0a 3488i bk6: 0a 3488i bk7: 0a 3488i bk8: 0a 3488i bk9: 0a 3488i bk10: 0a 3488i bk11: 0a 3488i bk12: 0a 3488i bk13: 0a 3488i bk14: 0a 3488i bk15: 0a 3489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018349 
total_CMD = 3488 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 3377 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3488 
n_nop = 3454 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000573 
CoL_Bus_Util = 0.009174 
Either_Row_CoL_Bus_Util = 0.009748 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.096330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0963303
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3488 n_nop=3454 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01835
n_activity=120 dram_eff=0.5333
bk0: 8a 3394i bk1: 8a 3384i bk2: 0a 3486i bk3: 0a 3488i bk4: 0a 3488i bk5: 0a 3488i bk6: 0a 3488i bk7: 0a 3488i bk8: 0a 3488i bk9: 0a 3488i bk10: 0a 3488i bk11: 0a 3488i bk12: 0a 3488i bk13: 0a 3488i bk14: 0a 3488i bk15: 0a 3489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018349 
total_CMD = 3488 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 3377 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3488 
n_nop = 3454 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000573 
CoL_Bus_Util = 0.009174 
Either_Row_CoL_Bus_Util = 0.009748 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.094897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0948968
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3488 n_nop=3454 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01835
n_activity=120 dram_eff=0.5333
bk0: 8a 3394i bk1: 8a 3384i bk2: 0a 3486i bk3: 0a 3488i bk4: 0a 3488i bk5: 0a 3488i bk6: 0a 3488i bk7: 0a 3488i bk8: 0a 3488i bk9: 0a 3488i bk10: 0a 3488i bk11: 0a 3488i bk12: 0a 3488i bk13: 0a 3488i bk14: 0a 3488i bk15: 0a 3489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018349 
total_CMD = 3488 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 3377 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3488 
n_nop = 3454 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000573 
CoL_Bus_Util = 0.009174 
Either_Row_CoL_Bus_Util = 0.009748 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.096617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.096617
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3488 n_nop=3454 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01835
n_activity=120 dram_eff=0.5333
bk0: 8a 3394i bk1: 8a 3384i bk2: 0a 3486i bk3: 0a 3488i bk4: 0a 3488i bk5: 0a 3488i bk6: 0a 3488i bk7: 0a 3488i bk8: 0a 3488i bk9: 0a 3488i bk10: 0a 3488i bk11: 0a 3488i bk12: 0a 3488i bk13: 0a 3488i bk14: 0a 3488i bk15: 0a 3489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018349 
total_CMD = 3488 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 3377 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3488 
n_nop = 3454 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000573 
CoL_Bus_Util = 0.009174 
Either_Row_CoL_Bus_Util = 0.009748 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.095183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0951835
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3488 n_nop=3454 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01835
n_activity=120 dram_eff=0.5333
bk0: 8a 3394i bk1: 8a 3384i bk2: 0a 3486i bk3: 0a 3488i bk4: 0a 3488i bk5: 0a 3488i bk6: 0a 3488i bk7: 0a 3488i bk8: 0a 3488i bk9: 0a 3488i bk10: 0a 3488i bk11: 0a 3488i bk12: 0a 3488i bk13: 0a 3488i bk14: 0a 3488i bk15: 0a 3489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018349 
total_CMD = 3488 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 3377 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3488 
n_nop = 3454 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000573 
CoL_Bus_Util = 0.009174 
Either_Row_CoL_Bus_Util = 0.009748 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.096904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0969037
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3488 n_nop=3454 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01835
n_activity=120 dram_eff=0.5333
bk0: 8a 3394i bk1: 8a 3384i bk2: 0a 3486i bk3: 0a 3488i bk4: 0a 3488i bk5: 0a 3488i bk6: 0a 3488i bk7: 0a 3488i bk8: 0a 3488i bk9: 0a 3488i bk10: 0a 3488i bk11: 0a 3488i bk12: 0a 3488i bk13: 0a 3488i bk14: 0a 3488i bk15: 0a 3489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018349 
total_CMD = 3488 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 3377 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 3488 
n_nop = 3454 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000573 
CoL_Bus_Util = 0.009174 
Either_Row_CoL_Bus_Util = 0.009748 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.095470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0954702

========= L2 cache stats =========
L2_cache_bank[0]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 24, Miss = 3, Miss_rate = 0.125, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 16, Miss = 2, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 280
L2_total_cache_misses = 35
L2_total_cache_miss_rate = 0.1250
L2_total_cache_pending_hits = 41
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 128
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 128
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=616
icnt_total_pkts_simt_to_mem=536
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.8714
	minimum = 6
	maximum = 54
Network latency average = 12.6214
	minimum = 6
	maximum = 54
Slowest packet = 380
Flit latency average = 12.2153
	minimum = 6
	maximum = 52
Slowest flit = 740
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00652681
	minimum = 0 (at node 0)
	maximum = 0.0407925 (at node 4)
Accepted packet rate average = 0.00652681
	minimum = 0 (at node 0)
	maximum = 0.0407925 (at node 4)
Injected flit rate average = 0.0134266
	minimum = 0 (at node 0)
	maximum = 0.0780886 (at node 4)
Accepted flit rate average= 0.0134266
	minimum = 0 (at node 0)
	maximum = 0.0897436 (at node 4)
Injected packet length average = 2.05714
Accepted packet length average = 2.05714
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.6679 (2 samples)
	minimum = 6 (2 samples)
	maximum = 55 (2 samples)
Network latency average = 12.5786 (2 samples)
	minimum = 6 (2 samples)
	maximum = 55 (2 samples)
Flit latency average = 12.2014 (2 samples)
	minimum = 6 (2 samples)
	maximum = 53 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00528506 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0330316 (2 samples)
Accepted packet rate average = 0.00528506 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0330316 (2 samples)
Injected flit rate average = 0.0108721 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.063232 (2 samples)
Accepted flit rate average = 0.0108721 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0726696 (2 samples)
Injected packet size average = 2.05714 (2 samples)
Accepted packet size average = 2.05714 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 40960 (inst/sec)
gpgpu_simulation_rate = 2243 (cycle/sec)
gpgpu_silicon_slowdown = 716451x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed202d7c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4copyPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z4copyPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z4copyPfS_ii'
Destroy streams for kernel 3: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 858
gpu_sim_insn = 20480
gpu_ipc =      23.8695
gpu_tot_sim_cycle = 3101
gpu_tot_sim_insn = 61440
gpu_tot_ipc =      19.8130
gpu_tot_issued_cta = 12
gpu_occupancy = 12.0868% 
gpu_tot_occupancy = 12.1270% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 16
partiton_level_parallism =       0.1632
partiton_level_parallism_total  =       0.1354
partiton_level_parallism_util =       1.8667
partiton_level_parallism_util_total  =       1.8667
L2_BW  =       8.3909 GB/Sec
L2_BW_total  =       6.9649 GB/Sec
gpu_total_sim_rate=61440

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 960
	L1I_total_cache_misses = 192
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 288
	L1C_total_cache_misses = 288
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 288
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 276
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 768
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 192
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 168
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 288
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 960

Total_core_cache_fail_stats:
ctas_completed 12, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 61440
gpgpu_n_tot_w_icount = 1920
gpgpu_n_stall_shd_mem = 200
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 192
gpgpu_n_mem_write_global = 192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 12
gpgpu_n_load_insn  = 3072
gpgpu_n_store_insn = 3072
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:184	W0_Idle:13906	W0_Scoreboard:8680	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1920
single_issue_nums: WS0:672	WS1:672	
dual_issue_nums: WS0:144	WS1:144	
traffic_breakdown_coretomem[CONST_ACC_R] = 96 {8:12,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1536 {8:192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13824 {72:192,}
traffic_breakdown_coretomem[INST_ACC_R] = 192 {8:24,}
traffic_breakdown_memtocore[CONST_ACC_R] = 864 {72:12,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 13824 {72:192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1536 {8:192,}
traffic_breakdown_memtocore[INST_ACC_R] = 3264 {136:24,}
maxmflatency = 310 
max_icnt2mem_latency = 24 
maxmrqlatency = 50 
max_icnt2sh_latency = 58 
averagemflatency = 187 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 18 
avg_icnt2sh_latency = 24 
mrq_lat_table:19 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	335 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	220 	200 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	254 	70 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 99/19 = 5.210526
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 140
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        286       215    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        254       244    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        252       255    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        264       248    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        261       264    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        271       257    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        273       276    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        276       279    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4822 n_nop=4770 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01825
n_activity=265 dram_eff=0.3321
bk0: 16a 4668i bk1: 12a 4686i bk2: 0a 4819i bk3: 0a 4822i bk4: 0a 4822i bk5: 0a 4822i bk6: 0a 4822i bk7: 0a 4822i bk8: 0a 4822i bk9: 0a 4822i bk10: 0a 4822i bk11: 0a 4822i bk12: 0a 4822i bk13: 0a 4822i bk14: 0a 4822i bk15: 0a 4823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.603659
Bank_Level_Parallism_Ready = 1.311111
write_to_read_ratio_blp_rw_average = 0.371951
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018250 
total_CMD = 4822 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 24 
Idle = 4626 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4822 
n_nop = 4770 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.001659 
CoL_Bus_Util = 0.009125 
Either_Row_CoL_Bus_Util = 0.010784 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.095189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0951887
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4822 n_nop=4788 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01327
n_activity=121 dram_eff=0.5289
bk0: 8a 4728i bk1: 8a 4717i bk2: 0a 4820i bk3: 0a 4822i bk4: 0a 4822i bk5: 0a 4822i bk6: 0a 4822i bk7: 0a 4822i bk8: 0a 4822i bk9: 0a 4822i bk10: 0a 4822i bk11: 0a 4822i bk12: 0a 4822i bk13: 0a 4822i bk14: 0a 4822i bk15: 0a 4823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900901
Bank_Level_Parallism_Col = 1.900000
Bank_Level_Parallism_Ready = 1.424242
write_to_read_ratio_blp_rw_average = 0.554545
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013273 
total_CMD = 4822 
util_bw = 64 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 4710 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4822 
n_nop = 4788 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000415 
CoL_Bus_Util = 0.006636 
Either_Row_CoL_Bus_Util = 0.007051 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.070303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0703028
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4822 n_nop=4788 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01327
n_activity=120 dram_eff=0.5333
bk0: 8a 4728i bk1: 8a 4718i bk2: 0a 4820i bk3: 0a 4822i bk4: 0a 4822i bk5: 0a 4822i bk6: 0a 4822i bk7: 0a 4822i bk8: 0a 4822i bk9: 0a 4822i bk10: 0a 4822i bk11: 0a 4822i bk12: 0a 4822i bk13: 0a 4822i bk14: 0a 4822i bk15: 0a 4823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013273 
total_CMD = 4822 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 4711 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4822 
n_nop = 4788 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000415 
CoL_Bus_Util = 0.006636 
Either_Row_CoL_Bus_Util = 0.007051 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.069681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0696806
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4822 n_nop=4788 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01327
n_activity=120 dram_eff=0.5333
bk0: 8a 4728i bk1: 8a 4718i bk2: 0a 4820i bk3: 0a 4822i bk4: 0a 4822i bk5: 0a 4822i bk6: 0a 4822i bk7: 0a 4822i bk8: 0a 4822i bk9: 0a 4822i bk10: 0a 4822i bk11: 0a 4822i bk12: 0a 4822i bk13: 0a 4822i bk14: 0a 4822i bk15: 0a 4823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013273 
total_CMD = 4822 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 4711 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4822 
n_nop = 4788 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000415 
CoL_Bus_Util = 0.006636 
Either_Row_CoL_Bus_Util = 0.007051 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.068644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0686437
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4822 n_nop=4788 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01327
n_activity=120 dram_eff=0.5333
bk0: 8a 4728i bk1: 8a 4718i bk2: 0a 4820i bk3: 0a 4822i bk4: 0a 4822i bk5: 0a 4822i bk6: 0a 4822i bk7: 0a 4822i bk8: 0a 4822i bk9: 0a 4822i bk10: 0a 4822i bk11: 0a 4822i bk12: 0a 4822i bk13: 0a 4822i bk14: 0a 4822i bk15: 0a 4823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013273 
total_CMD = 4822 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 4711 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4822 
n_nop = 4788 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000415 
CoL_Bus_Util = 0.006636 
Either_Row_CoL_Bus_Util = 0.007051 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.069888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.069888
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4822 n_nop=4788 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01327
n_activity=120 dram_eff=0.5333
bk0: 8a 4728i bk1: 8a 4718i bk2: 0a 4820i bk3: 0a 4822i bk4: 0a 4822i bk5: 0a 4822i bk6: 0a 4822i bk7: 0a 4822i bk8: 0a 4822i bk9: 0a 4822i bk10: 0a 4822i bk11: 0a 4822i bk12: 0a 4822i bk13: 0a 4822i bk14: 0a 4822i bk15: 0a 4823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013273 
total_CMD = 4822 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 4711 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4822 
n_nop = 4788 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000415 
CoL_Bus_Util = 0.006636 
Either_Row_CoL_Bus_Util = 0.007051 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.068851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0688511
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4822 n_nop=4788 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01327
n_activity=120 dram_eff=0.5333
bk0: 8a 4728i bk1: 8a 4718i bk2: 0a 4820i bk3: 0a 4822i bk4: 0a 4822i bk5: 0a 4822i bk6: 0a 4822i bk7: 0a 4822i bk8: 0a 4822i bk9: 0a 4822i bk10: 0a 4822i bk11: 0a 4822i bk12: 0a 4822i bk13: 0a 4822i bk14: 0a 4822i bk15: 0a 4823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013273 
total_CMD = 4822 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 4711 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4822 
n_nop = 4788 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000415 
CoL_Bus_Util = 0.006636 
Either_Row_CoL_Bus_Util = 0.007051 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.070095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0700954
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4822 n_nop=4788 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01327
n_activity=120 dram_eff=0.5333
bk0: 8a 4728i bk1: 8a 4718i bk2: 0a 4820i bk3: 0a 4822i bk4: 0a 4822i bk5: 0a 4822i bk6: 0a 4822i bk7: 0a 4822i bk8: 0a 4822i bk9: 0a 4822i bk10: 0a 4822i bk11: 0a 4822i bk12: 0a 4822i bk13: 0a 4822i bk14: 0a 4822i bk15: 0a 4823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013273 
total_CMD = 4822 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 4711 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 4822 
n_nop = 4788 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000415 
CoL_Bus_Util = 0.006636 
Either_Row_CoL_Bus_Util = 0.007051 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.069058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0690585

========= L2 cache stats =========
L2_cache_bank[0]: Access = 48, Miss = 4, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 36, Miss = 3, Miss_rate = 0.083, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 24, Miss = 2, Miss_rate = 0.083, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 420
L2_total_cache_misses = 35
L2_total_cache_miss_rate = 0.0833
L2_total_cache_pending_hits = 41
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 192
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 192
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 24
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=924
icnt_total_pkts_simt_to_mem=804
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.8714
	minimum = 6
	maximum = 54
Network latency average = 12.6214
	minimum = 6
	maximum = 54
Slowest packet = 660
Flit latency average = 12.2153
	minimum = 6
	maximum = 52
Slowest flit = 1316
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00652681
	minimum = 0 (at node 0)
	maximum = 0.0407925 (at node 8)
Accepted packet rate average = 0.00652681
	minimum = 0 (at node 0)
	maximum = 0.0407925 (at node 8)
Injected flit rate average = 0.0134266
	minimum = 0 (at node 0)
	maximum = 0.0780886 (at node 8)
Accepted flit rate average= 0.0134266
	minimum = 0 (at node 0)
	maximum = 0.0897436 (at node 8)
Injected packet length average = 2.05714
Accepted packet length average = 2.05714
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.7357 (3 samples)
	minimum = 6 (3 samples)
	maximum = 54.6667 (3 samples)
Network latency average = 12.5929 (3 samples)
	minimum = 6 (3 samples)
	maximum = 54.6667 (3 samples)
Flit latency average = 12.206 (3 samples)
	minimum = 6 (3 samples)
	maximum = 52.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00569898 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0356186 (3 samples)
Accepted packet rate average = 0.00569898 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0356186 (3 samples)
Injected flit rate average = 0.0117236 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0681842 (3 samples)
Accepted flit rate average = 0.0117236 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0783609 (3 samples)
Injected packet size average = 2.05714 (3 samples)
Accepted packet size average = 2.05714 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 61440 (inst/sec)
gpgpu_simulation_rate = 3101 (cycle/sec)
gpgpu_silicon_slowdown = 518219x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed202d7c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4copyPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z4copyPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z4copyPfS_ii'
Destroy streams for kernel 4: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 858
gpu_sim_insn = 20480
gpu_ipc =      23.8695
gpu_tot_sim_cycle = 3959
gpu_tot_sim_insn = 81920
gpu_tot_ipc =      20.6921
gpu_tot_issued_cta = 16
gpu_occupancy = 12.0868% 
gpu_tot_occupancy = 12.1182% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 16
partiton_level_parallism =       0.1632
partiton_level_parallism_total  =       0.1414
partiton_level_parallism_util =       1.8667
partiton_level_parallism_util_total  =       1.8667
L2_BW  =       8.3909 GB/Sec
L2_BW_total  =       7.2739 GB/Sec
gpu_total_sim_rate=81920

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1280
	L1I_total_cache_misses = 256
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 384
	L1C_total_cache_misses = 384
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 384
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 368
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1024
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 224
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 384
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1280

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 81920
gpgpu_n_tot_w_icount = 2560
gpgpu_n_stall_shd_mem = 268
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 256
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 16
gpgpu_n_load_insn  = 4096
gpgpu_n_store_insn = 4096
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 256
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:248	W0_Idle:17534	W0_Scoreboard:11228	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2560
single_issue_nums: WS0:896	WS1:896	
dual_issue_nums: WS0:192	WS1:192	
traffic_breakdown_coretomem[CONST_ACC_R] = 128 {8:16,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2048 {8:256,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18432 {72:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1152 {72:16,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18432 {72:256,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmflatency = 310 
max_icnt2mem_latency = 24 
maxmrqlatency = 50 
max_icnt2sh_latency = 58 
averagemflatency = 176 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 18 
avg_icnt2sh_latency = 21 
mrq_lat_table:19 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	467 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	288 	272 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	342 	86 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 99/19 = 5.210526
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 140
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        367       275    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        328       314    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        325       329    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        342       320    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        337       341    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        353       330    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        354       358    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        358       362    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6156 n_nop=6104 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01429
n_activity=265 dram_eff=0.3321
bk0: 16a 6002i bk1: 12a 6020i bk2: 0a 6153i bk3: 0a 6156i bk4: 0a 6156i bk5: 0a 6156i bk6: 0a 6156i bk7: 0a 6156i bk8: 0a 6156i bk9: 0a 6156i bk10: 0a 6156i bk11: 0a 6156i bk12: 0a 6156i bk13: 0a 6156i bk14: 0a 6156i bk15: 0a 6157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.603659
Bank_Level_Parallism_Ready = 1.311111
write_to_read_ratio_blp_rw_average = 0.371951
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.014295 
total_CMD = 6156 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 24 
Idle = 5960 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6156 
n_nop = 6104 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.001300 
CoL_Bus_Util = 0.007147 
Either_Row_CoL_Bus_Util = 0.008447 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.074561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0745614
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6156 n_nop=6122 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.0104
n_activity=121 dram_eff=0.5289
bk0: 8a 6062i bk1: 8a 6051i bk2: 0a 6154i bk3: 0a 6156i bk4: 0a 6156i bk5: 0a 6156i bk6: 0a 6156i bk7: 0a 6156i bk8: 0a 6156i bk9: 0a 6156i bk10: 0a 6156i bk11: 0a 6156i bk12: 0a 6156i bk13: 0a 6156i bk14: 0a 6156i bk15: 0a 6157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.900901
Bank_Level_Parallism_Col = 1.900000
Bank_Level_Parallism_Ready = 1.424242
write_to_read_ratio_blp_rw_average = 0.554545
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010396 
total_CMD = 6156 
util_bw = 64 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 6044 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6156 
n_nop = 6122 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000325 
CoL_Bus_Util = 0.005198 
Either_Row_CoL_Bus_Util = 0.005523 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.055068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0550682
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6156 n_nop=6122 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.0104
n_activity=120 dram_eff=0.5333
bk0: 8a 6062i bk1: 8a 6052i bk2: 0a 6154i bk3: 0a 6156i bk4: 0a 6156i bk5: 0a 6156i bk6: 0a 6156i bk7: 0a 6156i bk8: 0a 6156i bk9: 0a 6156i bk10: 0a 6156i bk11: 0a 6156i bk12: 0a 6156i bk13: 0a 6156i bk14: 0a 6156i bk15: 0a 6157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010396 
total_CMD = 6156 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 6045 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6156 
n_nop = 6122 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000325 
CoL_Bus_Util = 0.005198 
Either_Row_CoL_Bus_Util = 0.005523 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.054581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0545809
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6156 n_nop=6122 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.0104
n_activity=120 dram_eff=0.5333
bk0: 8a 6062i bk1: 8a 6052i bk2: 0a 6154i bk3: 0a 6156i bk4: 0a 6156i bk5: 0a 6156i bk6: 0a 6156i bk7: 0a 6156i bk8: 0a 6156i bk9: 0a 6156i bk10: 0a 6156i bk11: 0a 6156i bk12: 0a 6156i bk13: 0a 6156i bk14: 0a 6156i bk15: 0a 6157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010396 
total_CMD = 6156 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 6045 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6156 
n_nop = 6122 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000325 
CoL_Bus_Util = 0.005198 
Either_Row_CoL_Bus_Util = 0.005523 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.053769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0537687
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6156 n_nop=6122 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.0104
n_activity=120 dram_eff=0.5333
bk0: 8a 6062i bk1: 8a 6052i bk2: 0a 6154i bk3: 0a 6156i bk4: 0a 6156i bk5: 0a 6156i bk6: 0a 6156i bk7: 0a 6156i bk8: 0a 6156i bk9: 0a 6156i bk10: 0a 6156i bk11: 0a 6156i bk12: 0a 6156i bk13: 0a 6156i bk14: 0a 6156i bk15: 0a 6157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010396 
total_CMD = 6156 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 6045 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6156 
n_nop = 6122 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000325 
CoL_Bus_Util = 0.005198 
Either_Row_CoL_Bus_Util = 0.005523 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.054743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0547433
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6156 n_nop=6122 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.0104
n_activity=120 dram_eff=0.5333
bk0: 8a 6062i bk1: 8a 6052i bk2: 0a 6154i bk3: 0a 6156i bk4: 0a 6156i bk5: 0a 6156i bk6: 0a 6156i bk7: 0a 6156i bk8: 0a 6156i bk9: 0a 6156i bk10: 0a 6156i bk11: 0a 6156i bk12: 0a 6156i bk13: 0a 6156i bk14: 0a 6156i bk15: 0a 6157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010396 
total_CMD = 6156 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 6045 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6156 
n_nop = 6122 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000325 
CoL_Bus_Util = 0.005198 
Either_Row_CoL_Bus_Util = 0.005523 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.053931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0539311
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6156 n_nop=6122 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.0104
n_activity=120 dram_eff=0.5333
bk0: 8a 6062i bk1: 8a 6052i bk2: 0a 6154i bk3: 0a 6156i bk4: 0a 6156i bk5: 0a 6156i bk6: 0a 6156i bk7: 0a 6156i bk8: 0a 6156i bk9: 0a 6156i bk10: 0a 6156i bk11: 0a 6156i bk12: 0a 6156i bk13: 0a 6156i bk14: 0a 6156i bk15: 0a 6157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010396 
total_CMD = 6156 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 6045 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6156 
n_nop = 6122 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000325 
CoL_Bus_Util = 0.005198 
Either_Row_CoL_Bus_Util = 0.005523 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.054906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0549058
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6156 n_nop=6122 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.0104
n_activity=120 dram_eff=0.5333
bk0: 8a 6062i bk1: 8a 6052i bk2: 0a 6154i bk3: 0a 6156i bk4: 0a 6156i bk5: 0a 6156i bk6: 0a 6156i bk7: 0a 6156i bk8: 0a 6156i bk9: 0a 6156i bk10: 0a 6156i bk11: 0a 6156i bk12: 0a 6156i bk13: 0a 6156i bk14: 0a 6156i bk15: 0a 6157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010396 
total_CMD = 6156 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 6045 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 6156 
n_nop = 6122 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000325 
CoL_Bus_Util = 0.005198 
Either_Row_CoL_Bus_Util = 0.005523 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.054094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0540936

========= L2 cache stats =========
L2_cache_bank[0]: Access = 64, Miss = 4, Miss_rate = 0.062, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 48, Miss = 3, Miss_rate = 0.062, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 2, Miss_rate = 0.062, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 560
L2_total_cache_misses = 35
L2_total_cache_miss_rate = 0.0625
L2_total_cache_pending_hits = 41
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 32
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=1232
icnt_total_pkts_simt_to_mem=1072
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.8714
	minimum = 6
	maximum = 54
Network latency average = 12.6214
	minimum = 6
	maximum = 54
Slowest packet = 940
Flit latency average = 12.2153
	minimum = 6
	maximum = 52
Slowest flit = 1892
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00652681
	minimum = 0 (at node 0)
	maximum = 0.0407925 (at node 12)
Accepted packet rate average = 0.00652681
	minimum = 0 (at node 0)
	maximum = 0.0407925 (at node 12)
Injected flit rate average = 0.0134266
	minimum = 0 (at node 0)
	maximum = 0.0780886 (at node 12)
Accepted flit rate average= 0.0134266
	minimum = 0 (at node 0)
	maximum = 0.0897436 (at node 12)
Injected packet length average = 2.05714
Accepted packet length average = 2.05714
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.7696 (4 samples)
	minimum = 6 (4 samples)
	maximum = 54.5 (4 samples)
Network latency average = 12.6 (4 samples)
	minimum = 6 (4 samples)
	maximum = 54.5 (4 samples)
Flit latency average = 12.2083 (4 samples)
	minimum = 6 (4 samples)
	maximum = 52.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.00590594 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0369121 (4 samples)
Accepted packet rate average = 0.00590594 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0369121 (4 samples)
Injected flit rate average = 0.0121494 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0706603 (4 samples)
Accepted flit rate average = 0.0121494 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0812066 (4 samples)
Injected packet size average = 2.05714 (4 samples)
Accepted packet size average = 2.05714 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 81920 (inst/sec)
gpgpu_simulation_rate = 3959 (cycle/sec)
gpgpu_silicon_slowdown = 405910x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose simple copy       , Throughput = 0.0000 GB/s, Time = 333.33334 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed202f16 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z13copySharedMemPfS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x160 (transpose.1.sm_30.ptx:94) @%p3 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (transpose.1.sm_30.ptx:100) cvta.to.global.u64 %rd2, %rd4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a8 (transpose.1.sm_30.ptx:106) @%p6 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (transpose.1.sm_30.ptx:112) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13copySharedMemPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13copySharedMemPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z13copySharedMemPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z13copySharedMemPfS_ii'
Destroy streams for kernel 5: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 5 
gpu_sim_cycle = 1348
gpu_sim_insn = 35840
gpu_ipc =      26.5875
gpu_tot_sim_cycle = 5307
gpu_tot_sim_insn = 117760
gpu_tot_ipc =      22.1896
gpu_tot_issued_cta = 20
gpu_occupancy = 12.2382% 
gpu_tot_occupancy = 12.1489% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 32
partiton_level_parallism =       0.1068
partiton_level_parallism_total  =       0.1327
partiton_level_parallism_util =       1.8228
partiton_level_parallism_util_total  =       1.8575
L2_BW  =       5.4934 GB/Sec
L2_BW_total  =       6.8216 GB/Sec
gpu_total_sim_rate=117760

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1888
	L1I_total_cache_misses = 352
	L1I_total_cache_miss_rate = 0.1864
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 512
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 352
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 308
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 512
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1888

Total_core_cache_fail_stats:
ctas_completed 20, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 119808
gpgpu_n_tot_w_icount = 3744
gpgpu_n_stall_shd_mem = 440
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 320
gpgpu_n_mem_write_global = 320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 5120
gpgpu_n_store_insn = 5120
gpgpu_n_shmem_insn = 2048
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 16384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:364	W0_Idle:24058	W0_Scoreboard:14172	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3744
single_issue_nums: WS0:1424	WS1:1424	
dual_issue_nums: WS0:224	WS1:224	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2560 {8:320,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23040 {72:320,}
traffic_breakdown_coretomem[INST_ACC_R] = 352 {8:44,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23040 {72:320,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2560 {8:320,}
traffic_breakdown_memtocore[INST_ACC_R] = 5984 {136:44,}
maxmflatency = 310 
max_icnt2mem_latency = 24 
maxmrqlatency = 50 
max_icnt2sh_latency = 58 
averagemflatency = 169 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 18 
avg_icnt2sh_latency = 18 
mrq_lat_table:21 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	599 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	364 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	426 	118 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 101/21 = 4.809524
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 148
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        446       331    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        323       308    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        402       402    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        419       393    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        414       419    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        432       410    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        434       439    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        440       445    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8252 n_nop=8200 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.01066
n_activity=265 dram_eff=0.3321
bk0: 16a 8098i bk1: 12a 8116i bk2: 0a 8249i bk3: 0a 8252i bk4: 0a 8252i bk5: 0a 8252i bk6: 0a 8252i bk7: 0a 8252i bk8: 0a 8252i bk9: 0a 8252i bk10: 0a 8252i bk11: 0a 8252i bk12: 0a 8252i bk13: 0a 8252i bk14: 0a 8252i bk15: 0a 8253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.603659
Bank_Level_Parallism_Ready = 1.311111
write_to_read_ratio_blp_rw_average = 0.371951
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010664 
total_CMD = 8252 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 24 
Idle = 8056 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8252 
n_nop = 8200 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000969 
CoL_Bus_Util = 0.005332 
Either_Row_CoL_Bus_Util = 0.006302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.055623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0556229
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8252 n_nop=8206 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009695
n_activity=225 dram_eff=0.3556
bk0: 12a 8128i bk1: 12a 8116i bk2: 0a 8249i bk3: 0a 8251i bk4: 0a 8251i bk5: 0a 8251i bk6: 0a 8252i bk7: 0a 8252i bk8: 0a 8252i bk9: 0a 8252i bk10: 0a 8252i bk11: 0a 8252i bk12: 0a 8253i bk13: 0a 8253i bk14: 0a 8253i bk15: 0a 8254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009695 
total_CMD = 8252 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 8076 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8252 
n_nop = 8206 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000727 
CoL_Bus_Util = 0.004847 
Either_Row_CoL_Bus_Util = 0.005574 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.041081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.041081
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8252 n_nop=8218 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007756
n_activity=120 dram_eff=0.5333
bk0: 8a 8158i bk1: 8a 8148i bk2: 0a 8250i bk3: 0a 8252i bk4: 0a 8252i bk5: 0a 8252i bk6: 0a 8252i bk7: 0a 8252i bk8: 0a 8252i bk9: 0a 8252i bk10: 0a 8252i bk11: 0a 8252i bk12: 0a 8252i bk13: 0a 8252i bk14: 0a 8252i bk15: 0a 8253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007756 
total_CMD = 8252 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 8141 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8252 
n_nop = 8218 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.003878 
Either_Row_CoL_Bus_Util = 0.004120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.040717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0407174
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8252 n_nop=8218 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007756
n_activity=120 dram_eff=0.5333
bk0: 8a 8158i bk1: 8a 8148i bk2: 0a 8250i bk3: 0a 8252i bk4: 0a 8252i bk5: 0a 8252i bk6: 0a 8252i bk7: 0a 8252i bk8: 0a 8252i bk9: 0a 8252i bk10: 0a 8252i bk11: 0a 8252i bk12: 0a 8252i bk13: 0a 8252i bk14: 0a 8252i bk15: 0a 8253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007756 
total_CMD = 8252 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 8141 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8252 
n_nop = 8218 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.003878 
Either_Row_CoL_Bus_Util = 0.004120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.040111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0401115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8252 n_nop=8218 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007756
n_activity=120 dram_eff=0.5333
bk0: 8a 8158i bk1: 8a 8148i bk2: 0a 8250i bk3: 0a 8252i bk4: 0a 8252i bk5: 0a 8252i bk6: 0a 8252i bk7: 0a 8252i bk8: 0a 8252i bk9: 0a 8252i bk10: 0a 8252i bk11: 0a 8252i bk12: 0a 8252i bk13: 0a 8252i bk14: 0a 8252i bk15: 0a 8253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007756 
total_CMD = 8252 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 8141 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8252 
n_nop = 8218 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.003878 
Either_Row_CoL_Bus_Util = 0.004120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.040839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0408386
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8252 n_nop=8218 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007756
n_activity=120 dram_eff=0.5333
bk0: 8a 8158i bk1: 8a 8148i bk2: 0a 8250i bk3: 0a 8252i bk4: 0a 8252i bk5: 0a 8252i bk6: 0a 8252i bk7: 0a 8252i bk8: 0a 8252i bk9: 0a 8252i bk10: 0a 8252i bk11: 0a 8252i bk12: 0a 8252i bk13: 0a 8252i bk14: 0a 8252i bk15: 0a 8253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007756 
total_CMD = 8252 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 8141 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8252 
n_nop = 8218 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.003878 
Either_Row_CoL_Bus_Util = 0.004120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.040233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0402327
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8252 n_nop=8218 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007756
n_activity=120 dram_eff=0.5333
bk0: 8a 8158i bk1: 8a 8148i bk2: 0a 8250i bk3: 0a 8252i bk4: 0a 8252i bk5: 0a 8252i bk6: 0a 8252i bk7: 0a 8252i bk8: 0a 8252i bk9: 0a 8252i bk10: 0a 8252i bk11: 0a 8252i bk12: 0a 8252i bk13: 0a 8252i bk14: 0a 8252i bk15: 0a 8253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007756 
total_CMD = 8252 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 8141 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8252 
n_nop = 8218 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.003878 
Either_Row_CoL_Bus_Util = 0.004120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.040960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0409598
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8252 n_nop=8218 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007756
n_activity=120 dram_eff=0.5333
bk0: 8a 8158i bk1: 8a 8148i bk2: 0a 8250i bk3: 0a 8252i bk4: 0a 8252i bk5: 0a 8252i bk6: 0a 8252i bk7: 0a 8252i bk8: 0a 8252i bk9: 0a 8252i bk10: 0a 8252i bk11: 0a 8252i bk12: 0a 8252i bk13: 0a 8252i bk14: 0a 8252i bk15: 0a 8253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007756 
total_CMD = 8252 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 8141 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 8252 
n_nop = 8218 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000242 
CoL_Bus_Util = 0.003878 
Either_Row_CoL_Bus_Util = 0.004120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.040354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0403539

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76, Miss = 4, Miss_rate = 0.053, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 60, Miss = 3, Miss_rate = 0.050, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 44, Miss = 3, Miss_rate = 0.068, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 44, Miss = 3, Miss_rate = 0.068, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 40, Miss = 2, Miss_rate = 0.050, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 40, Miss = 2, Miss_rate = 0.050, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 40, Miss = 2, Miss_rate = 0.050, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 40, Miss = 2, Miss_rate = 0.050, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 40, Miss = 2, Miss_rate = 0.050, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 40, Miss = 2, Miss_rate = 0.050, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 40, Miss = 2, Miss_rate = 0.050, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 2, Miss_rate = 0.050, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 40, Miss = 2, Miss_rate = 0.050, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 40, Miss = 2, Miss_rate = 0.050, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 40, Miss = 2, Miss_rate = 0.050, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 40, Miss = 2, Miss_rate = 0.050, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 704
L2_total_cache_misses = 37
L2_total_cache_miss_rate = 0.0526
L2_total_cache_pending_hits = 47
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 12
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 320
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 44
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=1560
icnt_total_pkts_simt_to_mem=1344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.125
	minimum = 6
	maximum = 54
Network latency average = 12.3056
	minimum = 6
	maximum = 54
Slowest packet = 1220
Flit latency average = 12.1567
	minimum = 6
	maximum = 52
Slowest flit = 2468
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.004273
	minimum = 0 (at node 0)
	maximum = 0.0267062 (at node 16)
Accepted packet rate average = 0.004273
	minimum = 0 (at node 0)
	maximum = 0.0267062 (at node 16)
Injected flit rate average = 0.00890208
	minimum = 0 (at node 0)
	maximum = 0.0504451 (at node 16)
Accepted flit rate average= 0.00890208
	minimum = 0 (at node 0)
	maximum = 0.0608309 (at node 16)
Injected packet length average = 2.08333
Accepted packet length average = 2.08333
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.8407 (5 samples)
	minimum = 6 (5 samples)
	maximum = 54.4 (5 samples)
Network latency average = 12.5411 (5 samples)
	minimum = 6 (5 samples)
	maximum = 54.4 (5 samples)
Flit latency average = 12.198 (5 samples)
	minimum = 6 (5 samples)
	maximum = 52.4 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.00557935 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0348709 (5 samples)
Accepted packet rate average = 0.00557935 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0348709 (5 samples)
Injected flit rate average = 0.0114999 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0666173 (5 samples)
Accepted flit rate average = 0.0114999 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0771315 (5 samples)
Injected packet size average = 2.06115 (5 samples)
Accepted packet size average = 2.06115 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 117760 (inst/sec)
gpgpu_simulation_rate = 5307 (cycle/sec)
gpgpu_silicon_slowdown = 302807x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed202f16 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13copySharedMemPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z13copySharedMemPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z13copySharedMemPfS_ii'
Destroy streams for kernel 6: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 826
gpu_sim_insn = 35840
gpu_ipc =      43.3898
gpu_tot_sim_cycle = 6133
gpu_tot_sim_insn = 153600
gpu_tot_ipc =      25.0448
gpu_tot_issued_cta = 24
gpu_occupancy = 12.0699% 
gpu_tot_occupancy = 12.1382% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 32
partiton_level_parallism =       0.1646
partiton_level_parallism_total  =       0.1370
partiton_level_parallism_util =       1.6790
partiton_level_parallism_util_total  =       1.8261
L2_BW  =       8.4669 GB/Sec
L2_BW_total  =       7.0432 GB/Sec
gpu_total_sim_rate=153600

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2496
	L1I_total_cache_misses = 416
	L1I_total_cache_miss_rate = 0.1667
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 640
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.8000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2080
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 364
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2496

Total_core_cache_fail_stats:
ctas_completed 24, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
62, 61, 61, 62, 62, 62, 62, 62, 
gpgpu_n_tot_thrd_icount = 157696
gpgpu_n_tot_w_icount = 4928
gpgpu_n_stall_shd_mem = 630
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 384
gpgpu_n_mem_write_global = 384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 6144
gpgpu_n_store_insn = 6144
gpgpu_n_shmem_insn = 4096
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 384
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:413	W0_Idle:27612	W0_Scoreboard:15979	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4928
single_issue_nums: WS0:1954	WS1:1954	
dual_issue_nums: WS0:255	WS1:255	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3072 {8:384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27648 {72:384,}
traffic_breakdown_coretomem[INST_ACC_R] = 416 {8:52,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27648 {72:384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3072 {8:384,}
traffic_breakdown_memtocore[INST_ACC_R] = 7072 {136:52,}
maxmflatency = 310 
max_icnt2mem_latency = 24 
maxmrqlatency = 50 
max_icnt2sh_latency = 58 
averagemflatency = 167 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 18 
avg_icnt2sh_latency = 17 
mrq_lat_table:21 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	727 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	431 	409 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	517 	118 	153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 101/21 = 4.809524
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 148
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        499       388    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        387       366    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        483       476    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        500       467    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        496       494    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        514       485    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        515       521    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        521       519    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9536 n_nop=9484 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.009228
n_activity=265 dram_eff=0.3321
bk0: 16a 9382i bk1: 12a 9400i bk2: 0a 9533i bk3: 0a 9536i bk4: 0a 9536i bk5: 0a 9536i bk6: 0a 9536i bk7: 0a 9536i bk8: 0a 9536i bk9: 0a 9536i bk10: 0a 9536i bk11: 0a 9536i bk12: 0a 9536i bk13: 0a 9536i bk14: 0a 9536i bk15: 0a 9537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.603659
Bank_Level_Parallism_Ready = 1.311111
write_to_read_ratio_blp_rw_average = 0.371951
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.009228 
total_CMD = 9536 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 24 
Idle = 9340 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9536 
n_nop = 9484 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000839 
CoL_Bus_Util = 0.004614 
Either_Row_CoL_Bus_Util = 0.005453 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0481334
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9536 n_nop=9490 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008389
n_activity=225 dram_eff=0.3556
bk0: 12a 9412i bk1: 12a 9400i bk2: 0a 9533i bk3: 0a 9535i bk4: 0a 9535i bk5: 0a 9535i bk6: 0a 9536i bk7: 0a 9536i bk8: 0a 9536i bk9: 0a 9536i bk10: 0a 9536i bk11: 0a 9536i bk12: 0a 9537i bk13: 0a 9537i bk14: 0a 9537i bk15: 0a 9538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008389 
total_CMD = 9536 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 9360 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9536 
n_nop = 9490 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000629 
CoL_Bus_Util = 0.004195 
Either_Row_CoL_Bus_Util = 0.004824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035549 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0355495
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9536 n_nop=9502 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006711
n_activity=120 dram_eff=0.5333
bk0: 8a 9442i bk1: 8a 9432i bk2: 0a 9534i bk3: 0a 9536i bk4: 0a 9536i bk5: 0a 9536i bk6: 0a 9536i bk7: 0a 9536i bk8: 0a 9536i bk9: 0a 9536i bk10: 0a 9536i bk11: 0a 9536i bk12: 0a 9536i bk13: 0a 9536i bk14: 0a 9536i bk15: 0a 9537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006711 
total_CMD = 9536 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 9425 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9536 
n_nop = 9502 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000210 
CoL_Bus_Util = 0.003356 
Either_Row_CoL_Bus_Util = 0.003565 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0352349
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9536 n_nop=9502 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006711
n_activity=120 dram_eff=0.5333
bk0: 8a 9442i bk1: 8a 9432i bk2: 0a 9534i bk3: 0a 9536i bk4: 0a 9536i bk5: 0a 9536i bk6: 0a 9536i bk7: 0a 9536i bk8: 0a 9536i bk9: 0a 9536i bk10: 0a 9536i bk11: 0a 9536i bk12: 0a 9536i bk13: 0a 9536i bk14: 0a 9536i bk15: 0a 9537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006711 
total_CMD = 9536 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 9425 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9536 
n_nop = 9502 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000210 
CoL_Bus_Util = 0.003356 
Either_Row_CoL_Bus_Util = 0.003565 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0347106
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9536 n_nop=9502 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006711
n_activity=120 dram_eff=0.5333
bk0: 8a 9442i bk1: 8a 9432i bk2: 0a 9534i bk3: 0a 9536i bk4: 0a 9536i bk5: 0a 9536i bk6: 0a 9536i bk7: 0a 9536i bk8: 0a 9536i bk9: 0a 9536i bk10: 0a 9536i bk11: 0a 9536i bk12: 0a 9536i bk13: 0a 9536i bk14: 0a 9536i bk15: 0a 9537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006711 
total_CMD = 9536 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 9425 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9536 
n_nop = 9502 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000210 
CoL_Bus_Util = 0.003356 
Either_Row_CoL_Bus_Util = 0.003565 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0353398
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9536 n_nop=9502 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006711
n_activity=120 dram_eff=0.5333
bk0: 8a 9442i bk1: 8a 9432i bk2: 0a 9534i bk3: 0a 9536i bk4: 0a 9536i bk5: 0a 9536i bk6: 0a 9536i bk7: 0a 9536i bk8: 0a 9536i bk9: 0a 9536i bk10: 0a 9536i bk11: 0a 9536i bk12: 0a 9536i bk13: 0a 9536i bk14: 0a 9536i bk15: 0a 9537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006711 
total_CMD = 9536 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 9425 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9536 
n_nop = 9502 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000210 
CoL_Bus_Util = 0.003356 
Either_Row_CoL_Bus_Util = 0.003565 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0348154
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9536 n_nop=9502 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006711
n_activity=120 dram_eff=0.5333
bk0: 8a 9442i bk1: 8a 9432i bk2: 0a 9534i bk3: 0a 9536i bk4: 0a 9536i bk5: 0a 9536i bk6: 0a 9536i bk7: 0a 9536i bk8: 0a 9536i bk9: 0a 9536i bk10: 0a 9536i bk11: 0a 9536i bk12: 0a 9536i bk13: 0a 9536i bk14: 0a 9536i bk15: 0a 9537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006711 
total_CMD = 9536 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 9425 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9536 
n_nop = 9502 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000210 
CoL_Bus_Util = 0.003356 
Either_Row_CoL_Bus_Util = 0.003565 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0354446
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9536 n_nop=9502 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006711
n_activity=120 dram_eff=0.5333
bk0: 8a 9442i bk1: 8a 9432i bk2: 0a 9534i bk3: 0a 9536i bk4: 0a 9536i bk5: 0a 9536i bk6: 0a 9536i bk7: 0a 9536i bk8: 0a 9536i bk9: 0a 9536i bk10: 0a 9536i bk11: 0a 9536i bk12: 0a 9536i bk13: 0a 9536i bk14: 0a 9536i bk15: 0a 9537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006711 
total_CMD = 9536 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 9425 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 9536 
n_nop = 9502 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000210 
CoL_Bus_Util = 0.003356 
Either_Row_CoL_Bus_Util = 0.003565 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0349203

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84, Miss = 4, Miss_rate = 0.048, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 68, Miss = 3, Miss_rate = 0.044, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 56, Miss = 3, Miss_rate = 0.054, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 56, Miss = 3, Miss_rate = 0.054, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 48, Miss = 2, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 48, Miss = 2, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 48, Miss = 2, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 48, Miss = 2, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 48, Miss = 2, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 48, Miss = 2, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 48, Miss = 2, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 48, Miss = 2, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 48, Miss = 2, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 48, Miss = 2, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 48, Miss = 2, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 48, Miss = 2, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 840
L2_total_cache_misses = 37
L2_total_cache_miss_rate = 0.0440
L2_total_cache_pending_hits = 47
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 320
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 12
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 384
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 384
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 52
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=1856
icnt_total_pkts_simt_to_mem=1608
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.4412
	minimum = 6
	maximum = 42
Network latency average = 12.5184
	minimum = 6
	maximum = 42
Slowest packet = 1515
Flit latency average = 12.4304
	minimum = 6
	maximum = 40
Slowest flit = 3097
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00658596
	minimum = 0 (at node 4)
	maximum = 0.0411622 (at node 0)
Accepted packet rate average = 0.00658596
	minimum = 0 (at node 4)
	maximum = 0.0411622 (at node 0)
Injected flit rate average = 0.0135593
	minimum = 0 (at node 4)
	maximum = 0.0799031 (at node 0)
Accepted flit rate average= 0.0135593
	minimum = 0 (at node 4)
	maximum = 0.0895884 (at node 0)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.9408 (6 samples)
	minimum = 6 (6 samples)
	maximum = 52.3333 (6 samples)
Network latency average = 12.5373 (6 samples)
	minimum = 6 (6 samples)
	maximum = 52.3333 (6 samples)
Flit latency average = 12.2367 (6 samples)
	minimum = 6 (6 samples)
	maximum = 50.3333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.00574712 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0359195 (6 samples)
Accepted packet rate average = 0.00574712 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0359195 (6 samples)
Injected flit rate average = 0.0118431 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0688316 (6 samples)
Accepted flit rate average = 0.0118431 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0792076 (6 samples)
Injected packet size average = 2.06071 (6 samples)
Accepted packet size average = 2.06071 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 153600 (inst/sec)
gpgpu_simulation_rate = 6133 (cycle/sec)
gpgpu_silicon_slowdown = 262025x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed202f16 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13copySharedMemPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z13copySharedMemPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z13copySharedMemPfS_ii'
Destroy streams for kernel 7: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 7 
gpu_sim_cycle = 835
gpu_sim_insn = 35840
gpu_ipc =      42.9222
gpu_tot_sim_cycle = 6968
gpu_tot_sim_insn = 189440
gpu_tot_ipc =      27.1871
gpu_tot_issued_cta = 28
gpu_occupancy = 12.0752% 
gpu_tot_occupancy = 12.1307% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 32
partiton_level_parallism =       0.1629
partiton_level_parallism_total  =       0.1401
partiton_level_parallism_util =       1.9155
partiton_level_parallism_util_total  =       1.8380
L2_BW  =       8.3756 GB/Sec
L2_BW_total  =       7.2029 GB/Sec
gpu_total_sim_rate=189440

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3104
	L1I_total_cache_misses = 480
	L1I_total_cache_miss_rate = 0.1546
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 768
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.6667
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 256
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2624
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 420
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 768
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3104

Total_core_cache_fail_stats:
ctas_completed 28, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
62, 61, 61, 62, 62, 62, 62, 62, 
gpgpu_n_tot_thrd_icount = 195584
gpgpu_n_tot_w_icount = 6112
gpgpu_n_stall_shd_mem = 818
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 448
gpgpu_n_mem_write_global = 448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 7168
gpgpu_n_store_insn = 7168
gpgpu_n_shmem_insn = 6144
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 448
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:465	W0_Idle:31204	W0_Scoreboard:17807	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6112
single_issue_nums: WS0:2490	WS1:2490	
dual_issue_nums: WS0:283	WS1:283	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3584 {8:448,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32256 {72:448,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 32256 {72:448,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3584 {8:448,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 310 
max_icnt2mem_latency = 24 
maxmrqlatency = 50 
max_icnt2sh_latency = 58 
averagemflatency = 165 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 18 
avg_icnt2sh_latency = 17 
mrq_lat_table:21 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	855 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	495 	481 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	613 	118 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 101/21 = 4.809524
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 148
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        552       446    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        452       425    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        565       550    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        582       541    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        578       569    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        597       560    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        599       597    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        601       591    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10834 n_nop=10782 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.008123
n_activity=265 dram_eff=0.3321
bk0: 16a 10680i bk1: 12a 10698i bk2: 0a 10831i bk3: 0a 10834i bk4: 0a 10834i bk5: 0a 10834i bk6: 0a 10834i bk7: 0a 10834i bk8: 0a 10834i bk9: 0a 10834i bk10: 0a 10834i bk11: 0a 10834i bk12: 0a 10834i bk13: 0a 10834i bk14: 0a 10834i bk15: 0a 10835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.603659
Bank_Level_Parallism_Ready = 1.311111
write_to_read_ratio_blp_rw_average = 0.371951
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.008123 
total_CMD = 10834 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 24 
Idle = 10638 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10834 
n_nop = 10782 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000738 
CoL_Bus_Util = 0.004061 
Either_Row_CoL_Bus_Util = 0.004800 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0423666
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10834 n_nop=10788 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007384
n_activity=225 dram_eff=0.3556
bk0: 12a 10710i bk1: 12a 10698i bk2: 0a 10831i bk3: 0a 10833i bk4: 0a 10833i bk5: 0a 10833i bk6: 0a 10834i bk7: 0a 10834i bk8: 0a 10834i bk9: 0a 10834i bk10: 0a 10834i bk11: 0a 10834i bk12: 0a 10835i bk13: 0a 10835i bk14: 0a 10835i bk15: 0a 10836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007384 
total_CMD = 10834 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 10658 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10834 
n_nop = 10788 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000554 
CoL_Bus_Util = 0.003692 
Either_Row_CoL_Bus_Util = 0.004246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0312904
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10834 n_nop=10800 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005907
n_activity=120 dram_eff=0.5333
bk0: 8a 10740i bk1: 8a 10730i bk2: 0a 10832i bk3: 0a 10834i bk4: 0a 10834i bk5: 0a 10834i bk6: 0a 10834i bk7: 0a 10834i bk8: 0a 10834i bk9: 0a 10834i bk10: 0a 10834i bk11: 0a 10834i bk12: 0a 10834i bk13: 0a 10834i bk14: 0a 10834i bk15: 0a 10835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005907 
total_CMD = 10834 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 10723 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10834 
n_nop = 10800 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.002954 
Either_Row_CoL_Bus_Util = 0.003138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0310135
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10834 n_nop=10800 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005907
n_activity=120 dram_eff=0.5333
bk0: 8a 10740i bk1: 8a 10730i bk2: 0a 10832i bk3: 0a 10834i bk4: 0a 10834i bk5: 0a 10834i bk6: 0a 10834i bk7: 0a 10834i bk8: 0a 10834i bk9: 0a 10834i bk10: 0a 10834i bk11: 0a 10834i bk12: 0a 10834i bk13: 0a 10834i bk14: 0a 10834i bk15: 0a 10835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005907 
total_CMD = 10834 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 10723 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10834 
n_nop = 10800 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.002954 
Either_Row_CoL_Bus_Util = 0.003138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.030552
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10834 n_nop=10800 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005907
n_activity=120 dram_eff=0.5333
bk0: 8a 10740i bk1: 8a 10730i bk2: 0a 10832i bk3: 0a 10834i bk4: 0a 10834i bk5: 0a 10834i bk6: 0a 10834i bk7: 0a 10834i bk8: 0a 10834i bk9: 0a 10834i bk10: 0a 10834i bk11: 0a 10834i bk12: 0a 10834i bk13: 0a 10834i bk14: 0a 10834i bk15: 0a 10835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005907 
total_CMD = 10834 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 10723 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10834 
n_nop = 10800 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.002954 
Either_Row_CoL_Bus_Util = 0.003138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0311058
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10834 n_nop=10800 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005907
n_activity=120 dram_eff=0.5333
bk0: 8a 10740i bk1: 8a 10730i bk2: 0a 10832i bk3: 0a 10834i bk4: 0a 10834i bk5: 0a 10834i bk6: 0a 10834i bk7: 0a 10834i bk8: 0a 10834i bk9: 0a 10834i bk10: 0a 10834i bk11: 0a 10834i bk12: 0a 10834i bk13: 0a 10834i bk14: 0a 10834i bk15: 0a 10835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005907 
total_CMD = 10834 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 10723 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10834 
n_nop = 10800 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.002954 
Either_Row_CoL_Bus_Util = 0.003138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0306443
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10834 n_nop=10800 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005907
n_activity=120 dram_eff=0.5333
bk0: 8a 10740i bk1: 8a 10730i bk2: 0a 10832i bk3: 0a 10834i bk4: 0a 10834i bk5: 0a 10834i bk6: 0a 10834i bk7: 0a 10834i bk8: 0a 10834i bk9: 0a 10834i bk10: 0a 10834i bk11: 0a 10834i bk12: 0a 10834i bk13: 0a 10834i bk14: 0a 10834i bk15: 0a 10835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005907 
total_CMD = 10834 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 10723 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10834 
n_nop = 10800 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.002954 
Either_Row_CoL_Bus_Util = 0.003138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0311981
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10834 n_nop=10800 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005907
n_activity=120 dram_eff=0.5333
bk0: 8a 10740i bk1: 8a 10730i bk2: 0a 10832i bk3: 0a 10834i bk4: 0a 10834i bk5: 0a 10834i bk6: 0a 10834i bk7: 0a 10834i bk8: 0a 10834i bk9: 0a 10834i bk10: 0a 10834i bk11: 0a 10834i bk12: 0a 10834i bk13: 0a 10834i bk14: 0a 10834i bk15: 0a 10835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005907 
total_CMD = 10834 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 10723 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 10834 
n_nop = 10800 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.002954 
Either_Row_CoL_Bus_Util = 0.003138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0307366

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92, Miss = 4, Miss_rate = 0.043, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 76, Miss = 3, Miss_rate = 0.039, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 68, Miss = 3, Miss_rate = 0.044, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 68, Miss = 3, Miss_rate = 0.044, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 56, Miss = 2, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 56, Miss = 2, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 56, Miss = 2, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 56, Miss = 2, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 2, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 56, Miss = 2, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 56, Miss = 2, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 56, Miss = 2, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 56, Miss = 2, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 56, Miss = 2, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 56, Miss = 2, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 56, Miss = 2, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 976
L2_total_cache_misses = 37
L2_total_cache_miss_rate = 0.0379
L2_total_cache_pending_hits = 47
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 12
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 448
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 448
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2152
icnt_total_pkts_simt_to_mem=1872
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.5588
	minimum = 6
	maximum = 38
Network latency average = 12.5221
	minimum = 6
	maximum = 38
Slowest packet = 1753
Flit latency average = 12.2679
	minimum = 6
	maximum = 36
Slowest flit = 3555
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00651497
	minimum = 0 (at node 0)
	maximum = 0.0407186 (at node 4)
Accepted packet rate average = 0.00651497
	minimum = 0 (at node 0)
	maximum = 0.0407186 (at node 4)
Injected flit rate average = 0.0134132
	minimum = 0 (at node 0)
	maximum = 0.0790419 (at node 4)
Accepted flit rate average= 0.0134132
	minimum = 0 (at node 0)
	maximum = 0.0886228 (at node 4)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.0291 (7 samples)
	minimum = 6 (7 samples)
	maximum = 50.2857 (7 samples)
Network latency average = 12.5351 (7 samples)
	minimum = 6 (7 samples)
	maximum = 50.2857 (7 samples)
Flit latency average = 12.2412 (7 samples)
	minimum = 6 (7 samples)
	maximum = 48.2857 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.00585681 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0366051 (7 samples)
Accepted packet rate average = 0.00585681 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0366051 (7 samples)
Injected flit rate average = 0.0120674 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0702902 (7 samples)
Accepted flit rate average = 0.0120674 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0805526 (7 samples)
Injected packet size average = 2.06041 (7 samples)
Accepted packet size average = 2.06041 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 189440 (inst/sec)
gpgpu_simulation_rate = 6968 (cycle/sec)
gpgpu_silicon_slowdown = 230625x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed202f16 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13copySharedMemPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z13copySharedMemPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z13copySharedMemPfS_ii'
Destroy streams for kernel 8: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 835
gpu_sim_insn = 35840
gpu_ipc =      42.9222
gpu_tot_sim_cycle = 7803
gpu_tot_sim_insn = 225280
gpu_tot_ipc =      28.8709
gpu_tot_issued_cta = 32
gpu_occupancy = 12.0752% 
gpu_tot_occupancy = 12.1247% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 32
partiton_level_parallism =       0.1629
partiton_level_parallism_total  =       0.1425
partiton_level_parallism_util =       1.9155
partiton_level_parallism_util_total  =       1.8472
L2_BW  =       8.3756 GB/Sec
L2_BW_total  =       7.3284 GB/Sec
gpu_total_sim_rate=112640

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3712
	L1I_total_cache_misses = 544
	L1I_total_cache_miss_rate = 0.1466
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 896
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.5714
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 384
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3168
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 544
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 476
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3712

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
62, 61, 61, 62, 62, 62, 62, 62, 
gpgpu_n_tot_thrd_icount = 233472
gpgpu_n_tot_w_icount = 7296
gpgpu_n_stall_shd_mem = 1006
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 512
gpgpu_n_mem_write_global = 512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 8192
gpgpu_n_store_insn = 8192
gpgpu_n_shmem_insn = 8192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:517	W0_Idle:34796	W0_Scoreboard:19635	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7296
single_issue_nums: WS0:3026	WS1:3026	
dual_issue_nums: WS0:311	WS1:311	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4096 {8:512,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 36864 {72:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 544 {8:68,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36864 {72:512,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4096 {8:512,}
traffic_breakdown_memtocore[INST_ACC_R] = 9248 {136:68,}
maxmflatency = 310 
max_icnt2mem_latency = 24 
maxmrqlatency = 50 
max_icnt2sh_latency = 58 
averagemflatency = 164 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 18 
avg_icnt2sh_latency = 17 
mrq_lat_table:21 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	983 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	559 	553 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	709 	118 	217 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 101/21 = 4.809524
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 148
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        605       503    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        516       483    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        647       624    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        664       616    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        661       644    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        680       636    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        683       673    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        681       662    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12132 n_nop=12080 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.007254
n_activity=265 dram_eff=0.3321
bk0: 16a 11978i bk1: 12a 11996i bk2: 0a 12129i bk3: 0a 12132i bk4: 0a 12132i bk5: 0a 12132i bk6: 0a 12132i bk7: 0a 12132i bk8: 0a 12132i bk9: 0a 12132i bk10: 0a 12132i bk11: 0a 12132i bk12: 0a 12132i bk13: 0a 12132i bk14: 0a 12132i bk15: 0a 12133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.603659
Bank_Level_Parallism_Ready = 1.311111
write_to_read_ratio_blp_rw_average = 0.371951
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.007254 
total_CMD = 12132 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 24 
Idle = 11936 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12132 
n_nop = 12080 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000659 
CoL_Bus_Util = 0.003627 
Either_Row_CoL_Bus_Util = 0.004286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0378338
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12132 n_nop=12086 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006594
n_activity=225 dram_eff=0.3556
bk0: 12a 12008i bk1: 12a 11996i bk2: 0a 12129i bk3: 0a 12131i bk4: 0a 12131i bk5: 0a 12131i bk6: 0a 12132i bk7: 0a 12132i bk8: 0a 12132i bk9: 0a 12132i bk10: 0a 12132i bk11: 0a 12132i bk12: 0a 12133i bk13: 0a 12133i bk14: 0a 12133i bk15: 0a 12134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006594 
total_CMD = 12132 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 11956 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12132 
n_nop = 12086 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000495 
CoL_Bus_Util = 0.003297 
Either_Row_CoL_Bus_Util = 0.003792 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0279426
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12132 n_nop=12098 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005275
n_activity=120 dram_eff=0.5333
bk0: 8a 12038i bk1: 8a 12028i bk2: 0a 12130i bk3: 0a 12132i bk4: 0a 12132i bk5: 0a 12132i bk6: 0a 12132i bk7: 0a 12132i bk8: 0a 12132i bk9: 0a 12132i bk10: 0a 12132i bk11: 0a 12132i bk12: 0a 12132i bk13: 0a 12132i bk14: 0a 12132i bk15: 0a 12133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005275 
total_CMD = 12132 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 12021 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12132 
n_nop = 12098 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000165 
CoL_Bus_Util = 0.002638 
Either_Row_CoL_Bus_Util = 0.002803 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0276954
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12132 n_nop=12098 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005275
n_activity=120 dram_eff=0.5333
bk0: 8a 12038i bk1: 8a 12028i bk2: 0a 12130i bk3: 0a 12132i bk4: 0a 12132i bk5: 0a 12132i bk6: 0a 12132i bk7: 0a 12132i bk8: 0a 12132i bk9: 0a 12132i bk10: 0a 12132i bk11: 0a 12132i bk12: 0a 12132i bk13: 0a 12132i bk14: 0a 12132i bk15: 0a 12133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005275 
total_CMD = 12132 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 12021 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12132 
n_nop = 12098 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000165 
CoL_Bus_Util = 0.002638 
Either_Row_CoL_Bus_Util = 0.002803 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0272832
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12132 n_nop=12098 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005275
n_activity=120 dram_eff=0.5333
bk0: 8a 12038i bk1: 8a 12028i bk2: 0a 12130i bk3: 0a 12132i bk4: 0a 12132i bk5: 0a 12132i bk6: 0a 12132i bk7: 0a 12132i bk8: 0a 12132i bk9: 0a 12132i bk10: 0a 12132i bk11: 0a 12132i bk12: 0a 12132i bk13: 0a 12132i bk14: 0a 12132i bk15: 0a 12133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005275 
total_CMD = 12132 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 12021 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12132 
n_nop = 12098 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000165 
CoL_Bus_Util = 0.002638 
Either_Row_CoL_Bus_Util = 0.002803 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0277778
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12132 n_nop=12098 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005275
n_activity=120 dram_eff=0.5333
bk0: 8a 12038i bk1: 8a 12028i bk2: 0a 12130i bk3: 0a 12132i bk4: 0a 12132i bk5: 0a 12132i bk6: 0a 12132i bk7: 0a 12132i bk8: 0a 12132i bk9: 0a 12132i bk10: 0a 12132i bk11: 0a 12132i bk12: 0a 12132i bk13: 0a 12132i bk14: 0a 12132i bk15: 0a 12133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005275 
total_CMD = 12132 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 12021 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12132 
n_nop = 12098 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000165 
CoL_Bus_Util = 0.002638 
Either_Row_CoL_Bus_Util = 0.002803 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0273656
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12132 n_nop=12098 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005275
n_activity=120 dram_eff=0.5333
bk0: 8a 12038i bk1: 8a 12028i bk2: 0a 12130i bk3: 0a 12132i bk4: 0a 12132i bk5: 0a 12132i bk6: 0a 12132i bk7: 0a 12132i bk8: 0a 12132i bk9: 0a 12132i bk10: 0a 12132i bk11: 0a 12132i bk12: 0a 12132i bk13: 0a 12132i bk14: 0a 12132i bk15: 0a 12133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005275 
total_CMD = 12132 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 12021 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12132 
n_nop = 12098 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000165 
CoL_Bus_Util = 0.002638 
Either_Row_CoL_Bus_Util = 0.002803 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0278602
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12132 n_nop=12098 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005275
n_activity=120 dram_eff=0.5333
bk0: 8a 12038i bk1: 8a 12028i bk2: 0a 12130i bk3: 0a 12132i bk4: 0a 12132i bk5: 0a 12132i bk6: 0a 12132i bk7: 0a 12132i bk8: 0a 12132i bk9: 0a 12132i bk10: 0a 12132i bk11: 0a 12132i bk12: 0a 12132i bk13: 0a 12132i bk14: 0a 12132i bk15: 0a 12133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005275 
total_CMD = 12132 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 12021 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 12132 
n_nop = 12098 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000165 
CoL_Bus_Util = 0.002638 
Either_Row_CoL_Bus_Util = 0.002803 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0274481

========= L2 cache stats =========
L2_cache_bank[0]: Access = 100, Miss = 4, Miss_rate = 0.040, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 84, Miss = 3, Miss_rate = 0.036, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 80, Miss = 3, Miss_rate = 0.037, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 80, Miss = 3, Miss_rate = 0.037, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 1112
L2_total_cache_misses = 37
L2_total_cache_miss_rate = 0.0333
L2_total_cache_pending_hits = 47
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 448
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 12
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 512
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 512
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 68
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2448
icnt_total_pkts_simt_to_mem=2136
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.5588
	minimum = 6
	maximum = 38
Network latency average = 12.5221
	minimum = 6
	maximum = 38
Slowest packet = 2025
Flit latency average = 12.2679
	minimum = 6
	maximum = 36
Slowest flit = 4115
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00651497
	minimum = 0 (at node 0)
	maximum = 0.0407186 (at node 8)
Accepted packet rate average = 0.00651497
	minimum = 0 (at node 0)
	maximum = 0.0407186 (at node 8)
Injected flit rate average = 0.0134132
	minimum = 0 (at node 0)
	maximum = 0.0790419 (at node 8)
Accepted flit rate average= 0.0134132
	minimum = 0 (at node 0)
	maximum = 0.0886228 (at node 8)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.0953 (8 samples)
	minimum = 6 (8 samples)
	maximum = 48.75 (8 samples)
Network latency average = 12.5335 (8 samples)
	minimum = 6 (8 samples)
	maximum = 48.75 (8 samples)
Flit latency average = 12.2445 (8 samples)
	minimum = 6 (8 samples)
	maximum = 46.75 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.00593908 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0371192 (8 samples)
Accepted packet rate average = 0.00593908 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0371192 (8 samples)
Injected flit rate average = 0.0122356 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0713842 (8 samples)
Accepted flit rate average = 0.0122356 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0815614 (8 samples)
Injected packet size average = 2.06019 (8 samples)
Accepted packet size average = 2.06019 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 112640 (inst/sec)
gpgpu_simulation_rate = 3901 (cycle/sec)
gpgpu_silicon_slowdown = 411945x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose shared memory copy, Throughput = 0.0000 GB/s, Time = 333.33334 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed2030b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z14transposeNaivePfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14transposeNaivePfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14transposeNaivePfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z14transposeNaivePfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z14transposeNaivePfS_ii'
Destroy streams for kernel 9: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 1207
gpu_sim_insn = 23552
gpu_ipc =      19.5128
gpu_tot_sim_cycle = 9010
gpu_tot_sim_insn = 248832
gpu_tot_ipc =      27.6173
gpu_tot_issued_cta = 36
gpu_occupancy = 10.7441% 
gpu_tot_occupancy = 11.9390% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 40
partiton_level_parallism =       0.4838
partiton_level_parallism_total  =       0.1882
partiton_level_parallism_util =       3.4970
partiton_level_parallism_util_total  =       2.2055
L2_BW  =      24.8812 GB/Sec
L2_BW_total  =       9.6798 GB/Sec
gpu_total_sim_rate=124416

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4096
	L1I_total_cache_misses = 608
	L1I_total_cache_miss_rate = 0.1484
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1024
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.5000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3488
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 608
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 532
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1024
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4096

Total_core_cache_fail_stats:
ctas_completed 36, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
62, 61, 61, 62, 62, 62, 62, 62, 
gpgpu_n_tot_thrd_icount = 257024
gpgpu_n_tot_w_icount = 8032
gpgpu_n_stall_shd_mem = 2462
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 576
gpgpu_n_mem_write_global = 1024
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 9216
gpgpu_n_store_insn = 9216
gpgpu_n_shmem_insn = 8192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 32768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1024
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:589	W0_Idle:41832	W0_Scoreboard:21399	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8032
single_issue_nums: WS0:3362	WS1:3362	
dual_issue_nums: WS0:327	WS1:327	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4608 {8:576,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57344 {40:512,72:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 608 {8:76,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41472 {72:576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8192 {8:1024,}
traffic_breakdown_memtocore[INST_ACC_R] = 10336 {136:76,}
maxmflatency = 310 
max_icnt2mem_latency = 27 
maxmrqlatency = 50 
max_icnt2sh_latency = 64 
averagemflatency = 161 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 18 
avg_icnt2sh_latency = 16 
mrq_lat_table:22 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1559 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	639 	1057 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1237 	150 	229 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 102/22 = 4.636364
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 152
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:        847       782    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        797       762    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        798       975    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1016       968    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1012       995    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1033       989    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1033      1025    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1036      1017    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14009 n_nop=13957 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.006282
n_activity=265 dram_eff=0.3321
bk0: 16a 13855i bk1: 12a 13873i bk2: 0a 14006i bk3: 0a 14009i bk4: 0a 14009i bk5: 0a 14009i bk6: 0a 14009i bk7: 0a 14009i bk8: 0a 14009i bk9: 0a 14009i bk10: 0a 14009i bk11: 0a 14009i bk12: 0a 14009i bk13: 0a 14009i bk14: 0a 14009i bk15: 0a 14010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.603659
Bank_Level_Parallism_Ready = 1.311111
write_to_read_ratio_blp_rw_average = 0.371951
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006282 
total_CMD = 14009 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 24 
Idle = 13813 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14009 
n_nop = 13957 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000571 
CoL_Bus_Util = 0.003141 
Either_Row_CoL_Bus_Util = 0.003712 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0327647
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14009 n_nop=13963 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005711
n_activity=225 dram_eff=0.3556
bk0: 12a 13885i bk1: 12a 13873i bk2: 0a 14006i bk3: 0a 14008i bk4: 0a 14008i bk5: 0a 14008i bk6: 0a 14009i bk7: 0a 14009i bk8: 0a 14009i bk9: 0a 14009i bk10: 0a 14009i bk11: 0a 14009i bk12: 0a 14010i bk13: 0a 14010i bk14: 0a 14010i bk15: 0a 14011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005711 
total_CMD = 14009 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 13833 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14009 
n_nop = 13963 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000428 
CoL_Bus_Util = 0.002855 
Either_Row_CoL_Bus_Util = 0.003284 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0241987
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14009 n_nop=13969 n_act=3 n_pre=1 n_ref_event=0 n_req=13 n_rd=4 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00514
n_activity=172 dram_eff=0.4186
bk0: 12a 13885i bk1: 8a 13904i bk2: 0a 14006i bk3: 0a 14008i bk4: 0a 14008i bk5: 0a 14008i bk6: 0a 14009i bk7: 0a 14009i bk8: 0a 14009i bk9: 0a 14009i bk10: 0a 14009i bk11: 0a 14009i bk12: 0a 14010i bk13: 0a 14010i bk14: 0a 14010i bk15: 0a 14011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769231
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.709220
Bank_Level_Parallism_Col = 1.779528
Bank_Level_Parallism_Ready = 1.388889
write_to_read_ratio_blp_rw_average = 0.472441
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005140 
total_CMD = 14009 
util_bw = 72 
Wasted_Col = 59 
Wasted_Row = 12 
Idle = 13866 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14009 
n_nop = 13969 
Read = 4 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 13 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 36 
Row_Bus_Util =  0.000286 
CoL_Bus_Util = 0.002570 
Either_Row_CoL_Bus_Util = 0.002855 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0239846
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14009 n_nop=13975 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004568
n_activity=120 dram_eff=0.5333
bk0: 8a 13915i bk1: 8a 13905i bk2: 0a 14007i bk3: 0a 14009i bk4: 0a 14009i bk5: 0a 14009i bk6: 0a 14009i bk7: 0a 14009i bk8: 0a 14009i bk9: 0a 14009i bk10: 0a 14009i bk11: 0a 14009i bk12: 0a 14009i bk13: 0a 14009i bk14: 0a 14009i bk15: 0a 14010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004568 
total_CMD = 14009 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 13898 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14009 
n_nop = 13975 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000143 
CoL_Bus_Util = 0.002284 
Either_Row_CoL_Bus_Util = 0.002427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0236277
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14009 n_nop=13975 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004568
n_activity=120 dram_eff=0.5333
bk0: 8a 13915i bk1: 8a 13905i bk2: 0a 14007i bk3: 0a 14009i bk4: 0a 14009i bk5: 0a 14009i bk6: 0a 14009i bk7: 0a 14009i bk8: 0a 14009i bk9: 0a 14009i bk10: 0a 14009i bk11: 0a 14009i bk12: 0a 14009i bk13: 0a 14009i bk14: 0a 14009i bk15: 0a 14010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004568 
total_CMD = 14009 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 13898 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14009 
n_nop = 13975 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000143 
CoL_Bus_Util = 0.002284 
Either_Row_CoL_Bus_Util = 0.002427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.024056
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14009 n_nop=13975 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004568
n_activity=120 dram_eff=0.5333
bk0: 8a 13915i bk1: 8a 13905i bk2: 0a 14007i bk3: 0a 14009i bk4: 0a 14009i bk5: 0a 14009i bk6: 0a 14009i bk7: 0a 14009i bk8: 0a 14009i bk9: 0a 14009i bk10: 0a 14009i bk11: 0a 14009i bk12: 0a 14009i bk13: 0a 14009i bk14: 0a 14009i bk15: 0a 14010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004568 
total_CMD = 14009 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 13898 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14009 
n_nop = 13975 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000143 
CoL_Bus_Util = 0.002284 
Either_Row_CoL_Bus_Util = 0.002427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0236991
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14009 n_nop=13975 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004568
n_activity=120 dram_eff=0.5333
bk0: 8a 13915i bk1: 8a 13905i bk2: 0a 14007i bk3: 0a 14009i bk4: 0a 14009i bk5: 0a 14009i bk6: 0a 14009i bk7: 0a 14009i bk8: 0a 14009i bk9: 0a 14009i bk10: 0a 14009i bk11: 0a 14009i bk12: 0a 14009i bk13: 0a 14009i bk14: 0a 14009i bk15: 0a 14010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004568 
total_CMD = 14009 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 13898 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14009 
n_nop = 13975 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000143 
CoL_Bus_Util = 0.002284 
Either_Row_CoL_Bus_Util = 0.002427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0241273
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14009 n_nop=13975 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004568
n_activity=120 dram_eff=0.5333
bk0: 8a 13915i bk1: 8a 13905i bk2: 0a 14007i bk3: 0a 14009i bk4: 0a 14009i bk5: 0a 14009i bk6: 0a 14009i bk7: 0a 14009i bk8: 0a 14009i bk9: 0a 14009i bk10: 0a 14009i bk11: 0a 14009i bk12: 0a 14009i bk13: 0a 14009i bk14: 0a 14009i bk15: 0a 14010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004568 
total_CMD = 14009 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 13898 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 14009 
n_nop = 13975 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000143 
CoL_Bus_Util = 0.002284 
Either_Row_CoL_Bus_Util = 0.002427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0237704

========= L2 cache stats =========
L2_cache_bank[0]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 120, Miss = 3, Miss_rate = 0.025, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 116, Miss = 3, Miss_rate = 0.026, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 120, Miss = 3, Miss_rate = 0.025, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 104, Miss = 3, Miss_rate = 0.029, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 100, Miss = 2, Miss_rate = 0.020, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 100, Miss = 2, Miss_rate = 0.020, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 100, Miss = 2, Miss_rate = 0.020, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 100, Miss = 2, Miss_rate = 0.020, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 100, Miss = 2, Miss_rate = 0.020, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 100, Miss = 2, Miss_rate = 0.020, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 100, Miss = 2, Miss_rate = 0.020, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 100, Miss = 2, Miss_rate = 0.020, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 100, Miss = 2, Miss_rate = 0.020, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 100, Miss = 2, Miss_rate = 0.020, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 100, Miss = 2, Miss_rate = 0.020, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 1696
L2_total_cache_misses = 38
L2_total_cache_miss_rate = 0.0224
L2_total_cache_pending_hits = 50
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 576
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 76
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3192
icnt_total_pkts_simt_to_mem=3232
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.2414
	minimum = 6
	maximum = 62
Network latency average = 10.5342
	minimum = 6
	maximum = 62
Slowest packet = 2307
Flit latency average = 11.2609
	minimum = 6
	maximum = 60
Slowest flit = 4705
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0193538
	minimum = 0 (at node 0)
	maximum = 0.120961 (at node 12)
Accepted packet rate average = 0.0193538
	minimum = 0 (at node 0)
	maximum = 0.120961 (at node 12)
Injected flit rate average = 0.0304888
	minimum = 0 (at node 0)
	maximum = 0.227009 (at node 12)
Accepted flit rate average= 0.0304888
	minimum = 0 (at node 0)
	maximum = 0.154101 (at node 12)
Injected packet length average = 1.57534
Accepted packet length average = 1.57534
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.2226 (9 samples)
	minimum = 6 (9 samples)
	maximum = 50.2222 (9 samples)
Network latency average = 12.3114 (9 samples)
	minimum = 6 (9 samples)
	maximum = 50.2222 (9 samples)
Flit latency average = 12.1352 (9 samples)
	minimum = 6 (9 samples)
	maximum = 48.2222 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0074296 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.046435 (9 samples)
Accepted packet rate average = 0.0074296 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.046435 (9 samples)
Injected flit rate average = 0.0142638 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0886758 (9 samples)
Accepted flit rate average = 0.0142638 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0896214 (9 samples)
Injected packet size average = 1.91986 (9 samples)
Accepted packet size average = 1.91986 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 124416 (inst/sec)
gpgpu_simulation_rate = 4505 (cycle/sec)
gpgpu_silicon_slowdown = 356714x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed2030b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14transposeNaivePfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z14transposeNaivePfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z14transposeNaivePfS_ii'
Destroy streams for kernel 10: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 938
gpu_sim_insn = 23552
gpu_ipc =      25.1087
gpu_tot_sim_cycle = 9948
gpu_tot_sim_insn = 272384
gpu_tot_ipc =      27.3808
gpu_tot_issued_cta = 40
gpu_occupancy = 10.2346% 
gpu_tot_occupancy = 11.7781% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 40
partiton_level_parallism =       0.6183
partiton_level_parallism_total  =       0.2288
partiton_level_parallism_util =       3.5583
partiton_level_parallism_util_total  =       2.4421
L2_BW  =      31.7974 GB/Sec
L2_BW_total  =      11.7653 GB/Sec
gpu_total_sim_rate=136192

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4480
	L1I_total_cache_misses = 640
	L1I_total_cache_miss_rate = 0.1429
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1152
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.4444
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 640
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3840
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 640
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 560
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4480

Total_core_cache_fail_stats:
ctas_completed 40, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
62, 61, 61, 62, 62, 62, 62, 62, 
gpgpu_n_tot_thrd_icount = 280576
gpgpu_n_tot_w_icount = 8768
gpgpu_n_stall_shd_mem = 3918
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 640
gpgpu_n_mem_write_global = 1536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 10240
gpgpu_n_store_insn = 10240
gpgpu_n_shmem_insn = 8192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 36864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1536
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:665	W0_Idle:46748	W0_Scoreboard:23127	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8768
single_issue_nums: WS0:3698	WS1:3698	
dual_issue_nums: WS0:343	WS1:343	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5120 {8:640,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 77824 {40:1024,72:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46080 {72:640,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12288 {8:1536,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmflatency = 310 
max_icnt2mem_latency = 27 
maxmrqlatency = 50 
max_icnt2sh_latency = 64 
averagemflatency = 161 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 18 
avg_icnt2sh_latency = 16 
mrq_lat_table:22 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2135 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	699 	1577 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1761 	182 	249 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 102/22 = 4.636364
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 152
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1082      1062    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1079      1042    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1079      1328    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1370      1317    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1365      1349    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1387      1344    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1388      1380    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1390      1373    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15467 n_nop=15415 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00569
n_activity=265 dram_eff=0.3321
bk0: 16a 15313i bk1: 12a 15331i bk2: 0a 15464i bk3: 0a 15467i bk4: 0a 15467i bk5: 0a 15467i bk6: 0a 15467i bk7: 0a 15467i bk8: 0a 15467i bk9: 0a 15467i bk10: 0a 15467i bk11: 0a 15467i bk12: 0a 15467i bk13: 0a 15467i bk14: 0a 15467i bk15: 0a 15468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.603659
Bank_Level_Parallism_Ready = 1.311111
write_to_read_ratio_blp_rw_average = 0.371951
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005690 
total_CMD = 15467 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 24 
Idle = 15271 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15467 
n_nop = 15415 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000517 
CoL_Bus_Util = 0.002845 
Either_Row_CoL_Bus_Util = 0.003362 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0296761
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15467 n_nop=15421 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005172
n_activity=225 dram_eff=0.3556
bk0: 12a 15343i bk1: 12a 15331i bk2: 0a 15464i bk3: 0a 15466i bk4: 0a 15466i bk5: 0a 15466i bk6: 0a 15467i bk7: 0a 15467i bk8: 0a 15467i bk9: 0a 15467i bk10: 0a 15467i bk11: 0a 15467i bk12: 0a 15468i bk13: 0a 15468i bk14: 0a 15468i bk15: 0a 15469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005172 
total_CMD = 15467 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 15291 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15467 
n_nop = 15421 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000388 
CoL_Bus_Util = 0.002586 
Either_Row_CoL_Bus_Util = 0.002974 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0219176
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15467 n_nop=15427 n_act=3 n_pre=1 n_ref_event=0 n_req=13 n_rd=4 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004655
n_activity=172 dram_eff=0.4186
bk0: 12a 15343i bk1: 8a 15362i bk2: 0a 15464i bk3: 0a 15466i bk4: 0a 15466i bk5: 0a 15466i bk6: 0a 15467i bk7: 0a 15467i bk8: 0a 15467i bk9: 0a 15467i bk10: 0a 15467i bk11: 0a 15467i bk12: 0a 15468i bk13: 0a 15468i bk14: 0a 15468i bk15: 0a 15469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769231
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.709220
Bank_Level_Parallism_Col = 1.779528
Bank_Level_Parallism_Ready = 1.388889
write_to_read_ratio_blp_rw_average = 0.472441
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004655 
total_CMD = 15467 
util_bw = 72 
Wasted_Col = 59 
Wasted_Row = 12 
Idle = 15324 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15467 
n_nop = 15427 
Read = 4 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 13 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 36 
Row_Bus_Util =  0.000259 
CoL_Bus_Util = 0.002328 
Either_Row_CoL_Bus_Util = 0.002586 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0217237
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15467 n_nop=15433 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004138
n_activity=120 dram_eff=0.5333
bk0: 8a 15373i bk1: 8a 15363i bk2: 0a 15465i bk3: 0a 15467i bk4: 0a 15467i bk5: 0a 15467i bk6: 0a 15467i bk7: 0a 15467i bk8: 0a 15467i bk9: 0a 15467i bk10: 0a 15467i bk11: 0a 15467i bk12: 0a 15467i bk13: 0a 15467i bk14: 0a 15467i bk15: 0a 15468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004138 
total_CMD = 15467 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 15356 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15467 
n_nop = 15433 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.002069 
Either_Row_CoL_Bus_Util = 0.002198 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0214004
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15467 n_nop=15433 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004138
n_activity=120 dram_eff=0.5333
bk0: 8a 15373i bk1: 8a 15363i bk2: 0a 15465i bk3: 0a 15467i bk4: 0a 15467i bk5: 0a 15467i bk6: 0a 15467i bk7: 0a 15467i bk8: 0a 15467i bk9: 0a 15467i bk10: 0a 15467i bk11: 0a 15467i bk12: 0a 15467i bk13: 0a 15467i bk14: 0a 15467i bk15: 0a 15468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004138 
total_CMD = 15467 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 15356 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15467 
n_nop = 15433 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.002069 
Either_Row_CoL_Bus_Util = 0.002198 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0217883
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15467 n_nop=15433 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004138
n_activity=120 dram_eff=0.5333
bk0: 8a 15373i bk1: 8a 15363i bk2: 0a 15465i bk3: 0a 15467i bk4: 0a 15467i bk5: 0a 15467i bk6: 0a 15467i bk7: 0a 15467i bk8: 0a 15467i bk9: 0a 15467i bk10: 0a 15467i bk11: 0a 15467i bk12: 0a 15467i bk13: 0a 15467i bk14: 0a 15467i bk15: 0a 15468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004138 
total_CMD = 15467 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 15356 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15467 
n_nop = 15433 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.002069 
Either_Row_CoL_Bus_Util = 0.002198 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0214651
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15467 n_nop=15433 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004138
n_activity=120 dram_eff=0.5333
bk0: 8a 15373i bk1: 8a 15363i bk2: 0a 15465i bk3: 0a 15467i bk4: 0a 15467i bk5: 0a 15467i bk6: 0a 15467i bk7: 0a 15467i bk8: 0a 15467i bk9: 0a 15467i bk10: 0a 15467i bk11: 0a 15467i bk12: 0a 15467i bk13: 0a 15467i bk14: 0a 15467i bk15: 0a 15468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004138 
total_CMD = 15467 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 15356 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15467 
n_nop = 15433 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.002069 
Either_Row_CoL_Bus_Util = 0.002198 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.021853
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15467 n_nop=15433 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004138
n_activity=120 dram_eff=0.5333
bk0: 8a 15373i bk1: 8a 15363i bk2: 0a 15465i bk3: 0a 15467i bk4: 0a 15467i bk5: 0a 15467i bk6: 0a 15467i bk7: 0a 15467i bk8: 0a 15467i bk9: 0a 15467i bk10: 0a 15467i bk11: 0a 15467i bk12: 0a 15467i bk13: 0a 15467i bk14: 0a 15467i bk15: 0a 15468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004138 
total_CMD = 15467 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 15356 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 15467 
n_nop = 15433 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.002069 
Either_Row_CoL_Bus_Util = 0.002198 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0215297

========= L2 cache stats =========
L2_cache_bank[0]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 156, Miss = 3, Miss_rate = 0.019, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 152, Miss = 3, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 156, Miss = 3, Miss_rate = 0.019, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 144, Miss = 3, Miss_rate = 0.021, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 136, Miss = 2, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 2276
L2_total_cache_misses = 38
L2_total_cache_miss_rate = 0.0167
L2_total_cache_pending_hits = 50
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1472
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 60
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 640
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1536
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 80
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3916
icnt_total_pkts_simt_to_mem=4324
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.3586
	minimum = 6
	maximum = 40
Network latency average = 10.6345
	minimum = 6
	maximum = 40
Slowest packet = 3505
Flit latency average = 11.391
	minimum = 6
	maximum = 38
Slowest flit = 6635
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0247335
	minimum = 0 (at node 0)
	maximum = 0.154584 (at node 16)
Accepted packet rate average = 0.0247335
	minimum = 0 (at node 0)
	maximum = 0.154584 (at node 16)
Injected flit rate average = 0.0387207
	minimum = 0 (at node 0)
	maximum = 0.291045 (at node 16)
Accepted flit rate average= 0.0387207
	minimum = 0 (at node 0)
	maximum = 0.192964 (at node 16)
Injected packet length average = 1.56552
Accepted packet length average = 1.56552
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.3362 (10 samples)
	minimum = 6 (10 samples)
	maximum = 49.2 (10 samples)
Network latency average = 12.1437 (10 samples)
	minimum = 6 (10 samples)
	maximum = 49.2 (10 samples)
Flit latency average = 12.0608 (10 samples)
	minimum = 6 (10 samples)
	maximum = 47.2 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.00915999 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0572499 (10 samples)
Accepted packet rate average = 0.00915999 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0572499 (10 samples)
Injected flit rate average = 0.0167095 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.108913 (10 samples)
Accepted flit rate average = 0.0167095 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0999556 (10 samples)
Injected packet size average = 1.82418 (10 samples)
Accepted packet size average = 1.82418 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 136192 (inst/sec)
gpgpu_simulation_rate = 4974 (cycle/sec)
gpgpu_silicon_slowdown = 323080x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed2030b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14transposeNaivePfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z14transposeNaivePfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z14transposeNaivePfS_ii'
Destroy streams for kernel 11: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 938
gpu_sim_insn = 23552
gpu_ipc =      25.1087
gpu_tot_sim_cycle = 10886
gpu_tot_sim_insn = 295936
gpu_tot_ipc =      27.1850
gpu_tot_issued_cta = 44
gpu_occupancy = 10.2346% 
gpu_tot_occupancy = 11.6449% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 40
partiton_level_parallism =       0.6183
partiton_level_parallism_total  =       0.2624
partiton_level_parallism_util =       3.5583
partiton_level_parallism_util_total  =       2.6082
L2_BW  =      31.7974 GB/Sec
L2_BW_total  =      13.4914 GB/Sec
gpu_total_sim_rate=147968

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4864
	L1I_total_cache_misses = 672
	L1I_total_cache_miss_rate = 0.1382
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1280
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.4000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4192
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 672
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 588
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1280
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4864

Total_core_cache_fail_stats:
ctas_completed 44, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
86, 85, 85, 86, 86, 86, 86, 86, 
gpgpu_n_tot_thrd_icount = 304128
gpgpu_n_tot_w_icount = 9504
gpgpu_n_stall_shd_mem = 5374
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 704
gpgpu_n_mem_write_global = 2048
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 11264
gpgpu_n_store_insn = 11264
gpgpu_n_shmem_insn = 8192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 40960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2048
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:745	W0_Idle:51664	W0_Scoreboard:24851	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9504
single_issue_nums: WS0:4034	WS1:4034	
dual_issue_nums: WS0:359	WS1:359	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5632 {8:704,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 98304 {40:1536,72:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 50688 {72:704,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16384 {8:2048,}
traffic_breakdown_memtocore[INST_ACC_R] = 11424 {136:84,}
maxmflatency = 310 
max_icnt2mem_latency = 27 
maxmrqlatency = 50 
max_icnt2sh_latency = 64 
averagemflatency = 159 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 18 
avg_icnt2sh_latency = 15 
mrq_lat_table:22 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2711 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	759 	2097 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2285 	215 	268 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 102/22 = 4.636364
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 152
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1316      1341    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1360      1321    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1360      1681    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1723      1666    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1718      1703    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1740      1698    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1742      1735    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1745      1728    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16925 n_nop=16873 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.005199
n_activity=265 dram_eff=0.3321
bk0: 16a 16771i bk1: 12a 16789i bk2: 0a 16922i bk3: 0a 16925i bk4: 0a 16925i bk5: 0a 16925i bk6: 0a 16925i bk7: 0a 16925i bk8: 0a 16925i bk9: 0a 16925i bk10: 0a 16925i bk11: 0a 16925i bk12: 0a 16925i bk13: 0a 16925i bk14: 0a 16925i bk15: 0a 16926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.603659
Bank_Level_Parallism_Ready = 1.311111
write_to_read_ratio_blp_rw_average = 0.371951
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.005199 
total_CMD = 16925 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 24 
Idle = 16729 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16925 
n_nop = 16873 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000473 
CoL_Bus_Util = 0.002600 
Either_Row_CoL_Bus_Util = 0.003072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0271196
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16925 n_nop=16879 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004727
n_activity=225 dram_eff=0.3556
bk0: 12a 16801i bk1: 12a 16789i bk2: 0a 16922i bk3: 0a 16924i bk4: 0a 16924i bk5: 0a 16924i bk6: 0a 16925i bk7: 0a 16925i bk8: 0a 16925i bk9: 0a 16925i bk10: 0a 16925i bk11: 0a 16925i bk12: 0a 16926i bk13: 0a 16926i bk14: 0a 16926i bk15: 0a 16927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004727 
total_CMD = 16925 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 16749 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16925 
n_nop = 16879 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000355 
CoL_Bus_Util = 0.002363 
Either_Row_CoL_Bus_Util = 0.002718 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0200295
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16925 n_nop=16885 n_act=3 n_pre=1 n_ref_event=0 n_req=13 n_rd=4 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004254
n_activity=172 dram_eff=0.4186
bk0: 12a 16801i bk1: 8a 16820i bk2: 0a 16922i bk3: 0a 16924i bk4: 0a 16924i bk5: 0a 16924i bk6: 0a 16925i bk7: 0a 16925i bk8: 0a 16925i bk9: 0a 16925i bk10: 0a 16925i bk11: 0a 16925i bk12: 0a 16926i bk13: 0a 16926i bk14: 0a 16926i bk15: 0a 16927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769231
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.709220
Bank_Level_Parallism_Col = 1.779528
Bank_Level_Parallism_Ready = 1.388889
write_to_read_ratio_blp_rw_average = 0.472441
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004254 
total_CMD = 16925 
util_bw = 72 
Wasted_Col = 59 
Wasted_Row = 12 
Idle = 16782 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16925 
n_nop = 16885 
Read = 4 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 13 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 36 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.002127 
Either_Row_CoL_Bus_Util = 0.002363 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0198523
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16925 n_nop=16891 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003781
n_activity=120 dram_eff=0.5333
bk0: 8a 16831i bk1: 8a 16821i bk2: 0a 16923i bk3: 0a 16925i bk4: 0a 16925i bk5: 0a 16925i bk6: 0a 16925i bk7: 0a 16925i bk8: 0a 16925i bk9: 0a 16925i bk10: 0a 16925i bk11: 0a 16925i bk12: 0a 16925i bk13: 0a 16925i bk14: 0a 16925i bk15: 0a 16926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003781 
total_CMD = 16925 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 16814 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16925 
n_nop = 16891 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.001891 
Either_Row_CoL_Bus_Util = 0.002009 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0195569
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16925 n_nop=16891 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003781
n_activity=120 dram_eff=0.5333
bk0: 8a 16831i bk1: 8a 16821i bk2: 0a 16923i bk3: 0a 16925i bk4: 0a 16925i bk5: 0a 16925i bk6: 0a 16925i bk7: 0a 16925i bk8: 0a 16925i bk9: 0a 16925i bk10: 0a 16925i bk11: 0a 16925i bk12: 0a 16925i bk13: 0a 16925i bk14: 0a 16925i bk15: 0a 16926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003781 
total_CMD = 16925 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 16814 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16925 
n_nop = 16891 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.001891 
Either_Row_CoL_Bus_Util = 0.002009 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0199114
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16925 n_nop=16891 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003781
n_activity=120 dram_eff=0.5333
bk0: 8a 16831i bk1: 8a 16821i bk2: 0a 16923i bk3: 0a 16925i bk4: 0a 16925i bk5: 0a 16925i bk6: 0a 16925i bk7: 0a 16925i bk8: 0a 16925i bk9: 0a 16925i bk10: 0a 16925i bk11: 0a 16925i bk12: 0a 16925i bk13: 0a 16925i bk14: 0a 16925i bk15: 0a 16926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003781 
total_CMD = 16925 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 16814 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16925 
n_nop = 16891 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.001891 
Either_Row_CoL_Bus_Util = 0.002009 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.019616
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16925 n_nop=16891 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003781
n_activity=120 dram_eff=0.5333
bk0: 8a 16831i bk1: 8a 16821i bk2: 0a 16923i bk3: 0a 16925i bk4: 0a 16925i bk5: 0a 16925i bk6: 0a 16925i bk7: 0a 16925i bk8: 0a 16925i bk9: 0a 16925i bk10: 0a 16925i bk11: 0a 16925i bk12: 0a 16925i bk13: 0a 16925i bk14: 0a 16925i bk15: 0a 16926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003781 
total_CMD = 16925 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 16814 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16925 
n_nop = 16891 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.001891 
Either_Row_CoL_Bus_Util = 0.002009 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0199705
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16925 n_nop=16891 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003781
n_activity=120 dram_eff=0.5333
bk0: 8a 16831i bk1: 8a 16821i bk2: 0a 16923i bk3: 0a 16925i bk4: 0a 16925i bk5: 0a 16925i bk6: 0a 16925i bk7: 0a 16925i bk8: 0a 16925i bk9: 0a 16925i bk10: 0a 16925i bk11: 0a 16925i bk12: 0a 16925i bk13: 0a 16925i bk14: 0a 16925i bk15: 0a 16926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003781 
total_CMD = 16925 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 16814 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 16925 
n_nop = 16891 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.001891 
Either_Row_CoL_Bus_Util = 0.002009 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.019675

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208, Miss = 4, Miss_rate = 0.019, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 192, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 188, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 192, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 184, Miss = 3, Miss_rate = 0.016, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 172, Miss = 2, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 172, Miss = 2, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 172, Miss = 2, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 172, Miss = 2, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 172, Miss = 2, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 172, Miss = 2, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 172, Miss = 2, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 172, Miss = 2, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 172, Miss = 2, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 172, Miss = 2, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 172, Miss = 2, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 2856
L2_total_cache_misses = 38
L2_total_cache_miss_rate = 0.0133
L2_total_cache_pending_hits = 50
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 704
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1984
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 704
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 84
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4640
icnt_total_pkts_simt_to_mem=5416
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.3552
	minimum = 6
	maximum = 44
Network latency average = 10.6293
	minimum = 6
	maximum = 44
Slowest packet = 4657
Flit latency average = 11.3855
	minimum = 6
	maximum = 42
Slowest flit = 8427
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0247335
	minimum = 0 (at node 4)
	maximum = 0.154584 (at node 0)
Accepted packet rate average = 0.0247335
	minimum = 0 (at node 4)
	maximum = 0.154584 (at node 0)
Injected flit rate average = 0.0387207
	minimum = 0 (at node 4)
	maximum = 0.291045 (at node 0)
Accepted flit rate average= 0.0387207
	minimum = 0 (at node 4)
	maximum = 0.192964 (at node 0)
Injected packet length average = 1.56552
Accepted packet length average = 1.56552
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4289 (11 samples)
	minimum = 6 (11 samples)
	maximum = 48.7273 (11 samples)
Network latency average = 12.006 (11 samples)
	minimum = 6 (11 samples)
	maximum = 48.7273 (11 samples)
Flit latency average = 11.9994 (11 samples)
	minimum = 6 (11 samples)
	maximum = 46.7273 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.0105758 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0660985 (11 samples)
Accepted packet rate average = 0.0105758 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0660985 (11 samples)
Injected flit rate average = 0.0187105 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.12547 (11 samples)
Accepted flit rate average = 0.0187105 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.108411 (11 samples)
Injected packet size average = 1.76919 (11 samples)
Accepted packet size average = 1.76919 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 147968 (inst/sec)
gpgpu_simulation_rate = 5443 (cycle/sec)
gpgpu_silicon_slowdown = 295241x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed2030b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14transposeNaivePfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z14transposeNaivePfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z14transposeNaivePfS_ii'
Destroy streams for kernel 12: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 940
gpu_sim_insn = 23552
gpu_ipc =      25.0553
gpu_tot_sim_cycle = 11826
gpu_tot_sim_insn = 319488
gpu_tot_ipc =      27.0157
gpu_tot_issued_cta = 48
gpu_occupancy = 10.2395% 
gpu_tot_occupancy = 11.5331% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 40
partiton_level_parallism =       0.6170
partiton_level_parallism_total  =       0.2905
partiton_level_parallism_util =       3.5583
partiton_level_parallism_util_total  =       2.7313
L2_BW  =      31.7297 GB/Sec
L2_BW_total  =      14.9411 GB/Sec
gpu_total_sim_rate=106496

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5248
	L1I_total_cache_misses = 704
	L1I_total_cache_miss_rate = 0.1341
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1408
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.3636
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4544
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 704
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 616
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1408
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5248

Total_core_cache_fail_stats:
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
86, 85, 85, 86, 86, 86, 86, 86, 
gpgpu_n_tot_thrd_icount = 327680
gpgpu_n_tot_w_icount = 10240
gpgpu_n_stall_shd_mem = 6830
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 768
gpgpu_n_mem_write_global = 2560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 12288
gpgpu_n_store_insn = 12288
gpgpu_n_shmem_insn = 8192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 45056
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2560
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:829	W0_Idle:56592	W0_Scoreboard:26575	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10240
single_issue_nums: WS0:4370	WS1:4370	
dual_issue_nums: WS0:375	WS1:375	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6144 {8:768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 118784 {40:2048,72:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 704 {8:88,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 55296 {72:768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 20480 {8:2560,}
traffic_breakdown_memtocore[INST_ACC_R] = 11968 {136:88,}
maxmflatency = 310 
max_icnt2mem_latency = 27 
maxmrqlatency = 50 
max_icnt2sh_latency = 64 
averagemflatency = 159 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 18 
avg_icnt2sh_latency = 14 
mrq_lat_table:22 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3287 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	819 	2617 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2809 	247 	288 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 102/22 = 4.636364
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 152
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1551      1620    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1642      1600    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1642      2033    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2077      2015    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2072      2057    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2094      2053    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2096      2090    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2100      2084    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18386 n_nop=18334 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004786
n_activity=265 dram_eff=0.3321
bk0: 16a 18232i bk1: 12a 18250i bk2: 0a 18383i bk3: 0a 18386i bk4: 0a 18386i bk5: 0a 18386i bk6: 0a 18386i bk7: 0a 18386i bk8: 0a 18386i bk9: 0a 18386i bk10: 0a 18386i bk11: 0a 18386i bk12: 0a 18386i bk13: 0a 18386i bk14: 0a 18386i bk15: 0a 18387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.603659
Bank_Level_Parallism_Ready = 1.311111
write_to_read_ratio_blp_rw_average = 0.371951
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004786 
total_CMD = 18386 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 24 
Idle = 18190 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18386 
n_nop = 18334 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000435 
CoL_Bus_Util = 0.002393 
Either_Row_CoL_Bus_Util = 0.002828 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0249646
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18386 n_nop=18340 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004351
n_activity=225 dram_eff=0.3556
bk0: 12a 18262i bk1: 12a 18250i bk2: 0a 18383i bk3: 0a 18385i bk4: 0a 18385i bk5: 0a 18385i bk6: 0a 18386i bk7: 0a 18386i bk8: 0a 18386i bk9: 0a 18386i bk10: 0a 18386i bk11: 0a 18386i bk12: 0a 18387i bk13: 0a 18387i bk14: 0a 18387i bk15: 0a 18388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004351 
total_CMD = 18386 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 18210 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18386 
n_nop = 18340 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000326 
CoL_Bus_Util = 0.002176 
Either_Row_CoL_Bus_Util = 0.002502 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0184379
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18386 n_nop=18346 n_act=3 n_pre=1 n_ref_event=0 n_req=13 n_rd=4 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003916
n_activity=172 dram_eff=0.4186
bk0: 12a 18262i bk1: 8a 18281i bk2: 0a 18383i bk3: 0a 18385i bk4: 0a 18385i bk5: 0a 18385i bk6: 0a 18386i bk7: 0a 18386i bk8: 0a 18386i bk9: 0a 18386i bk10: 0a 18386i bk11: 0a 18386i bk12: 0a 18387i bk13: 0a 18387i bk14: 0a 18387i bk15: 0a 18388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769231
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.709220
Bank_Level_Parallism_Col = 1.779528
Bank_Level_Parallism_Ready = 1.388889
write_to_read_ratio_blp_rw_average = 0.472441
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003916 
total_CMD = 18386 
util_bw = 72 
Wasted_Col = 59 
Wasted_Row = 12 
Idle = 18243 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18386 
n_nop = 18346 
Read = 4 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 13 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 36 
Row_Bus_Util =  0.000218 
CoL_Bus_Util = 0.001958 
Either_Row_CoL_Bus_Util = 0.002176 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0182748
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18386 n_nop=18352 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003481
n_activity=120 dram_eff=0.5333
bk0: 8a 18292i bk1: 8a 18282i bk2: 0a 18384i bk3: 0a 18386i bk4: 0a 18386i bk5: 0a 18386i bk6: 0a 18386i bk7: 0a 18386i bk8: 0a 18386i bk9: 0a 18386i bk10: 0a 18386i bk11: 0a 18386i bk12: 0a 18386i bk13: 0a 18386i bk14: 0a 18386i bk15: 0a 18387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003481 
total_CMD = 18386 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 18275 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18386 
n_nop = 18352 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.001740 
Either_Row_CoL_Bus_Util = 0.001849 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0180028
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18386 n_nop=18352 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003481
n_activity=120 dram_eff=0.5333
bk0: 8a 18292i bk1: 8a 18282i bk2: 0a 18384i bk3: 0a 18386i bk4: 0a 18386i bk5: 0a 18386i bk6: 0a 18386i bk7: 0a 18386i bk8: 0a 18386i bk9: 0a 18386i bk10: 0a 18386i bk11: 0a 18386i bk12: 0a 18386i bk13: 0a 18386i bk14: 0a 18386i bk15: 0a 18387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003481 
total_CMD = 18386 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 18275 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18386 
n_nop = 18352 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.001740 
Either_Row_CoL_Bus_Util = 0.001849 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0183292
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18386 n_nop=18352 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003481
n_activity=120 dram_eff=0.5333
bk0: 8a 18292i bk1: 8a 18282i bk2: 0a 18384i bk3: 0a 18386i bk4: 0a 18386i bk5: 0a 18386i bk6: 0a 18386i bk7: 0a 18386i bk8: 0a 18386i bk9: 0a 18386i bk10: 0a 18386i bk11: 0a 18386i bk12: 0a 18386i bk13: 0a 18386i bk14: 0a 18386i bk15: 0a 18387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003481 
total_CMD = 18386 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 18275 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18386 
n_nop = 18352 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.001740 
Either_Row_CoL_Bus_Util = 0.001849 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0180572
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18386 n_nop=18352 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003481
n_activity=120 dram_eff=0.5333
bk0: 8a 18292i bk1: 8a 18282i bk2: 0a 18384i bk3: 0a 18386i bk4: 0a 18386i bk5: 0a 18386i bk6: 0a 18386i bk7: 0a 18386i bk8: 0a 18386i bk9: 0a 18386i bk10: 0a 18386i bk11: 0a 18386i bk12: 0a 18386i bk13: 0a 18386i bk14: 0a 18386i bk15: 0a 18387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003481 
total_CMD = 18386 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 18275 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18386 
n_nop = 18352 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.001740 
Either_Row_CoL_Bus_Util = 0.001849 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0183836
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18386 n_nop=18352 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003481
n_activity=120 dram_eff=0.5333
bk0: 8a 18292i bk1: 8a 18282i bk2: 0a 18384i bk3: 0a 18386i bk4: 0a 18386i bk5: 0a 18386i bk6: 0a 18386i bk7: 0a 18386i bk8: 0a 18386i bk9: 0a 18386i bk10: 0a 18386i bk11: 0a 18386i bk12: 0a 18386i bk13: 0a 18386i bk14: 0a 18386i bk15: 0a 18387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003481 
total_CMD = 18386 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 18275 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 18386 
n_nop = 18352 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.001740 
Either_Row_CoL_Bus_Util = 0.001849 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0181116

========= L2 cache stats =========
L2_cache_bank[0]: Access = 244, Miss = 4, Miss_rate = 0.016, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 228, Miss = 3, Miss_rate = 0.013, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 224, Miss = 3, Miss_rate = 0.013, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 228, Miss = 3, Miss_rate = 0.013, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 224, Miss = 3, Miss_rate = 0.013, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 208, Miss = 2, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 208, Miss = 2, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 208, Miss = 2, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 208, Miss = 2, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 208, Miss = 2, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 208, Miss = 2, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 208, Miss = 2, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 208, Miss = 2, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 208, Miss = 2, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 208, Miss = 2, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 208, Miss = 2, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 3436
L2_total_cache_misses = 38
L2_total_cache_miss_rate = 0.0111
L2_total_cache_pending_hits = 50
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 68
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 88
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5364
icnt_total_pkts_simt_to_mem=6508
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.3586
	minimum = 6
	maximum = 40
Network latency average = 10.6345
	minimum = 6
	maximum = 40
Slowest packet = 5825
Flit latency average = 11.391
	minimum = 6
	maximum = 38
Slowest flit = 10267
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0246809
	minimum = 0 (at node 0)
	maximum = 0.154255 (at node 4)
Accepted packet rate average = 0.0246809
	minimum = 0 (at node 0)
	maximum = 0.154255 (at node 4)
Injected flit rate average = 0.0386383
	minimum = 0 (at node 0)
	maximum = 0.290426 (at node 4)
Accepted flit rate average= 0.0386383
	minimum = 0 (at node 0)
	maximum = 0.192553 (at node 4)
Injected packet length average = 1.56552
Accepted packet length average = 1.56552
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5064 (12 samples)
	minimum = 6 (12 samples)
	maximum = 48 (12 samples)
Network latency average = 11.8917 (12 samples)
	minimum = 6 (12 samples)
	maximum = 48 (12 samples)
Flit latency average = 11.9487 (12 samples)
	minimum = 6 (12 samples)
	maximum = 46 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.0117512 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0734449 (12 samples)
Accepted packet rate average = 0.0117512 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0734449 (12 samples)
Injected flit rate average = 0.0203711 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.139216 (12 samples)
Accepted flit rate average = 0.0203711 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.115423 (12 samples)
Injected packet size average = 1.73354 (12 samples)
Accepted packet size average = 1.73354 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 106496 (inst/sec)
gpgpu_simulation_rate = 3942 (cycle/sec)
gpgpu_silicon_slowdown = 407661x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose naive             , Throughput = 0.0000 GB/s, Time = 333.33334 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed20324a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z18transposeCoalescedPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z18transposeCoalescedPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18transposeCoalescedPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z18transposeCoalescedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z18transposeCoalescedPfS_ii'
Destroy streams for kernel 13: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 13 
gpu_sim_cycle = 1395
gpu_sim_insn = 37888
gpu_ipc =      27.1599
gpu_tot_sim_cycle = 13221
gpu_tot_sim_insn = 357376
gpu_tot_ipc =      27.0309
gpu_tot_issued_cta = 52
gpu_occupancy = 12.2471% 
gpu_tot_occupancy = 11.6088% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 64
partiton_level_parallism =       0.1004
partiton_level_parallism_total  =       0.2705
partiton_level_parallism_util =       1.8667
partiton_level_parallism_util_total  =       2.6827
L2_BW  =       5.1608 GB/Sec
L2_BW_total  =      13.9091 GB/Sec
gpu_total_sim_rate=119125

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5856
	L1I_total_cache_misses = 800
	L1I_total_cache_miss_rate = 0.1366
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1536
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.3333
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1024
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5056
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 800
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 700
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5856

Total_core_cache_fail_stats:
ctas_completed 52, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
86, 85, 85, 86, 86, 86, 86, 86, 
gpgpu_n_tot_thrd_icount = 365568
gpgpu_n_tot_w_icount = 11424
gpgpu_n_stall_shd_mem = 7242
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 832
gpgpu_n_mem_write_global = 2624
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 13312
gpgpu_n_store_insn = 13312
gpgpu_n_shmem_insn = 10240
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 49152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 224
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2624
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:905	W0_Idle:64540	W0_Scoreboard:28511	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11424
single_issue_nums: WS0:4898	WS1:4898	
dual_issue_nums: WS0:407	WS1:407	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6656 {8:832,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 123392 {40:2048,72:576,}
traffic_breakdown_coretomem[INST_ACC_R] = 800 {8:100,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59904 {72:832,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 20992 {8:2624,}
traffic_breakdown_memtocore[INST_ACC_R] = 13600 {136:100,}
maxmflatency = 310 
max_icnt2mem_latency = 27 
maxmrqlatency = 50 
max_icnt2sh_latency = 64 
averagemflatency = 158 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 12 
mrq_lat_table:25 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3415 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	871 	2705 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2893 	267 	312 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 105/25 = 4.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 164
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1604      1684    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1708      1659    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1702      1685    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1722      1672    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2153      2140    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2176      2125    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2181      2166    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2178      2163    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20555 n_nop=20503 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.004281
n_activity=265 dram_eff=0.3321
bk0: 16a 20401i bk1: 12a 20419i bk2: 0a 20552i bk3: 0a 20555i bk4: 0a 20555i bk5: 0a 20555i bk6: 0a 20555i bk7: 0a 20555i bk8: 0a 20555i bk9: 0a 20555i bk10: 0a 20555i bk11: 0a 20555i bk12: 0a 20555i bk13: 0a 20555i bk14: 0a 20555i bk15: 0a 20556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.603659
Bank_Level_Parallism_Ready = 1.311111
write_to_read_ratio_blp_rw_average = 0.371951
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004281 
total_CMD = 20555 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 24 
Idle = 20359 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20555 
n_nop = 20503 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000389 
CoL_Bus_Util = 0.002141 
Either_Row_CoL_Bus_Util = 0.002530 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0223303
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20555 n_nop=20509 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003892
n_activity=225 dram_eff=0.3556
bk0: 12a 20431i bk1: 12a 20419i bk2: 0a 20552i bk3: 0a 20554i bk4: 0a 20554i bk5: 0a 20554i bk6: 0a 20555i bk7: 0a 20555i bk8: 0a 20555i bk9: 0a 20555i bk10: 0a 20555i bk11: 0a 20555i bk12: 0a 20556i bk13: 0a 20556i bk14: 0a 20556i bk15: 0a 20557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003892 
total_CMD = 20555 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 20379 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20555 
n_nop = 20509 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000292 
CoL_Bus_Util = 0.001946 
Either_Row_CoL_Bus_Util = 0.002238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0164923
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20555 n_nop=20509 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003892
n_activity=224 dram_eff=0.3571
bk0: 12a 20431i bk1: 12a 20420i bk2: 0a 20552i bk3: 0a 20554i bk4: 0a 20554i bk5: 0a 20554i bk6: 0a 20555i bk7: 0a 20555i bk8: 0a 20555i bk9: 0a 20555i bk10: 0a 20555i bk11: 0a 20555i bk12: 0a 20556i bk13: 0a 20556i bk14: 0a 20556i bk15: 0a 20557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003892 
total_CMD = 20555 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 20380 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20555 
n_nop = 20509 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000292 
CoL_Bus_Util = 0.001946 
Either_Row_CoL_Bus_Util = 0.002238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0163464
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20555 n_nop=20509 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003892
n_activity=224 dram_eff=0.3571
bk0: 12a 20431i bk1: 12a 20420i bk2: 0a 20552i bk3: 0a 20554i bk4: 0a 20554i bk5: 0a 20554i bk6: 0a 20555i bk7: 0a 20555i bk8: 0a 20555i bk9: 0a 20555i bk10: 0a 20555i bk11: 0a 20555i bk12: 0a 20556i bk13: 0a 20556i bk14: 0a 20556i bk15: 0a 20557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003892 
total_CMD = 20555 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 20380 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20555 
n_nop = 20509 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000292 
CoL_Bus_Util = 0.001946 
Either_Row_CoL_Bus_Util = 0.002238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0161031
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20555 n_nop=20521 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003114
n_activity=120 dram_eff=0.5333
bk0: 8a 20461i bk1: 8a 20451i bk2: 0a 20553i bk3: 0a 20555i bk4: 0a 20555i bk5: 0a 20555i bk6: 0a 20555i bk7: 0a 20555i bk8: 0a 20555i bk9: 0a 20555i bk10: 0a 20555i bk11: 0a 20555i bk12: 0a 20555i bk13: 0a 20555i bk14: 0a 20555i bk15: 0a 20556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003114 
total_CMD = 20555 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 20444 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20555 
n_nop = 20521 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000097 
CoL_Bus_Util = 0.001557 
Either_Row_CoL_Bus_Util = 0.001654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.016395
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20555 n_nop=20521 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003114
n_activity=120 dram_eff=0.5333
bk0: 8a 20461i bk1: 8a 20451i bk2: 0a 20553i bk3: 0a 20555i bk4: 0a 20555i bk5: 0a 20555i bk6: 0a 20555i bk7: 0a 20555i bk8: 0a 20555i bk9: 0a 20555i bk10: 0a 20555i bk11: 0a 20555i bk12: 0a 20555i bk13: 0a 20555i bk14: 0a 20555i bk15: 0a 20556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003114 
total_CMD = 20555 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 20444 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20555 
n_nop = 20521 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000097 
CoL_Bus_Util = 0.001557 
Either_Row_CoL_Bus_Util = 0.001654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0161518
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20555 n_nop=20521 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003114
n_activity=120 dram_eff=0.5333
bk0: 8a 20461i bk1: 8a 20451i bk2: 0a 20553i bk3: 0a 20555i bk4: 0a 20555i bk5: 0a 20555i bk6: 0a 20555i bk7: 0a 20555i bk8: 0a 20555i bk9: 0a 20555i bk10: 0a 20555i bk11: 0a 20555i bk12: 0a 20555i bk13: 0a 20555i bk14: 0a 20555i bk15: 0a 20556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003114 
total_CMD = 20555 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 20444 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20555 
n_nop = 20521 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000097 
CoL_Bus_Util = 0.001557 
Either_Row_CoL_Bus_Util = 0.001654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0164437
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20555 n_nop=20521 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003114
n_activity=120 dram_eff=0.5333
bk0: 8a 20461i bk1: 8a 20451i bk2: 0a 20553i bk3: 0a 20555i bk4: 0a 20555i bk5: 0a 20555i bk6: 0a 20555i bk7: 0a 20555i bk8: 0a 20555i bk9: 0a 20555i bk10: 0a 20555i bk11: 0a 20555i bk12: 0a 20555i bk13: 0a 20555i bk14: 0a 20555i bk15: 0a 20556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003114 
total_CMD = 20555 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 20444 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 20555 
n_nop = 20521 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000097 
CoL_Bus_Util = 0.001557 
Either_Row_CoL_Bus_Util = 0.001654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0162004

========= L2 cache stats =========
L2_cache_bank[0]: Access = 252, Miss = 4, Miss_rate = 0.016, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 236, Miss = 3, Miss_rate = 0.013, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 232, Miss = 3, Miss_rate = 0.013, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 236, Miss = 3, Miss_rate = 0.013, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 232, Miss = 3, Miss_rate = 0.013, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 220, Miss = 3, Miss_rate = 0.014, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 220, Miss = 3, Miss_rate = 0.014, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 220, Miss = 3, Miss_rate = 0.014, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 216, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 216, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 216, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 216, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 216, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 216, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 216, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 216, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 3576
L2_total_cache_misses = 41
L2_total_cache_miss_rate = 0.0115
L2_total_cache_pending_hits = 59
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 832
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 68
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 832
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2624
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 100
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5680
icnt_total_pkts_simt_to_mem=6776
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.9786
	minimum = 6
	maximum = 46
Network latency average = 12.8429
	minimum = 6
	maximum = 46
Slowest packet = 6955
Flit latency average = 12.4384
	minimum = 6
	maximum = 44
Slowest flit = 11993
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00401434
	minimum = 0 (at node 0)
	maximum = 0.0250896 (at node 8)
Accepted packet rate average = 0.00401434
	minimum = 0 (at node 0)
	maximum = 0.0250896 (at node 8)
Injected flit rate average = 0.00837276
	minimum = 0 (at node 0)
	maximum = 0.0480287 (at node 8)
Accepted flit rate average= 0.00837276
	minimum = 0 (at node 0)
	maximum = 0.0566308 (at node 8)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5427 (13 samples)
	minimum = 6 (13 samples)
	maximum = 47.8462 (13 samples)
Network latency average = 11.9649 (13 samples)
	minimum = 6 (13 samples)
	maximum = 47.8462 (13 samples)
Flit latency average = 11.9864 (13 samples)
	minimum = 6 (13 samples)
	maximum = 45.8462 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.011156 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0697253 (13 samples)
Accepted packet rate average = 0.011156 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0697253 (13 samples)
Injected flit rate average = 0.0194482 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.132202 (13 samples)
Accepted flit rate average = 0.0194482 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.1109 (13 samples)
Injected packet size average = 1.74329 (13 samples)
Accepted packet size average = 1.74329 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 119125 (inst/sec)
gpgpu_simulation_rate = 4407 (cycle/sec)
gpgpu_silicon_slowdown = 364647x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed20324a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z18transposeCoalescedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z18transposeCoalescedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z18transposeCoalescedPfS_ii'
Destroy streams for kernel 14: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 998
gpu_sim_insn = 37888
gpu_ipc =      37.9639
gpu_tot_sim_cycle = 14219
gpu_tot_sim_insn = 395264
gpu_tot_ipc =      27.7983
gpu_tot_issued_cta = 56
gpu_occupancy = 12.1454% 
gpu_tot_occupancy = 11.6465% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 64
partiton_level_parallism =       0.1403
partiton_level_parallism_total  =       0.2613
partiton_level_parallism_util =       1.8667
partiton_level_parallism_util_total  =       2.6392
L2_BW  =       7.2138 GB/Sec
L2_BW_total  =      13.4392 GB/Sec
gpu_total_sim_rate=131754

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6464
	L1I_total_cache_misses = 896
	L1I_total_cache_miss_rate = 0.1386
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1664
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.3077
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5568
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 784
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1664
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6464

Total_core_cache_fail_stats:
ctas_completed 56, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
86, 85, 85, 86, 86, 86, 86, 86, 
gpgpu_n_tot_thrd_icount = 403456
gpgpu_n_tot_w_icount = 12608
gpgpu_n_stall_shd_mem = 7654
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 896
gpgpu_n_mem_write_global = 2688
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 14336
gpgpu_n_store_insn = 14336
gpgpu_n_shmem_insn = 12288
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 53248
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 448
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2688
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:965	W0_Idle:69332	W0_Scoreboard:30443	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12608
single_issue_nums: WS0:5426	WS1:5426	
dual_issue_nums: WS0:439	WS1:439	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7168 {8:896,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 128000 {40:2048,72:640,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64512 {72:896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 21504 {8:2688,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmflatency = 310 
max_icnt2mem_latency = 27 
maxmrqlatency = 50 
max_icnt2sh_latency = 64 
averagemflatency = 158 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 12 
mrq_lat_table:25 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3543 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	923 	2793 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2969 	299 	332 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 105/25 = 4.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 164
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1660      1741    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1768      1716    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1763      1744    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1783      1734    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2232      2220    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2255      2206    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2263      2249    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2261      2247    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22107 n_nop=22055 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003981
n_activity=265 dram_eff=0.3321
bk0: 16a 21953i bk1: 12a 21971i bk2: 0a 22104i bk3: 0a 22107i bk4: 0a 22107i bk5: 0a 22107i bk6: 0a 22107i bk7: 0a 22107i bk8: 0a 22107i bk9: 0a 22107i bk10: 0a 22107i bk11: 0a 22107i bk12: 0a 22107i bk13: 0a 22107i bk14: 0a 22107i bk15: 0a 22108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.603659
Bank_Level_Parallism_Ready = 1.311111
write_to_read_ratio_blp_rw_average = 0.371951
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003981 
total_CMD = 22107 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 24 
Idle = 21911 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 22107 
n_nop = 22055 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000362 
CoL_Bus_Util = 0.001990 
Either_Row_CoL_Bus_Util = 0.002352 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0207627
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22107 n_nop=22061 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003619
n_activity=225 dram_eff=0.3556
bk0: 12a 21983i bk1: 12a 21971i bk2: 0a 22104i bk3: 0a 22106i bk4: 0a 22106i bk5: 0a 22106i bk6: 0a 22107i bk7: 0a 22107i bk8: 0a 22107i bk9: 0a 22107i bk10: 0a 22107i bk11: 0a 22107i bk12: 0a 22108i bk13: 0a 22108i bk14: 0a 22108i bk15: 0a 22109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003619 
total_CMD = 22107 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 21931 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 22107 
n_nop = 22061 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000271 
CoL_Bus_Util = 0.001809 
Either_Row_CoL_Bus_Util = 0.002081 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0153345
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22107 n_nop=22061 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003619
n_activity=224 dram_eff=0.3571
bk0: 12a 21983i bk1: 12a 21972i bk2: 0a 22104i bk3: 0a 22106i bk4: 0a 22106i bk5: 0a 22106i bk6: 0a 22107i bk7: 0a 22107i bk8: 0a 22107i bk9: 0a 22107i bk10: 0a 22107i bk11: 0a 22107i bk12: 0a 22108i bk13: 0a 22108i bk14: 0a 22108i bk15: 0a 22109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003619 
total_CMD = 22107 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 21932 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 22107 
n_nop = 22061 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000271 
CoL_Bus_Util = 0.001809 
Either_Row_CoL_Bus_Util = 0.002081 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0151988
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22107 n_nop=22061 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003619
n_activity=224 dram_eff=0.3571
bk0: 12a 21983i bk1: 12a 21972i bk2: 0a 22104i bk3: 0a 22106i bk4: 0a 22106i bk5: 0a 22106i bk6: 0a 22107i bk7: 0a 22107i bk8: 0a 22107i bk9: 0a 22107i bk10: 0a 22107i bk11: 0a 22107i bk12: 0a 22108i bk13: 0a 22108i bk14: 0a 22108i bk15: 0a 22109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003619 
total_CMD = 22107 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 21932 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 22107 
n_nop = 22061 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000271 
CoL_Bus_Util = 0.001809 
Either_Row_CoL_Bus_Util = 0.002081 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0149726
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22107 n_nop=22073 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002895
n_activity=120 dram_eff=0.5333
bk0: 8a 22013i bk1: 8a 22003i bk2: 0a 22105i bk3: 0a 22107i bk4: 0a 22107i bk5: 0a 22107i bk6: 0a 22107i bk7: 0a 22107i bk8: 0a 22107i bk9: 0a 22107i bk10: 0a 22107i bk11: 0a 22107i bk12: 0a 22107i bk13: 0a 22107i bk14: 0a 22107i bk15: 0a 22108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002895 
total_CMD = 22107 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 21996 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 22107 
n_nop = 22073 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000090 
CoL_Bus_Util = 0.001448 
Either_Row_CoL_Bus_Util = 0.001538 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.015244
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22107 n_nop=22073 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002895
n_activity=120 dram_eff=0.5333
bk0: 8a 22013i bk1: 8a 22003i bk2: 0a 22105i bk3: 0a 22107i bk4: 0a 22107i bk5: 0a 22107i bk6: 0a 22107i bk7: 0a 22107i bk8: 0a 22107i bk9: 0a 22107i bk10: 0a 22107i bk11: 0a 22107i bk12: 0a 22107i bk13: 0a 22107i bk14: 0a 22107i bk15: 0a 22108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002895 
total_CMD = 22107 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 21996 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 22107 
n_nop = 22073 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000090 
CoL_Bus_Util = 0.001448 
Either_Row_CoL_Bus_Util = 0.001538 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0150179
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22107 n_nop=22073 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002895
n_activity=120 dram_eff=0.5333
bk0: 8a 22013i bk1: 8a 22003i bk2: 0a 22105i bk3: 0a 22107i bk4: 0a 22107i bk5: 0a 22107i bk6: 0a 22107i bk7: 0a 22107i bk8: 0a 22107i bk9: 0a 22107i bk10: 0a 22107i bk11: 0a 22107i bk12: 0a 22107i bk13: 0a 22107i bk14: 0a 22107i bk15: 0a 22108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002895 
total_CMD = 22107 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 21996 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 22107 
n_nop = 22073 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000090 
CoL_Bus_Util = 0.001448 
Either_Row_CoL_Bus_Util = 0.001538 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0152893
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22107 n_nop=22073 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002895
n_activity=120 dram_eff=0.5333
bk0: 8a 22013i bk1: 8a 22003i bk2: 0a 22105i bk3: 0a 22107i bk4: 0a 22107i bk5: 0a 22107i bk6: 0a 22107i bk7: 0a 22107i bk8: 0a 22107i bk9: 0a 22107i bk10: 0a 22107i bk11: 0a 22107i bk12: 0a 22107i bk13: 0a 22107i bk14: 0a 22107i bk15: 0a 22108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002895 
total_CMD = 22107 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 21996 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 22107 
n_nop = 22073 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000090 
CoL_Bus_Util = 0.001448 
Either_Row_CoL_Bus_Util = 0.001538 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0150631

========= L2 cache stats =========
L2_cache_bank[0]: Access = 260, Miss = 4, Miss_rate = 0.015, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 244, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 240, Miss = 3, Miss_rate = 0.013, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 244, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 240, Miss = 3, Miss_rate = 0.013, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 232, Miss = 3, Miss_rate = 0.013, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 232, Miss = 3, Miss_rate = 0.013, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 232, Miss = 3, Miss_rate = 0.013, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 224, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 224, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 224, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 224, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 224, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 224, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 224, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 224, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 3716
L2_total_cache_misses = 41
L2_total_cache_miss_rate = 0.0110
L2_total_cache_pending_hits = 59
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2624
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 80
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 896
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2688
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5996
icnt_total_pkts_simt_to_mem=7044
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.8286
	minimum = 6
	maximum = 58
Network latency average = 12.8714
	minimum = 6
	maximum = 58
Slowest packet = 7239
Flit latency average = 12.4623
	minimum = 6
	maximum = 56
Slowest flit = 12589
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00561122
	minimum = 0 (at node 0)
	maximum = 0.0350701 (at node 12)
Accepted packet rate average = 0.00561122
	minimum = 0 (at node 0)
	maximum = 0.0350701 (at node 12)
Injected flit rate average = 0.0117034
	minimum = 0 (at node 0)
	maximum = 0.0671343 (at node 12)
Accepted flit rate average= 0.0117034
	minimum = 0 (at node 0)
	maximum = 0.0791583 (at node 12)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5631 (14 samples)
	minimum = 6 (14 samples)
	maximum = 48.5714 (14 samples)
Network latency average = 12.0296 (14 samples)
	minimum = 6 (14 samples)
	maximum = 48.5714 (14 samples)
Flit latency average = 12.0204 (14 samples)
	minimum = 6 (14 samples)
	maximum = 46.5714 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.01076 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0672499 (14 samples)
Accepted packet rate average = 0.01076 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0672499 (14 samples)
Injected flit rate average = 0.018895 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.127554 (14 samples)
Accepted flit rate average = 0.018895 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.108633 (14 samples)
Injected packet size average = 1.75604 (14 samples)
Accepted packet size average = 1.75604 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 131754 (inst/sec)
gpgpu_simulation_rate = 4739 (cycle/sec)
gpgpu_silicon_slowdown = 339101x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed20324a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z18transposeCoalescedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z18transposeCoalescedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z18transposeCoalescedPfS_ii'
Destroy streams for kernel 15: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 15 
gpu_sim_cycle = 1000
gpu_sim_insn = 37888
gpu_ipc =      37.8880
gpu_tot_sim_cycle = 15219
gpu_tot_sim_insn = 433152
gpu_tot_ipc =      28.4613
gpu_tot_issued_cta = 60
gpu_occupancy = 12.1461% 
gpu_tot_occupancy = 11.6793% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 64
partiton_level_parallism =       0.1400
partiton_level_parallism_total  =       0.2534
partiton_level_parallism_util =       1.8667
partiton_level_parallism_util_total  =       2.6001
L2_BW  =       7.1994 GB/Sec
L2_BW_total  =      13.0292 GB/Sec
gpu_total_sim_rate=144384

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7072
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.1403
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.2857
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6080
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 868
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7072

Total_core_cache_fail_stats:
ctas_completed 60, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
86, 85, 85, 86, 86, 86, 86, 86, 
gpgpu_n_tot_thrd_icount = 441344
gpgpu_n_tot_w_icount = 13792
gpgpu_n_stall_shd_mem = 8066
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 960
gpgpu_n_mem_write_global = 2752
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 15360
gpgpu_n_store_insn = 15360
gpgpu_n_shmem_insn = 14336
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2752
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1045	W0_Idle:74144	W0_Scoreboard:32351	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13792
single_issue_nums: WS0:5954	WS1:5954	
dual_issue_nums: WS0:471	WS1:471	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7680 {8:960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 132608 {40:2048,72:704,}
traffic_breakdown_coretomem[INST_ACC_R] = 992 {8:124,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 69120 {72:960,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 22016 {8:2752,}
traffic_breakdown_memtocore[INST_ACC_R] = 16864 {136:124,}
maxmflatency = 310 
max_icnt2mem_latency = 27 
maxmrqlatency = 50 
max_icnt2sh_latency = 64 
averagemflatency = 158 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 12 
mrq_lat_table:25 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3671 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	975 	2881 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3045 	335 	348 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 105/25 = 4.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 164
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1709      1797    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1829      1774    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1824      1805    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1846      1794    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2311      2300    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2336      2287    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2346      2333    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2345      2332    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23662 n_nop=23610 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003719
n_activity=265 dram_eff=0.3321
bk0: 16a 23508i bk1: 12a 23526i bk2: 0a 23659i bk3: 0a 23662i bk4: 0a 23662i bk5: 0a 23662i bk6: 0a 23662i bk7: 0a 23662i bk8: 0a 23662i bk9: 0a 23662i bk10: 0a 23662i bk11: 0a 23662i bk12: 0a 23662i bk13: 0a 23662i bk14: 0a 23662i bk15: 0a 23663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.603659
Bank_Level_Parallism_Ready = 1.311111
write_to_read_ratio_blp_rw_average = 0.371951
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003719 
total_CMD = 23662 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 24 
Idle = 23466 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23662 
n_nop = 23610 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000338 
CoL_Bus_Util = 0.001860 
Either_Row_CoL_Bus_Util = 0.002198 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0193982
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23662 n_nop=23616 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003381
n_activity=225 dram_eff=0.3556
bk0: 12a 23538i bk1: 12a 23526i bk2: 0a 23659i bk3: 0a 23661i bk4: 0a 23661i bk5: 0a 23661i bk6: 0a 23662i bk7: 0a 23662i bk8: 0a 23662i bk9: 0a 23662i bk10: 0a 23662i bk11: 0a 23662i bk12: 0a 23663i bk13: 0a 23663i bk14: 0a 23663i bk15: 0a 23664i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003381 
total_CMD = 23662 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 23486 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23662 
n_nop = 23616 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000254 
CoL_Bus_Util = 0.001690 
Either_Row_CoL_Bus_Util = 0.001944 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0143268
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23662 n_nop=23616 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003381
n_activity=224 dram_eff=0.3571
bk0: 12a 23538i bk1: 12a 23527i bk2: 0a 23659i bk3: 0a 23661i bk4: 0a 23661i bk5: 0a 23661i bk6: 0a 23662i bk7: 0a 23662i bk8: 0a 23662i bk9: 0a 23662i bk10: 0a 23662i bk11: 0a 23662i bk12: 0a 23663i bk13: 0a 23663i bk14: 0a 23663i bk15: 0a 23664i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003381 
total_CMD = 23662 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 23487 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23662 
n_nop = 23616 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000254 
CoL_Bus_Util = 0.001690 
Either_Row_CoL_Bus_Util = 0.001944 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0142
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23662 n_nop=23616 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003381
n_activity=224 dram_eff=0.3571
bk0: 12a 23538i bk1: 12a 23527i bk2: 0a 23659i bk3: 0a 23661i bk4: 0a 23661i bk5: 0a 23661i bk6: 0a 23662i bk7: 0a 23662i bk8: 0a 23662i bk9: 0a 23662i bk10: 0a 23662i bk11: 0a 23662i bk12: 0a 23663i bk13: 0a 23663i bk14: 0a 23663i bk15: 0a 23664i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003381 
total_CMD = 23662 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 23487 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23662 
n_nop = 23616 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000254 
CoL_Bus_Util = 0.001690 
Either_Row_CoL_Bus_Util = 0.001944 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0139887
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23662 n_nop=23628 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002705
n_activity=120 dram_eff=0.5333
bk0: 8a 23568i bk1: 8a 23558i bk2: 0a 23660i bk3: 0a 23662i bk4: 0a 23662i bk5: 0a 23662i bk6: 0a 23662i bk7: 0a 23662i bk8: 0a 23662i bk9: 0a 23662i bk10: 0a 23662i bk11: 0a 23662i bk12: 0a 23662i bk13: 0a 23662i bk14: 0a 23662i bk15: 0a 23663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002705 
total_CMD = 23662 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 23551 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23662 
n_nop = 23628 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.001352 
Either_Row_CoL_Bus_Util = 0.001437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0142422
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23662 n_nop=23628 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002705
n_activity=120 dram_eff=0.5333
bk0: 8a 23568i bk1: 8a 23558i bk2: 0a 23660i bk3: 0a 23662i bk4: 0a 23662i bk5: 0a 23662i bk6: 0a 23662i bk7: 0a 23662i bk8: 0a 23662i bk9: 0a 23662i bk10: 0a 23662i bk11: 0a 23662i bk12: 0a 23662i bk13: 0a 23662i bk14: 0a 23662i bk15: 0a 23663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002705 
total_CMD = 23662 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 23551 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23662 
n_nop = 23628 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.001352 
Either_Row_CoL_Bus_Util = 0.001437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0140309
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23662 n_nop=23628 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002705
n_activity=120 dram_eff=0.5333
bk0: 8a 23568i bk1: 8a 23558i bk2: 0a 23660i bk3: 0a 23662i bk4: 0a 23662i bk5: 0a 23662i bk6: 0a 23662i bk7: 0a 23662i bk8: 0a 23662i bk9: 0a 23662i bk10: 0a 23662i bk11: 0a 23662i bk12: 0a 23662i bk13: 0a 23662i bk14: 0a 23662i bk15: 0a 23663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002705 
total_CMD = 23662 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 23551 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23662 
n_nop = 23628 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.001352 
Either_Row_CoL_Bus_Util = 0.001437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0142845
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23662 n_nop=23628 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002705
n_activity=120 dram_eff=0.5333
bk0: 8a 23568i bk1: 8a 23558i bk2: 0a 23660i bk3: 0a 23662i bk4: 0a 23662i bk5: 0a 23662i bk6: 0a 23662i bk7: 0a 23662i bk8: 0a 23662i bk9: 0a 23662i bk10: 0a 23662i bk11: 0a 23662i bk12: 0a 23662i bk13: 0a 23662i bk14: 0a 23662i bk15: 0a 23663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002705 
total_CMD = 23662 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 23551 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 23662 
n_nop = 23628 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.001352 
Either_Row_CoL_Bus_Util = 0.001437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0140732

========= L2 cache stats =========
L2_cache_bank[0]: Access = 268, Miss = 4, Miss_rate = 0.015, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 252, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 248, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 252, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 248, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 244, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 244, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 244, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 232, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 232, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 232, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 232, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 232, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 232, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 232, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 232, Miss = 2, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 3856
L2_total_cache_misses = 41
L2_total_cache_miss_rate = 0.0106
L2_total_cache_pending_hits = 59
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 960
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2688
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2752
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 124
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=6312
icnt_total_pkts_simt_to_mem=7312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.8286
	minimum = 6
	maximum = 40
Network latency average = 12.8857
	minimum = 6
	maximum = 40
Slowest packet = 7537
Flit latency average = 12.476
	minimum = 6
	maximum = 38
Slowest flit = 13227
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0056
	minimum = 0 (at node 0)
	maximum = 0.035 (at node 16)
Accepted packet rate average = 0.0056
	minimum = 0 (at node 0)
	maximum = 0.035 (at node 16)
Injected flit rate average = 0.01168
	minimum = 0 (at node 0)
	maximum = 0.067 (at node 16)
Accepted flit rate average= 0.01168
	minimum = 0 (at node 0)
	maximum = 0.079 (at node 16)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5808 (15 samples)
	minimum = 6 (15 samples)
	maximum = 48 (15 samples)
Network latency average = 12.0867 (15 samples)
	minimum = 6 (15 samples)
	maximum = 48 (15 samples)
Flit latency average = 12.0507 (15 samples)
	minimum = 6 (15 samples)
	maximum = 46 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.010416 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0650999 (15 samples)
Accepted packet rate average = 0.010416 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0650999 (15 samples)
Injected flit rate average = 0.018414 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.123517 (15 samples)
Accepted flit rate average = 0.018414 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.106657 (15 samples)
Injected packet size average = 1.76786 (15 samples)
Accepted packet size average = 1.76786 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 144384 (inst/sec)
gpgpu_simulation_rate = 5073 (cycle/sec)
gpgpu_silicon_slowdown = 316775x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed20324a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z18transposeCoalescedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z18transposeCoalescedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z18transposeCoalescedPfS_ii'
Destroy streams for kernel 16: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 16 
gpu_sim_cycle = 1001
gpu_sim_insn = 37888
gpu_ipc =      37.8502
gpu_tot_sim_cycle = 16220
gpu_tot_sim_insn = 471040
gpu_tot_ipc =      29.0407
gpu_tot_issued_cta = 64
gpu_occupancy = 12.1433% 
gpu_tot_occupancy = 11.7080% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 64
partiton_level_parallism =       0.1399
partiton_level_parallism_total  =       0.2464
partiton_level_parallism_util =       1.6471
partiton_level_parallism_util_total  =       2.5485
L2_BW  =       7.1922 GB/Sec
L2_BW_total  =      12.6689 GB/Sec
gpu_total_sim_rate=117760

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7680
	L1I_total_cache_misses = 1088
	L1I_total_cache_miss_rate = 0.1417
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1920
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.2667
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1408
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6592
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1088
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 952
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1920
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7680

Total_core_cache_fail_stats:
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
125, 124, 124, 125, 125, 125, 125, 125, 
gpgpu_n_tot_thrd_icount = 479232
gpgpu_n_tot_w_icount = 14976
gpgpu_n_stall_shd_mem = 8478
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1024
gpgpu_n_mem_write_global = 2816
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 16384
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 16384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 61440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 896
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2816
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1106	W0_Idle:78909	W0_Scoreboard:34325	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14976
single_issue_nums: WS0:6482	WS1:6482	
dual_issue_nums: WS0:503	WS1:503	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8192 {8:1024,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 137216 {40:2048,72:768,}
traffic_breakdown_coretomem[INST_ACC_R] = 1088 {8:136,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 73728 {72:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 22528 {8:2816,}
traffic_breakdown_memtocore[INST_ACC_R] = 18496 {136:136,}
maxmflatency = 310 
max_icnt2mem_latency = 27 
maxmrqlatency = 50 
max_icnt2sh_latency = 72 
averagemflatency = 158 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 12 
mrq_lat_table:25 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3799 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1027 	2969 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3121 	367 	365 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 105/25 = 4.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 164
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1766      1853    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1887      1832    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1883      1866    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1908      1856    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2390      2380    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2415      2368    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2428      2417    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2428      2417    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=25166 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00349
n_activity=265 dram_eff=0.3321
bk0: 16a 25064i bk1: 12a 25082i bk2: 0a 25215i bk3: 0a 25218i bk4: 0a 25218i bk5: 0a 25218i bk6: 0a 25218i bk7: 0a 25218i bk8: 0a 25218i bk9: 0a 25218i bk10: 0a 25218i bk11: 0a 25218i bk12: 0a 25218i bk13: 0a 25218i bk14: 0a 25218i bk15: 0a 25219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.603659
Bank_Level_Parallism_Ready = 1.311111
write_to_read_ratio_blp_rw_average = 0.371951
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003490 
total_CMD = 25218 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 24 
Idle = 25022 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 25218 
n_nop = 25166 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.001745 
Either_Row_CoL_Bus_Util = 0.002062 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0182013
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=25172 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003172
n_activity=225 dram_eff=0.3556
bk0: 12a 25094i bk1: 12a 25082i bk2: 0a 25215i bk3: 0a 25217i bk4: 0a 25217i bk5: 0a 25217i bk6: 0a 25218i bk7: 0a 25218i bk8: 0a 25218i bk9: 0a 25218i bk10: 0a 25218i bk11: 0a 25218i bk12: 0a 25219i bk13: 0a 25219i bk14: 0a 25219i bk15: 0a 25220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003172 
total_CMD = 25218 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 25042 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 25218 
n_nop = 25172 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000238 
CoL_Bus_Util = 0.001586 
Either_Row_CoL_Bus_Util = 0.001824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0134428
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=25172 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003172
n_activity=224 dram_eff=0.3571
bk0: 12a 25094i bk1: 12a 25083i bk2: 0a 25215i bk3: 0a 25217i bk4: 0a 25217i bk5: 0a 25217i bk6: 0a 25218i bk7: 0a 25218i bk8: 0a 25218i bk9: 0a 25218i bk10: 0a 25218i bk11: 0a 25218i bk12: 0a 25219i bk13: 0a 25219i bk14: 0a 25219i bk15: 0a 25220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003172 
total_CMD = 25218 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 25043 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 25218 
n_nop = 25172 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000238 
CoL_Bus_Util = 0.001586 
Either_Row_CoL_Bus_Util = 0.001824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0133238
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=25172 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003172
n_activity=224 dram_eff=0.3571
bk0: 12a 25094i bk1: 12a 25083i bk2: 0a 25215i bk3: 0a 25217i bk4: 0a 25217i bk5: 0a 25217i bk6: 0a 25218i bk7: 0a 25218i bk8: 0a 25218i bk9: 0a 25218i bk10: 0a 25218i bk11: 0a 25218i bk12: 0a 25219i bk13: 0a 25219i bk14: 0a 25219i bk15: 0a 25220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003172 
total_CMD = 25218 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 25043 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 25218 
n_nop = 25172 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000238 
CoL_Bus_Util = 0.001586 
Either_Row_CoL_Bus_Util = 0.001824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0131255
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=25184 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002538
n_activity=120 dram_eff=0.5333
bk0: 8a 25124i bk1: 8a 25114i bk2: 0a 25216i bk3: 0a 25218i bk4: 0a 25218i bk5: 0a 25218i bk6: 0a 25218i bk7: 0a 25218i bk8: 0a 25218i bk9: 0a 25218i bk10: 0a 25218i bk11: 0a 25218i bk12: 0a 25218i bk13: 0a 25218i bk14: 0a 25218i bk15: 0a 25219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002538 
total_CMD = 25218 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 25107 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 25218 
n_nop = 25184 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000079 
CoL_Bus_Util = 0.001269 
Either_Row_CoL_Bus_Util = 0.001348 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0133635
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=25184 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002538
n_activity=120 dram_eff=0.5333
bk0: 8a 25124i bk1: 8a 25114i bk2: 0a 25216i bk3: 0a 25218i bk4: 0a 25218i bk5: 0a 25218i bk6: 0a 25218i bk7: 0a 25218i bk8: 0a 25218i bk9: 0a 25218i bk10: 0a 25218i bk11: 0a 25218i bk12: 0a 25218i bk13: 0a 25218i bk14: 0a 25218i bk15: 0a 25219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002538 
total_CMD = 25218 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 25107 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 25218 
n_nop = 25184 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000079 
CoL_Bus_Util = 0.001269 
Either_Row_CoL_Bus_Util = 0.001348 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0131652
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=25184 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002538
n_activity=120 dram_eff=0.5333
bk0: 8a 25124i bk1: 8a 25114i bk2: 0a 25216i bk3: 0a 25218i bk4: 0a 25218i bk5: 0a 25218i bk6: 0a 25218i bk7: 0a 25218i bk8: 0a 25218i bk9: 0a 25218i bk10: 0a 25218i bk11: 0a 25218i bk12: 0a 25218i bk13: 0a 25218i bk14: 0a 25218i bk15: 0a 25219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002538 
total_CMD = 25218 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 25107 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 25218 
n_nop = 25184 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000079 
CoL_Bus_Util = 0.001269 
Either_Row_CoL_Bus_Util = 0.001348 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0134031
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=25184 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002538
n_activity=120 dram_eff=0.5333
bk0: 8a 25124i bk1: 8a 25114i bk2: 0a 25216i bk3: 0a 25218i bk4: 0a 25218i bk5: 0a 25218i bk6: 0a 25218i bk7: 0a 25218i bk8: 0a 25218i bk9: 0a 25218i bk10: 0a 25218i bk11: 0a 25218i bk12: 0a 25218i bk13: 0a 25218i bk14: 0a 25218i bk15: 0a 25219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002538 
total_CMD = 25218 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 25107 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 25218 
n_nop = 25184 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000079 
CoL_Bus_Util = 0.001269 
Either_Row_CoL_Bus_Util = 0.001348 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0132049

========= L2 cache stats =========
L2_cache_bank[0]: Access = 276, Miss = 4, Miss_rate = 0.014, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 260, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 256, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 260, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 256, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 256, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 256, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 256, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 240, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 240, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 240, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 240, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 240, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 240, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 240, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 240, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 3996
L2_total_cache_misses = 41
L2_total_cache_miss_rate = 0.0103
L2_total_cache_pending_hits = 59
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2816
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 136
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=6628
icnt_total_pkts_simt_to_mem=7580
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.2071
	minimum = 6
	maximum = 70
Network latency average = 13.2107
	minimum = 6
	maximum = 70
Slowest packet = 7804
Flit latency average = 12.8853
	minimum = 6
	maximum = 68
Slowest flit = 13772
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00559441
	minimum = 0 (at node 4)
	maximum = 0.034965 (at node 0)
Accepted packet rate average = 0.00559441
	minimum = 0 (at node 4)
	maximum = 0.034965 (at node 0)
Injected flit rate average = 0.0116683
	minimum = 0 (at node 4)
	maximum = 0.0669331 (at node 0)
Accepted flit rate average= 0.0116683
	minimum = 0 (at node 4)
	maximum = 0.0789211 (at node 0)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.6199 (16 samples)
	minimum = 6 (16 samples)
	maximum = 49.375 (16 samples)
Network latency average = 12.157 (16 samples)
	minimum = 6 (16 samples)
	maximum = 49.375 (16 samples)
Flit latency average = 12.1029 (16 samples)
	minimum = 6 (16 samples)
	maximum = 47.375 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.0101146 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0632165 (16 samples)
Accepted packet rate average = 0.0101146 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0632165 (16 samples)
Injected flit rate average = 0.0179924 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.119981 (16 samples)
Accepted flit rate average = 0.0179924 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.104924 (16 samples)
Injected packet size average = 1.77885 (16 samples)
Accepted packet size average = 1.77885 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 117760 (inst/sec)
gpgpu_simulation_rate = 4055 (cycle/sec)
gpgpu_silicon_slowdown = 396300x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose coalesced         , Throughput = 0.0000 GB/s, Time = 333.33334 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed2033e4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z24transposeNoBankConflictsPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z24transposeNoBankConflictsPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24transposeNoBankConflictsPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z24transposeNoBankConflictsPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z24transposeNoBankConflictsPfS_ii'
Destroy streams for kernel 17: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 17 
gpu_sim_cycle = 1248
gpu_sim_insn = 35840
gpu_ipc =      28.7179
gpu_tot_sim_cycle = 17468
gpu_tot_sim_insn = 506880
gpu_tot_ipc =      29.0176
gpu_tot_issued_cta = 68
gpu_occupancy = 12.2171% 
gpu_tot_occupancy = 11.7445% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 80
partiton_level_parallism =       0.1122
partiton_level_parallism_total  =       0.2368
partiton_level_parallism_util =       1.8667
partiton_level_parallism_util_total  =       2.5173
L2_BW  =       5.7687 GB/Sec
L2_BW_total  =      12.1760 GB/Sec
gpu_total_sim_rate=126720

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8256
	L1I_total_cache_misses = 1184
	L1I_total_cache_miss_rate = 0.1434
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2048
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.2500
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1536
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7072
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1184
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1036
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2048
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8256

Total_core_cache_fail_stats:
ctas_completed 68, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
125, 124, 124, 125, 125, 125, 125, 125, 
gpgpu_n_tot_thrd_icount = 515072
gpgpu_n_tot_w_icount = 16096
gpgpu_n_stall_shd_mem = 8730
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1088
gpgpu_n_mem_write_global = 2880
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 17408
gpgpu_n_store_insn = 17408
gpgpu_n_shmem_insn = 18432
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 65536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 960
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1170	W0_Idle:85809	W0_Scoreboard:36177	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16096
single_issue_nums: WS0:7010	WS1:7010	
dual_issue_nums: WS0:519	WS1:519	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8704 {8:1088,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 141824 {40:2048,72:832,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 78336 {72:1088,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23040 {8:2880,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmflatency = 310 
max_icnt2mem_latency = 27 
maxmrqlatency = 50 
max_icnt2sh_latency = 72 
averagemflatency = 158 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 12 
mrq_lat_table:27 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3927 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1079 	3057 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3217 	367 	397 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 107/27 = 3.962963
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 172
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1820      1910    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1950      1888    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1949      1925    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1973      1915    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1978      1965    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2499      2444    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2513      2494    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2512      2494    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27158 n_nop=27106 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00324
n_activity=265 dram_eff=0.3321
bk0: 16a 27004i bk1: 12a 27022i bk2: 0a 27155i bk3: 0a 27158i bk4: 0a 27158i bk5: 0a 27158i bk6: 0a 27158i bk7: 0a 27158i bk8: 0a 27158i bk9: 0a 27158i bk10: 0a 27158i bk11: 0a 27158i bk12: 0a 27158i bk13: 0a 27158i bk14: 0a 27158i bk15: 0a 27159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.603659
Bank_Level_Parallism_Ready = 1.311111
write_to_read_ratio_blp_rw_average = 0.371951
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003240 
total_CMD = 27158 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 24 
Idle = 26962 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27158 
n_nop = 27106 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000295 
CoL_Bus_Util = 0.001620 
Either_Row_CoL_Bus_Util = 0.001915 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0169011
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27158 n_nop=27112 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002946
n_activity=225 dram_eff=0.3556
bk0: 12a 27034i bk1: 12a 27022i bk2: 0a 27155i bk3: 0a 27157i bk4: 0a 27157i bk5: 0a 27157i bk6: 0a 27158i bk7: 0a 27158i bk8: 0a 27158i bk9: 0a 27158i bk10: 0a 27158i bk11: 0a 27158i bk12: 0a 27159i bk13: 0a 27159i bk14: 0a 27159i bk15: 0a 27160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002946 
total_CMD = 27158 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 26982 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27158 
n_nop = 27112 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000221 
CoL_Bus_Util = 0.001473 
Either_Row_CoL_Bus_Util = 0.001694 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0124825
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27158 n_nop=27112 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002946
n_activity=224 dram_eff=0.3571
bk0: 12a 27034i bk1: 12a 27023i bk2: 0a 27155i bk3: 0a 27157i bk4: 0a 27157i bk5: 0a 27157i bk6: 0a 27158i bk7: 0a 27158i bk8: 0a 27158i bk9: 0a 27158i bk10: 0a 27158i bk11: 0a 27158i bk12: 0a 27159i bk13: 0a 27159i bk14: 0a 27159i bk15: 0a 27160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002946 
total_CMD = 27158 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 26983 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27158 
n_nop = 27112 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000221 
CoL_Bus_Util = 0.001473 
Either_Row_CoL_Bus_Util = 0.001694 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.012372
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27158 n_nop=27112 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002946
n_activity=224 dram_eff=0.3571
bk0: 12a 27034i bk1: 12a 27023i bk2: 0a 27155i bk3: 0a 27157i bk4: 0a 27157i bk5: 0a 27157i bk6: 0a 27158i bk7: 0a 27158i bk8: 0a 27158i bk9: 0a 27158i bk10: 0a 27158i bk11: 0a 27158i bk12: 0a 27159i bk13: 0a 27159i bk14: 0a 27159i bk15: 0a 27160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002946 
total_CMD = 27158 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 26983 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27158 
n_nop = 27112 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000221 
CoL_Bus_Util = 0.001473 
Either_Row_CoL_Bus_Util = 0.001694 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0121879
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27158 n_nop=27112 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002946
n_activity=224 dram_eff=0.3571
bk0: 12a 27034i bk1: 12a 27023i bk2: 0a 27155i bk3: 0a 27157i bk4: 0a 27157i bk5: 0a 27157i bk6: 0a 27158i bk7: 0a 27158i bk8: 0a 27158i bk9: 0a 27158i bk10: 0a 27158i bk11: 0a 27158i bk12: 0a 27159i bk13: 0a 27159i bk14: 0a 27159i bk15: 0a 27160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002946 
total_CMD = 27158 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 26983 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27158 
n_nop = 27112 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000221 
CoL_Bus_Util = 0.001473 
Either_Row_CoL_Bus_Util = 0.001694 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0124089
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27158 n_nop=27124 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002357
n_activity=120 dram_eff=0.5333
bk0: 8a 27064i bk1: 8a 27054i bk2: 0a 27156i bk3: 0a 27158i bk4: 0a 27158i bk5: 0a 27158i bk6: 0a 27158i bk7: 0a 27158i bk8: 0a 27158i bk9: 0a 27158i bk10: 0a 27158i bk11: 0a 27158i bk12: 0a 27158i bk13: 0a 27158i bk14: 0a 27158i bk15: 0a 27159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002357 
total_CMD = 27158 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 27047 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27158 
n_nop = 27124 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.001178 
Either_Row_CoL_Bus_Util = 0.001252 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0122248
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27158 n_nop=27124 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002357
n_activity=120 dram_eff=0.5333
bk0: 8a 27064i bk1: 8a 27054i bk2: 0a 27156i bk3: 0a 27158i bk4: 0a 27158i bk5: 0a 27158i bk6: 0a 27158i bk7: 0a 27158i bk8: 0a 27158i bk9: 0a 27158i bk10: 0a 27158i bk11: 0a 27158i bk12: 0a 27158i bk13: 0a 27158i bk14: 0a 27158i bk15: 0a 27159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002357 
total_CMD = 27158 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 27047 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27158 
n_nop = 27124 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.001178 
Either_Row_CoL_Bus_Util = 0.001252 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0124457
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27158 n_nop=27124 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002357
n_activity=120 dram_eff=0.5333
bk0: 8a 27064i bk1: 8a 27054i bk2: 0a 27156i bk3: 0a 27158i bk4: 0a 27158i bk5: 0a 27158i bk6: 0a 27158i bk7: 0a 27158i bk8: 0a 27158i bk9: 0a 27158i bk10: 0a 27158i bk11: 0a 27158i bk12: 0a 27158i bk13: 0a 27158i bk14: 0a 27158i bk15: 0a 27159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002357 
total_CMD = 27158 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 27047 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 27158 
n_nop = 27124 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.001178 
Either_Row_CoL_Bus_Util = 0.001252 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0122616

========= L2 cache stats =========
L2_cache_bank[0]: Access = 284, Miss = 4, Miss_rate = 0.014, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 268, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 264, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 268, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 264, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 264, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 264, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 268, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 252, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 252, Miss = 3, Miss_rate = 0.012, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 248, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 248, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 248, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 248, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 248, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 248, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 4136
L2_total_cache_misses = 43
L2_total_cache_miss_rate = 0.0104
L2_total_cache_pending_hits = 65
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1088
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2816
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 108
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 30
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2880
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=6944
icnt_total_pkts_simt_to_mem=7848
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.9571
	minimum = 6
	maximum = 38
Network latency average = 12.75
	minimum = 6
	maximum = 38
Slowest packet = 8073
Flit latency average = 12.2637
	minimum = 6
	maximum = 36
Slowest flit = 14323
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00448718
	minimum = 0 (at node 0)
	maximum = 0.0280449 (at node 4)
Accepted packet rate average = 0.00448718
	minimum = 0 (at node 0)
	maximum = 0.0280449 (at node 4)
Injected flit rate average = 0.00935897
	minimum = 0 (at node 0)
	maximum = 0.0536859 (at node 4)
Accepted flit rate average= 0.00935897
	minimum = 0 (at node 0)
	maximum = 0.0633013 (at node 4)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.6398 (17 samples)
	minimum = 6 (17 samples)
	maximum = 48.7059 (17 samples)
Network latency average = 12.1918 (17 samples)
	minimum = 6 (17 samples)
	maximum = 48.7059 (17 samples)
Flit latency average = 12.1124 (17 samples)
	minimum = 6 (17 samples)
	maximum = 46.7059 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.00978361 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.0611476 (17 samples)
Accepted packet rate average = 0.00978361 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.0611476 (17 samples)
Injected flit rate average = 0.0174845 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.116081 (17 samples)
Accepted flit rate average = 0.0174845 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.102476 (17 samples)
Injected packet size average = 1.78713 (17 samples)
Accepted packet size average = 1.78713 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 126720 (inst/sec)
gpgpu_simulation_rate = 4367 (cycle/sec)
gpgpu_silicon_slowdown = 367987x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed2033e4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z24transposeNoBankConflictsPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z24transposeNoBankConflictsPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z24transposeNoBankConflictsPfS_ii'
Destroy streams for kernel 18: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 18 
gpu_sim_cycle = 844
gpu_sim_insn = 35840
gpu_ipc =      42.4645
gpu_tot_sim_cycle = 18312
gpu_tot_sim_insn = 542720
gpu_tot_ipc =      29.6374
gpu_tot_issued_cta = 72
gpu_occupancy = 12.0798% 
gpu_tot_occupancy = 11.7599% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 80
partiton_level_parallism =       0.1611
partiton_level_parallism_total  =       0.2333
partiton_level_parallism_util =       1.9155
partiton_level_parallism_util_total  =       2.4924
L2_BW  =       8.2863 GB/Sec
L2_BW_total  =      11.9967 GB/Sec
gpu_total_sim_rate=135680

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8832
	L1I_total_cache_misses = 1248
	L1I_total_cache_miss_rate = 0.1413
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2176
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.2353
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7584
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1248
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1092
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2176
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8832

Total_core_cache_fail_stats:
ctas_completed 72, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
125, 124, 124, 125, 125, 125, 125, 125, 
gpgpu_n_tot_thrd_icount = 550912
gpgpu_n_tot_w_icount = 17216
gpgpu_n_stall_shd_mem = 8982
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1152
gpgpu_n_mem_write_global = 2944
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 18432
gpgpu_n_store_insn = 18432
gpgpu_n_shmem_insn = 20480
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 69632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1024
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2944
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1250	W0_Idle:89513	W0_Scoreboard:37977	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17216
single_issue_nums: WS0:7538	WS1:7538	
dual_issue_nums: WS0:535	WS1:535	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9216 {8:1152,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 146432 {40:2048,72:896,}
traffic_breakdown_coretomem[INST_ACC_R] = 1248 {8:156,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82944 {72:1152,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23552 {8:2944,}
traffic_breakdown_memtocore[INST_ACC_R] = 21216 {136:156,}
maxmflatency = 310 
max_icnt2mem_latency = 27 
maxmrqlatency = 50 
max_icnt2sh_latency = 72 
averagemflatency = 158 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 12 
mrq_lat_table:27 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4055 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1127 	3145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3293 	403 	413 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 107/27 = 3.962963
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 172
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1869      1967    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2019      1948    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2010      1987    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2034      1972    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2041      2028    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2578      2525    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2594      2576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2595      2578    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28470 n_nop=28418 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.003091
n_activity=265 dram_eff=0.3321
bk0: 16a 28316i bk1: 12a 28334i bk2: 0a 28467i bk3: 0a 28470i bk4: 0a 28470i bk5: 0a 28470i bk6: 0a 28470i bk7: 0a 28470i bk8: 0a 28470i bk9: 0a 28470i bk10: 0a 28470i bk11: 0a 28470i bk12: 0a 28470i bk13: 0a 28470i bk14: 0a 28470i bk15: 0a 28471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.603659
Bank_Level_Parallism_Ready = 1.311111
write_to_read_ratio_blp_rw_average = 0.371951
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003091 
total_CMD = 28470 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 24 
Idle = 28274 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 28470 
n_nop = 28418 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000281 
CoL_Bus_Util = 0.001545 
Either_Row_CoL_Bus_Util = 0.001826 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0161222
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28470 n_nop=28424 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00281
n_activity=225 dram_eff=0.3556
bk0: 12a 28346i bk1: 12a 28334i bk2: 0a 28467i bk3: 0a 28469i bk4: 0a 28469i bk5: 0a 28469i bk6: 0a 28470i bk7: 0a 28470i bk8: 0a 28470i bk9: 0a 28470i bk10: 0a 28470i bk11: 0a 28470i bk12: 0a 28471i bk13: 0a 28471i bk14: 0a 28471i bk15: 0a 28472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002810 
total_CMD = 28470 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 28294 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 28470 
n_nop = 28424 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000211 
CoL_Bus_Util = 0.001405 
Either_Row_CoL_Bus_Util = 0.001616 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0119073
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28470 n_nop=28424 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00281
n_activity=224 dram_eff=0.3571
bk0: 12a 28346i bk1: 12a 28335i bk2: 0a 28467i bk3: 0a 28469i bk4: 0a 28469i bk5: 0a 28469i bk6: 0a 28470i bk7: 0a 28470i bk8: 0a 28470i bk9: 0a 28470i bk10: 0a 28470i bk11: 0a 28470i bk12: 0a 28471i bk13: 0a 28471i bk14: 0a 28471i bk15: 0a 28472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002810 
total_CMD = 28470 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 28295 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 28470 
n_nop = 28424 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000211 
CoL_Bus_Util = 0.001405 
Either_Row_CoL_Bus_Util = 0.001616 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0118019
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28470 n_nop=28424 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00281
n_activity=224 dram_eff=0.3571
bk0: 12a 28346i bk1: 12a 28335i bk2: 0a 28467i bk3: 0a 28469i bk4: 0a 28469i bk5: 0a 28469i bk6: 0a 28470i bk7: 0a 28470i bk8: 0a 28470i bk9: 0a 28470i bk10: 0a 28470i bk11: 0a 28470i bk12: 0a 28471i bk13: 0a 28471i bk14: 0a 28471i bk15: 0a 28472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002810 
total_CMD = 28470 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 28295 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 28470 
n_nop = 28424 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000211 
CoL_Bus_Util = 0.001405 
Either_Row_CoL_Bus_Util = 0.001616 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0116263
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28470 n_nop=28424 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00281
n_activity=224 dram_eff=0.3571
bk0: 12a 28346i bk1: 12a 28335i bk2: 0a 28467i bk3: 0a 28469i bk4: 0a 28469i bk5: 0a 28469i bk6: 0a 28470i bk7: 0a 28470i bk8: 0a 28470i bk9: 0a 28470i bk10: 0a 28470i bk11: 0a 28470i bk12: 0a 28471i bk13: 0a 28471i bk14: 0a 28471i bk15: 0a 28472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002810 
total_CMD = 28470 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 28295 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 28470 
n_nop = 28424 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000211 
CoL_Bus_Util = 0.001405 
Either_Row_CoL_Bus_Util = 0.001616 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.011837
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28470 n_nop=28436 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002248
n_activity=120 dram_eff=0.5333
bk0: 8a 28376i bk1: 8a 28366i bk2: 0a 28468i bk3: 0a 28470i bk4: 0a 28470i bk5: 0a 28470i bk6: 0a 28470i bk7: 0a 28470i bk8: 0a 28470i bk9: 0a 28470i bk10: 0a 28470i bk11: 0a 28470i bk12: 0a 28470i bk13: 0a 28470i bk14: 0a 28470i bk15: 0a 28471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002248 
total_CMD = 28470 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 28359 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 28470 
n_nop = 28436 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.001124 
Either_Row_CoL_Bus_Util = 0.001194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0116614
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28470 n_nop=28436 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002248
n_activity=120 dram_eff=0.5333
bk0: 8a 28376i bk1: 8a 28366i bk2: 0a 28468i bk3: 0a 28470i bk4: 0a 28470i bk5: 0a 28470i bk6: 0a 28470i bk7: 0a 28470i bk8: 0a 28470i bk9: 0a 28470i bk10: 0a 28470i bk11: 0a 28470i bk12: 0a 28470i bk13: 0a 28470i bk14: 0a 28470i bk15: 0a 28471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002248 
total_CMD = 28470 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 28359 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 28470 
n_nop = 28436 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.001124 
Either_Row_CoL_Bus_Util = 0.001194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0118721
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28470 n_nop=28436 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002248
n_activity=120 dram_eff=0.5333
bk0: 8a 28376i bk1: 8a 28366i bk2: 0a 28468i bk3: 0a 28470i bk4: 0a 28470i bk5: 0a 28470i bk6: 0a 28470i bk7: 0a 28470i bk8: 0a 28470i bk9: 0a 28470i bk10: 0a 28470i bk11: 0a 28470i bk12: 0a 28470i bk13: 0a 28470i bk14: 0a 28470i bk15: 0a 28471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002248 
total_CMD = 28470 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 28359 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 28470 
n_nop = 28436 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.001124 
Either_Row_CoL_Bus_Util = 0.001194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0116965

========= L2 cache stats =========
L2_cache_bank[0]: Access = 292, Miss = 4, Miss_rate = 0.014, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 276, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 272, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 276, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 272, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 272, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 272, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 276, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 264, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 264, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 256, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 256, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 256, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 256, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 256, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 256, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 4272
L2_total_cache_misses = 43
L2_total_cache_miss_rate = 0.0101
L2_total_cache_pending_hits = 65
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 116
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 30
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1152
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2944
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 156
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7240
icnt_total_pkts_simt_to_mem=8112
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.0294
	minimum = 6
	maximum = 54
Network latency average = 13.0147
	minimum = 6
	maximum = 54
Slowest packet = 8357
Flit latency average = 12.7286
	minimum = 6
	maximum = 52
Slowest flit = 14919
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0064455
	minimum = 0 (at node 0)
	maximum = 0.0402844 (at node 8)
Accepted packet rate average = 0.0064455
	minimum = 0 (at node 0)
	maximum = 0.0402844 (at node 8)
Injected flit rate average = 0.0132701
	minimum = 0 (at node 0)
	maximum = 0.0781991 (at node 8)
Accepted flit rate average= 0.0132701
	minimum = 0 (at node 0)
	maximum = 0.0876777 (at node 8)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.6614 (18 samples)
	minimum = 6 (18 samples)
	maximum = 49 (18 samples)
Network latency average = 12.2376 (18 samples)
	minimum = 6 (18 samples)
	maximum = 49 (18 samples)
Flit latency average = 12.1466 (18 samples)
	minimum = 6 (18 samples)
	maximum = 47 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.00959816 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.0599885 (18 samples)
Accepted packet rate average = 0.00959816 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.0599885 (18 samples)
Injected flit rate average = 0.0172504 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.113977 (18 samples)
Accepted flit rate average = 0.0172504 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.101653 (18 samples)
Injected packet size average = 1.79726 (18 samples)
Accepted packet size average = 1.79726 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 135680 (inst/sec)
gpgpu_simulation_rate = 4578 (cycle/sec)
gpgpu_silicon_slowdown = 351026x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed2033e4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z24transposeNoBankConflictsPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z24transposeNoBankConflictsPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z24transposeNoBankConflictsPfS_ii'
Destroy streams for kernel 19: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 19 
gpu_sim_cycle = 845
gpu_sim_insn = 35840
gpu_ipc =      42.4142
gpu_tot_sim_cycle = 19157
gpu_tot_sim_insn = 578560
gpu_tot_ipc =      30.2010
gpu_tot_issued_cta = 76
gpu_occupancy = 12.0803% 
gpu_tot_occupancy = 11.7740% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 80
partiton_level_parallism =       0.1609
partiton_level_parallism_total  =       0.2301
partiton_level_parallism_util =       1.9155
partiton_level_parallism_util_total  =       2.4695
L2_BW  =       8.2765 GB/Sec
L2_BW_total  =      11.8326 GB/Sec
gpu_total_sim_rate=144640

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9408
	L1I_total_cache_misses = 1312
	L1I_total_cache_miss_rate = 0.1395
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2304
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.2222
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8096
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1312
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1148
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9408

Total_core_cache_fail_stats:
ctas_completed 76, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
125, 124, 124, 125, 125, 125, 125, 125, 
gpgpu_n_tot_thrd_icount = 586752
gpgpu_n_tot_w_icount = 18336
gpgpu_n_stall_shd_mem = 9234
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1216
gpgpu_n_mem_write_global = 3008
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 19456
gpgpu_n_store_insn = 19456
gpgpu_n_shmem_insn = 22528
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 73728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1088
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3008
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1318	W0_Idle:93193	W0_Scoreboard:39821	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:18336
single_issue_nums: WS0:8066	WS1:8066	
dual_issue_nums: WS0:551	WS1:551	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9728 {8:1216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 151040 {40:2048,72:960,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87552 {72:1216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 24064 {8:3008,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmflatency = 310 
max_icnt2mem_latency = 27 
maxmrqlatency = 50 
max_icnt2sh_latency = 72 
averagemflatency = 158 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 13 
mrq_lat_table:27 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4183 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1175 	3233 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3389 	403 	445 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 107/27 = 3.962963
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 172
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1923      2025    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2082      2004    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2075      2046    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2099      2030    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2107      2089    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2662      2601    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2678      2653    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2680      2655    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29784 n_nop=29732 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002955
n_activity=265 dram_eff=0.3321
bk0: 16a 29630i bk1: 12a 29648i bk2: 0a 29781i bk3: 0a 29784i bk4: 0a 29784i bk5: 0a 29784i bk6: 0a 29784i bk7: 0a 29784i bk8: 0a 29784i bk9: 0a 29784i bk10: 0a 29784i bk11: 0a 29784i bk12: 0a 29784i bk13: 0a 29784i bk14: 0a 29784i bk15: 0a 29785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.603659
Bank_Level_Parallism_Ready = 1.311111
write_to_read_ratio_blp_rw_average = 0.371951
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002955 
total_CMD = 29784 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 24 
Idle = 29588 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 29784 
n_nop = 29732 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000269 
CoL_Bus_Util = 0.001477 
Either_Row_CoL_Bus_Util = 0.001746 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.015411
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29784 n_nop=29738 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002686
n_activity=225 dram_eff=0.3556
bk0: 12a 29660i bk1: 12a 29648i bk2: 0a 29781i bk3: 0a 29783i bk4: 0a 29783i bk5: 0a 29783i bk6: 0a 29784i bk7: 0a 29784i bk8: 0a 29784i bk9: 0a 29784i bk10: 0a 29784i bk11: 0a 29784i bk12: 0a 29785i bk13: 0a 29785i bk14: 0a 29785i bk15: 0a 29786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002686 
total_CMD = 29784 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 29608 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 29784 
n_nop = 29738 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000201 
CoL_Bus_Util = 0.001343 
Either_Row_CoL_Bus_Util = 0.001544 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.011382
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29784 n_nop=29738 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002686
n_activity=224 dram_eff=0.3571
bk0: 12a 29660i bk1: 12a 29649i bk2: 0a 29781i bk3: 0a 29783i bk4: 0a 29783i bk5: 0a 29783i bk6: 0a 29784i bk7: 0a 29784i bk8: 0a 29784i bk9: 0a 29784i bk10: 0a 29784i bk11: 0a 29784i bk12: 0a 29785i bk13: 0a 29785i bk14: 0a 29785i bk15: 0a 29786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002686 
total_CMD = 29784 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 29609 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 29784 
n_nop = 29738 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000201 
CoL_Bus_Util = 0.001343 
Either_Row_CoL_Bus_Util = 0.001544 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0112812
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29784 n_nop=29738 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002686
n_activity=224 dram_eff=0.3571
bk0: 12a 29660i bk1: 12a 29649i bk2: 0a 29781i bk3: 0a 29783i bk4: 0a 29783i bk5: 0a 29783i bk6: 0a 29784i bk7: 0a 29784i bk8: 0a 29784i bk9: 0a 29784i bk10: 0a 29784i bk11: 0a 29784i bk12: 0a 29785i bk13: 0a 29785i bk14: 0a 29785i bk15: 0a 29786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002686 
total_CMD = 29784 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 29609 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 29784 
n_nop = 29738 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000201 
CoL_Bus_Util = 0.001343 
Either_Row_CoL_Bus_Util = 0.001544 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0111133
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29784 n_nop=29738 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002686
n_activity=224 dram_eff=0.3571
bk0: 12a 29660i bk1: 12a 29649i bk2: 0a 29781i bk3: 0a 29783i bk4: 0a 29783i bk5: 0a 29783i bk6: 0a 29784i bk7: 0a 29784i bk8: 0a 29784i bk9: 0a 29784i bk10: 0a 29784i bk11: 0a 29784i bk12: 0a 29785i bk13: 0a 29785i bk14: 0a 29785i bk15: 0a 29786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002686 
total_CMD = 29784 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 29609 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 29784 
n_nop = 29738 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000201 
CoL_Bus_Util = 0.001343 
Either_Row_CoL_Bus_Util = 0.001544 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0113148
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29784 n_nop=29750 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002149
n_activity=120 dram_eff=0.5333
bk0: 8a 29690i bk1: 8a 29680i bk2: 0a 29782i bk3: 0a 29784i bk4: 0a 29784i bk5: 0a 29784i bk6: 0a 29784i bk7: 0a 29784i bk8: 0a 29784i bk9: 0a 29784i bk10: 0a 29784i bk11: 0a 29784i bk12: 0a 29784i bk13: 0a 29784i bk14: 0a 29784i bk15: 0a 29785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002149 
total_CMD = 29784 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 29673 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 29784 
n_nop = 29750 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.001074 
Either_Row_CoL_Bus_Util = 0.001142 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0111469
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29784 n_nop=29750 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002149
n_activity=120 dram_eff=0.5333
bk0: 8a 29690i bk1: 8a 29680i bk2: 0a 29782i bk3: 0a 29784i bk4: 0a 29784i bk5: 0a 29784i bk6: 0a 29784i bk7: 0a 29784i bk8: 0a 29784i bk9: 0a 29784i bk10: 0a 29784i bk11: 0a 29784i bk12: 0a 29784i bk13: 0a 29784i bk14: 0a 29784i bk15: 0a 29785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002149 
total_CMD = 29784 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 29673 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 29784 
n_nop = 29750 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.001074 
Either_Row_CoL_Bus_Util = 0.001142 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0113484
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29784 n_nop=29750 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002149
n_activity=120 dram_eff=0.5333
bk0: 8a 29690i bk1: 8a 29680i bk2: 0a 29782i bk3: 0a 29784i bk4: 0a 29784i bk5: 0a 29784i bk6: 0a 29784i bk7: 0a 29784i bk8: 0a 29784i bk9: 0a 29784i bk10: 0a 29784i bk11: 0a 29784i bk12: 0a 29784i bk13: 0a 29784i bk14: 0a 29784i bk15: 0a 29785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002149 
total_CMD = 29784 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 29673 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 29784 
n_nop = 29750 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.001074 
Either_Row_CoL_Bus_Util = 0.001142 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0111805

========= L2 cache stats =========
L2_cache_bank[0]: Access = 300, Miss = 4, Miss_rate = 0.013, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 284, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 280, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 284, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 280, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 280, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 280, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 284, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 276, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 276, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 264, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 264, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 264, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 264, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 264, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 264, Miss = 2, Miss_rate = 0.008, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 4408
L2_total_cache_misses = 43
L2_total_cache_miss_rate = 0.0098
L2_total_cache_pending_hits = 65
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1216
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2944
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 124
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 30
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1216
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3008
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 164
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7536
icnt_total_pkts_simt_to_mem=8376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.0294
	minimum = 6
	maximum = 38
Network latency average = 12.8456
	minimum = 6
	maximum = 38
Slowest packet = 8617
Flit latency average = 12.425
	minimum = 6
	maximum = 36
Slowest flit = 15443
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00643787
	minimum = 0 (at node 0)
	maximum = 0.0402367 (at node 12)
Accepted packet rate average = 0.00643787
	minimum = 0 (at node 0)
	maximum = 0.0402367 (at node 12)
Injected flit rate average = 0.0132544
	minimum = 0 (at node 0)
	maximum = 0.0781065 (at node 12)
Accepted flit rate average= 0.0132544
	minimum = 0 (at node 0)
	maximum = 0.087574 (at node 12)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.6808 (19 samples)
	minimum = 6 (19 samples)
	maximum = 48.4211 (19 samples)
Network latency average = 12.2696 (19 samples)
	minimum = 6 (19 samples)
	maximum = 48.4211 (19 samples)
Flit latency average = 12.1612 (19 samples)
	minimum = 6 (19 samples)
	maximum = 46.4211 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.00943183 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.0589489 (19 samples)
Accepted packet rate average = 0.00943183 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.0589489 (19 samples)
Injected flit rate average = 0.0170401 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.112089 (19 samples)
Accepted flit rate average = 0.0170401 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.100912 (19 samples)
Injected packet size average = 1.80666 (19 samples)
Accepted packet size average = 1.80666 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 144640 (inst/sec)
gpgpu_simulation_rate = 4789 (cycle/sec)
gpgpu_silicon_slowdown = 335560x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed2033e4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z24transposeNoBankConflictsPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z24transposeNoBankConflictsPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z24transposeNoBankConflictsPfS_ii'
Destroy streams for kernel 20: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 20 
gpu_sim_cycle = 846
gpu_sim_insn = 35840
gpu_ipc =      42.3641
gpu_tot_sim_cycle = 20003
gpu_tot_sim_insn = 614400
gpu_tot_ipc =      30.7154
gpu_tot_issued_cta = 80
gpu_occupancy = 12.0808% 
gpu_tot_occupancy = 11.7870% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 80
partiton_level_parallism =       0.1608
partiton_level_parallism_total  =       0.2272
partiton_level_parallism_util =       1.9155
partiton_level_parallism_util_total  =       2.4483
L2_BW  =       8.2667 GB/Sec
L2_BW_total  =      11.6818 GB/Sec
gpu_total_sim_rate=122880

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9984
	L1I_total_cache_misses = 1376
	L1I_total_cache_miss_rate = 0.1378
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2432
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.2105
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1920
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8608
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1376
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1204
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2432
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9984

Total_core_cache_fail_stats:
ctas_completed 80, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
125, 124, 124, 125, 125, 125, 125, 125, 
gpgpu_n_tot_thrd_icount = 622592
gpgpu_n_tot_w_icount = 19456
gpgpu_n_stall_shd_mem = 9486
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1280
gpgpu_n_mem_write_global = 3072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 20480
gpgpu_n_store_insn = 20480
gpgpu_n_shmem_insn = 24576
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 77824
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1152
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3072
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1386	W0_Idle:96861	W0_Scoreboard:41685	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19456
single_issue_nums: WS0:8594	WS1:8594	
dual_issue_nums: WS0:567	WS1:567	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10240 {8:1280,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 155648 {40:2048,72:1024,}
traffic_breakdown_coretomem[INST_ACC_R] = 1376 {8:172,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92160 {72:1280,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 24576 {8:3072,}
traffic_breakdown_memtocore[INST_ACC_R] = 23392 {136:172,}
maxmflatency = 310 
max_icnt2mem_latency = 27 
maxmrqlatency = 50 
max_icnt2sh_latency = 72 
averagemflatency = 158 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 13 
mrq_lat_table:27 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4311 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1223 	3321 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3465 	443 	453 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 107/27 = 3.962963
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 172
min_bank_accesses = 0!
chip skew: 28/16 = 1.75
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1981      2084    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2142      2061    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2133      2105    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2161      2092    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2170      2152    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2742      2682    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2759      2735    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2763      2739    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31099 n_nop=31047 n_act=5 n_pre=3 n_ref_event=0 n_req=15 n_rd=12 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00283
n_activity=265 dram_eff=0.3321
bk0: 16a 30945i bk1: 12a 30963i bk2: 0a 31096i bk3: 0a 31099i bk4: 0a 31099i bk5: 0a 31099i bk6: 0a 31099i bk7: 0a 31099i bk8: 0a 31099i bk9: 0a 31099i bk10: 0a 31099i bk11: 0a 31099i bk12: 0a 31099i bk13: 0a 31099i bk14: 0a 31099i bk15: 0a 31100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.603659
Bank_Level_Parallism_Ready = 1.311111
write_to_read_ratio_blp_rw_average = 0.371951
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002830 
total_CMD = 31099 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 24 
Idle = 30903 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 31099 
n_nop = 31047 
Read = 12 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 15 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 44 
Row_Bus_Util =  0.000257 
CoL_Bus_Util = 0.001415 
Either_Row_CoL_Bus_Util = 0.001672 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0147593
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31099 n_nop=31053 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002572
n_activity=225 dram_eff=0.3556
bk0: 12a 30975i bk1: 12a 30963i bk2: 0a 31096i bk3: 0a 31098i bk4: 0a 31098i bk5: 0a 31098i bk6: 0a 31099i bk7: 0a 31099i bk8: 0a 31099i bk9: 0a 31099i bk10: 0a 31099i bk11: 0a 31099i bk12: 0a 31100i bk13: 0a 31100i bk14: 0a 31100i bk15: 0a 31101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002572 
total_CMD = 31099 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 30923 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 31099 
n_nop = 31053 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000193 
CoL_Bus_Util = 0.001286 
Either_Row_CoL_Bus_Util = 0.001479 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0109007
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31099 n_nop=31053 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002572
n_activity=224 dram_eff=0.3571
bk0: 12a 30975i bk1: 12a 30964i bk2: 0a 31096i bk3: 0a 31098i bk4: 0a 31098i bk5: 0a 31098i bk6: 0a 31099i bk7: 0a 31099i bk8: 0a 31099i bk9: 0a 31099i bk10: 0a 31099i bk11: 0a 31099i bk12: 0a 31100i bk13: 0a 31100i bk14: 0a 31100i bk15: 0a 31101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002572 
total_CMD = 31099 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 30924 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 31099 
n_nop = 31053 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000193 
CoL_Bus_Util = 0.001286 
Either_Row_CoL_Bus_Util = 0.001479 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0108042
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31099 n_nop=31053 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002572
n_activity=224 dram_eff=0.3571
bk0: 12a 30975i bk1: 12a 30964i bk2: 0a 31096i bk3: 0a 31098i bk4: 0a 31098i bk5: 0a 31098i bk6: 0a 31099i bk7: 0a 31099i bk8: 0a 31099i bk9: 0a 31099i bk10: 0a 31099i bk11: 0a 31099i bk12: 0a 31100i bk13: 0a 31100i bk14: 0a 31100i bk15: 0a 31101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002572 
total_CMD = 31099 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 30924 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 31099 
n_nop = 31053 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000193 
CoL_Bus_Util = 0.001286 
Either_Row_CoL_Bus_Util = 0.001479 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0106434
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31099 n_nop=31053 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002572
n_activity=224 dram_eff=0.3571
bk0: 12a 30975i bk1: 12a 30964i bk2: 0a 31096i bk3: 0a 31098i bk4: 0a 31098i bk5: 0a 31098i bk6: 0a 31099i bk7: 0a 31099i bk8: 0a 31099i bk9: 0a 31099i bk10: 0a 31099i bk11: 0a 31099i bk12: 0a 31100i bk13: 0a 31100i bk14: 0a 31100i bk15: 0a 31101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002572 
total_CMD = 31099 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 30924 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 31099 
n_nop = 31053 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000193 
CoL_Bus_Util = 0.001286 
Either_Row_CoL_Bus_Util = 0.001479 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0108364
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31099 n_nop=31065 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002058
n_activity=120 dram_eff=0.5333
bk0: 8a 31005i bk1: 8a 30995i bk2: 0a 31097i bk3: 0a 31099i bk4: 0a 31099i bk5: 0a 31099i bk6: 0a 31099i bk7: 0a 31099i bk8: 0a 31099i bk9: 0a 31099i bk10: 0a 31099i bk11: 0a 31099i bk12: 0a 31099i bk13: 0a 31099i bk14: 0a 31099i bk15: 0a 31100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002058 
total_CMD = 31099 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 30988 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 31099 
n_nop = 31065 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.001029 
Either_Row_CoL_Bus_Util = 0.001093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0106756
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31099 n_nop=31065 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002058
n_activity=120 dram_eff=0.5333
bk0: 8a 31005i bk1: 8a 30995i bk2: 0a 31097i bk3: 0a 31099i bk4: 0a 31099i bk5: 0a 31099i bk6: 0a 31099i bk7: 0a 31099i bk8: 0a 31099i bk9: 0a 31099i bk10: 0a 31099i bk11: 0a 31099i bk12: 0a 31099i bk13: 0a 31099i bk14: 0a 31099i bk15: 0a 31100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002058 
total_CMD = 31099 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 30988 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 31099 
n_nop = 31065 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.001029 
Either_Row_CoL_Bus_Util = 0.001093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0108685
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=31099 n_nop=31065 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002058
n_activity=120 dram_eff=0.5333
bk0: 8a 31005i bk1: 8a 30995i bk2: 0a 31097i bk3: 0a 31099i bk4: 0a 31099i bk5: 0a 31099i bk6: 0a 31099i bk7: 0a 31099i bk8: 0a 31099i bk9: 0a 31099i bk10: 0a 31099i bk11: 0a 31099i bk12: 0a 31099i bk13: 0a 31099i bk14: 0a 31099i bk15: 0a 31100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002058 
total_CMD = 31099 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 30988 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 31099 
n_nop = 31065 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.001029 
Either_Row_CoL_Bus_Util = 0.001093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0107077

========= L2 cache stats =========
L2_cache_bank[0]: Access = 308, Miss = 4, Miss_rate = 0.013, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 292, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 288, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 292, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 288, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 288, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 288, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 292, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 288, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 288, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 272, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 272, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 272, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 272, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 272, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 272, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 4544
L2_total_cache_misses = 43
L2_total_cache_miss_rate = 0.0095
L2_total_cache_pending_hits = 65
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3008
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 132
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 30
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1280
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3072
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 172
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7832
icnt_total_pkts_simt_to_mem=8640
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.0294
	minimum = 6
	maximum = 62
Network latency average = 13.0074
	minimum = 6
	maximum = 62
Slowest packet = 8891
Flit latency average = 12.725
	minimum = 6
	maximum = 60
Slowest flit = 16009
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00643026
	minimum = 0 (at node 0)
	maximum = 0.0401891 (at node 16)
Accepted packet rate average = 0.00643026
	minimum = 0 (at node 0)
	maximum = 0.0401891 (at node 16)
Injected flit rate average = 0.0132388
	minimum = 0 (at node 0)
	maximum = 0.0780142 (at node 16)
Accepted flit rate average= 0.0132388
	minimum = 0 (at node 0)
	maximum = 0.0874704 (at node 16)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.6982 (20 samples)
	minimum = 6 (20 samples)
	maximum = 49.1 (20 samples)
Network latency average = 12.3064 (20 samples)
	minimum = 6 (20 samples)
	maximum = 49.1 (20 samples)
Flit latency average = 12.1894 (20 samples)
	minimum = 6 (20 samples)
	maximum = 47.1 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.00928175 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.0580109 (20 samples)
Accepted packet rate average = 0.00928175 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.0580109 (20 samples)
Injected flit rate average = 0.01685 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.110385 (20 samples)
Accepted flit rate average = 0.01685 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.10024 (20 samples)
Injected packet size average = 1.81539 (20 samples)
Accepted packet size average = 1.81539 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 122880 (inst/sec)
gpgpu_simulation_rate = 4000 (cycle/sec)
gpgpu_silicon_slowdown = 401750x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose optimized         , Throughput = 0.0000 GB/s, Time = 333.33334 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed2038b2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22transposeCoarseGrainedPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z22transposeCoarseGrainedPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22transposeCoarseGrainedPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z22transposeCoarseGrainedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z22transposeCoarseGrainedPfS_ii'
Destroy streams for kernel 21: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 21 
gpu_sim_cycle = 1361
gpu_sim_insn = 32768
gpu_ipc =      24.0764
gpu_tot_sim_cycle = 21364
gpu_tot_sim_insn = 647168
gpu_tot_ipc =      30.2925
gpu_tot_issued_cta = 84
gpu_occupancy = 12.2389% 
gpu_tot_occupancy = 11.8159% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 104
partiton_level_parallism =       0.1029
partiton_level_parallism_total  =       0.2192
partiton_level_parallism_util =       2.1212
partiton_level_parallism_util_total  =       2.4370
L2_BW  =       5.2898 GB/Sec
L2_BW_total  =      11.2746 GB/Sec
gpu_total_sim_rate=129433

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10496
	L1I_total_cache_misses = 1472
	L1I_total_cache_miss_rate = 0.1402
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2560
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.2000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9024
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1472
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1288
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10496

Total_core_cache_fail_stats:
ctas_completed 84, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
159, 158, 158, 159, 159, 159, 160, 159, 
gpgpu_n_tot_thrd_icount = 655360
gpgpu_n_tot_w_icount = 20480
gpgpu_n_stall_shd_mem = 9741
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1344
gpgpu_n_mem_write_global = 3136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 21504
gpgpu_n_store_insn = 21504
gpgpu_n_shmem_insn = 26624
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 81920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1216
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3136
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1464	W0_Idle:104853	W0_Scoreboard:43475	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:20480
single_issue_nums: WS0:9034	WS1:9042	
dual_issue_nums: WS0:603	WS1:599	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10752 {8:1344,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 160256 {40:2048,72:1088,}
traffic_breakdown_coretomem[INST_ACC_R] = 1472 {8:184,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 96768 {72:1344,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25088 {8:3136,}
traffic_breakdown_memtocore[INST_ACC_R] = 25024 {136:184,}
maxmflatency = 310 
max_icnt2mem_latency = 27 
maxmrqlatency = 50 
max_icnt2sh_latency = 72 
averagemflatency = 158 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 13 
mrq_lat_table:30 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4439 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1275 	3409 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3541 	476 	472 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 110/30 = 3.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 184
min_bank_accesses = 0!
chip skew: 32/16 = 2.00
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1740      2143    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2202      2119    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2195      2167    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2223      2154    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2233      2217    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2823      2764    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2838      2814    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2278      2260    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33215 n_nop=33157 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00289
n_activity=317 dram_eff=0.3028
bk0: 20a 33031i bk1: 12a 33078i bk2: 0a 33211i bk3: 0a 33214i bk4: 0a 33214i bk5: 0a 33214i bk6: 0a 33215i bk7: 0a 33215i bk8: 0a 33215i bk9: 0a 33215i bk10: 0a 33215i bk11: 0a 33215i bk12: 0a 33216i bk13: 0a 33216i bk14: 0a 33216i bk15: 0a 33217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.502242
Bank_Level_Parallism_Col = 1.543956
Bank_Level_Parallism_Ready = 1.285714
write_to_read_ratio_blp_rw_average = 0.335165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002890 
total_CMD = 33215 
util_bw = 96 
Wasted_Col = 96 
Wasted_Row = 36 
Idle = 32987 

BW Util Bottlenecks: 
RCDc_limit = 49 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 33215 
n_nop = 33157 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000301 
CoL_Bus_Util = 0.001445 
Either_Row_CoL_Bus_Util = 0.001746 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0138191
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33215 n_nop=33169 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002409
n_activity=225 dram_eff=0.3556
bk0: 12a 33091i bk1: 12a 33079i bk2: 0a 33212i bk3: 0a 33214i bk4: 0a 33214i bk5: 0a 33214i bk6: 0a 33215i bk7: 0a 33215i bk8: 0a 33215i bk9: 0a 33215i bk10: 0a 33215i bk11: 0a 33215i bk12: 0a 33216i bk13: 0a 33216i bk14: 0a 33216i bk15: 0a 33217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002409 
total_CMD = 33215 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 33039 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 33215 
n_nop = 33169 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000181 
CoL_Bus_Util = 0.001204 
Either_Row_CoL_Bus_Util = 0.001385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0102062
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33215 n_nop=33169 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002409
n_activity=224 dram_eff=0.3571
bk0: 12a 33091i bk1: 12a 33080i bk2: 0a 33212i bk3: 0a 33214i bk4: 0a 33214i bk5: 0a 33214i bk6: 0a 33215i bk7: 0a 33215i bk8: 0a 33215i bk9: 0a 33215i bk10: 0a 33215i bk11: 0a 33215i bk12: 0a 33216i bk13: 0a 33216i bk14: 0a 33216i bk15: 0a 33217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002409 
total_CMD = 33215 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 33040 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 33215 
n_nop = 33169 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000181 
CoL_Bus_Util = 0.001204 
Either_Row_CoL_Bus_Util = 0.001385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0101159
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33215 n_nop=33169 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002409
n_activity=224 dram_eff=0.3571
bk0: 12a 33091i bk1: 12a 33080i bk2: 0a 33212i bk3: 0a 33214i bk4: 0a 33214i bk5: 0a 33214i bk6: 0a 33215i bk7: 0a 33215i bk8: 0a 33215i bk9: 0a 33215i bk10: 0a 33215i bk11: 0a 33215i bk12: 0a 33216i bk13: 0a 33216i bk14: 0a 33216i bk15: 0a 33217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002409 
total_CMD = 33215 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 33040 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 33215 
n_nop = 33169 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000181 
CoL_Bus_Util = 0.001204 
Either_Row_CoL_Bus_Util = 0.001385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00996538
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33215 n_nop=33169 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002409
n_activity=224 dram_eff=0.3571
bk0: 12a 33091i bk1: 12a 33080i bk2: 0a 33212i bk3: 0a 33214i bk4: 0a 33214i bk5: 0a 33214i bk6: 0a 33215i bk7: 0a 33215i bk8: 0a 33215i bk9: 0a 33215i bk10: 0a 33215i bk11: 0a 33215i bk12: 0a 33216i bk13: 0a 33216i bk14: 0a 33216i bk15: 0a 33217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002409 
total_CMD = 33215 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 33040 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 33215 
n_nop = 33169 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000181 
CoL_Bus_Util = 0.001204 
Either_Row_CoL_Bus_Util = 0.001385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.010146
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33215 n_nop=33181 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001927
n_activity=120 dram_eff=0.5333
bk0: 8a 33121i bk1: 8a 33111i bk2: 0a 33213i bk3: 0a 33215i bk4: 0a 33215i bk5: 0a 33215i bk6: 0a 33215i bk7: 0a 33215i bk8: 0a 33215i bk9: 0a 33215i bk10: 0a 33215i bk11: 0a 33215i bk12: 0a 33215i bk13: 0a 33215i bk14: 0a 33215i bk15: 0a 33216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001927 
total_CMD = 33215 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 33104 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 33215 
n_nop = 33181 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000963 
Either_Row_CoL_Bus_Util = 0.001024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00999548
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33215 n_nop=33181 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001927
n_activity=120 dram_eff=0.5333
bk0: 8a 33121i bk1: 8a 33111i bk2: 0a 33213i bk3: 0a 33215i bk4: 0a 33215i bk5: 0a 33215i bk6: 0a 33215i bk7: 0a 33215i bk8: 0a 33215i bk9: 0a 33215i bk10: 0a 33215i bk11: 0a 33215i bk12: 0a 33215i bk13: 0a 33215i bk14: 0a 33215i bk15: 0a 33216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001927 
total_CMD = 33215 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 33104 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 33215 
n_nop = 33181 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000963 
Either_Row_CoL_Bus_Util = 0.001024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0101761
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33215 n_nop=33169 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002409
n_activity=224 dram_eff=0.3571
bk0: 12a 33091i bk1: 12a 33080i bk2: 0a 33212i bk3: 0a 33214i bk4: 0a 33214i bk5: 0a 33214i bk6: 0a 33215i bk7: 0a 33215i bk8: 0a 33215i bk9: 0a 33215i bk10: 0a 33215i bk11: 0a 33215i bk12: 0a 33216i bk13: 0a 33216i bk14: 0a 33216i bk15: 0a 33217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002409 
total_CMD = 33215 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 33040 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 33215 
n_nop = 33169 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000181 
CoL_Bus_Util = 0.001204 
Either_Row_CoL_Bus_Util = 0.001385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0100256

========= L2 cache stats =========
L2_cache_bank[0]: Access = 320, Miss = 5, Miss_rate = 0.016, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 300, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 296, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 300, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 296, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 296, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 296, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 300, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 296, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 296, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 280, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 280, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 280, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 280, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 284, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 284, Miss = 3, Miss_rate = 0.011, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 4684
L2_total_cache_misses = 46
L2_total_cache_miss_rate = 0.0098
L2_total_cache_pending_hits = 74
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1344
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 132
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 39
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1344
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 184
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=8148
icnt_total_pkts_simt_to_mem=8908
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.1464
	minimum = 6
	maximum = 46
Network latency average = 13.0393
	minimum = 6
	maximum = 45
Slowest packet = 9213
Flit latency average = 12.6918
	minimum = 6
	maximum = 43
Slowest flit = 16719
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00411462
	minimum = 0 (at node 4)
	maximum = 0.0257164 (at node 0)
Accepted packet rate average = 0.00411462
	minimum = 0 (at node 4)
	maximum = 0.0257164 (at node 0)
Injected flit rate average = 0.00858193
	minimum = 0 (at node 4)
	maximum = 0.0492285 (at node 0)
Accepted flit rate average= 0.00858193
	minimum = 0 (at node 4)
	maximum = 0.0580456 (at node 0)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.7196 (21 samples)
	minimum = 6 (21 samples)
	maximum = 48.9524 (21 samples)
Network latency average = 12.3413 (21 samples)
	minimum = 6 (21 samples)
	maximum = 48.9048 (21 samples)
Flit latency average = 12.2134 (21 samples)
	minimum = 6 (21 samples)
	maximum = 46.9048 (21 samples)
Fragmentation average = 0 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0 (21 samples)
Injected packet rate average = 0.0090357 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.0564731 (21 samples)
Accepted packet rate average = 0.0090357 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.0564731 (21 samples)
Injected flit rate average = 0.0164563 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.107473 (21 samples)
Accepted flit rate average = 0.0164563 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.0982311 (21 samples)
Injected packet size average = 1.82125 (21 samples)
Accepted packet size average = 1.82125 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 129433 (inst/sec)
gpgpu_simulation_rate = 4272 (cycle/sec)
gpgpu_silicon_slowdown = 376170x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed2038b2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z22transposeCoarseGrainedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z22transposeCoarseGrainedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z22transposeCoarseGrainedPfS_ii'
Destroy streams for kernel 22: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 22 
gpu_sim_cycle = 974
gpu_sim_insn = 32768
gpu_ipc =      33.6427
gpu_tot_sim_cycle = 22338
gpu_tot_sim_insn = 679936
gpu_tot_ipc =      30.4385
gpu_tot_issued_cta = 88
gpu_occupancy = 12.1366% 
gpu_tot_occupancy = 11.8299% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 104
partiton_level_parallism =       0.1437
partiton_level_parallism_total  =       0.2160
partiton_level_parallism_util =       1.8667
partiton_level_parallism_util_total  =       2.4156
L2_BW  =       7.3915 GB/Sec
L2_BW_total  =      11.1053 GB/Sec
gpu_total_sim_rate=135987

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11008
	L1I_total_cache_misses = 1568
	L1I_total_cache_miss_rate = 0.1424
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2688
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.1905
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2176
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9440
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1568
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1372
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2688
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11008

Total_core_cache_fail_stats:
ctas_completed 88, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
159, 158, 158, 159, 159, 159, 160, 159, 
gpgpu_n_tot_thrd_icount = 688128
gpgpu_n_tot_w_icount = 21504
gpgpu_n_stall_shd_mem = 9993
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1408
gpgpu_n_mem_write_global = 3200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 22528
gpgpu_n_store_insn = 22528
gpgpu_n_shmem_insn = 28672
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 86016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1280
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3200
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1556	W0_Idle:109745	W0_Scoreboard:45243	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21504
single_issue_nums: WS0:9482	WS1:9490	
dual_issue_nums: WS0:635	WS1:631	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11264 {8:1408,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 164864 {40:2048,72:1152,}
traffic_breakdown_coretomem[INST_ACC_R] = 1568 {8:196,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 101376 {72:1408,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25600 {8:3200,}
traffic_breakdown_memtocore[INST_ACC_R] = 26656 {136:196,}
maxmflatency = 310 
max_icnt2mem_latency = 27 
maxmrqlatency = 50 
max_icnt2sh_latency = 72 
averagemflatency = 158 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 13 
mrq_lat_table:30 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4567 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1327 	3497 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3629 	492 	496 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 110/30 = 3.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 184
min_bank_accesses = 0!
chip skew: 32/16 = 2.00
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1787      2201    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2267      2177    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2262      2227    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2285      2213    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2298      2281    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2909      2840    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2915      2893    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2340      2323    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34729 n_nop=34671 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002764
n_activity=317 dram_eff=0.3028
bk0: 20a 34545i bk1: 12a 34592i bk2: 0a 34725i bk3: 0a 34728i bk4: 0a 34728i bk5: 0a 34728i bk6: 0a 34729i bk7: 0a 34729i bk8: 0a 34729i bk9: 0a 34729i bk10: 0a 34729i bk11: 0a 34729i bk12: 0a 34730i bk13: 0a 34730i bk14: 0a 34730i bk15: 0a 34731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.502242
Bank_Level_Parallism_Col = 1.543956
Bank_Level_Parallism_Ready = 1.285714
write_to_read_ratio_blp_rw_average = 0.335165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002764 
total_CMD = 34729 
util_bw = 96 
Wasted_Col = 96 
Wasted_Row = 36 
Idle = 34501 

BW Util Bottlenecks: 
RCDc_limit = 49 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 34729 
n_nop = 34671 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000288 
CoL_Bus_Util = 0.001382 
Either_Row_CoL_Bus_Util = 0.001670 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0132166
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34729 n_nop=34683 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002304
n_activity=225 dram_eff=0.3556
bk0: 12a 34605i bk1: 12a 34593i bk2: 0a 34726i bk3: 0a 34728i bk4: 0a 34728i bk5: 0a 34728i bk6: 0a 34729i bk7: 0a 34729i bk8: 0a 34729i bk9: 0a 34729i bk10: 0a 34729i bk11: 0a 34729i bk12: 0a 34730i bk13: 0a 34730i bk14: 0a 34730i bk15: 0a 34731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002304 
total_CMD = 34729 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 34553 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 34729 
n_nop = 34683 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.001152 
Either_Row_CoL_Bus_Util = 0.001325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00976129
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34729 n_nop=34683 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002304
n_activity=224 dram_eff=0.3571
bk0: 12a 34605i bk1: 12a 34594i bk2: 0a 34726i bk3: 0a 34728i bk4: 0a 34728i bk5: 0a 34728i bk6: 0a 34729i bk7: 0a 34729i bk8: 0a 34729i bk9: 0a 34729i bk10: 0a 34729i bk11: 0a 34729i bk12: 0a 34730i bk13: 0a 34730i bk14: 0a 34730i bk15: 0a 34731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002304 
total_CMD = 34729 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 34554 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 34729 
n_nop = 34683 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.001152 
Either_Row_CoL_Bus_Util = 0.001325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00967491
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34729 n_nop=34683 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002304
n_activity=224 dram_eff=0.3571
bk0: 12a 34605i bk1: 12a 34594i bk2: 0a 34726i bk3: 0a 34728i bk4: 0a 34728i bk5: 0a 34728i bk6: 0a 34729i bk7: 0a 34729i bk8: 0a 34729i bk9: 0a 34729i bk10: 0a 34729i bk11: 0a 34729i bk12: 0a 34730i bk13: 0a 34730i bk14: 0a 34730i bk15: 0a 34731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002304 
total_CMD = 34729 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 34554 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 34729 
n_nop = 34683 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.001152 
Either_Row_CoL_Bus_Util = 0.001325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00953094
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34729 n_nop=34683 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002304
n_activity=224 dram_eff=0.3571
bk0: 12a 34605i bk1: 12a 34594i bk2: 0a 34726i bk3: 0a 34728i bk4: 0a 34728i bk5: 0a 34728i bk6: 0a 34729i bk7: 0a 34729i bk8: 0a 34729i bk9: 0a 34729i bk10: 0a 34729i bk11: 0a 34729i bk12: 0a 34730i bk13: 0a 34730i bk14: 0a 34730i bk15: 0a 34731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002304 
total_CMD = 34729 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 34554 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 34729 
n_nop = 34683 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.001152 
Either_Row_CoL_Bus_Util = 0.001325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00970371
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34729 n_nop=34695 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001843
n_activity=120 dram_eff=0.5333
bk0: 8a 34635i bk1: 8a 34625i bk2: 0a 34727i bk3: 0a 34729i bk4: 0a 34729i bk5: 0a 34729i bk6: 0a 34729i bk7: 0a 34729i bk8: 0a 34729i bk9: 0a 34729i bk10: 0a 34729i bk11: 0a 34729i bk12: 0a 34729i bk13: 0a 34729i bk14: 0a 34729i bk15: 0a 34730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001843 
total_CMD = 34729 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 34618 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 34729 
n_nop = 34695 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.000921 
Either_Row_CoL_Bus_Util = 0.000979 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00955973
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34729 n_nop=34695 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001843
n_activity=120 dram_eff=0.5333
bk0: 8a 34635i bk1: 8a 34625i bk2: 0a 34727i bk3: 0a 34729i bk4: 0a 34729i bk5: 0a 34729i bk6: 0a 34729i bk7: 0a 34729i bk8: 0a 34729i bk9: 0a 34729i bk10: 0a 34729i bk11: 0a 34729i bk12: 0a 34729i bk13: 0a 34729i bk14: 0a 34729i bk15: 0a 34730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001843 
total_CMD = 34729 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 34618 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 34729 
n_nop = 34695 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.000921 
Either_Row_CoL_Bus_Util = 0.000979 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0097325
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34729 n_nop=34683 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002304
n_activity=224 dram_eff=0.3571
bk0: 12a 34605i bk1: 12a 34594i bk2: 0a 34726i bk3: 0a 34728i bk4: 0a 34728i bk5: 0a 34728i bk6: 0a 34729i bk7: 0a 34729i bk8: 0a 34729i bk9: 0a 34729i bk10: 0a 34729i bk11: 0a 34729i bk12: 0a 34730i bk13: 0a 34730i bk14: 0a 34730i bk15: 0a 34731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002304 
total_CMD = 34729 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 34554 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 34729 
n_nop = 34683 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000173 
CoL_Bus_Util = 0.001152 
Either_Row_CoL_Bus_Util = 0.001325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00958853

========= L2 cache stats =========
L2_cache_bank[0]: Access = 332, Miss = 5, Miss_rate = 0.015, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 308, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 304, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 308, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 304, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 304, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 304, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 308, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 304, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 304, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 288, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 288, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 288, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 288, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 296, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 296, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 4824
L2_total_cache_misses = 46
L2_total_cache_miss_rate = 0.0095
L2_total_cache_pending_hits = 74
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1408
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 144
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 39
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1408
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 196
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=8464
icnt_total_pkts_simt_to_mem=9176
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.8286
	minimum = 6
	maximum = 46
Network latency average = 12.7643
	minimum = 6
	maximum = 46
Slowest packet = 9476
Flit latency average = 12.2705
	minimum = 6
	maximum = 44
Slowest flit = 17252
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00574949
	minimum = 0 (at node 0)
	maximum = 0.0359343 (at node 4)
Accepted packet rate average = 0.00574949
	minimum = 0 (at node 0)
	maximum = 0.0359343 (at node 4)
Injected flit rate average = 0.0119918
	minimum = 0 (at node 0)
	maximum = 0.0687885 (at node 4)
Accepted flit rate average= 0.0119918
	minimum = 0 (at node 0)
	maximum = 0.0811088 (at node 4)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.7245 (22 samples)
	minimum = 6 (22 samples)
	maximum = 48.8182 (22 samples)
Network latency average = 12.3606 (22 samples)
	minimum = 6 (22 samples)
	maximum = 48.7727 (22 samples)
Flit latency average = 12.216 (22 samples)
	minimum = 6 (22 samples)
	maximum = 46.7727 (22 samples)
Fragmentation average = 0 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0 (22 samples)
Injected packet rate average = 0.00888632 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.0555395 (22 samples)
Accepted packet rate average = 0.00888632 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.0555395 (22 samples)
Injected flit rate average = 0.0162534 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.105714 (22 samples)
Accepted flit rate average = 0.0162534 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.0974528 (22 samples)
Injected packet size average = 1.82903 (22 samples)
Accepted packet size average = 1.82903 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 135987 (inst/sec)
gpgpu_simulation_rate = 4467 (cycle/sec)
gpgpu_silicon_slowdown = 359749x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed2038b2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z22transposeCoarseGrainedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z22transposeCoarseGrainedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z22transposeCoarseGrainedPfS_ii'
Destroy streams for kernel 23: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 23 
gpu_sim_cycle = 974
gpu_sim_insn = 32768
gpu_ipc =      33.6427
gpu_tot_sim_cycle = 23312
gpu_tot_sim_insn = 712704
gpu_tot_ipc =      30.5724
gpu_tot_issued_cta = 92
gpu_occupancy = 12.1366% 
gpu_tot_occupancy = 11.8427% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 104
partiton_level_parallism =       0.1437
partiton_level_parallism_total  =       0.2129
partiton_level_parallism_util =       1.8667
partiton_level_parallism_util_total  =       2.3958
L2_BW  =       7.3915 GB/Sec
L2_BW_total  =      10.9501 GB/Sec
gpu_total_sim_rate=142540

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11520
	L1I_total_cache_misses = 1664
	L1I_total_cache_miss_rate = 0.1444
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2816
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.1818
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2304
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9856
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1664
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1456
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2816
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11520

Total_core_cache_fail_stats:
ctas_completed 92, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
159, 158, 158, 159, 159, 159, 160, 159, 
gpgpu_n_tot_thrd_icount = 720896
gpgpu_n_tot_w_icount = 22528
gpgpu_n_stall_shd_mem = 10245
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1472
gpgpu_n_mem_write_global = 3264
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 23552
gpgpu_n_store_insn = 23552
gpgpu_n_shmem_insn = 30720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 90112
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1344
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3264
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1640	W0_Idle:114649	W0_Scoreboard:47007	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:22528
single_issue_nums: WS0:9930	WS1:9938	
dual_issue_nums: WS0:667	WS1:663	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11776 {8:1472,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 169472 {40:2048,72:1216,}
traffic_breakdown_coretomem[INST_ACC_R] = 1664 {8:208,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 105984 {72:1472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26112 {8:3264,}
traffic_breakdown_memtocore[INST_ACC_R] = 28288 {136:208,}
maxmflatency = 310 
max_icnt2mem_latency = 27 
maxmrqlatency = 50 
max_icnt2sh_latency = 72 
averagemflatency = 158 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 13 
mrq_lat_table:30 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4695 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1379 	3585 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3709 	528 	504 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 110/30 = 3.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 184
min_bank_accesses = 0!
chip skew: 32/16 = 2.00
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1835      2268    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2337      2235    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2322      2285    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2343      2271    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2359      2343    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2986      2919    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2995      2973    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2405      2388    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36243 n_nop=36185 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002649
n_activity=317 dram_eff=0.3028
bk0: 20a 36059i bk1: 12a 36106i bk2: 0a 36239i bk3: 0a 36242i bk4: 0a 36242i bk5: 0a 36242i bk6: 0a 36243i bk7: 0a 36243i bk8: 0a 36243i bk9: 0a 36243i bk10: 0a 36243i bk11: 0a 36243i bk12: 0a 36244i bk13: 0a 36244i bk14: 0a 36244i bk15: 0a 36245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.502242
Bank_Level_Parallism_Col = 1.543956
Bank_Level_Parallism_Ready = 1.285714
write_to_read_ratio_blp_rw_average = 0.335165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002649 
total_CMD = 36243 
util_bw = 96 
Wasted_Col = 96 
Wasted_Row = 36 
Idle = 36015 

BW Util Bottlenecks: 
RCDc_limit = 49 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 36243 
n_nop = 36185 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000276 
CoL_Bus_Util = 0.001324 
Either_Row_CoL_Bus_Util = 0.001600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0126645
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36243 n_nop=36197 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002207
n_activity=225 dram_eff=0.3556
bk0: 12a 36119i bk1: 12a 36107i bk2: 0a 36240i bk3: 0a 36242i bk4: 0a 36242i bk5: 0a 36242i bk6: 0a 36243i bk7: 0a 36243i bk8: 0a 36243i bk9: 0a 36243i bk10: 0a 36243i bk11: 0a 36243i bk12: 0a 36244i bk13: 0a 36244i bk14: 0a 36244i bk15: 0a 36245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002207 
total_CMD = 36243 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 36067 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 36243 
n_nop = 36197 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.001104 
Either_Row_CoL_Bus_Util = 0.001269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00935353
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36243 n_nop=36197 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002207
n_activity=224 dram_eff=0.3571
bk0: 12a 36119i bk1: 12a 36108i bk2: 0a 36240i bk3: 0a 36242i bk4: 0a 36242i bk5: 0a 36242i bk6: 0a 36243i bk7: 0a 36243i bk8: 0a 36243i bk9: 0a 36243i bk10: 0a 36243i bk11: 0a 36243i bk12: 0a 36244i bk13: 0a 36244i bk14: 0a 36244i bk15: 0a 36245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002207 
total_CMD = 36243 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 36068 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 36243 
n_nop = 36197 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.001104 
Either_Row_CoL_Bus_Util = 0.001269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00927076
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36243 n_nop=36197 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002207
n_activity=224 dram_eff=0.3571
bk0: 12a 36119i bk1: 12a 36108i bk2: 0a 36240i bk3: 0a 36242i bk4: 0a 36242i bk5: 0a 36242i bk6: 0a 36243i bk7: 0a 36243i bk8: 0a 36243i bk9: 0a 36243i bk10: 0a 36243i bk11: 0a 36243i bk12: 0a 36244i bk13: 0a 36244i bk14: 0a 36244i bk15: 0a 36245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002207 
total_CMD = 36243 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 36068 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 36243 
n_nop = 36197 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.001104 
Either_Row_CoL_Bus_Util = 0.001269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0091328
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36243 n_nop=36197 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002207
n_activity=224 dram_eff=0.3571
bk0: 12a 36119i bk1: 12a 36108i bk2: 0a 36240i bk3: 0a 36242i bk4: 0a 36242i bk5: 0a 36242i bk6: 0a 36243i bk7: 0a 36243i bk8: 0a 36243i bk9: 0a 36243i bk10: 0a 36243i bk11: 0a 36243i bk12: 0a 36244i bk13: 0a 36244i bk14: 0a 36244i bk15: 0a 36245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002207 
total_CMD = 36243 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 36068 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 36243 
n_nop = 36197 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.001104 
Either_Row_CoL_Bus_Util = 0.001269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00929835
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36243 n_nop=36209 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001766
n_activity=120 dram_eff=0.5333
bk0: 8a 36149i bk1: 8a 36139i bk2: 0a 36241i bk3: 0a 36243i bk4: 0a 36243i bk5: 0a 36243i bk6: 0a 36243i bk7: 0a 36243i bk8: 0a 36243i bk9: 0a 36243i bk10: 0a 36243i bk11: 0a 36243i bk12: 0a 36243i bk13: 0a 36243i bk14: 0a 36243i bk15: 0a 36244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001766 
total_CMD = 36243 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 36132 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 36243 
n_nop = 36209 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000883 
Either_Row_CoL_Bus_Util = 0.000938 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00916039
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36243 n_nop=36209 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001766
n_activity=120 dram_eff=0.5333
bk0: 8a 36149i bk1: 8a 36139i bk2: 0a 36241i bk3: 0a 36243i bk4: 0a 36243i bk5: 0a 36243i bk6: 0a 36243i bk7: 0a 36243i bk8: 0a 36243i bk9: 0a 36243i bk10: 0a 36243i bk11: 0a 36243i bk12: 0a 36243i bk13: 0a 36243i bk14: 0a 36243i bk15: 0a 36244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001766 
total_CMD = 36243 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 36132 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 36243 
n_nop = 36209 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000883 
Either_Row_CoL_Bus_Util = 0.000938 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00932594
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36243 n_nop=36197 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002207
n_activity=224 dram_eff=0.3571
bk0: 12a 36119i bk1: 12a 36108i bk2: 0a 36240i bk3: 0a 36242i bk4: 0a 36242i bk5: 0a 36242i bk6: 0a 36243i bk7: 0a 36243i bk8: 0a 36243i bk9: 0a 36243i bk10: 0a 36243i bk11: 0a 36243i bk12: 0a 36244i bk13: 0a 36244i bk14: 0a 36244i bk15: 0a 36245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002207 
total_CMD = 36243 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 36068 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 36243 
n_nop = 36197 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.001104 
Either_Row_CoL_Bus_Util = 0.001269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00918798

========= L2 cache stats =========
L2_cache_bank[0]: Access = 344, Miss = 5, Miss_rate = 0.015, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 316, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 312, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 316, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 312, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 312, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 312, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 316, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 312, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 312, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 296, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 296, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 296, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 296, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 308, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 308, Miss = 3, Miss_rate = 0.010, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 4964
L2_total_cache_misses = 46
L2_total_cache_miss_rate = 0.0093
L2_total_cache_pending_hits = 74
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 156
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 39
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1472
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3264
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 208
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8780
icnt_total_pkts_simt_to_mem=9444
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.8286
	minimum = 6
	maximum = 62
Network latency average = 12.8143
	minimum = 6
	maximum = 62
Slowest packet = 9731
Flit latency average = 12.3733
	minimum = 6
	maximum = 60
Slowest flit = 17761
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00574949
	minimum = 0 (at node 0)
	maximum = 0.0359343 (at node 8)
Accepted packet rate average = 0.00574949
	minimum = 0 (at node 0)
	maximum = 0.0359343 (at node 8)
Injected flit rate average = 0.0119918
	minimum = 0 (at node 0)
	maximum = 0.0687885 (at node 8)
Accepted flit rate average= 0.0119918
	minimum = 0 (at node 0)
	maximum = 0.0811088 (at node 8)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.729 (23 samples)
	minimum = 6 (23 samples)
	maximum = 49.3913 (23 samples)
Network latency average = 12.3803 (23 samples)
	minimum = 6 (23 samples)
	maximum = 49.3478 (23 samples)
Flit latency average = 12.2228 (23 samples)
	minimum = 6 (23 samples)
	maximum = 47.3478 (23 samples)
Fragmentation average = 0 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0 (23 samples)
Injected packet rate average = 0.00874994 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.0546871 (23 samples)
Accepted packet rate average = 0.00874994 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.0546871 (23 samples)
Injected flit rate average = 0.0160681 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.104109 (23 samples)
Accepted flit rate average = 0.0160681 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.0967422 (23 samples)
Injected packet size average = 1.83637 (23 samples)
Accepted packet size average = 1.83637 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 142540 (inst/sec)
gpgpu_simulation_rate = 4662 (cycle/sec)
gpgpu_silicon_slowdown = 344701x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed2038b2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z22transposeCoarseGrainedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z22transposeCoarseGrainedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z22transposeCoarseGrainedPfS_ii'
Destroy streams for kernel 24: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 24 
gpu_sim_cycle = 974
gpu_sim_insn = 32768
gpu_ipc =      33.6427
gpu_tot_sim_cycle = 24286
gpu_tot_sim_insn = 745472
gpu_tot_ipc =      30.6955
gpu_tot_issued_cta = 96
gpu_occupancy = 12.1366% 
gpu_tot_occupancy = 11.8545% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 104
partiton_level_parallism =       0.1437
partiton_level_parallism_total  =       0.2102
partiton_level_parallism_util =       1.8667
partiton_level_parallism_util_total  =       2.3773
L2_BW  =       7.3915 GB/Sec
L2_BW_total  =      10.8074 GB/Sec
gpu_total_sim_rate=124245

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12032
	L1I_total_cache_misses = 1760
	L1I_total_cache_miss_rate = 0.1463
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2944
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.1739
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10272
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1760
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1540
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12032

Total_core_cache_fail_stats:
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
159, 158, 158, 159, 159, 159, 160, 159, 
gpgpu_n_tot_thrd_icount = 753664
gpgpu_n_tot_w_icount = 23552
gpgpu_n_stall_shd_mem = 10497
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1536
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 24576
gpgpu_n_store_insn = 24576
gpgpu_n_shmem_insn = 32768
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 94208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1408
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3328
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1724	W0_Idle:119553	W0_Scoreboard:48771	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:23552
single_issue_nums: WS0:10378	WS1:10386	
dual_issue_nums: WS0:699	WS1:695	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12288 {8:1536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 174080 {40:2048,72:1280,}
traffic_breakdown_coretomem[INST_ACC_R] = 1760 {8:220,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 110592 {72:1536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 29920 {136:220,}
maxmflatency = 310 
max_icnt2mem_latency = 27 
maxmrqlatency = 50 
max_icnt2sh_latency = 72 
averagemflatency = 158 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 13 
mrq_lat_table:30 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4823 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1431 	3673 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3789 	564 	512 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 110/30 = 3.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 184
min_bank_accesses = 0!
chip skew: 32/16 = 2.00
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1883      2335    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2407      2293    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2382      2344    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2401      2329    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2420      2405    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3064      2998    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       3074      3054    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2469      2454    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37757 n_nop=37699 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002543
n_activity=317 dram_eff=0.3028
bk0: 20a 37573i bk1: 12a 37620i bk2: 0a 37753i bk3: 0a 37756i bk4: 0a 37756i bk5: 0a 37756i bk6: 0a 37757i bk7: 0a 37757i bk8: 0a 37757i bk9: 0a 37757i bk10: 0a 37757i bk11: 0a 37757i bk12: 0a 37758i bk13: 0a 37758i bk14: 0a 37758i bk15: 0a 37759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.502242
Bank_Level_Parallism_Col = 1.543956
Bank_Level_Parallism_Ready = 1.285714
write_to_read_ratio_blp_rw_average = 0.335165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002543 
total_CMD = 37757 
util_bw = 96 
Wasted_Col = 96 
Wasted_Row = 36 
Idle = 37529 

BW Util Bottlenecks: 
RCDc_limit = 49 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 37757 
n_nop = 37699 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.001271 
Either_Row_CoL_Bus_Util = 0.001536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0121567
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37757 n_nop=37711 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002119
n_activity=225 dram_eff=0.3556
bk0: 12a 37633i bk1: 12a 37621i bk2: 0a 37754i bk3: 0a 37756i bk4: 0a 37756i bk5: 0a 37756i bk6: 0a 37757i bk7: 0a 37757i bk8: 0a 37757i bk9: 0a 37757i bk10: 0a 37757i bk11: 0a 37757i bk12: 0a 37758i bk13: 0a 37758i bk14: 0a 37758i bk15: 0a 37759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002119 
total_CMD = 37757 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 37581 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 37757 
n_nop = 37711 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000159 
CoL_Bus_Util = 0.001059 
Either_Row_CoL_Bus_Util = 0.001218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00897847
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37757 n_nop=37711 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002119
n_activity=224 dram_eff=0.3571
bk0: 12a 37633i bk1: 12a 37622i bk2: 0a 37754i bk3: 0a 37756i bk4: 0a 37756i bk5: 0a 37756i bk6: 0a 37757i bk7: 0a 37757i bk8: 0a 37757i bk9: 0a 37757i bk10: 0a 37757i bk11: 0a 37757i bk12: 0a 37758i bk13: 0a 37758i bk14: 0a 37758i bk15: 0a 37759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002119 
total_CMD = 37757 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 37582 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 37757 
n_nop = 37711 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000159 
CoL_Bus_Util = 0.001059 
Either_Row_CoL_Bus_Util = 0.001218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00889901
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37757 n_nop=37711 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002119
n_activity=224 dram_eff=0.3571
bk0: 12a 37633i bk1: 12a 37622i bk2: 0a 37754i bk3: 0a 37756i bk4: 0a 37756i bk5: 0a 37756i bk6: 0a 37757i bk7: 0a 37757i bk8: 0a 37757i bk9: 0a 37757i bk10: 0a 37757i bk11: 0a 37757i bk12: 0a 37758i bk13: 0a 37758i bk14: 0a 37758i bk15: 0a 37759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002119 
total_CMD = 37757 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 37582 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 37757 
n_nop = 37711 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000159 
CoL_Bus_Util = 0.001059 
Either_Row_CoL_Bus_Util = 0.001218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00876659
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37757 n_nop=37711 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002119
n_activity=224 dram_eff=0.3571
bk0: 12a 37633i bk1: 12a 37622i bk2: 0a 37754i bk3: 0a 37756i bk4: 0a 37756i bk5: 0a 37756i bk6: 0a 37757i bk7: 0a 37757i bk8: 0a 37757i bk9: 0a 37757i bk10: 0a 37757i bk11: 0a 37757i bk12: 0a 37758i bk13: 0a 37758i bk14: 0a 37758i bk15: 0a 37759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002119 
total_CMD = 37757 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 37582 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 37757 
n_nop = 37711 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000159 
CoL_Bus_Util = 0.001059 
Either_Row_CoL_Bus_Util = 0.001218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0089255
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37757 n_nop=37723 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001695
n_activity=120 dram_eff=0.5333
bk0: 8a 37663i bk1: 8a 37653i bk2: 0a 37755i bk3: 0a 37757i bk4: 0a 37757i bk5: 0a 37757i bk6: 0a 37757i bk7: 0a 37757i bk8: 0a 37757i bk9: 0a 37757i bk10: 0a 37757i bk11: 0a 37757i bk12: 0a 37757i bk13: 0a 37757i bk14: 0a 37757i bk15: 0a 37758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001695 
total_CMD = 37757 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 37646 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 37757 
n_nop = 37723 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000848 
Either_Row_CoL_Bus_Util = 0.000900 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00879307
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37757 n_nop=37723 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001695
n_activity=120 dram_eff=0.5333
bk0: 8a 37663i bk1: 8a 37653i bk2: 0a 37755i bk3: 0a 37757i bk4: 0a 37757i bk5: 0a 37757i bk6: 0a 37757i bk7: 0a 37757i bk8: 0a 37757i bk9: 0a 37757i bk10: 0a 37757i bk11: 0a 37757i bk12: 0a 37757i bk13: 0a 37757i bk14: 0a 37757i bk15: 0a 37758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001695 
total_CMD = 37757 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 37646 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 37757 
n_nop = 37723 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000848 
Either_Row_CoL_Bus_Util = 0.000900 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00895198
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37757 n_nop=37711 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002119
n_activity=224 dram_eff=0.3571
bk0: 12a 37633i bk1: 12a 37622i bk2: 0a 37754i bk3: 0a 37756i bk4: 0a 37756i bk5: 0a 37756i bk6: 0a 37757i bk7: 0a 37757i bk8: 0a 37757i bk9: 0a 37757i bk10: 0a 37757i bk11: 0a 37757i bk12: 0a 37758i bk13: 0a 37758i bk14: 0a 37758i bk15: 0a 37759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002119 
total_CMD = 37757 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 37582 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 37757 
n_nop = 37711 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000159 
CoL_Bus_Util = 0.001059 
Either_Row_CoL_Bus_Util = 0.001218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00881956

========= L2 cache stats =========
L2_cache_bank[0]: Access = 356, Miss = 5, Miss_rate = 0.014, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 324, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 320, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 324, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 320, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 320, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 320, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 324, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 320, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 320, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 304, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 304, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 304, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 304, Miss = 2, Miss_rate = 0.007, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 320, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 320, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 5104
L2_total_cache_misses = 46
L2_total_cache_miss_rate = 0.0090
L2_total_cache_pending_hits = 74
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3264
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 168
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 39
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1536
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 220
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9096
icnt_total_pkts_simt_to_mem=9712
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.8286
	minimum = 6
	maximum = 62
Network latency average = 12.8143
	minimum = 6
	maximum = 62
Slowest packet = 10011
Flit latency average = 12.3733
	minimum = 6
	maximum = 60
Slowest flit = 18345
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00574949
	minimum = 0 (at node 0)
	maximum = 0.0359343 (at node 12)
Accepted packet rate average = 0.00574949
	minimum = 0 (at node 0)
	maximum = 0.0359343 (at node 12)
Injected flit rate average = 0.0119918
	minimum = 0 (at node 0)
	maximum = 0.0687885 (at node 12)
Accepted flit rate average= 0.0119918
	minimum = 0 (at node 0)
	maximum = 0.0811088 (at node 12)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.7332 (24 samples)
	minimum = 6 (24 samples)
	maximum = 49.9167 (24 samples)
Network latency average = 12.3984 (24 samples)
	minimum = 6 (24 samples)
	maximum = 49.875 (24 samples)
Flit latency average = 12.2291 (24 samples)
	minimum = 6 (24 samples)
	maximum = 47.875 (24 samples)
Fragmentation average = 0 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0 (24 samples)
Injected packet rate average = 0.00862492 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.0539057 (24 samples)
Accepted packet rate average = 0.00862492 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.0539057 (24 samples)
Injected flit rate average = 0.0158982 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.102637 (24 samples)
Accepted flit rate average = 0.0158982 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.0960908 (24 samples)
Injected packet size average = 1.84329 (24 samples)
Accepted packet size average = 1.84329 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 124245 (inst/sec)
gpgpu_simulation_rate = 4047 (cycle/sec)
gpgpu_silicon_slowdown = 397084x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose coarse-grained    , Throughput = 0.0000 GB/s, Time = 333.33334 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed203718 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z20transposeFineGrainedPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20transposeFineGrainedPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20transposeFineGrainedPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z20transposeFineGrainedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 25 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 25 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 25 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 25 '_Z20transposeFineGrainedPfS_ii'
Destroy streams for kernel 25: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 25 
gpu_sim_cycle = 1229
gpu_sim_insn = 30720
gpu_ipc =      24.9959
gpu_tot_sim_cycle = 25515
gpu_tot_sim_insn = 776192
gpu_tot_ipc =      30.4210
gpu_tot_issued_cta = 100
gpu_occupancy = 12.2126% 
gpu_tot_occupancy = 11.8718% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 120
partiton_level_parallism =       0.1139
partiton_level_parallism_total  =       0.2055
partiton_level_parallism_util =       1.8667
partiton_level_parallism_util_total  =       2.3600
L2_BW  =       5.8579 GB/Sec
L2_BW_total  =      10.5690 GB/Sec
gpu_total_sim_rate=129365

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12512
	L1I_total_cache_misses = 1856
	L1I_total_cache_miss_rate = 0.1483
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3040
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.1684
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2528
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10656
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1856
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1624
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3040
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12512

Total_core_cache_fail_stats:
ctas_completed 100, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
159, 158, 158, 159, 159, 159, 160, 159, 
gpgpu_n_tot_thrd_icount = 784384
gpgpu_n_tot_w_icount = 24512
gpgpu_n_stall_shd_mem = 10749
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1600
gpgpu_n_mem_write_global = 3392
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 25600
gpgpu_n_store_insn = 25600
gpgpu_n_shmem_insn = 34816
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 97280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1472
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3392
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1796	W0_Idle:126621	W0_Scoreboard:50551	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:24512
single_issue_nums: WS0:10730	WS1:10738	
dual_issue_nums: WS0:763	WS1:759	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12800 {8:1600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 178688 {40:2048,72:1344,}
traffic_breakdown_coretomem[INST_ACC_R] = 1856 {8:232,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 115200 {72:1600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 27136 {8:3392,}
traffic_breakdown_memtocore[INST_ACC_R] = 31552 {136:232,}
maxmflatency = 310 
max_icnt2mem_latency = 27 
maxmrqlatency = 50 
max_icnt2sh_latency = 72 
averagemflatency = 158 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 13 
mrq_lat_table:32 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4951 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1483 	3761 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3865 	596 	532 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 112/32 = 3.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 192
min_bank_accesses = 0!
chip skew: 32/16 = 2.00
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1925      2393    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2465      2352    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2443      2406    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2464      2388    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2483      2470    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3145      3080    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2524      2509    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2537      2522    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39668 n_nop=39610 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00242
n_activity=317 dram_eff=0.3028
bk0: 20a 39484i bk1: 12a 39531i bk2: 0a 39664i bk3: 0a 39667i bk4: 0a 39667i bk5: 0a 39667i bk6: 0a 39668i bk7: 0a 39668i bk8: 0a 39668i bk9: 0a 39668i bk10: 0a 39668i bk11: 0a 39668i bk12: 0a 39669i bk13: 0a 39669i bk14: 0a 39669i bk15: 0a 39670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.502242
Bank_Level_Parallism_Col = 1.543956
Bank_Level_Parallism_Ready = 1.285714
write_to_read_ratio_blp_rw_average = 0.335165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002420 
total_CMD = 39668 
util_bw = 96 
Wasted_Col = 96 
Wasted_Row = 36 
Idle = 39440 

BW Util Bottlenecks: 
RCDc_limit = 49 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 39668 
n_nop = 39610 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000252 
CoL_Bus_Util = 0.001210 
Either_Row_CoL_Bus_Util = 0.001462 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.011571
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39668 n_nop=39622 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002017
n_activity=225 dram_eff=0.3556
bk0: 12a 39544i bk1: 12a 39532i bk2: 0a 39665i bk3: 0a 39667i bk4: 0a 39667i bk5: 0a 39667i bk6: 0a 39668i bk7: 0a 39668i bk8: 0a 39668i bk9: 0a 39668i bk10: 0a 39668i bk11: 0a 39668i bk12: 0a 39669i bk13: 0a 39669i bk14: 0a 39669i bk15: 0a 39670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002017 
total_CMD = 39668 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 39492 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 39668 
n_nop = 39622 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000151 
CoL_Bus_Util = 0.001008 
Either_Row_CoL_Bus_Util = 0.001160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00854593
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39668 n_nop=39622 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002017
n_activity=224 dram_eff=0.3571
bk0: 12a 39544i bk1: 12a 39533i bk2: 0a 39665i bk3: 0a 39667i bk4: 0a 39667i bk5: 0a 39667i bk6: 0a 39668i bk7: 0a 39668i bk8: 0a 39668i bk9: 0a 39668i bk10: 0a 39668i bk11: 0a 39668i bk12: 0a 39669i bk13: 0a 39669i bk14: 0a 39669i bk15: 0a 39670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002017 
total_CMD = 39668 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 39493 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 39668 
n_nop = 39622 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000151 
CoL_Bus_Util = 0.001008 
Either_Row_CoL_Bus_Util = 0.001160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0084703
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39668 n_nop=39622 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002017
n_activity=224 dram_eff=0.3571
bk0: 12a 39544i bk1: 12a 39533i bk2: 0a 39665i bk3: 0a 39667i bk4: 0a 39667i bk5: 0a 39667i bk6: 0a 39668i bk7: 0a 39668i bk8: 0a 39668i bk9: 0a 39668i bk10: 0a 39668i bk11: 0a 39668i bk12: 0a 39669i bk13: 0a 39669i bk14: 0a 39669i bk15: 0a 39670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002017 
total_CMD = 39668 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 39493 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 39668 
n_nop = 39622 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000151 
CoL_Bus_Util = 0.001008 
Either_Row_CoL_Bus_Util = 0.001160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00834426
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39668 n_nop=39622 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002017
n_activity=224 dram_eff=0.3571
bk0: 12a 39544i bk1: 12a 39533i bk2: 0a 39665i bk3: 0a 39667i bk4: 0a 39667i bk5: 0a 39667i bk6: 0a 39668i bk7: 0a 39668i bk8: 0a 39668i bk9: 0a 39668i bk10: 0a 39668i bk11: 0a 39668i bk12: 0a 39669i bk13: 0a 39669i bk14: 0a 39669i bk15: 0a 39670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002017 
total_CMD = 39668 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 39493 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 39668 
n_nop = 39622 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000151 
CoL_Bus_Util = 0.001008 
Either_Row_CoL_Bus_Util = 0.001160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00849551
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39668 n_nop=39634 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001613
n_activity=120 dram_eff=0.5333
bk0: 8a 39574i bk1: 8a 39564i bk2: 0a 39666i bk3: 0a 39668i bk4: 0a 39668i bk5: 0a 39668i bk6: 0a 39668i bk7: 0a 39668i bk8: 0a 39668i bk9: 0a 39668i bk10: 0a 39668i bk11: 0a 39668i bk12: 0a 39668i bk13: 0a 39668i bk14: 0a 39668i bk15: 0a 39669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001613 
total_CMD = 39668 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 39557 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 39668 
n_nop = 39634 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.000807 
Either_Row_CoL_Bus_Util = 0.000857 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00836947
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39668 n_nop=39622 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002017
n_activity=224 dram_eff=0.3571
bk0: 12a 39544i bk1: 12a 39533i bk2: 0a 39665i bk3: 0a 39667i bk4: 0a 39667i bk5: 0a 39667i bk6: 0a 39668i bk7: 0a 39668i bk8: 0a 39668i bk9: 0a 39668i bk10: 0a 39668i bk11: 0a 39668i bk12: 0a 39669i bk13: 0a 39669i bk14: 0a 39669i bk15: 0a 39670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002017 
total_CMD = 39668 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 39493 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 39668 
n_nop = 39622 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000151 
CoL_Bus_Util = 0.001008 
Either_Row_CoL_Bus_Util = 0.001160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00852072
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=39668 n_nop=39622 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002017
n_activity=224 dram_eff=0.3571
bk0: 12a 39544i bk1: 12a 39533i bk2: 0a 39665i bk3: 0a 39667i bk4: 0a 39667i bk5: 0a 39667i bk6: 0a 39668i bk7: 0a 39668i bk8: 0a 39668i bk9: 0a 39668i bk10: 0a 39668i bk11: 0a 39668i bk12: 0a 39669i bk13: 0a 39669i bk14: 0a 39669i bk15: 0a 39670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002017 
total_CMD = 39668 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 39493 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 39668 
n_nop = 39622 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000151 
CoL_Bus_Util = 0.001008 
Either_Row_CoL_Bus_Util = 0.001160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00839468

========= L2 cache stats =========
L2_cache_bank[0]: Access = 364, Miss = 5, Miss_rate = 0.014, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 332, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 328, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 332, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 328, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 328, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 328, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 332, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 328, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 328, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 312, Miss = 2, Miss_rate = 0.006, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 312, Miss = 2, Miss_rate = 0.006, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 316, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 316, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 332, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 328, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 5244
L2_total_cache_misses = 48
L2_total_cache_miss_rate = 0.0092
L2_total_cache_pending_hits = 80
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1600
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3328
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 172
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1600
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3392
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 232
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9412
icnt_total_pkts_simt_to_mem=9980
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.9143
	minimum = 6
	maximum = 44
Network latency average = 12.8929
	minimum = 6
	maximum = 44
Slowest packet = 10321
Flit latency average = 12.5068
	minimum = 6
	maximum = 42
Slowest flit = 19019
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00455655
	minimum = 0 (at node 0)
	maximum = 0.0284784 (at node 16)
Accepted packet rate average = 0.00455655
	minimum = 0 (at node 0)
	maximum = 0.0284784 (at node 16)
Injected flit rate average = 0.00950366
	minimum = 0 (at node 0)
	maximum = 0.0545159 (at node 16)
Accepted flit rate average= 0.00950366
	minimum = 0 (at node 0)
	maximum = 0.0642799 (at node 16)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.7404 (25 samples)
	minimum = 6 (25 samples)
	maximum = 49.68 (25 samples)
Network latency average = 12.4182 (25 samples)
	minimum = 6 (25 samples)
	maximum = 49.64 (25 samples)
Flit latency average = 12.2402 (25 samples)
	minimum = 6 (25 samples)
	maximum = 47.64 (25 samples)
Fragmentation average = 0 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0 (25 samples)
Injected packet rate average = 0.00846218 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.0528887 (25 samples)
Accepted packet rate average = 0.00846218 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.0528887 (25 samples)
Injected flit rate average = 0.0156425 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.100712 (25 samples)
Accepted flit rate average = 0.0156425 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.0948183 (25 samples)
Injected packet size average = 1.84851 (25 samples)
Accepted packet size average = 1.84851 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 129365 (inst/sec)
gpgpu_simulation_rate = 4252 (cycle/sec)
gpgpu_silicon_slowdown = 377939x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed203718 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20transposeFineGrainedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z20transposeFineGrainedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z20transposeFineGrainedPfS_ii'
Destroy streams for kernel 26: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 26 
gpu_sim_cycle = 841
gpu_sim_insn = 30720
gpu_ipc =      36.5279
gpu_tot_sim_cycle = 26356
gpu_tot_sim_insn = 806912
gpu_tot_ipc =      30.6159
gpu_tot_issued_cta = 104
gpu_occupancy = 12.0739% 
gpu_tot_occupancy = 11.8782% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 120
partiton_level_parallism =       0.1617
partiton_level_parallism_total  =       0.2041
partiton_level_parallism_util =       1.6190
partiton_level_parallism_util_total  =       2.3330
L2_BW  =       8.3159 GB/Sec
L2_BW_total  =      10.4971 GB/Sec
gpu_total_sim_rate=134485

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12992
	L1I_total_cache_misses = 1920
	L1I_total_cache_miss_rate = 0.1478
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3136
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.1633
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2624
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11072
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1920
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1680
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3136
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12992

Total_core_cache_fail_stats:
ctas_completed 104, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
193, 192, 192, 193, 193, 193, 194, 193, 
gpgpu_n_tot_thrd_icount = 815104
gpgpu_n_tot_w_icount = 25472
gpgpu_n_stall_shd_mem = 11005
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1664
gpgpu_n_mem_write_global = 3456
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 26624
gpgpu_n_store_insn = 26624
gpgpu_n_shmem_insn = 36864
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 100352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1536
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1879	W0_Idle:130501	W0_Scoreboard:52386	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25472
single_issue_nums: WS0:11082	WS1:11090	
dual_issue_nums: WS0:827	WS1:823	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13312 {8:1664,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 183296 {40:2048,72:1408,}
traffic_breakdown_coretomem[INST_ACC_R] = 1920 {8:240,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 119808 {72:1664,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 27648 {8:3456,}
traffic_breakdown_memtocore[INST_ACC_R] = 32640 {136:240,}
maxmflatency = 310 
max_icnt2mem_latency = 27 
maxmrqlatency = 50 
max_icnt2sh_latency = 72 
averagemflatency = 158 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 13 
mrq_lat_table:32 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5079 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1531 	3849 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3954 	605 	562 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 112/32 = 3.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 192
min_bank_accesses = 0!
chip skew: 32/16 = 2.00
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       1970      2451    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2526      2409    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2508      2465    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2529      2446    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2548      2530    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3227      3161    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2591      2577    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2605      2583    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40975 n_nop=40917 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002343
n_activity=317 dram_eff=0.3028
bk0: 20a 40791i bk1: 12a 40838i bk2: 0a 40971i bk3: 0a 40974i bk4: 0a 40974i bk5: 0a 40974i bk6: 0a 40975i bk7: 0a 40975i bk8: 0a 40975i bk9: 0a 40975i bk10: 0a 40975i bk11: 0a 40975i bk12: 0a 40976i bk13: 0a 40976i bk14: 0a 40976i bk15: 0a 40977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.502242
Bank_Level_Parallism_Col = 1.543956
Bank_Level_Parallism_Ready = 1.285714
write_to_read_ratio_blp_rw_average = 0.335165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002343 
total_CMD = 40975 
util_bw = 96 
Wasted_Col = 96 
Wasted_Row = 36 
Idle = 40747 

BW Util Bottlenecks: 
RCDc_limit = 49 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 40975 
n_nop = 40917 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000244 
CoL_Bus_Util = 0.001171 
Either_Row_CoL_Bus_Util = 0.001415 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.011202
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40975 n_nop=40929 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001952
n_activity=225 dram_eff=0.3556
bk0: 12a 40851i bk1: 12a 40839i bk2: 0a 40972i bk3: 0a 40974i bk4: 0a 40974i bk5: 0a 40974i bk6: 0a 40975i bk7: 0a 40975i bk8: 0a 40975i bk9: 0a 40975i bk10: 0a 40975i bk11: 0a 40975i bk12: 0a 40976i bk13: 0a 40976i bk14: 0a 40976i bk15: 0a 40977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001952 
total_CMD = 40975 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 40799 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 40975 
n_nop = 40929 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.000976 
Either_Row_CoL_Bus_Util = 0.001123 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00827334
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40975 n_nop=40929 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001952
n_activity=224 dram_eff=0.3571
bk0: 12a 40851i bk1: 12a 40840i bk2: 0a 40972i bk3: 0a 40974i bk4: 0a 40974i bk5: 0a 40974i bk6: 0a 40975i bk7: 0a 40975i bk8: 0a 40975i bk9: 0a 40975i bk10: 0a 40975i bk11: 0a 40975i bk12: 0a 40976i bk13: 0a 40976i bk14: 0a 40976i bk15: 0a 40977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001952 
total_CMD = 40975 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 40800 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 40975 
n_nop = 40929 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.000976 
Either_Row_CoL_Bus_Util = 0.001123 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00820012
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40975 n_nop=40929 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001952
n_activity=224 dram_eff=0.3571
bk0: 12a 40851i bk1: 12a 40840i bk2: 0a 40972i bk3: 0a 40974i bk4: 0a 40974i bk5: 0a 40974i bk6: 0a 40975i bk7: 0a 40975i bk8: 0a 40975i bk9: 0a 40975i bk10: 0a 40975i bk11: 0a 40975i bk12: 0a 40976i bk13: 0a 40976i bk14: 0a 40976i bk15: 0a 40977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001952 
total_CMD = 40975 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 40800 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 40975 
n_nop = 40929 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.000976 
Either_Row_CoL_Bus_Util = 0.001123 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0080781
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40975 n_nop=40929 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001952
n_activity=224 dram_eff=0.3571
bk0: 12a 40851i bk1: 12a 40840i bk2: 0a 40972i bk3: 0a 40974i bk4: 0a 40974i bk5: 0a 40974i bk6: 0a 40975i bk7: 0a 40975i bk8: 0a 40975i bk9: 0a 40975i bk10: 0a 40975i bk11: 0a 40975i bk12: 0a 40976i bk13: 0a 40976i bk14: 0a 40976i bk15: 0a 40977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001952 
total_CMD = 40975 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 40800 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 40975 
n_nop = 40929 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.000976 
Either_Row_CoL_Bus_Util = 0.001123 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00822453
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40975 n_nop=40941 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001562
n_activity=120 dram_eff=0.5333
bk0: 8a 40881i bk1: 8a 40871i bk2: 0a 40973i bk3: 0a 40975i bk4: 0a 40975i bk5: 0a 40975i bk6: 0a 40975i bk7: 0a 40975i bk8: 0a 40975i bk9: 0a 40975i bk10: 0a 40975i bk11: 0a 40975i bk12: 0a 40975i bk13: 0a 40975i bk14: 0a 40975i bk15: 0a 40976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001562 
total_CMD = 40975 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 40864 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 40975 
n_nop = 40941 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.000781 
Either_Row_CoL_Bus_Util = 0.000830 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0081025
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40975 n_nop=40929 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001952
n_activity=224 dram_eff=0.3571
bk0: 12a 40851i bk1: 12a 40840i bk2: 0a 40972i bk3: 0a 40974i bk4: 0a 40974i bk5: 0a 40974i bk6: 0a 40975i bk7: 0a 40975i bk8: 0a 40975i bk9: 0a 40975i bk10: 0a 40975i bk11: 0a 40975i bk12: 0a 40976i bk13: 0a 40976i bk14: 0a 40976i bk15: 0a 40977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001952 
total_CMD = 40975 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 40800 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 40975 
n_nop = 40929 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.000976 
Either_Row_CoL_Bus_Util = 0.001123 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00824893
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40975 n_nop=40929 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001952
n_activity=224 dram_eff=0.3571
bk0: 12a 40851i bk1: 12a 40840i bk2: 0a 40972i bk3: 0a 40974i bk4: 0a 40974i bk5: 0a 40974i bk6: 0a 40975i bk7: 0a 40975i bk8: 0a 40975i bk9: 0a 40975i bk10: 0a 40975i bk11: 0a 40975i bk12: 0a 40976i bk13: 0a 40976i bk14: 0a 40976i bk15: 0a 40977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001952 
total_CMD = 40975 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 40800 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 40975 
n_nop = 40929 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.000976 
Either_Row_CoL_Bus_Util = 0.001123 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00812691

========= L2 cache stats =========
L2_cache_bank[0]: Access = 372, Miss = 5, Miss_rate = 0.013, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 340, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 336, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 340, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 336, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 336, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 336, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 340, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 336, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 336, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 320, Miss = 2, Miss_rate = 0.006, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 320, Miss = 2, Miss_rate = 0.006, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 328, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 328, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 340, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 336, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 5380
L2_total_cache_misses = 48
L2_total_cache_miss_rate = 0.0089
L2_total_cache_pending_hits = 80
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3392
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 180
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1664
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3456
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 240
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9708
icnt_total_pkts_simt_to_mem=10244
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.1912
	minimum = 6
	maximum = 47
Network latency average = 13.1875
	minimum = 6
	maximum = 47
Slowest packet = 10610
Flit latency average = 12.9214
	minimum = 6
	maximum = 45
Slowest flit = 19630
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00646849
	minimum = 0 (at node 4)
	maximum = 0.0404281 (at node 0)
Accepted packet rate average = 0.00646849
	minimum = 0 (at node 4)
	maximum = 0.0404281 (at node 0)
Injected flit rate average = 0.0133175
	minimum = 0 (at node 4)
	maximum = 0.078478 (at node 0)
Accepted flit rate average= 0.0133175
	minimum = 0 (at node 4)
	maximum = 0.0879905 (at node 0)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.7578 (26 samples)
	minimum = 6 (26 samples)
	maximum = 49.5769 (26 samples)
Network latency average = 12.4477 (26 samples)
	minimum = 6 (26 samples)
	maximum = 49.5385 (26 samples)
Flit latency average = 12.2664 (26 samples)
	minimum = 6 (26 samples)
	maximum = 47.5385 (26 samples)
Fragmentation average = 0 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0 (26 samples)
Injected packet rate average = 0.0083855 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.0524094 (26 samples)
Accepted packet rate average = 0.0083855 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.0524094 (26 samples)
Injected flit rate average = 0.015553 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.0998572 (26 samples)
Accepted flit rate average = 0.015553 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.0945557 (26 samples)
Injected packet size average = 1.85475 (26 samples)
Accepted packet size average = 1.85475 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 134485 (inst/sec)
gpgpu_simulation_rate = 4392 (cycle/sec)
gpgpu_silicon_slowdown = 365892x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed203718 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20transposeFineGrainedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z20transposeFineGrainedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z20transposeFineGrainedPfS_ii'
Destroy streams for kernel 27: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 27 
gpu_sim_cycle = 831
gpu_sim_insn = 30720
gpu_ipc =      36.9675
gpu_tot_sim_cycle = 27187
gpu_tot_sim_insn = 837632
gpu_tot_ipc =      30.8100
gpu_tot_issued_cta = 108
gpu_occupancy = 12.0732% 
gpu_tot_occupancy = 11.8842% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 120
partiton_level_parallism =       0.1637
partiton_level_parallism_total  =       0.2029
partiton_level_parallism_util =       1.9155
partiton_level_parallism_util_total  =       2.3206
L2_BW  =       8.4160 GB/Sec
L2_BW_total  =      10.4335 GB/Sec
gpu_total_sim_rate=139605

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13472
	L1I_total_cache_misses = 1984
	L1I_total_cache_miss_rate = 0.1473
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3232
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.1584
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2720
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11488
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1984
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1736
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13472

Total_core_cache_fail_stats:
ctas_completed 108, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
193, 192, 192, 193, 193, 193, 194, 193, 
gpgpu_n_tot_thrd_icount = 845824
gpgpu_n_tot_w_icount = 26432
gpgpu_n_stall_shd_mem = 11249
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1728
gpgpu_n_mem_write_global = 3520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 27648
gpgpu_n_store_insn = 27648
gpgpu_n_shmem_insn = 38912
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 103424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1600
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3520
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1959	W0_Idle:134293	W0_Scoreboard:54250	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26432
single_issue_nums: WS0:11434	WS1:11442	
dual_issue_nums: WS0:891	WS1:887	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13824 {8:1728,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 187904 {40:2048,72:1472,}
traffic_breakdown_coretomem[INST_ACC_R] = 1984 {8:248,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 124416 {72:1728,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 28160 {8:3520,}
traffic_breakdown_memtocore[INST_ACC_R] = 33728 {136:248,}
maxmflatency = 310 
max_icnt2mem_latency = 27 
maxmrqlatency = 50 
max_icnt2sh_latency = 72 
averagemflatency = 158 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 13 
mrq_lat_table:32 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5207 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1583 	3933 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4038 	625 	586 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 112/32 = 3.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 192
min_bank_accesses = 0!
chip skew: 32/16 = 2.00
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       2013      2508    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2587      2465    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2571      2524    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2591      2509    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2614      2590    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3309      3236    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2657      2643    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2672      2651    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42267 n_nop=42209 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002271
n_activity=317 dram_eff=0.3028
bk0: 20a 42083i bk1: 12a 42130i bk2: 0a 42263i bk3: 0a 42266i bk4: 0a 42266i bk5: 0a 42266i bk6: 0a 42267i bk7: 0a 42267i bk8: 0a 42267i bk9: 0a 42267i bk10: 0a 42267i bk11: 0a 42267i bk12: 0a 42268i bk13: 0a 42268i bk14: 0a 42268i bk15: 0a 42269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.502242
Bank_Level_Parallism_Col = 1.543956
Bank_Level_Parallism_Ready = 1.285714
write_to_read_ratio_blp_rw_average = 0.335165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002271 
total_CMD = 42267 
util_bw = 96 
Wasted_Col = 96 
Wasted_Row = 36 
Idle = 42039 

BW Util Bottlenecks: 
RCDc_limit = 49 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 42267 
n_nop = 42209 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000237 
CoL_Bus_Util = 0.001136 
Either_Row_CoL_Bus_Util = 0.001372 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0108595
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42267 n_nop=42221 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001893
n_activity=225 dram_eff=0.3556
bk0: 12a 42143i bk1: 12a 42131i bk2: 0a 42264i bk3: 0a 42266i bk4: 0a 42266i bk5: 0a 42266i bk6: 0a 42267i bk7: 0a 42267i bk8: 0a 42267i bk9: 0a 42267i bk10: 0a 42267i bk11: 0a 42267i bk12: 0a 42268i bk13: 0a 42268i bk14: 0a 42268i bk15: 0a 42269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001893 
total_CMD = 42267 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 42091 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 42267 
n_nop = 42221 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000946 
Either_Row_CoL_Bus_Util = 0.001088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00802044
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42267 n_nop=42221 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001893
n_activity=224 dram_eff=0.3571
bk0: 12a 42143i bk1: 12a 42132i bk2: 0a 42264i bk3: 0a 42266i bk4: 0a 42266i bk5: 0a 42266i bk6: 0a 42267i bk7: 0a 42267i bk8: 0a 42267i bk9: 0a 42267i bk10: 0a 42267i bk11: 0a 42267i bk12: 0a 42268i bk13: 0a 42268i bk14: 0a 42268i bk15: 0a 42269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001893 
total_CMD = 42267 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 42092 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 42267 
n_nop = 42221 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000946 
Either_Row_CoL_Bus_Util = 0.001088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00794946
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42267 n_nop=42221 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001893
n_activity=224 dram_eff=0.3571
bk0: 12a 42143i bk1: 12a 42132i bk2: 0a 42264i bk3: 0a 42266i bk4: 0a 42266i bk5: 0a 42266i bk6: 0a 42267i bk7: 0a 42267i bk8: 0a 42267i bk9: 0a 42267i bk10: 0a 42267i bk11: 0a 42267i bk12: 0a 42268i bk13: 0a 42268i bk14: 0a 42268i bk15: 0a 42269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001893 
total_CMD = 42267 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 42092 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 42267 
n_nop = 42221 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000946 
Either_Row_CoL_Bus_Util = 0.001088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00783117
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42267 n_nop=42221 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001893
n_activity=224 dram_eff=0.3571
bk0: 12a 42143i bk1: 12a 42132i bk2: 0a 42264i bk3: 0a 42266i bk4: 0a 42266i bk5: 0a 42266i bk6: 0a 42267i bk7: 0a 42267i bk8: 0a 42267i bk9: 0a 42267i bk10: 0a 42267i bk11: 0a 42267i bk12: 0a 42268i bk13: 0a 42268i bk14: 0a 42268i bk15: 0a 42269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001893 
total_CMD = 42267 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 42092 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 42267 
n_nop = 42221 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000946 
Either_Row_CoL_Bus_Util = 0.001088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00797312
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42267 n_nop=42233 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001514
n_activity=120 dram_eff=0.5333
bk0: 8a 42173i bk1: 8a 42163i bk2: 0a 42265i bk3: 0a 42267i bk4: 0a 42267i bk5: 0a 42267i bk6: 0a 42267i bk7: 0a 42267i bk8: 0a 42267i bk9: 0a 42267i bk10: 0a 42267i bk11: 0a 42267i bk12: 0a 42267i bk13: 0a 42267i bk14: 0a 42267i bk15: 0a 42268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001514 
total_CMD = 42267 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 42156 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 42267 
n_nop = 42233 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000757 
Either_Row_CoL_Bus_Util = 0.000804 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00785483
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42267 n_nop=42221 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001893
n_activity=224 dram_eff=0.3571
bk0: 12a 42143i bk1: 12a 42132i bk2: 0a 42264i bk3: 0a 42266i bk4: 0a 42266i bk5: 0a 42266i bk6: 0a 42267i bk7: 0a 42267i bk8: 0a 42267i bk9: 0a 42267i bk10: 0a 42267i bk11: 0a 42267i bk12: 0a 42268i bk13: 0a 42268i bk14: 0a 42268i bk15: 0a 42269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001893 
total_CMD = 42267 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 42092 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 42267 
n_nop = 42221 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000946 
Either_Row_CoL_Bus_Util = 0.001088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00799678
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42267 n_nop=42221 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001893
n_activity=224 dram_eff=0.3571
bk0: 12a 42143i bk1: 12a 42132i bk2: 0a 42264i bk3: 0a 42266i bk4: 0a 42266i bk5: 0a 42266i bk6: 0a 42267i bk7: 0a 42267i bk8: 0a 42267i bk9: 0a 42267i bk10: 0a 42267i bk11: 0a 42267i bk12: 0a 42268i bk13: 0a 42268i bk14: 0a 42268i bk15: 0a 42269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001893 
total_CMD = 42267 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 42092 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 42267 
n_nop = 42221 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000946 
Either_Row_CoL_Bus_Util = 0.001088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00787849

========= L2 cache stats =========
L2_cache_bank[0]: Access = 380, Miss = 5, Miss_rate = 0.013, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 348, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 344, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 348, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 344, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 344, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 344, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 348, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 344, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 344, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 328, Miss = 2, Miss_rate = 0.006, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 328, Miss = 2, Miss_rate = 0.006, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 340, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 340, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 348, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 344, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 5516
L2_total_cache_misses = 48
L2_total_cache_miss_rate = 0.0087
L2_total_cache_pending_hits = 80
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1728
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3456
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 188
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1728
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3520
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 248
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=10004
icnt_total_pkts_simt_to_mem=10508
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.9706
	minimum = 6
	maximum = 40
Network latency average = 12.9706
	minimum = 6
	maximum = 40
Slowest packet = 10881
Flit latency average = 12.6429
	minimum = 6
	maximum = 38
Slowest flit = 20187
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00654633
	minimum = 0 (at node 0)
	maximum = 0.0409146 (at node 4)
Accepted packet rate average = 0.00654633
	minimum = 0 (at node 0)
	maximum = 0.0409146 (at node 4)
Injected flit rate average = 0.0134777
	minimum = 0 (at node 0)
	maximum = 0.0794224 (at node 4)
Accepted flit rate average= 0.0134777
	minimum = 0 (at node 0)
	maximum = 0.0890493 (at node 4)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.7657 (27 samples)
	minimum = 6 (27 samples)
	maximum = 49.2222 (27 samples)
Network latency average = 12.4671 (27 samples)
	minimum = 6 (27 samples)
	maximum = 49.1852 (27 samples)
Flit latency average = 12.2803 (27 samples)
	minimum = 6 (27 samples)
	maximum = 47.1852 (27 samples)
Fragmentation average = 0 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0 (27 samples)
Injected packet rate average = 0.00831739 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.0519837 (27 samples)
Accepted packet rate average = 0.00831739 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.0519837 (27 samples)
Injected flit rate average = 0.0154762 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.0991003 (27 samples)
Accepted flit rate average = 0.0154762 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.0943518 (27 samples)
Injected packet size average = 1.8607 (27 samples)
Accepted packet size average = 1.8607 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 139605 (inst/sec)
gpgpu_simulation_rate = 4531 (cycle/sec)
gpgpu_silicon_slowdown = 354667x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed203718 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20transposeFineGrainedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z20transposeFineGrainedPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z20transposeFineGrainedPfS_ii'
Destroy streams for kernel 28: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 28 
gpu_sim_cycle = 830
gpu_sim_insn = 30720
gpu_ipc =      37.0120
gpu_tot_sim_cycle = 28017
gpu_tot_sim_insn = 868352
gpu_tot_ipc =      30.9938
gpu_tot_issued_cta = 112
gpu_occupancy = 12.0726% 
gpu_tot_occupancy = 11.8897% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 120
partiton_level_parallism =       0.1639
partiton_level_parallism_total  =       0.2017
partiton_level_parallism_util =       1.9155
partiton_level_parallism_util_total  =       2.3088
L2_BW  =       8.4261 GB/Sec
L2_BW_total  =      10.3740 GB/Sec
gpu_total_sim_rate=124050

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13952
	L1I_total_cache_misses = 2048
	L1I_total_cache_miss_rate = 0.1468
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3328
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.1538
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11904
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2048
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1792
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3328
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13952

Total_core_cache_fail_stats:
ctas_completed 112, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
193, 192, 192, 193, 193, 193, 194, 193, 
gpgpu_n_tot_thrd_icount = 876544
gpgpu_n_tot_w_icount = 27392
gpgpu_n_stall_shd_mem = 11485
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1792
gpgpu_n_mem_write_global = 3584
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 28672
gpgpu_n_store_insn = 28672
gpgpu_n_shmem_insn = 40960
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 106496
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1664
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3584
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2043	W0_Idle:138137	W0_Scoreboard:56050	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:27392
single_issue_nums: WS0:11786	WS1:11794	
dual_issue_nums: WS0:955	WS1:951	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14336 {8:1792,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 192512 {40:2048,72:1536,}
traffic_breakdown_coretomem[INST_ACC_R] = 2048 {8:256,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 129024 {72:1792,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 28672 {8:3584,}
traffic_breakdown_memtocore[INST_ACC_R] = 34816 {136:256,}
maxmflatency = 310 
max_icnt2mem_latency = 27 
maxmrqlatency = 50 
max_icnt2sh_latency = 72 
averagemflatency = 158 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 14 
mrq_lat_table:32 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5335 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1639 	4013 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4114 	665 	598 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 112/32 = 3.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 192
min_bank_accesses = 0!
chip skew: 32/16 = 2.00
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       2055      2564    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2654      2533    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2631      2585    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2651      2566    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2676      2654    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3388      3316    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2721      2709    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2738      2718    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43557 n_nop=43499 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002204
n_activity=317 dram_eff=0.3028
bk0: 20a 43373i bk1: 12a 43420i bk2: 0a 43553i bk3: 0a 43556i bk4: 0a 43556i bk5: 0a 43556i bk6: 0a 43557i bk7: 0a 43557i bk8: 0a 43557i bk9: 0a 43557i bk10: 0a 43557i bk11: 0a 43557i bk12: 0a 43558i bk13: 0a 43558i bk14: 0a 43558i bk15: 0a 43559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.502242
Bank_Level_Parallism_Col = 1.543956
Bank_Level_Parallism_Ready = 1.285714
write_to_read_ratio_blp_rw_average = 0.335165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002204 
total_CMD = 43557 
util_bw = 96 
Wasted_Col = 96 
Wasted_Row = 36 
Idle = 43329 

BW Util Bottlenecks: 
RCDc_limit = 49 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 43557 
n_nop = 43499 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000230 
CoL_Bus_Util = 0.001102 
Either_Row_CoL_Bus_Util = 0.001332 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0105379
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43557 n_nop=43511 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001837
n_activity=225 dram_eff=0.3556
bk0: 12a 43433i bk1: 12a 43421i bk2: 0a 43554i bk3: 0a 43556i bk4: 0a 43556i bk5: 0a 43556i bk6: 0a 43557i bk7: 0a 43557i bk8: 0a 43557i bk9: 0a 43557i bk10: 0a 43557i bk11: 0a 43557i bk12: 0a 43558i bk13: 0a 43558i bk14: 0a 43558i bk15: 0a 43559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001837 
total_CMD = 43557 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 43381 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 43557 
n_nop = 43511 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.000918 
Either_Row_CoL_Bus_Util = 0.001056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00778291
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43557 n_nop=43511 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001837
n_activity=224 dram_eff=0.3571
bk0: 12a 43433i bk1: 12a 43422i bk2: 0a 43554i bk3: 0a 43556i bk4: 0a 43556i bk5: 0a 43556i bk6: 0a 43557i bk7: 0a 43557i bk8: 0a 43557i bk9: 0a 43557i bk10: 0a 43557i bk11: 0a 43557i bk12: 0a 43558i bk13: 0a 43558i bk14: 0a 43558i bk15: 0a 43559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001837 
total_CMD = 43557 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 43382 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 43557 
n_nop = 43511 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.000918 
Either_Row_CoL_Bus_Util = 0.001056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00771403
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43557 n_nop=43511 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001837
n_activity=224 dram_eff=0.3571
bk0: 12a 43433i bk1: 12a 43422i bk2: 0a 43554i bk3: 0a 43556i bk4: 0a 43556i bk5: 0a 43556i bk6: 0a 43557i bk7: 0a 43557i bk8: 0a 43557i bk9: 0a 43557i bk10: 0a 43557i bk11: 0a 43557i bk12: 0a 43558i bk13: 0a 43558i bk14: 0a 43558i bk15: 0a 43559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001837 
total_CMD = 43557 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 43382 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 43557 
n_nop = 43511 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.000918 
Either_Row_CoL_Bus_Util = 0.001056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00759924
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43557 n_nop=43511 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001837
n_activity=224 dram_eff=0.3571
bk0: 12a 43433i bk1: 12a 43422i bk2: 0a 43554i bk3: 0a 43556i bk4: 0a 43556i bk5: 0a 43556i bk6: 0a 43557i bk7: 0a 43557i bk8: 0a 43557i bk9: 0a 43557i bk10: 0a 43557i bk11: 0a 43557i bk12: 0a 43558i bk13: 0a 43558i bk14: 0a 43558i bk15: 0a 43559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001837 
total_CMD = 43557 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 43382 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 43557 
n_nop = 43511 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.000918 
Either_Row_CoL_Bus_Util = 0.001056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00773699
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43557 n_nop=43523 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=0 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001469
n_activity=120 dram_eff=0.5333
bk0: 8a 43463i bk1: 8a 43453i bk2: 0a 43555i bk3: 0a 43557i bk4: 0a 43557i bk5: 0a 43557i bk6: 0a 43557i bk7: 0a 43557i bk8: 0a 43557i bk9: 0a 43557i bk10: 0a 43557i bk11: 0a 43557i bk12: 0a 43557i bk13: 0a 43557i bk14: 0a 43557i bk15: 0a 43558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.909091
Bank_Level_Parallism_Col = 1.908257
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.550459
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001469 
total_CMD = 43557 
util_bw = 64 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 43446 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 43557 
n_nop = 43523 
Read = 0 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.000735 
Either_Row_CoL_Bus_Util = 0.000781 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0076222
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43557 n_nop=43511 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001837
n_activity=224 dram_eff=0.3571
bk0: 12a 43433i bk1: 12a 43422i bk2: 0a 43554i bk3: 0a 43556i bk4: 0a 43556i bk5: 0a 43556i bk6: 0a 43557i bk7: 0a 43557i bk8: 0a 43557i bk9: 0a 43557i bk10: 0a 43557i bk11: 0a 43557i bk12: 0a 43558i bk13: 0a 43558i bk14: 0a 43558i bk15: 0a 43559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001837 
total_CMD = 43557 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 43382 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 43557 
n_nop = 43511 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.000918 
Either_Row_CoL_Bus_Util = 0.001056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00775995
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43557 n_nop=43511 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001837
n_activity=224 dram_eff=0.3571
bk0: 12a 43433i bk1: 12a 43422i bk2: 0a 43554i bk3: 0a 43556i bk4: 0a 43556i bk5: 0a 43556i bk6: 0a 43557i bk7: 0a 43557i bk8: 0a 43557i bk9: 0a 43557i bk10: 0a 43557i bk11: 0a 43557i bk12: 0a 43558i bk13: 0a 43558i bk14: 0a 43558i bk15: 0a 43559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001837 
total_CMD = 43557 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 43382 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 43557 
n_nop = 43511 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.000918 
Either_Row_CoL_Bus_Util = 0.001056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00764515

========= L2 cache stats =========
L2_cache_bank[0]: Access = 388, Miss = 5, Miss_rate = 0.013, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 356, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 352, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 356, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 352, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 352, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 352, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 356, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 352, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 352, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 336, Miss = 2, Miss_rate = 0.006, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 336, Miss = 2, Miss_rate = 0.006, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 352, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 352, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 356, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 352, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 5652
L2_total_cache_misses = 48
L2_total_cache_miss_rate = 0.0085
L2_total_cache_pending_hits = 80
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3520
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 196
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1792
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3584
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 256
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=10300
icnt_total_pkts_simt_to_mem=10772
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.8824
	minimum = 6
	maximum = 52
Network latency average = 13.0221
	minimum = 6
	maximum = 52
Slowest packet = 11127
Flit latency average = 12.75
	minimum = 6
	maximum = 50
Slowest flit = 20669
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00655422
	minimum = 0 (at node 0)
	maximum = 0.0409639 (at node 8)
Accepted packet rate average = 0.00655422
	minimum = 0 (at node 0)
	maximum = 0.0409639 (at node 8)
Injected flit rate average = 0.013494
	minimum = 0 (at node 0)
	maximum = 0.0795181 (at node 8)
Accepted flit rate average= 0.013494
	minimum = 0 (at node 0)
	maximum = 0.0891566 (at node 8)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.7698 (28 samples)
	minimum = 6 (28 samples)
	maximum = 49.3214 (28 samples)
Network latency average = 12.4869 (28 samples)
	minimum = 6 (28 samples)
	maximum = 49.2857 (28 samples)
Flit latency average = 12.2971 (28 samples)
	minimum = 6 (28 samples)
	maximum = 47.2857 (28 samples)
Fragmentation average = 0 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0 (28 samples)
Injected packet rate average = 0.00825442 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.0515901 (28 samples)
Accepted packet rate average = 0.00825442 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.0515901 (28 samples)
Injected flit rate average = 0.0154054 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.098401 (28 samples)
Accepted flit rate average = 0.0154054 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.0941662 (28 samples)
Injected packet size average = 1.86632 (28 samples)
Accepted packet size average = 1.86632 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 124050 (inst/sec)
gpgpu_simulation_rate = 4002 (cycle/sec)
gpgpu_silicon_slowdown = 401549x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose fine-grained      , Throughput = 0.0000 GB/s, Time = 333.33334 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed20357e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z17transposeDiagonalPfS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x500 (transpose.1.sm_30.ptx:280) @%p1 bra BB5_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (transpose.1.sm_30.ptx:295) cvta.to.global.u64 %rd4, %rd3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x508 (transpose.1.sm_30.ptx:281) bra.uni BB5_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x520 (transpose.1.sm_30.ptx:288) mad.lo.s32 %r15, %r3, %r2, %r34;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x518 (transpose.1.sm_30.ptx:285) bra.uni BB5_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (transpose.1.sm_30.ptx:295) cvta.to.global.u64 %rd4, %rd3;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17transposeDiagonalPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17transposeDiagonalPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z17transposeDiagonalPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 29 '_Z17transposeDiagonalPfS_ii'
Destroy streams for kernel 29: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 29 
gpu_sim_cycle = 1430
gpu_sim_insn = 41984
gpu_ipc =      29.3594
gpu_tot_sim_cycle = 29447
gpu_tot_sim_insn = 910336
gpu_tot_ipc =      30.9144
gpu_tot_issued_cta = 116
gpu_occupancy = 12.2533% 
gpu_tot_occupancy = 11.9075% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 136
partiton_level_parallism =       0.0979
partiton_level_parallism_total  =       0.1967
partiton_level_parallism_util =       1.8667
partiton_level_parallism_util_total  =       2.2957
L2_BW  =       5.0345 GB/Sec
L2_BW_total  =      10.1147 GB/Sec
gpu_total_sim_rate=130048

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14656
	L1I_total_cache_misses = 2144
	L1I_total_cache_miss_rate = 0.1463
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3456
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.1481
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2944
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12512
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2144
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1876
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14656

Total_core_cache_fail_stats:
ctas_completed 116, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
193, 192, 192, 193, 193, 193, 194, 193, 
gpgpu_n_tot_thrd_icount = 918528
gpgpu_n_tot_w_icount = 28704
gpgpu_n_stall_shd_mem = 11737
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1856
gpgpu_n_mem_write_global = 3648
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 29696
gpgpu_n_store_insn = 29696
gpgpu_n_shmem_insn = 43008
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 110592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1728
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3648
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2139	W0_Idle:144861	W0_Scoreboard:59374	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28704
single_issue_nums: WS0:12346	WS1:12354	
dual_issue_nums: WS0:1003	WS1:999	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14848 {8:1856,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 197120 {40:2048,72:1600,}
traffic_breakdown_coretomem[INST_ACC_R] = 2144 {8:268,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 133632 {72:1856,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 29184 {8:3648,}
traffic_breakdown_memtocore[INST_ACC_R] = 36448 {136:268,}
maxmflatency = 310 
max_icnt2mem_latency = 27 
maxmrqlatency = 50 
max_icnt2sh_latency = 72 
averagemflatency = 158 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 13 
mrq_lat_table:34 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5463 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1691 	4101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4210 	665 	630 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 114/34 = 3.352941
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 200
min_bank_accesses = 0!
chip skew: 32/24 = 1.33
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       2100      2621    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2720      2592    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2696      2643    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2718      2626    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2743      2714    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2777      2714    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2789      2770    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2803      2777    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45781 n_nop=45723 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002097
n_activity=317 dram_eff=0.3028
bk0: 20a 45597i bk1: 12a 45644i bk2: 0a 45777i bk3: 0a 45780i bk4: 0a 45780i bk5: 0a 45780i bk6: 0a 45781i bk7: 0a 45781i bk8: 0a 45781i bk9: 0a 45781i bk10: 0a 45781i bk11: 0a 45781i bk12: 0a 45782i bk13: 0a 45782i bk14: 0a 45782i bk15: 0a 45783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.502242
Bank_Level_Parallism_Col = 1.543956
Bank_Level_Parallism_Ready = 1.285714
write_to_read_ratio_blp_rw_average = 0.335165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002097 
total_CMD = 45781 
util_bw = 96 
Wasted_Col = 96 
Wasted_Row = 36 
Idle = 45553 

BW Util Bottlenecks: 
RCDc_limit = 49 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 45781 
n_nop = 45723 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000218 
CoL_Bus_Util = 0.001048 
Either_Row_CoL_Bus_Util = 0.001267 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.010026
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45781 n_nop=45735 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001747
n_activity=225 dram_eff=0.3556
bk0: 12a 45657i bk1: 12a 45645i bk2: 0a 45778i bk3: 0a 45780i bk4: 0a 45780i bk5: 0a 45780i bk6: 0a 45781i bk7: 0a 45781i bk8: 0a 45781i bk9: 0a 45781i bk10: 0a 45781i bk11: 0a 45781i bk12: 0a 45782i bk13: 0a 45782i bk14: 0a 45782i bk15: 0a 45783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001747 
total_CMD = 45781 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 45605 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 45781 
n_nop = 45735 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000131 
CoL_Bus_Util = 0.000874 
Either_Row_CoL_Bus_Util = 0.001005 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00740482
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45781 n_nop=45735 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001747
n_activity=224 dram_eff=0.3571
bk0: 12a 45657i bk1: 12a 45646i bk2: 0a 45778i bk3: 0a 45780i bk4: 0a 45780i bk5: 0a 45780i bk6: 0a 45781i bk7: 0a 45781i bk8: 0a 45781i bk9: 0a 45781i bk10: 0a 45781i bk11: 0a 45781i bk12: 0a 45782i bk13: 0a 45782i bk14: 0a 45782i bk15: 0a 45783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001747 
total_CMD = 45781 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 45606 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 45781 
n_nop = 45735 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000131 
CoL_Bus_Util = 0.000874 
Either_Row_CoL_Bus_Util = 0.001005 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00733929
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45781 n_nop=45735 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001747
n_activity=224 dram_eff=0.3571
bk0: 12a 45657i bk1: 12a 45646i bk2: 0a 45778i bk3: 0a 45780i bk4: 0a 45780i bk5: 0a 45780i bk6: 0a 45781i bk7: 0a 45781i bk8: 0a 45781i bk9: 0a 45781i bk10: 0a 45781i bk11: 0a 45781i bk12: 0a 45782i bk13: 0a 45782i bk14: 0a 45782i bk15: 0a 45783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001747 
total_CMD = 45781 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 45606 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 45781 
n_nop = 45735 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000131 
CoL_Bus_Util = 0.000874 
Either_Row_CoL_Bus_Util = 0.001005 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00723007
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45781 n_nop=45735 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001747
n_activity=224 dram_eff=0.3571
bk0: 12a 45657i bk1: 12a 45646i bk2: 0a 45778i bk3: 0a 45780i bk4: 0a 45780i bk5: 0a 45780i bk6: 0a 45781i bk7: 0a 45781i bk8: 0a 45781i bk9: 0a 45781i bk10: 0a 45781i bk11: 0a 45781i bk12: 0a 45782i bk13: 0a 45782i bk14: 0a 45782i bk15: 0a 45783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001747 
total_CMD = 45781 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 45606 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 45781 
n_nop = 45735 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000131 
CoL_Bus_Util = 0.000874 
Either_Row_CoL_Bus_Util = 0.001005 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00736113
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45781 n_nop=45735 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001747
n_activity=224 dram_eff=0.3571
bk0: 12a 45657i bk1: 12a 45646i bk2: 0a 45778i bk3: 0a 45780i bk4: 0a 45780i bk5: 0a 45780i bk6: 0a 45781i bk7: 0a 45781i bk8: 0a 45781i bk9: 0a 45781i bk10: 0a 45781i bk11: 0a 45781i bk12: 0a 45782i bk13: 0a 45782i bk14: 0a 45782i bk15: 0a 45783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001747 
total_CMD = 45781 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 45606 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 45781 
n_nop = 45735 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000131 
CoL_Bus_Util = 0.000874 
Either_Row_CoL_Bus_Util = 0.001005 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00725192
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45781 n_nop=45735 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001747
n_activity=224 dram_eff=0.3571
bk0: 12a 45657i bk1: 12a 45646i bk2: 0a 45778i bk3: 0a 45780i bk4: 0a 45780i bk5: 0a 45780i bk6: 0a 45781i bk7: 0a 45781i bk8: 0a 45781i bk9: 0a 45781i bk10: 0a 45781i bk11: 0a 45781i bk12: 0a 45782i bk13: 0a 45782i bk14: 0a 45782i bk15: 0a 45783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001747 
total_CMD = 45781 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 45606 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 45781 
n_nop = 45735 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000131 
CoL_Bus_Util = 0.000874 
Either_Row_CoL_Bus_Util = 0.001005 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00738298
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45781 n_nop=45735 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001747
n_activity=224 dram_eff=0.3571
bk0: 12a 45657i bk1: 12a 45646i bk2: 0a 45778i bk3: 0a 45780i bk4: 0a 45780i bk5: 0a 45780i bk6: 0a 45781i bk7: 0a 45781i bk8: 0a 45781i bk9: 0a 45781i bk10: 0a 45781i bk11: 0a 45781i bk12: 0a 45782i bk13: 0a 45782i bk14: 0a 45782i bk15: 0a 45783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001747 
total_CMD = 45781 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 45606 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 45781 
n_nop = 45735 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000131 
CoL_Bus_Util = 0.000874 
Either_Row_CoL_Bus_Util = 0.001005 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00727376

========= L2 cache stats =========
L2_cache_bank[0]: Access = 396, Miss = 5, Miss_rate = 0.013, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 364, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 360, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 364, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 360, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 360, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 360, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 364, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 360, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 360, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 348, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 348, Miss = 3, Miss_rate = 0.009, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 364, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 360, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 364, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 360, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 5792
L2_total_cache_misses = 50
L2_total_cache_miss_rate = 0.0086
L2_total_cache_pending_hits = 86
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1856
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 200
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 51
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1856
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3648
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 268
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=10616
icnt_total_pkts_simt_to_mem=11040
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.9143
	minimum = 6
	maximum = 38
Network latency average = 12.7286
	minimum = 6
	maximum = 38
Slowest packet = 11385
Flit latency average = 12.2123
	minimum = 6
	maximum = 36
Slowest flit = 21187
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00391608
	minimum = 0 (at node 0)
	maximum = 0.0244755 (at node 12)
Accepted packet rate average = 0.00391608
	minimum = 0 (at node 0)
	maximum = 0.0244755 (at node 12)
Injected flit rate average = 0.00816783
	minimum = 0 (at node 0)
	maximum = 0.0468531 (at node 12)
Accepted flit rate average= 0.00816783
	minimum = 0 (at node 0)
	maximum = 0.0552448 (at node 12)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.7748 (29 samples)
	minimum = 6 (29 samples)
	maximum = 48.931 (29 samples)
Network latency average = 12.4953 (29 samples)
	minimum = 6 (29 samples)
	maximum = 48.8966 (29 samples)
Flit latency average = 12.2942 (29 samples)
	minimum = 6 (29 samples)
	maximum = 46.8966 (29 samples)
Fragmentation average = 0 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0 (29 samples)
Injected packet rate average = 0.00810482 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.0506551 (29 samples)
Accepted packet rate average = 0.00810482 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.0506551 (29 samples)
Injected flit rate average = 0.0151558 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.0966235 (29 samples)
Accepted flit rate average = 0.0151558 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.0928241 (29 samples)
Injected packet size average = 1.86998 (29 samples)
Accepted packet size average = 1.86998 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 130048 (inst/sec)
gpgpu_simulation_rate = 4206 (cycle/sec)
gpgpu_silicon_slowdown = 382073x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed20357e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z17transposeDiagonalPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z17transposeDiagonalPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z17transposeDiagonalPfS_ii'
Destroy streams for kernel 30: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 30 
gpu_sim_cycle = 1035
gpu_sim_insn = 41984
gpu_ipc =      40.5643
gpu_tot_sim_cycle = 30482
gpu_tot_sim_insn = 952320
gpu_tot_ipc =      31.2420
gpu_tot_issued_cta = 120
gpu_occupancy = 12.1582% 
gpu_tot_occupancy = 11.9160% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 136
partiton_level_parallism =       0.1314
partiton_level_parallism_total  =       0.1945
partiton_level_parallism_util =       1.9155
partiton_level_parallism_util_total  =       2.2853
L2_BW  =       6.7572 GB/Sec
L2_BW_total  =      10.0007 GB/Sec
gpu_total_sim_rate=136045

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15360
	L1I_total_cache_misses = 2208
	L1I_total_cache_miss_rate = 0.1437
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3584
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.1429
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3072
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13152
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2208
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1932
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3584
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15360

Total_core_cache_fail_stats:
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
193, 192, 192, 193, 193, 193, 194, 193, 
gpgpu_n_tot_thrd_icount = 960512
gpgpu_n_tot_w_icount = 30016
gpgpu_n_stall_shd_mem = 11989
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1920
gpgpu_n_mem_write_global = 3712
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 30720
gpgpu_n_store_insn = 30720
gpgpu_n_shmem_insn = 45056
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1792
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3712
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2247	W0_Idle:148385	W0_Scoreboard:62726	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30016
single_issue_nums: WS0:12906	WS1:12914	
dual_issue_nums: WS0:1051	WS1:1047	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15360 {8:1920,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 201728 {40:2048,72:1664,}
traffic_breakdown_coretomem[INST_ACC_R] = 2208 {8:276,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 138240 {72:1920,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 29696 {8:3712,}
traffic_breakdown_memtocore[INST_ACC_R] = 37536 {136:276,}
maxmflatency = 310 
max_icnt2mem_latency = 27 
maxmrqlatency = 50 
max_icnt2sh_latency = 72 
averagemflatency = 158 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 13 
mrq_lat_table:34 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5591 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1739 	4189 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4294 	693 	646 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 114/34 = 3.352941
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 200
min_bank_accesses = 0!
chip skew: 32/24 = 1.33
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       2144      2677    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2782      2650    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2759      2702    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2781      2690    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2809      2774    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2843      2781    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2856      2839    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2865      2835    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47390 n_nop=47332 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.002026
n_activity=317 dram_eff=0.3028
bk0: 20a 47206i bk1: 12a 47253i bk2: 0a 47386i bk3: 0a 47389i bk4: 0a 47389i bk5: 0a 47389i bk6: 0a 47390i bk7: 0a 47390i bk8: 0a 47390i bk9: 0a 47390i bk10: 0a 47390i bk11: 0a 47390i bk12: 0a 47391i bk13: 0a 47391i bk14: 0a 47391i bk15: 0a 47392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.502242
Bank_Level_Parallism_Col = 1.543956
Bank_Level_Parallism_Ready = 1.285714
write_to_read_ratio_blp_rw_average = 0.335165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002026 
total_CMD = 47390 
util_bw = 96 
Wasted_Col = 96 
Wasted_Row = 36 
Idle = 47162 

BW Util Bottlenecks: 
RCDc_limit = 49 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 47390 
n_nop = 47332 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000211 
CoL_Bus_Util = 0.001013 
Either_Row_CoL_Bus_Util = 0.001224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00968559
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47390 n_nop=47344 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001688
n_activity=225 dram_eff=0.3556
bk0: 12a 47266i bk1: 12a 47254i bk2: 0a 47387i bk3: 0a 47389i bk4: 0a 47389i bk5: 0a 47389i bk6: 0a 47390i bk7: 0a 47390i bk8: 0a 47390i bk9: 0a 47390i bk10: 0a 47390i bk11: 0a 47390i bk12: 0a 47391i bk13: 0a 47391i bk14: 0a 47391i bk15: 0a 47392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001688 
total_CMD = 47390 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 47214 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 47390 
n_nop = 47344 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000127 
CoL_Bus_Util = 0.000844 
Either_Row_CoL_Bus_Util = 0.000971 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00715341
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47390 n_nop=47344 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001688
n_activity=224 dram_eff=0.3571
bk0: 12a 47266i bk1: 12a 47255i bk2: 0a 47387i bk3: 0a 47389i bk4: 0a 47389i bk5: 0a 47389i bk6: 0a 47390i bk7: 0a 47390i bk8: 0a 47390i bk9: 0a 47390i bk10: 0a 47390i bk11: 0a 47390i bk12: 0a 47391i bk13: 0a 47391i bk14: 0a 47391i bk15: 0a 47392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001688 
total_CMD = 47390 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 47215 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 47390 
n_nop = 47344 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000127 
CoL_Bus_Util = 0.000844 
Either_Row_CoL_Bus_Util = 0.000971 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0070901
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47390 n_nop=47344 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001688
n_activity=224 dram_eff=0.3571
bk0: 12a 47266i bk1: 12a 47255i bk2: 0a 47387i bk3: 0a 47389i bk4: 0a 47389i bk5: 0a 47389i bk6: 0a 47390i bk7: 0a 47390i bk8: 0a 47390i bk9: 0a 47390i bk10: 0a 47390i bk11: 0a 47390i bk12: 0a 47391i bk13: 0a 47391i bk14: 0a 47391i bk15: 0a 47392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001688 
total_CMD = 47390 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 47215 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 47390 
n_nop = 47344 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000127 
CoL_Bus_Util = 0.000844 
Either_Row_CoL_Bus_Util = 0.000971 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0069846
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47390 n_nop=47344 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001688
n_activity=224 dram_eff=0.3571
bk0: 12a 47266i bk1: 12a 47255i bk2: 0a 47387i bk3: 0a 47389i bk4: 0a 47389i bk5: 0a 47389i bk6: 0a 47390i bk7: 0a 47390i bk8: 0a 47390i bk9: 0a 47390i bk10: 0a 47390i bk11: 0a 47390i bk12: 0a 47391i bk13: 0a 47391i bk14: 0a 47391i bk15: 0a 47392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001688 
total_CMD = 47390 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 47215 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 47390 
n_nop = 47344 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000127 
CoL_Bus_Util = 0.000844 
Either_Row_CoL_Bus_Util = 0.000971 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0071112
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47390 n_nop=47344 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001688
n_activity=224 dram_eff=0.3571
bk0: 12a 47266i bk1: 12a 47255i bk2: 0a 47387i bk3: 0a 47389i bk4: 0a 47389i bk5: 0a 47389i bk6: 0a 47390i bk7: 0a 47390i bk8: 0a 47390i bk9: 0a 47390i bk10: 0a 47390i bk11: 0a 47390i bk12: 0a 47391i bk13: 0a 47391i bk14: 0a 47391i bk15: 0a 47392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001688 
total_CMD = 47390 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 47215 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 47390 
n_nop = 47344 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000127 
CoL_Bus_Util = 0.000844 
Either_Row_CoL_Bus_Util = 0.000971 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0070057
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47390 n_nop=47344 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001688
n_activity=224 dram_eff=0.3571
bk0: 12a 47266i bk1: 12a 47255i bk2: 0a 47387i bk3: 0a 47389i bk4: 0a 47389i bk5: 0a 47389i bk6: 0a 47390i bk7: 0a 47390i bk8: 0a 47390i bk9: 0a 47390i bk10: 0a 47390i bk11: 0a 47390i bk12: 0a 47391i bk13: 0a 47391i bk14: 0a 47391i bk15: 0a 47392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001688 
total_CMD = 47390 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 47215 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 47390 
n_nop = 47344 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000127 
CoL_Bus_Util = 0.000844 
Either_Row_CoL_Bus_Util = 0.000971 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00713231
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47390 n_nop=47344 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001688
n_activity=224 dram_eff=0.3571
bk0: 12a 47266i bk1: 12a 47255i bk2: 0a 47387i bk3: 0a 47389i bk4: 0a 47389i bk5: 0a 47389i bk6: 0a 47390i bk7: 0a 47390i bk8: 0a 47390i bk9: 0a 47390i bk10: 0a 47390i bk11: 0a 47390i bk12: 0a 47391i bk13: 0a 47391i bk14: 0a 47391i bk15: 0a 47392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001688 
total_CMD = 47390 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 47215 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 47390 
n_nop = 47344 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000127 
CoL_Bus_Util = 0.000844 
Either_Row_CoL_Bus_Util = 0.000971 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0070268

========= L2 cache stats =========
L2_cache_bank[0]: Access = 404, Miss = 5, Miss_rate = 0.012, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 372, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 368, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 372, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 368, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 368, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 368, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 372, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 368, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 368, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 360, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 360, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 372, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 368, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 372, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 368, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 5928
L2_total_cache_misses = 50
L2_total_cache_miss_rate = 0.0084
L2_total_cache_pending_hits = 86
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3648
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 208
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 51
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1920
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3712
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 276
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=10912
icnt_total_pkts_simt_to_mem=11304
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.0294
	minimum = 6
	maximum = 44
Network latency average = 12.9779
	minimum = 6
	maximum = 44
Slowest packet = 11697
Flit latency average = 12.65
	minimum = 6
	maximum = 42
Slowest flit = 21867
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00525604
	minimum = 0 (at node 0)
	maximum = 0.0328502 (at node 16)
Accepted packet rate average = 0.00525604
	minimum = 0 (at node 0)
	maximum = 0.0328502 (at node 16)
Injected flit rate average = 0.0108213
	minimum = 0 (at node 0)
	maximum = 0.0637681 (at node 16)
Accepted flit rate average= 0.0108213
	minimum = 0 (at node 0)
	maximum = 0.0714976 (at node 16)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.7833 (30 samples)
	minimum = 6 (30 samples)
	maximum = 48.7667 (30 samples)
Network latency average = 12.5114 (30 samples)
	minimum = 6 (30 samples)
	maximum = 48.7333 (30 samples)
Flit latency average = 12.306 (30 samples)
	minimum = 6 (30 samples)
	maximum = 46.7333 (30 samples)
Fragmentation average = 0 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0 (30 samples)
Injected packet rate average = 0.00800986 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.0500616 (30 samples)
Accepted packet rate average = 0.00800986 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.0500616 (30 samples)
Injected flit rate average = 0.0150113 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.0955283 (30 samples)
Accepted flit rate average = 0.0150113 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.0921132 (30 samples)
Injected packet size average = 1.87411 (30 samples)
Accepted packet size average = 1.87411 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 136045 (inst/sec)
gpgpu_simulation_rate = 4354 (cycle/sec)
gpgpu_silicon_slowdown = 369085x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed20357e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z17transposeDiagonalPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z17transposeDiagonalPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 31 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 31 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 31 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 31 '_Z17transposeDiagonalPfS_ii'
Destroy streams for kernel 31: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 31 
gpu_sim_cycle = 1177
gpu_sim_insn = 41984
gpu_ipc =      35.6703
gpu_tot_sim_cycle = 31659
gpu_tot_sim_insn = 994304
gpu_tot_ipc =      31.4067
gpu_tot_issued_cta = 124
gpu_occupancy = 12.1998% 
gpu_tot_occupancy = 11.9266% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 136
partiton_level_parallism =       0.1189
partiton_level_parallism_total  =       0.1917
partiton_level_parallism_util =       1.8667
partiton_level_parallism_util_total  =       2.2735
L2_BW  =       6.1167 GB/Sec
L2_BW_total  =       9.8563 GB/Sec
gpu_total_sim_rate=142043

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16064
	L1I_total_cache_misses = 2304
	L1I_total_cache_miss_rate = 0.1434
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3712
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.1379
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3200
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13760
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2304
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2016
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3712
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16064

Total_core_cache_fail_stats:
ctas_completed 124, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
237, 236, 236, 237, 237, 237, 238, 237, 
gpgpu_n_tot_thrd_icount = 1002496
gpgpu_n_tot_w_icount = 31328
gpgpu_n_stall_shd_mem = 12241
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1984
gpgpu_n_mem_write_global = 3776
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 31744
gpgpu_n_store_insn = 31744
gpgpu_n_shmem_insn = 47104
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 118784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1856
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3776
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2355	W0_Idle:153045	W0_Scoreboard:66078	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:31328
single_issue_nums: WS0:13466	WS1:13474	
dual_issue_nums: WS0:1099	WS1:1095	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15872 {8:1984,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 206336 {40:2048,72:1728,}
traffic_breakdown_coretomem[INST_ACC_R] = 2304 {8:288,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 142848 {72:1984,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30208 {8:3776,}
traffic_breakdown_memtocore[INST_ACC_R] = 39168 {136:288,}
maxmflatency = 310 
max_icnt2mem_latency = 27 
maxmrqlatency = 50 
max_icnt2sh_latency = 72 
averagemflatency = 158 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 14 
mrq_lat_table:34 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5719 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1791 	4277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4378 	721 	662 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 114/34 = 3.352941
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 200
min_bank_accesses = 0!
chip skew: 32/24 = 1.33
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       2187      2734    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2844      2708    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2823      2761    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2845      2755    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2874      2835    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2908      2847    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2923      2907    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2928      2894    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49220 n_nop=49162 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.00195
n_activity=317 dram_eff=0.3028
bk0: 20a 49036i bk1: 12a 49083i bk2: 0a 49216i bk3: 0a 49219i bk4: 0a 49219i bk5: 0a 49219i bk6: 0a 49220i bk7: 0a 49220i bk8: 0a 49220i bk9: 0a 49220i bk10: 0a 49220i bk11: 0a 49220i bk12: 0a 49221i bk13: 0a 49221i bk14: 0a 49221i bk15: 0a 49222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.502242
Bank_Level_Parallism_Col = 1.543956
Bank_Level_Parallism_Ready = 1.285714
write_to_read_ratio_blp_rw_average = 0.335165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001950 
total_CMD = 49220 
util_bw = 96 
Wasted_Col = 96 
Wasted_Row = 36 
Idle = 48992 

BW Util Bottlenecks: 
RCDc_limit = 49 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 49220 
n_nop = 49162 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000203 
CoL_Bus_Util = 0.000975 
Either_Row_CoL_Bus_Util = 0.001178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00932548
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49220 n_nop=49174 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001625
n_activity=225 dram_eff=0.3556
bk0: 12a 49096i bk1: 12a 49084i bk2: 0a 49217i bk3: 0a 49219i bk4: 0a 49219i bk5: 0a 49219i bk6: 0a 49220i bk7: 0a 49220i bk8: 0a 49220i bk9: 0a 49220i bk10: 0a 49220i bk11: 0a 49220i bk12: 0a 49221i bk13: 0a 49221i bk14: 0a 49221i bk15: 0a 49222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001625 
total_CMD = 49220 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 49044 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 49220 
n_nop = 49174 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.000813 
Either_Row_CoL_Bus_Util = 0.000935 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00688744
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49220 n_nop=49174 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001625
n_activity=224 dram_eff=0.3571
bk0: 12a 49096i bk1: 12a 49085i bk2: 0a 49217i bk3: 0a 49219i bk4: 0a 49219i bk5: 0a 49219i bk6: 0a 49220i bk7: 0a 49220i bk8: 0a 49220i bk9: 0a 49220i bk10: 0a 49220i bk11: 0a 49220i bk12: 0a 49221i bk13: 0a 49221i bk14: 0a 49221i bk15: 0a 49222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001625 
total_CMD = 49220 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 49045 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 49220 
n_nop = 49174 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.000813 
Either_Row_CoL_Bus_Util = 0.000935 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00682649
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49220 n_nop=49174 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001625
n_activity=224 dram_eff=0.3571
bk0: 12a 49096i bk1: 12a 49085i bk2: 0a 49217i bk3: 0a 49219i bk4: 0a 49219i bk5: 0a 49219i bk6: 0a 49220i bk7: 0a 49220i bk8: 0a 49220i bk9: 0a 49220i bk10: 0a 49220i bk11: 0a 49220i bk12: 0a 49221i bk13: 0a 49221i bk14: 0a 49221i bk15: 0a 49222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001625 
total_CMD = 49220 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 49045 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 49220 
n_nop = 49174 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.000813 
Either_Row_CoL_Bus_Util = 0.000935 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00672491
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49220 n_nop=49174 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001625
n_activity=224 dram_eff=0.3571
bk0: 12a 49096i bk1: 12a 49085i bk2: 0a 49217i bk3: 0a 49219i bk4: 0a 49219i bk5: 0a 49219i bk6: 0a 49220i bk7: 0a 49220i bk8: 0a 49220i bk9: 0a 49220i bk10: 0a 49220i bk11: 0a 49220i bk12: 0a 49221i bk13: 0a 49221i bk14: 0a 49221i bk15: 0a 49222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001625 
total_CMD = 49220 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 49045 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 49220 
n_nop = 49174 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.000813 
Either_Row_CoL_Bus_Util = 0.000935 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00684681
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49220 n_nop=49174 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001625
n_activity=224 dram_eff=0.3571
bk0: 12a 49096i bk1: 12a 49085i bk2: 0a 49217i bk3: 0a 49219i bk4: 0a 49219i bk5: 0a 49219i bk6: 0a 49220i bk7: 0a 49220i bk8: 0a 49220i bk9: 0a 49220i bk10: 0a 49220i bk11: 0a 49220i bk12: 0a 49221i bk13: 0a 49221i bk14: 0a 49221i bk15: 0a 49222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001625 
total_CMD = 49220 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 49045 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 49220 
n_nop = 49174 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.000813 
Either_Row_CoL_Bus_Util = 0.000935 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00674523
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49220 n_nop=49174 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001625
n_activity=224 dram_eff=0.3571
bk0: 12a 49096i bk1: 12a 49085i bk2: 0a 49217i bk3: 0a 49219i bk4: 0a 49219i bk5: 0a 49219i bk6: 0a 49220i bk7: 0a 49220i bk8: 0a 49220i bk9: 0a 49220i bk10: 0a 49220i bk11: 0a 49220i bk12: 0a 49221i bk13: 0a 49221i bk14: 0a 49221i bk15: 0a 49222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001625 
total_CMD = 49220 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 49045 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 49220 
n_nop = 49174 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.000813 
Either_Row_CoL_Bus_Util = 0.000935 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00686713
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49220 n_nop=49174 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001625
n_activity=224 dram_eff=0.3571
bk0: 12a 49096i bk1: 12a 49085i bk2: 0a 49217i bk3: 0a 49219i bk4: 0a 49219i bk5: 0a 49219i bk6: 0a 49220i bk7: 0a 49220i bk8: 0a 49220i bk9: 0a 49220i bk10: 0a 49220i bk11: 0a 49220i bk12: 0a 49221i bk13: 0a 49221i bk14: 0a 49221i bk15: 0a 49222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001625 
total_CMD = 49220 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 49045 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 49220 
n_nop = 49174 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.000813 
Either_Row_CoL_Bus_Util = 0.000935 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00676554

========= L2 cache stats =========
L2_cache_bank[0]: Access = 412, Miss = 5, Miss_rate = 0.012, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 380, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 376, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 380, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 376, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 376, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 376, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 380, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 376, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 380, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 372, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 372, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 380, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 376, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 380, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 376, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 6068
L2_total_cache_misses = 50
L2_total_cache_miss_rate = 0.0082
L2_total_cache_pending_hits = 86
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1984
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3712
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 220
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 51
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1984
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3776
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 288
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11228
icnt_total_pkts_simt_to_mem=11572
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.8286
	minimum = 6
	maximum = 44
Network latency average = 12.8357
	minimum = 6
	maximum = 44
Slowest packet = 11977
Flit latency average = 12.3767
	minimum = 6
	maximum = 42
Slowest flit = 22451
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00475786
	minimum = 0 (at node 4)
	maximum = 0.0297366 (at node 0)
Accepted packet rate average = 0.00475786
	minimum = 0 (at node 4)
	maximum = 0.0297366 (at node 0)
Injected flit rate average = 0.00992353
	minimum = 0 (at node 4)
	maximum = 0.0569244 (at node 0)
Accepted flit rate average= 0.00992353
	minimum = 0 (at node 4)
	maximum = 0.0671198 (at node 0)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.7848 (31 samples)
	minimum = 6 (31 samples)
	maximum = 48.6129 (31 samples)
Network latency average = 12.5218 (31 samples)
	minimum = 6 (31 samples)
	maximum = 48.5806 (31 samples)
Flit latency average = 12.3083 (31 samples)
	minimum = 6 (31 samples)
	maximum = 46.5806 (31 samples)
Fragmentation average = 0 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0 (31 samples)
Injected packet rate average = 0.00790496 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0.049406 (31 samples)
Accepted packet rate average = 0.00790496 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0.049406 (31 samples)
Injected flit rate average = 0.0148472 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0.094283 (31 samples)
Accepted flit rate average = 0.0148472 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0.091307 (31 samples)
Injected packet size average = 1.87821 (31 samples)
Accepted packet size average = 1.87821 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 142043 (inst/sec)
gpgpu_simulation_rate = 4522 (cycle/sec)
gpgpu_silicon_slowdown = 355373x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcff2ff0e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcff2ff0d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x555eed20357e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z17transposeDiagonalPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z17transposeDiagonalPfS_ii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 32 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 32 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 32 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 32 '_Z17transposeDiagonalPfS_ii'
Destroy streams for kernel 32: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 32 
gpu_sim_cycle = 1035
gpu_sim_insn = 41984
gpu_ipc =      40.5643
gpu_tot_sim_cycle = 32694
gpu_tot_sim_insn = 1036288
gpu_tot_ipc =      31.6966
gpu_tot_issued_cta = 128
gpu_occupancy = 12.1582% 
gpu_tot_occupancy = 11.9339% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 136
partiton_level_parallism =       0.1314
partiton_level_parallism_total  =       0.1898
partiton_level_parallism_util =       1.9155
partiton_level_parallism_util_total  =       2.2642
L2_BW  =       6.7572 GB/Sec
L2_BW_total  =       9.7582 GB/Sec
gpu_total_sim_rate=129536

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16768
	L1I_total_cache_misses = 2368
	L1I_total_cache_miss_rate = 0.1412
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3840
	L1C_total_cache_misses = 512
	L1C_total_cache_miss_rate = 0.1333
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 492
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14400
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2368
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2072
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16768

Total_core_cache_fail_stats:
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
237, 236, 236, 237, 237, 237, 238, 237, 
gpgpu_n_tot_thrd_icount = 1044480
gpgpu_n_tot_w_icount = 32640
gpgpu_n_stall_shd_mem = 12493
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2048
gpgpu_n_mem_write_global = 3840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 32768
gpgpu_n_store_insn = 32768
gpgpu_n_shmem_insn = 49152
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 122880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1920
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3840
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2463	W0_Idle:156569	W0_Scoreboard:69430	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:32640
single_issue_nums: WS0:14026	WS1:14034	
dual_issue_nums: WS0:1147	WS1:1143	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16384 {8:2048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 210944 {40:2048,72:1792,}
traffic_breakdown_coretomem[INST_ACC_R] = 2368 {8:296,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 147456 {72:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30720 {8:3840,}
traffic_breakdown_memtocore[INST_ACC_R] = 40256 {136:296,}
maxmflatency = 310 
max_icnt2mem_latency = 27 
maxmrqlatency = 50 
max_icnt2sh_latency = 72 
averagemflatency = 157 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 13 
mrq_lat_table:34 	0 	14 	9 	39 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5847 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1839 	4365 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4462 	749 	678 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       794       808         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1242      1237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1249      1246         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1257      1253         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1266      1262         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1273      1269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1282      1278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1289      1285         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 114/34 = 3.352941
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 200
min_bank_accesses = 0!
chip skew: 32/24 = 1.33
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 128
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
average mf latency per bank:
dram[0]:       2230      2790    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2907      2766    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2886      2821    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2908      2819    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2940      2895    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2974      2913    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2991      2975    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2990      2953    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       310         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        295       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        294       298         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        298       302         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50829 n_nop=50771 n_act=6 n_pre=4 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001889
n_activity=317 dram_eff=0.3028
bk0: 20a 50645i bk1: 12a 50692i bk2: 0a 50825i bk3: 0a 50828i bk4: 0a 50828i bk5: 0a 50828i bk6: 0a 50829i bk7: 0a 50829i bk8: 0a 50829i bk9: 0a 50829i bk10: 0a 50829i bk11: 0a 50829i bk12: 0a 50830i bk13: 0a 50830i bk14: 0a 50830i bk15: 0a 50831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.502242
Bank_Level_Parallism_Col = 1.543956
Bank_Level_Parallism_Ready = 1.285714
write_to_read_ratio_blp_rw_average = 0.335165
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001889 
total_CMD = 50829 
util_bw = 96 
Wasted_Col = 96 
Wasted_Row = 36 
Idle = 50601 

BW Util Bottlenecks: 
RCDc_limit = 49 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 50829 
n_nop = 50771 
Read = 16 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 16 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 48 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.000944 
Either_Row_CoL_Bus_Util = 0.001141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00903028
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50829 n_nop=50783 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001574
n_activity=225 dram_eff=0.3556
bk0: 12a 50705i bk1: 12a 50693i bk2: 0a 50826i bk3: 0a 50828i bk4: 0a 50828i bk5: 0a 50828i bk6: 0a 50829i bk7: 0a 50829i bk8: 0a 50829i bk9: 0a 50829i bk10: 0a 50829i bk11: 0a 50829i bk12: 0a 50830i bk13: 0a 50830i bk14: 0a 50830i bk15: 0a 50831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.578035
Bank_Level_Parallism_Col = 1.678082
Bank_Level_Parallism_Ready = 1.341463
write_to_read_ratio_blp_rw_average = 0.417808
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001574 
total_CMD = 50829 
util_bw = 80 
Wasted_Col = 72 
Wasted_Row = 24 
Idle = 50653 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 50829 
n_nop = 50783 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.000787 
Either_Row_CoL_Bus_Util = 0.000905 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00666942
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50829 n_nop=50783 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001574
n_activity=224 dram_eff=0.3571
bk0: 12a 50705i bk1: 12a 50694i bk2: 0a 50826i bk3: 0a 50828i bk4: 0a 50828i bk5: 0a 50828i bk6: 0a 50829i bk7: 0a 50829i bk8: 0a 50829i bk9: 0a 50829i bk10: 0a 50829i bk11: 0a 50829i bk12: 0a 50830i bk13: 0a 50830i bk14: 0a 50830i bk15: 0a 50831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001574 
total_CMD = 50829 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 50654 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 50829 
n_nop = 50783 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.000787 
Either_Row_CoL_Bus_Util = 0.000905 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0066104
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50829 n_nop=50783 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001574
n_activity=224 dram_eff=0.3571
bk0: 12a 50705i bk1: 12a 50694i bk2: 0a 50826i bk3: 0a 50828i bk4: 0a 50828i bk5: 0a 50828i bk6: 0a 50829i bk7: 0a 50829i bk8: 0a 50829i bk9: 0a 50829i bk10: 0a 50829i bk11: 0a 50829i bk12: 0a 50830i bk13: 0a 50830i bk14: 0a 50830i bk15: 0a 50831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001574 
total_CMD = 50829 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 50654 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 50829 
n_nop = 50783 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.000787 
Either_Row_CoL_Bus_Util = 0.000905 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00651203
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50829 n_nop=50783 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001574
n_activity=224 dram_eff=0.3571
bk0: 12a 50705i bk1: 12a 50694i bk2: 0a 50826i bk3: 0a 50828i bk4: 0a 50828i bk5: 0a 50828i bk6: 0a 50829i bk7: 0a 50829i bk8: 0a 50829i bk9: 0a 50829i bk10: 0a 50829i bk11: 0a 50829i bk12: 0a 50830i bk13: 0a 50830i bk14: 0a 50830i bk15: 0a 50831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001574 
total_CMD = 50829 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 50654 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 50829 
n_nop = 50783 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.000787 
Either_Row_CoL_Bus_Util = 0.000905 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00663007
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50829 n_nop=50783 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001574
n_activity=224 dram_eff=0.3571
bk0: 12a 50705i bk1: 12a 50694i bk2: 0a 50826i bk3: 0a 50828i bk4: 0a 50828i bk5: 0a 50828i bk6: 0a 50829i bk7: 0a 50829i bk8: 0a 50829i bk9: 0a 50829i bk10: 0a 50829i bk11: 0a 50829i bk12: 0a 50830i bk13: 0a 50830i bk14: 0a 50830i bk15: 0a 50831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001574 
total_CMD = 50829 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 50654 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 50829 
n_nop = 50783 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.000787 
Either_Row_CoL_Bus_Util = 0.000905 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0065317
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50829 n_nop=50783 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001574
n_activity=224 dram_eff=0.3571
bk0: 12a 50705i bk1: 12a 50694i bk2: 0a 50826i bk3: 0a 50828i bk4: 0a 50828i bk5: 0a 50828i bk6: 0a 50829i bk7: 0a 50829i bk8: 0a 50829i bk9: 0a 50829i bk10: 0a 50829i bk11: 0a 50829i bk12: 0a 50830i bk13: 0a 50830i bk14: 0a 50830i bk15: 0a 50831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001574 
total_CMD = 50829 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 50654 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 50829 
n_nop = 50783 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.000787 
Either_Row_CoL_Bus_Util = 0.000905 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00664975
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50829 n_nop=50783 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=8 n_rd_L2_A=16 n_write=16 n_wr_bk=0 bw_util=0.001574
n_activity=224 dram_eff=0.3571
bk0: 12a 50705i bk1: 12a 50694i bk2: 0a 50826i bk3: 0a 50828i bk4: 0a 50828i bk5: 0a 50828i bk6: 0a 50829i bk7: 0a 50829i bk8: 0a 50829i bk9: 0a 50829i bk10: 0a 50829i bk11: 0a 50829i bk12: 0a 50830i bk13: 0a 50830i bk14: 0a 50830i bk15: 0a 50831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.581395
Bank_Level_Parallism_Col = 1.682759
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001574 
total_CMD = 50829 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 24 
Idle = 50654 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 38 
RTWc_limit = 40 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 38 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 50829 
n_nop = 50783 
Read = 8 
Write = 16 
L2_Alloc = 16 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.000787 
Either_Row_CoL_Bus_Util = 0.000905 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00655138

========= L2 cache stats =========
L2_cache_bank[0]: Access = 420, Miss = 5, Miss_rate = 0.012, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 388, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 384, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 388, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 384, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 384, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 384, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 388, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 384, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 388, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 384, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 384, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 388, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 384, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 388, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 384, Miss = 3, Miss_rate = 0.008, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 6204
L2_total_cache_misses = 50
L2_total_cache_miss_rate = 0.0081
L2_total_cache_pending_hits = 86
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3776
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 228
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 51
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 296
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11524
icnt_total_pkts_simt_to_mem=11836
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.0294
	minimum = 6
	maximum = 44
Network latency average = 12.9779
	minimum = 6
	maximum = 44
Slowest packet = 12249
Flit latency average = 12.65
	minimum = 6
	maximum = 42
Slowest flit = 23011
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00525604
	minimum = 0 (at node 0)
	maximum = 0.0328502 (at node 4)
Accepted packet rate average = 0.00525604
	minimum = 0 (at node 0)
	maximum = 0.0328502 (at node 4)
Injected flit rate average = 0.0108213
	minimum = 0 (at node 0)
	maximum = 0.0637681 (at node 4)
Accepted flit rate average= 0.0108213
	minimum = 0 (at node 0)
	maximum = 0.0714976 (at node 4)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.7924 (32 samples)
	minimum = 6 (32 samples)
	maximum = 48.4688 (32 samples)
Network latency average = 12.5361 (32 samples)
	minimum = 6 (32 samples)
	maximum = 48.4375 (32 samples)
Flit latency average = 12.319 (32 samples)
	minimum = 6 (32 samples)
	maximum = 46.4375 (32 samples)
Fragmentation average = 0 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0 (32 samples)
Injected packet rate average = 0.00782218 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0.0488886 (32 samples)
Accepted packet rate average = 0.00782218 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0.0488886 (32 samples)
Injected flit rate average = 0.0147214 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0.0933294 (32 samples)
Accepted flit rate average = 0.0147214 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0.090688 (32 samples)
Injected packet size average = 1.88201 (32 samples)
Accepted packet size average = 1.88201 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 129536 (inst/sec)
gpgpu_simulation_rate = 4086 (cycle/sec)
gpgpu_silicon_slowdown = 393294x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose diagonal          , Throughput = 0.0000 GB/s, Time = 333.33334 ms, Size = 1024 fp32 elements, NumDevsUsed = 1, Workgroup = 256
Test passed
GPGPU-Sim: *** exit detected ***
