mem[ 0 ] 0x00810003
mem[ 1 ] 0x008A0000
mem[ 2 ] 0x01800000
mem[ 3 ] 0x00000004
mem[ 4 ] 0x0000002A
Opcode: 2
RegA: 0
RegB: 1
DestReg: 3
OffsetField: 3

@@@
state:
	pc 0
	memory:
		mem[ 0 ] 0x00810003
		mem[ 1 ] 0x008A0000
		mem[ 2 ] 0x01800000
		mem[ 3 ] 0x00000004
		mem[ 4 ] 0x0000002A
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 0
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
end state
LW address calculated: 3 (reg[0] + offset 3)
Loaded value 4 into reg[1] from address 3

@@@
state:
	pc 1
	memory:
		mem[ 0 ] 0x00810003
		mem[ 1 ] 0x008A0000
		mem[ 2 ] 0x01800000
		mem[ 3 ] 0x00000004
		mem[ 4 ] 0x0000002A
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 4
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
end state

Opcode: 2
RegA: 1
RegB: 2
DestReg: 0
OffsetField: 0

@@@
state:
	pc 1
	memory:
		mem[ 0 ] 0x00810003
		mem[ 1 ] 0x008A0000
		mem[ 2 ] 0x01800000
		mem[ 3 ] 0x00000004
		mem[ 4 ] 0x0000002A
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 4
		reg[ 2 ] 0
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
end state
LW address calculated: 4 (reg[1] + offset 0)
Loaded value 42 into reg[2] from address 4

@@@
state:
	pc 2
	memory:
		mem[ 0 ] 0x00810003
		mem[ 1 ] 0x008A0000
		mem[ 2 ] 0x01800000
		mem[ 3 ] 0x00000004
		mem[ 4 ] 0x0000002A
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 4
		reg[ 2 ] 42
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
end state

Opcode: 6
RegA: 0
RegB: 0
DestReg: 0
OffsetField: 0

@@@
state:
	pc 2
	memory:
		mem[ 0 ] 0x00810003
		mem[ 1 ] 0x008A0000
		mem[ 2 ] 0x01800000
		mem[ 3 ] 0x00000004
		mem[ 4 ] 0x0000002A
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 4
		reg[ 2 ] 42
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
end state
machine halted
total of 3 instructions executed
final state of machine:

@@@
state:
	pc 3
	memory:
		mem[ 0 ] 0x00810003
		mem[ 1 ] 0x008A0000
		mem[ 2 ] 0x01800000
		mem[ 3 ] 0x00000004
		mem[ 4 ] 0x0000002A
	registers:
		reg[ 0 ] 0
		reg[ 1 ] 4
		reg[ 2 ] 42
		reg[ 3 ] 0
		reg[ 4 ] 0
		reg[ 5 ] 0
		reg[ 6 ] 0
		reg[ 7 ] 0
end state
