INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder_testbench
