#-----------------------------------------------------------
# Vivado v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:53:51 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Sat Apr  6 20:16:26 2024
# Process ID: 24588
# Current directory: C:/Users/aryan/Downloads/udemy/floating_point_/ichip_ps2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22664 C:\Users\aryan\Downloads\udemy\floating_point_\ichip_ps2\ichip_ps2.xpr
# Log file: C:/Users/aryan/Downloads/udemy/floating_point_/ichip_ps2/vivado.log
# Journal file: C:/Users/aryan/Downloads/udemy/floating_point_/ichip_ps2\vivado.jou
# Running On: Aryan-PC, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 12, Host memory: 7952 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/aryan/Downloads/udemy/floating_point_/ichip_ps2/ichip_ps2.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/aryan/Downloads/udemy/floating_point_/ichip_ps2/ichip_ps2.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property -dict [list \
  CONFIG.DATA_WIDTH {256} \
  CONFIG.SINGLE_PORT_BRAM {1} \
] [get_bd_cells axi_bram_ctrl_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
