-- VHDL Entity BTOOTH_LIB1.BENC.symbol
--
-- Created:
--          by - mg34.bin (ecelinux26.ecn.purdue.edu)
--          at - 03:26:52 04/26/11
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2009.2 (Build 10)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;

ENTITY BENC IS
   PORT( 
      CLK     : IN     std_logic;
      D_MINUS : IN     std_logic;
      D_PLUS  : IN     std_logic;
      RENABLE : IN     std_logic;
      RST     : IN     std_logic;
      EMPTY1  : OUT    std_logic;
      FULL1   : OUT    std_logic;
      RDATA   : OUT    std_logic_vector (7 DOWNTO 0);
      r_error : OUT    std_logic;
      rcving  : OUT    std_logic
   );

-- Declarations

END BENC ;

--
-- VHDL Architecture BTOOTH_LIB1.BENC.struct
--
-- Created:
--          by - mg34.bin (ecelinux26.ecn.purdue.edu)
--          at - 03:26:52 04/26/11
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2009.2 (Build 10)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;

--LIBRARY BTOOTH_LIB1;

ARCHITECTURE struct OF BENC IS

   -- Architecture declarations

   -- Internal signal declarations
   SIGNAL EMPTY    : std_logic;
   SIGNAL FULL     : std_logic;
   SIGNAL R_DATA   : std_logic_vector(7 DOWNTO 0);
   SIGNAL R_ENABLE : std_logic;


   -- Component Declarations
   COMPONENT ENCRYPTION
   PORT (
      CLK      : IN     std_logic;
      DATA     : IN     std_logic_vector (7 DOWNTO 0);
      EMPTY    : IN     std_logic;
      FULL     : IN     std_logic;
      RENABLE  : IN     std_logic;
      RST      : IN     std_logic;
      EMPTY1   : OUT    std_logic;
      FULL1    : OUT    std_logic;
      RDATA    : OUT    std_logic_vector (7 DOWNTO 0);
      R_ENABLE : OUT    std_logic
   );
   END COMPONENT;
   COMPONENT USB_RCVR
   PORT (
      CLK      : IN     std_logic;
      D_MINUS  : IN     std_logic;
      D_PLUS   : IN     std_logic;
      RST      : IN     std_logic;
      R_ENABLE : IN     std_logic;
      EMPTY    : OUT    std_logic;
      FULL     : OUT    std_logic;
      R_DATA   : OUT    std_logic_vector (7 DOWNTO 0);
      r_error  : OUT    std_logic;
      rcving   : OUT    std_logic
   );
   END COMPONENT;

   -- Optional embedded configurations
   -- pragma synthesis_off
   --FOR ALL : ENCRYPTION USE ENTITY BTOOTH_LIB1.ENCRYPTION;
   --FOR ALL : USB_RCVR USE ENTITY BTOOTH_LIB1.USB_RCVR;
   -- pragma synthesis_on


BEGIN

   -- Instance port mappings.
   U_0 : ENCRYPTION
      PORT MAP (
         CLK      => CLK,
         DATA     => R_DATA,
         EMPTY    => EMPTY,
         FULL     => FULL,
         RENABLE  => RENABLE,
         RST      => RST,
         EMPTY1   => EMPTY1,
         FULL1    => FULL1,
         RDATA    => RDATA,
         R_ENABLE => R_ENABLE
      );
   U_1 : USB_RCVR
      PORT MAP (
         CLK      => CLK,
         D_MINUS  => D_MINUS,
         D_PLUS   => D_PLUS,
         RST      => RST,
         R_ENABLE => R_ENABLE,
         EMPTY    => EMPTY,
         FULL     => FULL,
         R_DATA   => R_DATA,
         r_error  => r_error,
         rcving   => rcving
      );

END struct;
