#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Apr 24 15:35:58 2024
# Process ID: 3188
# Current directory: D:/Nano_processor_ifa
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6196 D:\Nano_processor_ifa\Nano_processor.xpr
# Log file: D:/Nano_processor_ifa/vivado.log
# Journal file: D:/Nano_processor_ifa\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Nano_processor_ifa/Nano_processor.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 928.863 ; gain = 174.191
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd}}
update_compile_order -fileset sources_1
close [ open D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Add_Sub_or_Mul.vhd w ]
add_files D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Add_Sub_or_Mul.vhd
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Nano_Processor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1092.621 ; gain = 105.781
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nano_Processor' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:44]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clock' of component 'Slow_Clk' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:165]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'P_Counter_3bit' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Counter_3bit.vhd:34' bound to instance 'Program_Counter' of component 'P_Counter_3bit' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:169]
INFO: [Synth 8-638] synthesizing module 'P_Counter_3bit' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Counter_3bit.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/D_FF.vhd:5' bound to instance 'D_FF0' of component 'D_FF' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Counter_3bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'D_FF' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/D_FF.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (2#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/D_FF.vhd:13]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/D_FF.vhd:5' bound to instance 'D_FF1' of component 'D_FF' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Counter_3bit.vhd:58]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/D_FF.vhd:5' bound to instance 'D_FF2' of component 'D_FF' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Counter_3bit.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'P_Counter_3bit' (3#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Counter_3bit.vhd:41]
INFO: [Synth 8-3491] module 'COMPLI_ADD_SUB' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/COMPLI_ADD_SUB.vhd:34' bound to instance 'Add_Sub_4bit' of component 'COMPLI_ADD_SUB' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:175]
INFO: [Synth 8-638] synthesizing module 'COMPLI_ADD_SUB' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/COMPLI_ADD_SUB.vhd:43]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/COMPLI_ADD_SUB.vhd:62]
INFO: [Synth 8-638] synthesizing module 'FA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:52]
INFO: [Synth 8-638] synthesizing module 'HA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (4#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/COMPLI_ADD_SUB.vhd:69]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/COMPLI_ADD_SUB.vhd:76]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/COMPLI_ADD_SUB.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'COMPLI_ADD_SUB' (6#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/COMPLI_ADD_SUB.vhd:43]
INFO: [Synth 8-3491] module 'ADDER_3' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/ADDER_3.vhd:34' bound to instance 'Adder_3bit' of component 'ADDER_3' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:183]
INFO: [Synth 8-638] synthesizing module 'ADDER_3' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/ADDER_3.vhd:39]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/ADDER_3.vhd:54]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/ADDER_3.vhd:62]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/ADDER_3.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'ADDER_3' (7#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/ADDER_3.vhd:39]
INFO: [Synth 8-3491] module 'MUX_2_1_3bit' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/MUX_2_1_3bit.vhd:37' bound to instance 'MuX_2_way_3bit' of component 'MUX_2_1_3bit' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:187]
INFO: [Synth 8-638] synthesizing module 'MUX_2_1_3bit' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/MUX_2_1_3bit.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_1_3bit' (8#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/MUX_2_1_3bit.vhd:44]
INFO: [Synth 8-3491] module 'ROM' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/ROM.vhd:34' bound to instance 'Program_ROM' of component 'ROM' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:193]
INFO: [Synth 8-638] synthesizing module 'ROM' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/ROM.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ROM' (9#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/ROM.vhd:39]
ERROR: [Synth 8-549] port width mismatch for port 'Instruction_Bus': port width = 13, actual width = 12 [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:49]
WARNING: [Synth 8-5640] Port 'add_sub_or_mul' is missing in component declaration [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:53]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'Instructions_Decoder' of component 'Instruction_Decoder' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:197]
INFO: [Synth 8-3491] module 'Reg_bank' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:4' bound to instance 'RegisterBank_0' of component 'Reg_bank' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:209]
INFO: [Synth 8-3491] module 'MUX_8_1_4bit' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/MUX_8_1_4bit.vhd:34' bound to instance 'MuX_8_way_4bit_A' of component 'MUX_8_1_4bit' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:227]
INFO: [Synth 8-3491] module 'MUX_8_1_4bit' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/MUX_8_1_4bit.vhd:34' bound to instance 'MuX_8_way_4bit_B' of component 'MUX_8_1_4bit' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:239]
INFO: [Synth 8-3491] module 'MUX_2_1_4bit' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/MUX_2_1_4bit.vhd:34' bound to instance 'MuX_2_way_4bit' of component 'MUX_2_1_4bit' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:251]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/LUT_16_7.vhd:35' bound to instance 'Seven_Segment' of component 'LUT_16_7' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:257]
ERROR: [Synth 8-285] failed synthesizing module 'Nano_Processor' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1136.797 ; gain = 149.957
---------------------------------------------------------------------------------
RTL Elaboration failed
43 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Nano_Processor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.797 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nano_Processor' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:44]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clock' of component 'Slow_Clk' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:183]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'P_Counter_3bit' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Counter_3bit.vhd:34' bound to instance 'Program_Counter' of component 'P_Counter_3bit' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:187]
INFO: [Synth 8-638] synthesizing module 'P_Counter_3bit' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Counter_3bit.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/D_FF.vhd:5' bound to instance 'D_FF0' of component 'D_FF' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Counter_3bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'D_FF' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/D_FF.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (2#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/D_FF.vhd:13]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/D_FF.vhd:5' bound to instance 'D_FF1' of component 'D_FF' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Counter_3bit.vhd:58]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/D_FF.vhd:5' bound to instance 'D_FF2' of component 'D_FF' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Counter_3bit.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'P_Counter_3bit' (3#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Counter_3bit.vhd:41]
INFO: [Synth 8-3491] module 'COMPLI_ADD_SUB' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/COMPLI_ADD_SUB.vhd:34' bound to instance 'Add_Sub_4bit' of component 'COMPLI_ADD_SUB' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:193]
INFO: [Synth 8-638] synthesizing module 'COMPLI_ADD_SUB' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/COMPLI_ADD_SUB.vhd:43]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/COMPLI_ADD_SUB.vhd:62]
INFO: [Synth 8-638] synthesizing module 'FA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:52]
INFO: [Synth 8-638] synthesizing module 'HA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (4#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/COMPLI_ADD_SUB.vhd:69]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/COMPLI_ADD_SUB.vhd:76]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/COMPLI_ADD_SUB.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'COMPLI_ADD_SUB' (6#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/COMPLI_ADD_SUB.vhd:43]
INFO: [Synth 8-3491] module 'ADDER_3' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/ADDER_3.vhd:34' bound to instance 'Adder_3bit' of component 'ADDER_3' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:201]
INFO: [Synth 8-638] synthesizing module 'ADDER_3' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/ADDER_3.vhd:39]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/ADDER_3.vhd:54]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/ADDER_3.vhd:62]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/ADDER_3.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'ADDER_3' (7#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/ADDER_3.vhd:39]
INFO: [Synth 8-3491] module 'MUX_2_1_3bit' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/MUX_2_1_3bit.vhd:37' bound to instance 'MuX_2_way_3bit' of component 'MUX_2_1_3bit' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:205]
INFO: [Synth 8-638] synthesizing module 'MUX_2_1_3bit' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/MUX_2_1_3bit.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_1_3bit' (8#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/MUX_2_1_3bit.vhd:44]
INFO: [Synth 8-3491] module 'ROM' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/ROM.vhd:34' bound to instance 'Program_ROM' of component 'ROM' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:211]
INFO: [Synth 8-638] synthesizing module 'ROM' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/ROM.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ROM' (9#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/ROM.vhd:39]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'Instructions_Decoder' of component 'Instruction_Decoder' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:215]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Instruction_Decoder.vhd:48]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 4/Lab 4.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Instruction_Decoder.vhd:58]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 4/Lab 4.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 4/Lab 4.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 4/Lab 4.srcs/sources_1/new/Decoder_3_to_8.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 4/Lab 4.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (10#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 4/Lab 4.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 4/Lab 4.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 4/Lab 4.srcs/sources_1/new/Decoder_3_to_8.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (11#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 4/Lab 4.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (12#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Instruction_Decoder.vhd:48]
INFO: [Synth 8-3491] module 'Reg_bank' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:4' bound to instance 'RegisterBank_0' of component 'Reg_bank' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:228]
INFO: [Synth 8-638] synthesizing module 'Reg_bank' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:21]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 4/Lab 4.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:52]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/imports/new/Reg.vhd:5' bound to instance 'Reg_0' of component 'Reg' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:61]
INFO: [Synth 8-638] synthesizing module 'Reg' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/imports/new/Reg.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Reg' (13#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/imports/new/Reg.vhd:13]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/imports/new/Reg.vhd:5' bound to instance 'Reg_1' of component 'Reg' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:71]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/imports/new/Reg.vhd:5' bound to instance 'Reg_2' of component 'Reg' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:80]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/imports/new/Reg.vhd:5' bound to instance 'Reg_3' of component 'Reg' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:89]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/imports/new/Reg.vhd:5' bound to instance 'Reg_4' of component 'Reg' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:98]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/imports/new/Reg.vhd:5' bound to instance 'Reg_5' of component 'Reg' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:107]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/imports/new/Reg.vhd:5' bound to instance 'Reg_6' of component 'Reg' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:116]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/imports/new/Reg.vhd:5' bound to instance 'Reg_7' of component 'Reg' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'Reg_bank' (14#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:21]
INFO: [Synth 8-3491] module 'MUX_8_1_4bit' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/MUX_8_1_4bit.vhd:34' bound to instance 'MuX_8_way_4bit_A' of component 'MUX_8_1_4bit' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:246]
INFO: [Synth 8-638] synthesizing module 'MUX_8_1_4bit' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/MUX_8_1_4bit.vhd:47]
INFO: [Synth 8-226] default block is never used [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/MUX_8_1_4bit.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'MUX_8_1_4bit' (15#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/MUX_8_1_4bit.vhd:47]
INFO: [Synth 8-3491] module 'MUX_8_1_4bit' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/MUX_8_1_4bit.vhd:34' bound to instance 'MuX_8_way_4bit_B' of component 'MUX_8_1_4bit' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:258]
INFO: [Synth 8-3491] module 'Add_Sub_or_Mul' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Add_Sub_or_Mul.vhd:34' bound to instance 'Add_Sub_or_Mul_A' of component 'Add_Sub_or_Mul' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:270]
INFO: [Synth 8-638] synthesizing module 'Add_Sub_or_Mul' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Add_Sub_or_Mul.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_or_Mul' (16#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Add_Sub_or_Mul.vhd:41]
INFO: [Synth 8-3491] module 'Add_Sub_or_Mul' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Add_Sub_or_Mul.vhd:34' bound to instance 'Add_Sub_or_Mul_B' of component 'Add_Sub_or_Mul' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:276]
INFO: [Synth 8-3491] module 'Multiplier_4' declared at 'C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd:24' bound to instance 'Multiplier' of component 'Multiplier_4' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:282]
INFO: [Synth 8-638] synthesizing module 'Multiplier_4' [C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd:31]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0_0' of component 'FA' [C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd:46]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0_1' of component 'FA' [C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd:54]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1_0' of component 'FA' [C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd:62]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0_2' of component 'FA' [C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd:70]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1_1' of component 'FA' [C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd:78]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2_0' of component 'FA' [C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd:86]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1_2' of component 'FA' [C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd:94]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2_1' of component 'FA' [C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd:102]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3_0' of component 'FA' [C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd:110]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2_2' of component 'FA' [C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd:118]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3_1' of component 'FA' [C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd:126]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3_2' of component 'FA' [C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'Multiplier_4' (17#1) [C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd:31]
INFO: [Synth 8-3491] module 'MUX_2_1_4bit' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/MUX_2_1_4bit.vhd:34' bound to instance 'MuX_2_way_4bit' of component 'MUX_2_1_4bit' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:288]
INFO: [Synth 8-638] synthesizing module 'MUX_2_1_4bit' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/MUX_2_1_4bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_1_4bit' (18#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/MUX_2_1_4bit.vhd:41]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/LUT_16_7.vhd:35' bound to instance 'Seven_Segment' of component 'LUT_16_7' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:294]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (19#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Nano_Processor' (20#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:44]
WARNING: [Synth 8-3917] design Nano_Processor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor has port Anode[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1150.633 ; gain = 13.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1150.633 ; gain = 13.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1150.633 ; gain = 13.836
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Nano_processor_ifa/Nano_processor.srcs/constrs_1/imports/Desktop/Basys3Labs.xdc]
Finished Parsing XDC File [D:/Nano_processor_ifa/Nano_processor.srcs/constrs_1/imports/Desktop/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1484.953 ; gain = 348.156
97 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1484.953 ; gain = 348.156
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Add_Sub_or_Mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub_or_Mul
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Multiplier_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88dbe33158e8450baf8fbc77b2cd64ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Sim_behav xil_defaultlib.Nano_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.P_Counter_3bit [p_counter_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.COMPLI_ADD_SUB [compli_add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.ADDER_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_3bit [mux_2_1_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_1_4bit [mux_8_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_or_Mul [add_sub_or_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_4 [multiplier_4_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_4bit [mux_2_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_sim
Built simulation snapshot Nano_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Sim_behav -key {Behavioral:sim_1:Functional:Nano_Sim} -tclbatch {Nano_Sim.tcl} -view {D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg
WARNING: Simulation object /Nano_Sim/uut/RegisterBank_0/RO0 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/RegisterBank_0/RO1 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/RegisterBank_0/RO2 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/RegisterBank_0/RO3 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/RegisterBank_0/RO4 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/RegisterBank_0/RO5 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/RegisterBank_0/RO6 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/RegisterBank_0/RO7 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/RegisterBank_0/R0 was not found in the design.
source Nano_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1500.660 ; gain = 8.141
save_wave_config {D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88dbe33158e8450baf8fbc77b2cd64ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Sim_behav xil_defaultlib.Nano_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Sim_behav -key {Behavioral:sim_1:Functional:Nano_Sim} -tclbatch {Nano_Sim.tcl} -view {D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg
source Nano_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
save_wave_config {D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88dbe33158e8450baf8fbc77b2cd64ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Sim_behav xil_defaultlib.Nano_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.P_Counter_3bit [p_counter_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.COMPLI_ADD_SUB [compli_add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.ADDER_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_3bit [mux_2_1_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_1_4bit [mux_8_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_or_Mul [add_sub_or_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_4 [multiplier_4_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_4bit [mux_2_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_sim
Built simulation snapshot Nano_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Sim_behav -key {Behavioral:sim_1:Functional:Nano_Sim} -tclbatch {Nano_Sim.tcl} -view {D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg
source Nano_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1509.543 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88dbe33158e8450baf8fbc77b2cd64ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Sim_behav xil_defaultlib.Nano_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.P_Counter_3bit [p_counter_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.COMPLI_ADD_SUB [compli_add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.ADDER_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_3bit [mux_2_1_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_1_4bit [mux_8_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_or_Mul [add_sub_or_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_4 [multiplier_4_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_4bit [mux_2_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_sim
Built simulation snapshot Nano_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Sim_behav -key {Behavioral:sim_1:Functional:Nano_Sim} -tclbatch {Nano_Sim.tcl} -view {D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg
source Nano_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1509.543 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88dbe33158e8450baf8fbc77b2cd64ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Sim_behav xil_defaultlib.Nano_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.P_Counter_3bit [p_counter_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.COMPLI_ADD_SUB [compli_add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.ADDER_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_3bit [mux_2_1_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_1_4bit [mux_8_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_or_Mul [add_sub_or_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_4 [multiplier_4_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_4bit [mux_2_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_sim
Built simulation snapshot Nano_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Sim_behav -key {Behavioral:sim_1:Functional:Nano_Sim} -tclbatch {Nano_Sim.tcl} -view {D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg
source Nano_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1521.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88dbe33158e8450baf8fbc77b2cd64ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Sim_behav xil_defaultlib.Nano_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Sim_behav -key {Behavioral:sim_1:Functional:Nano_Sim} -tclbatch {Nano_Sim.tcl} -view {D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg
source Nano_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88dbe33158e8450baf8fbc77b2cd64ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Sim_behav xil_defaultlib.Nano_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.P_Counter_3bit [p_counter_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.COMPLI_ADD_SUB [compli_add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.ADDER_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_3bit [mux_2_1_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_1_4bit [mux_8_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_or_Mul [add_sub_or_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_4 [multiplier_4_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_4bit [mux_2_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_sim
Built simulation snapshot Nano_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Sim_behav -key {Behavioral:sim_1:Functional:Nano_Sim} -tclbatch {Nano_Sim.tcl} -view {D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg
source Nano_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1521.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88dbe33158e8450baf8fbc77b2cd64ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Sim_behav xil_defaultlib.Nano_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Sim_behav -key {Behavioral:sim_1:Functional:Nano_Sim} -tclbatch {Nano_Sim.tcl} -view {D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg
source Nano_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
save_wave_config {D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88dbe33158e8450baf8fbc77b2cd64ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Sim_behav xil_defaultlib.Nano_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Sim_behav -key {Behavioral:sim_1:Functional:Nano_Sim} -tclbatch {Nano_Sim.tcl} -view {D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg
source Nano_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Add_Sub_or_Mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub_or_Mul
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88dbe33158e8450baf8fbc77b2cd64ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Sim_behav xil_defaultlib.Nano_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.P_Counter_3bit [p_counter_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.COMPLI_ADD_SUB [compli_add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.ADDER_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_3bit [mux_2_1_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_1_4bit [mux_8_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_or_Mul [add_sub_or_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_4 [multiplier_4_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_4bit [mux_2_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_sim
Built simulation snapshot Nano_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Sim_behav -key {Behavioral:sim_1:Functional:Nano_Sim} -tclbatch {Nano_Sim.tcl} -view {D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg
source Nano_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1521.141 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1543.727 ; gain = 22.426
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nano_Processor' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:44]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clock' of component 'Slow_Clk' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:183]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'P_Counter_3bit' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Counter_3bit.vhd:34' bound to instance 'Program_Counter' of component 'P_Counter_3bit' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:187]
INFO: [Synth 8-638] synthesizing module 'P_Counter_3bit' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Counter_3bit.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/D_FF.vhd:5' bound to instance 'D_FF0' of component 'D_FF' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Counter_3bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'D_FF' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/D_FF.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (2#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/D_FF.vhd:13]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/D_FF.vhd:5' bound to instance 'D_FF1' of component 'D_FF' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Counter_3bit.vhd:58]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/D_FF.vhd:5' bound to instance 'D_FF2' of component 'D_FF' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Counter_3bit.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'P_Counter_3bit' (3#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Counter_3bit.vhd:41]
INFO: [Synth 8-3491] module 'COMPLI_ADD_SUB' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/COMPLI_ADD_SUB.vhd:34' bound to instance 'Add_Sub_4bit' of component 'COMPLI_ADD_SUB' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:193]
INFO: [Synth 8-638] synthesizing module 'COMPLI_ADD_SUB' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/COMPLI_ADD_SUB.vhd:43]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/COMPLI_ADD_SUB.vhd:62]
INFO: [Synth 8-638] synthesizing module 'FA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:52]
INFO: [Synth 8-638] synthesizing module 'HA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (4#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/COMPLI_ADD_SUB.vhd:69]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/COMPLI_ADD_SUB.vhd:76]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/COMPLI_ADD_SUB.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'COMPLI_ADD_SUB' (6#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/COMPLI_ADD_SUB.vhd:43]
INFO: [Synth 8-3491] module 'ADDER_3' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/ADDER_3.vhd:34' bound to instance 'Adder_3bit' of component 'ADDER_3' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:201]
INFO: [Synth 8-638] synthesizing module 'ADDER_3' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/ADDER_3.vhd:39]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/ADDER_3.vhd:54]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/ADDER_3.vhd:62]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/ADDER_3.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'ADDER_3' (7#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/ADDER_3.vhd:39]
INFO: [Synth 8-3491] module 'MUX_2_1_3bit' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/MUX_2_1_3bit.vhd:37' bound to instance 'MuX_2_way_3bit' of component 'MUX_2_1_3bit' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:205]
INFO: [Synth 8-638] synthesizing module 'MUX_2_1_3bit' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/MUX_2_1_3bit.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_1_3bit' (8#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/MUX_2_1_3bit.vhd:44]
INFO: [Synth 8-3491] module 'ROM' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/ROM.vhd:34' bound to instance 'Program_ROM' of component 'ROM' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:211]
INFO: [Synth 8-638] synthesizing module 'ROM' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/ROM.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ROM' (9#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/ROM.vhd:39]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'Instructions_Decoder' of component 'Instruction_Decoder' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:215]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Instruction_Decoder.vhd:48]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 4/Lab 4.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Instruction_Decoder.vhd:58]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 4/Lab 4.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 4/Lab 4.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 4/Lab 4.srcs/sources_1/new/Decoder_3_to_8.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 4/Lab 4.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (10#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 4/Lab 4.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 4/Lab 4.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 4/Lab 4.srcs/sources_1/new/Decoder_3_to_8.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (11#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 4/Lab 4.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (12#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Instruction_Decoder.vhd:48]
INFO: [Synth 8-3491] module 'Reg_bank' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:4' bound to instance 'RegisterBank_0' of component 'Reg_bank' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:228]
INFO: [Synth 8-638] synthesizing module 'Reg_bank' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:21]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 4/Lab 4.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:52]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/imports/new/Reg.vhd:5' bound to instance 'Reg_0' of component 'Reg' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:61]
INFO: [Synth 8-638] synthesizing module 'Reg' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/imports/new/Reg.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Reg' (13#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/imports/new/Reg.vhd:13]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/imports/new/Reg.vhd:5' bound to instance 'Reg_1' of component 'Reg' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:71]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/imports/new/Reg.vhd:5' bound to instance 'Reg_2' of component 'Reg' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:80]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/imports/new/Reg.vhd:5' bound to instance 'Reg_3' of component 'Reg' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:89]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/imports/new/Reg.vhd:5' bound to instance 'Reg_4' of component 'Reg' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:98]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/imports/new/Reg.vhd:5' bound to instance 'Reg_5' of component 'Reg' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:107]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/imports/new/Reg.vhd:5' bound to instance 'Reg_6' of component 'Reg' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:116]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/imports/new/Reg.vhd:5' bound to instance 'Reg_7' of component 'Reg' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'Reg_bank' (14#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:21]
INFO: [Synth 8-3491] module 'MUX_8_1_4bit' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/MUX_8_1_4bit.vhd:34' bound to instance 'MuX_8_way_4bit_A' of component 'MUX_8_1_4bit' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:246]
INFO: [Synth 8-638] synthesizing module 'MUX_8_1_4bit' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/MUX_8_1_4bit.vhd:47]
INFO: [Synth 8-226] default block is never used [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/MUX_8_1_4bit.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'MUX_8_1_4bit' (15#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/MUX_8_1_4bit.vhd:47]
INFO: [Synth 8-3491] module 'MUX_8_1_4bit' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/MUX_8_1_4bit.vhd:34' bound to instance 'MuX_8_way_4bit_B' of component 'MUX_8_1_4bit' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:258]
INFO: [Synth 8-3491] module 'Add_Sub_or_Mul' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Add_Sub_or_Mul.vhd:34' bound to instance 'Add_Sub_or_Mul_A' of component 'Add_Sub_or_Mul' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:270]
INFO: [Synth 8-638] synthesizing module 'Add_Sub_or_Mul' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Add_Sub_or_Mul.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_or_Mul' (16#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Add_Sub_or_Mul.vhd:41]
INFO: [Synth 8-3491] module 'Add_Sub_or_Mul' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Add_Sub_or_Mul.vhd:34' bound to instance 'Add_Sub_or_Mul_B' of component 'Add_Sub_or_Mul' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:276]
INFO: [Synth 8-3491] module 'Multiplier_4' declared at 'C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd:24' bound to instance 'Multiplier' of component 'Multiplier_4' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:282]
INFO: [Synth 8-638] synthesizing module 'Multiplier_4' [C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd:31]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0_0' of component 'FA' [C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd:46]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0_1' of component 'FA' [C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd:54]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1_0' of component 'FA' [C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd:62]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0_2' of component 'FA' [C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd:70]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1_1' of component 'FA' [C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd:78]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2_0' of component 'FA' [C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd:86]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1_2' of component 'FA' [C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd:94]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2_1' of component 'FA' [C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd:102]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3_0' of component 'FA' [C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd:110]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2_2' of component 'FA' [C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd:118]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3_1' of component 'FA' [C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd:126]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/imports/anash/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3_2' of component 'FA' [C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'Multiplier_4' (17#1) [C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd:31]
INFO: [Synth 8-3491] module 'MUX_2_1_4bit' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/MUX_2_1_4bit.vhd:34' bound to instance 'MuX_2_way_4bit' of component 'MUX_2_1_4bit' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:288]
INFO: [Synth 8-638] synthesizing module 'MUX_2_1_4bit' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/MUX_2_1_4bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_1_4bit' (18#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/MUX_2_1_4bit.vhd:41]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/LUT_16_7.vhd:35' bound to instance 'Seven_Segment' of component 'LUT_16_7' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:294]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (19#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Nano_Processor' (20#1) [D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd:44]
WARNING: [Synth 8-3917] design Nano_Processor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor has port Anode[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1578.422 ; gain = 57.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1578.422 ; gain = 57.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1578.422 ; gain = 57.121
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Nano_processor_ifa/Nano_processor.srcs/constrs_1/imports/Desktop/Basys3Labs.xdc]
Finished Parsing XDC File [D:/Nano_processor_ifa/Nano_processor.srcs/constrs_1/imports/Desktop/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1590.668 ; gain = 69.367
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Add_Sub_or_Mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub_or_Mul
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88dbe33158e8450baf8fbc77b2cd64ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Sim_behav xil_defaultlib.Nano_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.P_Counter_3bit [p_counter_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.COMPLI_ADD_SUB [compli_add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.ADDER_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_3bit [mux_2_1_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_1_4bit [mux_8_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_or_Mul [add_sub_or_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_4 [multiplier_4_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_4bit [mux_2_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_sim
Built simulation snapshot Nano_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Sim_behav -key {Behavioral:sim_1:Functional:Nano_Sim} -tclbatch {Nano_Sim.tcl} -view {D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg
source Nano_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1590.668 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Add_Sub_or_Mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub_or_Mul
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88dbe33158e8450baf8fbc77b2cd64ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Sim_behav xil_defaultlib.Nano_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.P_Counter_3bit [p_counter_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.COMPLI_ADD_SUB [compli_add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.ADDER_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_3bit [mux_2_1_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_1_4bit [mux_8_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_or_Mul [add_sub_or_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_4 [multiplier_4_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_4bit [mux_2_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_sim
Built simulation snapshot Nano_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Sim_behav -key {Behavioral:sim_1:Functional:Nano_Sim} -tclbatch {Nano_Sim.tcl} -view {D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg
source Nano_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1590.668 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88dbe33158e8450baf8fbc77b2cd64ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Sim_behav xil_defaultlib.Nano_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Sim_behav -key {Behavioral:sim_1:Functional:Nano_Sim} -tclbatch {Nano_Sim.tcl} -view {D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg
source Nano_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88dbe33158e8450baf8fbc77b2cd64ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Sim_behav xil_defaultlib.Nano_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Sim_behav -key {Behavioral:sim_1:Functional:Nano_Sim} -tclbatch {Nano_Sim.tcl} -view {D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg
source Nano_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88dbe33158e8450baf8fbc77b2cd64ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Sim_behav xil_defaultlib.Nano_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.P_Counter_3bit [p_counter_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.COMPLI_ADD_SUB [compli_add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.ADDER_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_3bit [mux_2_1_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_1_4bit [mux_8_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_or_Mul [add_sub_or_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_4 [multiplier_4_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_4bit [mux_2_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_sim
Built simulation snapshot Nano_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Sim_behav -key {Behavioral:sim_1:Functional:Nano_Sim} -tclbatch {Nano_Sim.tcl} -view {D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg
source Nano_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1590.668 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88dbe33158e8450baf8fbc77b2cd64ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Sim_behav xil_defaultlib.Nano_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.P_Counter_3bit [p_counter_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.COMPLI_ADD_SUB [compli_add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.ADDER_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_3bit [mux_2_1_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_1_4bit [mux_8_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_or_Mul [add_sub_or_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_4 [multiplier_4_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_4bit [mux_2_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_sim
Built simulation snapshot Nano_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Sim_behav -key {Behavioral:sim_1:Functional:Nano_Sim} -tclbatch {Nano_Sim.tcl} -view {D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg
source Nano_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1590.668 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88dbe33158e8450baf8fbc77b2cd64ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Sim_behav xil_defaultlib.Nano_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.P_Counter_3bit [p_counter_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.COMPLI_ADD_SUB [compli_add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.ADDER_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_3bit [mux_2_1_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_1_4bit [mux_8_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_or_Mul [add_sub_or_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_4 [multiplier_4_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_4bit [mux_2_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_sim
Built simulation snapshot Nano_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Sim_behav -key {Behavioral:sim_1:Functional:Nano_Sim} -tclbatch {Nano_Sim.tcl} -view {D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg
source Nano_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1590.668 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88dbe33158e8450baf8fbc77b2cd64ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Sim_behav xil_defaultlib.Nano_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.P_Counter_3bit [p_counter_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.COMPLI_ADD_SUB [compli_add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.ADDER_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_3bit [mux_2_1_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_1_4bit [mux_8_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_or_Mul [add_sub_or_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_4 [multiplier_4_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_4bit [mux_2_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_sim
Built simulation snapshot Nano_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Sim_behav -key {Behavioral:sim_1:Functional:Nano_Sim} -tclbatch {Nano_Sim.tcl} -view {D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg
source Nano_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1590.668 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88dbe33158e8450baf8fbc77b2cd64ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Sim_behav xil_defaultlib.Nano_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Sim_behav -key {Behavioral:sim_1:Functional:Nano_Sim} -tclbatch {Nano_Sim.tcl} -view {D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg
source Nano_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1590.668 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88dbe33158e8450baf8fbc77b2cd64ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Sim_behav xil_defaultlib.Nano_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Sim_behav -key {Behavioral:sim_1:Functional:Nano_Sim} -tclbatch {Nano_Sim.tcl} -view {D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg
source Nano_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Multiplier_4
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88dbe33158e8450baf8fbc77b2cd64ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Sim_behav xil_defaultlib.Nano_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.P_Counter_3bit [p_counter_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.COMPLI_ADD_SUB [compli_add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.ADDER_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_3bit [mux_2_1_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_1_4bit [mux_8_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_or_Mul [add_sub_or_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_4 [multiplier_4_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_4bit [mux_2_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_sim
Built simulation snapshot Nano_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Sim_behav -key {Behavioral:sim_1:Functional:Nano_Sim} -tclbatch {Nano_Sim.tcl} -view {D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg
WARNING: Simulation object /Nano_Sim/uut/Multiplier/b2a3 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/b3a2 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/b3a3 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/s_0_5 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/s_0_6 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/s_1_5 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/c_0_4 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/c_0_5 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/c_1_5 was not found in the design.
source Nano_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1590.668 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Multiplier_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88dbe33158e8450baf8fbc77b2cd64ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Sim_behav xil_defaultlib.Nano_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.P_Counter_3bit [p_counter_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.COMPLI_ADD_SUB [compli_add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.ADDER_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_3bit [mux_2_1_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_1_4bit [mux_8_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_or_Mul [add_sub_or_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_4 [multiplier_4_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_4bit [mux_2_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_sim
Built simulation snapshot Nano_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Sim_behav -key {Behavioral:sim_1:Functional:Nano_Sim} -tclbatch {Nano_Sim.tcl} -view {D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg
WARNING: Simulation object /Nano_Sim/uut/Multiplier/Overflow was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/b2a3 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/b3a2 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/b3a3 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/s_0_5 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/s_0_6 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/s_1_5 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/c_0_4 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/c_0_5 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/c_1_5 was not found in the design.
source Nano_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1590.668 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Multiplier_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88dbe33158e8450baf8fbc77b2cd64ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Sim_behav xil_defaultlib.Nano_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.P_Counter_3bit [p_counter_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.COMPLI_ADD_SUB [compli_add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.ADDER_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_3bit [mux_2_1_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_1_4bit [mux_8_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_or_Mul [add_sub_or_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_4 [multiplier_4_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_4bit [mux_2_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_sim
Built simulation snapshot Nano_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Sim_behav -key {Behavioral:sim_1:Functional:Nano_Sim} -tclbatch {Nano_Sim.tcl} -view {D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg
WARNING: Simulation object /Nano_Sim/uut/Multiplier/b2a3 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/b3a2 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/b3a3 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/s_0_5 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/s_0_6 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/s_1_5 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/c_0_4 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/c_0_5 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/c_1_5 was not found in the design.
source Nano_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1590.668 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Multiplier_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88dbe33158e8450baf8fbc77b2cd64ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Sim_behav xil_defaultlib.Nano_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.P_Counter_3bit [p_counter_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.COMPLI_ADD_SUB [compli_add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.ADDER_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_3bit [mux_2_1_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_1_4bit [mux_8_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_or_Mul [add_sub_or_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_4 [multiplier_4_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_4bit [mux_2_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_sim
Built simulation snapshot Nano_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Sim_behav -key {Behavioral:sim_1:Functional:Nano_Sim} -tclbatch {Nano_Sim.tcl} -view {D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg
WARNING: Simulation object /Nano_Sim/uut/Multiplier/Y was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/b2a3 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/b3a2 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/b3a3 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/s_0_5 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/s_0_6 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/s_1_5 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/c_0_4 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/c_0_5 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/c_1_5 was not found in the design.
source Nano_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1590.668 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/anash/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Multiplier_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Nano_processor_ifa/Nano_processor.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 88dbe33158e8450baf8fbc77b2cd64ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Sim_behav xil_defaultlib.Nano_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.P_Counter_3bit [p_counter_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.COMPLI_ADD_SUB [compli_add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.ADDER_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_3bit [mux_2_1_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_1_4bit [mux_8_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_or_Mul [add_sub_or_mul_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_4 [multiplier_4_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1_4bit [mux_2_1_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_sim
Built simulation snapshot Nano_Sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Nano_processor_ifa/Nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Sim_behav -key {Behavioral:sim_1:Functional:Nano_Sim} -tclbatch {Nano_Sim.tcl} -view {D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Nano_processor_ifa/Nano_processor.srcs/sim_1/imports/Nano_processor/Nano_Sim_behav.wcfg
WARNING: Simulation object /Nano_Sim/uut/Multiplier/b2a3 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/b3a2 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/b3a3 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/s_0_5 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/s_0_6 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/s_1_5 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/c_0_4 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/c_0_5 was not found in the design.
WARNING: Simulation object /Nano_Sim/uut/Multiplier/c_1_5 was not found in the design.
source Nano_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1590.668 ; gain = 0.000
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 24 20:21:32 2024...
