// Seed: 2115808239
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output tri1 id_4,
    input wor id_5
    , id_8,
    output tri0 id_6
);
  assign id_4 = id_8;
  wire id_9;
endmodule
module module_1 (
    output wor id_0,
    output wand id_1,
    output supply0 id_2,
    input wor id_3,
    input wand id_4,
    output supply1 id_5,
    output tri id_6,
    input uwire id_7,
    output supply0 id_8
);
  id_10(
      1, 1
  ); id_11(
      .id_0(1), .id_1(id_7)
  );
  wire id_12;
  logic [7:0] id_13;
  assign id_13[1] = 1;
  module_0 modCall_1 (
      id_7,
      id_4,
      id_7,
      id_4,
      id_1,
      id_7,
      id_6
  );
  assign modCall_1.type_0 = 0;
endmodule
