// Generated by PeakRDL-regblock - A free and open-source SystemVerilog generator
//  https://github.com/SystemRDL/PeakRDL-regblock

package gpu_regs_pkg;

    localparam GPU_REGS_DATA_WIDTH = 64;
    localparam GPU_REGS_MIN_ADDR_WIDTH = 10;
    localparam GPU_REGS_SIZE = 'h400;
    localparam ADDR_STRIDE = 'h8;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__color_reg__SPEC_RED__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__color_reg__SPEC_GREEN__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__color_reg__SPEC_BLUE__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__color_reg__SPEC_ALPHA__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__color_reg__DIFF_RED__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__color_reg__DIFF_GREEN__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__color_reg__DIFF_BLUE__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__color_reg__DIFF_ALPHA__out_t;

    typedef struct {
        gpu_regs__color_reg__SPEC_RED__out_t SPEC_RED;
        gpu_regs__color_reg__SPEC_GREEN__out_t SPEC_GREEN;
        gpu_regs__color_reg__SPEC_BLUE__out_t SPEC_BLUE;
        gpu_regs__color_reg__SPEC_ALPHA__out_t SPEC_ALPHA;
        gpu_regs__color_reg__DIFF_RED__out_t DIFF_RED;
        gpu_regs__color_reg__DIFF_GREEN__out_t DIFF_GREEN;
        gpu_regs__color_reg__DIFF_BLUE__out_t DIFF_BLUE;
        gpu_regs__color_reg__DIFF_ALPHA__out_t DIFF_ALPHA;
    } gpu_regs__color_reg__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__uv0_uv1_reg__UV0_UQ__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__uv0_uv1_reg__UV0_VQ__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__uv0_uv1_reg__UV1_UQ__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__uv0_uv1_reg__UV1_VQ__out_t;

    typedef struct {
        gpu_regs__uv0_uv1_reg__UV0_UQ__out_t UV0_UQ;
        gpu_regs__uv0_uv1_reg__UV0_VQ__out_t UV0_VQ;
        gpu_regs__uv0_uv1_reg__UV1_UQ__out_t UV1_UQ;
        gpu_regs__uv0_uv1_reg__UV1_VQ__out_t UV1_VQ;
    } gpu_regs__uv0_uv1_reg__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__light_dir_reg__X_DIR__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__light_dir_reg__Y_DIR__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__light_dir_reg__Z_DIR__out_t;

    typedef struct {
        logic [39:0] value;
    } gpu_regs__light_dir_reg__RSVD__out_t;

    typedef struct {
        gpu_regs__light_dir_reg__X_DIR__out_t X_DIR;
        gpu_regs__light_dir_reg__Y_DIR__out_t Y_DIR;
        gpu_regs__light_dir_reg__Z_DIR__out_t Z_DIR;
        gpu_regs__light_dir_reg__RSVD__out_t RSVD;
    } gpu_regs__light_dir_reg__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__vertex_reg__X__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__vertex_reg__Y__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__vertex_reg__Z__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__vertex_reg__Q__out_t;

    typedef struct {
        gpu_regs__vertex_reg__X__out_t X;
        gpu_regs__vertex_reg__Y__out_t Y;
        gpu_regs__vertex_reg__Z__out_t Z;
        gpu_regs__vertex_reg__Q__out_t Q;
    } gpu_regs__vertex_reg__out_t;

    typedef struct {
        logic [11:0] value;
    } gpu_regs__tex_base_reg__RSVD_LO__out_t;

    typedef struct {
        logic [19:0] value;
    } gpu_regs__tex_base_reg__BASE_ADDR__out_t;

    typedef struct {
        logic [31:0] value;
    } gpu_regs__tex_base_reg__RSVD_HI__out_t;

    typedef struct {
        gpu_regs__tex_base_reg__RSVD_LO__out_t RSVD_LO;
        gpu_regs__tex_base_reg__BASE_ADDR__out_t BASE_ADDR;
        gpu_regs__tex_base_reg__RSVD_HI__out_t RSVD_HI;
    } gpu_regs__tex_base_reg__out_t;

    typedef struct {
        logic value;
    } gpu_regs__tex_fmt_reg__ENABLE__out_t;

    typedef struct {
        logic value;
    } gpu_regs__tex_fmt_reg__RSVD_1__out_t;

    typedef struct {
        logic [1:0] value;
    } gpu_regs__tex_fmt_reg__FORMAT__out_t;

    typedef struct {
        logic [1:0] value;
    } gpu_regs__tex_fmt_reg__RSVD_54__out_t;

    typedef struct {
        logic [1:0] value;
    } gpu_regs__tex_fmt_reg__FILTER__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__tex_fmt_reg__WIDTH_LOG2__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__tex_fmt_reg__HEIGHT_LOG2__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__tex_fmt_reg__SWIZZLE__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__tex_fmt_reg__MIP_LEVELS__out_t;

    typedef struct {
        logic [39:0] value;
    } gpu_regs__tex_fmt_reg__RSVD_HI__out_t;

    typedef struct {
        gpu_regs__tex_fmt_reg__ENABLE__out_t ENABLE;
        gpu_regs__tex_fmt_reg__RSVD_1__out_t RSVD_1;
        gpu_regs__tex_fmt_reg__FORMAT__out_t FORMAT;
        gpu_regs__tex_fmt_reg__RSVD_54__out_t RSVD_54;
        gpu_regs__tex_fmt_reg__FILTER__out_t FILTER;
        gpu_regs__tex_fmt_reg__WIDTH_LOG2__out_t WIDTH_LOG2;
        gpu_regs__tex_fmt_reg__HEIGHT_LOG2__out_t HEIGHT_LOG2;
        gpu_regs__tex_fmt_reg__SWIZZLE__out_t SWIZZLE;
        gpu_regs__tex_fmt_reg__MIP_LEVELS__out_t MIP_LEVELS;
        gpu_regs__tex_fmt_reg__RSVD_HI__out_t RSVD_HI;
    } gpu_regs__tex_fmt_reg__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__tex_mip_bias_reg__MIP_BIAS__out_t;

    typedef struct {
        logic [55:0] value;
    } gpu_regs__tex_mip_bias_reg__RSVD__out_t;

    typedef struct {
        gpu_regs__tex_mip_bias_reg__MIP_BIAS__out_t MIP_BIAS;
        gpu_regs__tex_mip_bias_reg__RSVD__out_t RSVD;
    } gpu_regs__tex_mip_bias_reg__out_t;

    typedef struct {
        logic [1:0] value;
    } gpu_regs__tex_wrap_reg__U_WRAP__out_t;

    typedef struct {
        logic [1:0] value;
    } gpu_regs__tex_wrap_reg__V_WRAP__out_t;

    typedef struct {
        logic [59:0] value;
    } gpu_regs__tex_wrap_reg__RSVD__out_t;

    typedef struct {
        gpu_regs__tex_wrap_reg__U_WRAP__out_t U_WRAP;
        gpu_regs__tex_wrap_reg__V_WRAP__out_t V_WRAP;
        gpu_regs__tex_wrap_reg__RSVD__out_t RSVD;
    } gpu_regs__tex_wrap_reg__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__cc_mode_reg__CC_ALPHA_A__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__cc_mode_reg__CC_ALPHA_B__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__cc_mode_reg__CC_ALPHA_C__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__cc_mode_reg__CC_ALPHA_D__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__cc_mode_reg__CC_A_SOURCE__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__cc_mode_reg__CC_B_SOURCE__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__cc_mode_reg__CC_C_SOURCE__out_t;

    typedef struct {
        logic [3:0] value;
    } gpu_regs__cc_mode_reg__CC_D_SOURCE__out_t;

    typedef struct {
        logic [31:0] value;
    } gpu_regs__cc_mode_reg__RSVD__out_t;

    typedef struct {
        gpu_regs__cc_mode_reg__CC_ALPHA_A__out_t CC_ALPHA_A;
        gpu_regs__cc_mode_reg__CC_ALPHA_B__out_t CC_ALPHA_B;
        gpu_regs__cc_mode_reg__CC_ALPHA_C__out_t CC_ALPHA_C;
        gpu_regs__cc_mode_reg__CC_ALPHA_D__out_t CC_ALPHA_D;
        gpu_regs__cc_mode_reg__CC_A_SOURCE__out_t CC_A_SOURCE;
        gpu_regs__cc_mode_reg__CC_B_SOURCE__out_t CC_B_SOURCE;
        gpu_regs__cc_mode_reg__CC_C_SOURCE__out_t CC_C_SOURCE;
        gpu_regs__cc_mode_reg__CC_D_SOURCE__out_t CC_D_SOURCE;
        gpu_regs__cc_mode_reg__RSVD__out_t RSVD;
    } gpu_regs__cc_mode_reg__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__mat_color_reg__RED__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__mat_color_reg__GREEN__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__mat_color_reg__BLUE__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__mat_color_reg__ALPHA__out_t;

    typedef struct {
        logic [31:0] value;
    } gpu_regs__mat_color_reg__RSVD__out_t;

    typedef struct {
        gpu_regs__mat_color_reg__RED__out_t RED;
        gpu_regs__mat_color_reg__GREEN__out_t GREEN;
        gpu_regs__mat_color_reg__BLUE__out_t BLUE;
        gpu_regs__mat_color_reg__ALPHA__out_t ALPHA;
        gpu_regs__mat_color_reg__RSVD__out_t RSVD;
    } gpu_regs__mat_color_reg__out_t;

    typedef struct {
        logic value;
    } gpu_regs__render_mode_reg__GOURAUD__out_t;

    typedef struct {
        logic value;
    } gpu_regs__render_mode_reg__RSVD_1__out_t;

    typedef struct {
        logic value;
    } gpu_regs__render_mode_reg__Z_TEST_EN__out_t;

    typedef struct {
        logic value;
    } gpu_regs__render_mode_reg__Z_WRITE_EN__out_t;

    typedef struct {
        logic value;
    } gpu_regs__render_mode_reg__COLOR_WRITE_EN__out_t;

    typedef struct {
        logic [1:0] value;
    } gpu_regs__render_mode_reg__CULL_MODE__out_t;

    typedef struct {
        logic [2:0] value;
    } gpu_regs__render_mode_reg__ALPHA_BLEND__out_t;

    typedef struct {
        logic value;
    } gpu_regs__render_mode_reg__DITHER_EN__out_t;

    typedef struct {
        logic [1:0] value;
    } gpu_regs__render_mode_reg__DITHER_PATTERN__out_t;

    typedef struct {
        logic [2:0] value;
    } gpu_regs__render_mode_reg__Z_COMPARE__out_t;

    typedef struct {
        logic [47:0] value;
    } gpu_regs__render_mode_reg__RSVD_HI__out_t;

    typedef struct {
        gpu_regs__render_mode_reg__GOURAUD__out_t GOURAUD;
        gpu_regs__render_mode_reg__RSVD_1__out_t RSVD_1;
        gpu_regs__render_mode_reg__Z_TEST_EN__out_t Z_TEST_EN;
        gpu_regs__render_mode_reg__Z_WRITE_EN__out_t Z_WRITE_EN;
        gpu_regs__render_mode_reg__COLOR_WRITE_EN__out_t COLOR_WRITE_EN;
        gpu_regs__render_mode_reg__CULL_MODE__out_t CULL_MODE;
        gpu_regs__render_mode_reg__ALPHA_BLEND__out_t ALPHA_BLEND;
        gpu_regs__render_mode_reg__DITHER_EN__out_t DITHER_EN;
        gpu_regs__render_mode_reg__DITHER_PATTERN__out_t DITHER_PATTERN;
        gpu_regs__render_mode_reg__Z_COMPARE__out_t Z_COMPARE;
        gpu_regs__render_mode_reg__RSVD_HI__out_t RSVD_HI;
    } gpu_regs__render_mode_reg__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__z_range_reg__Z_RANGE_MIN__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__z_range_reg__Z_RANGE_MAX__out_t;

    typedef struct {
        logic [31:0] value;
    } gpu_regs__z_range_reg__RSVD__out_t;

    typedef struct {
        gpu_regs__z_range_reg__Z_RANGE_MIN__out_t Z_RANGE_MIN;
        gpu_regs__z_range_reg__Z_RANGE_MAX__out_t Z_RANGE_MAX;
        gpu_regs__z_range_reg__RSVD__out_t RSVD;
    } gpu_regs__z_range_reg__out_t;

    typedef struct {
        logic [11:0] value;
    } gpu_regs__fb_addr_reg__RSVD_LO__out_t;

    typedef struct {
        logic [19:0] value;
    } gpu_regs__fb_addr_reg__BASE_ADDR__out_t;

    typedef struct {
        logic [31:0] value;
    } gpu_regs__fb_addr_reg__RSVD_HI__out_t;

    typedef struct {
        gpu_regs__fb_addr_reg__RSVD_LO__out_t RSVD_LO;
        gpu_regs__fb_addr_reg__BASE_ADDR__out_t BASE_ADDR;
        gpu_regs__fb_addr_reg__RSVD_HI__out_t RSVD_HI;
    } gpu_regs__fb_addr_reg__out_t;

    typedef struct {
        logic value;
    } gpu_regs__fb_display_reg__COLOR_GRADE_ENABLE__out_t;

    typedef struct {
        logic [4:0] value;
    } gpu_regs__fb_display_reg__RSVD_LO__out_t;

    typedef struct {
        logic [12:0] value;
    } gpu_regs__fb_display_reg__LUT_ADDR__out_t;

    typedef struct {
        logic [12:0] value;
    } gpu_regs__fb_display_reg__FB_ADDR__out_t;

    typedef struct {
        logic [31:0] value;
    } gpu_regs__fb_display_reg__RSVD_HI__out_t;

    typedef struct {
        gpu_regs__fb_display_reg__COLOR_GRADE_ENABLE__out_t COLOR_GRADE_ENABLE;
        gpu_regs__fb_display_reg__RSVD_LO__out_t RSVD_LO;
        gpu_regs__fb_display_reg__LUT_ADDR__out_t LUT_ADDR;
        gpu_regs__fb_display_reg__FB_ADDR__out_t FB_ADDR;
        gpu_regs__fb_display_reg__RSVD_HI__out_t RSVD_HI;
    } gpu_regs__fb_display_reg__out_t;

    typedef struct {
        logic [9:0] value;
    } gpu_regs__fb_control_reg__SCISSOR_X__out_t;

    typedef struct {
        logic [9:0] value;
    } gpu_regs__fb_control_reg__SCISSOR_Y__out_t;

    typedef struct {
        logic [9:0] value;
    } gpu_regs__fb_control_reg__SCISSOR_WIDTH__out_t;

    typedef struct {
        logic [9:0] value;
    } gpu_regs__fb_control_reg__SCISSOR_HEIGHT__out_t;

    typedef struct {
        logic value;
    } gpu_regs__fb_control_reg__Z_WRITE_EN_OVERRIDE__out_t;

    typedef struct {
        logic value;
    } gpu_regs__fb_control_reg__RSVD_41__out_t;

    typedef struct {
        logic value;
    } gpu_regs__fb_control_reg__STENCIL_WRITE_EN__out_t;

    typedef struct {
        logic [20:0] value;
    } gpu_regs__fb_control_reg__RSVD_HI__out_t;

    typedef struct {
        gpu_regs__fb_control_reg__SCISSOR_X__out_t SCISSOR_X;
        gpu_regs__fb_control_reg__SCISSOR_Y__out_t SCISSOR_Y;
        gpu_regs__fb_control_reg__SCISSOR_WIDTH__out_t SCISSOR_WIDTH;
        gpu_regs__fb_control_reg__SCISSOR_HEIGHT__out_t SCISSOR_HEIGHT;
        gpu_regs__fb_control_reg__Z_WRITE_EN_OVERRIDE__out_t Z_WRITE_EN_OVERRIDE;
        gpu_regs__fb_control_reg__RSVD_41__out_t RSVD_41;
        gpu_regs__fb_control_reg__STENCIL_WRITE_EN__out_t STENCIL_WRITE_EN;
        gpu_regs__fb_control_reg__RSVD_HI__out_t RSVD_HI;
    } gpu_regs__fb_control_reg__out_t;

    typedef struct {
        logic [31:0] value;
    } gpu_regs__perf_pair_reg__COUNTER_A__out_t;

    typedef struct {
        logic [31:0] value;
    } gpu_regs__perf_pair_reg__COUNTER_B__out_t;

    typedef struct {
        gpu_regs__perf_pair_reg__COUNTER_A__out_t COUNTER_A;
        gpu_regs__perf_pair_reg__COUNTER_B__out_t COUNTER_B;
    } gpu_regs__perf_pair_reg__out_t;

    typedef struct {
        logic [31:0] value;
    } gpu_regs__mem_addr_reg__ADDR__out_t;

    typedef struct {
        logic [31:0] value;
    } gpu_regs__mem_addr_reg__RSVD__out_t;

    typedef struct {
        gpu_regs__mem_addr_reg__ADDR__out_t ADDR;
        gpu_regs__mem_addr_reg__RSVD__out_t RSVD;
    } gpu_regs__mem_addr_reg__out_t;

    typedef struct {
        logic [31:0] value;
    } gpu_regs__mem_data_reg__DATA__out_t;

    typedef struct {
        logic [31:0] value;
    } gpu_regs__mem_data_reg__RSVD__out_t;

    typedef struct {
        gpu_regs__mem_data_reg__DATA__out_t DATA;
        gpu_regs__mem_data_reg__RSVD__out_t RSVD;
    } gpu_regs__mem_data_reg__out_t;

    typedef struct {
        logic [7:0] value;
    } gpu_regs__status_reg__FIFO_DEPTH__out_t;

    typedef struct {
        logic value;
    } gpu_regs__status_reg__BUSY__out_t;

    typedef struct {
        logic value;
    } gpu_regs__status_reg__VBLANK__out_t;

    typedef struct {
        logic [53:0] value;
    } gpu_regs__status_reg__RSVD__out_t;

    typedef struct {
        gpu_regs__status_reg__FIFO_DEPTH__out_t FIFO_DEPTH;
        gpu_regs__status_reg__BUSY__out_t BUSY;
        gpu_regs__status_reg__VBLANK__out_t VBLANK;
        gpu_regs__status_reg__RSVD__out_t RSVD;
    } gpu_regs__status_reg__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__id_reg__DEVICE_ID__out_t;

    typedef struct {
        logic [15:0] value;
    } gpu_regs__id_reg__VERSION__out_t;

    typedef struct {
        logic [31:0] value;
    } gpu_regs__id_reg__RSVD__out_t;

    typedef struct {
        gpu_regs__id_reg__DEVICE_ID__out_t DEVICE_ID;
        gpu_regs__id_reg__VERSION__out_t VERSION;
        gpu_regs__id_reg__RSVD__out_t RSVD;
    } gpu_regs__id_reg__out_t;

    typedef struct {
        gpu_regs__color_reg__out_t COLOR;
        gpu_regs__uv0_uv1_reg__out_t UV0_UV1;
        gpu_regs__light_dir_reg__out_t LIGHT_DIR;
        gpu_regs__vertex_reg__out_t VERTEX_NOKICK;
        gpu_regs__vertex_reg__out_t VERTEX_KICK_012;
        gpu_regs__vertex_reg__out_t VERTEX_KICK_021;
        gpu_regs__tex_base_reg__out_t TEX0_BASE;
        gpu_regs__tex_fmt_reg__out_t TEX0_FMT;
        gpu_regs__tex_mip_bias_reg__out_t TEX0_MIP_BIAS;
        gpu_regs__tex_wrap_reg__out_t TEX0_WRAP;
        gpu_regs__tex_base_reg__out_t TEX1_BASE;
        gpu_regs__tex_fmt_reg__out_t TEX1_FMT;
        gpu_regs__tex_mip_bias_reg__out_t TEX1_MIP_BIAS;
        gpu_regs__tex_wrap_reg__out_t TEX1_WRAP;
        gpu_regs__cc_mode_reg__out_t CC_MODE;
        gpu_regs__mat_color_reg__out_t MAT_COLOR0;
        gpu_regs__mat_color_reg__out_t MAT_COLOR1;
        gpu_regs__mat_color_reg__out_t FOG_COLOR;
        gpu_regs__render_mode_reg__out_t RENDER_MODE;
        gpu_regs__z_range_reg__out_t Z_RANGE;
        gpu_regs__fb_addr_reg__out_t FB_DRAW;
        gpu_regs__fb_display_reg__out_t FB_DISPLAY;
        gpu_regs__fb_addr_reg__out_t FB_ZBUFFER;
        gpu_regs__fb_control_reg__out_t FB_CONTROL;
        gpu_regs__fb_display_reg__out_t FB_DISPLAY_SYNC;
        gpu_regs__perf_pair_reg__out_t PERF_TEX0;
        gpu_regs__perf_pair_reg__out_t PERF_TEX1;
        gpu_regs__perf_pair_reg__out_t PERF_PIXELS;
        gpu_regs__perf_pair_reg__out_t PERF_FRAGMENTS;
        gpu_regs__perf_pair_reg__out_t PERF_STALL_VS;
        gpu_regs__perf_pair_reg__out_t PERF_STALL_CT;
        gpu_regs__mem_addr_reg__out_t MEM_ADDR;
        gpu_regs__mem_data_reg__out_t MEM_DATA;
        gpu_regs__status_reg__out_t STATUS;
        gpu_regs__id_reg__out_t ID;
    } gpu_regs__out_t;

    typedef enum logic {
        tex_format_e__RGBA4444 = 'h0,
        tex_format_e__BC1 = 'h1
    } tex_format_e_e;

    typedef enum logic [1:0] {
        tex_filter_e__NEAREST = 'h0,
        tex_filter_e__BILINEAR = 'h1,
        tex_filter_e__TRILINEAR = 'h2
    } tex_filter_e_e;

    typedef enum logic [1:0] {
        wrap_mode_e__REPEAT = 'h0,
        wrap_mode_e__CLAMP_TO_EDGE = 'h1,
        wrap_mode_e__CLAMP_TO_ZERO = 'h2,
        wrap_mode_e__MIRROR = 'h3
    } wrap_mode_e_e;

    typedef enum logic [1:0] {
        cull_mode_e__CULL_NONE = 'h0,
        cull_mode_e__CULL_CW = 'h1,
        cull_mode_e__CULL_CCW = 'h2
    } cull_mode_e_e;

    typedef enum logic [1:0] {
        alpha_blend_e__DISABLED = 'h0,
        alpha_blend_e__ADD = 'h1,
        alpha_blend_e__SUBTRACT = 'h2,
        alpha_blend_e__BLEND = 'h3
    } alpha_blend_e_e;

    typedef enum logic {
        dither_pattern_e__BLUE_NOISE_16X16 = 'h0
    } dither_pattern_e_e;

    typedef enum logic [2:0] {
        z_compare_e__LESS = 'h0,
        z_compare_e__LEQUAL = 'h1,
        z_compare_e__EQUAL = 'h2,
        z_compare_e__GEQUAL = 'h3,
        z_compare_e__GREATER = 'h4,
        z_compare_e__NOTEQUAL = 'h5,
        z_compare_e__ALWAYS = 'h6,
        z_compare_e__NEVER = 'h7
    } z_compare_e_e;
endpackage
