# 552-Project
Creating a MIPS-style CPU

## Phase 1
[Project Description](file:///C:/Users/lcgunn/Downloads/ece552s2024-projectdescription-phase1%201.pdf)

Notes for Organizing Tasks: [552 Phase 1 L & S](https://docs.google.com/document/d/1EIT2YE9qVkbk8FTKkhfBuAA56mgEnbDFtGcCBj3Gh_Q/edit?usp=sharing)
### WISC-S24 ISA Specifications
1) Compute Instructions
2) Memory Instructions
3) Control Instructions/Signals

### Memory System   
1) Single-cycle Instruction Memory
2) Data Memory

### Implementation
1) Design
2) Reset Sequence
3) Flags
4) Interface
