

================================================================
== Vivado HLS Report for 'qam_dem_top'
================================================================
* Date:           Wed Jan 21 09:35:33 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        qam_dem
* Solution:       solution1
* Product family: spartan6
* Target device:  xc6slx45tfgg484-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.65|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   14|   14|   15|   15| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+
        |                                   |                        |  Latency  |  Interval | Pipeline|
        |              Instance             |         Module         | min | max | min | max |   Type  |
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+
        |grp_qam_dem_top_mounstrito_fu_123  |qam_dem_top_mounstrito  |   14|   14|   14|   14|   none  |
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48A|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        1|      1|    434|   1285|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      2|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        1|      1|    436|   1285|
+-----------------+---------+-------+-------+-------+
|Available        |      116|     58|  54576|  27288|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |    ~0   |      1|   ~0  |      4|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+-------+-----+------+
    |          Instance         |         Module         | BRAM_18K| DSP48A|  FF |  LUT |
    +---------------------------+------------------------+---------+-------+-----+------+
    |qam_dem_top_mounstrito_U0  |qam_dem_top_mounstrito  |        1|      1|  434|  1285|
    +---------------------------+------------------------+---------+-------+-----+------+
    |Total                      |                        |        1|      1|  434|  1285|
    +---------------------------+------------------------+---------+-------+-----+------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------------+---+----+-----+-----------+
    |                    Name                   | FF| LUT| Bits| Const Bits|
    +-------------------------------------------+---+----+-----+-----------+
    |ap_CS                                      |  1|   0|    1|          0|
    |ap_reg_procdone_qam_dem_top_mounstrito_U0  |  1|   0|    1|          0|
    +-------------------------------------------+---+----+-----+-----------+
    |Total                                      |  2|   0|    2|          0|
    +-------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------+-----+-----+------------+---------------------+--------------+
|din_i_V              |  in |   16|   ap_none  |       din_i_V       |    scalar    |
|din_q_V              |  in |   16|   ap_none  |       din_q_V       |    scalar    |
|dout_mix_i_V         | out |   16|   ap_none  |     dout_mix_i_V    |    pointer   |
|dout_mix_q_V         | out |   16|   ap_none  |     dout_mix_q_V    |    pointer   |
|ph_in_i_V            |  in |   12|   ap_none  |      ph_in_i_V      |    scalar    |
|ph_in_q_V            |  in |   12|   ap_none  |      ph_in_q_V      |    scalar    |
|ph_out_i_V           | out |   12|   ap_none  |      ph_out_i_V     |    pointer   |
|ph_out_q_V           | out |   12|   ap_none  |      ph_out_q_V     |    pointer   |
|loop_integ_V         | out |   28|   ap_none  |     loop_integ_V    |    pointer   |
|control_qam_V        |  in |    2|   ap_none  |    control_qam_V    |    scalar    |
|control_lf_p         |  in |    8|   ap_none  |     control_lf_p    |    scalar    |
|control_lf_i         |  in |    8|   ap_none  |     control_lf_i    |    scalar    |
|control_lf_out_gain  |  in |    8|   ap_none  | control_lf_out_gain |    scalar    |
|control_reg_clr      |  in |    1|   ap_none  |   control_reg_clr   |    scalar    |
|control_reg_init_V   |  in |   28|   ap_none  |  control_reg_init_V |    scalar    |
|ap_clk               |  in |    1| ap_ctrl_hs |     qam_dem_top     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |     qam_dem_top     | return value |
|ap_done              | out |    1| ap_ctrl_hs |     qam_dem_top     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |     qam_dem_top     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |     qam_dem_top     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |     qam_dem_top     | return value |
+---------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 1 2 3 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 7.81ns
ST_1: control_reg_init_V_read [1/1] 0.00ns
codeRepl:21  %control_reg_init_V_read = call i28 @_ssdm_op_Read.ap_auto.i28(i28 %control_reg_init_V)

ST_1: control_reg_clr_read [1/1] 0.00ns
codeRepl:22  %control_reg_clr_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %control_reg_clr)

ST_1: control_lf_out_gain_read [1/1] 0.00ns
codeRepl:23  %control_lf_out_gain_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %control_lf_out_gain)

ST_1: control_lf_i_read [1/1] 0.00ns
codeRepl:24  %control_lf_i_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %control_lf_i)

ST_1: control_lf_p_read [1/1] 0.00ns
codeRepl:25  %control_lf_p_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %control_lf_p)

ST_1: ph_in_q_V_read [1/1] 0.00ns
codeRepl:26  %ph_in_q_V_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %ph_in_q_V)

ST_1: ph_in_i_V_read [1/1] 0.00ns
codeRepl:27  %ph_in_i_V_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %ph_in_i_V)

ST_1: din_q_V_read [1/1] 0.00ns
codeRepl:28  %din_q_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %din_q_V)

ST_1: din_i_V_read [1/1] 0.00ns
codeRepl:29  %din_i_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %din_i_V)

ST_1: stg_13 [2/2] 7.81ns
codeRepl:30  call fastcc void @qam_dem_top_mounstrito(i16 %din_i_V_read, i16 %din_q_V_read, i16* %dout_mix_i_V, i16* %dout_mix_q_V, i12 %ph_in_i_V_read, i12 %ph_in_q_V_read, i12* %ph_out_i_V, i12* %ph_out_q_V, i28* %loop_integ_V, i8 %control_lf_p_read, i8 %control_lf_i_read, i8 %control_lf_out_gain_read, i1 %control_reg_clr_read, i28 %control_reg_init_V_read)


 <State 2>: 6.04ns
ST_2: stg_14 [1/2] 6.04ns
codeRepl:30  call fastcc void @qam_dem_top_mounstrito(i16 %din_i_V_read, i16 %din_q_V_read, i16* %dout_mix_i_V, i16* %dout_mix_q_V, i12 %ph_in_i_V_read, i12 %ph_in_q_V_read, i12* %ph_out_i_V, i12* %ph_out_q_V, i28* %loop_integ_V, i8 %control_lf_p_read, i8 %control_lf_i_read, i8 %control_lf_out_gain_read, i1 %control_reg_clr_read, i28 %control_reg_init_V_read)


 <State 3>: 0.00ns
ST_3: stg_15 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind

ST_3: stg_16 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i16 %din_i_V), !map !7

ST_3: stg_17 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i16 %din_q_V), !map !13

ST_3: stg_18 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i16* %dout_mix_i_V), !map !17

ST_3: stg_19 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i16* %dout_mix_q_V), !map !21

ST_3: stg_20 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i12 %ph_in_i_V), !map !25

ST_3: stg_21 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i12 %ph_in_q_V), !map !29

ST_3: stg_22 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i12* %ph_out_i_V), !map !33

ST_3: stg_23 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i12* %ph_out_q_V), !map !37

ST_3: stg_24 [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i28* %loop_integ_V), !map !41

ST_3: stg_25 [1/1] 0.00ns
codeRepl:10  call void (...)* @_ssdm_op_SpecBitsMap(i2 %control_qam_V), !map !45

ST_3: stg_26 [1/1] 0.00ns
codeRepl:11  call void (...)* @_ssdm_op_SpecBitsMap(i8 %control_lf_p), !map !49

ST_3: stg_27 [1/1] 0.00ns
codeRepl:12  call void (...)* @_ssdm_op_SpecBitsMap(i8 %control_lf_i), !map !53

ST_3: stg_28 [1/1] 0.00ns
codeRepl:13  call void (...)* @_ssdm_op_SpecBitsMap(i8 %control_lf_out_gain), !map !57

ST_3: stg_29 [1/1] 0.00ns
codeRepl:14  call void (...)* @_ssdm_op_SpecBitsMap(i1 %control_reg_clr), !map !61

ST_3: stg_30 [1/1] 0.00ns
codeRepl:15  call void (...)* @_ssdm_op_SpecBitsMap(i28 %control_reg_init_V), !map !65

ST_3: stg_31 [1/1] 0.00ns
codeRepl:16  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @str) nounwind

ST_3: stg_32 [1/1] 0.00ns
codeRepl:17  call void (...)* @_ssdm_op_SpecInterface(i16* %dout_mix_i_V, i16* %dout_mix_q_V, [8 x i8]* @p_str2, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: stg_33 [1/1] 0.00ns
codeRepl:18  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind

ST_3: stg_34 [1/1] 0.00ns
codeRepl:19  call void (...)* @_ssdm_op_SpecInterface(i28* %loop_integ_V, [8 x i8]* @p_str2, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: stg_35 [1/1] 0.00ns
codeRepl:20  call void (...)* @_ssdm_op_SpecInterface(i12* %ph_out_i_V, i12* %ph_out_q_V, [8 x i8]* @p_str2, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: stg_36 [1/1] 0.00ns
codeRepl:31  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ din_i_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x517e5c0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_q_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x545ace0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dout_mix_i_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x683b6d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dout_mix_q_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x683bca0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ph_in_i_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x683c270; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ph_in_q_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x683c840; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ph_out_i_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x683cf90; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ph_out_q_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x68c6f50; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ loop_integ_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x68c76a0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ control_qam_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x6845730; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ control_lf_p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x6848b60; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ control_lf_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x68498f0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ control_lf_out_gain]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x6849ec0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ control_reg_clr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x684a490; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ control_reg_init_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x684b300; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_reg_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; mode=0x684b8d0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phase_angle_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; mode=0x684bea0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cos_lut]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x684c470; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
control_reg_init_V_read  (read                ) [ 0010]
control_reg_clr_read     (read                ) [ 0010]
control_lf_out_gain_read (read                ) [ 0010]
control_lf_i_read        (read                ) [ 0010]
control_lf_p_read        (read                ) [ 0010]
ph_in_q_V_read           (read                ) [ 0010]
ph_in_i_V_read           (read                ) [ 0010]
din_q_V_read             (read                ) [ 0010]
din_i_V_read             (read                ) [ 0010]
stg_14                   (call                ) [ 0000]
stg_15                   (specdataflowpipeline) [ 0000]
stg_16                   (specbitsmap         ) [ 0000]
stg_17                   (specbitsmap         ) [ 0000]
stg_18                   (specbitsmap         ) [ 0000]
stg_19                   (specbitsmap         ) [ 0000]
stg_20                   (specbitsmap         ) [ 0000]
stg_21                   (specbitsmap         ) [ 0000]
stg_22                   (specbitsmap         ) [ 0000]
stg_23                   (specbitsmap         ) [ 0000]
stg_24                   (specbitsmap         ) [ 0000]
stg_25                   (specbitsmap         ) [ 0000]
stg_26                   (specbitsmap         ) [ 0000]
stg_27                   (specbitsmap         ) [ 0000]
stg_28                   (specbitsmap         ) [ 0000]
stg_29                   (specbitsmap         ) [ 0000]
stg_30                   (specbitsmap         ) [ 0000]
stg_31                   (spectopmodule       ) [ 0000]
stg_32                   (specinterface       ) [ 0000]
stg_33                   (specdataflowpipeline) [ 0000]
stg_34                   (specinterface       ) [ 0000]
stg_35                   (specinterface       ) [ 0000]
stg_36                   (ret                 ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="din_i_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_i_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="din_q_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_q_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dout_mix_i_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_mix_i_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dout_mix_q_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_mix_q_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ph_in_i_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ph_in_i_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ph_in_q_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ph_in_q_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ph_out_i_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ph_out_i_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ph_out_q_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ph_out_q_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="loop_integ_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_integ_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="control_qam_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_qam_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="control_lf_p">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_lf_p"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="control_lf_i">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_lf_i"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="control_lf_out_gain">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_lf_out_gain"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="control_reg_clr">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_reg_clr"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="control_reg_init_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_reg_init_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="i_reg_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_reg_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="phase_angle_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phase_angle_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="cos_lut">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_lut"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i28"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qam_dem_top_mounstrito"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="control_reg_init_V_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="28" slack="0"/>
<pin id="70" dir="0" index="1" bw="28" slack="0"/>
<pin id="71" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="control_reg_init_V_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="control_reg_clr_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="control_reg_clr_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="control_lf_out_gain_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="control_lf_out_gain_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="control_lf_i_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="control_lf_i_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="control_lf_p_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="control_lf_p_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="ph_in_q_V_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="12" slack="0"/>
<pin id="100" dir="0" index="1" bw="12" slack="0"/>
<pin id="101" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ph_in_q_V_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="ph_in_i_V_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="12" slack="0"/>
<pin id="106" dir="0" index="1" bw="12" slack="0"/>
<pin id="107" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ph_in_i_V_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="din_q_V_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_q_V_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="din_i_V_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_i_V_read/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_qam_dem_top_mounstrito_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="16" slack="0"/>
<pin id="126" dir="0" index="2" bw="16" slack="0"/>
<pin id="127" dir="0" index="3" bw="16" slack="0"/>
<pin id="128" dir="0" index="4" bw="16" slack="0"/>
<pin id="129" dir="0" index="5" bw="12" slack="0"/>
<pin id="130" dir="0" index="6" bw="12" slack="0"/>
<pin id="131" dir="0" index="7" bw="12" slack="0"/>
<pin id="132" dir="0" index="8" bw="12" slack="0"/>
<pin id="133" dir="0" index="9" bw="28" slack="0"/>
<pin id="134" dir="0" index="10" bw="8" slack="0"/>
<pin id="135" dir="0" index="11" bw="8" slack="0"/>
<pin id="136" dir="0" index="12" bw="8" slack="0"/>
<pin id="137" dir="0" index="13" bw="1" slack="0"/>
<pin id="138" dir="0" index="14" bw="28" slack="0"/>
<pin id="139" dir="0" index="15" bw="28" slack="0"/>
<pin id="140" dir="0" index="16" bw="16" slack="0"/>
<pin id="141" dir="0" index="17" bw="15" slack="0"/>
<pin id="142" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_13/1 "/>
</bind>
</comp>

<comp id="161" class="1005" name="control_reg_init_V_read_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="28" slack="1"/>
<pin id="163" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="control_reg_init_V_read "/>
</bind>
</comp>

<comp id="166" class="1005" name="control_reg_clr_read_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="control_reg_clr_read "/>
</bind>
</comp>

<comp id="171" class="1005" name="control_lf_out_gain_read_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="1"/>
<pin id="173" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="control_lf_out_gain_read "/>
</bind>
</comp>

<comp id="176" class="1005" name="control_lf_i_read_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="1"/>
<pin id="178" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="control_lf_i_read "/>
</bind>
</comp>

<comp id="181" class="1005" name="control_lf_p_read_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="1"/>
<pin id="183" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="control_lf_p_read "/>
</bind>
</comp>

<comp id="186" class="1005" name="ph_in_q_V_read_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="12" slack="1"/>
<pin id="188" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ph_in_q_V_read "/>
</bind>
</comp>

<comp id="191" class="1005" name="ph_in_i_V_read_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="12" slack="1"/>
<pin id="193" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ph_in_i_V_read "/>
</bind>
</comp>

<comp id="196" class="1005" name="din_q_V_read_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="1"/>
<pin id="198" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="din_q_V_read "/>
</bind>
</comp>

<comp id="201" class="1005" name="din_i_V_read_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="1"/>
<pin id="203" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="din_i_V_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="36" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="28" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="38" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="26" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="40" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="40" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="40" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="42" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="42" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="44" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="44" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="143"><net_src comp="46" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="144"><net_src comp="116" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="145"><net_src comp="110" pin="2"/><net_sink comp="123" pin=2"/></net>

<net id="146"><net_src comp="4" pin="0"/><net_sink comp="123" pin=3"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="123" pin=4"/></net>

<net id="148"><net_src comp="104" pin="2"/><net_sink comp="123" pin=5"/></net>

<net id="149"><net_src comp="98" pin="2"/><net_sink comp="123" pin=6"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="123" pin=7"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="123" pin=8"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="123" pin=9"/></net>

<net id="153"><net_src comp="92" pin="2"/><net_sink comp="123" pin=10"/></net>

<net id="154"><net_src comp="86" pin="2"/><net_sink comp="123" pin=11"/></net>

<net id="155"><net_src comp="80" pin="2"/><net_sink comp="123" pin=12"/></net>

<net id="156"><net_src comp="74" pin="2"/><net_sink comp="123" pin=13"/></net>

<net id="157"><net_src comp="68" pin="2"/><net_sink comp="123" pin=14"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="123" pin=15"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="123" pin=16"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="123" pin=17"/></net>

<net id="164"><net_src comp="68" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="123" pin=14"/></net>

<net id="169"><net_src comp="74" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="123" pin=13"/></net>

<net id="174"><net_src comp="80" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="123" pin=12"/></net>

<net id="179"><net_src comp="86" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="123" pin=11"/></net>

<net id="184"><net_src comp="92" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="123" pin=10"/></net>

<net id="189"><net_src comp="98" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="123" pin=6"/></net>

<net id="194"><net_src comp="104" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="123" pin=5"/></net>

<net id="199"><net_src comp="110" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="204"><net_src comp="116" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="123" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dout_mix_i_V | {1 2 }
	Port: dout_mix_q_V | {1 2 }
	Port: ph_out_i_V | {1 2 }
	Port: ph_out_q_V | {1 2 }
	Port: loop_integ_V | {1 2 }
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit           |  DSP48A |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|---------|
|   call   |  grp_qam_dem_top_mounstrito_fu_123  |    1    |  6.436  |   450   |   1231  |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |  control_reg_init_V_read_read_fu_68 |    0    |    0    |    0    |    0    |
|          |   control_reg_clr_read_read_fu_74   |    0    |    0    |    0    |    0    |
|          | control_lf_out_gain_read_read_fu_80 |    0    |    0    |    0    |    0    |
|          |     control_lf_i_read_read_fu_86    |    0    |    0    |    0    |    0    |
|   read   |     control_lf_p_read_read_fu_92    |    0    |    0    |    0    |    0    |
|          |      ph_in_q_V_read_read_fu_98      |    0    |    0    |    0    |    0    |
|          |      ph_in_i_V_read_read_fu_104     |    0    |    0    |    0    |    0    |
|          |       din_q_V_read_read_fu_110      |    0    |    0    |    0    |    0    |
|          |       din_i_V_read_read_fu_116      |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   Total  |                                     |    1    |  6.436  |   450   |   1231  |
|----------|-------------------------------------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|cos_lut|    1   |    0   |    0   |
+-------+--------+--------+--------+
| Total |    1   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|    control_lf_i_read_reg_176   |    8   |
|control_lf_out_gain_read_reg_171|    8   |
|    control_lf_p_read_reg_181   |    8   |
|  control_reg_clr_read_reg_166  |    1   |
| control_reg_init_V_read_reg_161|   28   |
|      din_i_V_read_reg_201      |   16   |
|      din_q_V_read_reg_196      |   16   |
|     ph_in_i_V_read_reg_191     |   12   |
|     ph_in_q_V_read_reg_186     |   12   |
+--------------------------------+--------+
|              Total             |   109  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
| grp_qam_dem_top_mounstrito_fu_123 |  p1  |   2  |  16  |   32   ||    16   |
| grp_qam_dem_top_mounstrito_fu_123 |  p2  |   2  |  16  |   32   ||    16   |
| grp_qam_dem_top_mounstrito_fu_123 |  p5  |   2  |  12  |   24   ||    12   |
| grp_qam_dem_top_mounstrito_fu_123 |  p6  |   2  |  12  |   24   ||    12   |
| grp_qam_dem_top_mounstrito_fu_123 |  p10 |   2  |   8  |   16   ||    8    |
| grp_qam_dem_top_mounstrito_fu_123 |  p11 |   2  |   8  |   16   ||    8    |
| grp_qam_dem_top_mounstrito_fu_123 |  p12 |   2  |   8  |   16   ||    8    |
| grp_qam_dem_top_mounstrito_fu_123 |  p13 |   2  |   1  |    2   ||    1    |
| grp_qam_dem_top_mounstrito_fu_123 |  p14 |   2  |  28  |   56   ||    28   |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |   218  ||  13.851 ||   109   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48A |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    6   |   450  |  1231  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   13   |    -   |   109  |
|  Register |    -   |    -   |    -   |   109  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   20   |   559  |  1340  |
+-----------+--------+--------+--------+--------+--------+
