

================================================================
== Vitis HLS Report for 'my_hash'
================================================================
* Date:           Sun Nov 26 15:57:17 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Optimized_Project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.812 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  66.670 ns|  66.670 ns|   10|   10|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.48>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%key_read = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %key"   --->   Operation 12 'read' 'key_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln1497 = trunc i21 %key_read"   --->   Operation 13 'trunc' 'trunc_ln1497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %trunc_ln1497, i5 0" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 14 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i6 %tmp" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 15 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%hashed = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i16.i1.i3.i1, i11 0, i16 %zext_ln12, i1 %trunc_ln1497, i3 0, i1 %trunc_ln1497" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 16 'bitconcatenate' 'hashed' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ret = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %key_read, i32 1"   --->   Operation 17 'bitselect' 'ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln1348 = zext i1 %ret"   --->   Operation 18 'zext' 'zext_ln1348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i1 %ret" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 19 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i5.i16.i1.i3.i1, i5 0, i16 %zext_ln12, i1 %trunc_ln1497, i3 0, i1 %trunc_ln1497" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 20 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.20ns)   --->   "%hashed_1 = add i32 %hashed, i32 %zext_ln1348" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 21 'add' 'hashed_1' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node hashed_2)   --->   "%shl_ln11 = shl i32 %hashed_1, i32 10" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 22 'shl' 'shl_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i1 %ret" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 23 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i5.i1.i3.i1, i1 %trunc_ln1497, i5 0, i1 %trunc_ln1497, i3 0, i1 %trunc_ln1497" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 24 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln11_1 = zext i11 %tmp_5" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 25 'zext' 'zext_ln11_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11 = add i26 %tmp_1, i26 %zext_ln10" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 26 'add' 'add_ln11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i32 %hashed_1" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 27 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln11, i10 0" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 28 'bitconcatenate' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_2 = add i32 %shl_ln11, i32 %hashed_1" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 29 'add' 'hashed_2' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %hashed_2, i32 6, i32 31" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 30 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node hashed_4)   --->   "%zext_ln12_1 = zext i26 %lshr_ln" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 31 'zext' 'zext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.94ns)   --->   "%add_ln12 = add i12 %zext_ln11_1, i12 %zext_ln11" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 32 'add' 'add_ln12' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln12_20 = zext i12 %add_ln12" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 33 'zext' 'zext_ln12_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i32 %hashed_1" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 34 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln12_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln12, i10 0" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 35 'bitconcatenate' 'trunc_ln12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln12_1 = add i26 %trunc_ln, i26 %add_ln11" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 36 'add' 'add_ln12_1' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node hashed_4)   --->   "%hashed_3 = xor i32 %zext_ln12_1, i32 %hashed_2" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 37 'xor' 'hashed_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%ret_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %key_read, i32 2"   --->   Operation 38 'bitselect' 'ret_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node hashed_4)   --->   "%zext_ln1348_1 = zext i1 %ret_1"   --->   Operation 39 'zext' 'zext_ln1348_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln10_1 = zext i1 %ret_1" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 40 'zext' 'zext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%add_ln10 = add i15 %trunc_ln12_1, i15 %zext_ln12_20" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 41 'add' 'add_ln10' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %hashed_2, i32 6, i32 20" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 42 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.33ns)   --->   "%xor_ln10 = xor i26 %lshr_ln, i26 %add_ln12_1" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 43 'xor' 'xor_ln10' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_4 = add i32 %hashed_3, i32 %zext_ln1348_1" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 44 'add' 'hashed_4' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln11_2 = zext i1 %ret_1" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 45 'zext' 'zext_ln11_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%xor_ln11 = xor i15 %trunc_ln1, i15 %add_ln10" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 46 'xor' 'xor_ln11' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_2 = add i26 %xor_ln10, i26 %zext_ln10_1" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 47 'add' 'add_ln11_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln11_19 = trunc i32 %hashed_4" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 48 'trunc' 'trunc_ln11_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln11_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln11_19, i10 0" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 49 'bitconcatenate' 'trunc_ln11_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_2 = add i15 %xor_ln11, i15 %zext_ln11_2" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 50 'add' 'add_ln12_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln12_2 = trunc i32 %hashed_4" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 51 'trunc' 'trunc_ln12_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln12_3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln12_2, i10 0" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 52 'bitconcatenate' 'trunc_ln12_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln12_3 = add i26 %trunc_ln11_1, i26 %add_ln11_2" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 53 'add' 'add_ln12_3' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%ret_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %key_read, i32 3"   --->   Operation 54 'bitselect' 'ret_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln10_2 = add i15 %trunc_ln12_3, i15 %add_ln12_2" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 55 'add' 'add_ln10_2' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%ret_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %key_read, i32 4"   --->   Operation 56 'bitselect' 'ret_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%ret_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %key_read, i32 5"   --->   Operation 57 'bitselect' 'ret_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%ret_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %key_read, i32 6"   --->   Operation 58 'bitselect' 'ret_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%ret_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %key_read, i32 7"   --->   Operation 59 'bitselect' 'ret_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%ret_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %key_read, i32 8"   --->   Operation 60 'bitselect' 'ret_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%ret_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %key_read, i32 9"   --->   Operation 61 'bitselect' 'ret_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%ret_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %key_read, i32 10"   --->   Operation 62 'bitselect' 'ret_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%ret_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %key_read, i32 11"   --->   Operation 63 'bitselect' 'ret_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%ret_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %key_read, i32 12"   --->   Operation 64 'bitselect' 'ret_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%ret_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %key_read, i32 13"   --->   Operation 65 'bitselect' 'ret_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%ret_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %key_read, i32 14"   --->   Operation 66 'bitselect' 'ret_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%ret_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %key_read, i32 15"   --->   Operation 67 'bitselect' 'ret_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%ret_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %key_read, i32 16"   --->   Operation 68 'bitselect' 'ret_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%ret_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %key_read, i32 17"   --->   Operation 69 'bitselect' 'ret_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%ret_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %key_read, i32 18"   --->   Operation 70 'bitselect' 'ret_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%ret_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %key_read, i32 19"   --->   Operation 71 'bitselect' 'ret_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %key_read, i32 20"   --->   Operation 72 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.81>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node hashed_5)   --->   "%shl_ln11_1 = shl i32 %hashed_4, i32 10" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 73 'shl' 'shl_ln11_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_5 = add i32 %shl_ln11_1, i32 %hashed_4" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 74 'add' 'hashed_5' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%lshr_ln12_1 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %hashed_5, i32 6, i32 31" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 75 'partselect' 'lshr_ln12_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node hashed_7)   --->   "%zext_ln12_2 = zext i26 %lshr_ln12_1" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 76 'zext' 'zext_ln12_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node hashed_7)   --->   "%hashed_6 = xor i32 %zext_ln12_2, i32 %hashed_5" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 77 'xor' 'hashed_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node hashed_7)   --->   "%zext_ln1348_2 = zext i1 %ret_2"   --->   Operation 78 'zext' 'zext_ln1348_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln10_2 = zext i1 %ret_2" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 79 'zext' 'zext_ln10_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln10_1 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %hashed_5, i32 6, i32 20" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 80 'partselect' 'trunc_ln10_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.33ns)   --->   "%xor_ln10_1 = xor i26 %lshr_ln12_1, i26 %add_ln12_3" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 81 'xor' 'xor_ln10_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_7 = add i32 %hashed_6, i32 %zext_ln1348_2" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 82 'add' 'hashed_7' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node hashed_8)   --->   "%shl_ln11_2 = shl i32 %hashed_7, i32 10" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 83 'shl' 'shl_ln11_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln11_3 = zext i1 %ret_2" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 84 'zext' 'zext_ln11_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.42ns)   --->   "%xor_ln11_1 = xor i15 %trunc_ln10_1, i15 %add_ln10_2" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 85 'xor' 'xor_ln11_1' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_4 = add i26 %xor_ln10_1, i26 %zext_ln10_2" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 86 'add' 'add_ln11_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln11_20 = trunc i32 %hashed_7" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 87 'trunc' 'trunc_ln11_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln11_2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln11_20, i10 0" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 88 'bitconcatenate' 'trunc_ln11_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_8 = add i32 %shl_ln11_2, i32 %hashed_7" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 89 'add' 'hashed_8' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%lshr_ln12_2 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %hashed_8, i32 6, i32 31" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 90 'partselect' 'lshr_ln12_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node hashed_10)   --->   "%zext_ln12_3 = zext i26 %lshr_ln12_2" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 91 'zext' 'zext_ln12_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_4 = add i15 %xor_ln11_1, i15 %zext_ln11_3" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 92 'add' 'add_ln12_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln12_4 = trunc i32 %hashed_7" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 93 'trunc' 'trunc_ln12_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln12_5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln12_4, i10 0" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 94 'bitconcatenate' 'trunc_ln12_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln12_5 = add i26 %trunc_ln11_2, i26 %add_ln11_4" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 95 'add' 'add_ln12_5' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node hashed_10)   --->   "%hashed_9 = xor i32 %zext_ln12_3, i32 %hashed_8" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 96 'xor' 'hashed_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node hashed_10)   --->   "%zext_ln1348_3 = zext i1 %ret_3"   --->   Operation 97 'zext' 'zext_ln1348_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln10_4 = add i15 %trunc_ln12_5, i15 %add_ln12_4" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 98 'add' 'add_ln10_4' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln10_2 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %hashed_8, i32 6, i32 20" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 99 'partselect' 'trunc_ln10_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.33ns)   --->   "%xor_ln10_2 = xor i26 %lshr_ln12_2, i26 %add_ln12_5" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 100 'xor' 'xor_ln10_2' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_10 = add i32 %hashed_9, i32 %zext_ln1348_3" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 101 'add' 'hashed_10' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.42ns)   --->   "%xor_ln11_2 = xor i15 %trunc_ln10_2, i15 %add_ln10_4" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 102 'xor' 'xor_ln11_2' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln11_21 = trunc i32 %hashed_10" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 103 'trunc' 'trunc_ln11_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln12_6 = trunc i32 %hashed_10" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 104 'trunc' 'trunc_ln12_6' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.81>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln10_3 = zext i1 %ret_3" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 105 'zext' 'zext_ln10_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node hashed_11)   --->   "%shl_ln11_3 = shl i32 %hashed_10, i32 10" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 106 'shl' 'shl_ln11_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln11_4 = zext i1 %ret_3" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 107 'zext' 'zext_ln11_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_6 = add i26 %xor_ln10_2, i26 %zext_ln10_3" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 108 'add' 'add_ln11_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln11_3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln11_21, i10 0" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 109 'bitconcatenate' 'trunc_ln11_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_11 = add i32 %shl_ln11_3, i32 %hashed_10" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 110 'add' 'hashed_11' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%lshr_ln12_3 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %hashed_11, i32 6, i32 31" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 111 'partselect' 'lshr_ln12_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node hashed_13)   --->   "%zext_ln12_4 = zext i26 %lshr_ln12_3" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 112 'zext' 'zext_ln12_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_6 = add i15 %xor_ln11_2, i15 %zext_ln11_4" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 113 'add' 'add_ln12_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln12_7 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln12_6, i10 0" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 114 'bitconcatenate' 'trunc_ln12_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln12_7 = add i26 %trunc_ln11_3, i26 %add_ln11_6" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 115 'add' 'add_ln12_7' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node hashed_13)   --->   "%hashed_12 = xor i32 %zext_ln12_4, i32 %hashed_11" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 116 'xor' 'hashed_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node hashed_13)   --->   "%zext_ln1348_4 = zext i1 %ret_4"   --->   Operation 117 'zext' 'zext_ln1348_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln10_4 = zext i1 %ret_4" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 118 'zext' 'zext_ln10_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln10_6 = add i15 %trunc_ln12_7, i15 %add_ln12_6" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 119 'add' 'add_ln10_6' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln10_3 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %hashed_11, i32 6, i32 20" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 120 'partselect' 'trunc_ln10_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.33ns)   --->   "%xor_ln10_3 = xor i26 %lshr_ln12_3, i26 %add_ln12_7" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 121 'xor' 'xor_ln10_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_13 = add i32 %hashed_12, i32 %zext_ln1348_4" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 122 'add' 'hashed_13' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node hashed_14)   --->   "%shl_ln11_4 = shl i32 %hashed_13, i32 10" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 123 'shl' 'shl_ln11_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln11_5 = zext i1 %ret_4" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 124 'zext' 'zext_ln11_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.42ns)   --->   "%xor_ln11_3 = xor i15 %trunc_ln10_3, i15 %add_ln10_6" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 125 'xor' 'xor_ln11_3' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_8 = add i26 %xor_ln10_3, i26 %zext_ln10_4" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 126 'add' 'add_ln11_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln11_22 = trunc i32 %hashed_13" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 127 'trunc' 'trunc_ln11_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln11_4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln11_22, i10 0" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 128 'bitconcatenate' 'trunc_ln11_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_14 = add i32 %shl_ln11_4, i32 %hashed_13" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 129 'add' 'hashed_14' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%lshr_ln12_4 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %hashed_14, i32 6, i32 31" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 130 'partselect' 'lshr_ln12_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node hashed_16)   --->   "%zext_ln12_5 = zext i26 %lshr_ln12_4" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 131 'zext' 'zext_ln12_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_8 = add i15 %xor_ln11_3, i15 %zext_ln11_5" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 132 'add' 'add_ln12_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln12_8 = trunc i32 %hashed_13" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 133 'trunc' 'trunc_ln12_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln12_9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln12_8, i10 0" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 134 'bitconcatenate' 'trunc_ln12_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln12_9 = add i26 %trunc_ln11_4, i26 %add_ln11_8" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 135 'add' 'add_ln12_9' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node hashed_16)   --->   "%hashed_15 = xor i32 %zext_ln12_5, i32 %hashed_14" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 136 'xor' 'hashed_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node hashed_16)   --->   "%zext_ln1348_5 = zext i1 %ret_5"   --->   Operation 137 'zext' 'zext_ln1348_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln10_8 = add i15 %trunc_ln12_9, i15 %add_ln12_8" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 138 'add' 'add_ln10_8' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln10_4 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %hashed_14, i32 6, i32 20" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 139 'partselect' 'trunc_ln10_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.33ns)   --->   "%xor_ln10_4 = xor i26 %lshr_ln12_4, i26 %add_ln12_9" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 140 'xor' 'xor_ln10_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_16 = add i32 %hashed_15, i32 %zext_ln1348_5" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 141 'add' 'hashed_16' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.42ns)   --->   "%xor_ln11_4 = xor i15 %trunc_ln10_4, i15 %add_ln10_8" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 142 'xor' 'xor_ln11_4' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln11_23 = trunc i32 %hashed_16" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 143 'trunc' 'trunc_ln11_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln12_11 = trunc i32 %hashed_16" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 144 'trunc' 'trunc_ln12_11' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.81>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln10_5 = zext i1 %ret_5" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 145 'zext' 'zext_ln10_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node hashed_17)   --->   "%shl_ln11_5 = shl i32 %hashed_16, i32 10" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 146 'shl' 'shl_ln11_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln11_6 = zext i1 %ret_5" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 147 'zext' 'zext_ln11_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_10 = add i26 %xor_ln10_4, i26 %zext_ln10_5" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 148 'add' 'add_ln11_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln11_5 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln11_23, i10 0" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 149 'bitconcatenate' 'trunc_ln11_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_17 = add i32 %shl_ln11_5, i32 %hashed_16" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 150 'add' 'hashed_17' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%lshr_ln12_5 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %hashed_17, i32 6, i32 31" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 151 'partselect' 'lshr_ln12_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node hashed_19)   --->   "%zext_ln12_6 = zext i26 %lshr_ln12_5" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 152 'zext' 'zext_ln12_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_10 = add i15 %xor_ln11_4, i15 %zext_ln11_6" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 153 'add' 'add_ln12_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln12_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln12_11, i10 0" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 154 'bitconcatenate' 'trunc_ln12_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln12_11 = add i26 %trunc_ln11_5, i26 %add_ln11_10" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 155 'add' 'add_ln12_11' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node hashed_19)   --->   "%hashed_18 = xor i32 %zext_ln12_6, i32 %hashed_17" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 156 'xor' 'hashed_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node hashed_19)   --->   "%zext_ln1348_6 = zext i1 %ret_6"   --->   Operation 157 'zext' 'zext_ln1348_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln10_6 = zext i1 %ret_6" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 158 'zext' 'zext_ln10_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln10_10 = add i15 %trunc_ln12_s, i15 %add_ln12_10" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 159 'add' 'add_ln10_10' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln10_5 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %hashed_17, i32 6, i32 20" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 160 'partselect' 'trunc_ln10_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.33ns)   --->   "%xor_ln10_5 = xor i26 %lshr_ln12_5, i26 %add_ln12_11" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 161 'xor' 'xor_ln10_5' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_19 = add i32 %hashed_18, i32 %zext_ln1348_6" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 162 'add' 'hashed_19' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node hashed_20)   --->   "%shl_ln11_6 = shl i32 %hashed_19, i32 10" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 163 'shl' 'shl_ln11_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln11_7 = zext i1 %ret_6" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 164 'zext' 'zext_ln11_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.42ns)   --->   "%xor_ln11_5 = xor i15 %trunc_ln10_5, i15 %add_ln10_10" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 165 'xor' 'xor_ln11_5' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_12 = add i26 %xor_ln10_5, i26 %zext_ln10_6" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 166 'add' 'add_ln11_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln11_24 = trunc i32 %hashed_19" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 167 'trunc' 'trunc_ln11_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln11_6 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln11_24, i10 0" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 168 'bitconcatenate' 'trunc_ln11_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_20 = add i32 %shl_ln11_6, i32 %hashed_19" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 169 'add' 'hashed_20' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%lshr_ln12_6 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %hashed_20, i32 6, i32 31" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 170 'partselect' 'lshr_ln12_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node hashed_22)   --->   "%zext_ln12_7 = zext i26 %lshr_ln12_6" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 171 'zext' 'zext_ln12_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_12 = add i15 %xor_ln11_5, i15 %zext_ln11_7" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 172 'add' 'add_ln12_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln12_13 = trunc i32 %hashed_19" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 173 'trunc' 'trunc_ln12_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln12_10 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln12_13, i10 0" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 174 'bitconcatenate' 'trunc_ln12_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln12_13 = add i26 %trunc_ln11_6, i26 %add_ln11_12" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 175 'add' 'add_ln12_13' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node hashed_22)   --->   "%hashed_21 = xor i32 %zext_ln12_7, i32 %hashed_20" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 176 'xor' 'hashed_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node hashed_22)   --->   "%zext_ln1348_7 = zext i1 %ret_7"   --->   Operation 177 'zext' 'zext_ln1348_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln10_12 = add i15 %trunc_ln12_10, i15 %add_ln12_12" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 178 'add' 'add_ln10_12' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln10_6 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %hashed_20, i32 6, i32 20" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 179 'partselect' 'trunc_ln10_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.33ns)   --->   "%xor_ln10_6 = xor i26 %lshr_ln12_6, i26 %add_ln12_13" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 180 'xor' 'xor_ln10_6' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_22 = add i32 %hashed_21, i32 %zext_ln1348_7" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 181 'add' 'hashed_22' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.42ns)   --->   "%xor_ln11_6 = xor i15 %trunc_ln10_6, i15 %add_ln10_12" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 182 'xor' 'xor_ln11_6' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln11_25 = trunc i32 %hashed_22" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 183 'trunc' 'trunc_ln11_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln12_15 = trunc i32 %hashed_22" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 184 'trunc' 'trunc_ln12_15' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.81>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln10_7 = zext i1 %ret_7" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 185 'zext' 'zext_ln10_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node hashed_23)   --->   "%shl_ln11_7 = shl i32 %hashed_22, i32 10" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 186 'shl' 'shl_ln11_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln11_8 = zext i1 %ret_7" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 187 'zext' 'zext_ln11_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_14 = add i26 %xor_ln10_6, i26 %zext_ln10_7" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 188 'add' 'add_ln11_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln11_7 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln11_25, i10 0" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 189 'bitconcatenate' 'trunc_ln11_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_23 = add i32 %shl_ln11_7, i32 %hashed_22" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 190 'add' 'hashed_23' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%lshr_ln12_7 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %hashed_23, i32 6, i32 31" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 191 'partselect' 'lshr_ln12_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node hashed_25)   --->   "%zext_ln12_8 = zext i26 %lshr_ln12_7" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 192 'zext' 'zext_ln12_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_14 = add i15 %xor_ln11_6, i15 %zext_ln11_8" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 193 'add' 'add_ln12_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln12_12 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln12_15, i10 0" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 194 'bitconcatenate' 'trunc_ln12_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln12_15 = add i26 %trunc_ln11_7, i26 %add_ln11_14" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 195 'add' 'add_ln12_15' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node hashed_25)   --->   "%hashed_24 = xor i32 %zext_ln12_8, i32 %hashed_23" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 196 'xor' 'hashed_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node hashed_25)   --->   "%zext_ln1348_8 = zext i1 %ret_8"   --->   Operation 197 'zext' 'zext_ln1348_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln10_8 = zext i1 %ret_8" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 198 'zext' 'zext_ln10_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln10_14 = add i15 %trunc_ln12_12, i15 %add_ln12_14" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 199 'add' 'add_ln10_14' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln10_7 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %hashed_23, i32 6, i32 20" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 200 'partselect' 'trunc_ln10_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.33ns)   --->   "%xor_ln10_7 = xor i26 %lshr_ln12_7, i26 %add_ln12_15" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 201 'xor' 'xor_ln10_7' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_25 = add i32 %hashed_24, i32 %zext_ln1348_8" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 202 'add' 'hashed_25' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node hashed_26)   --->   "%shl_ln11_8 = shl i32 %hashed_25, i32 10" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 203 'shl' 'shl_ln11_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln11_9 = zext i1 %ret_8" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 204 'zext' 'zext_ln11_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.42ns)   --->   "%xor_ln11_7 = xor i15 %trunc_ln10_7, i15 %add_ln10_14" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 205 'xor' 'xor_ln11_7' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_16 = add i26 %xor_ln10_7, i26 %zext_ln10_8" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 206 'add' 'add_ln11_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln11_26 = trunc i32 %hashed_25" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 207 'trunc' 'trunc_ln11_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln11_8 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln11_26, i10 0" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 208 'bitconcatenate' 'trunc_ln11_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_26 = add i32 %shl_ln11_8, i32 %hashed_25" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 209 'add' 'hashed_26' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%lshr_ln12_8 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %hashed_26, i32 6, i32 31" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 210 'partselect' 'lshr_ln12_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node hashed_28)   --->   "%zext_ln12_9 = zext i26 %lshr_ln12_8" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 211 'zext' 'zext_ln12_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_16 = add i15 %xor_ln11_7, i15 %zext_ln11_9" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 212 'add' 'add_ln12_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln12_17 = trunc i32 %hashed_25" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 213 'trunc' 'trunc_ln12_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln12_14 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln12_17, i10 0" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 214 'bitconcatenate' 'trunc_ln12_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln12_17 = add i26 %trunc_ln11_8, i26 %add_ln11_16" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 215 'add' 'add_ln12_17' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node hashed_28)   --->   "%hashed_27 = xor i32 %zext_ln12_9, i32 %hashed_26" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 216 'xor' 'hashed_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node hashed_28)   --->   "%zext_ln1348_9 = zext i1 %ret_9"   --->   Operation 217 'zext' 'zext_ln1348_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln10_16 = add i15 %trunc_ln12_14, i15 %add_ln12_16" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 218 'add' 'add_ln10_16' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln10_8 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %hashed_26, i32 6, i32 20" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 219 'partselect' 'trunc_ln10_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.33ns)   --->   "%xor_ln10_8 = xor i26 %lshr_ln12_8, i26 %add_ln12_17" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 220 'xor' 'xor_ln10_8' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_28 = add i32 %hashed_27, i32 %zext_ln1348_9" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 221 'add' 'hashed_28' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (0.42ns)   --->   "%xor_ln11_8 = xor i15 %trunc_ln10_8, i15 %add_ln10_16" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 222 'xor' 'xor_ln11_8' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln11_27 = trunc i32 %hashed_28" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 223 'trunc' 'trunc_ln11_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln12_19 = trunc i32 %hashed_28" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 224 'trunc' 'trunc_ln12_19' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.81>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln10_9 = zext i1 %ret_9" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 225 'zext' 'zext_ln10_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node hashed_29)   --->   "%shl_ln11_9 = shl i32 %hashed_28, i32 10" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 226 'shl' 'shl_ln11_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln11_10 = zext i1 %ret_9" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 227 'zext' 'zext_ln11_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_18 = add i26 %xor_ln10_8, i26 %zext_ln10_9" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 228 'add' 'add_ln11_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln11_9 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln11_27, i10 0" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 229 'bitconcatenate' 'trunc_ln11_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_29 = add i32 %shl_ln11_9, i32 %hashed_28" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 230 'add' 'hashed_29' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%lshr_ln12_9 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %hashed_29, i32 6, i32 31" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 231 'partselect' 'lshr_ln12_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node hashed_31)   --->   "%zext_ln12_10 = zext i26 %lshr_ln12_9" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 232 'zext' 'zext_ln12_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_18 = add i15 %xor_ln11_8, i15 %zext_ln11_10" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 233 'add' 'add_ln12_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln12_16 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln12_19, i10 0" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 234 'bitconcatenate' 'trunc_ln12_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln12_19 = add i26 %trunc_ln11_9, i26 %add_ln11_18" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 235 'add' 'add_ln12_19' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node hashed_31)   --->   "%hashed_30 = xor i32 %zext_ln12_10, i32 %hashed_29" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 236 'xor' 'hashed_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node hashed_31)   --->   "%zext_ln1348_10 = zext i1 %ret_10"   --->   Operation 237 'zext' 'zext_ln1348_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln10_10 = zext i1 %ret_10" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 238 'zext' 'zext_ln10_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln10_18 = add i15 %trunc_ln12_16, i15 %add_ln12_18" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 239 'add' 'add_ln10_18' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln10_9 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %hashed_29, i32 6, i32 20" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 240 'partselect' 'trunc_ln10_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.33ns)   --->   "%xor_ln10_9 = xor i26 %lshr_ln12_9, i26 %add_ln12_19" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 241 'xor' 'xor_ln10_9' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 242 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_31 = add i32 %hashed_30, i32 %zext_ln1348_10" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 242 'add' 'hashed_31' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node hashed_32)   --->   "%shl_ln11_10 = shl i32 %hashed_31, i32 10" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 243 'shl' 'shl_ln11_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln11_11 = zext i1 %ret_10" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 244 'zext' 'zext_ln11_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.42ns)   --->   "%xor_ln11_9 = xor i15 %trunc_ln10_9, i15 %add_ln10_18" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 245 'xor' 'xor_ln11_9' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_20 = add i26 %xor_ln10_9, i26 %zext_ln10_10" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 246 'add' 'add_ln11_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln11_28 = trunc i32 %hashed_31" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 247 'trunc' 'trunc_ln11_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln11_s = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln11_28, i10 0" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 248 'bitconcatenate' 'trunc_ln11_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_32 = add i32 %shl_ln11_10, i32 %hashed_31" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 249 'add' 'hashed_32' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%lshr_ln12_s = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %hashed_32, i32 6, i32 31" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 250 'partselect' 'lshr_ln12_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node hashed_34)   --->   "%zext_ln12_11 = zext i26 %lshr_ln12_s" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 251 'zext' 'zext_ln12_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_20 = add i15 %xor_ln11_9, i15 %zext_ln11_11" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 252 'add' 'add_ln12_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln12_21 = trunc i32 %hashed_31" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 253 'trunc' 'trunc_ln12_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln12_18 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln12_21, i10 0" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 254 'bitconcatenate' 'trunc_ln12_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln12_21 = add i26 %trunc_ln11_s, i26 %add_ln11_20" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 255 'add' 'add_ln12_21' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node hashed_34)   --->   "%hashed_33 = xor i32 %zext_ln12_11, i32 %hashed_32" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 256 'xor' 'hashed_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node hashed_34)   --->   "%zext_ln1348_11 = zext i1 %ret_11"   --->   Operation 257 'zext' 'zext_ln1348_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 258 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln10_20 = add i15 %trunc_ln12_18, i15 %add_ln12_20" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 258 'add' 'add_ln10_20' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln10_s = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %hashed_32, i32 6, i32 20" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 259 'partselect' 'trunc_ln10_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (0.33ns)   --->   "%xor_ln10_10 = xor i26 %lshr_ln12_s, i26 %add_ln12_21" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 260 'xor' 'xor_ln10_10' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 261 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_34 = add i32 %hashed_33, i32 %zext_ln1348_11" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 261 'add' 'hashed_34' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 262 [1/1] (0.42ns)   --->   "%xor_ln11_10 = xor i15 %trunc_ln10_s, i15 %add_ln10_20" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 262 'xor' 'xor_ln11_10' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln11_29 = trunc i32 %hashed_34" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 263 'trunc' 'trunc_ln11_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln12_23 = trunc i32 %hashed_34" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 264 'trunc' 'trunc_ln12_23' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.81>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln10_11 = zext i1 %ret_11" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 265 'zext' 'zext_ln10_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node hashed_35)   --->   "%shl_ln11_11 = shl i32 %hashed_34, i32 10" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 266 'shl' 'shl_ln11_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln11_12 = zext i1 %ret_11" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 267 'zext' 'zext_ln11_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_22 = add i26 %xor_ln10_10, i26 %zext_ln10_11" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 268 'add' 'add_ln11_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln11_10 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln11_29, i10 0" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 269 'bitconcatenate' 'trunc_ln11_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_35 = add i32 %shl_ln11_11, i32 %hashed_34" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 270 'add' 'hashed_35' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%lshr_ln12_10 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %hashed_35, i32 6, i32 31" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 271 'partselect' 'lshr_ln12_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node hashed_37)   --->   "%zext_ln12_12 = zext i26 %lshr_ln12_10" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 272 'zext' 'zext_ln12_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_22 = add i15 %xor_ln11_10, i15 %zext_ln11_12" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 273 'add' 'add_ln12_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln12_20 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln12_23, i10 0" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 274 'bitconcatenate' 'trunc_ln12_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 275 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln12_23 = add i26 %trunc_ln11_10, i26 %add_ln11_22" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 275 'add' 'add_ln12_23' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node hashed_37)   --->   "%hashed_36 = xor i32 %zext_ln12_12, i32 %hashed_35" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 276 'xor' 'hashed_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node hashed_37)   --->   "%zext_ln1348_12 = zext i1 %ret_12"   --->   Operation 277 'zext' 'zext_ln1348_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln10_12 = zext i1 %ret_12" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 278 'zext' 'zext_ln10_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 279 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln10_22 = add i15 %trunc_ln12_20, i15 %add_ln12_22" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 279 'add' 'add_ln10_22' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln10_10 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %hashed_35, i32 6, i32 20" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 280 'partselect' 'trunc_ln10_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 281 [1/1] (0.33ns)   --->   "%xor_ln10_11 = xor i26 %lshr_ln12_10, i26 %add_ln12_23" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 281 'xor' 'xor_ln10_11' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 282 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_37 = add i32 %hashed_36, i32 %zext_ln1348_12" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 282 'add' 'hashed_37' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node hashed_38)   --->   "%shl_ln11_12 = shl i32 %hashed_37, i32 10" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 283 'shl' 'shl_ln11_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln11_13 = zext i1 %ret_12" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 284 'zext' 'zext_ln11_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 285 [1/1] (0.42ns)   --->   "%xor_ln11_11 = xor i15 %trunc_ln10_10, i15 %add_ln10_22" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 285 'xor' 'xor_ln11_11' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 286 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_24 = add i26 %xor_ln10_11, i26 %zext_ln10_12" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 286 'add' 'add_ln11_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln11_30 = trunc i32 %hashed_37" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 287 'trunc' 'trunc_ln11_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln11_11 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln11_30, i10 0" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 288 'bitconcatenate' 'trunc_ln11_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 289 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_38 = add i32 %shl_ln11_12, i32 %hashed_37" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 289 'add' 'hashed_38' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 290 [1/1] (0.00ns)   --->   "%lshr_ln12_11 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %hashed_38, i32 6, i32 31" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 290 'partselect' 'lshr_ln12_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node hashed_40)   --->   "%zext_ln12_13 = zext i26 %lshr_ln12_11" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 291 'zext' 'zext_ln12_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_24 = add i15 %xor_ln11_11, i15 %zext_ln11_13" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 292 'add' 'add_ln12_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln12_25 = trunc i32 %hashed_37" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 293 'trunc' 'trunc_ln12_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln12_22 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln12_25, i10 0" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 294 'bitconcatenate' 'trunc_ln12_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 295 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln12_25 = add i26 %trunc_ln11_11, i26 %add_ln11_24" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 295 'add' 'add_ln12_25' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node hashed_40)   --->   "%hashed_39 = xor i32 %zext_ln12_13, i32 %hashed_38" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 296 'xor' 'hashed_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node hashed_40)   --->   "%zext_ln1348_13 = zext i1 %ret_13"   --->   Operation 297 'zext' 'zext_ln1348_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 298 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln10_24 = add i15 %trunc_ln12_22, i15 %add_ln12_24" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 298 'add' 'add_ln10_24' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln10_11 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %hashed_38, i32 6, i32 20" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 299 'partselect' 'trunc_ln10_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 300 [1/1] (0.33ns)   --->   "%xor_ln10_12 = xor i26 %lshr_ln12_11, i26 %add_ln12_25" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 300 'xor' 'xor_ln10_12' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 301 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_40 = add i32 %hashed_39, i32 %zext_ln1348_13" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 301 'add' 'hashed_40' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 302 [1/1] (0.42ns)   --->   "%xor_ln11_12 = xor i15 %trunc_ln10_11, i15 %add_ln10_24" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 302 'xor' 'xor_ln11_12' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln11_31 = trunc i32 %hashed_40" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 303 'trunc' 'trunc_ln11_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln12_27 = trunc i32 %hashed_40" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 304 'trunc' 'trunc_ln12_27' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.81>
ST_8 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln10_13 = zext i1 %ret_13" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 305 'zext' 'zext_ln10_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node hashed_41)   --->   "%shl_ln11_13 = shl i32 %hashed_40, i32 10" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 306 'shl' 'shl_ln11_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln11_14 = zext i1 %ret_13" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 307 'zext' 'zext_ln11_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 308 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_26 = add i26 %xor_ln10_12, i26 %zext_ln10_13" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 308 'add' 'add_ln11_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln11_12 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln11_31, i10 0" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 309 'bitconcatenate' 'trunc_ln11_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 310 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_41 = add i32 %shl_ln11_13, i32 %hashed_40" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 310 'add' 'hashed_41' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 311 [1/1] (0.00ns)   --->   "%lshr_ln12_12 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %hashed_41, i32 6, i32 31" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 311 'partselect' 'lshr_ln12_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node hashed_43)   --->   "%zext_ln12_14 = zext i26 %lshr_ln12_12" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 312 'zext' 'zext_ln12_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_26 = add i15 %xor_ln11_12, i15 %zext_ln11_14" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 313 'add' 'add_ln12_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln12_24 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln12_27, i10 0" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 314 'bitconcatenate' 'trunc_ln12_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 315 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln12_27 = add i26 %trunc_ln11_12, i26 %add_ln11_26" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 315 'add' 'add_ln12_27' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node hashed_43)   --->   "%hashed_42 = xor i32 %zext_ln12_14, i32 %hashed_41" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 316 'xor' 'hashed_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node hashed_43)   --->   "%zext_ln1348_14 = zext i1 %ret_14"   --->   Operation 317 'zext' 'zext_ln1348_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln10_14 = zext i1 %ret_14" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 318 'zext' 'zext_ln10_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 319 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln10_26 = add i15 %trunc_ln12_24, i15 %add_ln12_26" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 319 'add' 'add_ln10_26' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln10_12 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %hashed_41, i32 6, i32 20" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 320 'partselect' 'trunc_ln10_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 321 [1/1] (0.33ns)   --->   "%xor_ln10_13 = xor i26 %lshr_ln12_12, i26 %add_ln12_27" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 321 'xor' 'xor_ln10_13' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 322 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_43 = add i32 %hashed_42, i32 %zext_ln1348_14" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 322 'add' 'hashed_43' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node hashed_44)   --->   "%shl_ln11_14 = shl i32 %hashed_43, i32 10" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 323 'shl' 'shl_ln11_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln11_15 = zext i1 %ret_14" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 324 'zext' 'zext_ln11_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 325 [1/1] (0.42ns)   --->   "%xor_ln11_13 = xor i15 %trunc_ln10_12, i15 %add_ln10_26" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 325 'xor' 'xor_ln11_13' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 326 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_28 = add i26 %xor_ln10_13, i26 %zext_ln10_14" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 326 'add' 'add_ln11_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln11_32 = trunc i32 %hashed_43" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 327 'trunc' 'trunc_ln11_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln11_13 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln11_32, i10 0" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 328 'bitconcatenate' 'trunc_ln11_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 329 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_44 = add i32 %shl_ln11_14, i32 %hashed_43" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 329 'add' 'hashed_44' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 330 [1/1] (0.00ns)   --->   "%lshr_ln12_13 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %hashed_44, i32 6, i32 31" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 330 'partselect' 'lshr_ln12_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node hashed_46)   --->   "%zext_ln12_15 = zext i26 %lshr_ln12_13" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 331 'zext' 'zext_ln12_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_28 = add i15 %xor_ln11_13, i15 %zext_ln11_15" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 332 'add' 'add_ln12_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln12_29 = trunc i32 %hashed_43" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 333 'trunc' 'trunc_ln12_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln12_26 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln12_29, i10 0" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 334 'bitconcatenate' 'trunc_ln12_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 335 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln12_29 = add i26 %trunc_ln11_13, i26 %add_ln11_28" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 335 'add' 'add_ln12_29' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node hashed_46)   --->   "%hashed_45 = xor i32 %zext_ln12_15, i32 %hashed_44" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 336 'xor' 'hashed_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node hashed_46)   --->   "%zext_ln1348_15 = zext i1 %ret_15"   --->   Operation 337 'zext' 'zext_ln1348_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 338 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln10_28 = add i15 %trunc_ln12_26, i15 %add_ln12_28" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 338 'add' 'add_ln10_28' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln10_13 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %hashed_44, i32 6, i32 20" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 339 'partselect' 'trunc_ln10_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 340 [1/1] (0.33ns)   --->   "%xor_ln10_14 = xor i26 %lshr_ln12_13, i26 %add_ln12_29" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 340 'xor' 'xor_ln10_14' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 341 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_46 = add i32 %hashed_45, i32 %zext_ln1348_15" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 341 'add' 'hashed_46' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 342 [1/1] (0.42ns)   --->   "%xor_ln11_14 = xor i15 %trunc_ln10_13, i15 %add_ln10_28" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 342 'xor' 'xor_ln11_14' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln11_33 = trunc i32 %hashed_46" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 343 'trunc' 'trunc_ln11_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln12_31 = trunc i32 %hashed_46" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 344 'trunc' 'trunc_ln12_31' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.81>
ST_9 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln10_15 = zext i1 %ret_15" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 345 'zext' 'zext_ln10_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node hashed_47)   --->   "%shl_ln11_15 = shl i32 %hashed_46, i32 10" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 346 'shl' 'shl_ln11_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln11_16 = zext i1 %ret_15" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 347 'zext' 'zext_ln11_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 348 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_30 = add i26 %xor_ln10_14, i26 %zext_ln10_15" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 348 'add' 'add_ln11_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln11_14 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln11_33, i10 0" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 349 'bitconcatenate' 'trunc_ln11_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 350 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_47 = add i32 %shl_ln11_15, i32 %hashed_46" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 350 'add' 'hashed_47' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 351 [1/1] (0.00ns)   --->   "%lshr_ln12_14 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %hashed_47, i32 6, i32 31" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 351 'partselect' 'lshr_ln12_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node hashed_49)   --->   "%zext_ln12_16 = zext i26 %lshr_ln12_14" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 352 'zext' 'zext_ln12_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 353 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_30 = add i15 %xor_ln11_14, i15 %zext_ln11_16" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 353 'add' 'add_ln12_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln12_28 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln12_31, i10 0" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 354 'bitconcatenate' 'trunc_ln12_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 355 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln12_31 = add i26 %trunc_ln11_14, i26 %add_ln11_30" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 355 'add' 'add_ln12_31' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node hashed_49)   --->   "%hashed_48 = xor i32 %zext_ln12_16, i32 %hashed_47" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 356 'xor' 'hashed_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node hashed_49)   --->   "%zext_ln1348_16 = zext i1 %ret_16"   --->   Operation 357 'zext' 'zext_ln1348_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln10_16 = zext i1 %ret_16" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 358 'zext' 'zext_ln10_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 359 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln10_30 = add i15 %trunc_ln12_28, i15 %add_ln12_30" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 359 'add' 'add_ln10_30' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln10_14 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %hashed_47, i32 6, i32 20" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 360 'partselect' 'trunc_ln10_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 361 [1/1] (0.33ns)   --->   "%xor_ln10_15 = xor i26 %lshr_ln12_14, i26 %add_ln12_31" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 361 'xor' 'xor_ln10_15' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 362 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_49 = add i32 %hashed_48, i32 %zext_ln1348_16" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 362 'add' 'hashed_49' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node hashed_50)   --->   "%shl_ln11_16 = shl i32 %hashed_49, i32 10" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 363 'shl' 'shl_ln11_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln11_17 = zext i1 %ret_16" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 364 'zext' 'zext_ln11_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 365 [1/1] (0.42ns)   --->   "%xor_ln11_15 = xor i15 %trunc_ln10_14, i15 %add_ln10_30" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 365 'xor' 'xor_ln11_15' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 366 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_32 = add i26 %xor_ln10_15, i26 %zext_ln10_16" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 366 'add' 'add_ln11_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 367 [1/1] (0.00ns)   --->   "%trunc_ln11_34 = trunc i32 %hashed_49" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 367 'trunc' 'trunc_ln11_34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln11_15 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln11_34, i10 0" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 368 'bitconcatenate' 'trunc_ln11_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 369 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_50 = add i32 %shl_ln11_16, i32 %hashed_49" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 369 'add' 'hashed_50' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 370 [1/1] (0.00ns)   --->   "%lshr_ln12_15 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %hashed_50, i32 6, i32 31" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 370 'partselect' 'lshr_ln12_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node hashed_52)   --->   "%zext_ln12_17 = zext i26 %lshr_ln12_15" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 371 'zext' 'zext_ln12_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_32 = add i15 %xor_ln11_15, i15 %zext_ln11_17" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 372 'add' 'add_ln12_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln12_33 = trunc i32 %hashed_49" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 373 'trunc' 'trunc_ln12_33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln12_30 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln12_33, i10 0" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 374 'bitconcatenate' 'trunc_ln12_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 375 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln12_33 = add i26 %trunc_ln11_15, i26 %add_ln11_32" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 375 'add' 'add_ln12_33' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node hashed_52)   --->   "%hashed_51 = xor i32 %zext_ln12_17, i32 %hashed_50" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 376 'xor' 'hashed_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node hashed_52)   --->   "%zext_ln1348_17 = zext i1 %ret_17"   --->   Operation 377 'zext' 'zext_ln1348_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 378 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln10_32 = add i15 %trunc_ln12_30, i15 %add_ln12_32" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 378 'add' 'add_ln10_32' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln10_15 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %hashed_50, i32 6, i32 20" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 379 'partselect' 'trunc_ln10_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 380 [1/1] (0.33ns)   --->   "%xor_ln10_16 = xor i26 %lshr_ln12_15, i26 %add_ln12_33" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 380 'xor' 'xor_ln10_16' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 381 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_52 = add i32 %hashed_51, i32 %zext_ln1348_17" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 381 'add' 'hashed_52' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 382 [1/1] (0.42ns)   --->   "%xor_ln11_16 = xor i15 %trunc_ln10_15, i15 %add_ln10_32" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 382 'xor' 'xor_ln11_16' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 383 [1/1] (0.00ns)   --->   "%trunc_ln11_35 = trunc i32 %hashed_52" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 383 'trunc' 'trunc_ln11_35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln12_35 = trunc i32 %hashed_52" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 384 'trunc' 'trunc_ln12_35' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.81>
ST_10 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln10_17 = zext i1 %ret_17" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 385 'zext' 'zext_ln10_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node hashed_53)   --->   "%shl_ln11_17 = shl i32 %hashed_52, i32 10" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 386 'shl' 'shl_ln11_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln11_18 = zext i1 %ret_17" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 387 'zext' 'zext_ln11_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 388 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_34 = add i26 %xor_ln10_16, i26 %zext_ln10_17" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 388 'add' 'add_ln11_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln11_16 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln11_35, i10 0" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 389 'bitconcatenate' 'trunc_ln11_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 390 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_53 = add i32 %shl_ln11_17, i32 %hashed_52" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 390 'add' 'hashed_53' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 391 [1/1] (0.00ns)   --->   "%lshr_ln12_16 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %hashed_53, i32 6, i32 31" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 391 'partselect' 'lshr_ln12_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node hashed_55)   --->   "%zext_ln12_18 = zext i26 %lshr_ln12_16" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 392 'zext' 'zext_ln12_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 393 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_34 = add i15 %xor_ln11_16, i15 %zext_ln11_18" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 393 'add' 'add_ln12_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln12_32 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln12_35, i10 0" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 394 'bitconcatenate' 'trunc_ln12_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 395 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln12_35 = add i26 %trunc_ln11_16, i26 %add_ln11_34" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 395 'add' 'add_ln12_35' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node hashed_55)   --->   "%hashed_54 = xor i32 %zext_ln12_18, i32 %hashed_53" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 396 'xor' 'hashed_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node hashed_55)   --->   "%zext_ln1348_18 = zext i1 %ret_18"   --->   Operation 397 'zext' 'zext_ln1348_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln10_18 = zext i1 %ret_18" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 398 'zext' 'zext_ln10_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 399 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln10_34 = add i15 %trunc_ln12_32, i15 %add_ln12_34" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 399 'add' 'add_ln10_34' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln10_16 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %hashed_53, i32 6, i32 20" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 400 'partselect' 'trunc_ln10_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 401 [1/1] (0.33ns)   --->   "%xor_ln10_17 = xor i26 %lshr_ln12_16, i26 %add_ln12_35" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 401 'xor' 'xor_ln10_17' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 402 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_55 = add i32 %hashed_54, i32 %zext_ln1348_18" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 402 'add' 'hashed_55' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node hashed_56)   --->   "%shl_ln11_18 = shl i32 %hashed_55, i32 10" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 403 'shl' 'shl_ln11_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln11_19 = zext i1 %ret_18" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 404 'zext' 'zext_ln11_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 405 [1/1] (0.42ns)   --->   "%xor_ln11_17 = xor i15 %trunc_ln10_16, i15 %add_ln10_34" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 405 'xor' 'xor_ln11_17' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 406 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_36 = add i26 %xor_ln10_17, i26 %zext_ln10_18" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 406 'add' 'add_ln11_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln11_36 = trunc i32 %hashed_55" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 407 'trunc' 'trunc_ln11_36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln11_17 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln11_36, i10 0" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 408 'bitconcatenate' 'trunc_ln11_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 409 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_56 = add i32 %shl_ln11_18, i32 %hashed_55" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 409 'add' 'hashed_56' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 410 [1/1] (0.00ns)   --->   "%lshr_ln12_17 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %hashed_56, i32 6, i32 31" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 410 'partselect' 'lshr_ln12_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node hashed_58)   --->   "%zext_ln12_19 = zext i26 %lshr_ln12_17" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 411 'zext' 'zext_ln12_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 412 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_36 = add i15 %xor_ln11_17, i15 %zext_ln11_19" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 412 'add' 'add_ln12_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln12_37 = trunc i32 %hashed_55" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 413 'trunc' 'trunc_ln12_37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln12_34 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln12_37, i10 0" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 414 'bitconcatenate' 'trunc_ln12_34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 415 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln12_37 = add i26 %trunc_ln11_17, i26 %add_ln11_36" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 415 'add' 'add_ln12_37' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node hashed_58)   --->   "%hashed_57 = xor i32 %zext_ln12_19, i32 %hashed_56" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 416 'xor' 'hashed_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node hashed_58)   --->   "%zext_ln1348_19 = zext i1 %tmp_22"   --->   Operation 417 'zext' 'zext_ln1348_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 418 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln10_36 = add i15 %trunc_ln12_34, i15 %add_ln12_36" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 418 'add' 'add_ln10_36' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln10_17 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %hashed_56, i32 6, i32 20" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 419 'partselect' 'trunc_ln10_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 420 [1/1] (0.33ns)   --->   "%xor_ln10_18 = xor i26 %lshr_ln12_17, i26 %add_ln12_37" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 420 'xor' 'xor_ln10_18' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 421 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_58 = add i32 %hashed_57, i32 %zext_ln1348_19" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 421 'add' 'hashed_58' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 422 [1/1] (0.42ns)   --->   "%xor_ln11_18 = xor i15 %trunc_ln10_17, i15 %add_ln10_36" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 422 'xor' 'xor_ln11_18' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln11_37 = trunc i32 %hashed_58" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 423 'trunc' 'trunc_ln11_37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln5_1 = trunc i32 %hashed_58" [LZW_hybrid_hash_HW.cpp:5]   --->   Operation 424 'trunc' 'trunc_ln5_1' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.08>
ST_11 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln10_19 = zext i1 %tmp_22" [LZW_hybrid_hash_HW.cpp:10]   --->   Operation 425 'zext' 'zext_ln10_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node hashed_59)   --->   "%shl_ln11_19 = shl i32 %hashed_58, i32 10" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 426 'shl' 'shl_ln11_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln11_20 = zext i1 %tmp_22" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 427 'zext' 'zext_ln11_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 428 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_38 = add i26 %xor_ln10_18, i26 %zext_ln10_19" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 428 'add' 'add_ln11_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 429 [1/1] (0.00ns)   --->   "%trunc_ln11_18 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln11_37, i10 0" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 429 'bitconcatenate' 'trunc_ln11_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 430 [1/1] (1.20ns) (out node of the LUT)   --->   "%hashed_59 = add i32 %shl_ln11_19, i32 %hashed_58" [LZW_hybrid_hash_HW.cpp:11]   --->   Operation 430 'add' 'hashed_59' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 431 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln5 = add i15 %xor_ln11_18, i15 %zext_ln11_20" [LZW_hybrid_hash_HW.cpp:5]   --->   Operation 431 'add' 'add_ln5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln5_1, i10 0" [LZW_hybrid_hash_HW.cpp:5]   --->   Operation 432 'bitconcatenate' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 433 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln5_1 = add i26 %trunc_ln11_18, i26 %add_ln11_38" [LZW_hybrid_hash_HW.cpp:5]   --->   Operation 433 'add' 'add_ln5_1' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 434 [1/1] (0.00ns)   --->   "%trunc_ln12_36 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %hashed_59, i32 6, i32 31" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 434 'partselect' 'trunc_ln12_36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 435 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln12_38 = add i15 %trunc_ln5, i15 %add_ln5" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 435 'add' 'add_ln12_38' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node add_ln5_2)   --->   "%trunc_ln12_38 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %hashed_59, i32 6, i32 20" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 436 'partselect' 'trunc_ln12_38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 437 [1/1] (0.33ns)   --->   "%hashed_60 = xor i26 %trunc_ln12_36, i26 %add_ln5_1" [LZW_hybrid_hash_HW.cpp:12]   --->   Operation 437 'xor' 'hashed_60' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node hashed_61)   --->   "%shl_ln14 = shl i26 %hashed_60, i26 3" [LZW_hybrid_hash_HW.cpp:14]   --->   Operation 438 'shl' 'shl_ln14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node add_ln5_2)   --->   "%xor_ln14 = xor i15 %trunc_ln12_38, i15 %add_ln12_38" [LZW_hybrid_hash_HW.cpp:14]   --->   Operation 439 'xor' 'xor_ln14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node add_ln5_2)   --->   "%trunc_ln14 = trunc i26 %hashed_60" [LZW_hybrid_hash_HW.cpp:14]   --->   Operation 440 'trunc' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node add_ln5_2)   --->   "%trunc_ln2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln14, i3 0" [LZW_hybrid_hash_HW.cpp:14]   --->   Operation 441 'bitconcatenate' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 442 [1/1] (1.13ns) (out node of the LUT)   --->   "%hashed_61 = add i26 %shl_ln14, i26 %hashed_60" [LZW_hybrid_hash_HW.cpp:14]   --->   Operation 442 'add' 'hashed_61' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 443 [1/1] (1.00ns) (out node of the LUT)   --->   "%add_ln5_2 = add i15 %trunc_ln2, i15 %xor_ln14" [LZW_hybrid_hash_HW.cpp:5]   --->   Operation 443 'add' 'add_ln5_2' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 444 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i15 @_ssdm_op_PartSelect.i15.i26.i32.i32, i26 %hashed_61, i32 11, i32 25" [LZW_hybrid_hash_HW.cpp:15]   --->   Operation 444 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 445 [1/1] (0.42ns)   --->   "%hashed_62 = xor i15 %trunc_ln3, i15 %add_ln5_2" [LZW_hybrid_hash_HW.cpp:15]   --->   Operation 445 'xor' 'hashed_62' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 446 [1/1] (0.00ns)   --->   "%ret_ln18 = ret i15 %hashed_62" [LZW_hybrid_hash_HW.cpp:18]   --->   Operation 446 'ret' 'ret_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.67ns, clock uncertainty: 1.8ns.

 <State 1>: 4.49ns
The critical path consists of the following:
	wire read on port 'key' [2]  (0 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:10) [11]  (1.2 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:11) [19]  (1.2 ns)
	'xor' operation ('hashed', LZW_hybrid_hash_HW.cpp:12) [27]  (0 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:10) [34]  (1.2 ns)
	'add' operation ('add_ln10_2', LZW_hybrid_hash_HW.cpp:10) [52]  (0.878 ns)

 <State 2>: 4.81ns
The critical path consists of the following:
	'shl' operation ('shl_ln11_1', LZW_hybrid_hash_HW.cpp:11) [35]  (0 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:11) [41]  (1.2 ns)
	'xor' operation ('hashed', LZW_hybrid_hash_HW.cpp:12) [48]  (0 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:10) [55]  (1.2 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:11) [62]  (1.2 ns)
	'xor' operation ('hashed', LZW_hybrid_hash_HW.cpp:12) [69]  (0 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:10) [76]  (1.2 ns)

 <State 3>: 4.81ns
The critical path consists of the following:
	'shl' operation ('shl_ln11_3', LZW_hybrid_hash_HW.cpp:11) [77]  (0 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:11) [83]  (1.2 ns)
	'xor' operation ('hashed', LZW_hybrid_hash_HW.cpp:12) [90]  (0 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:10) [97]  (1.2 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:11) [104]  (1.2 ns)
	'xor' operation ('hashed', LZW_hybrid_hash_HW.cpp:12) [111]  (0 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:10) [118]  (1.2 ns)

 <State 4>: 4.81ns
The critical path consists of the following:
	'shl' operation ('shl_ln11_5', LZW_hybrid_hash_HW.cpp:11) [119]  (0 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:11) [125]  (1.2 ns)
	'xor' operation ('hashed', LZW_hybrid_hash_HW.cpp:12) [132]  (0 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:10) [139]  (1.2 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:11) [146]  (1.2 ns)
	'xor' operation ('hashed', LZW_hybrid_hash_HW.cpp:12) [153]  (0 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:10) [160]  (1.2 ns)

 <State 5>: 4.81ns
The critical path consists of the following:
	'shl' operation ('shl_ln11_7', LZW_hybrid_hash_HW.cpp:11) [161]  (0 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:11) [167]  (1.2 ns)
	'xor' operation ('hashed', LZW_hybrid_hash_HW.cpp:12) [174]  (0 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:10) [181]  (1.2 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:11) [188]  (1.2 ns)
	'xor' operation ('hashed', LZW_hybrid_hash_HW.cpp:12) [195]  (0 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:10) [202]  (1.2 ns)

 <State 6>: 4.81ns
The critical path consists of the following:
	'shl' operation ('shl_ln11_9', LZW_hybrid_hash_HW.cpp:11) [203]  (0 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:11) [209]  (1.2 ns)
	'xor' operation ('hashed', LZW_hybrid_hash_HW.cpp:12) [216]  (0 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:10) [223]  (1.2 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:11) [230]  (1.2 ns)
	'xor' operation ('hashed', LZW_hybrid_hash_HW.cpp:12) [237]  (0 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:10) [244]  (1.2 ns)

 <State 7>: 4.81ns
The critical path consists of the following:
	'shl' operation ('shl_ln11_11', LZW_hybrid_hash_HW.cpp:11) [245]  (0 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:11) [251]  (1.2 ns)
	'xor' operation ('hashed', LZW_hybrid_hash_HW.cpp:12) [258]  (0 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:10) [265]  (1.2 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:11) [272]  (1.2 ns)
	'xor' operation ('hashed', LZW_hybrid_hash_HW.cpp:12) [279]  (0 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:10) [286]  (1.2 ns)

 <State 8>: 4.81ns
The critical path consists of the following:
	'shl' operation ('shl_ln11_13', LZW_hybrid_hash_HW.cpp:11) [287]  (0 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:11) [293]  (1.2 ns)
	'xor' operation ('hashed', LZW_hybrid_hash_HW.cpp:12) [300]  (0 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:10) [307]  (1.2 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:11) [314]  (1.2 ns)
	'xor' operation ('hashed', LZW_hybrid_hash_HW.cpp:12) [321]  (0 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:10) [328]  (1.2 ns)

 <State 9>: 4.81ns
The critical path consists of the following:
	'shl' operation ('shl_ln11_15', LZW_hybrid_hash_HW.cpp:11) [329]  (0 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:11) [335]  (1.2 ns)
	'xor' operation ('hashed', LZW_hybrid_hash_HW.cpp:12) [342]  (0 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:10) [349]  (1.2 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:11) [356]  (1.2 ns)
	'xor' operation ('hashed', LZW_hybrid_hash_HW.cpp:12) [363]  (0 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:10) [370]  (1.2 ns)

 <State 10>: 4.81ns
The critical path consists of the following:
	'shl' operation ('shl_ln11_17', LZW_hybrid_hash_HW.cpp:11) [371]  (0 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:11) [377]  (1.2 ns)
	'xor' operation ('hashed', LZW_hybrid_hash_HW.cpp:12) [384]  (0 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:10) [391]  (1.2 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:11) [398]  (1.2 ns)
	'xor' operation ('hashed', LZW_hybrid_hash_HW.cpp:12) [405]  (0 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:10) [412]  (1.2 ns)

 <State 11>: 3.09ns
The critical path consists of the following:
	'shl' operation ('shl_ln11_19', LZW_hybrid_hash_HW.cpp:11) [413]  (0 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:11) [419]  (1.2 ns)
	'xor' operation ('hashed', LZW_hybrid_hash_HW.cpp:12) [427]  (0.332 ns)
	'add' operation ('hashed', LZW_hybrid_hash_HW.cpp:14) [432]  (1.13 ns)
	'xor' operation ('hashed', LZW_hybrid_hash_HW.cpp:15) [435]  (0.421 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
