$comment
	File created using the following command:
		vcd file relogio.msim.vcd -direction
$end
$date
	Mon Apr 25 07:22:41 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module relogio_vhd_vec_tst $end
$var wire 1 ! ACUMULADOR [7] $end
$var wire 1 " ACUMULADOR [6] $end
$var wire 1 # ACUMULADOR [5] $end
$var wire 1 $ ACUMULADOR [4] $end
$var wire 1 % ACUMULADOR [3] $end
$var wire 1 & ACUMULADOR [2] $end
$var wire 1 ' ACUMULADOR [1] $end
$var wire 1 ( ACUMULADOR [0] $end
$var wire 1 ) CLOCK_50 $end
$var wire 1 * CONTROLES [3] $end
$var wire 1 + CONTROLES [2] $end
$var wire 1 , CONTROLES [1] $end
$var wire 1 - CONTROLES [0] $end
$var wire 1 . DIN_HEX [3] $end
$var wire 1 / DIN_HEX [2] $end
$var wire 1 0 DIN_HEX [1] $end
$var wire 1 1 DIN_HEX [0] $end
$var wire 1 2 FPGA_RESET_N $end
$var wire 1 3 HEX0 [6] $end
$var wire 1 4 HEX0 [5] $end
$var wire 1 5 HEX0 [4] $end
$var wire 1 6 HEX0 [3] $end
$var wire 1 7 HEX0 [2] $end
$var wire 1 8 HEX0 [1] $end
$var wire 1 9 HEX0 [0] $end
$var wire 1 : HEX1 [6] $end
$var wire 1 ; HEX1 [5] $end
$var wire 1 < HEX1 [4] $end
$var wire 1 = HEX1 [3] $end
$var wire 1 > HEX1 [2] $end
$var wire 1 ? HEX1 [1] $end
$var wire 1 @ HEX1 [0] $end
$var wire 1 A HEX2 [6] $end
$var wire 1 B HEX2 [5] $end
$var wire 1 C HEX2 [4] $end
$var wire 1 D HEX2 [3] $end
$var wire 1 E HEX2 [2] $end
$var wire 1 F HEX2 [1] $end
$var wire 1 G HEX2 [0] $end
$var wire 1 H HEX3 [6] $end
$var wire 1 I HEX3 [5] $end
$var wire 1 J HEX3 [4] $end
$var wire 1 K HEX3 [3] $end
$var wire 1 L HEX3 [2] $end
$var wire 1 M HEX3 [1] $end
$var wire 1 N HEX3 [0] $end
$var wire 1 O HEX4 [6] $end
$var wire 1 P HEX4 [5] $end
$var wire 1 Q HEX4 [4] $end
$var wire 1 R HEX4 [3] $end
$var wire 1 S HEX4 [2] $end
$var wire 1 T HEX4 [1] $end
$var wire 1 U HEX4 [0] $end
$var wire 1 V HEX5 [6] $end
$var wire 1 W HEX5 [5] $end
$var wire 1 X HEX5 [4] $end
$var wire 1 Y HEX5 [3] $end
$var wire 1 Z HEX5 [2] $end
$var wire 1 [ HEX5 [1] $end
$var wire 1 \ HEX5 [0] $end
$var wire 1 ] INSTRUCAO [12] $end
$var wire 1 ^ INSTRUCAO [11] $end
$var wire 1 _ INSTRUCAO [10] $end
$var wire 1 ` INSTRUCAO [9] $end
$var wire 1 a INSTRUCAO [8] $end
$var wire 1 b INSTRUCAO [7] $end
$var wire 1 c INSTRUCAO [6] $end
$var wire 1 d INSTRUCAO [5] $end
$var wire 1 e INSTRUCAO [4] $end
$var wire 1 f INSTRUCAO [3] $end
$var wire 1 g INSTRUCAO [2] $end
$var wire 1 h INSTRUCAO [1] $end
$var wire 1 i INSTRUCAO [0] $end
$var wire 1 j KEY [3] $end
$var wire 1 k KEY [2] $end
$var wire 1 l KEY [1] $end
$var wire 1 m KEY [0] $end
$var wire 1 n LEDR [9] $end
$var wire 1 o LEDR [8] $end
$var wire 1 p LEDR [7] $end
$var wire 1 q LEDR [6] $end
$var wire 1 r LEDR [5] $end
$var wire 1 s LEDR [4] $end
$var wire 1 t LEDR [3] $end
$var wire 1 u LEDR [2] $end
$var wire 1 v LEDR [1] $end
$var wire 1 w LEDR [0] $end
$var wire 1 x PC_OUT [8] $end
$var wire 1 y PC_OUT [7] $end
$var wire 1 z PC_OUT [6] $end
$var wire 1 { PC_OUT [5] $end
$var wire 1 | PC_OUT [4] $end
$var wire 1 } PC_OUT [3] $end
$var wire 1 ~ PC_OUT [2] $end
$var wire 1 !! PC_OUT [1] $end
$var wire 1 "! PC_OUT [0] $end
$var wire 1 #! SAIDA_AND_HEX0 $end
$var wire 1 $! SAIDA_AND_HEX1 $end
$var wire 1 %! SAIDA_AND_HEX2 $end
$var wire 1 &! SAIDA_AND_HEX3 $end
$var wire 1 '! SAIDA_AND_HEX4 $end
$var wire 1 (! SAIDA_AND_HEX5 $end
$var wire 1 )! SAIDA_AND_LED8 $end
$var wire 1 *! SAIDA_AND_LED9 $end
$var wire 1 +! SAIDA_AND_SW0_7 $end
$var wire 1 ,! SW [9] $end
$var wire 1 -! SW [8] $end
$var wire 1 .! SW [7] $end
$var wire 1 /! SW [6] $end
$var wire 1 0! SW [5] $end
$var wire 1 1! SW [4] $end
$var wire 1 2! SW [3] $end
$var wire 1 3! SW [2] $end
$var wire 1 4! SW [1] $end
$var wire 1 5! SW [0] $end

$scope module i1 $end
$var wire 1 6! gnd $end
$var wire 1 7! vcc $end
$var wire 1 8! unknown $end
$var wire 1 9! devoe $end
$var wire 1 :! devclrn $end
$var wire 1 ;! devpor $end
$var wire 1 <! ww_devoe $end
$var wire 1 =! ww_devclrn $end
$var wire 1 >! ww_devpor $end
$var wire 1 ?! ww_CLOCK_50 $end
$var wire 1 @! ww_KEY [3] $end
$var wire 1 A! ww_KEY [2] $end
$var wire 1 B! ww_KEY [1] $end
$var wire 1 C! ww_KEY [0] $end
$var wire 1 D! ww_FPGA_RESET_N $end
$var wire 1 E! ww_SW [9] $end
$var wire 1 F! ww_SW [8] $end
$var wire 1 G! ww_SW [7] $end
$var wire 1 H! ww_SW [6] $end
$var wire 1 I! ww_SW [5] $end
$var wire 1 J! ww_SW [4] $end
$var wire 1 K! ww_SW [3] $end
$var wire 1 L! ww_SW [2] $end
$var wire 1 M! ww_SW [1] $end
$var wire 1 N! ww_SW [0] $end
$var wire 1 O! ww_PC_OUT [8] $end
$var wire 1 P! ww_PC_OUT [7] $end
$var wire 1 Q! ww_PC_OUT [6] $end
$var wire 1 R! ww_PC_OUT [5] $end
$var wire 1 S! ww_PC_OUT [4] $end
$var wire 1 T! ww_PC_OUT [3] $end
$var wire 1 U! ww_PC_OUT [2] $end
$var wire 1 V! ww_PC_OUT [1] $end
$var wire 1 W! ww_PC_OUT [0] $end
$var wire 1 X! ww_LEDR [9] $end
$var wire 1 Y! ww_LEDR [8] $end
$var wire 1 Z! ww_LEDR [7] $end
$var wire 1 [! ww_LEDR [6] $end
$var wire 1 \! ww_LEDR [5] $end
$var wire 1 ]! ww_LEDR [4] $end
$var wire 1 ^! ww_LEDR [3] $end
$var wire 1 _! ww_LEDR [2] $end
$var wire 1 `! ww_LEDR [1] $end
$var wire 1 a! ww_LEDR [0] $end
$var wire 1 b! ww_HEX0 [6] $end
$var wire 1 c! ww_HEX0 [5] $end
$var wire 1 d! ww_HEX0 [4] $end
$var wire 1 e! ww_HEX0 [3] $end
$var wire 1 f! ww_HEX0 [2] $end
$var wire 1 g! ww_HEX0 [1] $end
$var wire 1 h! ww_HEX0 [0] $end
$var wire 1 i! ww_HEX1 [6] $end
$var wire 1 j! ww_HEX1 [5] $end
$var wire 1 k! ww_HEX1 [4] $end
$var wire 1 l! ww_HEX1 [3] $end
$var wire 1 m! ww_HEX1 [2] $end
$var wire 1 n! ww_HEX1 [1] $end
$var wire 1 o! ww_HEX1 [0] $end
$var wire 1 p! ww_HEX2 [6] $end
$var wire 1 q! ww_HEX2 [5] $end
$var wire 1 r! ww_HEX2 [4] $end
$var wire 1 s! ww_HEX2 [3] $end
$var wire 1 t! ww_HEX2 [2] $end
$var wire 1 u! ww_HEX2 [1] $end
$var wire 1 v! ww_HEX2 [0] $end
$var wire 1 w! ww_HEX3 [6] $end
$var wire 1 x! ww_HEX3 [5] $end
$var wire 1 y! ww_HEX3 [4] $end
$var wire 1 z! ww_HEX3 [3] $end
$var wire 1 {! ww_HEX3 [2] $end
$var wire 1 |! ww_HEX3 [1] $end
$var wire 1 }! ww_HEX3 [0] $end
$var wire 1 ~! ww_HEX4 [6] $end
$var wire 1 !" ww_HEX4 [5] $end
$var wire 1 "" ww_HEX4 [4] $end
$var wire 1 #" ww_HEX4 [3] $end
$var wire 1 $" ww_HEX4 [2] $end
$var wire 1 %" ww_HEX4 [1] $end
$var wire 1 &" ww_HEX4 [0] $end
$var wire 1 '" ww_HEX5 [6] $end
$var wire 1 (" ww_HEX5 [5] $end
$var wire 1 )" ww_HEX5 [4] $end
$var wire 1 *" ww_HEX5 [3] $end
$var wire 1 +" ww_HEX5 [2] $end
$var wire 1 ," ww_HEX5 [1] $end
$var wire 1 -" ww_HEX5 [0] $end
$var wire 1 ." ww_SAIDA_AND_HEX0 $end
$var wire 1 /" ww_DIN_HEX [3] $end
$var wire 1 0" ww_DIN_HEX [2] $end
$var wire 1 1" ww_DIN_HEX [1] $end
$var wire 1 2" ww_DIN_HEX [0] $end
$var wire 1 3" ww_SAIDA_AND_HEX1 $end
$var wire 1 4" ww_SAIDA_AND_HEX2 $end
$var wire 1 5" ww_SAIDA_AND_HEX3 $end
$var wire 1 6" ww_SAIDA_AND_HEX4 $end
$var wire 1 7" ww_SAIDA_AND_HEX5 $end
$var wire 1 8" ww_SAIDA_AND_LED8 $end
$var wire 1 9" ww_SAIDA_AND_LED9 $end
$var wire 1 :" ww_SAIDA_AND_SW0_7 $end
$var wire 1 ;" ww_CONTROLES [3] $end
$var wire 1 <" ww_CONTROLES [2] $end
$var wire 1 =" ww_CONTROLES [1] $end
$var wire 1 >" ww_CONTROLES [0] $end
$var wire 1 ?" ww_ACUMULADOR [7] $end
$var wire 1 @" ww_ACUMULADOR [6] $end
$var wire 1 A" ww_ACUMULADOR [5] $end
$var wire 1 B" ww_ACUMULADOR [4] $end
$var wire 1 C" ww_ACUMULADOR [3] $end
$var wire 1 D" ww_ACUMULADOR [2] $end
$var wire 1 E" ww_ACUMULADOR [1] $end
$var wire 1 F" ww_ACUMULADOR [0] $end
$var wire 1 G" ww_INSTRUCAO [12] $end
$var wire 1 H" ww_INSTRUCAO [11] $end
$var wire 1 I" ww_INSTRUCAO [10] $end
$var wire 1 J" ww_INSTRUCAO [9] $end
$var wire 1 K" ww_INSTRUCAO [8] $end
$var wire 1 L" ww_INSTRUCAO [7] $end
$var wire 1 M" ww_INSTRUCAO [6] $end
$var wire 1 N" ww_INSTRUCAO [5] $end
$var wire 1 O" ww_INSTRUCAO [4] $end
$var wire 1 P" ww_INSTRUCAO [3] $end
$var wire 1 Q" ww_INSTRUCAO [2] $end
$var wire 1 R" ww_INSTRUCAO [1] $end
$var wire 1 S" ww_INSTRUCAO [0] $end
$var wire 1 T" \KEY[1]~input_o\ $end
$var wire 1 U" \KEY[2]~input_o\ $end
$var wire 1 V" \KEY[3]~input_o\ $end
$var wire 1 W" \FPGA_RESET_N~input_o\ $end
$var wire 1 X" \SW[0]~input_o\ $end
$var wire 1 Y" \SW[1]~input_o\ $end
$var wire 1 Z" \SW[2]~input_o\ $end
$var wire 1 [" \SW[3]~input_o\ $end
$var wire 1 \" \SW[4]~input_o\ $end
$var wire 1 ]" \SW[5]~input_o\ $end
$var wire 1 ^" \SW[6]~input_o\ $end
$var wire 1 _" \SW[7]~input_o\ $end
$var wire 1 `" \SW[8]~input_o\ $end
$var wire 1 a" \SW[9]~input_o\ $end
$var wire 1 b" \PC_OUT[0]~output_o\ $end
$var wire 1 c" \PC_OUT[1]~output_o\ $end
$var wire 1 d" \PC_OUT[2]~output_o\ $end
$var wire 1 e" \PC_OUT[3]~output_o\ $end
$var wire 1 f" \PC_OUT[4]~output_o\ $end
$var wire 1 g" \PC_OUT[5]~output_o\ $end
$var wire 1 h" \PC_OUT[6]~output_o\ $end
$var wire 1 i" \PC_OUT[7]~output_o\ $end
$var wire 1 j" \PC_OUT[8]~output_o\ $end
$var wire 1 k" \LEDR[0]~output_o\ $end
$var wire 1 l" \LEDR[1]~output_o\ $end
$var wire 1 m" \LEDR[2]~output_o\ $end
$var wire 1 n" \LEDR[3]~output_o\ $end
$var wire 1 o" \LEDR[4]~output_o\ $end
$var wire 1 p" \LEDR[5]~output_o\ $end
$var wire 1 q" \LEDR[6]~output_o\ $end
$var wire 1 r" \LEDR[7]~output_o\ $end
$var wire 1 s" \LEDR[8]~output_o\ $end
$var wire 1 t" \LEDR[9]~output_o\ $end
$var wire 1 u" \HEX0[0]~output_o\ $end
$var wire 1 v" \HEX0[1]~output_o\ $end
$var wire 1 w" \HEX0[2]~output_o\ $end
$var wire 1 x" \HEX0[3]~output_o\ $end
$var wire 1 y" \HEX0[4]~output_o\ $end
$var wire 1 z" \HEX0[5]~output_o\ $end
$var wire 1 {" \HEX0[6]~output_o\ $end
$var wire 1 |" \HEX1[0]~output_o\ $end
$var wire 1 }" \HEX1[1]~output_o\ $end
$var wire 1 ~" \HEX1[2]~output_o\ $end
$var wire 1 !# \HEX1[3]~output_o\ $end
$var wire 1 "# \HEX1[4]~output_o\ $end
$var wire 1 ## \HEX1[5]~output_o\ $end
$var wire 1 $# \HEX1[6]~output_o\ $end
$var wire 1 %# \HEX2[0]~output_o\ $end
$var wire 1 &# \HEX2[1]~output_o\ $end
$var wire 1 '# \HEX2[2]~output_o\ $end
$var wire 1 (# \HEX2[3]~output_o\ $end
$var wire 1 )# \HEX2[4]~output_o\ $end
$var wire 1 *# \HEX2[5]~output_o\ $end
$var wire 1 +# \HEX2[6]~output_o\ $end
$var wire 1 ,# \HEX3[0]~output_o\ $end
$var wire 1 -# \HEX3[1]~output_o\ $end
$var wire 1 .# \HEX3[2]~output_o\ $end
$var wire 1 /# \HEX3[3]~output_o\ $end
$var wire 1 0# \HEX3[4]~output_o\ $end
$var wire 1 1# \HEX3[5]~output_o\ $end
$var wire 1 2# \HEX3[6]~output_o\ $end
$var wire 1 3# \HEX4[0]~output_o\ $end
$var wire 1 4# \HEX4[1]~output_o\ $end
$var wire 1 5# \HEX4[2]~output_o\ $end
$var wire 1 6# \HEX4[3]~output_o\ $end
$var wire 1 7# \HEX4[4]~output_o\ $end
$var wire 1 8# \HEX4[5]~output_o\ $end
$var wire 1 9# \HEX4[6]~output_o\ $end
$var wire 1 :# \HEX5[0]~output_o\ $end
$var wire 1 ;# \HEX5[1]~output_o\ $end
$var wire 1 <# \HEX5[2]~output_o\ $end
$var wire 1 =# \HEX5[3]~output_o\ $end
$var wire 1 ># \HEX5[4]~output_o\ $end
$var wire 1 ?# \HEX5[5]~output_o\ $end
$var wire 1 @# \HEX5[6]~output_o\ $end
$var wire 1 A# \SAIDA_AND_HEX0~output_o\ $end
$var wire 1 B# \DIN_HEX[0]~output_o\ $end
$var wire 1 C# \DIN_HEX[1]~output_o\ $end
$var wire 1 D# \DIN_HEX[2]~output_o\ $end
$var wire 1 E# \DIN_HEX[3]~output_o\ $end
$var wire 1 F# \SAIDA_AND_HEX1~output_o\ $end
$var wire 1 G# \SAIDA_AND_HEX2~output_o\ $end
$var wire 1 H# \SAIDA_AND_HEX3~output_o\ $end
$var wire 1 I# \SAIDA_AND_HEX4~output_o\ $end
$var wire 1 J# \SAIDA_AND_HEX5~output_o\ $end
$var wire 1 K# \SAIDA_AND_LED8~output_o\ $end
$var wire 1 L# \SAIDA_AND_LED9~output_o\ $end
$var wire 1 M# \SAIDA_AND_SW0_7~output_o\ $end
$var wire 1 N# \CONTROLES[0]~output_o\ $end
$var wire 1 O# \CONTROLES[1]~output_o\ $end
$var wire 1 P# \CONTROLES[2]~output_o\ $end
$var wire 1 Q# \CONTROLES[3]~output_o\ $end
$var wire 1 R# \ACUMULADOR[0]~output_o\ $end
$var wire 1 S# \ACUMULADOR[1]~output_o\ $end
$var wire 1 T# \ACUMULADOR[2]~output_o\ $end
$var wire 1 U# \ACUMULADOR[3]~output_o\ $end
$var wire 1 V# \ACUMULADOR[4]~output_o\ $end
$var wire 1 W# \ACUMULADOR[5]~output_o\ $end
$var wire 1 X# \ACUMULADOR[6]~output_o\ $end
$var wire 1 Y# \ACUMULADOR[7]~output_o\ $end
$var wire 1 Z# \INSTRUCAO[0]~output_o\ $end
$var wire 1 [# \INSTRUCAO[1]~output_o\ $end
$var wire 1 \# \INSTRUCAO[2]~output_o\ $end
$var wire 1 ]# \INSTRUCAO[3]~output_o\ $end
$var wire 1 ^# \INSTRUCAO[4]~output_o\ $end
$var wire 1 _# \INSTRUCAO[5]~output_o\ $end
$var wire 1 `# \INSTRUCAO[6]~output_o\ $end
$var wire 1 a# \INSTRUCAO[7]~output_o\ $end
$var wire 1 b# \INSTRUCAO[8]~output_o\ $end
$var wire 1 c# \INSTRUCAO[9]~output_o\ $end
$var wire 1 d# \INSTRUCAO[10]~output_o\ $end
$var wire 1 e# \INSTRUCAO[11]~output_o\ $end
$var wire 1 f# \INSTRUCAO[12]~output_o\ $end
$var wire 1 g# \KEY[0]~input_o\ $end
$var wire 1 h# \CLOCK_50~input_o\ $end
$var wire 1 i# \gravar:detectorSub0|saidaQ~0_combout\ $end
$var wire 1 j# \gravar:detectorSub0|saidaQ~q\ $end
$var wire 1 k# \gravar:detectorSub0|saida~combout\ $end
$var wire 1 l# \ROM_instrucao|memROM~15_combout\ $end
$var wire 1 m# \ROM_instrucao|memROM~16_combout\ $end
$var wire 1 n# \ROM_instrucao|memROM~2_combout\ $end
$var wire 1 o# \ROM_instrucao|memROM~6_combout\ $end
$var wire 1 p# \ROM_instrucao|memROM~3_combout\ $end
$var wire 1 q# \ROM_instrucao|memROM~7_combout\ $end
$var wire 1 r# \ROM_instrucao|memROM~4_combout\ $end
$var wire 1 s# \ROM_instrucao|memROM~8_combout\ $end
$var wire 1 t# \Processador|decoder|Equal10~1_combout\ $end
$var wire 1 u# \Processador|decoder|saida~1_combout\ $end
$var wire 1 v# \Processador|ULA1|saida[5]~5_combout\ $end
$var wire 1 w# \Processador|decoder|saida[5]~2_combout\ $end
$var wire 1 x# \Processador|decoder|Equal10~2_combout\ $end
$var wire 1 y# \ROM_instrucao|memROM~19_combout\ $end
$var wire 1 z# \ROM_instrucao|memROM~22_combout\ $end
$var wire 1 {# \ROM_instrucao|memROM~21_combout\ $end
$var wire 1 |# \ROM_instrucao|memROM~9_combout\ $end
$var wire 1 }# \ROM_instrucao|memROM~20_combout\ $end
$var wire 1 ~# \Processador|ULA1|Add1~34_cout\ $end
$var wire 1 !$ \Processador|ULA1|Add1~21_sumout\ $end
$var wire 1 "$ \Processador|ULA1|saida[0]~0_combout\ $end
$var wire 1 #$ \Processador|ULA1|Add1~22\ $end
$var wire 1 $$ \Processador|ULA1|Add1~25_sumout\ $end
$var wire 1 %$ \Processador|ULA1|saida[1]~1_combout\ $end
$var wire 1 &$ \Processador|ULA1|Add1~26\ $end
$var wire 1 '$ \Processador|ULA1|Add1~29_sumout\ $end
$var wire 1 ($ \Processador|ULA1|saida[2]~2_combout\ $end
$var wire 1 )$ \Processador|ULA1|Add1~30\ $end
$var wire 1 *$ \Processador|ULA1|Add1~1_sumout\ $end
$var wire 1 +$ \Processador|ULA1|saida[3]~3_combout\ $end
$var wire 1 ,$ \Processador|ULA1|Add1~2\ $end
$var wire 1 -$ \Processador|ULA1|Add1~5_sumout\ $end
$var wire 1 .$ \Processador|ULA1|saida[4]~4_combout\ $end
$var wire 1 /$ \Processador|ULA1|Add1~6\ $end
$var wire 1 0$ \Processador|ULA1|Add1~9_sumout\ $end
$var wire 1 1$ \Processador|ULA1|saida[6]~6_combout\ $end
$var wire 1 2$ \Processador|ULA1|Add1~10\ $end
$var wire 1 3$ \Processador|ULA1|Add1~13_sumout\ $end
$var wire 1 4$ \Processador|ULA1|saida[7]~7_combout\ $end
$var wire 1 5$ \Processador|ULA1|Add1~14\ $end
$var wire 1 6$ \Processador|ULA1|Add1~17_sumout\ $end
$var wire 1 7$ \Processador|ULA1|WideOr0~1_combout\ $end
$var wire 1 8$ \Processador|flagIgual|DOUT~0_combout\ $end
$var wire 1 9$ \Processador|flagIgual|DOUT~q\ $end
$var wire 1 :$ \Processador|PC|DOUT[0]~0_combout\ $end
$var wire 1 ;$ \Processador|incrementaPC|Add0~2\ $end
$var wire 1 <$ \Processador|incrementaPC|Add0~6\ $end
$var wire 1 =$ \Processador|incrementaPC|Add0~10\ $end
$var wire 1 >$ \Processador|incrementaPC|Add0~13_sumout\ $end
$var wire 1 ?$ \Processador|decoder|Equal10~3_combout\ $end
$var wire 1 @$ \Processador|MUX4x1|saida_MUX[3]~3_combout\ $end
$var wire 1 A$ \ROM_instrucao|memROM~13_combout\ $end
$var wire 1 B$ \ROM_instrucao|memROM~14_combout\ $end
$var wire 1 C$ \Processador|incrementaPC|Add0~9_sumout\ $end
$var wire 1 D$ \Processador|MUX4x1|saida_MUX[2]~2_combout\ $end
$var wire 1 E$ \ROM_instrucao|memROM~11_combout\ $end
$var wire 1 F$ \ROM_instrucao|memROM~12_combout\ $end
$var wire 1 G$ \Processador|incrementaPC|Add0~5_sumout\ $end
$var wire 1 H$ \Processador|MUX4x1|saida_MUX[1]~1_combout\ $end
$var wire 1 I$ \ROM_instrucao|memROM~0_combout\ $end
$var wire 1 J$ \ROM_instrucao|memROM~5_combout\ $end
$var wire 1 K$ \Processador|decoder|Equal14~0_combout\ $end
$var wire 1 L$ \Processador|incrementaPC|Add0~14\ $end
$var wire 1 M$ \Processador|incrementaPC|Add0~17_sumout\ $end
$var wire 1 N$ \Processador|MUX4x1|saida_MUX[7]~9_combout\ $end
$var wire 1 O$ \Processador|MUX4x1|saida_MUX[4]~4_combout\ $end
$var wire 1 P$ \Processador|incrementaPC|Add0~18\ $end
$var wire 1 Q$ \Processador|incrementaPC|Add0~21_sumout\ $end
$var wire 1 R$ \Processador|MUX4x1|saida_MUX[5]~5_combout\ $end
$var wire 1 S$ \Processador|incrementaPC|Add0~22\ $end
$var wire 1 T$ \Processador|incrementaPC|Add0~25_sumout\ $end
$var wire 1 U$ \Processador|MUX4x1|saida_MUX[6]~6_combout\ $end
$var wire 1 V$ \Processador|incrementaPC|Add0~26\ $end
$var wire 1 W$ \Processador|incrementaPC|Add0~29_sumout\ $end
$var wire 1 X$ \Processador|MUX4x1|saida_MUX[7]~7_combout\ $end
$var wire 1 Y$ \ROM_instrucao|memROM~1_combout\ $end
$var wire 1 Z$ \ROM_instrucao|memROM~17_combout\ $end
$var wire 1 [$ \ROM_instrucao|memROM~18_combout\ $end
$var wire 1 \$ \Processador|incrementaPC|Add0~30\ $end
$var wire 1 ]$ \Processador|incrementaPC|Add0~33_sumout\ $end
$var wire 1 ^$ \Processador|MUX4x1|saida_MUX[8]~8_combout\ $end
$var wire 1 _$ \ROM_instrucao|memROM~10_combout\ $end
$var wire 1 `$ \Processador|incrementaPC|Add0~1_sumout\ $end
$var wire 1 a$ \Processador|MUX4x1|saida_MUX[0]~0_combout\ $end
$var wire 1 b$ \Processador|decoder|Equal10~0_combout\ $end
$var wire 1 c$ \DecoderSelEnd|Equal0~0_combout\ $end
$var wire 1 d$ \DecoderSelEnd|Equal0~1_combout\ $end
$var wire 1 e$ \flipFlopLed8|DOUT~0_combout\ $end
$var wire 1 f$ \flipFlopLed8|DOUT~q\ $end
$var wire 1 g$ \AndLed9|saida~0_combout\ $end
$var wire 1 h$ \flipFlopLed9|DOUT~0_combout\ $end
$var wire 1 i$ \flipFlopLed9|DOUT~q\ $end
$var wire 1 j$ \Processador|decoder|saida[1]~0_combout\ $end
$var wire 1 k$ \Processador|ULA1|WideOr0~0_combout\ $end
$var wire 1 l$ \Processador|ULA1|WideOr0~combout\ $end
$var wire 1 m$ \Processador|reg_endretorno|DOUT\ [8] $end
$var wire 1 n$ \Processador|reg_endretorno|DOUT\ [7] $end
$var wire 1 o$ \Processador|reg_endretorno|DOUT\ [6] $end
$var wire 1 p$ \Processador|reg_endretorno|DOUT\ [5] $end
$var wire 1 q$ \Processador|reg_endretorno|DOUT\ [4] $end
$var wire 1 r$ \Processador|reg_endretorno|DOUT\ [3] $end
$var wire 1 s$ \Processador|reg_endretorno|DOUT\ [2] $end
$var wire 1 t$ \Processador|reg_endretorno|DOUT\ [1] $end
$var wire 1 u$ \Processador|reg_endretorno|DOUT\ [0] $end
$var wire 1 v$ \Processador|REGA|DOUT\ [7] $end
$var wire 1 w$ \Processador|REGA|DOUT\ [6] $end
$var wire 1 x$ \Processador|REGA|DOUT\ [5] $end
$var wire 1 y$ \Processador|REGA|DOUT\ [4] $end
$var wire 1 z$ \Processador|REGA|DOUT\ [3] $end
$var wire 1 {$ \Processador|REGA|DOUT\ [2] $end
$var wire 1 |$ \Processador|REGA|DOUT\ [1] $end
$var wire 1 }$ \Processador|REGA|DOUT\ [0] $end
$var wire 1 ~$ \Processador|PC|DOUT\ [8] $end
$var wire 1 !% \Processador|PC|DOUT\ [7] $end
$var wire 1 "% \Processador|PC|DOUT\ [6] $end
$var wire 1 #% \Processador|PC|DOUT\ [5] $end
$var wire 1 $% \Processador|PC|DOUT\ [4] $end
$var wire 1 %% \Processador|PC|DOUT\ [3] $end
$var wire 1 &% \Processador|PC|DOUT\ [2] $end
$var wire 1 '% \Processador|PC|DOUT\ [1] $end
$var wire 1 (% \Processador|PC|DOUT\ [0] $end
$var wire 1 )% \RegistradorLedR|DOUT\ [7] $end
$var wire 1 *% \RegistradorLedR|DOUT\ [6] $end
$var wire 1 +% \RegistradorLedR|DOUT\ [5] $end
$var wire 1 ,% \RegistradorLedR|DOUT\ [4] $end
$var wire 1 -% \RegistradorLedR|DOUT\ [3] $end
$var wire 1 .% \RegistradorLedR|DOUT\ [2] $end
$var wire 1 /% \RegistradorLedR|DOUT\ [1] $end
$var wire 1 0% \RegistradorLedR|DOUT\ [0] $end
$var wire 1 1% \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 2% \Processador|MUX4x1|ALT_INV_saida_MUX[7]~9_combout\ $end
$var wire 1 3% \gravar:detectorSub0|ALT_INV_saidaQ~q\ $end
$var wire 1 4% \Processador|ULA1|ALT_INV_WideOr0~1_combout\ $end
$var wire 1 5% \ROM_instrucao|ALT_INV_memROM~22_combout\ $end
$var wire 1 6% \ROM_instrucao|ALT_INV_memROM~21_combout\ $end
$var wire 1 7% \ROM_instrucao|ALT_INV_memROM~20_combout\ $end
$var wire 1 8% \ROM_instrucao|ALT_INV_memROM~19_combout\ $end
$var wire 1 9% \Processador|decoder|ALT_INV_Equal10~2_combout\ $end
$var wire 1 :% \AndLed9|ALT_INV_saida~0_combout\ $end
$var wire 1 ;% \DecoderSelEnd|ALT_INV_Equal0~1_combout\ $end
$var wire 1 <% \Processador|reg_endretorno|ALT_INV_DOUT\ [8] $end
$var wire 1 =% \Processador|reg_endretorno|ALT_INV_DOUT\ [7] $end
$var wire 1 >% \Processador|reg_endretorno|ALT_INV_DOUT\ [6] $end
$var wire 1 ?% \Processador|reg_endretorno|ALT_INV_DOUT\ [5] $end
$var wire 1 @% \Processador|reg_endretorno|ALT_INV_DOUT\ [4] $end
$var wire 1 A% \Processador|reg_endretorno|ALT_INV_DOUT\ [3] $end
$var wire 1 B% \Processador|reg_endretorno|ALT_INV_DOUT\ [2] $end
$var wire 1 C% \Processador|reg_endretorno|ALT_INV_DOUT\ [1] $end
$var wire 1 D% \Processador|reg_endretorno|ALT_INV_DOUT\ [0] $end
$var wire 1 E% \Processador|PC|ALT_INV_DOUT[0]~0_combout\ $end
$var wire 1 F% \Processador|flagIgual|ALT_INV_DOUT~q\ $end
$var wire 1 G% \Processador|decoder|ALT_INV_Equal14~0_combout\ $end
$var wire 1 H% \Processador|decoder|ALT_INV_saida~1_combout\ $end
$var wire 1 I% \ROM_instrucao|ALT_INV_memROM~18_combout\ $end
$var wire 1 J% \ROM_instrucao|ALT_INV_memROM~17_combout\ $end
$var wire 1 K% \ROM_instrucao|ALT_INV_memROM~16_combout\ $end
$var wire 1 L% \ROM_instrucao|ALT_INV_memROM~15_combout\ $end
$var wire 1 M% \ROM_instrucao|ALT_INV_memROM~14_combout\ $end
$var wire 1 N% \ROM_instrucao|ALT_INV_memROM~13_combout\ $end
$var wire 1 O% \ROM_instrucao|ALT_INV_memROM~12_combout\ $end
$var wire 1 P% \ROM_instrucao|ALT_INV_memROM~11_combout\ $end
$var wire 1 Q% \ROM_instrucao|ALT_INV_memROM~10_combout\ $end
$var wire 1 R% \ROM_instrucao|ALT_INV_memROM~9_combout\ $end
$var wire 1 S% \Processador|decoder|ALT_INV_Equal10~1_combout\ $end
$var wire 1 T% \ROM_instrucao|ALT_INV_memROM~8_combout\ $end
$var wire 1 U% \ROM_instrucao|ALT_INV_memROM~7_combout\ $end
$var wire 1 V% \ROM_instrucao|ALT_INV_memROM~6_combout\ $end
$var wire 1 W% \ROM_instrucao|ALT_INV_memROM~5_combout\ $end
$var wire 1 X% \Processador|ULA1|ALT_INV_WideOr0~combout\ $end
$var wire 1 Y% \Processador|ULA1|ALT_INV_WideOr0~0_combout\ $end
$var wire 1 Z% \Processador|decoder|ALT_INV_Equal10~0_combout\ $end
$var wire 1 [% \ROM_instrucao|ALT_INV_memROM~4_combout\ $end
$var wire 1 \% \ROM_instrucao|ALT_INV_memROM~3_combout\ $end
$var wire 1 ]% \ROM_instrucao|ALT_INV_memROM~2_combout\ $end
$var wire 1 ^% \ROM_instrucao|ALT_INV_memROM~1_combout\ $end
$var wire 1 _% \ROM_instrucao|ALT_INV_memROM~0_combout\ $end
$var wire 1 `% \flipFlopLed9|ALT_INV_DOUT~q\ $end
$var wire 1 a% \flipFlopLed8|ALT_INV_DOUT~q\ $end
$var wire 1 b% \Processador|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 c% \Processador|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 d% \Processador|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 e% \Processador|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 f% \Processador|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 g% \Processador|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 h% \Processador|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 i% \Processador|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 j% \Processador|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 k% \Processador|incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 l% \Processador|incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 m% \Processador|incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 n% \Processador|incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 o% \Processador|incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 p% \Processador|incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 q% \Processador|incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 r% \Processador|incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 s% \Processador|incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 t% \Processador|REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 u% \Processador|REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 v% \Processador|REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 w% \Processador|REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 x% \Processador|REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 y% \Processador|REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 z% \Processador|REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 {% \Processador|REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 |% \Processador|ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 }% \Processador|ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 ~% \Processador|ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 !& \Processador|ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 "& \Processador|ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 #& \Processador|ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 $& \Processador|ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 %& \Processador|ULA1|ALT_INV_Add1~1_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
x2
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
06!
17!
x8!
19!
1:!
1;!
1<!
1=!
1>!
x?!
xD!
0."
03"
04"
05"
06"
07"
08"
09"
0:"
xT"
xU"
xV"
xW"
xX"
xY"
xZ"
x["
x\"
x]"
x^"
x_"
x`"
xa"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
1{"
0|"
0}"
0~"
0!#
0"#
0##
1$#
0%#
0&#
0'#
0(#
0)#
0*#
1+#
0,#
0-#
0.#
0/#
00#
01#
12#
03#
04#
05#
06#
07#
08#
19#
0:#
0;#
0<#
0=#
0>#
0?#
1@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
1P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
1[#
1\#
1]#
0^#
0_#
0`#
0a#
0b#
1c#
0d#
0e#
1f#
1g#
xh#
0i#
0j#
0k#
1l#
1m#
1n#
1o#
1p#
1q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
1y#
1z#
1{#
0|#
0}#
1~#
0!$
0"$
1#$
0$$
0%$
1&$
0'$
0($
1)$
0*$
0+$
1,$
0-$
0.$
1/$
00$
01$
12$
03$
04$
15$
06$
17$
08$
09$
1:$
0;$
0<$
0=$
0>$
1?$
1@$
1A$
1B$
0C$
1D$
1E$
1F$
0G$
1H$
0I$
0J$
0K$
0L$
0M$
1N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
1Y$
0Z$
0[$
0\$
0]$
0^$
0_$
1`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
1k$
0l$
01%
02%
13%
04%
05%
06%
17%
08%
19%
1:%
1;%
0E%
1F%
1G%
1H%
1I%
1J%
0K%
0L%
0M%
0N%
0O%
0P%
1Q%
1R%
1S%
1T%
0U%
0V%
1W%
1X%
0Y%
1Z%
1[%
0\%
0]%
0^%
1_%
1`%
1a%
1k%
1l%
1m%
1n%
1o%
1p%
1q%
1r%
0s%
1|%
1}%
1~%
1!&
1"&
1#&
1$&
1%&
xj
xk
xl
1m
x@!
xA!
xB!
1C!
xE!
xF!
xG!
xH!
xI!
xJ!
xK!
xL!
xM!
xN!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
1b!
0c!
0d!
0e!
0f!
0g!
0h!
1i!
0j!
0k!
0l!
0m!
0n!
0o!
1p!
0q!
0r!
0s!
0t!
0u!
0v!
1w!
0x!
0y!
0z!
0{!
0|!
0}!
1~!
0!"
0""
0#"
0$"
0%"
0&"
1'"
0("
0)"
0*"
0+"
0,"
0-"
0/"
00"
01"
02"
0;"
1<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
1G"
0H"
0I"
1J"
0K"
0L"
0M"
0N"
0O"
1P"
1Q"
1R"
0S"
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
1<%
1=%
1>%
1?%
1@%
1A%
1B%
1C%
1D%
1b%
1c%
1d%
1e%
1f%
1g%
1h%
1i%
1j%
1t%
1u%
1v%
1w%
1x%
1y%
1z%
1{%
0!
0"
0#
0$
0%
0&
0'
0(
0*
1+
0,
0-
0.
0/
00
01
13
04
05
06
07
08
09
1:
0;
0<
0=
0>
0?
0@
1A
0B
0C
0D
0E
0F
0G
1H
0I
0J
0K
0L
0M
0N
1O
0P
0Q
0R
0S
0T
0U
1V
0W
0X
0Y
0Z
0[
0\
1]
0^
0_
1`
0a
0b
0c
0d
0e
1f
1g
1h
0i
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
x,!
x-!
x.!
x/!
x0!
x1!
x2!
x3!
x4!
x5!
$end
#20000
0m
0C!
0g#
11%
1i#
1k#
1%%
1&%
1'%
1u$
0D%
0i%
0h%
0g%
1>$
1C$
0l#
0n#
0p#
1G$
0A$
0E$
1P%
1N%
0r%
1\%
1]%
1L%
0q%
0p%
1c"
1d"
1e"
0m#
0y#
0o#
0q#
0?$
0z#
0B$
0{#
0F$
1V!
1U!
1T!
1O%
16%
1M%
15%
1U%
1V%
18%
1K%
1!!
1~
1}
0@$
0:$
0N$
0D$
0H$
12%
1E%
0[#
0\#
0c#
0f#
0]#
1@$
1D$
1H$
1a$
0R"
0Q"
0J"
0G"
0P"
0h
0g
0f
0`
0]
#40000
1m
1C!
1g#
01%
0i#
0k#
#60000
0m
0C!
0g#
11%
1i#
1k#
1(%
0j%
1n#
1r#
0`$
1;$
1s%
0[%
0]%
1b"
0G$
1<$
1o#
1s#
0a$
1r%
1W!
0C$
1=$
0T%
0V%
1"!
0H$
1q%
1K$
1N$
0>$
1L$
0D$
1p%
02%
0G%
1d#
1f#
1M$
1a$
0@$
0o%
1I"
1G"
1_
1]
#80000
1m
1C!
1g#
01%
0i#
0k#
#100000
0m
0C!
0g#
11%
1i#
1k#
0%%
0&%
0'%
1i%
1h%
1g%
1>$
0L$
1C$
0=$
0n#
1|#
1G$
0<$
1A$
1I$
0_%
0N%
0r%
0R%
1]%
0q%
0p%
0c"
0d"
0e"
0C$
0>$
0M$
0o#
1}#
1_$
1z#
1B$
1J$
1o%
1p%
1q%
0V!
0U!
0T!
0W%
0M%
05%
0Q%
07%
1V%
0!!
0~
0}
1:$
0K$
1G%
0E%
1e#
1\#
1Z#
0f#
1D$
1H"
1Q"
1S"
0G"
1i
1g
1^
0]
#120000
1m
1C!
1g#
01%
0i#
0k#
#140000
0m
0C!
0g#
11%
1i#
1k#
1&%
0h%
0r#
1C$
0q%
1[%
1d"
0s#
1w#
1x#
1U!
09%
1T%
1~
1u#
0:$
0N$
1!$
0#$
1'$
0)$
0|%
0~%
12%
1E%
0H%
0d#
1*$
0,$
1$$
0&$
1H$
0a$
1"$
1($
07$
0k$
0}%
0%&
0I"
0'$
1-$
0/$
1Y%
14%
0_
1l$
0$&
1|%
10$
02$
0X%
0#&
13$
05$
0"&
16$
0P#
0!&
0<"
0+
#160000
1m
1C!
1g#
01%
0i#
0k#
#180000
0m
0C!
0g#
11%
1i#
1k#
1}$
1{$
1'%
0(%
1j%
0i%
0y%
0{%
0!$
1#$
1'$
0G$
1<$
1p#
0|#
1`$
0;$
0A$
1Z$
0J%
1N%
0s%
1R%
0\%
1r%
0|%
1~%
0b"
1c"
1D#
1T#
1B#
1R#
1G$
0<$
0C$
1=$
0$$
1&$
0H$
1q#
0w#
0x#
1b$
0}#
0_$
1a$
0z#
0B$
1[$
1}%
1q%
0r%
0W!
1V!
10"
1D"
12"
1F"
0'$
1)$
1>$
1C$
0=$
0I%
1M%
15%
1Q%
17%
0Z%
19%
0U%
0"!
1!!
11
1/
1(
1&
1H$
0D$
0q%
0p%
1|%
0u#
1!$
0"$
1'$
0($
1c$
1g$
0>$
0*$
1,$
1k$
1@$
1D$
1%&
1p%
0:%
0|%
0~%
1H%
1b#
0\#
0Z#
1N#
1c#
0-$
1/$
0Y%
1v#
1.$
11$
14$
1"$
1($
0k$
0@$
1$&
1K"
0Q"
0S"
1>"
1J"
00$
12$
1Y%
0i
0g
1a
1`
1-
0.$
1#&
03$
15$
0v#
1"&
06$
01$
1!&
04$
#200000
1m
1C!
1g#
01%
0i#
0k#
#220000
0m
0C!
0g#
11%
1i#
1k#
1(%
10%
1.%
0j%
1n#
0p#
0`$
1;$
0I$
1_%
1s%
1\%
0]%
1m"
1k"
1b"
0G$
1<$
1o#
0q#
0a$
0J$
0b$
1j$
1r%
1_!
1a!
1W!
0C$
1=$
1Z%
1W%
1U%
0V%
1w
1u
1"!
0H$
1q%
1t#
0c$
0g$
1>$
0D$
0p%
1:%
0S%
1O#
0N#
0e#
0c#
1f#
1@$
1="
0>"
0H"
0J"
1G"
0-
1,
0`
0^
1]
1Q#
1;"
1*
#240000
1m
1C!
1g#
01%
0i#
0k#
#260000
0m
0C!
0g#
11%
1i#
1k#
1%%
0&%
0'%
0(%
1j%
1i%
1h%
0g%
0>$
1L$
1C$
0=$
1G$
0<$
0n#
1r#
1`$
0;$
1E$
1I$
0Z$
1J%
0_%
0P%
0s%
0[%
1]%
0r%
0q%
1p%
0b"
0c"
0d"
1e"
0G$
0C$
1>$
0L$
1M$
0@$
1D$
1H$
0o#
1s#
1a$
1{#
1F$
1J$
0j$
0[$
0o%
0p%
1q%
1r%
0W!
0V!
0U!
1T!
0M$
1I%
0W%
0O%
06%
0T%
1V%
0"!
0!!
0~
1}
0H$
0D$
1@$
1O$
1o%
0t#
1:$
1N$
0O$
02%
0E%
1S%
0b#
0O#
1e#
1[#
1d#
0f#
0@$
1H$
0a$
0K"
0="
1H"
1R"
1I"
0G"
1h
0a
1_
1^
0]
0,
0Q#
0;"
0*
#280000
1m
1C!
1g#
01%
0i#
0k#
#300000
0m
0C!
0g#
11%
1i#
1k#
0%%
1'%
0i%
1g%
0>$
1l#
1p#
1|#
1G$
0E$
1P%
0r%
0R%
0\%
0L%
1p%
1c"
0e"
1m#
1y#
1q#
1}#
1_$
0{#
0F$
1V!
0T!
1O%
16%
0Q%
07%
0U%
08%
0K%
1!!
0}
1@$
0:$
0N$
1a$
0H$
1d$
0;%
12%
1E%
0[#
1Z#
1c#
1]#
0@$
1H$
0R"
1S"
1J"
1P"
1i
0h
1f
1`
#320000
1m
1C!
1g#
01%
0i#
0k#
#340000
0m
0C!
0g#
11%
1i#
1k#
1(%
0j%
0l#
0p#
0r#
0|#
0`$
1;$
0I$
1_%
1s%
1R%
1[%
1\%
1L%
1b"
0G$
1<$
0m#
0y#
0q#
0s#
0}#
0_$
0a$
0J$
1r%
1W!
1C$
1W%
1Q%
17%
1T%
1U%
18%
1K%
1"!
0H$
0q%
0d$
1D$
1;%
0e#
0Z#
0d#
0c#
0]#
0H"
0S"
0I"
0J"
0P"
0i
0f
0`
0_
0^
#360000
1m
1C!
1g#
01%
0i#
0k#
#380000
0m
0C!
0g#
11%
1i#
1k#
1&%
0'%
0(%
1j%
1i%
0h%
0C$
1=$
1G$
0<$
1`$
0;$
0s%
0r%
1q%
0b"
0c"
1d"
0G$
1C$
0=$
1>$
0D$
1H$
1a$
0p%
0q%
1r%
0W!
0V!
1U!
0>$
0"!
0!!
1~
0H$
1D$
1@$
1p%
0@$
#400000
1m
1C!
1g#
01%
0i#
0k#
#420000
0m
0C!
0g#
11%
1i#
1k#
1(%
0j%
1|#
0`$
1;$
1A$
1I$
0_%
0N%
1s%
0R%
1b"
1G$
1}#
1_$
0a$
1z#
1B$
1w#
1x#
1J$
0r%
1W!
0W%
09%
0M%
05%
0Q%
07%
1"!
1H$
0!$
0'$
1u#
0H%
1|%
1~%
1e#
1\#
1Z#
17$
1k$
1H"
1Q"
1S"
0Y%
04%
1i
1g
1^
0l$
1X%
1P#
1<"
1+
#440000
1m
1C!
1g#
01%
0i#
0k#
#460000
0m
0C!
0g#
11%
1i#
1k#
1'%
0(%
1j%
0i%
0G$
1<$
1p#
0|#
1`$
0;$
0A$
1Z$
0J%
1N%
0s%
1R%
0\%
1r%
0b"
1c"
1G$
0<$
0C$
1=$
0H$
1q#
0w#
0x#
1b$
0}#
0_$
1a$
0z#
0B$
1[$
1q%
0r%
0W!
1V!
1>$
1C$
0=$
0I%
1M%
15%
1Q%
17%
0Z%
19%
0U%
0"!
1!!
1H$
0D$
0q%
0p%
0u#
1!$
0"$
1'$
0($
1c$
1g$
0>$
1@$
1D$
1p%
0:%
0|%
0~%
1H%
1b#
0\#
0Z#
1N#
1c#
1"$
1($
07$
0k$
0@$
1K"
0Q"
0S"
1>"
1J"
1Y%
14%
0i
0g
1a
1`
1-
1l$
0X%
0P#
0<"
0+
#480000
1m
1C!
1g#
01%
0i#
0k#
#500000
0m
0C!
0g#
11%
1i#
1k#
1(%
0j%
1n#
0p#
0`$
1;$
0I$
1_%
1s%
1\%
0]%
1b"
0G$
1<$
1o#
0q#
0a$
0J$
0b$
1j$
1r%
1W!
0C$
1=$
1Z%
1W%
1U%
0V%
1"!
0H$
1q%
1t#
0c$
0g$
1>$
0D$
0p%
1:%
0S%
1O#
0N#
0e#
0c#
1f#
1@$
1="
0>"
0H"
0J"
1G"
0-
1,
0`
0^
1]
1Q#
1;"
1*
#520000
1m
1C!
1g#
01%
0i#
0k#
#540000
0m
0C!
0g#
11%
1i#
1k#
1%%
0&%
0'%
0(%
1j%
1i%
1h%
0g%
0>$
1L$
1C$
0=$
1G$
0<$
0n#
1r#
1`$
0;$
1E$
1I$
0Z$
1J%
0_%
0P%
0s%
0[%
1]%
0r%
0q%
1p%
0b"
0c"
0d"
1e"
0G$
0C$
1>$
0L$
1M$
0@$
1D$
1H$
0o#
1s#
1a$
1{#
1F$
1J$
0j$
0[$
0o%
0p%
1q%
1r%
0W!
0V!
0U!
1T!
0M$
1I%
0W%
0O%
06%
0T%
1V%
0"!
0!!
0~
1}
0H$
0D$
1@$
1O$
1o%
0t#
1:$
1N$
0O$
02%
0E%
1S%
0b#
0O#
1e#
1[#
1d#
0f#
0@$
1H$
0a$
0K"
0="
1H"
1R"
1I"
0G"
1h
0a
1_
1^
0]
0,
0Q#
0;"
0*
#560000
1m
1C!
1g#
01%
0i#
0k#
#580000
0m
0C!
0g#
11%
1i#
1k#
0%%
1'%
0i%
1g%
0>$
1l#
1p#
1|#
1G$
0E$
1P%
0r%
0R%
0\%
0L%
1p%
1c"
0e"
1m#
1y#
1q#
1}#
1_$
0{#
0F$
1V!
0T!
1O%
16%
0Q%
07%
0U%
08%
0K%
1!!
0}
1@$
0:$
0N$
1a$
0H$
1d$
0;%
12%
1E%
0[#
1Z#
1c#
1]#
0@$
1H$
0R"
1S"
1J"
1P"
1i
0h
1f
1`
#600000
1m
1C!
1g#
01%
0i#
0k#
#620000
0m
0C!
0g#
11%
1i#
1k#
1(%
0j%
0l#
0p#
0r#
0|#
0`$
1;$
0I$
1_%
1s%
1R%
1[%
1\%
1L%
1b"
0G$
1<$
0m#
0y#
0q#
0s#
0}#
0_$
0a$
0J$
1r%
1W!
1C$
1W%
1Q%
17%
1T%
1U%
18%
1K%
1"!
0H$
0q%
0d$
1D$
1;%
0e#
0Z#
0d#
0c#
0]#
0H"
0S"
0I"
0J"
0P"
0i
0f
0`
0_
0^
#640000
1m
1C!
1g#
01%
0i#
0k#
#660000
0m
0C!
0g#
11%
1i#
1k#
1&%
0'%
0(%
1j%
1i%
0h%
0C$
1=$
1G$
0<$
1`$
0;$
0s%
0r%
1q%
0b"
0c"
1d"
0G$
1C$
0=$
1>$
0D$
1H$
1a$
0p%
0q%
1r%
0W!
0V!
1U!
0>$
0"!
0!!
1~
0H$
1D$
1@$
1p%
0@$
#680000
1m
1C!
1g#
01%
0i#
0k#
#700000
0m
0C!
0g#
11%
1i#
1k#
1(%
0j%
1|#
0`$
1;$
1A$
1I$
0_%
0N%
1s%
0R%
1b"
1G$
1}#
1_$
0a$
1z#
1B$
1w#
1x#
1J$
0r%
1W!
0W%
09%
0M%
05%
0Q%
07%
1"!
1H$
0!$
0'$
1u#
0H%
1|%
1~%
1e#
1\#
1Z#
17$
1k$
1H"
1Q"
1S"
0Y%
04%
1i
1g
1^
0l$
1X%
1P#
1<"
1+
#720000
1m
1C!
1g#
01%
0i#
0k#
#740000
0m
0C!
0g#
11%
1i#
1k#
1'%
0(%
1j%
0i%
0G$
1<$
1p#
0|#
1`$
0;$
0A$
1Z$
0J%
1N%
0s%
1R%
0\%
1r%
0b"
1c"
1G$
0<$
0C$
1=$
0H$
1q#
0w#
0x#
1b$
0}#
0_$
1a$
0z#
0B$
1[$
1q%
0r%
0W!
1V!
1>$
1C$
0=$
0I%
1M%
15%
1Q%
17%
0Z%
19%
0U%
0"!
1!!
1H$
0D$
0q%
0p%
0u#
1!$
0"$
1'$
0($
1c$
1g$
0>$
1@$
1D$
1p%
0:%
0|%
0~%
1H%
1b#
0\#
0Z#
1N#
1c#
1"$
1($
07$
0k$
0@$
1K"
0Q"
0S"
1>"
1J"
1Y%
14%
0i
0g
1a
1`
1-
1l$
0X%
0P#
0<"
0+
#760000
1m
1C!
1g#
01%
0i#
0k#
#780000
0m
0C!
0g#
11%
1i#
1k#
1(%
0j%
1n#
0p#
0`$
1;$
0I$
1_%
1s%
1\%
0]%
1b"
0G$
1<$
1o#
0q#
0a$
0J$
0b$
1j$
1r%
1W!
0C$
1=$
1Z%
1W%
1U%
0V%
1"!
0H$
1q%
1t#
0c$
0g$
1>$
0D$
0p%
1:%
0S%
1O#
0N#
0e#
0c#
1f#
1@$
1="
0>"
0H"
0J"
1G"
0-
1,
0`
0^
1]
1Q#
1;"
1*
#800000
1m
1C!
1g#
01%
0i#
0k#
#820000
0m
0C!
0g#
11%
1i#
1k#
1%%
0&%
0'%
0(%
1j%
1i%
1h%
0g%
0>$
1L$
1C$
0=$
1G$
0<$
0n#
1r#
1`$
0;$
1E$
1I$
0Z$
1J%
0_%
0P%
0s%
0[%
1]%
0r%
0q%
1p%
0b"
0c"
0d"
1e"
0G$
0C$
1>$
0L$
1M$
0@$
1D$
1H$
0o#
1s#
1a$
1{#
1F$
1J$
0j$
0[$
0o%
0p%
1q%
1r%
0W!
0V!
0U!
1T!
0M$
1I%
0W%
0O%
06%
0T%
1V%
0"!
0!!
0~
1}
0H$
0D$
1@$
1O$
1o%
0t#
1:$
1N$
0O$
02%
0E%
1S%
0b#
0O#
1e#
1[#
1d#
0f#
0@$
1H$
0a$
0K"
0="
1H"
1R"
1I"
0G"
1h
0a
1_
1^
0]
0,
0Q#
0;"
0*
#840000
1m
1C!
1g#
01%
0i#
0k#
#860000
0m
0C!
0g#
11%
1i#
1k#
0%%
1'%
0i%
1g%
0>$
1l#
1p#
1|#
1G$
0E$
1P%
0r%
0R%
0\%
0L%
1p%
1c"
0e"
1m#
1y#
1q#
1}#
1_$
0{#
0F$
1V!
0T!
1O%
16%
0Q%
07%
0U%
08%
0K%
1!!
0}
1@$
0:$
0N$
1a$
0H$
1d$
0;%
12%
1E%
0[#
1Z#
1c#
1]#
0@$
1H$
0R"
1S"
1J"
1P"
1i
0h
1f
1`
#880000
1m
1C!
1g#
01%
0i#
0k#
#900000
0m
0C!
0g#
11%
1i#
1k#
1(%
0j%
0l#
0p#
0r#
0|#
0`$
1;$
0I$
1_%
1s%
1R%
1[%
1\%
1L%
1b"
0G$
1<$
0m#
0y#
0q#
0s#
0}#
0_$
0a$
0J$
1r%
1W!
1C$
1W%
1Q%
17%
1T%
1U%
18%
1K%
1"!
0H$
0q%
0d$
1D$
1;%
0e#
0Z#
0d#
0c#
0]#
0H"
0S"
0I"
0J"
0P"
0i
0f
0`
0_
0^
#920000
1m
1C!
1g#
01%
0i#
0k#
#940000
0m
0C!
0g#
11%
1i#
1k#
1&%
0'%
0(%
1j%
1i%
0h%
0C$
1=$
1G$
0<$
1`$
0;$
0s%
0r%
1q%
0b"
0c"
1d"
0G$
1C$
0=$
1>$
0D$
1H$
1a$
0p%
0q%
1r%
0W!
0V!
1U!
0>$
0"!
0!!
1~
0H$
1D$
1@$
1p%
0@$
#960000
1m
1C!
1g#
01%
0i#
0k#
#980000
0m
0C!
0g#
11%
1i#
1k#
1(%
0j%
1|#
0`$
1;$
1A$
1I$
0_%
0N%
1s%
0R%
1b"
1G$
1}#
1_$
0a$
1z#
1B$
1w#
1x#
1J$
0r%
1W!
0W%
09%
0M%
05%
0Q%
07%
1"!
1H$
0!$
0'$
1u#
0H%
1|%
1~%
1e#
1\#
1Z#
17$
1k$
1H"
1Q"
1S"
0Y%
04%
1i
1g
1^
0l$
1X%
1P#
1<"
1+
#1000000
