//Verilog generated by VPR 0.0.0+6eeda574 from post-place-and-route implementation
module rams_sp_reg_addr_1024x32 (
    input \clk ,
    input \we ,
    input \di[0] ,
    input \di[1] ,
    input \di[2] ,
    input \di[3] ,
    input \di[4] ,
    input \di[5] ,
    input \di[6] ,
    input \di[7] ,
    input \di[8] ,
    input \di[9] ,
    input \di[10] ,
    input \di[11] ,
    input \di[12] ,
    input \di[13] ,
    input \di[14] ,
    input \di[15] ,
    input \di[16] ,
    input \di[17] ,
    input \di[18] ,
    input \di[19] ,
    input \di[20] ,
    input \di[21] ,
    input \di[22] ,
    input \di[23] ,
    input \di[24] ,
    input \di[25] ,
    input \di[26] ,
    input \di[27] ,
    input \di[28] ,
    input \di[29] ,
    input \di[30] ,
    input \di[31] ,
    input \addr[0] ,
    input \addr[1] ,
    input \addr[2] ,
    input \addr[3] ,
    input \addr[4] ,
    input \addr[5] ,
    input \addr[6] ,
    input \addr[7] ,
    input \addr[8] ,
    input \addr[9] ,
    output \dout[0] ,
    output \dout[1] ,
    output \dout[2] ,
    output \dout[3] ,
    output \dout[4] ,
    output \dout[5] ,
    output \dout[6] ,
    output \dout[7] ,
    output \dout[8] ,
    output \dout[9] ,
    output \dout[10] ,
    output \dout[11] ,
    output \dout[12] ,
    output \dout[13] ,
    output \dout[14] ,
    output \dout[15] ,
    output \dout[16] ,
    output \dout[17] ,
    output \dout[18] ,
    output \dout[19] ,
    output \dout[20] ,
    output \dout[21] ,
    output \dout[22] ,
    output \dout[23] ,
    output \dout[24] ,
    output \dout[25] ,
    output \dout[26] ,
    output \dout[27] ,
    output \dout[28] ,
    output \dout[29] ,
    output \dout[30] ,
    output \dout[31] 
);

    //Wires
    wire \clk_output_0_0 ;
    wire \we_output_0_0 ;
    wire \di[0]_output_0_0 ;
    wire \di[1]_output_0_0 ;
    wire \di[2]_output_0_0 ;
    wire \di[3]_output_0_0 ;
    wire \di[4]_output_0_0 ;
    wire \di[5]_output_0_0 ;
    wire \di[6]_output_0_0 ;
    wire \di[7]_output_0_0 ;
    wire \di[8]_output_0_0 ;
    wire \di[9]_output_0_0 ;
    wire \di[10]_output_0_0 ;
    wire \di[11]_output_0_0 ;
    wire \di[12]_output_0_0 ;
    wire \di[13]_output_0_0 ;
    wire \di[14]_output_0_0 ;
    wire \di[15]_output_0_0 ;
    wire \di[16]_output_0_0 ;
    wire \di[17]_output_0_0 ;
    wire \di[18]_output_0_0 ;
    wire \di[19]_output_0_0 ;
    wire \di[20]_output_0_0 ;
    wire \di[21]_output_0_0 ;
    wire \di[22]_output_0_0 ;
    wire \di[23]_output_0_0 ;
    wire \di[24]_output_0_0 ;
    wire \di[25]_output_0_0 ;
    wire \di[26]_output_0_0 ;
    wire \di[27]_output_0_0 ;
    wire \di[28]_output_0_0 ;
    wire \di[29]_output_0_0 ;
    wire \di[30]_output_0_0 ;
    wire \di[31]_output_0_0 ;
    wire \addr[0]_output_0_0 ;
    wire \addr[1]_output_0_0 ;
    wire \addr[2]_output_0_0 ;
    wire \addr[3]_output_0_0 ;
    wire \addr[4]_output_0_0 ;
    wire \addr[5]_output_0_0 ;
    wire \addr[6]_output_0_0 ;
    wire \addr[7]_output_0_0 ;
    wire \addr[8]_output_0_0 ;
    wire \addr[9]_output_0_0 ;
    wire \lut_dout[0]_output_0_0 ;
    wire \lut_dout[1]_output_0_0 ;
    wire \lut_dout[2]_output_0_0 ;
    wire \lut_dout[3]_output_0_0 ;
    wire \lut_dout[4]_output_0_0 ;
    wire \lut_dout[5]_output_0_0 ;
    wire \lut_dout[6]_output_0_0 ;
    wire \lut_dout[7]_output_0_0 ;
    wire \lut_dout[8]_output_0_0 ;
    wire \lut_dout[9]_output_0_0 ;
    wire \lut_dout[10]_output_0_0 ;
    wire \lut_dout[11]_output_0_0 ;
    wire \lut_dout[12]_output_0_0 ;
    wire \lut_dout[13]_output_0_0 ;
    wire \lut_dout[14]_output_0_0 ;
    wire \lut_dout[15]_output_0_0 ;
    wire \lut_dout[16]_output_0_0 ;
    wire \lut_dout[17]_output_0_0 ;
    wire \lut_dout[18]_output_0_0 ;
    wire \lut_dout[19]_output_0_0 ;
    wire \lut_dout[20]_output_0_0 ;
    wire \lut_dout[21]_output_0_0 ;
    wire \lut_dout[22]_output_0_0 ;
    wire \lut_dout[23]_output_0_0 ;
    wire \lut_dout[24]_output_0_0 ;
    wire \lut_dout[25]_output_0_0 ;
    wire \lut_dout[26]_output_0_0 ;
    wire \lut_dout[27]_output_0_0 ;
    wire \lut_dout[28]_output_0_0 ;
    wire \lut_dout[29]_output_0_0 ;
    wire \lut_dout[30]_output_0_0 ;
    wire \lut_dout[31]_output_0_0 ;
    wire \lut_$false_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \lut_$undef_output_0_0 ;
    wire \dffsre_$abc$1058$lo00_output_0_0 ;
    wire \dffsre_$abc$1058$lo01_output_0_0 ;
    wire \dffsre_$abc$1058$lo02_output_0_0 ;
    wire \dffsre_$abc$1058$lo03_output_0_0 ;
    wire \dffsre_$abc$1058$lo04_output_0_0 ;
    wire \dffsre_$abc$1058$lo05_output_0_0 ;
    wire \dffsre_$abc$1058$lo06_output_0_0 ;
    wire \dffsre_$abc$1058$lo07_output_0_0 ;
    wire \dffsre_$abc$1058$lo08_output_0_0 ;
    wire \dffsre_$abc$1058$lo09_output_0_0 ;
    wire \dffsre_$abc$1058$lo10_output_0_0 ;
    wire \dffsre_$abc$1058$lo11_output_0_0 ;
    wire \dffsre_$abc$1058$lo12_output_0_0 ;
    wire \dffsre_$abc$1058$lo13_output_0_0 ;
    wire \dffsre_$abc$1058$lo14_output_0_0 ;
    wire \dffsre_$abc$1058$lo15_output_0_0 ;
    wire \dffsre_$abc$1058$lo16_output_0_0 ;
    wire \dffsre_$abc$1058$lo17_output_0_0 ;
    wire \dffsre_$abc$1058$lo18_output_0_0 ;
    wire \dffsre_$abc$1058$lo19_output_0_0 ;
    wire \dffsre_$abc$1058$lo20_output_0_0 ;
    wire \dffsre_$abc$1058$lo21_output_0_0 ;
    wire \dffsre_$abc$1058$lo22_output_0_0 ;
    wire \dffsre_$abc$1058$lo23_output_0_0 ;
    wire \dffsre_$abc$1058$lo24_output_0_0 ;
    wire \dffsre_$abc$1058$lo25_output_0_0 ;
    wire \dffsre_$abc$1058$lo26_output_0_0 ;
    wire \dffsre_$abc$1058$lo27_output_0_0 ;
    wire \dffsre_$abc$1058$lo28_output_0_0 ;
    wire \dffsre_$abc$1058$lo29_output_0_0 ;
    wire \dffsre_$abc$1058$lo30_output_0_0 ;
    wire \dffsre_$abc$1058$lo31_output_0_0 ;
    wire \dffsre_$abc$1058$lo32_output_0_0 ;
    wire \dffsre_$abc$1190$lo0_output_0_0 ;
    wire \dffsre_$abc$1190$lo1_output_0_0 ;
    wire \dffsre_$abc$1190$lo2_output_0_0 ;
    wire \dffsre_$abc$1190$lo3_output_0_0 ;
    wire \dffsre_$abc$1190$lo4_output_0_0 ;
    wire \dffsre_$abc$1190$lo5_output_0_0 ;
    wire \dffsre_$abc$1190$lo6_output_0_0 ;
    wire \dffsre_$abc$1190$lo7_output_0_0 ;
    wire \dffsre_$abc$1190$lo8_output_0_0 ;
    wire \dffsre_$abc$1190$lo9_output_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_16 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_17 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_15 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_12 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_13 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_14 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_1 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_10 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_11 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_3 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_4 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_5 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_6 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_7 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_8 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_9 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_1 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_2 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_2 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_3 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_4 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_5 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_6 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_7 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_8 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_9 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_10 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_11 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_12 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_13 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4]_output_0_0 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2]_output_0_0 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0]_output_0_0 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[9]_output_0_0 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1]_output_0_0 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5]_output_0_0 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8]_output_0_0 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3]_output_0_0 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6]_output_0_0 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7]_output_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_clock_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_clock_1_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_clock_2_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_clock_3_0 ;
    wire \dffsre_$abc$1058$lo04_clock_0_0 ;
    wire \dffsre_$abc$1058$lo05_clock_0_0 ;
    wire \dffsre_$abc$1058$lo06_clock_0_0 ;
    wire \dffsre_$abc$1058$lo07_clock_0_0 ;
    wire \dffsre_$abc$1058$lo08_clock_0_0 ;
    wire \dffsre_$abc$1058$lo11_clock_0_0 ;
    wire \dffsre_$abc$1058$lo10_clock_0_0 ;
    wire \dffsre_$abc$1058$lo09_clock_0_0 ;
    wire \dffsre_$abc$1058$lo12_clock_0_0 ;
    wire \dffsre_$abc$1058$lo32_clock_0_0 ;
    wire \dffsre_$abc$1058$lo18_clock_0_0 ;
    wire \dffsre_$abc$1058$lo17_clock_0_0 ;
    wire \dffsre_$abc$1058$lo16_clock_0_0 ;
    wire \dffsre_$abc$1058$lo15_clock_0_0 ;
    wire \dffsre_$abc$1058$lo14_clock_0_0 ;
    wire \dffsre_$abc$1058$lo13_clock_0_0 ;
    wire \dffsre_$abc$1058$lo00_clock_0_0 ;
    wire \dffsre_$abc$1058$lo01_clock_0_0 ;
    wire \dffsre_$abc$1058$lo02_clock_0_0 ;
    wire \dffsre_$abc$1058$lo31_clock_0_0 ;
    wire \dffsre_$abc$1058$lo27_clock_0_0 ;
    wire \dffsre_$abc$1058$lo26_clock_0_0 ;
    wire \dffsre_$abc$1058$lo25_clock_0_0 ;
    wire \dffsre_$abc$1058$lo24_clock_0_0 ;
    wire \dffsre_$abc$1058$lo23_clock_0_0 ;
    wire \dffsre_$abc$1058$lo22_clock_0_0 ;
    wire \dffsre_$abc$1058$lo21_clock_0_0 ;
    wire \dffsre_$abc$1058$lo20_clock_0_0 ;
    wire \dffsre_$abc$1058$lo19_clock_0_0 ;
    wire \dffsre_$abc$1058$lo30_clock_0_0 ;
    wire \dffsre_$abc$1058$lo03_clock_0_0 ;
    wire \dffsre_$abc$1058$lo28_clock_0_0 ;
    wire \dffsre_$abc$1058$lo29_clock_0_0 ;
    wire \dffsre_$abc$1190$lo5_clock_0_0 ;
    wire \dffsre_$abc$1190$lo6_clock_0_0 ;
    wire \dffsre_$abc$1190$lo2_clock_0_0 ;
    wire \dffsre_$abc$1190$lo1_clock_0_0 ;
    wire \dffsre_$abc$1190$lo4_clock_0_0 ;
    wire \dffsre_$abc$1190$lo3_clock_0_0 ;
    wire \dffsre_$abc$1190$lo7_clock_0_0 ;
    wire \dffsre_$abc$1190$lo8_clock_0_0 ;
    wire \dffsre_$abc$1190$lo0_clock_0_0 ;
    wire \dffsre_$abc$1190$lo9_clock_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_16_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_17_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_18_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_18_1 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_19_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_19_1 ;
    wire \dffsre_$abc$1058$lo12_input_0_0 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2]_input_0_3 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4]_input_0_3 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[9]_input_0_3 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0]_input_0_3 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5]_input_0_0 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1]_input_0_0 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3]_input_0_4 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8]_input_0_4 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7]_input_0_3 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6]_input_0_3 ;
    wire \dffsre_$abc$1190$lo5_input_3_0 ;
    wire \dffsre_$abc$1190$lo6_input_3_0 ;
    wire \dffsre_$abc$1190$lo2_input_3_0 ;
    wire \dffsre_$abc$1190$lo1_input_3_0 ;
    wire \dffsre_$abc$1190$lo4_input_3_0 ;
    wire \dffsre_$abc$1190$lo3_input_3_0 ;
    wire \dffsre_$abc$1190$lo7_input_3_0 ;
    wire \dffsre_$abc$1190$lo8_input_3_0 ;
    wire \dffsre_$abc$1190$lo0_input_3_0 ;
    wire \dffsre_$abc$1190$lo9_input_3_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_0 ;
    wire \dffsre_$abc$1058$lo15_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_1 ;
    wire \dffsre_$abc$1058$lo14_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_2 ;
    wire \dffsre_$abc$1058$lo13_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_3 ;
    wire \dffsre_$abc$1058$lo22_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_4 ;
    wire \dffsre_$abc$1058$lo21_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_5 ;
    wire \dffsre_$abc$1058$lo20_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_6 ;
    wire \dffsre_$abc$1058$lo19_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_7 ;
    wire \dffsre_$abc$1058$lo18_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_8 ;
    wire \dffsre_$abc$1058$lo17_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_9 ;
    wire \dffsre_$abc$1058$lo16_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_10 ;
    wire \dffsre_$abc$1058$lo24_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_11 ;
    wire \dffsre_$abc$1058$lo23_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_12 ;
    wire \dffsre_$abc$1058$lo29_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_13 ;
    wire \dffsre_$abc$1058$lo28_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_14 ;
    wire \dffsre_$abc$1058$lo27_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_15 ;
    wire \dffsre_$abc$1058$lo30_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_16 ;
    wire \dffsre_$abc$1058$lo32_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_17 ;
    wire \dffsre_$abc$1058$lo31_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_0 ;
    wire \dffsre_$abc$1058$lo26_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_1 ;
    wire \dffsre_$abc$1058$lo25_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_2 ;
    wire \dffsre_$abc$1058$lo00_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_3 ;
    wire \dffsre_$abc$1058$lo01_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_4 ;
    wire \dffsre_$abc$1058$lo02_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_5 ;
    wire \dffsre_$abc$1058$lo03_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_6 ;
    wire \dffsre_$abc$1058$lo04_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_7 ;
    wire \dffsre_$abc$1058$lo05_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_8 ;
    wire \dffsre_$abc$1058$lo06_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_9 ;
    wire \dffsre_$abc$1058$lo07_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_10 ;
    wire \dffsre_$abc$1058$lo08_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_11 ;
    wire \dffsre_$abc$1058$lo09_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_12 ;
    wire \dffsre_$abc$1058$lo10_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_13 ;
    wire \dffsre_$abc$1058$lo11_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_5 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_5 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0]_input_0_0 ;
    wire \dffsre_$abc$1190$lo0_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_6 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_6 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1]_input_0_4 ;
    wire \dffsre_$abc$1190$lo1_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_7 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_7 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2]_input_0_1 ;
    wire \dffsre_$abc$1190$lo2_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_8 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_8 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3]_input_0_0 ;
    wire \dffsre_$abc$1190$lo3_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_9 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_9 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4]_input_0_2 ;
    wire \dffsre_$abc$1190$lo4_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_10 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_10 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5]_input_0_1 ;
    wire \dffsre_$abc$1190$lo5_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_11 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_11 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6]_input_0_2 ;
    wire \dffsre_$abc$1190$lo6_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_12 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_12 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7]_input_0_4 ;
    wire \dffsre_$abc$1190$lo7_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_13 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_13 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8]_input_0_2 ;
    wire \dffsre_$abc$1190$lo8_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_14 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[9]_input_0_2 ;
    wire \dffsre_$abc$1190$lo9_input_0_0 ;
    wire \dout[0]_input_0_0 ;
    wire \dout[1]_input_0_0 ;
    wire \dout[2]_input_0_0 ;
    wire \dout[3]_input_0_0 ;
    wire \dout[4]_input_0_0 ;
    wire \dout[5]_input_0_0 ;
    wire \dout[6]_input_0_0 ;
    wire \dout[7]_input_0_0 ;
    wire \dout[8]_input_0_0 ;
    wire \dout[9]_input_0_0 ;
    wire \dout[10]_input_0_0 ;
    wire \dout[11]_input_0_0 ;
    wire \dout[12]_input_0_0 ;
    wire \dout[13]_input_0_0 ;
    wire \dout[14]_input_0_0 ;
    wire \dout[15]_input_0_0 ;
    wire \dout[16]_input_0_0 ;
    wire \dout[17]_input_0_0 ;
    wire \dout[18]_input_0_0 ;
    wire \dout[19]_input_0_0 ;
    wire \dout[20]_input_0_0 ;
    wire \dout[21]_input_0_0 ;
    wire \dout[22]_input_0_0 ;
    wire \dout[23]_input_0_0 ;
    wire \dout[24]_input_0_0 ;
    wire \dout[25]_input_0_0 ;
    wire \dout[26]_input_0_0 ;
    wire \dout[27]_input_0_0 ;
    wire \dout[28]_input_0_0 ;
    wire \dout[29]_input_0_0 ;
    wire \dout[30]_input_0_0 ;
    wire \dout[31]_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_1 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_2 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_3 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_4 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_1 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_2 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_3 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_4 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_6_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_7_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_1 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_2 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_3 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_4 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_1 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_2 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_3 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_4 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_14_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_15_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_20_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_21_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_1 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_2 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_3 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_4 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_5 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_6 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_7 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_8 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_9 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_10 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_11 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_12 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_13 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_14 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_15 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_16 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_17 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_1 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_2 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_3 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_4 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_5 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_6 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_7 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_8 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_9 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_10 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_11 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_12 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_13 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_14 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_15 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_16 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_17 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_4_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_5_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_8_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_8_1 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_9_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_9_1 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_22_0 ;
    wire \dffsre_$abc$1058$lo04_input_1_0 ;
    wire \dffsre_$abc$1058$lo04_input_2_0 ;
    wire \dffsre_$abc$1058$lo04_input_3_0 ;
    wire \dffsre_$abc$1058$lo05_input_1_0 ;
    wire \dffsre_$abc$1058$lo05_input_2_0 ;
    wire \dffsre_$abc$1058$lo05_input_3_0 ;
    wire \dffsre_$abc$1058$lo06_input_1_0 ;
    wire \dffsre_$abc$1058$lo06_input_2_0 ;
    wire \dffsre_$abc$1058$lo06_input_3_0 ;
    wire \dffsre_$abc$1058$lo07_input_1_0 ;
    wire \dffsre_$abc$1058$lo07_input_2_0 ;
    wire \dffsre_$abc$1058$lo07_input_3_0 ;
    wire \dffsre_$abc$1058$lo08_input_1_0 ;
    wire \dffsre_$abc$1058$lo08_input_2_0 ;
    wire \dffsre_$abc$1058$lo08_input_3_0 ;
    wire \dffsre_$abc$1058$lo11_input_1_0 ;
    wire \dffsre_$abc$1058$lo11_input_2_0 ;
    wire \dffsre_$abc$1058$lo11_input_3_0 ;
    wire \dffsre_$abc$1058$lo10_input_1_0 ;
    wire \dffsre_$abc$1058$lo10_input_2_0 ;
    wire \dffsre_$abc$1058$lo10_input_3_0 ;
    wire \dffsre_$abc$1058$lo09_input_1_0 ;
    wire \dffsre_$abc$1058$lo09_input_2_0 ;
    wire \dffsre_$abc$1058$lo09_input_3_0 ;
    wire \dffsre_$abc$1058$lo12_input_1_0 ;
    wire \dffsre_$abc$1058$lo12_input_2_0 ;
    wire \dffsre_$abc$1058$lo12_input_3_0 ;
    wire \dffsre_$abc$1058$lo32_input_1_0 ;
    wire \dffsre_$abc$1058$lo32_input_2_0 ;
    wire \dffsre_$abc$1058$lo32_input_3_0 ;
    wire \dffsre_$abc$1058$lo18_input_1_0 ;
    wire \dffsre_$abc$1058$lo18_input_2_0 ;
    wire \dffsre_$abc$1058$lo18_input_3_0 ;
    wire \dffsre_$abc$1058$lo17_input_1_0 ;
    wire \dffsre_$abc$1058$lo17_input_2_0 ;
    wire \dffsre_$abc$1058$lo17_input_3_0 ;
    wire \dffsre_$abc$1058$lo16_input_1_0 ;
    wire \dffsre_$abc$1058$lo16_input_2_0 ;
    wire \dffsre_$abc$1058$lo16_input_3_0 ;
    wire \dffsre_$abc$1058$lo15_input_1_0 ;
    wire \dffsre_$abc$1058$lo15_input_2_0 ;
    wire \dffsre_$abc$1058$lo15_input_3_0 ;
    wire \dffsre_$abc$1058$lo14_input_1_0 ;
    wire \dffsre_$abc$1058$lo14_input_2_0 ;
    wire \dffsre_$abc$1058$lo14_input_3_0 ;
    wire \dffsre_$abc$1058$lo13_input_1_0 ;
    wire \dffsre_$abc$1058$lo13_input_2_0 ;
    wire \dffsre_$abc$1058$lo13_input_3_0 ;
    wire \dffsre_$abc$1058$lo00_input_1_0 ;
    wire \dffsre_$abc$1058$lo00_input_2_0 ;
    wire \dffsre_$abc$1058$lo00_input_3_0 ;
    wire \dffsre_$abc$1058$lo01_input_1_0 ;
    wire \dffsre_$abc$1058$lo01_input_2_0 ;
    wire \dffsre_$abc$1058$lo01_input_3_0 ;
    wire \dffsre_$abc$1058$lo02_input_1_0 ;
    wire \dffsre_$abc$1058$lo02_input_2_0 ;
    wire \dffsre_$abc$1058$lo02_input_3_0 ;
    wire \dffsre_$abc$1058$lo31_input_1_0 ;
    wire \dffsre_$abc$1058$lo31_input_2_0 ;
    wire \dffsre_$abc$1058$lo31_input_3_0 ;
    wire \dffsre_$abc$1058$lo27_input_1_0 ;
    wire \dffsre_$abc$1058$lo27_input_2_0 ;
    wire \dffsre_$abc$1058$lo27_input_3_0 ;
    wire \dffsre_$abc$1058$lo26_input_1_0 ;
    wire \dffsre_$abc$1058$lo26_input_2_0 ;
    wire \dffsre_$abc$1058$lo26_input_3_0 ;
    wire \dffsre_$abc$1058$lo25_input_1_0 ;
    wire \dffsre_$abc$1058$lo25_input_2_0 ;
    wire \dffsre_$abc$1058$lo25_input_3_0 ;
    wire \dffsre_$abc$1058$lo24_input_1_0 ;
    wire \dffsre_$abc$1058$lo24_input_2_0 ;
    wire \dffsre_$abc$1058$lo24_input_3_0 ;
    wire \dffsre_$abc$1058$lo23_input_1_0 ;
    wire \dffsre_$abc$1058$lo23_input_2_0 ;
    wire \dffsre_$abc$1058$lo23_input_3_0 ;
    wire \dffsre_$abc$1058$lo22_input_1_0 ;
    wire \dffsre_$abc$1058$lo22_input_2_0 ;
    wire \dffsre_$abc$1058$lo22_input_3_0 ;
    wire \dffsre_$abc$1058$lo21_input_1_0 ;
    wire \dffsre_$abc$1058$lo21_input_2_0 ;
    wire \dffsre_$abc$1058$lo21_input_3_0 ;
    wire \dffsre_$abc$1058$lo20_input_1_0 ;
    wire \dffsre_$abc$1058$lo20_input_2_0 ;
    wire \dffsre_$abc$1058$lo20_input_3_0 ;
    wire \dffsre_$abc$1058$lo19_input_1_0 ;
    wire \dffsre_$abc$1058$lo19_input_2_0 ;
    wire \dffsre_$abc$1058$lo19_input_3_0 ;
    wire \dffsre_$abc$1058$lo30_input_1_0 ;
    wire \dffsre_$abc$1058$lo30_input_2_0 ;
    wire \dffsre_$abc$1058$lo30_input_3_0 ;
    wire \dffsre_$abc$1058$lo03_input_1_0 ;
    wire \dffsre_$abc$1058$lo03_input_2_0 ;
    wire \dffsre_$abc$1058$lo03_input_3_0 ;
    wire \dffsre_$abc$1058$lo28_input_1_0 ;
    wire \dffsre_$abc$1058$lo28_input_2_0 ;
    wire \dffsre_$abc$1058$lo28_input_3_0 ;
    wire \dffsre_$abc$1058$lo29_input_1_0 ;
    wire \dffsre_$abc$1058$lo29_input_2_0 ;
    wire \dffsre_$abc$1058$lo29_input_3_0 ;
    wire \dffsre_$abc$1190$lo5_input_1_0 ;
    wire \dffsre_$abc$1190$lo5_input_2_0 ;
    wire \dffsre_$abc$1190$lo6_input_1_0 ;
    wire \dffsre_$abc$1190$lo6_input_2_0 ;
    wire \dffsre_$abc$1190$lo2_input_1_0 ;
    wire \dffsre_$abc$1190$lo2_input_2_0 ;
    wire \dffsre_$abc$1190$lo1_input_1_0 ;
    wire \dffsre_$abc$1190$lo1_input_2_0 ;
    wire \dffsre_$abc$1190$lo4_input_1_0 ;
    wire \dffsre_$abc$1190$lo4_input_2_0 ;
    wire \dffsre_$abc$1190$lo3_input_1_0 ;
    wire \dffsre_$abc$1190$lo3_input_2_0 ;
    wire \dffsre_$abc$1190$lo7_input_1_0 ;
    wire \dffsre_$abc$1190$lo7_input_2_0 ;
    wire \dffsre_$abc$1190$lo8_input_1_0 ;
    wire \dffsre_$abc$1190$lo8_input_2_0 ;
    wire \dffsre_$abc$1190$lo0_input_1_0 ;
    wire \dffsre_$abc$1190$lo0_input_2_0 ;
    wire \dffsre_$abc$1190$lo9_input_1_0 ;
    wire \dffsre_$abc$1190$lo9_input_2_0 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_14 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_15 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_16 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_17 ;
    wire \lut_dout[20]_input_0_2 ;
    wire \lut_dout[21]_input_0_2 ;
    wire \lut_dout[22]_input_0_0 ;
    wire \lut_dout[23]_input_0_2 ;
    wire \lut_dout[24]_input_0_0 ;
    wire \lut_dout[25]_input_0_0 ;
    wire \lut_dout[26]_input_0_1 ;
    wire \lut_dout[27]_input_0_0 ;
    wire \lut_dout[28]_input_0_2 ;
    wire \lut_dout[29]_input_0_2 ;
    wire \lut_dout[30]_input_0_2 ;
    wire \lut_dout[31]_input_0_2 ;
    wire \lut_dout[23]_input_0_0 ;
    wire \lut_dout[24]_input_0_2 ;
    wire \lut_dout[25]_input_0_2 ;
    wire \lut_dout[26]_input_0_0 ;
    wire \lut_dout[27]_input_0_2 ;
    wire \lut_dout[28]_input_0_0 ;
    wire \lut_dout[31]_input_0_0 ;
    wire \lut_dout[30]_input_0_0 ;
    wire \lut_dout[29]_input_0_0 ;
    wire \lut_dout[16]_input_0_2 ;
    wire \lut_dout[7]_input_0_4 ;
    wire \lut_dout[8]_input_0_2 ;
    wire \lut_dout[9]_input_0_4 ;
    wire \lut_dout[0]_input_0_4 ;
    wire \lut_dout[1]_input_0_4 ;
    wire \lut_dout[2]_input_0_4 ;
    wire \lut_dout[20]_input_0_4 ;
    wire \lut_dout[21]_input_0_4 ;
    wire \lut_dout[22]_input_0_4 ;
    wire \lut_dout[17]_input_0_4 ;
    wire \lut_dout[14]_input_0_4 ;
    wire \lut_dout[18]_input_0_2 ;
    wire \lut_dout[19]_input_0_4 ;
    wire \lut_dout[10]_input_0_4 ;
    wire \lut_dout[11]_input_0_4 ;
    wire \lut_dout[3]_input_0_4 ;
    wire \lut_dout[4]_input_0_4 ;
    wire \lut_dout[5]_input_0_4 ;
    wire \lut_dout[6]_input_0_4 ;
    wire \lut_dout[15]_input_0_4 ;
    wire \lut_dout[13]_input_0_3 ;
    wire \lut_dout[12]_input_0_0 ;
    wire \lut_dout[2]_input_0_1 ;
    wire \lut_dout[1]_input_0_2 ;
    wire \lut_dout[0]_input_0_1 ;
    wire \lut_dout[9]_input_0_1 ;
    wire \lut_dout[8]_input_0_0 ;
    wire \lut_dout[7]_input_0_0 ;
    wire \lut_dout[6]_input_0_0 ;
    wire \lut_dout[5]_input_0_2 ;
    wire \lut_dout[4]_input_0_2 ;
    wire \lut_dout[3]_input_0_1 ;
    wire \lut_dout[11]_input_0_2 ;
    wire \lut_dout[10]_input_0_1 ;
    wire \lut_dout[19]_input_0_1 ;
    wire \lut_dout[18]_input_0_0 ;
    wire \lut_dout[14]_input_0_0 ;
    wire \lut_dout[13]_input_0_2 ;
    wire \lut_dout[12]_input_0_1 ;
    wire \lut_dout[15]_input_0_1 ;
    wire \lut_dout[17]_input_0_1 ;
    wire \lut_dout[16]_input_0_1 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0]_input_0_4 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1]_input_0_2 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2]_input_0_0 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3]_input_0_3 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4]_input_0_4 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5]_input_0_3 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6]_input_0_0 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7]_input_0_1 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8]_input_0_1 ;
    wire \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[9]_input_0_1 ;
    wire \lut_dout[16]_input_0_3 ;
    wire \lut_dout[17]_input_0_3 ;
    wire \lut_dout[15]_input_0_3 ;
    wire \lut_dout[12]_input_0_2 ;
    wire \lut_dout[13]_input_0_4 ;
    wire \lut_dout[14]_input_0_2 ;
    wire \lut_dout[18]_input_0_4 ;
    wire \lut_dout[19]_input_0_2 ;
    wire \lut_dout[10]_input_0_2 ;
    wire \lut_dout[11]_input_0_3 ;
    wire \lut_dout[3]_input_0_2 ;
    wire \lut_dout[4]_input_0_0 ;
    wire \lut_dout[5]_input_0_3 ;
    wire \lut_dout[6]_input_0_1 ;
    wire \lut_dout[7]_input_0_2 ;
    wire \lut_dout[8]_input_0_4 ;
    wire \lut_dout[9]_input_0_2 ;
    wire \lut_dout[0]_input_0_2 ;
    wire \lut_dout[1]_input_0_3 ;
    wire \lut_dout[2]_input_0_2 ;
    wire \lut_dout[20]_input_0_0 ;
    wire \lut_dout[21]_input_0_3 ;
    wire \lut_dout[22]_input_0_1 ;
    wire \lut_dout[23]_input_0_3 ;
    wire \lut_dout[24]_input_0_3 ;
    wire \lut_dout[25]_input_0_4 ;
    wire \lut_dout[26]_input_0_3 ;
    wire \lut_dout[27]_input_0_1 ;
    wire \lut_dout[28]_input_0_3 ;
    wire \lut_dout[29]_input_0_1 ;
    wire \lut_dout[30]_input_0_4 ;
    wire \lut_dout[31]_input_0_1 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_9 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_9 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_7 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_7 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_5 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_5 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_14 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_6 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_6 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_10 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_10 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_13 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_13 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_8 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_8 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_11 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_11 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_12 ;
    wire \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_12 ;

    //IO assignments
    assign \dout[0]  = \dout[0]_input_0_0 ;
    assign \dout[1]  = \dout[1]_input_0_0 ;
    assign \dout[2]  = \dout[2]_input_0_0 ;
    assign \dout[3]  = \dout[3]_input_0_0 ;
    assign \dout[4]  = \dout[4]_input_0_0 ;
    assign \dout[5]  = \dout[5]_input_0_0 ;
    assign \dout[6]  = \dout[6]_input_0_0 ;
    assign \dout[7]  = \dout[7]_input_0_0 ;
    assign \dout[8]  = \dout[8]_input_0_0 ;
    assign \dout[9]  = \dout[9]_input_0_0 ;
    assign \dout[10]  = \dout[10]_input_0_0 ;
    assign \dout[11]  = \dout[11]_input_0_0 ;
    assign \dout[12]  = \dout[12]_input_0_0 ;
    assign \dout[13]  = \dout[13]_input_0_0 ;
    assign \dout[14]  = \dout[14]_input_0_0 ;
    assign \dout[15]  = \dout[15]_input_0_0 ;
    assign \dout[16]  = \dout[16]_input_0_0 ;
    assign \dout[17]  = \dout[17]_input_0_0 ;
    assign \dout[18]  = \dout[18]_input_0_0 ;
    assign \dout[19]  = \dout[19]_input_0_0 ;
    assign \dout[20]  = \dout[20]_input_0_0 ;
    assign \dout[21]  = \dout[21]_input_0_0 ;
    assign \dout[22]  = \dout[22]_input_0_0 ;
    assign \dout[23]  = \dout[23]_input_0_0 ;
    assign \dout[24]  = \dout[24]_input_0_0 ;
    assign \dout[25]  = \dout[25]_input_0_0 ;
    assign \dout[26]  = \dout[26]_input_0_0 ;
    assign \dout[27]  = \dout[27]_input_0_0 ;
    assign \dout[28]  = \dout[28]_input_0_0 ;
    assign \dout[29]  = \dout[29]_input_0_0 ;
    assign \dout[30]  = \dout[30]_input_0_0 ;
    assign \dout[31]  = \dout[31]_input_0_0 ;
    assign \clk_output_0_0  = \clk ;
    assign \we_output_0_0  = \we ;
    assign \di[0]_output_0_0  = \di[0] ;
    assign \di[1]_output_0_0  = \di[1] ;
    assign \di[2]_output_0_0  = \di[2] ;
    assign \di[3]_output_0_0  = \di[3] ;
    assign \di[4]_output_0_0  = \di[4] ;
    assign \di[5]_output_0_0  = \di[5] ;
    assign \di[6]_output_0_0  = \di[6] ;
    assign \di[7]_output_0_0  = \di[7] ;
    assign \di[8]_output_0_0  = \di[8] ;
    assign \di[9]_output_0_0  = \di[9] ;
    assign \di[10]_output_0_0  = \di[10] ;
    assign \di[11]_output_0_0  = \di[11] ;
    assign \di[12]_output_0_0  = \di[12] ;
    assign \di[13]_output_0_0  = \di[13] ;
    assign \di[14]_output_0_0  = \di[14] ;
    assign \di[15]_output_0_0  = \di[15] ;
    assign \di[16]_output_0_0  = \di[16] ;
    assign \di[17]_output_0_0  = \di[17] ;
    assign \di[18]_output_0_0  = \di[18] ;
    assign \di[19]_output_0_0  = \di[19] ;
    assign \di[20]_output_0_0  = \di[20] ;
    assign \di[21]_output_0_0  = \di[21] ;
    assign \di[22]_output_0_0  = \di[22] ;
    assign \di[23]_output_0_0  = \di[23] ;
    assign \di[24]_output_0_0  = \di[24] ;
    assign \di[25]_output_0_0  = \di[25] ;
    assign \di[26]_output_0_0  = \di[26] ;
    assign \di[27]_output_0_0  = \di[27] ;
    assign \di[28]_output_0_0  = \di[28] ;
    assign \di[29]_output_0_0  = \di[29] ;
    assign \di[30]_output_0_0  = \di[30] ;
    assign \di[31]_output_0_0  = \di[31] ;
    assign \addr[0]_output_0_0  = \addr[0] ;
    assign \addr[1]_output_0_0  = \addr[1] ;
    assign \addr[2]_output_0_0  = \addr[2] ;
    assign \addr[3]_output_0_0  = \addr[3] ;
    assign \addr[4]_output_0_0  = \addr[4] ;
    assign \addr[5]_output_0_0  = \addr[5] ;
    assign \addr[6]_output_0_0  = \addr[6] ;
    assign \addr[7]_output_0_0  = \addr[7] ;
    assign \addr[8]_output_0_0  = \addr[8] ;
    assign \addr[9]_output_0_0  = \addr[9] ;

    //Interconnect
    fpga_interconnect \routing_segment_clk_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_clock_1_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_clock_1_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_clock_2_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_clock_2_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_clock_3_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_clock_3_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo04_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo04_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo05_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo05_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo06_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo06_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo07_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo07_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo08_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo08_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo11_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo11_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo10_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo10_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo09_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo09_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo12_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo12_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo32_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo32_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo18_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo18_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo17_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo17_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo16_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo16_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo15_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo15_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo14_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo14_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo13_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo13_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo00_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo00_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo01_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo01_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo02_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo02_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo31_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo31_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo27_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo27_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo26_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo26_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo25_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo25_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo24_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo24_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo23_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo23_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo22_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo22_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo21_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo21_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo20_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo20_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo19_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo19_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo30_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo30_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo03_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo03_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo28_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo28_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1058$lo29_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo29_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1190$lo5_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo5_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1190$lo6_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo6_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1190$lo2_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo2_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1190$lo1_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo1_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1190$lo4_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo4_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1190$lo3_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo3_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1190$lo7_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo7_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1190$lo8_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo8_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1190$lo0_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo0_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffsre_$abc$1190$lo9_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo9_clock_0_0 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_16_0  (
        .datain(\we_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_16_0 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_17_0  (
        .datain(\we_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_17_0 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_18_0  (
        .datain(\we_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_18_0 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_18_1  (
        .datain(\we_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_18_1 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_19_0  (
        .datain(\we_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_19_0 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_19_1  (
        .datain(\we_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_19_1 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_dffsre_$abc$1058$lo12_input_0_0  (
        .datain(\we_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo12_input_0_0 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2]_input_0_3  (
        .datain(\we_output_0_0 ),
        .dataout(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2]_input_0_3 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4]_input_0_3  (
        .datain(\we_output_0_0 ),
        .dataout(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4]_input_0_3 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[9]_input_0_3  (
        .datain(\we_output_0_0 ),
        .dataout(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[9]_input_0_3 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0]_input_0_3  (
        .datain(\we_output_0_0 ),
        .dataout(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0]_input_0_3 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5]_input_0_0  (
        .datain(\we_output_0_0 ),
        .dataout(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1]_input_0_0  (
        .datain(\we_output_0_0 ),
        .dataout(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3]_input_0_4  (
        .datain(\we_output_0_0 ),
        .dataout(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3]_input_0_4 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8]_input_0_4  (
        .datain(\we_output_0_0 ),
        .dataout(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8]_input_0_4 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7]_input_0_3  (
        .datain(\we_output_0_0 ),
        .dataout(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7]_input_0_3 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6]_input_0_3  (
        .datain(\we_output_0_0 ),
        .dataout(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6]_input_0_3 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_dffsre_$abc$1190$lo5_input_3_0  (
        .datain(\we_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo5_input_3_0 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_dffsre_$abc$1190$lo6_input_3_0  (
        .datain(\we_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo6_input_3_0 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_dffsre_$abc$1190$lo2_input_3_0  (
        .datain(\we_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo2_input_3_0 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_dffsre_$abc$1190$lo1_input_3_0  (
        .datain(\we_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo1_input_3_0 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_dffsre_$abc$1190$lo4_input_3_0  (
        .datain(\we_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo4_input_3_0 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_dffsre_$abc$1190$lo3_input_3_0  (
        .datain(\we_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo3_input_3_0 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_dffsre_$abc$1190$lo7_input_3_0  (
        .datain(\we_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo7_input_3_0 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_dffsre_$abc$1190$lo8_input_3_0  (
        .datain(\we_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo8_input_3_0 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_dffsre_$abc$1190$lo0_input_3_0  (
        .datain(\we_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo0_input_3_0 )
    );

    fpga_interconnect \routing_segment_we_output_0_0_to_dffsre_$abc$1190$lo9_input_3_0  (
        .datain(\we_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo9_input_3_0 )
    );

    fpga_interconnect \routing_segment_di[0]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_0  (
        .datain(\di[0]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_0 )
    );

    fpga_interconnect \routing_segment_di[0]_output_0_0_to_dffsre_$abc$1058$lo15_input_0_0  (
        .datain(\di[0]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo15_input_0_0 )
    );

    fpga_interconnect \routing_segment_di[1]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_1  (
        .datain(\di[1]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_1 )
    );

    fpga_interconnect \routing_segment_di[1]_output_0_0_to_dffsre_$abc$1058$lo14_input_0_0  (
        .datain(\di[1]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo14_input_0_0 )
    );

    fpga_interconnect \routing_segment_di[2]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_2  (
        .datain(\di[2]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_2 )
    );

    fpga_interconnect \routing_segment_di[2]_output_0_0_to_dffsre_$abc$1058$lo13_input_0_0  (
        .datain(\di[2]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo13_input_0_0 )
    );

    fpga_interconnect \routing_segment_di[3]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_3  (
        .datain(\di[3]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_3 )
    );

    fpga_interconnect \routing_segment_di[3]_output_0_0_to_dffsre_$abc$1058$lo22_input_0_0  (
        .datain(\di[3]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo22_input_0_0 )
    );

    fpga_interconnect \routing_segment_di[4]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_4  (
        .datain(\di[4]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_4 )
    );

    fpga_interconnect \routing_segment_di[4]_output_0_0_to_dffsre_$abc$1058$lo21_input_0_0  (
        .datain(\di[4]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo21_input_0_0 )
    );

    fpga_interconnect \routing_segment_di[5]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_5  (
        .datain(\di[5]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_5 )
    );

    fpga_interconnect \routing_segment_di[5]_output_0_0_to_dffsre_$abc$1058$lo20_input_0_0  (
        .datain(\di[5]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo20_input_0_0 )
    );

    fpga_interconnect \routing_segment_di[6]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_6  (
        .datain(\di[6]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_6 )
    );

    fpga_interconnect \routing_segment_di[6]_output_0_0_to_dffsre_$abc$1058$lo19_input_0_0  (
        .datain(\di[6]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo19_input_0_0 )
    );

    fpga_interconnect \routing_segment_di[7]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_7  (
        .datain(\di[7]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_7 )
    );

    fpga_interconnect \routing_segment_di[7]_output_0_0_to_dffsre_$abc$1058$lo18_input_0_0  (
        .datain(\di[7]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo18_input_0_0 )
    );

    fpga_interconnect \routing_segment_di[8]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_8  (
        .datain(\di[8]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_8 )
    );

    fpga_interconnect \routing_segment_di[8]_output_0_0_to_dffsre_$abc$1058$lo17_input_0_0  (
        .datain(\di[8]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo17_input_0_0 )
    );

    fpga_interconnect \routing_segment_di[9]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_9  (
        .datain(\di[9]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_9 )
    );

    fpga_interconnect \routing_segment_di[9]_output_0_0_to_dffsre_$abc$1058$lo16_input_0_0  (
        .datain(\di[9]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo16_input_0_0 )
    );

    fpga_interconnect \routing_segment_di[10]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_10  (
        .datain(\di[10]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_10 )
    );

    fpga_interconnect \routing_segment_di[10]_output_0_0_to_dffsre_$abc$1058$lo24_input_0_0  (
        .datain(\di[10]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo24_input_0_0 )
    );

    fpga_interconnect \routing_segment_di[11]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_11  (
        .datain(\di[11]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_11 )
    );

    fpga_interconnect \routing_segment_di[11]_output_0_0_to_dffsre_$abc$1058$lo23_input_0_0  (
        .datain(\di[11]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo23_input_0_0 )
    );

    fpga_interconnect \routing_segment_di[12]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_12  (
        .datain(\di[12]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_12 )
    );

    fpga_interconnect \routing_segment_di[12]_output_0_0_to_dffsre_$abc$1058$lo29_input_0_0  (
        .datain(\di[12]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo29_input_0_0 )
    );

    fpga_interconnect \routing_segment_di[13]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_13  (
        .datain(\di[13]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_13 )
    );

    fpga_interconnect \routing_segment_di[13]_output_0_0_to_dffsre_$abc$1058$lo28_input_0_0  (
        .datain(\di[13]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo28_input_0_0 )
    );

    fpga_interconnect \routing_segment_di[14]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_14  (
        .datain(\di[14]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_14 )
    );

    fpga_interconnect \routing_segment_di[14]_output_0_0_to_dffsre_$abc$1058$lo27_input_0_0  (
        .datain(\di[14]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo27_input_0_0 )
    );

    fpga_interconnect \routing_segment_di[15]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_15  (
        .datain(\di[15]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_15 )
    );

    fpga_interconnect \routing_segment_di[15]_output_0_0_to_dffsre_$abc$1058$lo30_input_0_0  (
        .datain(\di[15]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo30_input_0_0 )
    );

    fpga_interconnect \routing_segment_di[16]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_16  (
        .datain(\di[16]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_16 )
    );

    fpga_interconnect \routing_segment_di[16]_output_0_0_to_dffsre_$abc$1058$lo32_input_0_0  (
        .datain(\di[16]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo32_input_0_0 )
    );

    fpga_interconnect \routing_segment_di[17]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_17  (
        .datain(\di[17]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_17 )
    );

    fpga_interconnect \routing_segment_di[17]_output_0_0_to_dffsre_$abc$1058$lo31_input_0_0  (
        .datain(\di[17]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo31_input_0_0 )
    );

    fpga_interconnect \routing_segment_di[18]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_0  (
        .datain(\di[18]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_0 )
    );

    fpga_interconnect \routing_segment_di[18]_output_0_0_to_dffsre_$abc$1058$lo26_input_0_0  (
        .datain(\di[18]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo26_input_0_0 )
    );

    fpga_interconnect \routing_segment_di[19]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_1  (
        .datain(\di[19]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_1 )
    );

    fpga_interconnect \routing_segment_di[19]_output_0_0_to_dffsre_$abc$1058$lo25_input_0_0  (
        .datain(\di[19]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo25_input_0_0 )
    );

    fpga_interconnect \routing_segment_di[20]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_2  (
        .datain(\di[20]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_2 )
    );

    fpga_interconnect \routing_segment_di[20]_output_0_0_to_dffsre_$abc$1058$lo00_input_0_0  (
        .datain(\di[20]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo00_input_0_0 )
    );

    fpga_interconnect \routing_segment_di[21]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_3  (
        .datain(\di[21]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_3 )
    );

    fpga_interconnect \routing_segment_di[21]_output_0_0_to_dffsre_$abc$1058$lo01_input_0_0  (
        .datain(\di[21]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo01_input_0_0 )
    );

    fpga_interconnect \routing_segment_di[22]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_4  (
        .datain(\di[22]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_4 )
    );

    fpga_interconnect \routing_segment_di[22]_output_0_0_to_dffsre_$abc$1058$lo02_input_0_0  (
        .datain(\di[22]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo02_input_0_0 )
    );

    fpga_interconnect \routing_segment_di[23]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_5  (
        .datain(\di[23]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_5 )
    );

    fpga_interconnect \routing_segment_di[23]_output_0_0_to_dffsre_$abc$1058$lo03_input_0_0  (
        .datain(\di[23]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo03_input_0_0 )
    );

    fpga_interconnect \routing_segment_di[24]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_6  (
        .datain(\di[24]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_6 )
    );

    fpga_interconnect \routing_segment_di[24]_output_0_0_to_dffsre_$abc$1058$lo04_input_0_0  (
        .datain(\di[24]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo04_input_0_0 )
    );

    fpga_interconnect \routing_segment_di[25]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_7  (
        .datain(\di[25]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_7 )
    );

    fpga_interconnect \routing_segment_di[25]_output_0_0_to_dffsre_$abc$1058$lo05_input_0_0  (
        .datain(\di[25]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo05_input_0_0 )
    );

    fpga_interconnect \routing_segment_di[26]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_8  (
        .datain(\di[26]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_8 )
    );

    fpga_interconnect \routing_segment_di[26]_output_0_0_to_dffsre_$abc$1058$lo06_input_0_0  (
        .datain(\di[26]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo06_input_0_0 )
    );

    fpga_interconnect \routing_segment_di[27]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_9  (
        .datain(\di[27]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_9 )
    );

    fpga_interconnect \routing_segment_di[27]_output_0_0_to_dffsre_$abc$1058$lo07_input_0_0  (
        .datain(\di[27]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo07_input_0_0 )
    );

    fpga_interconnect \routing_segment_di[28]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_10  (
        .datain(\di[28]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_10 )
    );

    fpga_interconnect \routing_segment_di[28]_output_0_0_to_dffsre_$abc$1058$lo08_input_0_0  (
        .datain(\di[28]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo08_input_0_0 )
    );

    fpga_interconnect \routing_segment_di[29]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_11  (
        .datain(\di[29]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_11 )
    );

    fpga_interconnect \routing_segment_di[29]_output_0_0_to_dffsre_$abc$1058$lo09_input_0_0  (
        .datain(\di[29]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo09_input_0_0 )
    );

    fpga_interconnect \routing_segment_di[30]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_12  (
        .datain(\di[30]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_12 )
    );

    fpga_interconnect \routing_segment_di[30]_output_0_0_to_dffsre_$abc$1058$lo10_input_0_0  (
        .datain(\di[30]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo10_input_0_0 )
    );

    fpga_interconnect \routing_segment_di[31]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_13  (
        .datain(\di[31]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_13 )
    );

    fpga_interconnect \routing_segment_di[31]_output_0_0_to_dffsre_$abc$1058$lo11_input_0_0  (
        .datain(\di[31]_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo11_input_0_0 )
    );

    fpga_interconnect \routing_segment_addr[0]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_5  (
        .datain(\addr[0]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_5 )
    );

    fpga_interconnect \routing_segment_addr[0]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_5  (
        .datain(\addr[0]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_5 )
    );

    fpga_interconnect \routing_segment_addr[0]_output_0_0_to_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0]_input_0_0  (
        .datain(\addr[0]_output_0_0 ),
        .dataout(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_addr[0]_output_0_0_to_dffsre_$abc$1190$lo0_input_0_0  (
        .datain(\addr[0]_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo0_input_0_0 )
    );

    fpga_interconnect \routing_segment_addr[1]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_6  (
        .datain(\addr[1]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_6 )
    );

    fpga_interconnect \routing_segment_addr[1]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_6  (
        .datain(\addr[1]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_6 )
    );

    fpga_interconnect \routing_segment_addr[1]_output_0_0_to_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1]_input_0_4  (
        .datain(\addr[1]_output_0_0 ),
        .dataout(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1]_input_0_4 )
    );

    fpga_interconnect \routing_segment_addr[1]_output_0_0_to_dffsre_$abc$1190$lo1_input_0_0  (
        .datain(\addr[1]_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo1_input_0_0 )
    );

    fpga_interconnect \routing_segment_addr[2]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_7  (
        .datain(\addr[2]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_7 )
    );

    fpga_interconnect \routing_segment_addr[2]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_7  (
        .datain(\addr[2]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_7 )
    );

    fpga_interconnect \routing_segment_addr[2]_output_0_0_to_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2]_input_0_1  (
        .datain(\addr[2]_output_0_0 ),
        .dataout(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2]_input_0_1 )
    );

    fpga_interconnect \routing_segment_addr[2]_output_0_0_to_dffsre_$abc$1190$lo2_input_0_0  (
        .datain(\addr[2]_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo2_input_0_0 )
    );

    fpga_interconnect \routing_segment_addr[3]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_8  (
        .datain(\addr[3]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_8 )
    );

    fpga_interconnect \routing_segment_addr[3]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_8  (
        .datain(\addr[3]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_8 )
    );

    fpga_interconnect \routing_segment_addr[3]_output_0_0_to_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3]_input_0_0  (
        .datain(\addr[3]_output_0_0 ),
        .dataout(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_addr[3]_output_0_0_to_dffsre_$abc$1190$lo3_input_0_0  (
        .datain(\addr[3]_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo3_input_0_0 )
    );

    fpga_interconnect \routing_segment_addr[4]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_9  (
        .datain(\addr[4]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_9 )
    );

    fpga_interconnect \routing_segment_addr[4]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_9  (
        .datain(\addr[4]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_9 )
    );

    fpga_interconnect \routing_segment_addr[4]_output_0_0_to_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4]_input_0_2  (
        .datain(\addr[4]_output_0_0 ),
        .dataout(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4]_input_0_2 )
    );

    fpga_interconnect \routing_segment_addr[4]_output_0_0_to_dffsre_$abc$1190$lo4_input_0_0  (
        .datain(\addr[4]_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo4_input_0_0 )
    );

    fpga_interconnect \routing_segment_addr[5]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_10  (
        .datain(\addr[5]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_10 )
    );

    fpga_interconnect \routing_segment_addr[5]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_10  (
        .datain(\addr[5]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_10 )
    );

    fpga_interconnect \routing_segment_addr[5]_output_0_0_to_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5]_input_0_1  (
        .datain(\addr[5]_output_0_0 ),
        .dataout(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5]_input_0_1 )
    );

    fpga_interconnect \routing_segment_addr[5]_output_0_0_to_dffsre_$abc$1190$lo5_input_0_0  (
        .datain(\addr[5]_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo5_input_0_0 )
    );

    fpga_interconnect \routing_segment_addr[6]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_11  (
        .datain(\addr[6]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_11 )
    );

    fpga_interconnect \routing_segment_addr[6]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_11  (
        .datain(\addr[6]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_11 )
    );

    fpga_interconnect \routing_segment_addr[6]_output_0_0_to_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6]_input_0_2  (
        .datain(\addr[6]_output_0_0 ),
        .dataout(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6]_input_0_2 )
    );

    fpga_interconnect \routing_segment_addr[6]_output_0_0_to_dffsre_$abc$1190$lo6_input_0_0  (
        .datain(\addr[6]_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo6_input_0_0 )
    );

    fpga_interconnect \routing_segment_addr[7]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_12  (
        .datain(\addr[7]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_12 )
    );

    fpga_interconnect \routing_segment_addr[7]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_12  (
        .datain(\addr[7]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_12 )
    );

    fpga_interconnect \routing_segment_addr[7]_output_0_0_to_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7]_input_0_4  (
        .datain(\addr[7]_output_0_0 ),
        .dataout(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7]_input_0_4 )
    );

    fpga_interconnect \routing_segment_addr[7]_output_0_0_to_dffsre_$abc$1190$lo7_input_0_0  (
        .datain(\addr[7]_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo7_input_0_0 )
    );

    fpga_interconnect \routing_segment_addr[8]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_13  (
        .datain(\addr[8]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_13 )
    );

    fpga_interconnect \routing_segment_addr[8]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_13  (
        .datain(\addr[8]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_13 )
    );

    fpga_interconnect \routing_segment_addr[8]_output_0_0_to_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8]_input_0_2  (
        .datain(\addr[8]_output_0_0 ),
        .dataout(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8]_input_0_2 )
    );

    fpga_interconnect \routing_segment_addr[8]_output_0_0_to_dffsre_$abc$1190$lo8_input_0_0  (
        .datain(\addr[8]_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo8_input_0_0 )
    );

    fpga_interconnect \routing_segment_addr[9]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_14  (
        .datain(\addr[9]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_14 )
    );

    fpga_interconnect \routing_segment_addr[9]_output_0_0_to_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[9]_input_0_2  (
        .datain(\addr[9]_output_0_0 ),
        .dataout(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[9]_input_0_2 )
    );

    fpga_interconnect \routing_segment_addr[9]_output_0_0_to_dffsre_$abc$1190$lo9_input_0_0  (
        .datain(\addr[9]_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo9_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[0]_output_0_0_to_dout[0]_input_0_0  (
        .datain(\lut_dout[0]_output_0_0 ),
        .dataout(\dout[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[1]_output_0_0_to_dout[1]_input_0_0  (
        .datain(\lut_dout[1]_output_0_0 ),
        .dataout(\dout[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[2]_output_0_0_to_dout[2]_input_0_0  (
        .datain(\lut_dout[2]_output_0_0 ),
        .dataout(\dout[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[3]_output_0_0_to_dout[3]_input_0_0  (
        .datain(\lut_dout[3]_output_0_0 ),
        .dataout(\dout[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[4]_output_0_0_to_dout[4]_input_0_0  (
        .datain(\lut_dout[4]_output_0_0 ),
        .dataout(\dout[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[5]_output_0_0_to_dout[5]_input_0_0  (
        .datain(\lut_dout[5]_output_0_0 ),
        .dataout(\dout[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[6]_output_0_0_to_dout[6]_input_0_0  (
        .datain(\lut_dout[6]_output_0_0 ),
        .dataout(\dout[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[7]_output_0_0_to_dout[7]_input_0_0  (
        .datain(\lut_dout[7]_output_0_0 ),
        .dataout(\dout[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[8]_output_0_0_to_dout[8]_input_0_0  (
        .datain(\lut_dout[8]_output_0_0 ),
        .dataout(\dout[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[9]_output_0_0_to_dout[9]_input_0_0  (
        .datain(\lut_dout[9]_output_0_0 ),
        .dataout(\dout[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[10]_output_0_0_to_dout[10]_input_0_0  (
        .datain(\lut_dout[10]_output_0_0 ),
        .dataout(\dout[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[11]_output_0_0_to_dout[11]_input_0_0  (
        .datain(\lut_dout[11]_output_0_0 ),
        .dataout(\dout[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[12]_output_0_0_to_dout[12]_input_0_0  (
        .datain(\lut_dout[12]_output_0_0 ),
        .dataout(\dout[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[13]_output_0_0_to_dout[13]_input_0_0  (
        .datain(\lut_dout[13]_output_0_0 ),
        .dataout(\dout[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[14]_output_0_0_to_dout[14]_input_0_0  (
        .datain(\lut_dout[14]_output_0_0 ),
        .dataout(\dout[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[15]_output_0_0_to_dout[15]_input_0_0  (
        .datain(\lut_dout[15]_output_0_0 ),
        .dataout(\dout[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[16]_output_0_0_to_dout[16]_input_0_0  (
        .datain(\lut_dout[16]_output_0_0 ),
        .dataout(\dout[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[17]_output_0_0_to_dout[17]_input_0_0  (
        .datain(\lut_dout[17]_output_0_0 ),
        .dataout(\dout[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[18]_output_0_0_to_dout[18]_input_0_0  (
        .datain(\lut_dout[18]_output_0_0 ),
        .dataout(\dout[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[19]_output_0_0_to_dout[19]_input_0_0  (
        .datain(\lut_dout[19]_output_0_0 ),
        .dataout(\dout[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[20]_output_0_0_to_dout[20]_input_0_0  (
        .datain(\lut_dout[20]_output_0_0 ),
        .dataout(\dout[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[21]_output_0_0_to_dout[21]_input_0_0  (
        .datain(\lut_dout[21]_output_0_0 ),
        .dataout(\dout[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[22]_output_0_0_to_dout[22]_input_0_0  (
        .datain(\lut_dout[22]_output_0_0 ),
        .dataout(\dout[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[23]_output_0_0_to_dout[23]_input_0_0  (
        .datain(\lut_dout[23]_output_0_0 ),
        .dataout(\dout[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[24]_output_0_0_to_dout[24]_input_0_0  (
        .datain(\lut_dout[24]_output_0_0 ),
        .dataout(\dout[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[25]_output_0_0_to_dout[25]_input_0_0  (
        .datain(\lut_dout[25]_output_0_0 ),
        .dataout(\dout[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[26]_output_0_0_to_dout[26]_input_0_0  (
        .datain(\lut_dout[26]_output_0_0 ),
        .dataout(\dout[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[27]_output_0_0_to_dout[27]_input_0_0  (
        .datain(\lut_dout[27]_output_0_0 ),
        .dataout(\dout[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[28]_output_0_0_to_dout[28]_input_0_0  (
        .datain(\lut_dout[28]_output_0_0 ),
        .dataout(\dout[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[29]_output_0_0_to_dout[29]_input_0_0  (
        .datain(\lut_dout[29]_output_0_0 ),
        .dataout(\dout[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[30]_output_0_0_to_dout[30]_input_0_0  (
        .datain(\lut_dout[30]_output_0_0 ),
        .dataout(\dout[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[31]_output_0_0_to_dout[31]_input_0_0  (
        .datain(\lut_dout[31]_output_0_0 ),
        .dataout(\dout[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_3  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_3 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_3  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_3 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_6_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_6_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_7_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_7_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_3  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_3 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_3  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_3 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_14_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_14_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_15_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_15_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_20_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_20_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_21_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_21_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_5  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_6  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_6 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_7  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_7 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_8  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_8 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_9  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_9 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_10  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_10 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_11  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_11 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_12  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_12 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_13  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_13 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_14  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_14 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_15  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_15 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_16  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_16 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_17  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_17 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_1 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_5  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_5 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_6  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_6 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_7  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_7 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_8  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_8 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_9  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_9 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_10  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_10 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_11  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_11 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_12  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_12 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_13  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_13 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_14  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_14 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_15  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_15 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_16  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_16 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_17  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_17 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_4_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_4_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_5_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_5_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_8_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_8_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_8_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_8_1 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_9_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_9_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_9_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_9_1 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_22_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_22_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo04_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo04_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo04_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo04_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo04_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo04_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo05_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo05_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo05_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo05_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo05_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo05_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo06_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo06_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo06_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo06_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo06_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo06_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo07_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo07_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo07_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo07_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo07_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo07_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo08_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo08_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo08_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo08_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo08_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo08_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo11_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo11_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo11_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo11_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo11_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo11_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo10_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo10_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo10_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo10_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo10_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo10_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo09_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo09_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo09_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo09_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo09_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo09_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo12_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo12_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo12_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo12_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo12_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo12_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo32_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo32_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo32_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo32_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo32_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo32_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo18_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo18_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo18_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo18_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo18_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo18_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo17_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo17_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo17_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo17_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo17_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo17_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo16_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo16_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo16_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo16_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo16_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo16_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo15_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo15_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo15_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo15_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo15_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo15_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo14_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo14_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo14_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo14_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo14_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo14_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo13_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo13_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo13_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo13_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo13_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo13_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo00_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo00_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo00_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo00_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo00_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo00_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo01_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo01_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo01_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo01_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo01_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo01_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo02_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo02_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo02_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo02_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo02_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo02_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo31_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo31_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo31_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo31_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo31_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo31_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo27_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo27_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo27_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo27_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo27_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo27_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo26_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo26_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo26_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo26_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo26_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo26_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo25_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo25_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo25_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo25_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo25_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo25_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo24_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo24_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo24_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo24_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo24_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo24_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo23_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo23_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo23_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo23_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo23_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo23_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo22_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo22_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo22_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo22_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo22_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo22_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo21_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo21_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo21_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo21_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo21_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo21_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo20_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo20_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo20_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo20_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo20_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo20_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo19_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo19_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo19_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo19_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo19_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo19_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo30_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo30_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo30_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo30_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo30_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo30_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo03_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo03_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo03_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo03_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo03_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo03_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo28_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo28_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo28_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo28_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo28_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo28_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo29_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo29_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo29_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo29_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1058$lo29_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1058$lo29_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1190$lo5_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo5_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1190$lo5_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo5_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1190$lo6_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo6_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1190$lo6_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo6_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1190$lo2_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo2_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1190$lo2_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo2_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1190$lo1_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo1_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1190$lo1_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo1_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1190$lo4_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo4_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1190$lo4_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo4_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1190$lo3_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo3_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1190$lo3_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo3_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1190$lo7_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo7_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1190$lo7_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo7_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1190$lo8_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo8_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1190$lo8_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo8_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1190$lo0_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo0_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1190$lo0_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo0_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1190$lo9_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo9_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$1190$lo9_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$1190$lo9_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_14  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_14 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_15  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_15 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_16  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_16 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_17  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_17 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo00_output_0_0_to_lut_dout[20]_input_0_2  (
        .datain(\dffsre_$abc$1058$lo00_output_0_0 ),
        .dataout(\lut_dout[20]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo01_output_0_0_to_lut_dout[21]_input_0_2  (
        .datain(\dffsre_$abc$1058$lo01_output_0_0 ),
        .dataout(\lut_dout[21]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo02_output_0_0_to_lut_dout[22]_input_0_0  (
        .datain(\dffsre_$abc$1058$lo02_output_0_0 ),
        .dataout(\lut_dout[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo03_output_0_0_to_lut_dout[23]_input_0_2  (
        .datain(\dffsre_$abc$1058$lo03_output_0_0 ),
        .dataout(\lut_dout[23]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo04_output_0_0_to_lut_dout[24]_input_0_0  (
        .datain(\dffsre_$abc$1058$lo04_output_0_0 ),
        .dataout(\lut_dout[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo05_output_0_0_to_lut_dout[25]_input_0_0  (
        .datain(\dffsre_$abc$1058$lo05_output_0_0 ),
        .dataout(\lut_dout[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo06_output_0_0_to_lut_dout[26]_input_0_1  (
        .datain(\dffsre_$abc$1058$lo06_output_0_0 ),
        .dataout(\lut_dout[26]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo07_output_0_0_to_lut_dout[27]_input_0_0  (
        .datain(\dffsre_$abc$1058$lo07_output_0_0 ),
        .dataout(\lut_dout[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo08_output_0_0_to_lut_dout[28]_input_0_2  (
        .datain(\dffsre_$abc$1058$lo08_output_0_0 ),
        .dataout(\lut_dout[28]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo09_output_0_0_to_lut_dout[29]_input_0_2  (
        .datain(\dffsre_$abc$1058$lo09_output_0_0 ),
        .dataout(\lut_dout[29]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo10_output_0_0_to_lut_dout[30]_input_0_2  (
        .datain(\dffsre_$abc$1058$lo10_output_0_0 ),
        .dataout(\lut_dout[30]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo11_output_0_0_to_lut_dout[31]_input_0_2  (
        .datain(\dffsre_$abc$1058$lo11_output_0_0 ),
        .dataout(\lut_dout[31]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[23]_input_0_0  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[24]_input_0_2  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[24]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[25]_input_0_2  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[25]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[26]_input_0_0  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[27]_input_0_2  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[27]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[28]_input_0_0  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[31]_input_0_0  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[30]_input_0_0  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[29]_input_0_0  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[16]_input_0_2  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[16]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[7]_input_0_4  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[7]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[8]_input_0_2  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[8]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[9]_input_0_4  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[9]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[0]_input_0_4  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[0]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[1]_input_0_4  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[1]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[2]_input_0_4  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[2]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[20]_input_0_4  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[20]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[21]_input_0_4  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[21]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[22]_input_0_4  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[22]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[17]_input_0_4  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[17]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[14]_input_0_4  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[14]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[18]_input_0_2  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[18]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[19]_input_0_4  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[19]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[10]_input_0_4  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[10]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[11]_input_0_4  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[11]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[3]_input_0_4  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[3]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[4]_input_0_4  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[4]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[5]_input_0_4  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[5]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[6]_input_0_4  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[6]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[15]_input_0_4  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[15]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[13]_input_0_3  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[13]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo12_output_0_0_to_lut_dout[12]_input_0_0  (
        .datain(\dffsre_$abc$1058$lo12_output_0_0 ),
        .dataout(\lut_dout[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo13_output_0_0_to_lut_dout[2]_input_0_1  (
        .datain(\dffsre_$abc$1058$lo13_output_0_0 ),
        .dataout(\lut_dout[2]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo14_output_0_0_to_lut_dout[1]_input_0_2  (
        .datain(\dffsre_$abc$1058$lo14_output_0_0 ),
        .dataout(\lut_dout[1]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo15_output_0_0_to_lut_dout[0]_input_0_1  (
        .datain(\dffsre_$abc$1058$lo15_output_0_0 ),
        .dataout(\lut_dout[0]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo16_output_0_0_to_lut_dout[9]_input_0_1  (
        .datain(\dffsre_$abc$1058$lo16_output_0_0 ),
        .dataout(\lut_dout[9]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo17_output_0_0_to_lut_dout[8]_input_0_0  (
        .datain(\dffsre_$abc$1058$lo17_output_0_0 ),
        .dataout(\lut_dout[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo18_output_0_0_to_lut_dout[7]_input_0_0  (
        .datain(\dffsre_$abc$1058$lo18_output_0_0 ),
        .dataout(\lut_dout[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo19_output_0_0_to_lut_dout[6]_input_0_0  (
        .datain(\dffsre_$abc$1058$lo19_output_0_0 ),
        .dataout(\lut_dout[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo20_output_0_0_to_lut_dout[5]_input_0_2  (
        .datain(\dffsre_$abc$1058$lo20_output_0_0 ),
        .dataout(\lut_dout[5]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo21_output_0_0_to_lut_dout[4]_input_0_2  (
        .datain(\dffsre_$abc$1058$lo21_output_0_0 ),
        .dataout(\lut_dout[4]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo22_output_0_0_to_lut_dout[3]_input_0_1  (
        .datain(\dffsre_$abc$1058$lo22_output_0_0 ),
        .dataout(\lut_dout[3]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo23_output_0_0_to_lut_dout[11]_input_0_2  (
        .datain(\dffsre_$abc$1058$lo23_output_0_0 ),
        .dataout(\lut_dout[11]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo24_output_0_0_to_lut_dout[10]_input_0_1  (
        .datain(\dffsre_$abc$1058$lo24_output_0_0 ),
        .dataout(\lut_dout[10]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo25_output_0_0_to_lut_dout[19]_input_0_1  (
        .datain(\dffsre_$abc$1058$lo25_output_0_0 ),
        .dataout(\lut_dout[19]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo26_output_0_0_to_lut_dout[18]_input_0_0  (
        .datain(\dffsre_$abc$1058$lo26_output_0_0 ),
        .dataout(\lut_dout[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo27_output_0_0_to_lut_dout[14]_input_0_0  (
        .datain(\dffsre_$abc$1058$lo27_output_0_0 ),
        .dataout(\lut_dout[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo28_output_0_0_to_lut_dout[13]_input_0_2  (
        .datain(\dffsre_$abc$1058$lo28_output_0_0 ),
        .dataout(\lut_dout[13]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo29_output_0_0_to_lut_dout[12]_input_0_1  (
        .datain(\dffsre_$abc$1058$lo29_output_0_0 ),
        .dataout(\lut_dout[12]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo30_output_0_0_to_lut_dout[15]_input_0_1  (
        .datain(\dffsre_$abc$1058$lo30_output_0_0 ),
        .dataout(\lut_dout[15]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo31_output_0_0_to_lut_dout[17]_input_0_1  (
        .datain(\dffsre_$abc$1058$lo31_output_0_0 ),
        .dataout(\lut_dout[17]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1058$lo32_output_0_0_to_lut_dout[16]_input_0_1  (
        .datain(\dffsre_$abc$1058$lo32_output_0_0 ),
        .dataout(\lut_dout[16]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1190$lo0_output_0_0_to_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0]_input_0_4  (
        .datain(\dffsre_$abc$1190$lo0_output_0_0 ),
        .dataout(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1190$lo1_output_0_0_to_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1]_input_0_2  (
        .datain(\dffsre_$abc$1190$lo1_output_0_0 ),
        .dataout(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1190$lo2_output_0_0_to_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2]_input_0_0  (
        .datain(\dffsre_$abc$1190$lo2_output_0_0 ),
        .dataout(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1190$lo3_output_0_0_to_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3]_input_0_3  (
        .datain(\dffsre_$abc$1190$lo3_output_0_0 ),
        .dataout(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1190$lo4_output_0_0_to_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4]_input_0_4  (
        .datain(\dffsre_$abc$1190$lo4_output_0_0 ),
        .dataout(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1190$lo5_output_0_0_to_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5]_input_0_3  (
        .datain(\dffsre_$abc$1190$lo5_output_0_0 ),
        .dataout(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1190$lo6_output_0_0_to_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6]_input_0_0  (
        .datain(\dffsre_$abc$1190$lo6_output_0_0 ),
        .dataout(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1190$lo7_output_0_0_to_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7]_input_0_1  (
        .datain(\dffsre_$abc$1190$lo7_output_0_0 ),
        .dataout(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1190$lo8_output_0_0_to_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8]_input_0_1  (
        .datain(\dffsre_$abc$1190$lo8_output_0_0 ),
        .dataout(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$1190$lo9_output_0_0_to_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[9]_input_0_1  (
        .datain(\dffsre_$abc$1190$lo9_output_0_0 ),
        .dataout(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[9]_input_0_1 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_16_to_lut_dout[16]_input_0_3  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_16 ),
        .dataout(\lut_dout[16]_input_0_3 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_17_to_lut_dout[17]_input_0_3  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_17 ),
        .dataout(\lut_dout[17]_input_0_3 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_15_to_lut_dout[15]_input_0_3  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_15 ),
        .dataout(\lut_dout[15]_input_0_3 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_12_to_lut_dout[12]_input_0_2  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_12 ),
        .dataout(\lut_dout[12]_input_0_2 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_13_to_lut_dout[13]_input_0_4  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_13 ),
        .dataout(\lut_dout[13]_input_0_4 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_14_to_lut_dout[14]_input_0_2  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_14 ),
        .dataout(\lut_dout[14]_input_0_2 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_0_to_lut_dout[18]_input_0_4  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_0 ),
        .dataout(\lut_dout[18]_input_0_4 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_1_to_lut_dout[19]_input_0_2  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_1 ),
        .dataout(\lut_dout[19]_input_0_2 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_10_to_lut_dout[10]_input_0_2  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_10 ),
        .dataout(\lut_dout[10]_input_0_2 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_11_to_lut_dout[11]_input_0_3  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_11 ),
        .dataout(\lut_dout[11]_input_0_3 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_3_to_lut_dout[3]_input_0_2  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_3 ),
        .dataout(\lut_dout[3]_input_0_2 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_4_to_lut_dout[4]_input_0_0  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_4 ),
        .dataout(\lut_dout[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_5_to_lut_dout[5]_input_0_3  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_5 ),
        .dataout(\lut_dout[5]_input_0_3 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_6_to_lut_dout[6]_input_0_1  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_6 ),
        .dataout(\lut_dout[6]_input_0_1 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_7_to_lut_dout[7]_input_0_2  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_7 ),
        .dataout(\lut_dout[7]_input_0_2 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_8_to_lut_dout[8]_input_0_4  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_8 ),
        .dataout(\lut_dout[8]_input_0_4 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_9_to_lut_dout[9]_input_0_2  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_9 ),
        .dataout(\lut_dout[9]_input_0_2 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_0_to_lut_dout[0]_input_0_2  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_0 ),
        .dataout(\lut_dout[0]_input_0_2 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_1_to_lut_dout[1]_input_0_3  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_1 ),
        .dataout(\lut_dout[1]_input_0_3 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_2_to_lut_dout[2]_input_0_2  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_2 ),
        .dataout(\lut_dout[2]_input_0_2 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_2_to_lut_dout[20]_input_0_0  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_2 ),
        .dataout(\lut_dout[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_3_to_lut_dout[21]_input_0_3  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_3 ),
        .dataout(\lut_dout[21]_input_0_3 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_4_to_lut_dout[22]_input_0_1  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_4 ),
        .dataout(\lut_dout[22]_input_0_1 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_5_to_lut_dout[23]_input_0_3  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_5 ),
        .dataout(\lut_dout[23]_input_0_3 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_6_to_lut_dout[24]_input_0_3  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_6 ),
        .dataout(\lut_dout[24]_input_0_3 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_7_to_lut_dout[25]_input_0_4  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_7 ),
        .dataout(\lut_dout[25]_input_0_4 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_8_to_lut_dout[26]_input_0_3  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_8 ),
        .dataout(\lut_dout[26]_input_0_3 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_9_to_lut_dout[27]_input_0_1  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_9 ),
        .dataout(\lut_dout[27]_input_0_1 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_10_to_lut_dout[28]_input_0_3  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_10 ),
        .dataout(\lut_dout[28]_input_0_3 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_11_to_lut_dout[29]_input_0_1  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_11 ),
        .dataout(\lut_dout[29]_input_0_1 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_12_to_lut_dout[30]_input_0_4  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_12 ),
        .dataout(\lut_dout[30]_input_0_4 )
    );

    fpga_interconnect \routing_segment_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_13_to_lut_dout[31]_input_0_1  (
        .datain(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_13 ),
        .dataout(\lut_dout[31]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_9  (
        .datain(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_9 )
    );

    fpga_interconnect \routing_segment_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_9  (
        .datain(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_9 )
    );

    fpga_interconnect \routing_segment_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_7  (
        .datain(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_7 )
    );

    fpga_interconnect \routing_segment_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_7  (
        .datain(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_7 )
    );

    fpga_interconnect \routing_segment_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_5  (
        .datain(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_5 )
    );

    fpga_interconnect \routing_segment_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_5  (
        .datain(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_5 )
    );

    fpga_interconnect \routing_segment_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[9]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_14  (
        .datain(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[9]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_14 )
    );

    fpga_interconnect \routing_segment_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_6  (
        .datain(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_6 )
    );

    fpga_interconnect \routing_segment_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_6  (
        .datain(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_6 )
    );

    fpga_interconnect \routing_segment_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_10  (
        .datain(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_10 )
    );

    fpga_interconnect \routing_segment_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_10  (
        .datain(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_10 )
    );

    fpga_interconnect \routing_segment_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_13  (
        .datain(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_13 )
    );

    fpga_interconnect \routing_segment_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_13  (
        .datain(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_13 )
    );

    fpga_interconnect \routing_segment_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_8  (
        .datain(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_8 )
    );

    fpga_interconnect \routing_segment_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_8  (
        .datain(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_8 )
    );

    fpga_interconnect \routing_segment_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_11  (
        .datain(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_11 )
    );

    fpga_interconnect \routing_segment_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_11  (
        .datain(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_11 )
    );

    fpga_interconnect \routing_segment_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_12  (
        .datain(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_12 )
    );

    fpga_interconnect \routing_segment_lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7]_output_0_0_to_TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_12  (
        .datain(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7]_output_0_0 ),
        .dataout(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_12 )
    );


    //Cell instances
    TDP36K #(
    ) \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]  (
        .ADDR_A1_i({
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_14 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_13 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_12 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_11 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_10 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_9 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_8 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_7 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_6 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_5 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_4 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_3 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_2 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_1 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_2_0 }),
        .ADDR_A2_i({
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_13 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_12 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_11 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_10 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_9 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_8 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_7 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_6 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_5 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_4 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_3 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_2 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_1 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_3_0 }),
        .ADDR_B1_i({
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_14 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_13 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_12 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_11 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_10 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_9 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_8 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_7 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_6 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_5 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_4 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_3 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_2 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_1 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_12_0 }),
        .ADDR_B2_i({
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_13 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_12 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_11 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_10 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_9 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_8 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_7 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_6 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_5 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_4 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_3 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_2 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_1 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_13_0 }),
        .BE_A1_i({
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_8_1 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_8_0 }),
        .BE_A2_i({
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_9_1 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_9_0 }),
        .BE_B1_i({
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_18_1 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_18_0 }),
        .BE_B2_i({
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_19_1 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_19_0 }),
        .CLK_A1_i(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_clock_0_0 ),
        .CLK_A2_i(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_clock_1_0 ),
        .CLK_B1_i(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_clock_2_0 ),
        .CLK_B2_i(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_clock_3_0 ),
        .FLUSH1_i(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_20_0 ),
        .FLUSH2_i(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_21_0 ),
        .REN_A1_i(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_4_0 ),
        .REN_A2_i(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_5_0 ),
        .REN_B1_i(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_14_0 ),
        .REN_B2_i(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_15_0 ),
        .RESET_ni(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_22_0 ),
        .WDATA_A1_i({
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_17 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_16 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_15 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_14 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_13 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_12 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_11 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_10 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_9 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_8 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_7 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_6 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_5 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_4 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_3 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_2 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_1 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_0_0 }),
        .WDATA_A2_i({
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_17 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_16 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_15 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_14 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_13 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_12 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_11 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_10 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_9 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_8 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_7 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_6 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_5 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_4 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_3 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_2 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_1 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_1_0 }),
        .WDATA_B1_i({
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_17 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_16 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_15 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_14 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_13 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_12 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_11 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_10 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_9 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_8 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_7 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_6 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_5 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_4 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_3 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_2 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_1 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_10_0 }),
        .WDATA_B2_i({
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_17 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_16 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_15 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_14 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_13 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_12 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_11 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_10 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_9 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_8 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_7 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_6 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_5 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_4 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_3 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_2 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_1 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_11_0 }),
        .WEN_A1_i(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_6_0 ),
        .WEN_A2_i(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_7_0 ),
        .WEN_B1_i(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_16_0 ),
        .WEN_B2_i(\TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_input_17_0 ),
        .RDATA_A1_o({
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_17 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_16 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_15 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_14 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_13 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_12 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_11 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_10 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_9 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_8 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_7 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_6 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_5 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_4 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_3 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_2 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_1 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_0_0 }),
        .RDATA_A2_o({
            __vpr__unconn0,
            __vpr__unconn1,
            __vpr__unconn2,
            __vpr__unconn3,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_13 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_12 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_11 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_10 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_9 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_8 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_7 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_6 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_5 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_4 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_3 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_2 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_1 ,
            \TDP36K_$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]_output_1_0 }),
        .RDATA_B1_o({
            __vpr__unconn4,
            __vpr__unconn5,
            __vpr__unconn6,
            __vpr__unconn7,
            __vpr__unconn8,
            __vpr__unconn9,
            __vpr__unconn10,
            __vpr__unconn11,
            __vpr__unconn12,
            __vpr__unconn13,
            __vpr__unconn14,
            __vpr__unconn15,
            __vpr__unconn16,
            __vpr__unconn17,
            __vpr__unconn18,
            __vpr__unconn19,
            __vpr__unconn20,
            __vpr__unconn21}),
        .RDATA_B2_o({
            __vpr__unconn22,
            __vpr__unconn23,
            __vpr__unconn24,
            __vpr__unconn25,
            __vpr__unconn26,
            __vpr__unconn27,
            __vpr__unconn28,
            __vpr__unconn29,
            __vpr__unconn30,
            __vpr__unconn31,
            __vpr__unconn32,
            __vpr__unconn33,
            __vpr__unconn34,
            __vpr__unconn35,
            __vpr__unconn36,
            __vpr__unconn37,
            __vpr__unconn38,
            __vpr__unconn39})
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000011000100100000)
    ) \lut_dout[23]  (
        .in({
            1'b0,
            \lut_dout[23]_input_0_3 ,
            \lut_dout[23]_input_0_2 ,
            1'b0,
            \lut_dout[23]_input_0_0 }),
        .out(\lut_dout[23]_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo04  (
        .C(\dffsre_$abc$1058$lo04_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo04_input_0_0 ),
        .E(\dffsre_$abc$1058$lo04_input_3_0 ),
        .R(\dffsre_$abc$1058$lo04_input_2_0 ),
        .S(\dffsre_$abc$1058$lo04_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo04_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000010001100100000)
    ) \lut_dout[24]  (
        .in({
            1'b0,
            \lut_dout[24]_input_0_3 ,
            \lut_dout[24]_input_0_2 ,
            1'b0,
            \lut_dout[24]_input_0_0 }),
        .out(\lut_dout[24]_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo05  (
        .C(\dffsre_$abc$1058$lo05_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo05_input_0_0 ),
        .E(\dffsre_$abc$1058$lo05_input_3_0 ),
        .R(\dffsre_$abc$1058$lo05_input_2_0 ),
        .S(\dffsre_$abc$1058$lo05_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo05_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000001000110000000000100000)
    ) \lut_dout[25]  (
        .in({
            \lut_dout[25]_input_0_4 ,
            1'b0,
            \lut_dout[25]_input_0_2 ,
            1'b0,
            \lut_dout[25]_input_0_0 }),
        .out(\lut_dout[25]_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo06  (
        .C(\dffsre_$abc$1058$lo06_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo06_input_0_0 ),
        .E(\dffsre_$abc$1058$lo06_input_3_0 ),
        .R(\dffsre_$abc$1058$lo06_input_2_0 ),
        .S(\dffsre_$abc$1058$lo06_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo06_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000110100001000)
    ) \lut_dout[26]  (
        .in({
            1'b0,
            \lut_dout[26]_input_0_3 ,
            1'b0,
            \lut_dout[26]_input_0_1 ,
            \lut_dout[26]_input_0_0 }),
        .out(\lut_dout[26]_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo07  (
        .C(\dffsre_$abc$1058$lo07_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo07_input_0_0 ),
        .E(\dffsre_$abc$1058$lo07_input_3_0 ),
        .R(\dffsre_$abc$1058$lo07_input_2_0 ),
        .S(\dffsre_$abc$1058$lo07_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo07_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000010101100)
    ) \lut_dout[27]  (
        .in({
            1'b0,
            1'b0,
            \lut_dout[27]_input_0_2 ,
            \lut_dout[27]_input_0_1 ,
            \lut_dout[27]_input_0_0 }),
        .out(\lut_dout[27]_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo08  (
        .C(\dffsre_$abc$1058$lo08_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo08_input_0_0 ),
        .E(\dffsre_$abc$1058$lo08_input_3_0 ),
        .R(\dffsre_$abc$1058$lo08_input_2_0 ),
        .S(\dffsre_$abc$1058$lo08_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo08_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000011000100100000)
    ) \lut_dout[28]  (
        .in({
            1'b0,
            \lut_dout[28]_input_0_3 ,
            \lut_dout[28]_input_0_2 ,
            1'b0,
            \lut_dout[28]_input_0_0 }),
        .out(\lut_dout[28]_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo11  (
        .C(\dffsre_$abc$1058$lo11_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo11_input_0_0 ),
        .E(\dffsre_$abc$1058$lo11_input_3_0 ),
        .R(\dffsre_$abc$1058$lo11_input_2_0 ),
        .S(\dffsre_$abc$1058$lo11_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo11_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000011100100)
    ) \lut_dout[31]  (
        .in({
            1'b0,
            1'b0,
            \lut_dout[31]_input_0_2 ,
            \lut_dout[31]_input_0_1 ,
            \lut_dout[31]_input_0_0 }),
        .out(\lut_dout[31]_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo10  (
        .C(\dffsre_$abc$1058$lo10_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo10_input_0_0 ),
        .E(\dffsre_$abc$1058$lo10_input_3_0 ),
        .R(\dffsre_$abc$1058$lo10_input_2_0 ),
        .S(\dffsre_$abc$1058$lo10_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo10_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000001100010000000000100000)
    ) \lut_dout[30]  (
        .in({
            \lut_dout[30]_input_0_4 ,
            1'b0,
            \lut_dout[30]_input_0_2 ,
            1'b0,
            \lut_dout[30]_input_0_0 }),
        .out(\lut_dout[30]_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo09  (
        .C(\dffsre_$abc$1058$lo09_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo09_input_0_0 ),
        .E(\dffsre_$abc$1058$lo09_input_3_0 ),
        .R(\dffsre_$abc$1058$lo09_input_2_0 ),
        .S(\dffsre_$abc$1058$lo09_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo09_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000011100100)
    ) \lut_dout[29]  (
        .in({
            1'b0,
            1'b0,
            \lut_dout[29]_input_0_2 ,
            \lut_dout[29]_input_0_1 ,
            \lut_dout[29]_input_0_0 }),
        .out(\lut_dout[29]_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo12  (
        .C(\dffsre_$abc$1058$lo12_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo12_input_0_0 ),
        .E(\dffsre_$abc$1058$lo12_input_3_0 ),
        .R(\dffsre_$abc$1058$lo12_input_2_0 ),
        .S(\dffsre_$abc$1058$lo12_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo12_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo32  (
        .C(\dffsre_$abc$1058$lo32_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo32_input_0_0 ),
        .E(\dffsre_$abc$1058$lo32_input_3_0 ),
        .R(\dffsre_$abc$1058$lo32_input_2_0 ),
        .S(\dffsre_$abc$1058$lo32_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo32_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000100010101000000)
    ) \lut_dout[16]  (
        .in({
            1'b0,
            \lut_dout[16]_input_0_3 ,
            \lut_dout[16]_input_0_2 ,
            \lut_dout[16]_input_0_1 ,
            1'b0}),
        .out(\lut_dout[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000001000100000000000110000)
    ) \lut_dout[7]  (
        .in({
            \lut_dout[7]_input_0_4 ,
            1'b0,
            \lut_dout[7]_input_0_2 ,
            1'b0,
            \lut_dout[7]_input_0_0 }),
        .out(\lut_dout[7]_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo18  (
        .C(\dffsre_$abc$1058$lo18_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo18_input_0_0 ),
        .E(\dffsre_$abc$1058$lo18_input_3_0 ),
        .R(\dffsre_$abc$1058$lo18_input_2_0 ),
        .S(\dffsre_$abc$1058$lo18_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo18_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000001000110000000000100000)
    ) \lut_dout[8]  (
        .in({
            \lut_dout[8]_input_0_4 ,
            1'b0,
            \lut_dout[8]_input_0_2 ,
            1'b0,
            \lut_dout[8]_input_0_0 }),
        .out(\lut_dout[8]_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo17  (
        .C(\dffsre_$abc$1058$lo17_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo17_input_0_0 ),
        .E(\dffsre_$abc$1058$lo17_input_3_0 ),
        .R(\dffsre_$abc$1058$lo17_input_2_0 ),
        .S(\dffsre_$abc$1058$lo17_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo17_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010001000000000001010000)
    ) \lut_dout[9]  (
        .in({
            \lut_dout[9]_input_0_4 ,
            1'b0,
            \lut_dout[9]_input_0_2 ,
            \lut_dout[9]_input_0_1 ,
            1'b0}),
        .out(\lut_dout[9]_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo16  (
        .C(\dffsre_$abc$1058$lo16_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo16_input_0_0 ),
        .E(\dffsre_$abc$1058$lo16_input_3_0 ),
        .R(\dffsre_$abc$1058$lo16_input_2_0 ),
        .S(\dffsre_$abc$1058$lo16_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo16_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010001000000000001010000)
    ) \lut_dout[0]  (
        .in({
            \lut_dout[0]_input_0_4 ,
            1'b0,
            \lut_dout[0]_input_0_2 ,
            \lut_dout[0]_input_0_1 ,
            1'b0}),
        .out(\lut_dout[0]_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo15  (
        .C(\dffsre_$abc$1058$lo15_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo15_input_0_0 ),
        .E(\dffsre_$abc$1058$lo15_input_3_0 ),
        .R(\dffsre_$abc$1058$lo15_input_2_0 ),
        .S(\dffsre_$abc$1058$lo15_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo15_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010000000100000001000100000000)
    ) \lut_dout[1]  (
        .in({
            \lut_dout[1]_input_0_4 ,
            \lut_dout[1]_input_0_3 ,
            \lut_dout[1]_input_0_2 ,
            1'b0,
            1'b0}),
        .out(\lut_dout[1]_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo14  (
        .C(\dffsre_$abc$1058$lo14_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo14_input_0_0 ),
        .E(\dffsre_$abc$1058$lo14_input_3_0 ),
        .R(\dffsre_$abc$1058$lo14_input_2_0 ),
        .S(\dffsre_$abc$1058$lo14_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo14_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010001000000000001010000)
    ) \lut_dout[2]  (
        .in({
            \lut_dout[2]_input_0_4 ,
            1'b0,
            \lut_dout[2]_input_0_2 ,
            \lut_dout[2]_input_0_1 ,
            1'b0}),
        .out(\lut_dout[2]_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo13  (
        .C(\dffsre_$abc$1058$lo13_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo13_input_0_0 ),
        .E(\dffsre_$abc$1058$lo13_input_3_0 ),
        .R(\dffsre_$abc$1058$lo13_input_2_0 ),
        .S(\dffsre_$abc$1058$lo13_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo13_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000001100000000000000100010)
    ) \lut_dout[20]  (
        .in({
            \lut_dout[20]_input_0_4 ,
            1'b0,
            \lut_dout[20]_input_0_2 ,
            1'b0,
            \lut_dout[20]_input_0_0 }),
        .out(\lut_dout[20]_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo00  (
        .C(\dffsre_$abc$1058$lo00_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo00_input_0_0 ),
        .E(\dffsre_$abc$1058$lo00_input_3_0 ),
        .R(\dffsre_$abc$1058$lo00_input_2_0 ),
        .S(\dffsre_$abc$1058$lo00_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo00_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010000000100000001000100000000)
    ) \lut_dout[21]  (
        .in({
            \lut_dout[21]_input_0_4 ,
            \lut_dout[21]_input_0_3 ,
            \lut_dout[21]_input_0_2 ,
            1'b0,
            1'b0}),
        .out(\lut_dout[21]_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo01  (
        .C(\dffsre_$abc$1058$lo01_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo01_input_0_0 ),
        .E(\dffsre_$abc$1058$lo01_input_3_0 ),
        .R(\dffsre_$abc$1058$lo01_input_2_0 ),
        .S(\dffsre_$abc$1058$lo01_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo01_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000010100000000000001100)
    ) \lut_dout[22]  (
        .in({
            \lut_dout[22]_input_0_4 ,
            1'b0,
            1'b0,
            \lut_dout[22]_input_0_1 ,
            \lut_dout[22]_input_0_0 }),
        .out(\lut_dout[22]_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo02  (
        .C(\dffsre_$abc$1058$lo02_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo02_input_0_0 ),
        .E(\dffsre_$abc$1058$lo02_input_3_0 ),
        .R(\dffsre_$abc$1058$lo02_input_2_0 ),
        .S(\dffsre_$abc$1058$lo02_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo02_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo31  (
        .C(\dffsre_$abc$1058$lo31_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo31_input_0_0 ),
        .E(\dffsre_$abc$1058$lo31_input_3_0 ),
        .R(\dffsre_$abc$1058$lo31_input_2_0 ),
        .S(\dffsre_$abc$1058$lo31_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo31_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000100000001000000010100000000)
    ) \lut_dout[17]  (
        .in({
            \lut_dout[17]_input_0_4 ,
            \lut_dout[17]_input_0_3 ,
            1'b0,
            \lut_dout[17]_input_0_1 ,
            1'b0}),
        .out(\lut_dout[17]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000001000100000000000110000)
    ) \lut_dout[14]  (
        .in({
            \lut_dout[14]_input_0_4 ,
            1'b0,
            \lut_dout[14]_input_0_2 ,
            1'b0,
            \lut_dout[14]_input_0_0 }),
        .out(\lut_dout[14]_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo27  (
        .C(\dffsre_$abc$1058$lo27_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo27_input_0_0 ),
        .E(\dffsre_$abc$1058$lo27_input_3_0 ),
        .R(\dffsre_$abc$1058$lo27_input_2_0 ),
        .S(\dffsre_$abc$1058$lo27_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo27_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000001000110000000000100000)
    ) \lut_dout[18]  (
        .in({
            \lut_dout[18]_input_0_4 ,
            1'b0,
            \lut_dout[18]_input_0_2 ,
            1'b0,
            \lut_dout[18]_input_0_0 }),
        .out(\lut_dout[18]_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo26  (
        .C(\dffsre_$abc$1058$lo26_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo26_input_0_0 ),
        .E(\dffsre_$abc$1058$lo26_input_3_0 ),
        .R(\dffsre_$abc$1058$lo26_input_2_0 ),
        .S(\dffsre_$abc$1058$lo26_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo26_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010001000000000001010000)
    ) \lut_dout[19]  (
        .in({
            \lut_dout[19]_input_0_4 ,
            1'b0,
            \lut_dout[19]_input_0_2 ,
            \lut_dout[19]_input_0_1 ,
            1'b0}),
        .out(\lut_dout[19]_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo25  (
        .C(\dffsre_$abc$1058$lo25_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo25_input_0_0 ),
        .E(\dffsre_$abc$1058$lo25_input_3_0 ),
        .R(\dffsre_$abc$1058$lo25_input_2_0 ),
        .S(\dffsre_$abc$1058$lo25_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo25_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010001000000000001010000)
    ) \lut_dout[10]  (
        .in({
            \lut_dout[10]_input_0_4 ,
            1'b0,
            \lut_dout[10]_input_0_2 ,
            \lut_dout[10]_input_0_1 ,
            1'b0}),
        .out(\lut_dout[10]_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo24  (
        .C(\dffsre_$abc$1058$lo24_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo24_input_0_0 ),
        .E(\dffsre_$abc$1058$lo24_input_3_0 ),
        .R(\dffsre_$abc$1058$lo24_input_2_0 ),
        .S(\dffsre_$abc$1058$lo24_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo24_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010000000100000001000100000000)
    ) \lut_dout[11]  (
        .in({
            \lut_dout[11]_input_0_4 ,
            \lut_dout[11]_input_0_3 ,
            \lut_dout[11]_input_0_2 ,
            1'b0,
            1'b0}),
        .out(\lut_dout[11]_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo23  (
        .C(\dffsre_$abc$1058$lo23_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo23_input_0_0 ),
        .E(\dffsre_$abc$1058$lo23_input_3_0 ),
        .R(\dffsre_$abc$1058$lo23_input_2_0 ),
        .S(\dffsre_$abc$1058$lo23_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo23_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010001000000000001010000)
    ) \lut_dout[3]  (
        .in({
            \lut_dout[3]_input_0_4 ,
            1'b0,
            \lut_dout[3]_input_0_2 ,
            \lut_dout[3]_input_0_1 ,
            1'b0}),
        .out(\lut_dout[3]_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo22  (
        .C(\dffsre_$abc$1058$lo22_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo22_input_0_0 ),
        .E(\dffsre_$abc$1058$lo22_input_3_0 ),
        .R(\dffsre_$abc$1058$lo22_input_2_0 ),
        .S(\dffsre_$abc$1058$lo22_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo22_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000001100000000000000100010)
    ) \lut_dout[4]  (
        .in({
            \lut_dout[4]_input_0_4 ,
            1'b0,
            \lut_dout[4]_input_0_2 ,
            1'b0,
            \lut_dout[4]_input_0_0 }),
        .out(\lut_dout[4]_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo21  (
        .C(\dffsre_$abc$1058$lo21_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo21_input_0_0 ),
        .E(\dffsre_$abc$1058$lo21_input_3_0 ),
        .R(\dffsre_$abc$1058$lo21_input_2_0 ),
        .S(\dffsre_$abc$1058$lo21_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo21_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010000000100000001000100000000)
    ) \lut_dout[5]  (
        .in({
            \lut_dout[5]_input_0_4 ,
            \lut_dout[5]_input_0_3 ,
            \lut_dout[5]_input_0_2 ,
            1'b0,
            1'b0}),
        .out(\lut_dout[5]_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo20  (
        .C(\dffsre_$abc$1058$lo20_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo20_input_0_0 ),
        .E(\dffsre_$abc$1058$lo20_input_3_0 ),
        .R(\dffsre_$abc$1058$lo20_input_2_0 ),
        .S(\dffsre_$abc$1058$lo20_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo20_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000010100000000000001100)
    ) \lut_dout[6]  (
        .in({
            \lut_dout[6]_input_0_4 ,
            1'b0,
            1'b0,
            \lut_dout[6]_input_0_1 ,
            \lut_dout[6]_input_0_0 }),
        .out(\lut_dout[6]_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo19  (
        .C(\dffsre_$abc$1058$lo19_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo19_input_0_0 ),
        .E(\dffsre_$abc$1058$lo19_input_3_0 ),
        .R(\dffsre_$abc$1058$lo19_input_2_0 ),
        .S(\dffsre_$abc$1058$lo19_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo19_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo30  (
        .C(\dffsre_$abc$1058$lo30_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo30_input_0_0 ),
        .E(\dffsre_$abc$1058$lo30_input_3_0 ),
        .R(\dffsre_$abc$1058$lo30_input_2_0 ),
        .S(\dffsre_$abc$1058$lo30_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo30_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000100000001000000010100000000)
    ) \lut_dout[15]  (
        .in({
            \lut_dout[15]_input_0_4 ,
            \lut_dout[15]_input_0_3 ,
            1'b0,
            \lut_dout[15]_input_0_1 ,
            1'b0}),
        .out(\lut_dout[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0}),
        .out(\lut_$true_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo03  (
        .C(\dffsre_$abc$1058$lo03_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo03_input_0_0 ),
        .E(\dffsre_$abc$1058$lo03_input_3_0 ),
        .R(\dffsre_$abc$1058$lo03_input_2_0 ),
        .S(\dffsre_$abc$1058$lo03_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo03_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000000)
    ) \lut_$undef  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0}),
        .out(\lut_$undef_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000000)
    ) \lut_$false  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0}),
        .out(\lut_$false_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000110000001010)
    ) \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2]  (
        .in({
            1'b0,
            \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2]_input_0_3 ,
            1'b0,
            \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2]_input_0_1 ,
            \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2]_input_0_0 }),
        .out(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010000000100010001000000000000)
    ) \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4]  (
        .in({
            \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4]_input_0_4 ,
            \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4]_input_0_3 ,
            \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4]_input_0_2 ,
            1'b0,
            1'b0}),
        .out(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000101000001000100)
    ) \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[9]  (
        .in({
            1'b0,
            \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[9]_input_0_3 ,
            \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[9]_input_0_2 ,
            \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[9]_input_0_1 ,
            1'b0}),
        .out(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000010000000110000001000000000)
    ) \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0]  (
        .in({
            \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0]_input_0_4 ,
            \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0]_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0]_input_0_0 }),
        .out(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000110100001000)
    ) \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5]  (
        .in({
            1'b0,
            \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5]_input_0_3 ,
            1'b0,
            \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5]_input_0_1 ,
            \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5]_input_0_0 }),
        .out(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000001100100000000000010000)
    ) \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1]  (
        .in({
            \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1]_input_0_4 ,
            1'b0,
            \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1]_input_0_2 ,
            1'b0,
            \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1]_input_0_0 }),
        .out(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000010000000100000001100000000)
    ) \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3]  (
        .in({
            \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3]_input_0_4 ,
            \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3]_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3]_input_0_0 }),
        .out(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010100000000000001000100)
    ) \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8]  (
        .in({
            \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8]_input_0_4 ,
            1'b0,
            \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8]_input_0_2 ,
            \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8]_input_0_1 ,
            1'b0}),
        .out(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000101000001000000000000000100)
    ) \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7]  (
        .in({
            \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7]_input_0_4 ,
            \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7]_input_0_3 ,
            1'b0,
            \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7]_input_0_1 ,
            1'b0}),
        .out(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000011000000100010)
    ) \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6]  (
        .in({
            1'b0,
            \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6]_input_0_3 ,
            \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6]_input_0_2 ,
            1'b0,
            \lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6]_input_0_0 }),
        .out(\lut_$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010000000100010001000000000000)
    ) \lut_dout[13]  (
        .in({
            \lut_dout[13]_input_0_4 ,
            \lut_dout[13]_input_0_3 ,
            \lut_dout[13]_input_0_2 ,
            1'b0,
            1'b0}),
        .out(\lut_dout[13]_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo28  (
        .C(\dffsre_$abc$1058$lo28_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo28_input_0_0 ),
        .E(\dffsre_$abc$1058$lo28_input_3_0 ),
        .R(\dffsre_$abc$1058$lo28_input_2_0 ),
        .S(\dffsre_$abc$1058$lo28_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo28_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1058$lo29  (
        .C(\dffsre_$abc$1058$lo29_clock_0_0 ),
        .D(\dffsre_$abc$1058$lo29_input_0_0 ),
        .E(\dffsre_$abc$1058$lo29_input_3_0 ),
        .R(\dffsre_$abc$1058$lo29_input_2_0 ),
        .S(\dffsre_$abc$1058$lo29_input_1_0 ),
        .Q(\dffsre_$abc$1058$lo29_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000011011000)
    ) \lut_dout[12]  (
        .in({
            1'b0,
            1'b0,
            \lut_dout[12]_input_0_2 ,
            \lut_dout[12]_input_0_1 ,
            \lut_dout[12]_input_0_0 }),
        .out(\lut_dout[12]_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1190$lo5  (
        .C(\dffsre_$abc$1190$lo5_clock_0_0 ),
        .D(\dffsre_$abc$1190$lo5_input_0_0 ),
        .E(\dffsre_$abc$1190$lo5_input_3_0 ),
        .R(\dffsre_$abc$1190$lo5_input_2_0 ),
        .S(\dffsre_$abc$1190$lo5_input_1_0 ),
        .Q(\dffsre_$abc$1190$lo5_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1190$lo6  (
        .C(\dffsre_$abc$1190$lo6_clock_0_0 ),
        .D(\dffsre_$abc$1190$lo6_input_0_0 ),
        .E(\dffsre_$abc$1190$lo6_input_3_0 ),
        .R(\dffsre_$abc$1190$lo6_input_2_0 ),
        .S(\dffsre_$abc$1190$lo6_input_1_0 ),
        .Q(\dffsre_$abc$1190$lo6_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1190$lo2  (
        .C(\dffsre_$abc$1190$lo2_clock_0_0 ),
        .D(\dffsre_$abc$1190$lo2_input_0_0 ),
        .E(\dffsre_$abc$1190$lo2_input_3_0 ),
        .R(\dffsre_$abc$1190$lo2_input_2_0 ),
        .S(\dffsre_$abc$1190$lo2_input_1_0 ),
        .Q(\dffsre_$abc$1190$lo2_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1190$lo1  (
        .C(\dffsre_$abc$1190$lo1_clock_0_0 ),
        .D(\dffsre_$abc$1190$lo1_input_0_0 ),
        .E(\dffsre_$abc$1190$lo1_input_3_0 ),
        .R(\dffsre_$abc$1190$lo1_input_2_0 ),
        .S(\dffsre_$abc$1190$lo1_input_1_0 ),
        .Q(\dffsre_$abc$1190$lo1_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1190$lo4  (
        .C(\dffsre_$abc$1190$lo4_clock_0_0 ),
        .D(\dffsre_$abc$1190$lo4_input_0_0 ),
        .E(\dffsre_$abc$1190$lo4_input_3_0 ),
        .R(\dffsre_$abc$1190$lo4_input_2_0 ),
        .S(\dffsre_$abc$1190$lo4_input_1_0 ),
        .Q(\dffsre_$abc$1190$lo4_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1190$lo3  (
        .C(\dffsre_$abc$1190$lo3_clock_0_0 ),
        .D(\dffsre_$abc$1190$lo3_input_0_0 ),
        .E(\dffsre_$abc$1190$lo3_input_3_0 ),
        .R(\dffsre_$abc$1190$lo3_input_2_0 ),
        .S(\dffsre_$abc$1190$lo3_input_1_0 ),
        .Q(\dffsre_$abc$1190$lo3_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1190$lo7  (
        .C(\dffsre_$abc$1190$lo7_clock_0_0 ),
        .D(\dffsre_$abc$1190$lo7_input_0_0 ),
        .E(\dffsre_$abc$1190$lo7_input_3_0 ),
        .R(\dffsre_$abc$1190$lo7_input_2_0 ),
        .S(\dffsre_$abc$1190$lo7_input_1_0 ),
        .Q(\dffsre_$abc$1190$lo7_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1190$lo8  (
        .C(\dffsre_$abc$1190$lo8_clock_0_0 ),
        .D(\dffsre_$abc$1190$lo8_input_0_0 ),
        .E(\dffsre_$abc$1190$lo8_input_3_0 ),
        .R(\dffsre_$abc$1190$lo8_input_2_0 ),
        .S(\dffsre_$abc$1190$lo8_input_1_0 ),
        .Q(\dffsre_$abc$1190$lo8_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1190$lo0  (
        .C(\dffsre_$abc$1190$lo0_clock_0_0 ),
        .D(\dffsre_$abc$1190$lo0_input_0_0 ),
        .E(\dffsre_$abc$1190$lo0_input_3_0 ),
        .R(\dffsre_$abc$1190$lo0_input_2_0 ),
        .S(\dffsre_$abc$1190$lo0_input_1_0 ),
        .Q(\dffsre_$abc$1190$lo0_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$1190$lo9  (
        .C(\dffsre_$abc$1190$lo9_clock_0_0 ),
        .D(\dffsre_$abc$1190$lo9_input_0_0 ),
        .E(\dffsre_$abc$1190$lo9_input_3_0 ),
        .R(\dffsre_$abc$1190$lo9_input_2_0 ),
        .S(\dffsre_$abc$1190$lo9_input_1_0 ),
        .Q(\dffsre_$abc$1190$lo9_output_0_0 )
    );


endmodule
