#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Apr 26 19:35:01 2019
# Process ID: 8352
# Current directory: C:/Users/David/Desktop/BIKE KeyGen/KeyGen
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19648 C:\Users\David\Desktop\BIKE KeyGen\KeyGen\KeyGen.xpr
# Log file: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/vivado.log
# Journal file: C:/Users/David/Desktop/BIKE KeyGen/KeyGen\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 859.293 ; gain = 153.813
create_run impl_3 -parent_run synth_6 -flow {Vivado Implementation 2018} -strategy Performance_Explore -report_strategy {Vivado Implementation Default Reports}
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_1
Run is defaulting to parent run part: xc7s50csga324-1
current_run [get_runs impl_3]
set_property strategy Performance_ExtraTimingOpt [get_runs impl_3]
update_ip_catalog
update_ip_catalog
delete_runs "impl_2"
open_run synth_6 -name synth_6
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.dcp' for cell 'f0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_h/mem_h.dcp' for cell 'h0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'h0_rng'
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1398.848 ; gain = 388.301
save_constraints
reset_run synth_6
launch_runs impl_3 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_h/mem_h.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_6' is stale and will not be used when launching 'impl_3'
[Fri Apr 26 19:37:52 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6/runme.log
[Fri Apr 26 19:37:52 2019] Launched impl_3...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/impl_3/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1756.023 ; gain = 0.000
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.dcp' for cell 'f0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_h/mem_h.dcp' for cell 'h0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'h0_rng'
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
close_design
open_run impl_3
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.289 . Memory (MB): peak = 1815.063 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.289 . Memory (MB): peak = 1815.063 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 120 instances were transformed.
  SRLC16E => SRL16E: 120 instances

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
save_constraints
reset_run synth_6
reset_run impl_3
launch_runs impl_3 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_h/mem_h.xci' is already up-to-date
[Fri Apr 26 19:48:13 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6/runme.log
[Fri Apr 26 19:48:13 2019] Launched impl_3...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/impl_3/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1936.566 ; gain = 3.129
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
save_constraints -force
reset_run synth_6
reset_run impl_3
launch_runs impl_3 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_h/mem_h.xci' is already up-to-date
[Fri Apr 26 20:00:42 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6/runme.log
[Fri Apr 26 20:00:42 2019] Launched impl_3...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/impl_3/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1940.523 ; gain = 3.957
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1941.566 ; gain = 0.859
refresh_design
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.271 . Memory (MB): peak = 1959.129 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.271 . Memory (MB): peak = 1959.129 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
save_constraints
reset_run synth_6
reset_run impl_3
launch_runs impl_3 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_h/mem_h.xci' is already up-to-date
[Fri Apr 26 20:10:43 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6/runme.log
[Fri Apr 26 20:10:43 2019] Launched impl_3...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/impl_3/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1965.160 ; gain = 3.934
refresh_design
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.292 . Memory (MB): peak = 1978.801 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.292 . Memory (MB): peak = 1978.801 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
save_constraints
reset_run synth_6
reset_run impl_3
launch_runs impl_3 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_h/mem_h.xci' is already up-to-date
[Fri Apr 26 20:18:44 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6/runme.log
[Fri Apr 26 20:18:44 2019] Launched impl_3...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/impl_3/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1988.965 ; gain = 3.863
refresh_design
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.266 . Memory (MB): peak = 2000.734 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.266 . Memory (MB): peak = 2000.734 ; gain = 0.000
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2007.172 ; gain = 4.031
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 20:26:53 2019...
