// Seed: 2491260669
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_9;
  wire id_10;
  bit  id_11 = id_1;
  assign id_9 = id_9;
  always begin : LABEL_0
    #(id_10) id_11 = id_1;
  end
endmodule
module module_1 #(
    parameter id_2 = 32'd78,
    parameter id_3 = 32'd67,
    parameter id_4 = 32'd1
) (
    id_1,
    _id_2
);
  output wire _id_2;
  output wire id_1;
  wire  _id_3;
  logic _id_4;
  ;
  wire id_5;
  ;
  logic id_6;
  localparam [id_4 : -1] id_7 = -1;
  logic [id_2 : id_3] id_8;
  ;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_5,
      id_6,
      id_8
  );
  assign id_8 = id_5;
  wire id_9;
  assign id_6 = -1;
endmodule
