Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Dec 13 02:05:06 2024
| Host         : Connors_laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file frame_manager_tb_control_sets_placed.rpt
| Design       : frame_manager_tb
| Device       : xc7s50
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            3 |
| No           | No                    | Yes                    |              35 |           15 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              40 |           15 |
| Yes          | No                    | Yes                    |              60 |           23 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-------------------------------+----------------------------------------------+------------------+----------------+--------------+
|                Clock Signal               |         Enable Signal         |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------+-------------------------------+----------------------------------------------+------------------+----------------+--------------+
| ~dut/slow_clk                             | fm/dut/hub75_latch_i_1_n_0    | fm/dut/reset                                 |                1 |              1 |         1.00 |
| ~dut/slow_clk                             | fm/dut/hub75_oe_i_1_n_0       | fm/dut/reset                                 |                1 |              1 |         1.00 |
|  fm/startup_state_nxt_reg[1]_i_2_n_0      |                               |                                              |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                            |                               | fm/mem_start/write_pixel_clk_counter_i_2_n_0 |                1 |              2 |         2.00 |
| ~dut/slow_clk                             | fm/dut/row_addr               | fm/dut/reset                                 |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                            |                               |                                              |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                            | fm/dut/frame_done_reg_1       |                                              |                2 |              5 |         2.50 |
| ~dut/slow_clk                             |                               | fm/dut/reset                                 |                4 |              6 |         1.50 |
| ~dut/slow_clk                             | fm/dut/hub75_red[1]_i_1_n_0   | fm/dut/reset                                 |                2 |              6 |         3.00 |
| ~dut/slow_clk                             | fm/dut/column_addr[9]_i_1_n_0 | fm/dut/reset                                 |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                            | fm/dut/frame_done_reg_0       |                                              |                5 |             11 |         2.20 |
|  fm/dut/sync_pdp_ram/addr_top[11]_i_3_n_0 | fm/mem_start/E[0]             |                                              |                4 |             12 |         3.00 |
|  fm/dut/sync_pdp_ram/addr_top[11]_i_3_n_0 | fm/mem_start/read_en_reg[0]   |                                              |                4 |             12 |         3.00 |
| ~fm/mem_start/write_pixel_clk             |                               | fm/mem_start/buffer_toggle                   |                3 |             12 |         4.00 |
|  fm/mem_start/write_pixel_clk             |                               | fm/mem_start/write_pixel_clk_counter_i_2_n_0 |                7 |             15 |         2.14 |
| ~dut/slow_clk                             | fm/dut/bit_count[31]_i_1_n_0  | fm/dut/reset                                 |               14 |             37 |         2.64 |
+-------------------------------------------+-------------------------------+----------------------------------------------+------------------+----------------+--------------+


