# Verilog-porjects
A collection of my Verilog projects, including RTL designs (combinational, sequential, FSMs) and their verification testbenches.
