TimeQuest Timing Analyzer report for cpu_prj
Thu Jul 27 16:09:59 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'clk'
 27. Slow 1200mV 0C Model Hold: 'clk'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'clk'
 40. Fast 1200mV 0C Model Hold: 'clk'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; cpu_prj                                                            ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE10F17C8                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.60        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  40.0%      ;
;     Processor 3            ;  20.0%      ;
;     Processors 4-14        ; < 0.1%      ;
;     Processors 15-20       ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 32.79 MHz ; 32.79 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; clk   ; -29.494 ; -43740.710        ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.433 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.201 ; -4073.551                        ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                   ;
+---------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                          ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -29.494 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.243      ; 30.785     ;
; -29.448 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.225      ; 30.721     ;
; -29.439 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.213      ; 30.700     ;
; -29.437 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.268      ; 30.753     ;
; -29.425 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.245      ; 30.718     ;
; -29.391 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.250      ; 30.689     ;
; -29.382 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.238      ; 30.668     ;
; -29.377 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.250      ; 30.675     ;
; -29.375 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.245      ; 30.668     ;
; -29.368 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.270      ; 30.686     ;
; -29.331 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.232      ; 30.611     ;
; -29.322 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.220      ; 30.590     ;
; -29.318 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.270      ; 30.636     ;
; -29.308 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.252      ; 30.608     ;
; -29.303 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.245      ; 30.596     ;
; -29.258 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.252      ; 30.558     ;
; -29.257 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.227      ; 30.532     ;
; -29.248 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.215      ; 30.511     ;
; -29.241 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[0]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.250      ; 30.539     ;
; -29.239 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.249      ; 30.536     ;
; -29.234 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.247      ; 30.529     ;
; -29.195 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[0]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.232      ; 30.475     ;
; -29.186 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[0]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.220      ; 30.454     ;
; -29.184 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.247      ; 30.479     ;
; -29.182 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.274      ; 30.504     ;
; -29.172 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[0]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.252      ; 30.472     ;
; -29.154 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[5] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.244      ; 30.446     ;
; -29.122 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.256      ; 30.426     ;
; -29.122 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[0]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.252      ; 30.422     ;
; -29.110 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|funct7_o[2]       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.256      ; 30.414     ;
; -29.108 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[5] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.226      ; 30.382     ;
; -29.099 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[5] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.214      ; 30.361     ;
; -29.085 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[5] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.246      ; 30.379     ;
; -29.079 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[4]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.250      ; 30.377     ;
; -29.064 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|funct7_o[2]       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.238      ; 30.350     ;
; -29.055 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|funct7_o[2]       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.226      ; 30.329     ;
; -29.052 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.213      ; 30.313     ;
; -29.048 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.251      ; 30.347     ;
; -29.044 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a25~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.226      ; 30.318     ;
; -29.042 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.243      ; 30.333     ;
; -29.041 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.243      ; 30.332     ;
; -29.041 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|funct7_o[2]       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.258      ; 30.347     ;
; -29.037 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.257      ; 30.342     ;
; -29.035 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[5] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.246      ; 30.329     ;
; -29.034 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[7] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.244      ; 30.326     ;
; -29.033 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; uart:u_uart|rd_data_o[16]                                                                       ; clk          ; clk         ; 1.000        ; -0.102     ; 29.932     ;
; -29.033 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; uart:u_uart|rd_data_o[24]                                                                       ; clk          ; clk         ; 1.000        ; -0.102     ; 29.932     ;
; -29.033 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; uart:u_uart|rd_data_o[27]                                                                       ; clk          ; clk         ; 1.000        ; -0.102     ; 29.932     ;
; -29.033 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; uart:u_uart|rd_data_o[26]                                                                       ; clk          ; clk         ; 1.000        ; -0.102     ; 29.932     ;
; -29.033 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; uart:u_uart|rd_data_o[28]                                                                       ; clk          ; clk         ; 1.000        ; -0.102     ; 29.932     ;
; -29.033 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; uart:u_uart|rd_data_o[23]                                                                       ; clk          ; clk         ; 1.000        ; -0.102     ; 29.932     ;
; -29.033 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; uart:u_uart|rd_data_o[31]                                                                       ; clk          ; clk         ; 1.000        ; -0.102     ; 29.932     ;
; -29.033 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[4]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.232      ; 30.313     ;
; -29.028 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.245      ; 30.321     ;
; -29.024 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.240      ; 30.312     ;
; -29.024 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[4]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.220      ; 30.292     ;
; -29.018 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.245      ; 30.311     ;
; -29.010 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[4]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.252      ; 30.310     ;
; -28.998 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[5]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.250      ; 30.296     ;
; -28.997 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.231      ; 30.276     ;
; -28.995 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.238      ; 30.281     ;
; -28.993 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; uart:u_uart|rd_data_o[29]                                                                       ; clk          ; clk         ; 1.000        ; -0.093     ; 29.901     ;
; -28.991 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.239      ; 30.278     ;
; -28.991 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|funct7_o[2]       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.258      ; 30.297     ;
; -28.988 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[7] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.226      ; 30.262     ;
; -28.987 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a25~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.251      ; 30.286     ;
; -28.986 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[0]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.256      ; 30.290     ;
; -28.985 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.268      ; 30.301     ;
; -28.984 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.268      ; 30.300     ;
; -28.982 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.227      ; 30.257     ;
; -28.982 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.227      ; 30.257     ;
; -28.979 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[7] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.214      ; 30.241     ;
; -28.976 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; uart:u_uart|rd_data_o[16]                                                                       ; clk          ; clk         ; 1.000        ; -0.077     ; 29.900     ;
; -28.976 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; uart:u_uart|rd_data_o[24]                                                                       ; clk          ; clk         ; 1.000        ; -0.077     ; 29.900     ;
; -28.976 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; uart:u_uart|rd_data_o[27]                                                                       ; clk          ; clk         ; 1.000        ; -0.077     ; 29.900     ;
; -28.976 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; uart:u_uart|rd_data_o[26]                                                                       ; clk          ; clk         ; 1.000        ; -0.077     ; 29.900     ;
; -28.976 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; uart:u_uart|rd_data_o[28]                                                                       ; clk          ; clk         ; 1.000        ; -0.077     ; 29.900     ;
; -28.976 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; uart:u_uart|rd_data_o[23]                                                                       ; clk          ; clk         ; 1.000        ; -0.077     ; 29.900     ;
; -28.976 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; uart:u_uart|rd_data_o[31]                                                                       ; clk          ; clk         ; 1.000        ; -0.077     ; 29.900     ;
; -28.973 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.215      ; 30.236     ;
; -28.972 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.227      ; 30.247     ;
; -28.968 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.259      ; 30.275     ;
; -28.967 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.265      ; 30.280     ;
; -28.965 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[7] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.246      ; 30.259     ;
; -28.963 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.215      ; 30.226     ;
; -28.960 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[4]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.252      ; 30.260     ;
; -28.959 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.247      ; 30.254     ;
; -28.952 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[5]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.232      ; 30.232     ;
; -28.949 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.247      ; 30.244     ;
; -28.943 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[5]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.220      ; 30.211     ;
; -28.940 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.256      ; 30.244     ;
; -28.936 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; uart:u_uart|rd_data_o[29]                                                                       ; clk          ; clk         ; 1.000        ; -0.068     ; 29.869     ;
; -28.936 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; uart:u_uart|rd_data_o[5]                                                                        ; clk          ; clk         ; 1.000        ; -0.109     ; 29.828     ;
; -28.935 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.220      ; 30.203     ;
; -28.933 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.236      ; 30.217     ;
; -28.931 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; uart:u_uart|rd_data_o[10]                                                                       ; clk          ; clk         ; 1.000        ; -0.108     ; 29.824     ;
; -28.931 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; uart:u_uart|rd_data_o[6]                                                                        ; clk          ; clk         ; 1.000        ; -0.109     ; 29.823     ;
; -28.929 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[5]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.252      ; 30.229     ;
; -28.927 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a25~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.233      ; 30.208     ;
; -28.925 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.250      ; 30.223     ;
+---------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                       ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.433 ; gpio:u_gpio|gpio_data[16]                                   ; gpio:u_gpio|gpio_data[16]                                   ; clk          ; clk         ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; gpio:u_gpio|gpio_ctrl[16]                                   ; gpio:u_gpio|gpio_ctrl[16]                                   ; clk          ; clk         ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; gpio:u_gpio|gpio_ctrl[13]                                   ; gpio:u_gpio|gpio_ctrl[13]                                   ; clk          ; clk         ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; gpio:u_gpio|gpio_ctrl[15]                                   ; gpio:u_gpio|gpio_ctrl[15]                                   ; clk          ; clk         ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; gpio:u_gpio|gpio_ctrl[20]                                   ; gpio:u_gpio|gpio_ctrl[20]                                   ; clk          ; clk         ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; gpio:u_gpio|gpio_data[20]                                   ; gpio:u_gpio|gpio_data[20]                                   ; clk          ; clk         ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; gpio:u_gpio|gpio_ctrl[10]                                   ; gpio:u_gpio|gpio_ctrl[10]                                   ; clk          ; clk         ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; gpio:u_gpio|gpio_ctrl[11]                                   ; gpio:u_gpio|gpio_ctrl[11]                                   ; clk          ; clk         ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; gpio:u_gpio|gpio_data[11]                                   ; gpio:u_gpio|gpio_data[11]                                   ; clk          ; clk         ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; gpio:u_gpio|gpio_data[23]                                   ; gpio:u_gpio|gpio_data[23]                                   ; clk          ; clk         ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; gpio:u_gpio|gpio_ctrl[8]                                    ; gpio:u_gpio|gpio_ctrl[8]                                    ; clk          ; clk         ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; gpio:u_gpio|gpio_ctrl[0]                                    ; gpio:u_gpio|gpio_ctrl[0]                                    ; clk          ; clk         ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; gpio:u_gpio|gpio_data[17]                                   ; gpio:u_gpio|gpio_data[17]                                   ; clk          ; clk         ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; gpio:u_gpio|gpio_ctrl[17]                                   ; gpio:u_gpio|gpio_ctrl[17]                                   ; clk          ; clk         ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; gpio:u_gpio|gpio_ctrl[2]                                    ; gpio:u_gpio|gpio_ctrl[2]                                    ; clk          ; clk         ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; gpio:u_gpio|gpio_ctrl[25]                                   ; gpio:u_gpio|gpio_ctrl[25]                                   ; clk          ; clk         ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; gpio:u_gpio|gpio_data[25]                                   ; gpio:u_gpio|gpio_data[25]                                   ; clk          ; clk         ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; gpio:u_gpio|gpio_data[9]                                    ; gpio:u_gpio|gpio_data[9]                                    ; clk          ; clk         ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; gpio:u_gpio|gpio_ctrl[12]                                   ; gpio:u_gpio|gpio_ctrl[12]                                   ; clk          ; clk         ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; gpio:u_gpio|gpio_data[12]                                   ; gpio:u_gpio|gpio_data[12]                                   ; clk          ; clk         ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; gpio:u_gpio|gpio_ctrl[5]                                    ; gpio:u_gpio|gpio_ctrl[5]                                    ; clk          ; clk         ; 0.000        ; 0.099      ; 0.746      ;
; 0.436 ; gpio:u_gpio|gpio_data[31]                                   ; gpio:u_gpio|gpio_data[31]                                   ; clk          ; clk         ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; gpio:u_gpio|gpio_ctrl[31]                                   ; gpio:u_gpio|gpio_ctrl[31]                                   ; clk          ; clk         ; 0.000        ; 0.098      ; 0.746      ;
; 0.452 ; uart:u_uart|tx_bit_cnt[0]                                   ; uart:u_uart|tx_bit_cnt[0]                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|tx_bit_cnt[1]                                   ; uart:u_uart|tx_bit_cnt[1]                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|tx_bit_cnt[2]                                   ; uart:u_uart|tx_bit_cnt[2]                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|tx_bit_cnt[3]                                   ; uart:u_uart|tx_bit_cnt[3]                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; gpio:u_gpio|gpio_ctrl[29]                                   ; gpio:u_gpio|gpio_ctrl[29]                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; gpio:u_gpio|gpio_ctrl[24]                                   ; gpio:u_gpio|gpio_ctrl[24]                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; gpio:u_gpio|gpio_ctrl[27]                                   ; gpio:u_gpio|gpio_ctrl[27]                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; gpio:u_gpio|gpio_data[27]                                   ; gpio:u_gpio|gpio_data[27]                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; gpio:u_gpio|gpio_data[26]                                   ; gpio:u_gpio|gpio_data[26]                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; gpio:u_gpio|gpio_ctrl[7]                                    ; gpio:u_gpio|gpio_ctrl[7]                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; gpio:u_gpio|gpio_ctrl[21]                                   ; gpio:u_gpio|gpio_ctrl[21]                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|uart_tx_state.BEGIN                             ; uart:u_uart|uart_tx_state.BEGIN                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|uart_tx_state.TX_BYTE                           ; uart:u_uart|uart_tx_state.TX_BYTE                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|uart_tx_state.END                               ; uart:u_uart|uart_tx_state.END                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart:u_uart|uart_tx_state.IDLE                              ; uart:u_uart|uart_tx_state.IDLE                              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]   ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; uart_debug:u_uart_debug|byte_cnt[1]                         ; uart_debug:u_uart_debug|byte_cnt[1]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_debug:u_uart_debug|byte_cnt[0]                         ; uart_debug:u_uart_debug|byte_cnt[0]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_debug:u_uart_debug|byte_cnt[2]                         ; uart_debug:u_uart_debug|byte_cnt[2]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:u_gpio|gpio_data[19]                                   ; gpio:u_gpio|gpio_data[19]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:u_gpio|gpio_ctrl[19]                                   ; gpio:u_gpio|gpio_ctrl[19]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:u_gpio|gpio_data[13]                                   ; gpio:u_gpio|gpio_data[13]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:u_gpio|gpio_data[29]                                   ; gpio:u_gpio|gpio_data[29]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:u_gpio|gpio_data[15]                                   ; gpio:u_gpio|gpio_data[15]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:u_gpio|gpio_ctrl[9]                                    ; gpio:u_gpio|gpio_ctrl[9]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:u_gpio|gpio_data[24]                                   ; gpio:u_gpio|gpio_data[24]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:u_gpio|gpio_data[10]                                   ; gpio:u_gpio|gpio_data[10]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:u_gpio|gpio_ctrl[26]                                   ; gpio:u_gpio|gpio_ctrl[26]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:u_gpio|gpio_data[7]                                    ; gpio:u_gpio|gpio_data[7]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:u_gpio|gpio_ctrl[18]                                   ; gpio:u_gpio|gpio_ctrl[18]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:u_gpio|gpio_data[18]                                   ; gpio:u_gpio|gpio_data[18]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:u_gpio|gpio_ctrl[28]                                   ; gpio:u_gpio|gpio_ctrl[28]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_ctrl[1]                                    ; uart:u_uart|uart_ctrl[1]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:u_gpio|gpio_ctrl[1]                                    ; gpio:u_gpio|gpio_ctrl[1]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:u_gpio|gpio_ctrl[3]                                    ; gpio:u_gpio|gpio_ctrl[3]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:u_gpio|gpio_ctrl[23]                                   ; gpio:u_gpio|gpio_ctrl[23]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:u_gpio|gpio_data[22]                                   ; gpio:u_gpio|gpio_data[22]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:u_gpio|gpio_ctrl[22]                                   ; gpio:u_gpio|gpio_ctrl[22]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:u_gpio|gpio_ctrl[30]                                   ; gpio:u_gpio|gpio_ctrl[30]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:u_gpio|gpio_data[30]                                   ; gpio:u_gpio|gpio_data[30]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:u_gpio|gpio_data[21]                                   ; gpio:u_gpio|gpio_data[21]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:u_gpio|gpio_data[14]                                   ; gpio:u_gpio|gpio_data[14]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:u_gpio|gpio_ctrl[14]                                   ; gpio:u_gpio|gpio_ctrl[14]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:u_gpio|gpio_data[5]                                    ; gpio:u_gpio|gpio_data[5]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:u_gpio|gpio_data[8]                                    ; gpio:u_gpio|gpio_data[8]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:u_gpio|gpio_ctrl[6]                                    ; gpio:u_gpio|gpio_ctrl[6]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:u_gpio|gpio_data[6]                                    ; gpio:u_gpio|gpio_data[6]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|tx_data_rd                                      ; uart:u_uart|tx_data_rd                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_debug:u_uart_debug|uart_state.BEGIN                    ; uart_debug:u_uart_debug|uart_state.BEGIN                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_debug:u_uart_debug|bit_cnt[1]                          ; uart_debug:u_uart_debug|bit_cnt[1]                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_debug:u_uart_debug|bit_cnt[3]                          ; uart_debug:u_uart_debug|bit_cnt[3]                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_debug:u_uart_debug|uart_state.END                      ; uart_debug:u_uart_debug|uart_state.END                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_rx_state.END                               ; uart:u_uart|uart_rx_state.END                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_rx_state.IDLE                              ; uart:u_uart|uart_rx_state.IDLE                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|rx_bit_cnt[1]                                   ; uart:u_uart|rx_bit_cnt[1]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|rx_bit_cnt[2]                                   ; uart:u_uart|rx_bit_cnt[2]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_rx_state.BEGIN                             ; uart:u_uart|uart_rx_state.BEGIN                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_rx_state.RX_BYTE                           ; uart:u_uart|uart_rx_state.RX_BYTE                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|rx_bit_cnt[3]                                   ; uart:u_uart|rx_bit_cnt[3]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_rx_data_buf[11]                            ; uart:u_uart|uart_rx_data_buf[11]                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_rx_data_buf[2]                             ; uart:u_uart|uart_rx_data_buf[2]                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_rx_data_buf[7]                             ; uart:u_uart|uart_rx_data_buf[7]                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_rx_data_buf[13]                            ; uart:u_uart|uart_rx_data_buf[13]                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_rx_data_buf[15]                            ; uart:u_uart|uart_rx_data_buf[15]                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_rx_data_buf[9]                             ; uart:u_uart|uart_rx_data_buf[9]                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_rx_data_buf[10]                            ; uart:u_uart|uart_rx_data_buf[10]                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_rx_data_buf[4]                             ; uart:u_uart|uart_rx_data_buf[4]                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_rx_data_buf[1]                             ; uart:u_uart|uart_rx_data_buf[1]                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_rx_data_buf[3]                             ; uart:u_uart|uart_rx_data_buf[3]                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_rx_data_buf[12]                            ; uart:u_uart|uart_rx_data_buf[12]                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_rx_data_buf[14]                            ; uart:u_uart|uart_rx_data_buf[14]                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_rx_data_buf[5]                             ; uart:u_uart|uart_rx_data_buf[5]                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_rx_data_buf[8]                             ; uart:u_uart|uart_rx_data_buf[8]                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_rx_data_buf[6]                             ; uart:u_uart|uart_rx_data_buf[6]                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o     ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                           ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a23~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a23~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a23~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a6~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a6~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a6~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a7~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a7~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a7~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a25~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a25~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a25~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a29~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a29~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a29~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a6~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a6~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a6~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a7~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a7~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a7~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; rst_n          ; clk        ; 4.046 ; 3.956 ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; 2.577 ; 2.652 ; Rise       ; clk             ;
; uart_rx        ; clk        ; 2.169 ; 2.396 ; Rise       ; clk             ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; rst_n          ; clk        ; 0.114  ; -0.049 ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; 0.068  ; -0.007 ; Rise       ; clk             ;
; uart_rx        ; clk        ; -1.712 ; -1.930 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 9.385 ; 9.577 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 9.385 ; 9.577 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 8.660 ; 8.881 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 8.873 ; 9.061 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 8.448 ; 8.642 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 8.622 ; 8.746 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 8.148 ; 8.336 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 9.047 ; 9.233 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 8.352 ; 8.565 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 8.554 ; 8.737 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 8.148 ; 8.336 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 8.315 ; 8.437 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 35.44 MHz ; 35.44 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; clk   ; -27.218 ; -40540.466       ;
+-------+---------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.382 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.201 ; -4073.551                       ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                    ;
+---------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                          ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -27.218 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.220      ; 28.477     ;
; -27.177 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.213      ; 28.429     ;
; -27.164 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.204      ; 28.407     ;
; -27.164 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.222      ; 28.425     ;
; -27.146 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.194      ; 28.379     ;
; -27.123 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.197      ; 28.359     ;
; -27.123 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.215      ; 28.377     ;
; -27.110 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.223      ; 28.372     ;
; -27.105 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.187      ; 28.331     ;
; -27.102 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[0]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.220      ; 28.361     ;
; -27.069 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.216      ; 28.324     ;
; -27.057 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.235      ; 28.331     ;
; -27.048 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[0]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.204      ; 28.291     ;
; -27.048 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[0]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.222      ; 28.309     ;
; -27.030 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[0]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.194      ; 28.263     ;
; -27.003 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.219      ; 28.261     ;
; -27.003 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.237      ; 28.279     ;
; -26.994 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[0]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.223      ; 28.256     ;
; -26.985 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.209      ; 28.233     ;
; -26.979 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.226      ; 28.244     ;
; -26.960 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[4]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.220      ; 28.219     ;
; -26.949 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.238      ; 28.226     ;
; -26.938 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.219      ; 28.196     ;
; -26.933 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.215      ; 28.187     ;
; -26.906 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[4]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.204      ; 28.149     ;
; -26.906 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[4]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.222      ; 28.167     ;
; -26.896 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[5]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.220      ; 28.155     ;
; -26.888 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[4]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.194      ; 28.121     ;
; -26.879 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.199      ; 28.117     ;
; -26.879 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.217      ; 28.135     ;
; -26.871 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[5] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.216      ; 28.126     ;
; -26.863 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[0]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.226      ; 28.128     ;
; -26.861 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.189      ; 28.089     ;
; -26.852 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[4]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.223      ; 28.114     ;
; -26.848 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|funct7_o[2]       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.226      ; 28.113     ;
; -26.842 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[5]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.204      ; 28.085     ;
; -26.842 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[5]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.222      ; 28.103     ;
; -26.825 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.218      ; 28.082     ;
; -26.824 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[5]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.194      ; 28.057     ;
; -26.818 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.241      ; 28.098     ;
; -26.817 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[5] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.200      ; 28.056     ;
; -26.817 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[5] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.218      ; 28.074     ;
; -26.803 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[6]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.220      ; 28.062     ;
; -26.799 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[5] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.190      ; 28.028     ;
; -26.794 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|funct7_o[2]       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.210      ; 28.043     ;
; -26.794 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|funct7_o[2]       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.228      ; 28.061     ;
; -26.791 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.219      ; 28.049     ;
; -26.788 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[5]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.223      ; 28.050     ;
; -26.780 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.219      ; 28.038     ;
; -26.776 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|funct7_o[2]       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.200      ; 28.015     ;
; -26.775 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.195      ; 28.009     ;
; -26.774 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[7] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.216      ; 28.029     ;
; -26.773 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.218      ; 28.030     ;
; -26.766 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a25~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.209      ; 28.014     ;
; -26.763 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[5] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.219      ; 28.021     ;
; -26.753 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; uart:u_uart|rd_data_o[16]                                                                       ; clk          ; clk         ; 1.000        ; -0.086     ; 27.669     ;
; -26.753 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; uart:u_uart|rd_data_o[24]                                                                       ; clk          ; clk         ; 1.000        ; -0.086     ; 27.669     ;
; -26.753 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; uart:u_uart|rd_data_o[27]                                                                       ; clk          ; clk         ; 1.000        ; -0.086     ; 27.669     ;
; -26.753 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; uart:u_uart|rd_data_o[26]                                                                       ; clk          ; clk         ; 1.000        ; -0.086     ; 27.669     ;
; -26.753 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; uart:u_uart|rd_data_o[28]                                                                       ; clk          ; clk         ; 1.000        ; -0.086     ; 27.669     ;
; -26.753 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; uart:u_uart|rd_data_o[23]                                                                       ; clk          ; clk         ; 1.000        ; -0.086     ; 27.669     ;
; -26.753 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; uart:u_uart|rd_data_o[31]                                                                       ; clk          ; clk         ; 1.000        ; -0.086     ; 27.669     ;
; -26.750 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.212      ; 28.001     ;
; -26.749 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[6]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.204      ; 27.992     ;
; -26.749 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[6]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.222      ; 28.010     ;
; -26.740 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|funct7_o[2]       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.229      ; 28.008     ;
; -26.739 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.212      ; 27.990     ;
; -26.734 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.188      ; 27.961     ;
; -26.734 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.215      ; 27.988     ;
; -26.732 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.211      ; 27.982     ;
; -26.731 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[6]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.194      ; 27.964     ;
; -26.730 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.211      ; 27.980     ;
; -26.725 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a25~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.202      ; 27.966     ;
; -26.722 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; uart:u_uart|rd_data_o[29]                                                                       ; clk          ; clk         ; 1.000        ; -0.079     ; 27.645     ;
; -26.721 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[4]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.226      ; 27.986     ;
; -26.720 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[7] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.200      ; 27.959     ;
; -26.720 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[7] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.218      ; 27.977     ;
; -26.712 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; uart:u_uart|rd_data_o[16]                                                                       ; clk          ; clk         ; 1.000        ; -0.093     ; 27.621     ;
; -26.712 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; uart:u_uart|rd_data_o[24]                                                                       ; clk          ; clk         ; 1.000        ; -0.093     ; 27.621     ;
; -26.712 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; uart:u_uart|rd_data_o[27]                                                                       ; clk          ; clk         ; 1.000        ; -0.093     ; 27.621     ;
; -26.712 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; uart:u_uart|rd_data_o[26]                                                                       ; clk          ; clk         ; 1.000        ; -0.093     ; 27.621     ;
; -26.712 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; uart:u_uart|rd_data_o[28]                                                                       ; clk          ; clk         ; 1.000        ; -0.093     ; 27.621     ;
; -26.712 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; uart:u_uart|rd_data_o[23]                                                                       ; clk          ; clk         ; 1.000        ; -0.093     ; 27.621     ;
; -26.712 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; uart:u_uart|rd_data_o[31]                                                                       ; clk          ; clk         ; 1.000        ; -0.093     ; 27.621     ;
; -26.702 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[7] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.190      ; 27.931     ;
; -26.695 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[6]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.223      ; 27.957     ;
; -26.694 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.221      ; 27.954     ;
; -26.692 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.215      ; 27.946     ;
; -26.689 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.204      ; 27.932     ;
; -26.688 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; uart:u_uart|rd_data_o[10]                                                                       ; clk          ; clk         ; 1.000        ; -0.092     ; 27.598     ;
; -26.688 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; uart:u_uart|rd_data_o[5]                                                                        ; clk          ; clk         ; 1.000        ; -0.091     ; 27.599     ;
; -26.685 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; uart:u_uart|rd_data_o[6]                                                                        ; clk          ; clk         ; 1.000        ; -0.091     ; 27.596     ;
; -26.685 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[3]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.220      ; 27.944     ;
; -26.681 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; uart:u_uart|rd_data_o[29]                                                                       ; clk          ; clk         ; 1.000        ; -0.086     ; 27.597     ;
; -26.680 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.199      ; 27.918     ;
; -26.680 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.217      ; 27.936     ;
; -26.675 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[0]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.219      ; 27.933     ;
; -26.667 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]          ; uart:u_uart|rd_data_o[13]                                                                       ; clk          ; clk         ; 1.000        ; -0.091     ; 27.578     ;
; -26.666 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[7] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.219      ; 27.924     ;
; -26.664 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[0]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.219      ; 27.922     ;
+---------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.382 ; gpio:u_gpio|gpio_ctrl[15]                                           ; gpio:u_gpio|gpio_ctrl[15]                                           ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.383 ; gpio:u_gpio|gpio_data[16]                                           ; gpio:u_gpio|gpio_data[16]                                           ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; gpio:u_gpio|gpio_ctrl[16]                                           ; gpio:u_gpio|gpio_ctrl[16]                                           ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; gpio:u_gpio|gpio_data[17]                                           ; gpio:u_gpio|gpio_data[17]                                           ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; gpio:u_gpio|gpio_ctrl[17]                                           ; gpio:u_gpio|gpio_ctrl[17]                                           ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; gpio:u_gpio|gpio_ctrl[13]                                           ; gpio:u_gpio|gpio_ctrl[13]                                           ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; gpio:u_gpio|gpio_ctrl[20]                                           ; gpio:u_gpio|gpio_ctrl[20]                                           ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; gpio:u_gpio|gpio_data[20]                                           ; gpio:u_gpio|gpio_data[20]                                           ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; gpio:u_gpio|gpio_ctrl[10]                                           ; gpio:u_gpio|gpio_ctrl[10]                                           ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; gpio:u_gpio|gpio_ctrl[2]                                            ; gpio:u_gpio|gpio_ctrl[2]                                            ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; gpio:u_gpio|gpio_ctrl[11]                                           ; gpio:u_gpio|gpio_ctrl[11]                                           ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; gpio:u_gpio|gpio_data[11]                                           ; gpio:u_gpio|gpio_data[11]                                           ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; gpio:u_gpio|gpio_data[23]                                           ; gpio:u_gpio|gpio_data[23]                                           ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; gpio:u_gpio|gpio_ctrl[8]                                            ; gpio:u_gpio|gpio_ctrl[8]                                            ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; gpio:u_gpio|gpio_ctrl[0]                                            ; gpio:u_gpio|gpio_ctrl[0]                                            ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; gpio:u_gpio|gpio_ctrl[25]                                           ; gpio:u_gpio|gpio_ctrl[25]                                           ; clk          ; clk         ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; gpio:u_gpio|gpio_data[25]                                           ; gpio:u_gpio|gpio_data[25]                                           ; clk          ; clk         ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; gpio:u_gpio|gpio_data[9]                                            ; gpio:u_gpio|gpio_data[9]                                            ; clk          ; clk         ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; gpio:u_gpio|gpio_ctrl[12]                                           ; gpio:u_gpio|gpio_ctrl[12]                                           ; clk          ; clk         ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; gpio:u_gpio|gpio_data[12]                                           ; gpio:u_gpio|gpio_data[12]                                           ; clk          ; clk         ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; gpio:u_gpio|gpio_ctrl[5]                                            ; gpio:u_gpio|gpio_ctrl[5]                                            ; clk          ; clk         ; 0.000        ; 0.090      ; 0.669      ;
; 0.385 ; gpio:u_gpio|gpio_data[31]                                           ; gpio:u_gpio|gpio_data[31]                                           ; clk          ; clk         ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; gpio:u_gpio|gpio_ctrl[31]                                           ; gpio:u_gpio|gpio_ctrl[31]                                           ; clk          ; clk         ; 0.000        ; 0.089      ; 0.669      ;
; 0.400 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY         ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; uart:u_uart|tx_bit_cnt[0]                                           ; uart:u_uart|tx_bit_cnt[0]                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|tx_bit_cnt[1]                                           ; uart:u_uart|tx_bit_cnt[1]                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|tx_bit_cnt[2]                                           ; uart:u_uart|tx_bit_cnt[2]                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|tx_bit_cnt[3]                                           ; uart:u_uart|tx_bit_cnt[3]                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_debug:u_uart_debug|byte_cnt[1]                                 ; uart_debug:u_uart_debug|byte_cnt[1]                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_debug:u_uart_debug|byte_cnt[0]                                 ; uart_debug:u_uart_debug|byte_cnt[0]                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_debug:u_uart_debug|byte_cnt[2]                                 ; uart_debug:u_uart_debug|byte_cnt[2]                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:u_gpio|gpio_ctrl[19]                                           ; gpio:u_gpio|gpio_ctrl[19]                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:u_gpio|gpio_ctrl[29]                                           ; gpio:u_gpio|gpio_ctrl[29]                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:u_gpio|gpio_ctrl[24]                                           ; gpio:u_gpio|gpio_ctrl[24]                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:u_gpio|gpio_ctrl[27]                                           ; gpio:u_gpio|gpio_ctrl[27]                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:u_gpio|gpio_data[27]                                           ; gpio:u_gpio|gpio_data[27]                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:u_gpio|gpio_data[26]                                           ; gpio:u_gpio|gpio_data[26]                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:u_gpio|gpio_ctrl[7]                                            ; gpio:u_gpio|gpio_ctrl[7]                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:u_gpio|gpio_ctrl[28]                                           ; gpio:u_gpio|gpio_ctrl[28]                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_ctrl[1]                                            ; uart:u_uart|uart_ctrl[1]                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:u_gpio|gpio_ctrl[3]                                            ; gpio:u_gpio|gpio_ctrl[3]                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:u_gpio|gpio_data[22]                                           ; gpio:u_gpio|gpio_data[22]                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:u_gpio|gpio_ctrl[21]                                           ; gpio:u_gpio|gpio_ctrl[21]                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:u_gpio|gpio_data[14]                                           ; gpio:u_gpio|gpio_data[14]                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:u_gpio|gpio_data[5]                                            ; gpio:u_gpio|gpio_data[5]                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:u_gpio|gpio_ctrl[6]                                            ; gpio:u_gpio|gpio_ctrl[6]                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:u_gpio|gpio_data[6]                                            ; gpio:u_gpio|gpio_data[6]                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|tx_data_rd                                              ; uart:u_uart|tx_data_rd                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_tx_state.BEGIN                                     ; uart:u_uart|uart_tx_state.BEGIN                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_tx_state.TX_BYTE                                   ; uart:u_uart|uart_tx_state.TX_BYTE                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_tx_state.END                                       ; uart:u_uart|uart_tx_state.END                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_tx_state.IDLE                                      ; uart:u_uart|uart_tx_state.IDLE                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_debug:u_uart_debug|uart_state.BEGIN                            ; uart_debug:u_uart_debug|uart_state.BEGIN                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                        ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_debug:u_uart_debug|uart_state.END                              ; uart_debug:u_uart_debug|uart_state.END                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_rx_state.END                                       ; uart:u_uart|uart_rx_state.END                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_rx_state.IDLE                                      ; uart:u_uart|uart_rx_state.IDLE                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_rx_state.BEGIN                                     ; uart:u_uart|uart_rx_state.BEGIN                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_rx_state.RX_BYTE                                   ; uart:u_uart|uart_rx_state.RX_BYTE                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|rx_bit_cnt[3]                                           ; uart:u_uart|rx_bit_cnt[3]                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_rx_data_buf[2]                                     ; uart:u_uart|uart_rx_data_buf[2]                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_rx_data_buf[13]                                    ; uart:u_uart|uart_rx_data_buf[13]                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_rx_data_buf[9]                                     ; uart:u_uart|uart_rx_data_buf[9]                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_rx_data_buf[10]                                    ; uart:u_uart|uart_rx_data_buf[10]                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_rx_data_buf[4]                                     ; uart:u_uart|uart_rx_data_buf[4]                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_rx_data_buf[1]                                     ; uart:u_uart|uart_rx_data_buf[1]                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_rx_data_buf[12]                                    ; uart:u_uart|uart_rx_data_buf[12]                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_rx_data_buf[5]                                     ; uart:u_uart|uart_rx_data_buf[5]                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o             ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; gpio:u_gpio|gpio_data[19]                                           ; gpio:u_gpio|gpio_data[19]                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; gpio:u_gpio|gpio_data[13]                                           ; gpio:u_gpio|gpio_data[13]                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; gpio:u_gpio|gpio_data[29]                                           ; gpio:u_gpio|gpio_data[29]                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; gpio:u_gpio|gpio_data[15]                                           ; gpio:u_gpio|gpio_data[15]                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; gpio:u_gpio|gpio_ctrl[9]                                            ; gpio:u_gpio|gpio_ctrl[9]                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; gpio:u_gpio|gpio_data[24]                                           ; gpio:u_gpio|gpio_data[24]                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; gpio:u_gpio|gpio_data[10]                                           ; gpio:u_gpio|gpio_data[10]                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; gpio:u_gpio|gpio_ctrl[26]                                           ; gpio:u_gpio|gpio_ctrl[26]                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; gpio:u_gpio|gpio_ctrl[4]                                            ; gpio:u_gpio|gpio_ctrl[4]                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; gpio:u_gpio|gpio_data[4]                                            ; gpio:u_gpio|gpio_data[4]                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; gpio:u_gpio|gpio_data[7]                                            ; gpio:u_gpio|gpio_data[7]                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; gpio:u_gpio|gpio_ctrl[18]                                           ; gpio:u_gpio|gpio_ctrl[18]                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; gpio:u_gpio|gpio_data[18]                                           ; gpio:u_gpio|gpio_data[18]                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; gpio:u_gpio|gpio_data[28]                                           ; gpio:u_gpio|gpio_data[28]                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; gpio:u_gpio|gpio_ctrl[1]                                            ; gpio:u_gpio|gpio_ctrl[1]                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; gpio:u_gpio|gpio_ctrl[23]                                           ; gpio:u_gpio|gpio_ctrl[23]                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; gpio:u_gpio|gpio_ctrl[22]                                           ; gpio:u_gpio|gpio_ctrl[22]                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; gpio:u_gpio|gpio_ctrl[30]                                           ; gpio:u_gpio|gpio_ctrl[30]                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; gpio:u_gpio|gpio_data[30]                                           ; gpio:u_gpio|gpio_data[30]                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; gpio:u_gpio|gpio_data[21]                                           ; gpio:u_gpio|gpio_data[21]                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; gpio:u_gpio|gpio_ctrl[14]                                           ; gpio:u_gpio|gpio_ctrl[14]                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; gpio:u_gpio|gpio_data[8]                                            ; gpio:u_gpio|gpio_data[8]                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_debug:u_uart_debug|bit_cnt[1]                                  ; uart_debug:u_uart_debug|bit_cnt[1]                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_debug:u_uart_debug|bit_cnt[3]                                  ; uart_debug:u_uart_debug|bit_cnt[3]                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart:u_uart|rx_bit_cnt[1]                                           ; uart:u_uart|rx_bit_cnt[1]                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart:u_uart|rx_bit_cnt[2]                                           ; uart:u_uart|rx_bit_cnt[2]                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart:u_uart|uart_rx_data_buf[11]                                    ; uart:u_uart|uart_rx_data_buf[11]                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart:u_uart|uart_rx_data_buf[7]                                     ; uart:u_uart|uart_rx_data_buf[7]                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|csr_state.CSR_IDLE ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|csr_state.CSR_IDLE ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart:u_uart|uart_rx_data_buf[15]                                    ; uart:u_uart|uart_rx_data_buf[15]                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                            ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a23~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a23~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a23~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a6~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a6~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a6~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a7~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a7~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a7~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a25~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a25~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a25~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a29~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a29~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a29~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a6~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a6~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a6~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a7~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a7~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a7~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; rst_n          ; clk        ; 3.844 ; 3.674 ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; 2.442 ; 2.629 ; Rise       ; clk             ;
; uart_rx        ; clk        ; 1.894 ; 2.004 ; Rise       ; clk             ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; rst_n          ; clk        ; 0.097  ; -0.146 ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; 0.065  ; -0.108 ; Rise       ; clk             ;
; uart_rx        ; clk        ; -1.485 ; -1.592 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 8.470 ; 8.866 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 8.470 ; 8.866 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 7.799 ; 8.214 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 7.998 ; 8.375 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 7.609 ; 7.966 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 7.777 ; 8.066 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 7.320 ; 7.665 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 8.146 ; 8.528 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 7.503 ; 7.903 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 7.694 ; 8.057 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 7.320 ; 7.665 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 7.481 ; 7.761 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; clk   ; -12.604 ; -17952.178       ;
+-------+---------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.178 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -2739.396                       ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                     ;
+---------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                           ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -12.604 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.124      ; 13.737     ;
; -12.598 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.110      ; 13.717     ;
; -12.575 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]           ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.111      ; 13.695     ;
; -12.556 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.111      ; 13.676     ;
; -12.552 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.115      ; 13.676     ;
; -12.550 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.097      ; 13.656     ;
; -12.549 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.120      ; 13.678     ;
; -12.546 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.101      ; 13.656     ;
; -12.535 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.126      ; 13.670     ;
; -12.529 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.112      ; 13.650     ;
; -12.527 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]           ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.098      ; 13.634     ;
; -12.525 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.126      ; 13.660     ;
; -12.524 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.114      ; 13.647     ;
; -12.523 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[0]           ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.111      ; 13.643     ;
; -12.523 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]           ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.102      ; 13.634     ;
; -12.519 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.112      ; 13.640     ;
; -12.506 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]           ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.113      ; 13.628     ;
; -12.501 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.107      ; 13.617     ;
; -12.497 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.111      ; 13.617     ;
; -12.496 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]           ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.113      ; 13.618     ;
; -12.488 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.120      ; 13.617     ;
; -12.481 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[5]           ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.111      ; 13.601     ;
; -12.480 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.122      ; 13.611     ;
; -12.476 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.101      ; 13.586     ;
; -12.475 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[0]           ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.098      ; 13.582     ;
; -12.472 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.105      ; 13.586     ;
; -12.471 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[0]           ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.102      ; 13.582     ;
; -12.470 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.122      ; 13.601     ;
; -12.464 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.126      ; 13.599     ;
; -12.458 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.112      ; 13.579     ;
; -12.455 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.116      ; 13.580     ;
; -12.454 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[0]           ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.113      ; 13.576     ;
; -12.448 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[4]           ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.111      ; 13.568     ;
; -12.445 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[5]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.114      ; 13.568     ;
; -12.445 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.116      ; 13.570     ;
; -12.444 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[0]           ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.113      ; 13.566     ;
; -12.440 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.107      ; 13.556     ;
; -12.436 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.111      ; 13.556     ;
; -12.435 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]           ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.113      ; 13.557     ;
; -12.433 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[5]           ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.098      ; 13.540     ;
; -12.429 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|funct7_o[2]        ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.119      ; 13.557     ;
; -12.429 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[5]           ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.102      ; 13.540     ;
; -12.423 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.105      ; 13.537     ;
; -12.419 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.122      ; 13.550     ;
; -12.418 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.112      ; 13.539     ;
; -12.412 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[5]           ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.113      ; 13.534     ;
; -12.409 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.122      ; 13.540     ;
; -12.409 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.122      ; 13.540     ;
; -12.402 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[5]           ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.113      ; 13.524     ;
; -12.400 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[4]           ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.098      ; 13.507     ;
; -12.397 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[5]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.101      ; 13.507     ;
; -12.396 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[4]           ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.102      ; 13.507     ;
; -12.393 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[5]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.105      ; 13.507     ;
; -12.392 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.114      ; 13.515     ;
; -12.385 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.122      ; 13.516     ;
; -12.384 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.116      ; 13.509     ;
; -12.384 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[7]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.114      ; 13.507     ;
; -12.383 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[0]           ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.113      ; 13.505     ;
; -12.381 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|funct7_o[2]        ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.106      ; 13.496     ;
; -12.379 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.108      ; 13.496     ;
; -12.379 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[4]           ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.113      ; 13.501     ;
; -12.377 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|funct7_o[2]        ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.110      ; 13.496     ;
; -12.377 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[6]           ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.111      ; 13.497     ;
; -12.376 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[5]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.116      ; 13.501     ;
; -12.375 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.092      ; 13.476     ;
; -12.371 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.096      ; 13.476     ;
; -12.370 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.099      ; 13.478     ;
; -12.369 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[4]           ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.113      ; 13.491     ;
; -12.366 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[5]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.116      ; 13.491     ;
; -12.366 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.103      ; 13.478     ;
; -12.362 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.114      ; 13.485     ;
; -12.361 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.112      ; 13.482     ;
; -12.360 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.122      ; 13.491     ;
; -12.360 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|funct7_o[2]        ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.121      ; 13.490     ;
; -12.356 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]           ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.109      ; 13.474     ;
; -12.354 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.122      ; 13.485     ;
; -12.354 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.108      ; 13.471     ;
; -12.354 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.107      ; 13.470     ;
; -12.350 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|funct7_o[2]        ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.121      ; 13.480     ;
; -12.349 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.114      ; 13.472     ;
; -12.348 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.122      ; 13.479     ;
; -12.348 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.108      ; 13.465     ;
; -12.345 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.107      ; 13.461     ;
; -12.344 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.101      ; 13.454     ;
; -12.344 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.107      ; 13.460     ;
; -12.341 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a25~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.117      ; 13.467     ;
; -12.341 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[5]           ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.113      ; 13.463     ;
; -12.340 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.105      ; 13.454     ;
; -12.339 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.093      ; 13.441     ;
; -12.339 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.114      ; 13.462     ;
; -12.336 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[7]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.101      ; 13.446     ;
; -12.335 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a25~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.103      ; 13.447     ;
; -12.334 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[3]           ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.111      ; 13.454     ;
; -12.332 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[7]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.105      ; 13.446     ;
; -12.331 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]           ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.109      ; 13.449     ;
; -12.330 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.118      ; 13.457     ;
; -12.329 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[6]           ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a28~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.098      ; 13.436     ;
; -12.325 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1]           ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 1.000        ; 0.109      ; 13.443     ;
; -12.325 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[6]           ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.102      ; 13.436     ;
; -12.323 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 1.000        ; 0.116      ; 13.448     ;
+---------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.178 ; gpio:u_gpio|gpio_data[16]                                           ; gpio:u_gpio|gpio_data[16]                                           ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; gpio:u_gpio|gpio_ctrl[16]                                           ; gpio:u_gpio|gpio_ctrl[16]                                           ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; gpio:u_gpio|gpio_ctrl[15]                                           ; gpio:u_gpio|gpio_ctrl[15]                                           ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; gpio:u_gpio|gpio_ctrl[20]                                           ; gpio:u_gpio|gpio_ctrl[20]                                           ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; gpio:u_gpio|gpio_data[20]                                           ; gpio:u_gpio|gpio_data[20]                                           ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; gpio:u_gpio|gpio_data[23]                                           ; gpio:u_gpio|gpio_data[23]                                           ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; gpio:u_gpio|gpio_ctrl[8]                                            ; gpio:u_gpio|gpio_ctrl[8]                                            ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; gpio:u_gpio|gpio_ctrl[0]                                            ; gpio:u_gpio|gpio_ctrl[0]                                            ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; gpio:u_gpio|gpio_data[17]                                           ; gpio:u_gpio|gpio_data[17]                                           ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; gpio:u_gpio|gpio_ctrl[17]                                           ; gpio:u_gpio|gpio_ctrl[17]                                           ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; gpio:u_gpio|gpio_ctrl[13]                                           ; gpio:u_gpio|gpio_ctrl[13]                                           ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; gpio:u_gpio|gpio_ctrl[10]                                           ; gpio:u_gpio|gpio_ctrl[10]                                           ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; gpio:u_gpio|gpio_ctrl[2]                                            ; gpio:u_gpio|gpio_ctrl[2]                                            ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; gpio:u_gpio|gpio_ctrl[11]                                           ; gpio:u_gpio|gpio_ctrl[11]                                           ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; gpio:u_gpio|gpio_data[11]                                           ; gpio:u_gpio|gpio_data[11]                                           ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; gpio:u_gpio|gpio_ctrl[12]                                           ; gpio:u_gpio|gpio_ctrl[12]                                           ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; gpio:u_gpio|gpio_data[12]                                           ; gpio:u_gpio|gpio_data[12]                                           ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; gpio:u_gpio|gpio_ctrl[5]                                            ; gpio:u_gpio|gpio_ctrl[5]                                            ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; gpio:u_gpio|gpio_ctrl[25]                                           ; gpio:u_gpio|gpio_ctrl[25]                                           ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; gpio:u_gpio|gpio_data[25]                                           ; gpio:u_gpio|gpio_data[25]                                           ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; gpio:u_gpio|gpio_data[31]                                           ; gpio:u_gpio|gpio_data[31]                                           ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; gpio:u_gpio|gpio_ctrl[31]                                           ; gpio:u_gpio|gpio_ctrl[31]                                           ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; gpio:u_gpio|gpio_data[9]                                            ; gpio:u_gpio|gpio_data[9]                                            ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|byte_cnt[1]                                 ; uart_debug:u_uart_debug|byte_cnt[1]                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|byte_cnt[0]                                 ; uart_debug:u_uart_debug|byte_cnt[0]                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|byte_cnt[2]                                 ; uart_debug:u_uart_debug|byte_cnt[2]                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:u_gpio|gpio_data[19]                                           ; gpio:u_gpio|gpio_data[19]                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:u_gpio|gpio_ctrl[29]                                           ; gpio:u_gpio|gpio_ctrl[29]                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:u_gpio|gpio_ctrl[24]                                           ; gpio:u_gpio|gpio_ctrl[24]                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:u_gpio|gpio_data[24]                                           ; gpio:u_gpio|gpio_data[24]                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:u_gpio|gpio_data[10]                                           ; gpio:u_gpio|gpio_data[10]                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:u_gpio|gpio_ctrl[27]                                           ; gpio:u_gpio|gpio_ctrl[27]                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:u_gpio|gpio_data[27]                                           ; gpio:u_gpio|gpio_data[27]                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:u_gpio|gpio_data[26]                                           ; gpio:u_gpio|gpio_data[26]                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:u_gpio|gpio_data[7]                                            ; gpio:u_gpio|gpio_data[7]                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:u_gpio|gpio_ctrl[7]                                            ; gpio:u_gpio|gpio_ctrl[7]                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:u_gpio|gpio_ctrl[28]                                           ; gpio:u_gpio|gpio_ctrl[28]                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_ctrl[1]                                            ; uart:u_uart|uart_ctrl[1]                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:u_gpio|gpio_data[22]                                           ; gpio:u_gpio|gpio_data[22]                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:u_gpio|gpio_ctrl[21]                                           ; gpio:u_gpio|gpio_ctrl[21]                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:u_gpio|gpio_data[21]                                           ; gpio:u_gpio|gpio_data[21]                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:u_gpio|gpio_data[14]                                           ; gpio:u_gpio|gpio_data[14]                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:u_gpio|gpio_data[5]                                            ; gpio:u_gpio|gpio_data[5]                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:u_gpio|gpio_data[8]                                            ; gpio:u_gpio|gpio_data[8]                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|tx_data_rd                                              ; uart:u_uart|tx_data_rd                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|rx_bit_cnt[3]                                           ; uart:u_uart|rx_bit_cnt[3]                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_rx_data_buf[2]                                     ; uart:u_uart|uart_rx_data_buf[2]                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|csr_state.CSR_IDLE ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|csr_state.CSR_IDLE ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_rx_data_buf[13]                                    ; uart:u_uart|uart_rx_data_buf[13]                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_rx_data_buf[9]                                     ; uart:u_uart|uart_rx_data_buf[9]                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_rx_data_buf[10]                                    ; uart:u_uart|uart_rx_data_buf[10]                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_rx_data_buf[4]                                     ; uart:u_uart|uart_rx_data_buf[4]                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_rx_data_buf[1]                                     ; uart:u_uart|uart_rx_data_buf[1]                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_rx_data_buf[12]                                    ; uart:u_uart|uart_rx_data_buf[12]                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_rx_data_buf[5]                                     ; uart:u_uart|uart_rx_data_buf[5]                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart:u_uart|tx_bit_cnt[0]                                           ; uart:u_uart|tx_bit_cnt[0]                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|tx_bit_cnt[1]                                           ; uart:u_uart|tx_bit_cnt[1]                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|tx_bit_cnt[2]                                           ; uart:u_uart|tx_bit_cnt[2]                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|tx_bit_cnt[3]                                           ; uart:u_uart|tx_bit_cnt[3]                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; gpio:u_gpio|gpio_ctrl[19]                                           ; gpio:u_gpio|gpio_ctrl[19]                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; gpio:u_gpio|gpio_data[13]                                           ; gpio:u_gpio|gpio_data[13]                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; gpio:u_gpio|gpio_data[29]                                           ; gpio:u_gpio|gpio_data[29]                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; gpio:u_gpio|gpio_data[15]                                           ; gpio:u_gpio|gpio_data[15]                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; gpio:u_gpio|gpio_ctrl[9]                                            ; gpio:u_gpio|gpio_ctrl[9]                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; gpio:u_gpio|gpio_ctrl[26]                                           ; gpio:u_gpio|gpio_ctrl[26]                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; gpio:u_gpio|gpio_ctrl[4]                                            ; gpio:u_gpio|gpio_ctrl[4]                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; gpio:u_gpio|gpio_data[4]                                            ; gpio:u_gpio|gpio_data[4]                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; gpio:u_gpio|gpio_ctrl[18]                                           ; gpio:u_gpio|gpio_ctrl[18]                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; gpio:u_gpio|gpio_data[18]                                           ; gpio:u_gpio|gpio_data[18]                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; gpio:u_gpio|gpio_data[28]                                           ; gpio:u_gpio|gpio_data[28]                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; gpio:u_gpio|gpio_ctrl[1]                                            ; gpio:u_gpio|gpio_ctrl[1]                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; gpio:u_gpio|gpio_ctrl[3]                                            ; gpio:u_gpio|gpio_ctrl[3]                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; gpio:u_gpio|gpio_ctrl[23]                                           ; gpio:u_gpio|gpio_ctrl[23]                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; gpio:u_gpio|gpio_ctrl[22]                                           ; gpio:u_gpio|gpio_ctrl[22]                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; gpio:u_gpio|gpio_ctrl[30]                                           ; gpio:u_gpio|gpio_ctrl[30]                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; gpio:u_gpio|gpio_data[30]                                           ; gpio:u_gpio|gpio_data[30]                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; gpio:u_gpio|gpio_ctrl[14]                                           ; gpio:u_gpio|gpio_ctrl[14]                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; gpio:u_gpio|gpio_ctrl[6]                                            ; gpio:u_gpio|gpio_ctrl[6]                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; gpio:u_gpio|gpio_data[6]                                            ; gpio:u_gpio|gpio_data[6]                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|uart_tx_state.BEGIN                                     ; uart:u_uart|uart_tx_state.BEGIN                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|uart_tx_state.TX_BYTE                                   ; uart:u_uart|uart_tx_state.TX_BYTE                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|uart_tx_state.END                                       ; uart:u_uart|uart_tx_state.END                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|uart_tx_state.IDLE                                      ; uart:u_uart|uart_tx_state.IDLE                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_debug:u_uart_debug|uart_state.BEGIN                            ; uart_debug:u_uart_debug|uart_state.BEGIN                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_debug:u_uart_debug|bit_cnt[1]                                  ; uart_debug:u_uart_debug|bit_cnt[1]                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_debug:u_uart_debug|bit_cnt[3]                                  ; uart_debug:u_uart_debug|bit_cnt[3]                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                        ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_debug:u_uart_debug|uart_state.END                              ; uart_debug:u_uart_debug|uart_state.END                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|uart_rx_state.END                                       ; uart:u_uart|uart_rx_state.END                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|uart_rx_state.IDLE                                      ; uart:u_uart|uart_rx_state.IDLE                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|rx_bit_cnt[1]                                           ; uart:u_uart|rx_bit_cnt[1]                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|rx_bit_cnt[2]                                           ; uart:u_uart|rx_bit_cnt[2]                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|uart_rx_state.BEGIN                                     ; uart:u_uart|uart_rx_state.BEGIN                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|uart_rx_state.RX_BYTE                                   ; uart:u_uart|uart_rx_state.RX_BYTE                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|uart_rx_data_buf[11]                                    ; uart:u_uart|uart_rx_data_buf[11]                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|uart_rx_data_buf[7]                                     ; uart:u_uart|uart_rx_data_buf[7]                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|uart_rx_data_buf[15]                                    ; uart:u_uart|uart_rx_data_buf[15]                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|uart_rx_data_buf[3]                                     ; uart:u_uart|uart_rx_data_buf[3]                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                        ;
+--------+--------------+----------------+------------+-------+------------+-----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                      ;
+--------+--------------+----------------+------------+-------+------------+-----------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|cause[1]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|cause[3]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|csr_state.CSR_IDLE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|csr_state.CSR_MCAUSE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|csr_state.CSR_MEPC         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|csr_state.CSR_MSTATUS      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|csr_state.CSR_MSTATUS_MRET ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[10]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[11]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[12]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[13]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[14]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[15]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[16]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[17]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[18]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[19]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[20]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[21]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[22]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[23]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[24]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[25]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[26]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[27]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[28]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[29]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[30]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[31]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[8]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|ins_addr[9]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[10]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[11]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[12]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[13]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[14]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[15]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[16]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[17]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[18]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[19]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[20]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[21]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[22]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[23]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[24]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[25]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[26]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[27]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[28]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[29]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[30]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[31]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[7]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[8]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_addr_o[9]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|int_assert_o               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|wr_addr_o[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|wr_addr_o[6]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|wr_data_o[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|wr_data_o[10]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|wr_data_o[11]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|wr_data_o[12]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|wr_data_o[13]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|wr_data_o[14]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|wr_data_o[15]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|wr_data_o[16]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|wr_data_o[17]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|wr_data_o[18]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|wr_data_o[19]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|wr_data_o[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|wr_data_o[20]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|wr_data_o[21]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|wr_data_o[22]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|wr_data_o[23]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|wr_data_o[24]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|wr_data_o[25]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|wr_data_o[26]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|wr_data_o[27]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|wr_data_o[28]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|wr_data_o[29]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|wr_data_o[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|wr_data_o[30]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|clint:u_clint|wr_data_o[31]              ;
+--------+--------------+----------------+------------+-------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; rst_n          ; clk        ; 1.787 ; 2.197 ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; 1.239 ; 1.441 ; Rise       ; clk             ;
; uart_rx        ; clk        ; 0.986 ; 1.554 ; Rise       ; clk             ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; rst_n          ; clk        ; 0.036  ; -0.283 ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; -0.030 ; -0.295 ; Rise       ; clk             ;
; uart_rx        ; clk        ; -0.787 ; -1.346 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 4.558 ; 4.359 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 4.558 ; 4.359 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 4.222 ; 4.047 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 4.361 ; 4.161 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 4.097 ; 3.943 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 4.217 ; 4.022 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 3.957 ; 3.809 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 4.402 ; 4.210 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 4.079 ; 3.911 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 4.212 ; 4.020 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 3.957 ; 3.809 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 4.073 ; 3.886 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -29.494    ; 0.178 ; N/A      ; N/A     ; -3.201              ;
;  clk             ; -29.494    ; 0.178 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -43740.71  ; 0.0   ; 0.0      ; 0.0     ; -4073.551           ;
;  clk             ; -43740.710 ; 0.000 ; N/A      ; N/A     ; -4073.551           ;
+------------------+------------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; rst_n          ; clk        ; 4.046 ; 3.956 ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; 2.577 ; 2.652 ; Rise       ; clk             ;
; uart_rx        ; clk        ; 2.169 ; 2.396 ; Rise       ; clk             ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; rst_n          ; clk        ; 0.114  ; -0.049 ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; 0.068  ; -0.007 ; Rise       ; clk             ;
; uart_rx        ; clk        ; -0.787 ; -1.346 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 9.385 ; 9.577 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 9.385 ; 9.577 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 8.660 ; 8.881 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 8.873 ; 9.061 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 8.448 ; 8.642 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 8.622 ; 8.746 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 3.957 ; 3.809 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 4.402 ; 4.210 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 4.079 ; 3.911 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 4.212 ; 4.020 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 3.957 ; 3.809 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 4.073 ; 3.886 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_tx       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_pins[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_pins[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_pins[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_pins[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_debug_pin          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rx                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clk        ; clk      ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clk        ; clk      ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 1318  ; 1318 ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Jul 27 16:09:54 2023
Info: Command: quartus_sta cpu_prj -c cpu_prj
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cpu_prj.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -29.494
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -29.494    -43740.710 clk 
Info (332146): Worst-case hold slack is 0.433
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.433         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201     -4073.551 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -27.218
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -27.218    -40540.466 clk 
Info (332146): Worst-case hold slack is 0.382
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.382         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201     -4073.551 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -12.604
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.604    -17952.178 clk 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.178         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -2739.396 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4889 megabytes
    Info: Processing ended: Thu Jul 27 16:09:59 2023
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


