<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_Ctrl.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU_Ctrl.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU_Ctrl.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Adder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Adder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Adder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Decoder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Decoder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Decoder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Imm_Gen.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Imm_Gen.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Imm_Gen.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Instr_Memory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Instr_Memory.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Instr_Memory.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_2to1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX_2to1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX_2to1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_3to1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX_3to1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX_3to1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ProgramCounter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ProgramCounter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ProgramCounter.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Shift_Left_1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Shift_Left_1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Shift_Left_1.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Simple_Single_CPU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Simple_Single_CPU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Simple_Single_CPU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Simple_Single_CPU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Simple_Single_CPU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Simple_Single_CPU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Simple_Single_CPU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Simple_Single_CPU.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Simple_Single_CPU_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Simple_Single_CPU_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Simple_Single_CPU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="alu.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1589868838" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1589868838">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589902127" xil_pn:in_ck="4973838053019582530" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1589902127">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../NCTU/2_spring/Conputer Organization/Computer Organization Lab4/ALU_Ctrl.v"/>
      <outfile xil_pn:name="../../NCTU/2_spring/Conputer Organization/Computer Organization Lab4/Adder.v"/>
      <outfile xil_pn:name="../../NCTU/2_spring/Conputer Organization/Computer Organization Lab4/Data_Memory.v"/>
      <outfile xil_pn:name="../../NCTU/2_spring/Conputer Organization/Computer Organization Lab4/Decoder.v"/>
      <outfile xil_pn:name="../../NCTU/2_spring/Conputer Organization/Computer Organization Lab4/Imm_Gen.v"/>
      <outfile xil_pn:name="../../NCTU/2_spring/Conputer Organization/Computer Organization Lab4/Instr_Memory.v"/>
      <outfile xil_pn:name="../../NCTU/2_spring/Conputer Organization/Computer Organization Lab4/MUX_2to1.v"/>
      <outfile xil_pn:name="../../NCTU/2_spring/Conputer Organization/Computer Organization Lab4/MUX_3to1.v"/>
      <outfile xil_pn:name="../../NCTU/2_spring/Conputer Organization/Computer Organization Lab4/ProgramCounter.v"/>
      <outfile xil_pn:name="../../NCTU/2_spring/Conputer Organization/Computer Organization Lab4/Reg_File.v"/>
      <outfile xil_pn:name="../../NCTU/2_spring/Conputer Organization/Computer Organization Lab4/Shift_Left_1.v"/>
      <outfile xil_pn:name="../../NCTU/2_spring/Conputer Organization/Computer Organization Lab4/Simple_Single_CPU.v"/>
      <outfile xil_pn:name="../../NCTU/2_spring/Conputer Organization/Computer Organization Lab4/alu.v"/>
      <outfile xil_pn:name="../../NCTU/2_spring/Conputer Organization/Computer Organization Lab4/testbench.v"/>
    </transform>
    <transform xil_pn:end_ts="1589868842" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1854889385420917559" xil_pn:start_ts="1589868842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589868842" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-629048453507745377" xil_pn:start_ts="1589868842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589868842" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4824894174097311297" xil_pn:start_ts="1589868842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589902127" xil_pn:in_ck="4973838053019582530" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1589902127">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../NCTU/2_spring/Conputer Organization/Computer Organization Lab4/ALU_Ctrl.v"/>
      <outfile xil_pn:name="../../NCTU/2_spring/Conputer Organization/Computer Organization Lab4/Adder.v"/>
      <outfile xil_pn:name="../../NCTU/2_spring/Conputer Organization/Computer Organization Lab4/Data_Memory.v"/>
      <outfile xil_pn:name="../../NCTU/2_spring/Conputer Organization/Computer Organization Lab4/Decoder.v"/>
      <outfile xil_pn:name="../../NCTU/2_spring/Conputer Organization/Computer Organization Lab4/Imm_Gen.v"/>
      <outfile xil_pn:name="../../NCTU/2_spring/Conputer Organization/Computer Organization Lab4/Instr_Memory.v"/>
      <outfile xil_pn:name="../../NCTU/2_spring/Conputer Organization/Computer Organization Lab4/MUX_2to1.v"/>
      <outfile xil_pn:name="../../NCTU/2_spring/Conputer Organization/Computer Organization Lab4/MUX_3to1.v"/>
      <outfile xil_pn:name="../../NCTU/2_spring/Conputer Organization/Computer Organization Lab4/ProgramCounter.v"/>
      <outfile xil_pn:name="../../NCTU/2_spring/Conputer Organization/Computer Organization Lab4/Reg_File.v"/>
      <outfile xil_pn:name="../../NCTU/2_spring/Conputer Organization/Computer Organization Lab4/Shift_Left_1.v"/>
      <outfile xil_pn:name="../../NCTU/2_spring/Conputer Organization/Computer Organization Lab4/Simple_Single_CPU.v"/>
      <outfile xil_pn:name="../../NCTU/2_spring/Conputer Organization/Computer Organization Lab4/alu.v"/>
      <outfile xil_pn:name="../../NCTU/2_spring/Conputer Organization/Computer Organization Lab4/testbench.v"/>
    </transform>
    <transform xil_pn:end_ts="1589902130" xil_pn:in_ck="4973838053019582530" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6004650763731139636" xil_pn:start_ts="1589902127">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_beh.prj"/>
      <outfile xil_pn:name="testbench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1589902130" xil_pn:in_ck="7130759491340027311" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1619303337767823279" xil_pn:start_ts="1589902130">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1589868476" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1589868476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589868476" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-303174615400943759" xil_pn:start_ts="1589868476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589868476" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4824894174097311297" xil_pn:start_ts="1589868476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589868476" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1589868476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589868476" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5846017747533246327" xil_pn:start_ts="1589868476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589868476" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-581951630045260674" xil_pn:start_ts="1589868476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589868476" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3669161335498975499" xil_pn:start_ts="1589868476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589868828" xil_pn:in_ck="-2440505419723685694" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-2555037620507932611" xil_pn:start_ts="1589868780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Simple_Single_CPU.lso"/>
      <outfile xil_pn:name="Simple_Single_CPU.ngc"/>
      <outfile xil_pn:name="Simple_Single_CPU.ngr"/>
      <outfile xil_pn:name="Simple_Single_CPU.prj"/>
      <outfile xil_pn:name="Simple_Single_CPU.stx"/>
      <outfile xil_pn:name="Simple_Single_CPU.syr"/>
      <outfile xil_pn:name="Simple_Single_CPU.xst"/>
      <outfile xil_pn:name="Simple_Single_CPU_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
