
---------- Begin Simulation Statistics ----------
final_tick                               516113099500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 190894                       # Simulator instruction rate (inst/s)
host_mem_usage                                 670016                       # Number of bytes of host memory used
host_op_rate                                   352407                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   523.85                       # Real time elapsed on the host
host_tick_rate                              985229825                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184608571                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.516113                       # Number of seconds simulated
sim_ticks                                516113099500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184608571                       # Number of ops (including micro ops) committed
system.cpu.cpi                              10.322262                       # CPI: cycles per instruction
system.cpu.discardedOps                          4355                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       809780166                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.096878                       # IPC: instructions per cycle
system.cpu.numCycles                       1032226199                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97854705     53.01%     53.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     79      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               11      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::MemRead                1983215      1.07%     54.08% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84770561     45.92%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184608571                       # Class of committed instruction
system.cpu.tickCycles                       222446033                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5255121                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10543504                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          102                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5287008                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          738                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10575549                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            738                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10707620                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10698592                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1503                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10699391                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10697719                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.984373                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2864                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             355                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                161                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              194                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          152                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     76098226                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         76098226                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     76098274                       # number of overall hits
system.cpu.dcache.overall_hits::total        76098274                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10572542                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10572542                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10572575                       # number of overall misses
system.cpu.dcache.overall_misses::total      10572575                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 880866885500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 880866885500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 880866885500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 880866885500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86670768                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86670768                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86670849                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86670849                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.121985                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121985                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.121985                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121985                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83316.470675                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83316.470675                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83316.210620                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83316.210620                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          137                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          137                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5286367                       # number of writebacks
system.cpu.dcache.writebacks::total           5286367                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5284808                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5284808                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5284808                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5284808                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5287734                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5287734                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5287755                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5287755                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 433948991500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 433948991500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 433950556500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 433950556500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.061009                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061009                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.061010                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061010                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82067.099347                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82067.099347                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82067.069390                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82067.069390                       # average overall mshr miss latency
system.cpu.dcache.replacements                5286732                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1944191                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1944191                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          429                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           429                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     32333500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     32333500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1944620                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1944620                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000221                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000221                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75369.463869                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75369.463869                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           43                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          386                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          386                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     29161500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     29161500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75547.927461                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75547.927461                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     74154035                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       74154035                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10572113                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10572113                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 880834552000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 880834552000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84726148                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84726148                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124780                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124780                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83316.793152                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83316.793152                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5284765                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5284765                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5287348                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5287348                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 433919830000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 433919830000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82067.575276                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82067.575276                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           48                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            48                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           33                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           33                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           81                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           81                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.407407                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.407407                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           21                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           21                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1565000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1565000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.259259                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.259259                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 74523.809524                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 74523.809524                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 516113099500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.581981                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81386097                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5287756                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.391424                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.581981                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999592                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999592                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          922                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         178629590                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        178629590                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 516113099500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 516113099500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 516113099500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45145218                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            1987995                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169253                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32388569                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32388569                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32388569                       # number of overall hits
system.cpu.icache.overall_hits::total        32388569                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          785                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            785                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          785                       # number of overall misses
system.cpu.icache.overall_misses::total           785                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     60385500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     60385500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     60385500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     60385500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32389354                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32389354                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32389354                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32389354                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000024                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000024                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000024                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000024                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76924.203822                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76924.203822                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76924.203822                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76924.203822                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          276                       # number of writebacks
system.cpu.icache.writebacks::total               276                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          785                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          785                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          785                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          785                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     59600500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     59600500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     59600500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     59600500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75924.203822                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75924.203822                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75924.203822                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75924.203822                       # average overall mshr miss latency
system.cpu.icache.replacements                    276                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32388569                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32388569                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          785                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           785                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     60385500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     60385500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32389354                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32389354                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000024                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000024                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76924.203822                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76924.203822                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          785                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          785                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     59600500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     59600500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75924.203822                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75924.203822                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 516113099500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           484.621687                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32389354                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               785                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          41260.323567                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   484.621687                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.946527                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.946527                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         259115617                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        259115617                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 516113099500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 516113099500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 516113099500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 516113099500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184608571                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   61                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   69                       # number of demand (read+write) hits
system.l2.demand_hits::total                      130                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  61                       # number of overall hits
system.l2.overall_hits::.cpu.data                  69                       # number of overall hits
system.l2.overall_hits::total                     130                       # number of overall hits
system.l2.demand_misses::.cpu.inst                724                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5287687                       # number of demand (read+write) misses
system.l2.demand_misses::total                5288411                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               724                       # number of overall misses
system.l2.overall_misses::.cpu.data           5287687                       # number of overall misses
system.l2.overall_misses::total               5288411                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     57725000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 426018248000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     426075973000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     57725000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 426018248000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    426075973000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              785                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5287756                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5288541                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             785                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5287756                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5288541                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.922293                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999987                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999975                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.922293                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999987                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999975                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79730.662983                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80567.977643                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80567.863012                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79730.662983                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80567.977643                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80567.863012                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5254597                       # number of writebacks
system.l2.writebacks::total                   5254597                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  13                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 13                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           723                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5287675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5288398                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          723                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5287675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5288398                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     50426500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 373140667000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 373191093500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     50426500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 373140667000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 373191093500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.921019                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999985                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999973                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.921019                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999985                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999973                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69746.196404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70568.003328                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70567.890976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69746.196404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70568.003328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70567.890976                       # average overall mshr miss latency
system.l2.replacements                        5255844                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5286367                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5286367                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5286367                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5286367                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          273                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              273                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          273                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          273                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    13                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5287335                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5287335                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 425988669500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  425988669500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5287348                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5287348                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80567.747173                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80567.747173                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5287335                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5287335                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 373115319500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 373115319500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70567.747173                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70567.747173                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             61                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 61                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          724                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              724                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     57725000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     57725000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          785                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            785                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.922293                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.922293                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79730.662983                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79730.662983                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          723                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          723                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     50426500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50426500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.921019                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.921019                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69746.196404                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69746.196404                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            56                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                56                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          352                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             352                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     29578500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     29578500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          408                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           408                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.862745                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.862745                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84029.829545                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84029.829545                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          340                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          340                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     25347500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     25347500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.833333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74551.470588                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74551.470588                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 516113099500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32520.796588                       # Cycle average of tags in use
system.l2.tags.total_refs                    10575434                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5288612                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999662                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.180015                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         6.036606                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32513.579967                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.992236                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992456                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          929                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9268                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        22469                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  89892188                       # Number of tag accesses
system.l2.tags.data_accesses                 89892188                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 516113099500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5254597.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       723.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5287675.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000692502500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328368                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328368                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15625434                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4935338                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5288398                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5254597                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5288398                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5254597                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.82                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5288398                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5254597                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5287063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 326211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 330707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       328368                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.105074                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.005236                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     49.392459                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       328366    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328368                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.002086                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.078966                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           328137     99.93%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              222      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328368                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               338457472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336294208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    655.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    651.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  516113085000                       # Total gap between requests
system.mem_ctrls.avgGap                      48953.18                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        46272                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    338411200                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    336292672                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 89654.767617460951                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 655691941.025806188583                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 651587166.312565207481                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          723                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5287675                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5254597                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     20797250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 157594498250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 12613162706250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28765.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29804.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2400405.34                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        46272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    338411200                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     338457472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        46272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        46272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    336294208                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    336294208                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          723                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      5287675                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        5288398                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      5254597                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       5254597                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        89655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    655691941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        655781596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        89655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        89655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    651590142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       651590142                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    651590142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        89655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    655691941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1307371738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5288398                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5254573                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       330576                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       330460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       330417                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       330410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       330442                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       330582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       330616                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       330504                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       330526                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       330461                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       330458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       330453                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       330627                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       330547                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       330700                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       330619                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       328499                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       328325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       328355                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328446                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328451                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       328432                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       328417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       328270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       328317                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       328360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       328505                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       328456                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       328580                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       328520                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             58457833000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26441990000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       157615295500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11053.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29803.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4857455                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4880543                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.85                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.88                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       804972                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   838.227536                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   730.218852                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   300.290077                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        24552      3.05%      3.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        34476      4.28%      7.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        31079      3.86%     11.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        44575      5.54%     16.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        48902      6.07%     22.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        34782      4.32%     27.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        25162      3.13%     30.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        37688      4.68%     34.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       523756     65.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       804972                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             338457472                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          336292672                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              655.781596                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              651.587166                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.21                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 516113099500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2874171300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1527658275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18878209980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13713712560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 40741412400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 123479326860                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  94204839360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  295419330735                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   572.392623                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 241087258000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  17234100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 257791741500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2873335920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1527210465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18880951740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13715158500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 40741412400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 123534354090                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  94158500640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  295430923755                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   572.415085                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 240966095750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  17234100000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 257912903750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 516113099500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1063                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5254597                       # Transaction distribution
system.membus.trans_dist::CleanEvict              509                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5287335                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5287335                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1063                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     15831902                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               15831902                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    674751680                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               674751680                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5288398                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5288398    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5288398                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 516113099500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         31584590500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        27814836000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              1193                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10540964                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          276                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1612                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5287348                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5287348                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           785                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          408                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1846                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15862244                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              15864090                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        67904                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    676743872                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              676811776                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         5255844                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336294208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10544385                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000080                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008925                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10543545     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    840      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10544385                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 516113099500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        10574417500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1177999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7931639988                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
