# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../zybo-z7-tdoa.ip_user_files/bd/tdoa/ip/tdoa_axi_xadc_sampler_0_2/src/xadc_wiz_0_3/xadc_wiz_0.v" \
"../../../../zybo-z7-tdoa.ip_user_files/bd/tdoa/ipshared/7c2b/hdl/axi_xadc_sampler_v1_0.v" \
"../../../../zybo-z7-tdoa.ip_user_files/bd/tdoa/ip/tdoa_axi_xadc_sampler_0_2/sim/tdoa_axi_xadc_sampler_0_2.v" \
"../../../../zybo-z7-tdoa.ip_user_files/bd/tdoa/ipshared/3e43/axi_channel_demux.srcs/sources_1/new/axi_channel_demux.v" \
"../../../../zybo-z7-tdoa.ip_user_files/bd/tdoa/ip/tdoa_axi_channel_demux_0_0/sim/tdoa_axi_channel_demux_0_0.v" \
"../../../../zybo-z7-tdoa.ip_user_files/bd/tdoa/ipshared/06b6/axi_fsk_demod.srcs/sources_1/new/axi_fsk_demod.v" \
"../../../../zybo-z7-tdoa.ip_user_files/bd/tdoa/ip/tdoa_axi_fsk_demod_0_0/sim/tdoa_axi_fsk_demod_0_0.v" \
"../../../../zybo-z7-tdoa.ip_user_files/bd/tdoa/ip/tdoa_axi_fsk_demod_0_1/sim/tdoa_axi_fsk_demod_0_1.v" \
"../../../../zybo-z7-tdoa.ip_user_files/bd/tdoa/ip/tdoa_axi_fsk_demod_0_2/sim/tdoa_axi_fsk_demod_0_2.v" \
"../../../../zybo-z7-tdoa.ip_user_files/bd/tdoa/ip/tdoa_axi_fsk_demod_0_3/sim/tdoa_axi_fsk_demod_0_3.v" \
"../../../../zybo-z7-tdoa.ip_user_files/bd/tdoa/sim/tdoa.v" \
"../../../../zybo-z7-tdoa.gen/sources_1/bd/tdoa/hdl/tdoa_wrapper.v" \
"../../../../zybo-z7-tdoa.srcs/sim_1/new/tdoa_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
