<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\fpga\tang_4k\proj\fpga_project\ahb_test\impl\gwsynthesis\fpga_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\fpga\tang_4k\proj\fpga_project\ahb_test\src\fpga_project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\fpga\tang_4k\proj\fpga_project\ahb_test\src\fpga_project.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Mar 18 10:33:16 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2164</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1813</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>35</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>106</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>osc_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>all_inputs</td>
</tr>
<tr>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.833</td>
<td>48.000
<td>0.000</td>
<td>10.417</td>
<td>clk_ibuf/I</td>
<td>osc_clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>osc_clk</td>
<td>27.000(MHz)</td>
<td>71.090(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>48.000(MHz)</td>
<td>61.549(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>osc_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.476</td>
<td>uart0rxd_ibuf/O</td>
<td>ahb_uart1/RX_samp_regs_5_s0/D</td>
<td>osc_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>-1.690</td>
<td>5.051</td>
</tr>
<tr>
<td>2</td>
<td>0.466</td>
<td>adcSdo0_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_0_s0/D</td>
<td>osc_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>-1.690</td>
<td>3.109</td>
</tr>
<tr>
<td>3</td>
<td>0.466</td>
<td>adcSdo0_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_7_s0/D</td>
<td>osc_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>-1.690</td>
<td>3.109</td>
</tr>
<tr>
<td>4</td>
<td>2.293</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/Q</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s1/D</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.417</td>
<td>-0.019</td>
<td>7.742</td>
</tr>
<tr>
<td>5</td>
<td>2.374</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1/Q</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1/D</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.417</td>
<td>-0.019</td>
<td>7.661</td>
</tr>
<tr>
<td>6</td>
<td>2.589</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1/Q</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1/D</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.417</td>
<td>-0.019</td>
<td>7.446</td>
</tr>
<tr>
<td>7</td>
<td>4.915</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/Q</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s1/CE</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.417</td>
<td>-0.019</td>
<td>5.476</td>
</tr>
<tr>
<td>8</td>
<td>4.915</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/Q</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1/CE</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.417</td>
<td>-0.019</td>
<td>5.476</td>
</tr>
<tr>
<td>9</td>
<td>4.915</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/Q</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1/CE</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.417</td>
<td>-0.019</td>
<td>5.476</td>
</tr>
<tr>
<td>10</td>
<td>4.970</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1/CE</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.417</td>
<td>-0.019</td>
<td>5.422</td>
</tr>
<tr>
<td>11</td>
<td>4.970</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1/CE</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.417</td>
<td>-0.019</td>
<td>5.422</td>
</tr>
<tr>
<td>12</td>
<td>4.970</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1/CE</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.417</td>
<td>-0.019</td>
<td>5.422</td>
</tr>
<tr>
<td>13</td>
<td>4.970</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1/CE</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.417</td>
<td>-0.019</td>
<td>5.422</td>
</tr>
<tr>
<td>14</td>
<td>4.970</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1/CE</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.417</td>
<td>-0.019</td>
<td>5.422</td>
</tr>
<tr>
<td>15</td>
<td>4.970</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/CE</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.417</td>
<td>-0.019</td>
<td>5.422</td>
</tr>
<tr>
<td>16</td>
<td>5.047</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1/CE</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.417</td>
<td>-0.019</td>
<td>5.345</td>
</tr>
<tr>
<td>17</td>
<td>5.047</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1/CE</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.417</td>
<td>-0.019</td>
<td>5.345</td>
</tr>
<tr>
<td>18</td>
<td>5.047</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1/CE</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.417</td>
<td>-0.019</td>
<td>5.345</td>
</tr>
<tr>
<td>19</td>
<td>5.047</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1/CE</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.417</td>
<td>-0.019</td>
<td>5.345</td>
</tr>
<tr>
<td>20</td>
<td>5.047</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1/CE</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.417</td>
<td>-0.019</td>
<td>5.345</td>
</tr>
<tr>
<td>21</td>
<td>5.047</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1/CE</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>10.417</td>
<td>-0.019</td>
<td>5.345</td>
</tr>
<tr>
<td>22</td>
<td>5.059</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1/Q</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_0_s1/D</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.417</td>
<td>0.019</td>
<td>4.939</td>
</tr>
<tr>
<td>23</td>
<td>5.059</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1/Q</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_7_s1/D</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.417</td>
<td>0.019</td>
<td>4.939</td>
</tr>
<tr>
<td>24</td>
<td>5.069</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1/Q</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s1/D</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.417</td>
<td>0.019</td>
<td>4.929</td>
</tr>
<tr>
<td>25</td>
<td>5.292</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1/Q</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_1_s1/CE</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.417</td>
<td>0.019</td>
<td>5.062</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.531</td>
<td>adcSdo0_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_0_s0/D</td>
<td>osc_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>2.192</td>
</tr>
<tr>
<td>2</td>
<td>0.531</td>
<td>adcSdo0_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_7_s0/D</td>
<td>osc_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>2.192</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s4/Q</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s4/D</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>out2_s1/Q</td>
<td>out2_s1/D</td>
<td>osc_clk:[R]</td>
<td>osc_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>ahb_uart1/RX_shiftIN_cnt_1_s1/Q</td>
<td>ahb_uart1/RX_shiftIN_cnt_1_s1/D</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>ahb_uart1/RX_shiftIN_cnt_4_s1/Q</td>
<td>ahb_uart1/RX_shiftIN_cnt_4_s1/D</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>ahb_uart1/TX_fifo_rd_ptr_1_s1/Q</td>
<td>ahb_uart1/TX_fifo_rd_ptr_1_s1/D</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>ahb_uart1/TX_shiftOUT_cnt_1_s1/Q</td>
<td>ahb_uart1/TX_shiftOUT_cnt_1_s1/D</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>ahb_uart1/RX_DIV_cnt_3_s0/Q</td>
<td>ahb_uart1/RX_DIV_cnt_3_s0/D</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>ahb_uart1/RX_DIV_cnt_4_s0/Q</td>
<td>ahb_uart1/RX_DIV_cnt_4_s0/D</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>ahb_uart1/RX_DIV_cnt_5_s0/Q</td>
<td>ahb_uart1/RX_DIV_cnt_5_s0/D</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>ahb_uart1/RX_DIV_cnt_6_s0/Q</td>
<td>ahb_uart1/RX_DIV_cnt_6_s0/D</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>ahb_uart1/RX_DIV_cnt_10_s0/Q</td>
<td>ahb_uart1/RX_DIV_cnt_10_s0/D</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>ahb_uart1/RX_DIV_cnt_12_s0/Q</td>
<td>ahb_uart1/RX_DIV_cnt_12_s0/D</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>ahb_uart1/RX_DIV_cnt_14_s0/Q</td>
<td>ahb_uart1/RX_DIV_cnt_14_s0/D</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>ahb_uart1/TX_DIV_cnt_5_s0/Q</td>
<td>ahb_uart1/TX_DIV_cnt_5_s0/D</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>ahb_uart1/TX_DIV_cnt_8_s0/Q</td>
<td>ahb_uart1/TX_DIV_cnt_8_s0/D</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0/Q</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0/D</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>cnt_0_s0/Q</td>
<td>cnt_0_s0/D</td>
<td>osc_clk:[R]</td>
<td>osc_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.710</td>
<td>ahb_uart1/RX_fifo_rd_ptr_0_s1/Q</td>
<td>ahb_uart1/RX_fifo_rd_ptr_0_s1/D</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>21</td>
<td>0.710</td>
<td>ahb_uart1/RX_fifo_rd_ptr_2_s1/Q</td>
<td>ahb_uart1/RX_fifo_rd_ptr_2_s1/D</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>22</td>
<td>0.710</td>
<td>ahb_uart1/RX_DIV_cnt_2_s0/Q</td>
<td>ahb_uart1/RX_DIV_cnt_2_s0/D</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>23</td>
<td>0.710</td>
<td>ahb_uart1/TX_DIV_cnt_4_s0/Q</td>
<td>ahb_uart1/TX_DIV_cnt_4_s0/D</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>24</td>
<td>0.710</td>
<td>ahb_uart1/TX_DIV_cnt_7_s0/Q</td>
<td>ahb_uart1/TX_DIV_cnt_7_s0/D</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>25</td>
<td>0.710</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1/Q</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1/D</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.090</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s1/CLEAR</td>
<td>osc_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.158</td>
<td>-1.709</td>
<td>6.884</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-4.090</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1/CLEAR</td>
<td>osc_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.158</td>
<td>-1.709</td>
<td>6.884</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-4.090</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1/CLEAR</td>
<td>osc_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.158</td>
<td>-1.709</td>
<td>6.884</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.951</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s4/CLEAR</td>
<td>osc_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>-1.690</td>
<td>6.884</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.951</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4/CLEAR</td>
<td>osc_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>-1.690</td>
<td>6.884</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.951</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1/CLEAR</td>
<td>osc_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>-1.690</td>
<td>6.884</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.951</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_roe_s1/CLEAR</td>
<td>osc_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>-1.690</td>
<td>6.884</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.951</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s1/CLEAR</td>
<td>osc_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>-1.690</td>
<td>6.884</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.951</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_toe_s1/CLEAR</td>
<td>osc_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>-1.690</td>
<td>6.884</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.951</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1/PRESET</td>
<td>osc_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>-1.690</td>
<td>6.884</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.951</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_0_s1/CLEAR</td>
<td>osc_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>-1.690</td>
<td>6.884</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.951</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_1_s1/CLEAR</td>
<td>osc_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>-1.690</td>
<td>6.884</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.951</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_2_s1/CLEAR</td>
<td>osc_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>-1.690</td>
<td>6.884</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.951</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_3_s1/CLEAR</td>
<td>osc_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>-1.690</td>
<td>6.884</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.951</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_4_s1/CLEAR</td>
<td>osc_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>-1.690</td>
<td>6.884</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.951</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_5_s1/CLEAR</td>
<td>osc_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>-1.690</td>
<td>6.884</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.951</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_6_s1/CLEAR</td>
<td>osc_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>-1.690</td>
<td>6.884</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.951</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_7_s1/CLEAR</td>
<td>osc_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>-1.690</td>
<td>6.884</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.951</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s1/CLEAR</td>
<td>osc_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>-1.690</td>
<td>6.884</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.951</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/wait_one_tick_done_s1/CLEAR</td>
<td>osc_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>-1.690</td>
<td>6.884</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.951</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1/CLEAR</td>
<td>osc_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>-1.690</td>
<td>6.884</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-2.951</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1/CLEAR</td>
<td>osc_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>-1.690</td>
<td>6.884</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-2.951</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1/CLEAR</td>
<td>osc_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>-1.690</td>
<td>6.884</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-2.951</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1/CLEAR</td>
<td>osc_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>-1.690</td>
<td>6.884</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-2.951</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1/CLEAR</td>
<td>osc_clk:[F]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>-1.690</td>
<td>6.884</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.103</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s4/CLEAR</td>
<td>osc_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>4.779</td>
</tr>
<tr>
<td>2</td>
<td>3.103</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4/CLEAR</td>
<td>osc_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>4.779</td>
</tr>
<tr>
<td>3</td>
<td>3.103</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1/CLEAR</td>
<td>osc_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>4.779</td>
</tr>
<tr>
<td>4</td>
<td>3.103</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_roe_s1/CLEAR</td>
<td>osc_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>4.779</td>
</tr>
<tr>
<td>5</td>
<td>3.103</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s1/CLEAR</td>
<td>osc_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>4.779</td>
</tr>
<tr>
<td>6</td>
<td>3.103</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_toe_s1/CLEAR</td>
<td>osc_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>4.779</td>
</tr>
<tr>
<td>7</td>
<td>3.103</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1/PRESET</td>
<td>osc_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>4.779</td>
</tr>
<tr>
<td>8</td>
<td>3.103</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_0_s1/CLEAR</td>
<td>osc_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>4.779</td>
</tr>
<tr>
<td>9</td>
<td>3.103</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_1_s1/CLEAR</td>
<td>osc_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>4.779</td>
</tr>
<tr>
<td>10</td>
<td>3.103</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_2_s1/CLEAR</td>
<td>osc_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>4.779</td>
</tr>
<tr>
<td>11</td>
<td>3.103</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_3_s1/CLEAR</td>
<td>osc_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>4.779</td>
</tr>
<tr>
<td>12</td>
<td>3.103</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_4_s1/CLEAR</td>
<td>osc_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>4.779</td>
</tr>
<tr>
<td>13</td>
<td>3.103</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_5_s1/CLEAR</td>
<td>osc_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>4.779</td>
</tr>
<tr>
<td>14</td>
<td>3.103</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_6_s1/CLEAR</td>
<td>osc_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>4.779</td>
</tr>
<tr>
<td>15</td>
<td>3.103</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_7_s1/CLEAR</td>
<td>osc_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>4.779</td>
</tr>
<tr>
<td>16</td>
<td>3.103</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s1/CLEAR</td>
<td>osc_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>4.779</td>
</tr>
<tr>
<td>17</td>
<td>3.103</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/wait_one_tick_done_s1/CLEAR</td>
<td>osc_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>4.779</td>
</tr>
<tr>
<td>18</td>
<td>3.103</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1/CLEAR</td>
<td>osc_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>4.779</td>
</tr>
<tr>
<td>19</td>
<td>3.103</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1/CLEAR</td>
<td>osc_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>4.779</td>
</tr>
<tr>
<td>20</td>
<td>3.103</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1/CLEAR</td>
<td>osc_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>4.779</td>
</tr>
<tr>
<td>21</td>
<td>3.103</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1/CLEAR</td>
<td>osc_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>4.779</td>
</tr>
<tr>
<td>22</td>
<td>3.103</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1/CLEAR</td>
<td>osc_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>4.779</td>
</tr>
<tr>
<td>23</td>
<td>3.103</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s1/CLEAR</td>
<td>osc_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>4.779</td>
</tr>
<tr>
<td>24</td>
<td>3.103</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/pending_data_s1/CLEAR</td>
<td>osc_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>4.779</td>
</tr>
<tr>
<td>25</td>
<td>3.103</td>
<td>in1_ibuf/O</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/NSS_0_s0/PRESET</td>
<td>osc_clk:[R]</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>4.779</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>9.089</td>
<td>10.339</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
<tr>
<td>2</td>
<td>9.089</td>
<td>10.339</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_2_s0</td>
</tr>
<tr>
<td>3</td>
<td>9.089</td>
<td>10.339</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td>4</td>
<td>9.089</td>
<td>10.339</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_01</td>
</tr>
<tr>
<td>5</td>
<td>9.089</td>
<td>10.339</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_10</td>
</tr>
<tr>
<td>6</td>
<td>9.089</td>
<td>10.339</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11</td>
</tr>
<tr>
<td>7</td>
<td>9.089</td>
<td>10.339</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>9.089</td>
<td>10.339</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>ahb_uart1/TX_fifo_wr_ptr_2_s1</td>
</tr>
<tr>
<td>9</td>
<td>9.089</td>
<td>10.339</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>ahb_uart1/RX_fifo_buff[3]_0_s1</td>
</tr>
<tr>
<td>10</td>
<td>9.089</td>
<td>10.339</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>ahb_uart1/RX_fifo_buff[3]_1_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0rxd_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahb_uart1/RX_samp_regs_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB6[A]</td>
<td>uart0rxd_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>IOB6[A]</td>
<td style=" font-weight:bold;">uart0rxd_ibuf/O</td>
</tr>
<tr>
<td>22.470</td>
<td>2.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>uart01rxd_s2/I0</td>
</tr>
<tr>
<td>23.569</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">uart01rxd_s2/F</td>
</tr>
<tr>
<td>23.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" font-weight:bold;">ahb_uart1/RX_samp_regs_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.523</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>ahb_uart1/RX_samp_regs_5_s0/CLK</td>
</tr>
<tr>
<td>22.493</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ahb_uart1/RX_samp_regs_5_s0</td>
</tr>
<tr>
<td>22.093</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>ahb_uart1/RX_samp_regs_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 21.756%; route: 2.968, 58.757%; tC2Q: 0.984, 19.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcSdo0_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB16[A]</td>
<td>adcSdo0_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>IOB16[A]</td>
<td style=" font-weight:bold;">adcSdo0_ibuf/O</td>
</tr>
<tr>
<td>21.001</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n436_s0/I1</td>
</tr>
<tr>
<td>21.627</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n436_s0/F</td>
</tr>
<tr>
<td>21.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.523</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_0_s0/CLK</td>
</tr>
<tr>
<td>22.493</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_0_s0</td>
</tr>
<tr>
<td>22.093</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 20.132%; route: 1.499, 48.210%; tC2Q: 0.984, 31.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcSdo0_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB16[A]</td>
<td>adcSdo0_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>IOB16[A]</td>
<td style=" font-weight:bold;">adcSdo0_ibuf/O</td>
</tr>
<tr>
<td>21.001</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n429_s0/I0</td>
</tr>
<tr>
<td>21.627</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n429_s0/F</td>
</tr>
<tr>
<td>21.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.523</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_7_s0/CLK</td>
</tr>
<tr>
<td>22.493</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_7_s0</td>
</tr>
<tr>
<td>22.093</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 20.132%; route: 1.499, 48.210%; tC2Q: 0.984, 31.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.293</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[2][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C29[2][B]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/Q</td>
</tr>
<tr>
<td>2.956</td>
<td>0.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2/I3</td>
</tr>
<tr>
<td>3.982</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2/F</td>
</tr>
<tr>
<td>4.401</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1/I3</td>
</tr>
<tr>
<td>5.500</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1/F</td>
</tr>
<tr>
<td>6.851</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s17/I1</td>
</tr>
<tr>
<td>7.912</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s17/F</td>
</tr>
<tr>
<td>8.333</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s15/I2</td>
</tr>
<tr>
<td>9.432</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s15/F</td>
</tr>
<tr>
<td>9.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s1/CLK</td>
</tr>
<tr>
<td>11.725</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.285, 55.347%; route: 2.999, 38.733%; tC2Q: 0.458, 5.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1/Q</td>
</tr>
<tr>
<td>3.933</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[3][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s24/I3</td>
</tr>
<tr>
<td>4.965</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[3][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s24/F</td>
</tr>
<tr>
<td>5.769</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[3][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s26/I0</td>
</tr>
<tr>
<td>6.868</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C29[3][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s26/F</td>
</tr>
<tr>
<td>7.677</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5/I2</td>
</tr>
<tr>
<td>8.303</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5/F</td>
</tr>
<tr>
<td>8.320</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n537_s16/I1</td>
</tr>
<tr>
<td>9.352</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n537_s16/F</td>
</tr>
<tr>
<td>9.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1/CLK</td>
</tr>
<tr>
<td>11.725</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.789, 49.456%; route: 3.414, 44.562%; tC2Q: 0.458, 5.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1/Q</td>
</tr>
<tr>
<td>3.933</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[3][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s24/I3</td>
</tr>
<tr>
<td>4.965</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[3][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s24/F</td>
</tr>
<tr>
<td>5.769</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[3][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s26/I0</td>
</tr>
<tr>
<td>6.868</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C29[3][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s26/F</td>
</tr>
<tr>
<td>7.677</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s16/I2</td>
</tr>
<tr>
<td>8.303</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C30[2][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s16/F</td>
</tr>
<tr>
<td>8.314</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n538_s17/I0</td>
</tr>
<tr>
<td>9.136</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n538_s17/F</td>
</tr>
<tr>
<td>9.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1/CLK</td>
</tr>
<tr>
<td>11.725</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.579, 48.067%; route: 3.409, 45.778%; tC2Q: 0.458, 6.155%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[2][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C29[2][B]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/Q</td>
</tr>
<tr>
<td>2.956</td>
<td>0.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2/I3</td>
</tr>
<tr>
<td>3.982</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2/F</td>
</tr>
<tr>
<td>4.401</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1/I3</td>
</tr>
<tr>
<td>5.500</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1/F</td>
</tr>
<tr>
<td>6.021</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3/I0</td>
</tr>
<tr>
<td>6.823</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3/F</td>
</tr>
<tr>
<td>7.167</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s1/CLK</td>
</tr>
<tr>
<td>12.082</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.927, 53.447%; route: 2.091, 38.184%; tC2Q: 0.458, 8.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[2][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C29[2][B]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/Q</td>
</tr>
<tr>
<td>2.956</td>
<td>0.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2/I3</td>
</tr>
<tr>
<td>3.982</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2/F</td>
</tr>
<tr>
<td>4.401</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1/I3</td>
</tr>
<tr>
<td>5.500</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1/F</td>
</tr>
<tr>
<td>6.021</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3/I0</td>
</tr>
<tr>
<td>6.823</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3/F</td>
</tr>
<tr>
<td>7.167</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1/CLK</td>
</tr>
<tr>
<td>12.082</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.927, 53.447%; route: 2.091, 38.184%; tC2Q: 0.458, 8.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[2][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C29[2][B]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/Q</td>
</tr>
<tr>
<td>2.956</td>
<td>0.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2/I3</td>
</tr>
<tr>
<td>3.982</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2/F</td>
</tr>
<tr>
<td>4.401</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1/I3</td>
</tr>
<tr>
<td>5.500</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1/F</td>
</tr>
<tr>
<td>6.021</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3/I0</td>
</tr>
<tr>
<td>6.823</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3/F</td>
</tr>
<tr>
<td>7.167</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1/CLK</td>
</tr>
<tr>
<td>12.082</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.927, 53.447%; route: 2.091, 38.184%; tC2Q: 0.458, 8.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.964</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.590</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C25[3][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>3.601</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2/I0</td>
</tr>
<tr>
<td>4.423</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2/F</td>
</tr>
<tr>
<td>5.287</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[2][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3/I2</td>
</tr>
<tr>
<td>6.313</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R6C26[2][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3/F</td>
</tr>
<tr>
<td>7.112</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1/CLK</td>
</tr>
<tr>
<td>12.082</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C25[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.474, 45.628%; route: 2.490, 45.919%; tC2Q: 0.458, 8.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.964</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.590</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C25[3][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>3.601</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2/I0</td>
</tr>
<tr>
<td>4.423</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2/F</td>
</tr>
<tr>
<td>5.287</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[2][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3/I2</td>
</tr>
<tr>
<td>6.313</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R6C26[2][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3/F</td>
</tr>
<tr>
<td>7.112</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[0][B]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[0][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1/CLK</td>
</tr>
<tr>
<td>12.082</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C25[0][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.474, 45.628%; route: 2.490, 45.919%; tC2Q: 0.458, 8.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.964</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.590</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C25[3][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>3.601</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2/I0</td>
</tr>
<tr>
<td>4.423</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2/F</td>
</tr>
<tr>
<td>5.287</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[2][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3/I2</td>
</tr>
<tr>
<td>6.313</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R6C26[2][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3/F</td>
</tr>
<tr>
<td>7.112</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[1][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1/CLK</td>
</tr>
<tr>
<td>12.082</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C25[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.474, 45.628%; route: 2.490, 45.919%; tC2Q: 0.458, 8.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.964</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.590</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C25[3][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>3.601</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2/I0</td>
</tr>
<tr>
<td>4.423</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2/F</td>
</tr>
<tr>
<td>5.287</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[2][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3/I2</td>
</tr>
<tr>
<td>6.313</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R6C26[2][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3/F</td>
</tr>
<tr>
<td>7.112</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[1][B]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[1][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1/CLK</td>
</tr>
<tr>
<td>12.082</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C25[1][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.474, 45.628%; route: 2.490, 45.919%; tC2Q: 0.458, 8.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.964</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.590</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C25[3][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>3.601</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2/I0</td>
</tr>
<tr>
<td>4.423</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2/F</td>
</tr>
<tr>
<td>5.287</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[2][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3/I2</td>
</tr>
<tr>
<td>6.313</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R6C26[2][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3/F</td>
</tr>
<tr>
<td>7.112</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[2][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1/CLK</td>
</tr>
<tr>
<td>12.082</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C25[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.474, 45.628%; route: 2.490, 45.919%; tC2Q: 0.458, 8.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.964</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.590</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C25[3][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>3.601</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2/I0</td>
</tr>
<tr>
<td>4.423</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2/F</td>
</tr>
<tr>
<td>5.287</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[2][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3/I2</td>
</tr>
<tr>
<td>6.313</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R6C26[2][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3/F</td>
</tr>
<tr>
<td>7.112</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[2][B]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[2][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/CLK</td>
</tr>
<tr>
<td>12.082</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C25[2][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.474, 45.628%; route: 2.490, 45.919%; tC2Q: 0.458, 8.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.964</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.590</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C25[3][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>3.601</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2/I0</td>
</tr>
<tr>
<td>4.423</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2/F</td>
</tr>
<tr>
<td>5.287</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[2][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3/I2</td>
</tr>
<tr>
<td>6.313</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R6C26[2][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3/F</td>
</tr>
<tr>
<td>7.035</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1/CLK</td>
</tr>
<tr>
<td>12.082</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C25[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.474, 46.286%; route: 2.413, 45.140%; tC2Q: 0.458, 8.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.964</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.590</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C25[3][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>3.601</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2/I0</td>
</tr>
<tr>
<td>4.423</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2/F</td>
</tr>
<tr>
<td>5.287</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[2][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3/I2</td>
</tr>
<tr>
<td>6.313</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R6C26[2][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3/F</td>
</tr>
<tr>
<td>7.035</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[0][B]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[0][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1/CLK</td>
</tr>
<tr>
<td>12.082</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C25[0][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.474, 46.286%; route: 2.413, 45.140%; tC2Q: 0.458, 8.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.964</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.590</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C25[3][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>3.601</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2/I0</td>
</tr>
<tr>
<td>4.423</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2/F</td>
</tr>
<tr>
<td>5.287</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[2][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3/I2</td>
</tr>
<tr>
<td>6.313</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R6C26[2][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3/F</td>
</tr>
<tr>
<td>7.035</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[1][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1/CLK</td>
</tr>
<tr>
<td>12.082</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C25[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.474, 46.286%; route: 2.413, 45.140%; tC2Q: 0.458, 8.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.964</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.590</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C25[3][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>3.601</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2/I0</td>
</tr>
<tr>
<td>4.423</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2/F</td>
</tr>
<tr>
<td>5.287</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[2][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3/I2</td>
</tr>
<tr>
<td>6.313</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R6C26[2][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3/F</td>
</tr>
<tr>
<td>7.035</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[1][B]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[1][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1/CLK</td>
</tr>
<tr>
<td>12.082</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C25[1][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.474, 46.286%; route: 2.413, 45.140%; tC2Q: 0.458, 8.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.964</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.590</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C25[3][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>3.601</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2/I0</td>
</tr>
<tr>
<td>4.423</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2/F</td>
</tr>
<tr>
<td>5.287</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[2][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3/I2</td>
</tr>
<tr>
<td>6.313</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R6C26[2][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3/F</td>
</tr>
<tr>
<td>7.035</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[2][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1/CLK</td>
</tr>
<tr>
<td>12.082</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C25[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.474, 46.286%; route: 2.413, 45.140%; tC2Q: 0.458, 8.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.964</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.590</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C25[3][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>3.601</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2/I0</td>
</tr>
<tr>
<td>4.423</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2/F</td>
</tr>
<tr>
<td>5.287</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[2][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3/I2</td>
</tr>
<tr>
<td>6.313</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R6C26[2][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3/F</td>
</tr>
<tr>
<td>7.035</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[2][B]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[2][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1/CLK</td>
</tr>
<tr>
<td>12.082</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C25[2][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.474, 46.286%; route: 2.413, 45.140%; tC2Q: 0.458, 8.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.123</td>
</tr>
<tr>
<td class="label">From</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1/CLK</td>
</tr>
<tr>
<td>12.584</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1/Q</td>
</tr>
<tr>
<td>13.007</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[3][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1/I0</td>
</tr>
<tr>
<td>14.106</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C31[3][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1/F</td>
</tr>
<tr>
<td>14.111</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0/I3</td>
</tr>
<tr>
<td>14.933</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R12C31[2][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0/F</td>
</tr>
<tr>
<td>16.242</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n716_s0/I2</td>
</tr>
<tr>
<td>17.064</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n716_s0/F</td>
</tr>
<tr>
<td>17.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.523</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_0_s1/CLK</td>
</tr>
<tr>
<td>22.123</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.743, 55.537%; route: 1.738, 35.183%; tC2Q: 0.458, 9.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.123</td>
</tr>
<tr>
<td class="label">From</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1/CLK</td>
</tr>
<tr>
<td>12.584</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1/Q</td>
</tr>
<tr>
<td>13.007</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[3][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1/I0</td>
</tr>
<tr>
<td>14.106</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C31[3][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1/F</td>
</tr>
<tr>
<td>14.111</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0/I3</td>
</tr>
<tr>
<td>14.933</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R12C31[2][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0/F</td>
</tr>
<tr>
<td>16.242</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n709_s0/I3</td>
</tr>
<tr>
<td>17.064</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n709_s0/F</td>
</tr>
<tr>
<td>17.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.523</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_7_s1/CLK</td>
</tr>
<tr>
<td>22.123</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.743, 55.537%; route: 1.738, 35.183%; tC2Q: 0.458, 9.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.123</td>
</tr>
<tr>
<td class="label">From</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1/CLK</td>
</tr>
<tr>
<td>12.584</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1/Q</td>
</tr>
<tr>
<td>13.007</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[3][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1/I0</td>
</tr>
<tr>
<td>14.106</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C31[3][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1/F</td>
</tr>
<tr>
<td>14.111</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0/I3</td>
</tr>
<tr>
<td>14.933</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R12C31[2][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0/F</td>
</tr>
<tr>
<td>16.573</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n708_s0/S0</td>
</tr>
<tr>
<td>17.045</td>
<td>0.472</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n708_s0/O</td>
</tr>
<tr>
<td>17.054</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.523</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s1/CLK</td>
</tr>
<tr>
<td>22.123</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C32[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.393, 48.552%; route: 2.077, 42.149%; tC2Q: 0.458, 9.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>10.417</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1/CLK</td>
</tr>
<tr>
<td>12.584</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1/Q</td>
</tr>
<tr>
<td>13.007</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[3][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1/I0</td>
</tr>
<tr>
<td>14.106</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C31[3][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1/F</td>
</tr>
<tr>
<td>14.111</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0/I3</td>
</tr>
<tr>
<td>14.933</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R12C31[2][B]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0/F</td>
</tr>
<tr>
<td>15.765</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[3][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s3/I3</td>
</tr>
<tr>
<td>16.390</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R11C31[3][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s3/F</td>
</tr>
<tr>
<td>17.188</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.523</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_1_s1/CLK</td>
</tr>
<tr>
<td>22.480</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.546, 50.292%; route: 2.058, 40.654%; tC2Q: 0.458, 9.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcSdo0_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>adcSdo0_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOB16[A]</td>
<td style=" font-weight:bold;">adcSdo0_ibuf/O</td>
</tr>
<tr>
<td>1.820</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n436_s0/I1</td>
</tr>
<tr>
<td>2.192</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n436_s0/F</td>
</tr>
<tr>
<td>2.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_0_s0/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_0_s0</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 16.973%; route: 0.975, 44.501%; tC2Q: 0.844, 38.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcSdo0_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>adcSdo0_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOB16[A]</td>
<td style=" font-weight:bold;">adcSdo0_ibuf/O</td>
</tr>
<tr>
<td>1.820</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n429_s0/I0</td>
</tr>
<tr>
<td>2.192</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n429_s0/F</td>
</tr>
<tr>
<td>2.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_7_s0/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_7_s0</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 16.973%; route: 0.975, 44.501%; tC2Q: 0.844, 38.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s4/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C28[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s4/Q</td>
</tr>
<tr>
<td>1.967</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n225_s7/I1</td>
</tr>
<tr>
<td>2.339</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n225_s7/F</td>
</tr>
<tr>
<td>2.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s4/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>out2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>out2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>out2_s1/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">out2_s1/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>n213_s2/I0</td>
</tr>
<tr>
<td>2.518</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">n213_s2/F</td>
</tr>
<tr>
<td>2.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">out2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>out2_s1/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>out2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahb_uart1/RX_shiftIN_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahb_uart1/RX_shiftIN_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>ahb_uart1/RX_shiftIN_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">ahb_uart1/RX_shiftIN_cnt_1_s1/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>ahb_uart1/n1928_s2/I2</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">ahb_uart1/n1928_s2/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">ahb_uart1/RX_shiftIN_cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>ahb_uart1/RX_shiftIN_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>ahb_uart1/RX_shiftIN_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahb_uart1/RX_shiftIN_cnt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahb_uart1/RX_shiftIN_cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>ahb_uart1/RX_shiftIN_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">ahb_uart1/RX_shiftIN_cnt_4_s1/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>ahb_uart1/n1925_s2/I1</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td style=" background: #97FFFF;">ahb_uart1/n1925_s2/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">ahb_uart1/RX_shiftIN_cnt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>ahb_uart1/RX_shiftIN_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>ahb_uart1/RX_shiftIN_cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahb_uart1/TX_fifo_rd_ptr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahb_uart1/TX_fifo_rd_ptr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>ahb_uart1/TX_fifo_rd_ptr_1_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R11C7[1][A]</td>
<td style=" font-weight:bold;">ahb_uart1/TX_fifo_rd_ptr_1_s1/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>ahb_uart1/n1167_s1/I0</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">ahb_uart1/n1167_s1/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" font-weight:bold;">ahb_uart1/TX_fifo_rd_ptr_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>ahb_uart1/TX_fifo_rd_ptr_1_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>ahb_uart1/TX_fifo_rd_ptr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahb_uart1/TX_shiftOUT_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahb_uart1/TX_shiftOUT_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>ahb_uart1/TX_shiftOUT_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C9[0][A]</td>
<td style=" font-weight:bold;">ahb_uart1/TX_shiftOUT_cnt_1_s1/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>ahb_uart1/n1142_s2/I2</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">ahb_uart1/n1142_s2/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" font-weight:bold;">ahb_uart1/TX_shiftOUT_cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>ahb_uart1/TX_shiftOUT_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>ahb_uart1/TX_shiftOUT_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahb_uart1/RX_DIV_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahb_uart1/RX_DIV_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td>ahb_uart1/RX_DIV_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C23[1][A]</td>
<td style=" font-weight:bold;">ahb_uart1/RX_DIV_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td>ahb_uart1/n1282_s4/I0</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td style=" background: #97FFFF;">ahb_uart1/n1282_s4/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td style=" font-weight:bold;">ahb_uart1/RX_DIV_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td>ahb_uart1/RX_DIV_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C23[1][A]</td>
<td>ahb_uart1/RX_DIV_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahb_uart1/RX_DIV_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahb_uart1/RX_DIV_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>ahb_uart1/RX_DIV_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C24[0][A]</td>
<td style=" font-weight:bold;">ahb_uart1/RX_DIV_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>ahb_uart1/n1281_s4/I0</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td style=" background: #97FFFF;">ahb_uart1/n1281_s4/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td style=" font-weight:bold;">ahb_uart1/RX_DIV_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>ahb_uart1/RX_DIV_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>ahb_uart1/RX_DIV_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahb_uart1/RX_DIV_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahb_uart1/RX_DIV_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td>ahb_uart1/RX_DIV_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C20[1][A]</td>
<td style=" font-weight:bold;">ahb_uart1/RX_DIV_cnt_5_s0/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td>ahb_uart1/n1280_s4/I0</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">ahb_uart1/n1280_s4/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" font-weight:bold;">ahb_uart1/RX_DIV_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td>ahb_uart1/RX_DIV_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C20[1][A]</td>
<td>ahb_uart1/RX_DIV_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahb_uart1/RX_DIV_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahb_uart1/RX_DIV_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>ahb_uart1/RX_DIV_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">ahb_uart1/RX_DIV_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>ahb_uart1/n1279_s2/I2</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">ahb_uart1/n1279_s2/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">ahb_uart1/RX_DIV_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>ahb_uart1/RX_DIV_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>ahb_uart1/RX_DIV_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahb_uart1/RX_DIV_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahb_uart1/RX_DIV_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>ahb_uart1/RX_DIV_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">ahb_uart1/RX_DIV_cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>ahb_uart1/n1275_s2/I2</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">ahb_uart1/n1275_s2/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">ahb_uart1/RX_DIV_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>ahb_uart1/RX_DIV_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>ahb_uart1/RX_DIV_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahb_uart1/RX_DIV_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahb_uart1/RX_DIV_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>ahb_uart1/RX_DIV_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C22[0][A]</td>
<td style=" font-weight:bold;">ahb_uart1/RX_DIV_cnt_12_s0/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>ahb_uart1/n1273_s2/I2</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">ahb_uart1/n1273_s2/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td style=" font-weight:bold;">ahb_uart1/RX_DIV_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>ahb_uart1/RX_DIV_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>ahb_uart1/RX_DIV_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahb_uart1/RX_DIV_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahb_uart1/RX_DIV_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>ahb_uart1/RX_DIV_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C21[1][A]</td>
<td style=" font-weight:bold;">ahb_uart1/RX_DIV_cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>ahb_uart1/n1271_s2/I2</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">ahb_uart1/n1271_s2/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" font-weight:bold;">ahb_uart1/RX_DIV_cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>ahb_uart1/RX_DIV_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>ahb_uart1/RX_DIV_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahb_uart1/TX_DIV_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahb_uart1/TX_DIV_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[1][A]</td>
<td>ahb_uart1/TX_DIV_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C22[1][A]</td>
<td style=" font-weight:bold;">ahb_uart1/TX_DIV_cnt_5_s0/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[1][A]</td>
<td>ahb_uart1/n1042_s4/I0</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C22[1][A]</td>
<td style=" background: #97FFFF;">ahb_uart1/n1042_s4/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[1][A]</td>
<td style=" font-weight:bold;">ahb_uart1/TX_DIV_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[1][A]</td>
<td>ahb_uart1/TX_DIV_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C22[1][A]</td>
<td>ahb_uart1/TX_DIV_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahb_uart1/TX_DIV_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahb_uart1/TX_DIV_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td>ahb_uart1/TX_DIV_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C20[0][A]</td>
<td style=" font-weight:bold;">ahb_uart1/TX_DIV_cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td>ahb_uart1/n1039_s2/I2</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td style=" background: #97FFFF;">ahb_uart1/n1039_s2/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td style=" font-weight:bold;">ahb_uart1/TX_DIV_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td>ahb_uart1/TX_DIV_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C20[0][A]</td>
<td>ahb_uart1/TX_DIV_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C29[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n476_s2/I1</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n476_s2/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C29[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.148</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>n80_s2/I0</td>
</tr>
<tr>
<td>2.520</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">n80_s2/F</td>
</tr>
<tr>
<td>2.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahb_uart1/RX_fifo_rd_ptr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahb_uart1/RX_fifo_rd_ptr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>ahb_uart1/RX_fifo_rd_ptr_0_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>70</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">ahb_uart1/RX_fifo_rd_ptr_0_s1/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>ahb_uart1/n966_s1/I0</td>
</tr>
<tr>
<td>2.341</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td style=" background: #97FFFF;">ahb_uart1/n966_s1/F</td>
</tr>
<tr>
<td>2.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">ahb_uart1/RX_fifo_rd_ptr_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>ahb_uart1/RX_fifo_rd_ptr_0_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>ahb_uart1/RX_fifo_rd_ptr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahb_uart1/RX_fifo_rd_ptr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahb_uart1/RX_fifo_rd_ptr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>ahb_uart1/RX_fifo_rd_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">ahb_uart1/RX_fifo_rd_ptr_2_s1/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>ahb_uart1/n964_s1/I2</td>
</tr>
<tr>
<td>2.341</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">ahb_uart1/n964_s1/F</td>
</tr>
<tr>
<td>2.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">ahb_uart1/RX_fifo_rd_ptr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>ahb_uart1/RX_fifo_rd_ptr_2_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>ahb_uart1/RX_fifo_rd_ptr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahb_uart1/RX_DIV_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahb_uart1/RX_DIV_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td>ahb_uart1/RX_DIV_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C23[0][A]</td>
<td style=" font-weight:bold;">ahb_uart1/RX_DIV_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td>ahb_uart1/n1283_s2/I2</td>
</tr>
<tr>
<td>2.341</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td style=" background: #97FFFF;">ahb_uart1/n1283_s2/F</td>
</tr>
<tr>
<td>2.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td style=" font-weight:bold;">ahb_uart1/RX_DIV_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td>ahb_uart1/RX_DIV_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C23[0][A]</td>
<td>ahb_uart1/RX_DIV_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahb_uart1/TX_DIV_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahb_uart1/TX_DIV_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[0][A]</td>
<td>ahb_uart1/TX_DIV_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R6C22[0][A]</td>
<td style=" font-weight:bold;">ahb_uart1/TX_DIV_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[0][A]</td>
<td>ahb_uart1/n1043_s4/I0</td>
</tr>
<tr>
<td>2.341</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C22[0][A]</td>
<td style=" background: #97FFFF;">ahb_uart1/n1043_s4/F</td>
</tr>
<tr>
<td>2.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C22[0][A]</td>
<td style=" font-weight:bold;">ahb_uart1/TX_DIV_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[0][A]</td>
<td>ahb_uart1/TX_DIV_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C22[0][A]</td>
<td>ahb_uart1/TX_DIV_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>ahb_uart1/TX_DIV_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ahb_uart1/TX_DIV_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>ahb_uart1/TX_DIV_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R6C21[0][A]</td>
<td style=" font-weight:bold;">ahb_uart1/TX_DIV_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>ahb_uart1/n1040_s4/I0</td>
</tr>
<tr>
<td>2.341</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">ahb_uart1/n1040_s4/F</td>
</tr>
<tr>
<td>2.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" font-weight:bold;">ahb_uart1/TX_DIV_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>ahb_uart1/TX_DIV_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>ahb_uart1/TX_DIV_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C32[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s1/I1</td>
</tr>
<tr>
<td>2.341</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td style=" background: #97FFFF;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s1/F</td>
</tr>
<tr>
<td>2.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>99.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>95.385</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>93.576</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>95.914</td>
<td>2.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>97.013</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>99.476</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>95.196</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>95.459</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s1/CLK</td>
</tr>
<tr>
<td>95.429</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s1</td>
</tr>
<tr>
<td>95.385</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.709</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.158</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 15.966%; route: 4.800, 69.734%; tC2Q: 0.984, 14.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>99.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>95.385</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>93.576</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>95.914</td>
<td>2.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>97.013</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>99.476</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>95.196</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>95.459</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1/CLK</td>
</tr>
<tr>
<td>95.429</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1</td>
</tr>
<tr>
<td>95.385</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.709</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.158</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 15.966%; route: 4.800, 69.734%; tC2Q: 0.984, 14.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>99.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>95.385</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>93.576</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>95.914</td>
<td>2.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>97.013</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>99.476</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>95.196</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>95.459</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1/CLK</td>
</tr>
<tr>
<td>95.429</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1</td>
</tr>
<tr>
<td>95.385</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.709</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.158</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 15.966%; route: 4.800, 69.734%; tC2Q: 0.984, 14.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>21.840</td>
<td>2.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>22.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>25.402</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.523</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s4/CLK</td>
</tr>
<tr>
<td>22.493</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s4</td>
</tr>
<tr>
<td>22.450</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 15.966%; route: 4.800, 69.734%; tC2Q: 0.984, 14.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>21.840</td>
<td>2.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>22.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>25.402</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.523</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4/CLK</td>
</tr>
<tr>
<td>22.493</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4</td>
</tr>
<tr>
<td>22.450</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 15.966%; route: 4.800, 69.734%; tC2Q: 0.984, 14.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>21.840</td>
<td>2.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>22.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>25.402</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.523</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1/CLK</td>
</tr>
<tr>
<td>22.493</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1</td>
</tr>
<tr>
<td>22.450</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 15.966%; route: 4.800, 69.734%; tC2Q: 0.984, 14.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_roe_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>21.840</td>
<td>2.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>22.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>25.402</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_roe_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.523</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_roe_s1/CLK</td>
</tr>
<tr>
<td>22.493</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_roe_s1</td>
</tr>
<tr>
<td>22.450</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_roe_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 15.966%; route: 4.800, 69.734%; tC2Q: 0.984, 14.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>21.840</td>
<td>2.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>22.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>25.402</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.523</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s1/CLK</td>
</tr>
<tr>
<td>22.493</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s1</td>
</tr>
<tr>
<td>22.450</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C28[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 15.966%; route: 4.800, 69.734%; tC2Q: 0.984, 14.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_toe_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>21.840</td>
<td>2.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>22.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>25.402</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_toe_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.523</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_toe_s1/CLK</td>
</tr>
<tr>
<td>22.493</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_toe_s1</td>
</tr>
<tr>
<td>22.450</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_toe_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 15.966%; route: 4.800, 69.734%; tC2Q: 0.984, 14.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>21.840</td>
<td>2.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>22.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>25.402</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.523</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1/CLK</td>
</tr>
<tr>
<td>22.493</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1</td>
</tr>
<tr>
<td>22.450</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C30[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 15.966%; route: 4.800, 69.734%; tC2Q: 0.984, 14.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>21.840</td>
<td>2.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>22.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>25.402</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.523</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_0_s1/CLK</td>
</tr>
<tr>
<td>22.493</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_0_s1</td>
</tr>
<tr>
<td>22.450</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 15.966%; route: 4.800, 69.734%; tC2Q: 0.984, 14.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>21.840</td>
<td>2.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>22.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>25.402</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.523</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_1_s1/CLK</td>
</tr>
<tr>
<td>22.493</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_1_s1</td>
</tr>
<tr>
<td>22.450</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 15.966%; route: 4.800, 69.734%; tC2Q: 0.984, 14.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>21.840</td>
<td>2.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>22.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>25.402</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.523</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_2_s1/CLK</td>
</tr>
<tr>
<td>22.493</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_2_s1</td>
</tr>
<tr>
<td>22.450</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 15.966%; route: 4.800, 69.734%; tC2Q: 0.984, 14.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>21.840</td>
<td>2.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>22.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>25.402</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[2][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.523</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_3_s1/CLK</td>
</tr>
<tr>
<td>22.493</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_3_s1</td>
</tr>
<tr>
<td>22.450</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 15.966%; route: 4.800, 69.734%; tC2Q: 0.984, 14.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>21.840</td>
<td>2.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>22.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>25.402</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[2][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.523</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_4_s1/CLK</td>
</tr>
<tr>
<td>22.493</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_4_s1</td>
</tr>
<tr>
<td>22.450</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C31[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 15.966%; route: 4.800, 69.734%; tC2Q: 0.984, 14.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>21.840</td>
<td>2.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>22.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>25.402</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.523</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_5_s1/CLK</td>
</tr>
<tr>
<td>22.493</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_5_s1</td>
</tr>
<tr>
<td>22.450</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 15.966%; route: 4.800, 69.734%; tC2Q: 0.984, 14.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>21.840</td>
<td>2.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>22.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>25.402</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.523</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_6_s1/CLK</td>
</tr>
<tr>
<td>22.493</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_6_s1</td>
</tr>
<tr>
<td>22.450</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 15.966%; route: 4.800, 69.734%; tC2Q: 0.984, 14.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>21.840</td>
<td>2.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>22.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>25.402</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.523</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_7_s1/CLK</td>
</tr>
<tr>
<td>22.493</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_7_s1</td>
</tr>
<tr>
<td>22.450</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 15.966%; route: 4.800, 69.734%; tC2Q: 0.984, 14.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>21.840</td>
<td>2.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>22.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>25.402</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.523</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s1/CLK</td>
</tr>
<tr>
<td>22.493</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s1</td>
</tr>
<tr>
<td>22.450</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C32[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 15.966%; route: 4.800, 69.734%; tC2Q: 0.984, 14.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/wait_one_tick_done_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>21.840</td>
<td>2.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>22.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>25.402</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/wait_one_tick_done_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.523</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/wait_one_tick_done_s1/CLK</td>
</tr>
<tr>
<td>22.493</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/wait_one_tick_done_s1</td>
</tr>
<tr>
<td>22.450</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/wait_one_tick_done_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 15.966%; route: 4.800, 69.734%; tC2Q: 0.984, 14.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>21.840</td>
<td>2.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>22.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>25.402</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.523</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>22.493</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1</td>
</tr>
<tr>
<td>22.450</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C30[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 15.966%; route: 4.800, 69.734%; tC2Q: 0.984, 14.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>21.840</td>
<td>2.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>22.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>25.402</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[1][B]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.523</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>22.493</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1</td>
</tr>
<tr>
<td>22.450</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C30[1][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 15.966%; route: 4.800, 69.734%; tC2Q: 0.984, 14.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>21.840</td>
<td>2.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>22.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>25.402</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.523</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>22.493</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1</td>
</tr>
<tr>
<td>22.450</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C28[2][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 15.966%; route: 4.800, 69.734%; tC2Q: 0.984, 14.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>21.840</td>
<td>2.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>22.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>25.402</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.523</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>22.493</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1</td>
</tr>
<tr>
<td>22.450</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 15.966%; route: 4.800, 69.734%; tC2Q: 0.984, 14.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>21.840</td>
<td>2.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>22.939</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>25.402</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>20.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.523</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>22.493</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1</td>
</tr>
<tr>
<td>22.450</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 15.966%; route: 4.800, 69.734%; tC2Q: 0.984, 14.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>2.491</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>4.779</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s4/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s4</td>
</tr>
<tr>
<td>1.676</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.149%; route: 3.211, 67.183%; tC2Q: 0.844, 17.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>2.491</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>4.779</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4</td>
</tr>
<tr>
<td>1.676</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.149%; route: 3.211, 67.183%; tC2Q: 0.844, 17.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>2.491</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>4.779</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1</td>
</tr>
<tr>
<td>1.676</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.149%; route: 3.211, 67.183%; tC2Q: 0.844, 17.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_roe_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>2.491</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>4.779</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_roe_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_roe_s1/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_roe_s1</td>
</tr>
<tr>
<td>1.676</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_roe_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.149%; route: 3.211, 67.183%; tC2Q: 0.844, 17.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>2.491</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>4.779</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[2][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s1/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s1</td>
</tr>
<tr>
<td>1.676</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C28[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.149%; route: 3.211, 67.183%; tC2Q: 0.844, 17.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_toe_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>2.491</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>4.779</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_toe_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_toe_s1/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_toe_s1</td>
</tr>
<tr>
<td>1.676</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_toe_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.149%; route: 3.211, 67.183%; tC2Q: 0.844, 17.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>2.491</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>4.779</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1</td>
</tr>
<tr>
<td>1.676</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C30[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.149%; route: 3.211, 67.183%; tC2Q: 0.844, 17.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>2.491</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>4.779</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_0_s1/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_0_s1</td>
</tr>
<tr>
<td>1.676</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.149%; route: 3.211, 67.183%; tC2Q: 0.844, 17.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>2.491</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>4.779</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_1_s1/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_1_s1</td>
</tr>
<tr>
<td>1.676</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.149%; route: 3.211, 67.183%; tC2Q: 0.844, 17.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>2.491</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>4.779</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_2_s1/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_2_s1</td>
</tr>
<tr>
<td>1.676</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.149%; route: 3.211, 67.183%; tC2Q: 0.844, 17.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>2.491</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>4.779</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[2][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_3_s1/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_3_s1</td>
</tr>
<tr>
<td>1.676</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C31[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.149%; route: 3.211, 67.183%; tC2Q: 0.844, 17.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>2.491</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>4.779</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[2][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_4_s1/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_4_s1</td>
</tr>
<tr>
<td>1.676</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C31[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.149%; route: 3.211, 67.183%; tC2Q: 0.844, 17.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>2.491</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>4.779</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_5_s1/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_5_s1</td>
</tr>
<tr>
<td>1.676</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.149%; route: 3.211, 67.183%; tC2Q: 0.844, 17.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>2.491</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>4.779</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_6_s1/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_6_s1</td>
</tr>
<tr>
<td>1.676</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.149%; route: 3.211, 67.183%; tC2Q: 0.844, 17.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>2.491</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>4.779</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_7_s1/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_7_s1</td>
</tr>
<tr>
<td>1.676</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.149%; route: 3.211, 67.183%; tC2Q: 0.844, 17.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>2.491</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>4.779</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s1/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s1</td>
</tr>
<tr>
<td>1.676</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C32[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.149%; route: 3.211, 67.183%; tC2Q: 0.844, 17.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/wait_one_tick_done_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>2.491</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>4.779</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/wait_one_tick_done_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/wait_one_tick_done_s1/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/wait_one_tick_done_s1</td>
</tr>
<tr>
<td>1.676</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/wait_one_tick_done_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.149%; route: 3.211, 67.183%; tC2Q: 0.844, 17.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>2.491</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>4.779</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1</td>
</tr>
<tr>
<td>1.676</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C30[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.149%; route: 3.211, 67.183%; tC2Q: 0.844, 17.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>2.491</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>4.779</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][B]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1</td>
</tr>
<tr>
<td>1.676</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C30[1][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.149%; route: 3.211, 67.183%; tC2Q: 0.844, 17.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>2.491</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>4.779</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1</td>
</tr>
<tr>
<td>1.676</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C28[2][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.149%; route: 3.211, 67.183%; tC2Q: 0.844, 17.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>2.491</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>4.779</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1</td>
</tr>
<tr>
<td>1.676</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C28[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.149%; route: 3.211, 67.183%; tC2Q: 0.844, 17.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>2.491</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>4.779</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1</td>
</tr>
<tr>
<td>1.676</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.149%; route: 3.211, 67.183%; tC2Q: 0.844, 17.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>2.491</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>4.779</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s1</td>
</tr>
<tr>
<td>1.676</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C28[1][B]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.149%; route: 3.211, 67.183%; tC2Q: 0.844, 17.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/pending_data_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>2.491</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>4.779</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/pending_data_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/pending_data_s1/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/pending_data_s1</td>
</tr>
<tr>
<td>1.676</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/pending_data_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.149%; route: 3.211, 67.183%; tC2Q: 0.844, 17.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>in1_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/NSS_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>in1_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">in1_ibuf/O</td>
</tr>
<tr>
<td>2.491</td>
<td>1.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>mcu_rst_s0/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">mcu_rst_s0/F</td>
</tr>
<tr>
<td>4.779</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB13[A]</td>
<td style=" font-weight:bold;">CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/NSS_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>539</td>
<td>PLL_L</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB13[A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/NSS_0_s0/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/NSS_0_s0</td>
</tr>
<tr>
<td>1.676</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB13[A]</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/NSS_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 15.149%; route: 3.211, 67.183%; tC2Q: 0.844, 17.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.089</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.339</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.464</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.089</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.339</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.464</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_2_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.089</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.339</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.464</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.089</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.339</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_01</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_01/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.464</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_01/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.089</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.339</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_10</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_10/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.464</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_10/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.089</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.339</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.464</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.089</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.339</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.464</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.089</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.339</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ahb_uart1/TX_fifo_wr_ptr_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ahb_uart1/TX_fifo_wr_ptr_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.464</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ahb_uart1/TX_fifo_wr_ptr_2_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.089</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.339</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ahb_uart1/RX_fifo_buff[3]_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ahb_uart1/RX_fifo_buff[3]_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.464</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ahb_uart1/RX_fifo_buff[3]_0_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.089</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.339</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ahb_uart1/RX_fifo_buff[3]_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.863</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>12.125</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ahb_uart1/RX_fifo_buff[3]_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL1_72M/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.280</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>PLL1_72M/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>22.464</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ahb_uart1/RX_fifo_buff[3]_1_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>539</td>
<td>master_hclk</td>
<td>2.293</td>
<td>0.262</td>
</tr>
<tr>
<td>70</td>
<td>RX_fifo_rd_ptr[0]</td>
<td>9.951</td>
<td>2.497</td>
</tr>
<tr>
<td>70</td>
<td>TX_fifo_rd_ptr[0]</td>
<td>9.841</td>
<td>2.813</td>
</tr>
<tr>
<td>58</td>
<td>master_hrdata[0]</td>
<td>12.398</td>
<td>3.624</td>
</tr>
<tr>
<td>37</td>
<td>TX_fifo_rd_ptr[1]</td>
<td>9.249</td>
<td>2.791</td>
</tr>
<tr>
<td>37</td>
<td>RX_fifo_rd_ptr[1]</td>
<td>9.599</td>
<td>3.145</td>
</tr>
<tr>
<td>37</td>
<td>clk_d</td>
<td>29.070</td>
<td>1.727</td>
</tr>
<tr>
<td>32</td>
<td>n429_3</td>
<td>11.485</td>
<td>1.646</td>
</tr>
<tr>
<td>25</td>
<td>reg_dir</td>
<td>16.406</td>
<td>1.171</td>
</tr>
<tr>
<td>21</td>
<td>RX_fifo_wr_ptr[0]</td>
<td>8.965</td>
<td>1.474</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R8C7</td>
<td>87.50%</td>
</tr>
<tr>
<td>R11C28</td>
<td>87.50%</td>
</tr>
<tr>
<td>R14C2</td>
<td>87.50%</td>
</tr>
<tr>
<td>R14C29</td>
<td>84.72%</td>
</tr>
<tr>
<td>R13C11</td>
<td>83.33%</td>
</tr>
<tr>
<td>R7C8</td>
<td>83.33%</td>
</tr>
<tr>
<td>R7C9</td>
<td>83.33%</td>
</tr>
<tr>
<td>R15C2</td>
<td>81.94%</td>
</tr>
<tr>
<td>R14C30</td>
<td>81.94%</td>
</tr>
<tr>
<td>R7C11</td>
<td>81.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name osc_clk -period 37.037 -waveform {0 18.518} [all_inputs] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
