/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [22:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [6:0] celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_45z;
  reg [10:0] celloutsig_0_46z;
  wire [18:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  reg [7:0] celloutsig_1_0z;
  reg [3:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [8:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[89] & in_data[48]);
  assign celloutsig_0_45z = ~(celloutsig_0_12z & celloutsig_0_13z);
  assign celloutsig_1_4z = ~(celloutsig_1_2z & in_data[136]);
  assign celloutsig_1_8z = ~celloutsig_1_4z;
  assign celloutsig_1_15z = ~celloutsig_1_5z;
  assign celloutsig_0_7z = ~celloutsig_0_0z;
  assign celloutsig_0_18z = ~celloutsig_0_6z;
  assign celloutsig_1_2z = in_data[152] | celloutsig_1_1z;
  assign celloutsig_0_6z = celloutsig_0_0z | celloutsig_0_3z;
  assign celloutsig_1_5z = celloutsig_1_1z ^ celloutsig_1_3z[5];
  assign celloutsig_0_4z = { in_data[22:6], celloutsig_0_1z, celloutsig_0_1z } + { in_data[29:13], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_16z = { celloutsig_1_13z[0], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_15z } + celloutsig_1_9z[9:1];
  assign celloutsig_0_12z = { celloutsig_0_8z[5:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z } >= { celloutsig_0_4z[13:6], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_1z = ! in_data[40:27];
  assign celloutsig_1_7z = { in_data[134:133], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z } || celloutsig_1_0z[5:1];
  assign celloutsig_0_10z = { celloutsig_0_4z[10:0], celloutsig_0_7z } || { in_data[83:79], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_13z = { celloutsig_0_9z[3:1], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_6z } || { in_data[67:48], celloutsig_0_8z };
  assign celloutsig_0_14z = { celloutsig_0_4z[7], celloutsig_0_3z, celloutsig_0_12z } || celloutsig_0_4z[4:2];
  assign celloutsig_0_8z = { celloutsig_0_4z[13:12], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_7z } % { 1'h1, celloutsig_0_4z[11:5] };
  assign celloutsig_1_9z[10:1] = in_data[168] ? { celloutsig_1_3z[4:3], celloutsig_1_0z } : { in_data[170:169], 1'h0, in_data[167:162], celloutsig_1_1z };
  assign celloutsig_1_19z = celloutsig_1_16z[0] ? { celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_13z } : { celloutsig_1_16z[1], 1'h0, celloutsig_1_9z[10:1], celloutsig_1_7z };
  assign celloutsig_0_11z = celloutsig_0_6z ? { celloutsig_0_5z[3:1], celloutsig_0_2z } : { celloutsig_0_5z[2:1], 1'h0, celloutsig_0_7z };
  assign celloutsig_0_9z = { celloutsig_0_4z[6], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z } | { celloutsig_0_5z[3:1], celloutsig_0_7z };
  assign celloutsig_0_16z = { in_data[26:8], celloutsig_0_5z } | { in_data[34:23], celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_15z = | celloutsig_0_11z;
  assign celloutsig_0_3z = ^ in_data[39:15];
  assign celloutsig_1_6z = ^ { celloutsig_1_0z[5:1], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_5z = in_data[41:38] >>> { celloutsig_0_4z[15:13], celloutsig_0_0z };
  assign celloutsig_1_3z = { in_data[156:153], celloutsig_1_2z, celloutsig_1_2z } - { in_data[173:169], celloutsig_1_1z };
  assign celloutsig_0_19z = { celloutsig_0_8z[6:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_7z } ^ celloutsig_0_16z[8:0];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_46z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_46z = { celloutsig_0_19z[4:1], celloutsig_0_20z };
  always_latch
    if (clkin_data[96]) celloutsig_1_0z = 8'h00;
    else if (clkin_data[32]) celloutsig_1_0z = in_data[104:97];
  always_latch
    if (!clkin_data[96]) celloutsig_1_13z = 4'h0;
    else if (!clkin_data[64]) celloutsig_1_13z = celloutsig_1_9z[8:5];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_20z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_20z = { in_data[87:83], celloutsig_0_18z, celloutsig_0_15z };
  assign celloutsig_1_1z = ~((in_data[116] & in_data[183]) | (celloutsig_1_0z[4] & celloutsig_1_0z[2]));
  assign celloutsig_1_18z = ~((celloutsig_1_8z & in_data[185]) | (celloutsig_1_4z & celloutsig_1_0z[5]));
  assign celloutsig_0_2z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_1z & celloutsig_0_0z));
  assign celloutsig_1_9z[0] = celloutsig_1_7z;
  assign { out_data[128], out_data[108:96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
