Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'LO_real' [D:/1111/DCCDL/VIVADO/lab6/fft/fft.srcs/sources_1/new/fft_top.v:22]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 13 for port 'LI_real' [D:/1111/DCCDL/VIVADO/lab6/fft/fft.srcs/sources_1/new/stage_4.v:41]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 13 for port 'LO_real' [D:/1111/DCCDL/VIVADO/lab6/fft/fft.srcs/sources_1/new/stage_4.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
