// Seed: 1277644156
`timescale 1 ps / 1 ps
module module_0 (
    output logic id_0,
    input  logic id_1
    , id_3,
    output logic id_2
);
  assign id_2 = 1;
endmodule
