# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# Block Designs: bd/design_1_2c/design_1_2c.bd
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_2c || ORIG_REF_NAME==design_1_2c} -quiet] -quiet

# IP: bd/design_1_2c/ip/design_1_2c_processing_system7_0_0/design_1_2c_processing_system7_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_2c_processing_system7_0_0 || ORIG_REF_NAME==design_1_2c_processing_system7_0_0} -quiet] -quiet

# IP: bd/design_1_2c/ip/design_1_2c_blk_mem_gen_0_0/design_1_2c_blk_mem_gen_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_2c_blk_mem_gen_0_0 || ORIG_REF_NAME==design_1_2c_blk_mem_gen_0_0} -quiet] -quiet

# IP: bd/design_1_2c/ip/design_1_2c_blk_mem_gen_0_1/design_1_2c_blk_mem_gen_0_1.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_2c_blk_mem_gen_0_1 || ORIG_REF_NAME==design_1_2c_blk_mem_gen_0_1} -quiet] -quiet

# IP: bd/design_1_2c/ip/design_1_2c_axi_bram_ctrl_0_0/design_1_2c_axi_bram_ctrl_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_2c_axi_bram_ctrl_0_0 || ORIG_REF_NAME==design_1_2c_axi_bram_ctrl_0_0} -quiet] -quiet

# IP: bd/design_1_2c/ip/design_1_2c_axi_bram_ctrl_0_1/design_1_2c_axi_bram_ctrl_0_1.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_2c_axi_bram_ctrl_0_1 || ORIG_REF_NAME==design_1_2c_axi_bram_ctrl_0_1} -quiet] -quiet

# IP: bd/design_1_2c/ip/design_1_2c_rst_ps7_0_100M_0/design_1_2c_rst_ps7_0_100M_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_2c_rst_ps7_0_100M_0 || ORIG_REF_NAME==design_1_2c_rst_ps7_0_100M_0} -quiet] -quiet

# IP: bd/design_1_2c/ip/design_1_2c_xbar_1/design_1_2c_xbar_1.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_2c_xbar_1 || ORIG_REF_NAME==design_1_2c_xbar_1} -quiet] -quiet

# IP: bd/design_1_2c/ip/design_1_2c_axi_interconnect_0_1/design_1_2c_axi_interconnect_0_1.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_2c_axi_interconnect_0_1 || ORIG_REF_NAME==design_1_2c_axi_interconnect_0_1} -quiet] -quiet

# IP: bd/design_1_2c/ip/design_1_2c_auto_pc_0/design_1_2c_auto_pc_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_2c_auto_pc_0 || ORIG_REF_NAME==design_1_2c_auto_pc_0} -quiet] -quiet

# IP: bd/design_1_2c/ip/design_1_2c_auto_pc_1/design_1_2c_auto_pc_1.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_2c_auto_pc_1 || ORIG_REF_NAME==design_1_2c_auto_pc_1} -quiet] -quiet

# IP: bd/design_1_2c/ip/design_1_2c_auto_pc_2/design_1_2c_auto_pc_2.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_2c_auto_pc_2 || ORIG_REF_NAME==design_1_2c_auto_pc_2} -quiet] -quiet

# IP: bd/design_1_2c/ip/design_1_2c_multicycle_pipeline_0_34/design_1_2c_multicycle_pipeline_0_34.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_2c_multicycle_pipeline_0_34 || ORIG_REF_NAME==design_1_2c_multicycle_pipeline_0_34} -quiet] -quiet

# IP: bd/design_1_2c/ip/design_1_2c_multicycle_pipeline_0_35/design_1_2c_multicycle_pipeline_0_35.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_2c_multicycle_pipeline_0_35 || ORIG_REF_NAME==design_1_2c_multicycle_pipeline_0_35} -quiet] -quiet

# XDC: /home/goossens/book-2022.1/new_book_ip/multicore_multicycle_ip/z1_multicore_multicycle_2c_ip.gen/sources_1/bd/design_1_2c/design_1_2c_ooc.xdc
