Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Jan  3 22:45:23 2022
| Host         : HALx1 running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_drc -file chip_test_env_wrapper_drc_routed.rpt -pb chip_test_env_wrapper_drc_routed.pb -rpx chip_test_env_wrapper_drc_routed.rpx
| Design       : chip_test_env_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 6
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 6          |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/next_state_reg[4]_i_2_n_0 is a gated clock net sourced by a combinational pin chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/next_state_reg[4]_i_2/O, cell chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/next_state_reg[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/trigger_vdd_0_reg_i_2_n_0 is a gated clock net sourced by a combinational pin chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/trigger_vdd_0_reg_i_2/O, cell chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/trigger_vdd_0_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/trigger_vdd_1_reg_i_2_n_0 is a gated clock net sourced by a combinational pin chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/trigger_vdd_1_reg_i_2/O, cell chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/trigger_vdd_1_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/trigger_vdd_2_reg_i_2_n_0 is a gated clock net sourced by a combinational pin chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/trigger_vdd_2_reg_i_2/O, cell chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/trigger_vdd_2_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/trigger_vdd_3_reg_i_2_n_0 is a gated clock net sourced by a combinational pin chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/trigger_vdd_3_reg_i_2/O, cell chip_test_env_i/ADC_board_0/inst/ADC_board_v1_0_S00_AXI_inst/my_adc/trigger_vdd_3_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/next_state is a gated clock net sourced by a combinational pin chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[16]_i_2/O, cell chip_test_env_i/chip_fsm_controller_0/inst/chip_fsm_controller_v1_0_S00_AXI_inst/my_chip_fsm_control/CHIP_FSM/FSM_onehot_next_state_reg[16]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


