#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\Users\pocht\scoop\apps\iverilog\current\lib\ivl\system.vpi";
:vpi_module "C:\Users\pocht\scoop\apps\iverilog\current\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\pocht\scoop\apps\iverilog\current\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\pocht\scoop\apps\iverilog\current\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\pocht\scoop\apps\iverilog\current\lib\ivl\va_math.vpi";
:vpi_module "C:\Users\pocht\scoop\apps\iverilog\current\lib\ivl\v2009.vpi";
S_00000161b90c08e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000161b90c2d10 .scope module, "cache_tb" "cache_tb" 3 3;
 .timescale 0 0;
L_00000161b906f0a0 .functor BUFZ 1, v00000161b911db60_0, C4<0>, C4<0>, C4<0>;
L_00000161b906f110 .functor BUFZ 14, v00000161b911a740_0, C4<00000000000000>, C4<00000000000000>, C4<00000000000000>;
v00000161b911bdc0_0 .net "A1", 13 0, L_00000161b906f110;  1 drivers
RS_00000161b90c3628 .resolv tri, L_00000161b911f3c0, v00000161b911e4c0_0;
v00000161b911ab00_0 .net8 "C1", 2 0, RS_00000161b90c3628;  2 drivers
v00000161b911a380_0 .net "CLK", 0 0, L_00000161b906f0a0;  1 drivers
RS_00000161b90c36e8 .resolv tri, L_00000161b911dd40, v00000161b911d840_0;
v00000161b911a240_0 .net8 "D1", 15 0, RS_00000161b90c36e8;  2 drivers
o00000161b90c30b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000161b911be60_0 .net "RESET", 0 0, o00000161b90c30b8;  0 drivers
v00000161b911a420_0 .var "a", 0 0;
v00000161b911a740_0 .var "a1", 13 0;
v00000161b911e4c0_0 .var "c1", 2 0;
v00000161b911db60_0 .var "clk", 0 0;
v00000161b911d840_0 .var "d1", 15 0;
S_00000161b90abe50 .scope module, "ch" "cache" 3 10, 4 3 0, S_00000161b90c2d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 14 "A1";
    .port_info 3 /INOUT 16 "D1";
    .port_info 4 /INOUT 3 "C1";
P_00000161b90ac570 .param/l "ADDR1_BUS_SIZE" 0 4 18, +C4<00000000000000000000000000001110>;
P_00000161b90ac5a8 .param/l "ADDR2_BUS_SIZE" 0 4 19, +C4<00000000000000000000000000001110>;
P_00000161b90ac5e0 .param/l "C1_INVALIDATE_LINE" 0 4 28, +C4<00000000000000000000000000000100>;
P_00000161b90ac618 .param/l "C1_NOP" 0 4 24, +C4<00000000000000000000000000000000>;
P_00000161b90ac650 .param/l "C1_READ16" 0 4 26, +C4<00000000000000000000000000000010>;
P_00000161b90ac688 .param/l "C1_READ32" 0 4 27, +C4<00000000000000000000000000000011>;
P_00000161b90ac6c0 .param/l "C1_READ8" 0 4 25, +C4<00000000000000000000000000000001>;
P_00000161b90ac6f8 .param/l "C1_RESPONSE" 0 4 32, +C4<00000000000000000000000000000111>;
P_00000161b90ac730 .param/l "C1_WRITE16" 0 4 30, +C4<00000000000000000000000000000110>;
P_00000161b90ac768 .param/l "C1_WRITE32" 0 4 31, +C4<00000000000000000000000000000111>;
P_00000161b90ac7a0 .param/l "C1_WRITE8" 0 4 29, +C4<00000000000000000000000000000101>;
P_00000161b90ac7d8 .param/l "C2_NOP" 0 4 33, +C4<00000000000000000000000000000000>;
P_00000161b90ac810 .param/l "C2_READ_LINE" 0 4 34, +C4<00000000000000000000000000000010>;
P_00000161b90ac848 .param/l "C2_RESPONSE" 0 4 36, +C4<00000000000000000000000000000001>;
P_00000161b90ac880 .param/l "C2_WRITE_LINE" 0 4 35, +C4<00000000000000000000000000000011>;
P_00000161b90ac8b8 .param/l "CACHE_ADDR_SIZE" 0 4 13, +C4<00000000000000000000000000010101>;
P_00000161b90ac8f0 .param/l "CACHE_LINE_COUNT" 0 4 7, +C4<00000000000000000000000010000000>;
P_00000161b90ac928 .param/l "CACHE_LINE_SIZE" 0 4 6, +C4<00000000000000000000000010000000>;
P_00000161b90ac960 .param/l "CACHE_OFFSET_SIZE" 0 4 12, +C4<00000000000000000000000000000111>;
P_00000161b90ac998 .param/l "CACHE_SETS_COUNT" 0 4 9, +C4<00000000000000000000000001000000>;
P_00000161b90ac9d0 .param/l "CACHE_SET_SIZE" 0 4 11, +C4<00000000000000000000000000000110>;
P_00000161b90aca08 .param/l "CACHE_SIZE" 0 4 5, +C4<00000000000000000100000000000000>;
P_00000161b90aca40 .param/l "CACHE_TAG_SIZE" 0 4 10, +C4<00000000000000000000000000001000>;
P_00000161b90aca78 .param/l "CACHE_WAY" 0 4 8, +C4<00000000000000000000000000000010>;
P_00000161b90acab0 .param/l "CTR1_BUS_SIZE" 0 4 20, +C4<00000000000000000000000000000011>;
P_00000161b90acae8 .param/l "CTR2_BUS_SIZE" 0 4 21, +C4<00000000000000000000000000000010>;
P_00000161b90acb20 .param/l "DATA1_BUS_SIZE" 0 4 16, +C4<00000000000000000000000000010000>;
P_00000161b90acb58 .param/l "DATA2_BUS_SIZE" 0 4 17, +C4<00000000000000000000000000010000>;
P_00000161b90acb90 .param/l "MEM_SIZE" 0 4 4, +C4<00000000001000000000000000000000>;
L_00000161b906efc0 .functor BUFZ 14, v00000161b911a100_0, C4<00000000000000>, C4<00000000000000>, C4<00000000000000>;
v00000161b911b140_0 .net "A1", 13 0, L_00000161b906f110;  alias, 1 drivers
v00000161b911b960_0 .net "A2", 13 0, L_00000161b906efc0;  1 drivers
v00000161b911b320_0 .net8 "C1", 2 0, RS_00000161b90c3628;  alias, 2 drivers
v00000161b911a6a0_0 .var "C1_test_value", 2 0;
v00000161b911bf00_0 .var/2u "C1_write_enabled", 0 0;
RS_00000161b90c2fc8 .resolv tri, L_00000161b911f640, v00000161b911b0a0_0;
v00000161b911ad80_0 .net8 "C2", 1 0, RS_00000161b90c2fc8;  2 drivers
v00000161b911a880_0 .net "CLK", 0 0, L_00000161b906f0a0;  alias, 1 drivers
v00000161b911aec0_0 .var "CLK_test_value", 0 0;
v00000161b911a560_0 .net8 "D1", 15 0, RS_00000161b90c36e8;  alias, 2 drivers
v00000161b911af60_0 .var/2u "D1_write_enabled", 0 0;
RS_00000161b90c3058 .resolv tri, L_00000161b911e880, v00000161b911bb40_0;
v00000161b911a600_0 .net8 "D2", 15 0, RS_00000161b90c3058;  2 drivers
v00000161b911bc80_0 .net "RESET", 0 0, o00000161b90c30b8;  alias, 0 drivers
o00000161b90c3748 .functor BUFZ 3, C4<zzz>; HiZ drive
; Elide local net with no drivers, v00000161b911b000_0 name=_ivl_0
o00000161b90c3778 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000161b911b6e0_0 name=_ivl_4
v00000161b911a100_0 .var "a2", 13 0;
v00000161b911b3c0_0 .var "addr_offset", 6 0;
v00000161b911aba0_0 .var "addr_set", 5 0;
v00000161b911a1a0_0 .var "addr_tag", 7 0;
v00000161b911a4c0_0 .var "c1", 2 0;
v00000161b911b0a0_0 .var "c2", 1 0;
v00000161b911a920_0 .var/2s "command_C1", 7 0;
v00000161b911b460_0 .var/2u "command_is_running", 0 0;
v00000161b911b1e0_0 .var "d1", 15 0;
v00000161b911bb40_0 .var "d2", 15 0;
v00000161b911b280 .array "data", 0 127, 127 0;
v00000161b911b500 .array/2u "dirty", 0 127, 0 0;
v00000161b911b780 .array/2s "lru_priority", 0 127, 31 0;
v00000161b911aa60_0 .var "offset_test_value", 6 0;
v00000161b911bd20_0 .var "set_test_value", 5 0;
v00000161b911b5a0 .array "tag", 0 127, 7 0;
v00000161b911b640_0 .var "tag_test_value", 7 0;
v00000161b911b8c0 .array/2u "valid", 0 127, 0 0;
L_00000161b911f3c0 .functor MUXZ 3, o00000161b90c3748, v00000161b911a4c0_0, v00000161b911bf00_0, C4<>;
L_00000161b911dd40 .functor MUXZ 16, o00000161b90c3778, v00000161b911b1e0_0, v00000161b911af60_0, C4<>;
S_00000161b90abfe0 .scope module, "ctr" "mem_ctr" 4 48, 5 1 0, S_00000161b90abe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 14 "A2";
    .port_info 3 /INOUT 16 "D2";
    .port_info 4 /INOUT 2 "C2";
P_00000161b8fc2d60 .param/l "ADDR2_BUS_SIZE" 0 5 8, +C4<00000000000000000000000000001110>;
P_00000161b8fc2d98 .param/l "C2_NOP" 0 5 13, +C4<00000000000000000000000000000000>;
P_00000161b8fc2dd0 .param/l "C2_READ_LINE" 0 5 14, +C4<00000000000000000000000000000010>;
P_00000161b8fc2e08 .param/l "C2_RESPONSE" 0 5 16, +C4<00000000000000000000000000000001>;
P_00000161b8fc2e40 .param/l "C2_WRITE_LINE" 0 5 15, +C4<00000000000000000000000000000011>;
P_00000161b8fc2e78 .param/l "CACHE_LINE_COUNT" 0 5 5, +C4<00000000000000000000000010000000>;
P_00000161b8fc2eb0 .param/l "CACHE_LINE_SIZE" 0 5 4, +C4<00000000000000000100000000000000>;
P_00000161b8fc2ee8 .param/l "CTR2_BUS_SIZE" 0 5 10, +C4<00000000000000000000000000000010>;
P_00000161b8fc2f20 .param/l "DATA2_BUS_SIZE" 0 5 9, +C4<00000000000000000000000000010000>;
P_00000161b8fc2f58 .param/l "MEM_OFFSET_SIZE" 0 5 7, +C4<00000000000000000000000000000111>;
P_00000161b8fc2f90 .param/l "MEM_SEGMENT_COUNT" 0 5 11, +C4<00000000000000000000000010000000>;
P_00000161b8fc2fc8 .param/l "MEM_SIZE" 0 5 3, +C4<00000000001000000000000000000000>;
P_00000161b8fc3000 .param/l "MEM_TAG_SIZE" 0 5 6, +C4<00000000000000000000000000001110>;
P_00000161b8fc3038 .param/l "_SEED" 0 5 2, +C4<00000000000000110111000011110110>;
v00000161b90accc0_0 .net "A2", 13 0, L_00000161b906efc0;  alias, 1 drivers
v00000161b90ad300_0 .net8 "C2", 1 0, RS_00000161b90c2fc8;  alias, 2 drivers
v00000161b90ad3a0_0 .var/2u "C2_write_enabled", 0 0;
v00000161b90ace00_0 .net "CLK", 0 0, L_00000161b906f0a0;  alias, 1 drivers
v00000161b90acea0_0 .net8 "D2", 15 0, RS_00000161b90c3058;  alias, 2 drivers
v00000161b90ad760_0 .var/2u "D2_write_enabled", 0 0;
v00000161b90ad260_0 .net "RESET", 0 0, o00000161b90c30b8;  alias, 0 drivers
v00000161b90ad4e0_0 .var/2s "SEED", 31 0;
v00000161b90acd60_0 .net/2u *"_ivl_0", 31 0, L_00000161b911eba0;  1 drivers
v00000161b90acf40_0 .net/2u *"_ivl_12", 31 0, L_00000161b911d7a0;  1 drivers
L_00000161b911f7f8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000161b90ad580_0 .net/2u *"_ivl_15", 30 0, L_00000161b911f7f8;  1 drivers
L_00000161b911f840 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000161b90ad9e0_0 .net/2u *"_ivl_16", 31 0, L_00000161b911f840;  1 drivers
v00000161b90ad080_0 .net *"_ivl_18", 0 0, L_00000161b911eb00;  1 drivers
o00000161b90c3208 .functor BUFZ 2, C4<zz>; HiZ drive
; Elide local net with no drivers, v00000161b90ad120_0 name=_ivl_20
L_00000161b911f768 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000161b90ad620_0 .net/2u *"_ivl_3", 30 0, L_00000161b911f768;  1 drivers
L_00000161b911f7b0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000161b90ad6c0_0 .net/2u *"_ivl_4", 31 0, L_00000161b911f7b0;  1 drivers
v00000161b90ad800_0 .net *"_ivl_6", 0 0, L_00000161b911f460;  1 drivers
o00000161b90c32c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000161b90ad8a0_0 name=_ivl_8
v00000161b90ad940_0 .var "addr_tag", 13 0;
v00000161b90ada80_0 .var "c2", 1 0;
v00000161b911baa0_0 .var/2s "command", 7 0;
v00000161b911a7e0_0 .var "d2", 15 0;
v00000161b911ae20 .array/2u "data", 0 127, 16383 0;
v00000161b911a060 .array "tag", 0 127, 13 0;
E_00000161b90b3fd0 .event posedge, v00000161b90ad260_0, v00000161b90ace00_0;
L_00000161b911eba0 .concat [ 1 31 0 0], v00000161b90ad760_0, L_00000161b911f768;
L_00000161b911f460 .cmp/eq 32, L_00000161b911eba0, L_00000161b911f7b0;
L_00000161b911e880 .functor MUXZ 16, o00000161b90c32c8, v00000161b911a7e0_0, L_00000161b911f460, C4<>;
L_00000161b911d7a0 .concat [ 1 31 0 0], v00000161b90ad3a0_0, L_00000161b911f7f8;
L_00000161b911eb00 .cmp/eq 32, L_00000161b911d7a0, L_00000161b911f840;
L_00000161b911f640 .functor MUXZ 2, o00000161b90c3208, v00000161b90ada80_0, L_00000161b911eb00, C4<>;
S_00000161b906f340 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 70, 5 70 0, S_00000161b90abfe0;
 .timescale 0 0;
v00000161b90acfe0_0 .var/2s "i", 31 0;
S_00000161b906f4d0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 5 73, 5 73 0, S_00000161b906f340;
 .timescale 0 0;
v00000161b90adb20_0 .var/2s "j", 31 0;
S_00000161b9005b70 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 5 82, 5 82 0, S_00000161b90abfe0;
 .timescale 0 0;
v00000161b90ad1c0_0 .var/2s "i", 31 0;
S_00000161b9005d00 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 5 84, 5 84 0, S_00000161b9005b70;
 .timescale 0 0;
v00000161b90ad440_0 .var/2s "j", 31 0;
S_00000161b90adbe0 .scope function.void, "init" "init" 5 41, 5 41 0, S_00000161b90abfe0;
 .timescale 0 0;
TD_cache_tb.ch.ctr.init ;
    %fork t_1, S_00000161b90add70;
    %jmp t_0;
    .scope S_00000161b90add70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000161b90acc20_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000161b90acc20_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_func 5 43 "$random" 32, v00000161b90ad4e0_0 {0 0 0};
    %pad/s 16384;
    %cast2;
    %ix/getv/s 4, v00000161b90acc20_0;
    %store/vec4a v00000161b911ae20, 4, 0;
    %load/vec4 v00000161b90acc20_0;
    %pad/s 14;
    %ix/getv/s 4, v00000161b90acc20_0;
    %store/vec4a v00000161b911a060, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000161b90acc20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000161b90acc20_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_00000161b90adbe0;
t_0 %join;
    %end;
S_00000161b90add70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 42, 5 42 0, S_00000161b90adbe0;
 .timescale 0 0;
v00000161b90acc20_0 .var/2s "i", 31 0;
S_00000161b90adf00 .scope function.vec2.u8, "get_data_size" "get_data_size" 4 120, 4 120 0, S_00000161b90abe50;
 .timescale 0 0;
v00000161b911ace0_0 .var/2s "command", 7 0;
; Variable get_data_size is bool return value of scope S_00000161b90adf00
TD_cache_tb.ch.get_data_size ;
    %load/vec4 v00000161b911ace0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to get_data_size (store_vec4_to_lval)
    %disable/flow S_00000161b90adf00;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to get_data_size (store_vec4_to_lval)
    %disable/flow S_00000161b90adf00;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 32, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to get_data_size (store_vec4_to_lval)
    %disable/flow S_00000161b90adf00;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to get_data_size (store_vec4_to_lval)
    %disable/flow S_00000161b90adf00;
    %end;
S_00000161b90ae090 .scope task, "read_data_from_mem" "read_data_from_mem" 4 129, 4 129 0, S_00000161b90abe50;
 .timescale 0 0;
TD_cache_tb.ch.read_data_from_mem ;
    %delay 8, 0;
    %vpi_call/w 4 130 "$display", "Cache miss!" {0 0 0};
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b8c0, 4;
    %vpi_call/w 4 131 "$display", "valid = %d", S<0,vec4,u1> {1 0 0};
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b8c0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000161b911b0a0_0, 0, 2;
    %load/vec4 v00000161b911a1a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 8;
    %load/vec4 v00000161b911aba0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 6;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v00000161b911bb40_0, 0, 16;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b8c0, 4, 0;
    %load/vec4 v00000161b911a1a0_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b5a0, 4, 0;
    %fork t_3, S_00000161b90ae220;
    %jmp t_2;
    .scope S_00000161b90ae220;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000161b911bbe0_0, 0, 32;
T_2.8 ;
    %load/vec4 v00000161b911bbe0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_2.9, 5;
    %load/vec4 v00000161b911bbe0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_2.10, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_2.11, 8;
T_2.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.11, 8;
 ; End of false expr.
    %blend;
T_2.11;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000161b911a600_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv/s 5, v00000161b911bbe0_0;
    %flag_or 4, 8;
    %store/vec4a v00000161b911b280, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000161b911bbe0_0;
    %pushi/vec4 16, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000161b911bbe0_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %end;
    .scope S_00000161b90ae090;
t_2 %join;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b8c0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000161b911b0a0_0, 0, 2;
    %load/vec4 v00000161b911a1a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 8;
    %load/vec4 v00000161b911aba0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 6;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v00000161b911bb40_0, 0, 16;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b8c0, 4, 0;
    %load/vec4 v00000161b911a1a0_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b5a0, 4, 0;
    %fork t_5, S_00000161b90ae3b0;
    %jmp t_4;
    .scope S_00000161b90ae3b0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000161b911b820_0, 0, 32;
T_2.14 ;
    %load/vec4 v00000161b911b820_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_2.15, 5;
    %load/vec4 v00000161b911b820_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_2.16, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000161b911a600_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv/s 5, v00000161b911b820_0;
    %flag_or 4, 8;
    %store/vec4a v00000161b911b280, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000161b911b820_0;
    %pushi/vec4 16, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000161b911b820_0, 0, 32;
    %jmp T_2.14;
T_2.15 ;
    %end;
    .scope S_00000161b90ae090;
t_4 %join;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b780, 4;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b780, 4;
    %cmp/s;
    %jmp/0xz  T_2.18, 5;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b500, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.20, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000161b911b0a0_0, 0, 2;
    %load/vec4 v00000161b911a1a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 8;
    %load/vec4 v00000161b911aba0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 6;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b500, 4, 0;
T_2.20 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000161b911b0a0_0, 0, 2;
    %load/vec4 v00000161b911a1a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 8;
    %load/vec4 v00000161b911aba0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 6;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v00000161b911bb40_0, 0, 16;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b8c0, 4, 0;
    %load/vec4 v00000161b911a1a0_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b5a0, 4, 0;
    %fork t_7, S_00000161b90ae540;
    %jmp t_6;
    .scope S_00000161b90ae540;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000161b911ac40_0, 0, 32;
T_2.22 ;
    %load/vec4 v00000161b911ac40_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_2.23, 5;
    %load/vec4 v00000161b911ac40_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_2.24, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_2.25, 8;
T_2.24 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.25, 8;
 ; End of false expr.
    %blend;
T_2.25;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000161b911a600_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv/s 5, v00000161b911ac40_0;
    %flag_or 4, 8;
    %store/vec4a v00000161b911b280, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000161b911ac40_0;
    %pushi/vec4 16, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000161b911ac40_0, 0, 32;
    %jmp T_2.22;
T_2.23 ;
    %end;
    .scope S_00000161b90ae090;
t_6 %join;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b780, 4, 0;
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b500, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.26, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000161b911b0a0_0, 0, 2;
    %load/vec4 v00000161b911a1a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 8;
    %load/vec4 v00000161b911aba0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 6;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b500, 4, 0;
T_2.26 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000161b911b0a0_0, 0, 2;
    %load/vec4 v00000161b911a1a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 8;
    %load/vec4 v00000161b911aba0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 6;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b8c0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b5a0, 4, 0;
    %fork t_9, S_00000161b911c420;
    %jmp t_8;
    .scope S_00000161b911c420;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000161b911ba00_0, 0, 32;
T_2.28 ;
    %load/vec4 v00000161b911ba00_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_2.29, 5;
    %load/vec4 v00000161b911ba00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_2.30, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_2.31, 8;
T_2.30 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.31, 8;
 ; End of false expr.
    %blend;
T_2.31;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000161b911a600_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv/s 5, v00000161b911ba00_0;
    %flag_or 4, 8;
    %store/vec4a v00000161b911b280, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000161b911ba00_0;
    %pushi/vec4 16, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000161b911ba00_0, 0, 32;
    %jmp T_2.28;
T_2.29 ;
    %end;
    .scope S_00000161b90ae090;
t_8 %join;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b780, 4, 0;
T_2.19 ;
T_2.13 ;
T_2.7 ;
    %end;
S_00000161b90ae220 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 4 139, 4 139 0, S_00000161b90ae090;
 .timescale 0 0;
v00000161b911bbe0_0 .var/2s "i", 31 0;
S_00000161b90ae3b0 .scope begin, "$ivl_for_loop7" "$ivl_for_loop7" 4 150, 4 150 0, S_00000161b90ae090;
 .timescale 0 0;
v00000161b911b820_0 .var/2s "i", 31 0;
S_00000161b90ae540 .scope begin, "$ivl_for_loop8" "$ivl_for_loop8" 4 167, 4 167 0, S_00000161b90ae090;
 .timescale 0 0;
v00000161b911ac40_0 .var/2s "i", 31 0;
S_00000161b911c420 .scope begin, "$ivl_for_loop9" "$ivl_for_loop9" 4 184, 4 184 0, S_00000161b90ae090;
 .timescale 0 0;
v00000161b911ba00_0 .var/2s "i", 31 0;
S_00000161b911c5b0 .scope function.void, "reset" "reset" 4 94, 4 94 0, S_00000161b90abe50;
 .timescale 0 0;
TD_cache_tb.ch.reset ;
    %fork t_11, S_00000161b911d410;
    %jmp t_10;
    .scope S_00000161b911d410;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000161b911a2e0_0, 0, 32;
T_3.32 ;
    %load/vec4 v00000161b911a2e0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_3.33, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v00000161b911a2e0_0;
    %store/vec4a v00000161b911b8c0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v00000161b911a2e0_0;
    %store/vec4a v00000161b911b500, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000161b911a2e0_0;
    %store/vec4a v00000161b911b5a0, 4, 0;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 4, v00000161b911a2e0_0;
    %store/vec4a v00000161b911b280, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000161b911a2e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000161b911a2e0_0, 0, 32;
    %jmp T_3.32;
T_3.33 ;
    %end;
    .scope S_00000161b911c5b0;
t_10 %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000161b911a1a0_0, 0, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000161b911aba0_0, 0, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000161b911b3c0_0, 0, 7;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000161b911a920_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000161b911b460_0, 0, 1;
    %end;
S_00000161b911d410 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 4 95, 4 95 0, S_00000161b911c5b0;
 .timescale 0 0;
v00000161b911a2e0_0 .var/2s "i", 31 0;
    .scope S_00000161b90abfe0;
T_4 ;
    %pushi/vec4 225526, 0, 32;
    %store/vec4 v00000161b90ad4e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000161b90ad760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000161b90ad3a0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_00000161b90abfe0;
T_5 ;
    %callf/void TD_cache_tb.ch.ctr.init, S_00000161b90adbe0;
    %end;
    .thread T_5;
    .scope S_00000161b90abfe0;
T_6 ;
    %wait E_00000161b90b3fd0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000161b90ad3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000161b90ad760_0, 0, 1;
    %load/vec4 v00000161b90ad260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %callf/void TD_cache_tb.ch.ctr.init, S_00000161b90adbe0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000161b90ad300_0;
    %pad/u 8;
    %cast2;
    %store/vec4 v00000161b911baa0_0, 0, 8;
    %load/vec4 v00000161b911baa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000161b90ada80_0, 0, 2;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v00000161b90accc0_0;
    %store/vec4 v00000161b90ad940_0, 0, 14;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000161b90ad3a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000161b90ada80_0, 0, 2;
    %fork t_13, S_00000161b906f340;
    %jmp t_12;
    .scope S_00000161b906f340;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000161b90acfe0_0, 0, 32;
T_6.6 ;
    %load/vec4 v00000161b90acfe0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.7, 5;
    %ix/getv/s 4, v00000161b90acfe0_0;
    %load/vec4a v00000161b911a060, 4;
    %load/vec4 v00000161b90ad940_0;
    %cmp/e;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000161b90ad760_0, 0, 1;
    %fork t_15, S_00000161b906f4d0;
    %jmp t_14;
    .scope S_00000161b906f4d0;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000161b90adb20_0, 0, 32;
T_6.10 ;
    %load/vec4 v00000161b90adb20_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_6.11, 5;
    %load/vec4 v00000161b90adb20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %ix/getv/s 4, v00000161b90acfe0_0;
    %load/vec4a v00000161b911ae20, 4;
    %load/vec4 v00000161b90adb20_0;
    %part/s 16;
    %store/vec4 v00000161b911a7e0_0, 0, 16;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000161b90adb20_0;
    %pushi/vec4 16, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000161b90adb20_0, 0, 32;
    %jmp T_6.10;
T_6.11 ;
    %end;
    .scope S_00000161b906f340;
t_14 %join;
T_6.8 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000161b90acfe0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000161b90acfe0_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %end;
    .scope S_00000161b90abfe0;
t_12 %join;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v00000161b90accc0_0;
    %store/vec4 v00000161b90ad940_0, 0, 14;
    %fork t_17, S_00000161b9005b70;
    %jmp t_16;
    .scope S_00000161b9005b70;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000161b90ad1c0_0, 0, 32;
T_6.14 ;
    %load/vec4 v00000161b90ad1c0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.15, 5;
    %ix/getv/s 4, v00000161b90ad1c0_0;
    %load/vec4a v00000161b911a060, 4;
    %load/vec4 v00000161b90ad940_0;
    %cmp/e;
    %jmp/0xz  T_6.16, 4;
    %fork t_19, S_00000161b9005d00;
    %jmp t_18;
    .scope S_00000161b9005d00;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000161b90ad440_0, 0, 32;
T_6.18 ;
    %load/vec4 v00000161b90ad440_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_6.19, 5;
    %load/vec4 v00000161b90ad1c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_6.20, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_6.21, 8;
T_6.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.21, 8;
 ; End of false expr.
    %blend;
T_6.21;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000161b90acea0_0;
    %cast2;
    %ix/getv/s 4, v00000161b90ad1c0_0;
    %flag_mov 8, 4;
    %ix/getv/s 5, v00000161b90ad440_0;
    %flag_or 4, 8;
    %store/vec4a v00000161b911ae20, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000161b90ad440_0;
    %pushi/vec4 16, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000161b90ad440_0, 0, 32;
    %jmp T_6.18;
T_6.19 ;
    %end;
    .scope S_00000161b9005b70;
t_18 %join;
T_6.16 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000161b90ad1c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000161b90ad1c0_0, 0, 32;
    %jmp T_6.14;
T_6.15 ;
    %end;
    .scope S_00000161b90abfe0;
t_16 %join;
    %delay 186, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000161b90ada80_0, 0, 2;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000161b90abe50;
T_7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000161b911a6a0_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000161b911b640_0, 0, 8;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v00000161b911bd20_0, 0, 6;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v00000161b911aa60_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000161b911aec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000161b911bf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000161b911af60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000161b911b460_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_00000161b90abe50;
T_8 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v00000161b911bb40_0, 0, 16;
    %end;
    .thread T_8;
    .scope S_00000161b90abe50;
T_9 ;
    %wait E_00000161b90b3fd0;
    %load/vec4 v00000161b911bc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %callf/void TD_cache_tb.ch.reset, S_00000161b911c5b0;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000161b911bf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000161b911af60_0, 0, 1;
    %vpi_call/w 4 199 "$display", "time=%d, C1=%d", $time, v00000161b911b320_0 {0 0 0};
    %load/vec4 v00000161b911b320_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.4, 4;
    %load/vec4 v00000161b911b460_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000161b911b460_0, 0, 1;
    %load/vec4 v00000161b911b320_0;
    %pad/u 8;
    %cast2;
    %store/vec4 v00000161b911a920_0, 0, 8;
    %load/vec4 v00000161b911b140_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000161b911a1a0_0, 0, 8;
    %load/vec4 v00000161b911b140_0;
    %parti/s 6, 8, 5;
    %store/vec4 v00000161b911aba0_0, 0, 6;
    %delay 2, 0;
    %load/vec4 v00000161b911b140_0;
    %parti/s 8, 0, 2;
    %pad/u 7;
    %store/vec4 v00000161b911b3c0_0, 0, 7;
    %load/vec4 v00000161b911a920_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %jmp T_9.12;
T_9.5 ;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b8c0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.18, 4;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b8c0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.18;
    %flag_set/vec4 8;
    %jmp/1 T_9.17, 8;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b8c0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.19, 4;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %load/vec4 v00000161b911a1a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.19;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.17;
    %jmp/1 T_9.16, 8;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b8c0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.20, 4;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %load/vec4 v00000161b911a1a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.20;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.16;
    %jmp/1 T_9.15, 8;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b8c0, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.23, 4;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b8c0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.23;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_9.22, 11;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %load/vec4 v00000161b911a1a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.22;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.21, 10;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %load/vec4 v00000161b911a1a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.21;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.15;
    %jmp/0xz  T_9.13, 8;
    %fork TD_cache_tb.ch.read_data_from_mem, S_00000161b90ae090;
    %join;
    %jmp T_9.14;
T_9.13 ;
    %delay 12, 0;
    %vpi_call/w 4 219 "$display", "Cache hit!" {0 0 0};
T_9.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000161b911bf00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000161b911af60_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000161b911a4c0_0, 0, 3;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b280, 4;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %vpi_call/w 4 224 "$display", "cache line = %b, tag = %b, addr_tag = %b", S<1,vec4,u128>, S<0,vec4,u8>, v00000161b911a1a0_0 {2 0 0};
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %load/vec4 v00000161b911a1a0_0;
    %cmp/e;
    %jmp/0xz  T_9.24, 4;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b280, 4;
    %load/vec4 v00000161b911b3c0_0;
    %part/u 8;
    %pad/u 16;
    %store/vec4 v00000161b911b1e0_0, 0, 16;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4a v00000161b911b780, 4;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %flag_mov 4, 8;
    %store/vec4a v00000161b911b780, 4, 0;
    %jmp T_9.25;
T_9.24 ;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %load/vec4 v00000161b911a1a0_0;
    %cmp/e;
    %jmp/0xz  T_9.26, 4;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b280, 4;
    %load/vec4 v00000161b911b3c0_0;
    %part/u 8;
    %pad/u 16;
    %store/vec4 v00000161b911b1e0_0, 0, 16;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4a v00000161b911b780, 4;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %flag_mov 4, 8;
    %store/vec4a v00000161b911b780, 4, 0;
T_9.26 ;
T_9.25 ;
    %jmp T_9.12;
T_9.6 ;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b8c0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.33, 4;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b8c0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.33;
    %flag_set/vec4 8;
    %jmp/1 T_9.32, 8;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b8c0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.34, 4;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %load/vec4 v00000161b911a1a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.34;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.32;
    %jmp/1 T_9.31, 8;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b8c0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.35, 4;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %load/vec4 v00000161b911a1a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.35;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.31;
    %jmp/1 T_9.30, 8;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b8c0, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.38, 4;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b8c0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.38;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_9.37, 11;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %load/vec4 v00000161b911a1a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.37;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.36, 10;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %load/vec4 v00000161b911a1a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.36;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.30;
    %jmp/0xz  T_9.28, 8;
    %fork TD_cache_tb.ch.read_data_from_mem, S_00000161b90ae090;
    %join;
    %jmp T_9.29;
T_9.28 ;
    %delay 12, 0;
    %vpi_call/w 4 243 "$display", "Cache hit!" {0 0 0};
T_9.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000161b911bf00_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000161b911a4c0_0, 0, 3;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b8c0, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.41, 4;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %load/vec4 v00000161b911a1a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.41;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.39, 8;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b280, 4;
    %load/vec4 v00000161b911b3c0_0;
    %part/u 16;
    %store/vec4 v00000161b911b1e0_0, 0, 16;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4a v00000161b911b780, 4;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %flag_mov 4, 8;
    %store/vec4a v00000161b911b780, 4, 0;
    %jmp T_9.40;
T_9.39 ;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b8c0, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.44, 4;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %load/vec4 v00000161b911a1a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.44;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.42, 8;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b280, 4;
    %load/vec4 v00000161b911b3c0_0;
    %part/u 16;
    %store/vec4 v00000161b911b1e0_0, 0, 16;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4a v00000161b911b780, 4;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %flag_mov 4, 8;
    %store/vec4a v00000161b911b780, 4, 0;
T_9.42 ;
T_9.40 ;
    %jmp T_9.12;
T_9.7 ;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b8c0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.50, 4;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b8c0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.50;
    %flag_set/vec4 8;
    %jmp/1 T_9.49, 8;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b8c0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.51, 4;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %load/vec4 v00000161b911a1a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.51;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.49;
    %jmp/1 T_9.48, 8;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b8c0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.52, 4;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %load/vec4 v00000161b911a1a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.52;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.48;
    %jmp/1 T_9.47, 8;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b8c0, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.55, 4;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b8c0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.55;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_9.54, 11;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %load/vec4 v00000161b911a1a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.54;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.53, 10;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %load/vec4 v00000161b911a1a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.53;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.47;
    %jmp/0xz  T_9.45, 8;
    %fork TD_cache_tb.ch.read_data_from_mem, S_00000161b90ae090;
    %join;
    %jmp T_9.46;
T_9.45 ;
    %delay 12, 0;
    %vpi_call/w 4 265 "$display", "Cache hit!" {0 0 0};
T_9.46 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000161b911bf00_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000161b911a4c0_0, 0, 3;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b8c0, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.58, 4;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %load/vec4 v00000161b911a1a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.58;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.56, 8;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b280, 4;
    %load/vec4 v00000161b911b3c0_0;
    %part/u 16;
    %store/vec4 v00000161b911b1e0_0, 0, 16;
    %delay 2, 0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b280, 4;
    %load/vec4 v00000161b911b3c0_0;
    %pad/u 32;
    %addi 16, 0, 32;
    %part/u 16;
    %store/vec4 v00000161b911b1e0_0, 0, 16;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4a v00000161b911b780, 4;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %flag_mov 4, 8;
    %store/vec4a v00000161b911b780, 4, 0;
    %jmp T_9.57;
T_9.56 ;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b8c0, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.61, 4;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %load/vec4 v00000161b911a1a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.61;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.59, 8;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b280, 4;
    %load/vec4 v00000161b911b3c0_0;
    %part/u 16;
    %store/vec4 v00000161b911b1e0_0, 0, 16;
    %delay 2, 0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b280, 4;
    %load/vec4 v00000161b911b3c0_0;
    %pad/u 32;
    %addi 16, 0, 32;
    %part/u 16;
    %store/vec4 v00000161b911b1e0_0, 0, 16;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4a v00000161b911b780, 4;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %flag_mov 4, 8;
    %store/vec4a v00000161b911b780, 4, 0;
T_9.59 ;
T_9.57 ;
    %jmp T_9.12;
T_9.8 ;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %load/vec4 v00000161b911a1a0_0;
    %cmp/e;
    %jmp/0xz  T_9.62, 4;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b500, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.64, 4;
    %vpi_call/w 4 284 "$display", "Write back" {0 0 0};
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000161b911b0a0_0, 0, 2;
    %load/vec4 v00000161b911a1a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 8;
    %load/vec4 v00000161b911aba0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 6;
T_9.64 ;
    %pushi/vec4 0, 0, 128;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b280, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b500, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b8c0, 4, 0;
    %jmp T_9.63;
T_9.62 ;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %load/vec4 v00000161b911a1a0_0;
    %cmp/e;
    %jmp/0xz  T_9.66, 4;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b500, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.68, 4;
    %vpi_call/w 4 295 "$display", "Write back" {0 0 0};
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000161b911b0a0_0, 0, 2;
    %load/vec4 v00000161b911a1a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 8;
    %load/vec4 v00000161b911aba0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 6;
T_9.68 ;
    %pushi/vec4 0, 0, 128;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b280, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b500, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b8c0, 4, 0;
T_9.66 ;
T_9.63 ;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %load/vec4 v00000161b911a1a0_0;
    %cmp/e;
    %jmp/0xz  T_9.70, 4;
    %load/vec4 v00000161b911a560_0;
    %pad/u 8;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv 5, v00000161b911b3c0_0;
    %flag_or 4, 8;
    %store/vec4a v00000161b911b280, 4, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b500, 4, 0;
    %jmp T_9.71;
T_9.70 ;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %load/vec4 v00000161b911a1a0_0;
    %cmp/e;
    %jmp/0xz  T_9.72, 4;
    %load/vec4 v00000161b911a560_0;
    %pad/u 8;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv 5, v00000161b911b3c0_0;
    %flag_or 4, 8;
    %store/vec4a v00000161b911b280, 4, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b500, 4, 0;
    %jmp T_9.73;
T_9.72 ;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b8c0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.74, 4;
    %load/vec4 v00000161b911a560_0;
    %pad/u 8;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv 5, v00000161b911b3c0_0;
    %flag_or 4, 8;
    %store/vec4a v00000161b911b280, 4, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b500, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b8c0, 4, 0;
    %load/vec4 v00000161b911a1a0_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b5a0, 4, 0;
    %jmp T_9.75;
T_9.74 ;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b8c0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.76, 4;
    %load/vec4 v00000161b911a560_0;
    %pad/u 8;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv 5, v00000161b911b3c0_0;
    %flag_or 4, 8;
    %store/vec4a v00000161b911b280, 4, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b500, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b8c0, 4, 0;
    %load/vec4 v00000161b911a1a0_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b5a0, 4, 0;
    %jmp T_9.77;
T_9.76 ;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b780, 4;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b780, 4;
    %cmp/s;
    %jmp/0xz  T_9.78, 5;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b500, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.80, 4;
    %vpi_call/w 4 328 "$display", "Write back" {0 0 0};
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000161b911b0a0_0, 0, 2;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 8;
    %load/vec4 v00000161b911aba0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 6;
    %delay 200, 0;
    %vpi_call/w 4 332 "$display", "Write back done!" {0 0 0};
T_9.80 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000161b911b0a0_0, 0, 2;
    %load/vec4 v00000161b911a1a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 8;
    %load/vec4 v00000161b911aba0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 6;
    %delay 200, 0;
    %load/vec4 v00000161b911a560_0;
    %pad/u 8;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv 5, v00000161b911b3c0_0;
    %flag_or 4, 8;
    %store/vec4a v00000161b911b280, 4, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b500, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b8c0, 4, 0;
    %load/vec4 v00000161b911a1a0_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b5a0, 4, 0;
    %jmp T_9.79;
T_9.78 ;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b500, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.82, 4;
    %vpi_call/w 4 344 "$display", "Write back" {0 0 0};
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000161b911b0a0_0, 0, 2;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 8;
    %load/vec4 v00000161b911aba0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 6;
    %delay 200, 0;
    %vpi_call/w 4 348 "$display", "Write back done!" {0 0 0};
T_9.82 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000161b911b0a0_0, 0, 2;
    %load/vec4 v00000161b911a1a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 8;
    %load/vec4 v00000161b911aba0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 6;
    %delay 200, 0;
    %load/vec4 v00000161b911a560_0;
    %pad/u 8;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv 5, v00000161b911b3c0_0;
    %flag_or 4, 8;
    %store/vec4a v00000161b911b280, 4, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b500, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b8c0, 4, 0;
    %load/vec4 v00000161b911a1a0_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b5a0, 4, 0;
T_9.79 ;
T_9.77 ;
T_9.75 ;
T_9.73 ;
T_9.71 ;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %load/vec4 v00000161b911a1a0_0;
    %cmp/e;
    %jmp/0xz  T_9.84, 4;
    %load/vec4 v00000161b911a560_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv 5, v00000161b911b3c0_0;
    %flag_or 4, 8;
    %store/vec4a v00000161b911b280, 4, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b500, 4, 0;
    %jmp T_9.85;
T_9.84 ;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %load/vec4 v00000161b911a1a0_0;
    %cmp/e;
    %jmp/0xz  T_9.86, 4;
    %load/vec4 v00000161b911a560_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv 5, v00000161b911b3c0_0;
    %flag_or 4, 8;
    %store/vec4a v00000161b911b280, 4, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b500, 4, 0;
    %jmp T_9.87;
T_9.86 ;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b8c0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.88, 4;
    %load/vec4 v00000161b911a560_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv 5, v00000161b911b3c0_0;
    %flag_or 4, 8;
    %store/vec4a v00000161b911b280, 4, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b500, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b8c0, 4, 0;
    %load/vec4 v00000161b911a1a0_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b5a0, 4, 0;
    %jmp T_9.89;
T_9.88 ;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b8c0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.90, 4;
    %load/vec4 v00000161b911a560_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv 5, v00000161b911b3c0_0;
    %flag_or 4, 8;
    %store/vec4a v00000161b911b280, 4, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b500, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b8c0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b5a0, 4, 0;
    %jmp T_9.91;
T_9.90 ;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b780, 4;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b780, 4;
    %cmp/s;
    %jmp/0xz  T_9.92, 5;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b500, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.94, 4;
    %vpi_call/w 4 382 "$display", "Write back" {0 0 0};
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000161b911b0a0_0, 0, 2;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 8;
    %load/vec4 v00000161b911aba0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 6;
    %delay 100, 0;
    %vpi_call/w 4 386 "$display", "Write back done!" {0 0 0};
T_9.94 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000161b911b0a0_0, 0, 2;
    %load/vec4 v00000161b911a1a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 8;
    %load/vec4 v00000161b911aba0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 6;
    %delay 200, 0;
    %load/vec4 v00000161b911a560_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv 5, v00000161b911b3c0_0;
    %flag_or 4, 8;
    %store/vec4a v00000161b911b280, 4, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b500, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b8c0, 4, 0;
    %load/vec4 v00000161b911a1a0_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b5a0, 4, 0;
    %jmp T_9.93;
T_9.92 ;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b500, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.96, 4;
    %vpi_call/w 4 398 "$display", "Write back" {0 0 0};
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000161b911b0a0_0, 0, 2;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 8;
    %load/vec4 v00000161b911aba0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 6;
    %delay 200, 0;
    %vpi_call/w 4 402 "$display", "Write back done!" {0 0 0};
T_9.96 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000161b911b0a0_0, 0, 2;
    %load/vec4 v00000161b911a1a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 8;
    %load/vec4 v00000161b911aba0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 6;
    %delay 200, 0;
    %load/vec4 v00000161b911a560_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv 5, v00000161b911b3c0_0;
    %flag_or 4, 8;
    %store/vec4a v00000161b911b280, 4, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b500, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b8c0, 4, 0;
    %load/vec4 v00000161b911a1a0_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b5a0, 4, 0;
T_9.93 ;
T_9.91 ;
T_9.89 ;
T_9.87 ;
T_9.85 ;
    %jmp T_9.12;
T_9.11 ;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %load/vec4 v00000161b911a1a0_0;
    %cmp/e;
    %jmp/0xz  T_9.98, 4;
    %load/vec4 v00000161b911a560_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv 5, v00000161b911b3c0_0;
    %flag_or 4, 8;
    %store/vec4a v00000161b911b280, 4, 5;
    %delay 2, 0;
    %load/vec4 v00000161b911a560_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v00000161b911b3c0_0;
    %pad/u 32;
    %addi 16, 0, 32;
    %ix/vec4 5;
    %flag_or 4, 8;
    %store/vec4a v00000161b911b280, 4, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b500, 4, 0;
    %jmp T_9.99;
T_9.98 ;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %load/vec4 v00000161b911a1a0_0;
    %cmp/e;
    %jmp/0xz  T_9.100, 4;
    %load/vec4 v00000161b911a560_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv 5, v00000161b911b3c0_0;
    %flag_or 4, 8;
    %store/vec4a v00000161b911b280, 4, 5;
    %delay 2, 0;
    %load/vec4 v00000161b911a560_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v00000161b911b3c0_0;
    %pad/u 32;
    %addi 16, 0, 32;
    %ix/vec4 5;
    %flag_or 4, 8;
    %store/vec4a v00000161b911b280, 4, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b500, 4, 0;
    %jmp T_9.101;
T_9.100 ;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b8c0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.102, 4;
    %load/vec4 v00000161b911a560_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv 5, v00000161b911b3c0_0;
    %flag_or 4, 8;
    %store/vec4a v00000161b911b280, 4, 5;
    %delay 2, 0;
    %load/vec4 v00000161b911a560_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v00000161b911b3c0_0;
    %pad/u 32;
    %addi 16, 0, 32;
    %ix/vec4 5;
    %flag_or 4, 8;
    %store/vec4a v00000161b911b280, 4, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b8c0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b500, 4, 0;
    %load/vec4 v00000161b911a1a0_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b5a0, 4, 0;
    %jmp T_9.103;
T_9.102 ;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b8c0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.104, 4;
    %load/vec4 v00000161b911a560_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv 5, v00000161b911b3c0_0;
    %flag_or 4, 8;
    %store/vec4a v00000161b911b280, 4, 5;
    %delay 2, 0;
    %load/vec4 v00000161b911a560_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v00000161b911b3c0_0;
    %pad/u 32;
    %addi 16, 0, 32;
    %ix/vec4 5;
    %flag_or 4, 8;
    %store/vec4a v00000161b911b280, 4, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b8c0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b500, 4, 0;
    %load/vec4 v00000161b911a1a0_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b5a0, 4, 0;
    %jmp T_9.105;
T_9.104 ;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b780, 4;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b780, 4;
    %cmp/s;
    %jmp/0xz  T_9.106, 5;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b500, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.108, 4;
    %vpi_call/w 4 440 "$display", "Write back" {0 0 0};
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000161b911b0a0_0, 0, 2;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 8;
    %load/vec4 v00000161b911aba0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 6;
    %delay 200, 0;
    %vpi_call/w 4 444 "$display", "Write back done!" {0 0 0};
T_9.108 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000161b911b0a0_0, 0, 2;
    %load/vec4 v00000161b911a1a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 8;
    %load/vec4 v00000161b911aba0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 6;
    %delay 200, 0;
    %load/vec4 v00000161b911a560_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv 5, v00000161b911b3c0_0;
    %flag_or 4, 8;
    %store/vec4a v00000161b911b280, 4, 5;
    %delay 2, 0;
    %load/vec4 v00000161b911a560_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv 5, v00000161b911b3c0_0;
    %flag_or 4, 8;
    %store/vec4a v00000161b911b280, 4, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b500, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b8c0, 4, 0;
    %load/vec4 v00000161b911a1a0_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b5a0, 4, 0;
    %jmp T_9.107;
T_9.106 ;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b500, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.110, 4;
    %vpi_call/w 4 457 "$display", "Write back" {0 0 0};
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000161b911b0a0_0, 0, 2;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000161b911b5a0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 8;
    %load/vec4 v00000161b911aba0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 6;
    %delay 2, 0;
    %load/vec4 v00000161b911b3c0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 7;
    %delay 200, 0;
    %vpi_call/w 4 462 "$display", "Write back done!" {0 0 0};
T_9.110 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000161b911b0a0_0, 0, 2;
    %load/vec4 v00000161b911a1a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 8;
    %load/vec4 v00000161b911aba0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a100_0, 4, 6;
    %delay 200, 0;
    %load/vec4 v00000161b911a560_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv 5, v00000161b911b3c0_0;
    %flag_or 4, 8;
    %store/vec4a v00000161b911b280, 4, 5;
    %delay 2, 0;
    %load/vec4 v00000161b911a560_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv 5, v00000161b911b3c0_0;
    %flag_or 4, 8;
    %store/vec4a v00000161b911b280, 4, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b500, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b8c0, 4, 0;
    %load/vec4 v00000161b911a1a0_0;
    %load/vec4 v00000161b911aba0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v00000161b911b5a0, 4, 0;
T_9.107 ;
T_9.105 ;
T_9.103 ;
T_9.101 ;
T_9.99 ;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000161b911b460_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000161b911a4c0_0, 0, 3;
T_9.3 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000161b90c2d10;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000161b911db60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000161b911a420_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_00000161b90c2d10;
T_11 ;
    %vpi_call/w 3 24 "$monitor", "clk=%d, time=%0d\011C1=%d\011D1=%b", v00000161b911db60_0, $time, v00000161b911ab00_0, v00000161b911a240_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v00000161b911d840_0, 0, 16;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000161b911e4c0_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a740_0, 4, 8;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a740_0, 4, 6;
    %delay 2, 0;
    %pushi/vec4 0, 0, 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a740_0, 4, 7;
    %pushi/vec4 0, 7, 3;
    %store/vec4 v00000161b911e4c0_0, 0, 3;
    %delay 226, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000161b911e4c0_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a740_0, 4, 8;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a740_0, 4, 6;
    %delay 2, 0;
    %pushi/vec4 0, 0, 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a740_0, 4, 7;
    %pushi/vec4 0, 7, 3;
    %store/vec4 v00000161b911e4c0_0, 0, 3;
    %delay 18, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000161b911e4c0_0, 0, 3;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v00000161b911d840_0, 0, 16;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a740_0, 4, 8;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a740_0, 4, 6;
    %delay 2, 0;
    %pushi/vec4 0, 0, 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000161b911a740_0, 4, 7;
    %pushi/vec4 0, 7, 3;
    %store/vec4 v00000161b911e4c0_0, 0, 3;
    %end;
    .thread T_11;
    .scope S_00000161b90c2d10;
T_12 ;
    %delay 1, 0;
    %vpi_func 3 72 "$time" 64 {0 0 0};
    %cmpi/u 600, 0, 64;
    %jmp/0xz  T_12.0, 5;
    %load/vec4 v00000161b911db60_0;
    %inv;
    %store/vec4 v00000161b911db60_0, 0, 1;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    ".\testbench.sv";
    "./cache.sv";
    "./mem_ctr.sv";
