---
title: VSCodeé‡ŒVerilogçš„æ’ä»¶é…ç½®
date: 2022-8-15
tags:
 - VSCode
 - Verilog
categories:
 -  VSCodeé…ç½®
---
## è®°å½•å¦‚ä½•é…ç½®Vscodeä»è€Œæ–¹ä¾¿åœ°å†™Verilog

### ç”¨VSCodeå†™Verilogçš„åŸå› ğŸ§

1. VSCodeæ‰“å¼€è¿…é€Ÿï¼Œæ¯”èµ·Vivadoã€Quartusç­‰IDEï¼Œç®€å•æŸ¥çœ‹æˆ–ä¿®æ”¹æ–‡ä»¶è¦æ–¹ä¾¿çš„å¤šï¼›
2. æœ‰æ—¶ä¸éœ€è¦å¤§è´¹å‘¨ç« å»ºç«‹å·¥ç¨‹ï¼ŒVSCode+iVerilog+GtkWaveå¯ä»¥è½»é‡åŒ–è¿›è¡Œæ³¢å½¢ä»¿çœŸï¼ˆä½†è¿˜ä¸èƒ½ç»¼åˆå‡ºRTLç”µè·¯ï¼‰ï¼›
3. Vivadoã€Quartusçš„ç¼–è¾‘å™¨æ²¡VSCodeå¥½ç”¨ã€‚

### æ‰€éœ€çš„VSCodeæ’ä»¶ğŸ˜‰

1. Verilog-HDL/SystemVerilog/Bluespec SystemVerilog
   ä»£ç é«˜äº®ï¼Œé…åˆiVerilogå¯ä»¥å®ç°æŸ¥æ‰¾è¯­æ³•é”™è¯¯ï¼ˆåªèƒ½æŸ¥æ‰¾è¯­æ³•é”™è¯¯ï¼Œé€»è¾‘é”™è¯¯è¿˜éœ€è¦è‡ªå·±å†™çš„æ—¶å€™ç»†å¿ƒ:blush:ï¼‰

   ![Verilog-HDL/SystemVerilog/Bluespec SystemVerilog](http://imagebed.krins.cloud/api/image/R2X0L20N.png)
2. Verilog_Testbench
   è‡ªåŠ¨å¸®åŠ©ä¾‹åŒ–å’Œå†™Testbenchçš„æ’ä»¶ï¼Œååˆ†å¥½ç”¨ï¼Œå¾ˆçœå¿ƒã€‚

   ![Verilog_Testbench](http://imagebed.krins.cloud/api/image/0Z4T4VD8.png)
3. Verilog Format
   ï¼ˆå¯é€‰ï¼‰:upside_down_face:å¿«é€Ÿå°†ä»£ç æ ¼å¼åŒ–ï¼Œæ’åˆ—çš„æ›´å¥½çœ‹ä¸€ç‚¹ï¼Œä¹ æƒ¯è‡ªå·±æ’ç‰ˆçš„å¯ä»¥ä¸ç”¨ã€‚

   ![Verilog Format](http://imagebed.krins.cloud/api/image/VH4ZJHX2.png)
