

================================================================
== Vitis HLS Report for 'Rayleigh'
================================================================
* Date:           Wed May 25 23:55:14 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  21.664 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      809|      809|  24.270 us|  24.270 us|  809|  809|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                             |                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                           Instance                          |                       Module                      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_seedInitialization_fu_40                                 |seedInitialization                                 |      629|      629|  18.870 us|  18.870 us|  629|  629|       no|
        |grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54  |Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2  |       89|       89|   2.670 us|   2.670 us|   89|   89|       no|
        |grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66  |Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4  |       34|       34|   1.020 us|   1.020 us|   34|   34|       no|
        |grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74                  |Rayleigh_Pipeline_VITIS_LOOP_67_6                  |       50|       50|   1.500 us|   1.500 us|   50|   50|       no|
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.33>
ST_1 : Operation 9 [1/1] (1.23ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_0_V = alloca i64 1" [src/Rayleigh.cpp:20]   --->   Operation 9 'alloca' 'rngMT19937ICN_uniformRNG_mt_odd_0_V' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 10 [1/1] (1.23ns)   --->   "%rngMT19937ICN_1 = alloca i64 1"   --->   Operation 10 'alloca' 'rngMT19937ICN_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 11 [1/1] (1.23ns)   --->   "%rngMT19937ICN_uniformRNG_mt_even_0_V = alloca i64 1" [src/Rayleigh.cpp:20]   --->   Operation 11 'alloca' 'rngMT19937ICN_uniformRNG_mt_even_0_V' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 12 [1/1] (1.23ns)   --->   "%rngMT19937ICN_3 = alloca i64 1"   --->   Operation 12 'alloca' 'rngMT19937ICN_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 13 [1/1] (1.23ns)   --->   "%Hr = alloca i64 1" [src/Rayleigh.cpp:25]   --->   Operation 13 'alloca' 'Hr' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 14 [1/1] (1.23ns)   --->   "%Hi = alloca i64 1" [src/Rayleigh.cpp:26]   --->   Operation 14 'alloca' 'Hi' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 15 [2/2] (2.10ns)   --->   "%call_ret = call i128 @seedInitialization, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_1, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_3, i6 37" [src/rng.hpp:1143]   --->   Operation 15 'call' 'call_ret' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 16 [1/2] (1.23ns)   --->   "%call_ret = call i128 @seedInitialization, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_1, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_3, i6 37" [src/rng.hpp:1143]   --->   Operation 16 'call' 'call_ret' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_0_V = extractvalue i128 %call_ret" [src/rng.hpp:1143]   --->   Operation 17 'extractvalue' 'rngMT19937ICN_uniformRNG_x_k_p_0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_1_V = extractvalue i128 %call_ret" [src/rng.hpp:1143]   --->   Operation 18 'extractvalue' 'rngMT19937ICN_uniformRNG_x_k_p_1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_2_V = extractvalue i128 %call_ret" [src/rng.hpp:1143]   --->   Operation 19 'extractvalue' 'rngMT19937ICN_uniformRNG_x_k_p_2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_m_V = extractvalue i128 %call_ret" [src/rng.hpp:1143]   --->   Operation 20 'extractvalue' 'rngMT19937ICN_uniformRNG_x_k_p_m_V' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.42>
ST_3 : Operation 21 [2/2] (0.42ns)   --->   "%call_ln1143 = call void @Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i64 %Hr, i64 %Hi, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V" [src/rng.hpp:1143]   --->   Operation 21 'call' 'call_ln1143' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln1143 = call void @Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i64 %Hr, i64 %Hi, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V" [src/rng.hpp:1143]   --->   Operation 22 'call' 'call_ln1143' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4, i64 %Hr, i64 %Hi, i64 %H_rvd"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4, i64 %Hr, i64 %Hi, i64 %H_rvd"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Rayleigh_Pipeline_VITIS_LOOP_67_6, i64 %H_rvd, i64 %H_mul_x"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Rayleigh_Pipeline_VITIS_LOOP_67_6, i64 %H_rvd, i64 %H_mul_x"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln78 = ret" [src/Rayleigh.cpp:78]   --->   Operation 27 'ret' 'ret_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ H_rvd]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ H_mul_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rngMT19937ICN_uniformRNG_mt_odd_0_V  (alloca      ) [ 001110000]
rngMT19937ICN_1                      (alloca      ) [ 001000000]
rngMT19937ICN_uniformRNG_mt_even_0_V (alloca      ) [ 001110000]
rngMT19937ICN_3                      (alloca      ) [ 001000000]
Hr                                   (alloca      ) [ 001111100]
Hi                                   (alloca      ) [ 001111100]
call_ret                             (call        ) [ 000000000]
rngMT19937ICN_uniformRNG_x_k_p_0_V   (extractvalue) [ 000110000]
rngMT19937ICN_uniformRNG_x_k_p_1_V   (extractvalue) [ 000110000]
rngMT19937ICN_uniformRNG_x_k_p_2_V   (extractvalue) [ 000110000]
rngMT19937ICN_uniformRNG_x_k_p_m_V   (extractvalue) [ 000110000]
call_ln1143                          (call        ) [ 000000000]
call_ln0                             (call        ) [ 000000000]
call_ln0                             (call        ) [ 000000000]
ret_ln78                             (ret         ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="H_rvd">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_rvd"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="H_mul_x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_mul_x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seedInitialization"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rayleigh_Pipeline_VITIS_LOOP_67_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="rngMT19937ICN_uniformRNG_mt_odd_0_V_alloca_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="1" slack="0"/>
<pin id="18" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rngMT19937ICN_uniformRNG_mt_odd_0_V/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="rngMT19937ICN_1_alloca_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="1" slack="0"/>
<pin id="22" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rngMT19937ICN_1/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="rngMT19937ICN_uniformRNG_mt_even_0_V_alloca_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="1" slack="0"/>
<pin id="26" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rngMT19937ICN_uniformRNG_mt_even_0_V/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="rngMT19937ICN_3_alloca_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rngMT19937ICN_3/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="Hr_alloca_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Hr/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="Hi_alloca_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Hi/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="grp_seedInitialization_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="128" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="0" index="2" bw="32" slack="0"/>
<pin id="44" dir="0" index="3" bw="32" slack="0"/>
<pin id="45" dir="0" index="4" bw="32" slack="0"/>
<pin id="46" dir="0" index="5" bw="6" slack="0"/>
<pin id="47" dir="1" index="6" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="1"/>
<pin id="57" dir="0" index="2" bw="32" slack="1"/>
<pin id="58" dir="0" index="3" bw="32" slack="1"/>
<pin id="59" dir="0" index="4" bw="32" slack="1"/>
<pin id="60" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="61" dir="0" index="6" bw="64" slack="2147483647"/>
<pin id="62" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="63" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="64" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1143/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="70" dir="0" index="3" bw="64" slack="0"/>
<pin id="71" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="0" index="2" bw="64" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="82" class="1004" name="rngMT19937ICN_uniformRNG_x_k_p_0_V_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="128" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="rngMT19937ICN_uniformRNG_x_k_p_0_V/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="rngMT19937ICN_uniformRNG_x_k_p_1_V_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="128" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="rngMT19937ICN_uniformRNG_x_k_p_1_V/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="rngMT19937ICN_uniformRNG_x_k_p_2_V_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="128" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="rngMT19937ICN_uniformRNG_x_k_p_2_V/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="rngMT19937ICN_uniformRNG_x_k_p_m_V_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="128" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="rngMT19937ICN_uniformRNG_x_k_p_m_V/2 "/>
</bind>
</comp>

<comp id="98" class="1005" name="rngMT19937ICN_uniformRNG_x_k_p_0_V_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="1"/>
<pin id="100" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rngMT19937ICN_uniformRNG_x_k_p_0_V "/>
</bind>
</comp>

<comp id="103" class="1005" name="rngMT19937ICN_uniformRNG_x_k_p_1_V_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="1"/>
<pin id="105" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rngMT19937ICN_uniformRNG_x_k_p_1_V "/>
</bind>
</comp>

<comp id="108" class="1005" name="rngMT19937ICN_uniformRNG_x_k_p_2_V_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="1"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rngMT19937ICN_uniformRNG_x_k_p_2_V "/>
</bind>
</comp>

<comp id="113" class="1005" name="rngMT19937ICN_uniformRNG_x_k_p_m_V_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="1"/>
<pin id="115" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rngMT19937ICN_uniformRNG_x_k_p_m_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="19"><net_src comp="4" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="23"><net_src comp="4" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="27"><net_src comp="4" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="31"><net_src comp="4" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="35"><net_src comp="4" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="48"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="49"><net_src comp="16" pin="1"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="20" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="51"><net_src comp="24" pin="1"/><net_sink comp="40" pin=3"/></net>

<net id="52"><net_src comp="28" pin="1"/><net_sink comp="40" pin=4"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="40" pin=5"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="85"><net_src comp="40" pin="6"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="40" pin="6"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="40" pin="6"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="40" pin="6"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="82" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="106"><net_src comp="86" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="111"><net_src comp="90" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="54" pin=4"/></net>

<net id="116"><net_src comp="94" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="54" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: H_rvd | {5 6 }
	Port: H_mul_x | {7 8 }
 - Input state : 
	Port: Rayleigh : H_rvd | {7 8 }
  - Chain level:
	State 1
		call_ret : 1
	State 2
		rngMT19937ICN_uniformRNG_x_k_p_0_V : 1
		rngMT19937ICN_uniformRNG_x_k_p_1_V : 1
		rngMT19937ICN_uniformRNG_x_k_p_2_V : 1
		rngMT19937ICN_uniformRNG_x_k_p_m_V : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                       Functional Unit                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |                 grp_seedInitialization_fu_40                |    3    |   1.33  |   118   |   175   |
|   call   | grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54 |   140   |  25.284 |  12754  |  19840  |
|          | grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66 |    0    |  2.562  |   161   |   185   |
|          |         grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74         |    28   |  5.348  |   2348  |   1949  |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |           rngMT19937ICN_uniformRNG_x_k_p_0_V_fu_82          |    0    |    0    |    0    |    0    |
|extractvalue|           rngMT19937ICN_uniformRNG_x_k_p_1_V_fu_86          |    0    |    0    |    0    |    0    |
|          |           rngMT19937ICN_uniformRNG_x_k_p_2_V_fu_90          |    0    |    0    |    0    |    0    |
|          |           rngMT19937ICN_uniformRNG_x_k_p_m_V_fu_94          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                             |   171   |  34.524 |  15381  |  22149  |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------------------------------------+--------+--------+--------+--------+
|                                    |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------------------------+--------+--------+--------+--------+
|                 Hi                 |    2   |    0   |    0   |    0   |
|                 Hr                 |    2   |    0   |    0   |    0   |
|           rngMT19937ICN_1          |    1   |    0   |    0   |    0   |
|           rngMT19937ICN_3          |    1   |    0   |    0   |    0   |
|rngMT19937ICN_uniformRNG_mt_even_0_V|    2   |    0   |    0   |    0   |
| rngMT19937ICN_uniformRNG_mt_odd_0_V|    2   |    0   |    0   |    0   |
+------------------------------------+--------+--------+--------+--------+
|                Total               |   10   |    0   |    0   |    0   |
+------------------------------------+--------+--------+--------+--------+

* Register list:
+------------------------------------------+--------+
|                                          |   FF   |
+------------------------------------------+--------+
| rngMT19937ICN_uniformRNG_x_k_p_0_V_reg_98|   32   |
|rngMT19937ICN_uniformRNG_x_k_p_1_V_reg_103|   32   |
|rngMT19937ICN_uniformRNG_x_k_p_2_V_reg_108|   32   |
|rngMT19937ICN_uniformRNG_x_k_p_m_V_reg_113|   32   |
+------------------------------------------+--------+
|                   Total                  |   128  |
+------------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   171  |   34   |  15381 |  22149 |    -   |
|   Memory  |   10   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   128  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   10   |   171  |   34   |  15509 |  22149 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
