Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Oct 27 10:00:05 2023
| Host         : LAPTOP-S8QAS0D9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/Divisor_Freccuencia_0/inst/Clk_Mux_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/xadc_wiz_0/inst/DO[10] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/xadc_wiz_0/inst/DO[11] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/xadc_wiz_0/inst/DO[12] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/xadc_wiz_0/inst/DO[13] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/xadc_wiz_0/inst/DO[14] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/xadc_wiz_0/inst/DO[15] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/xadc_wiz_0/inst/DO[4] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/xadc_wiz_0/inst/DO[5] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/xadc_wiz_0/inst/DO[6] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/xadc_wiz_0/inst/DO[7] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/xadc_wiz_0/inst/DO[8] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/xadc_wiz_0/inst/DO[9] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 34 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.684        0.000                      0                   65        0.158        0.000                      0                   65        2.000        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_in1_0                          {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 4.808}        9.616           103.996         
  clk_out2_design_1_clk_wiz_0_0    {0.000 5.044}        10.089          99.121          
  clkfbout_design_1_clk_wiz_0_0    {0.000 16.000}       32.000          31.250          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 4.808}        9.616           103.996         
  clk_out2_design_1_clk_wiz_0_0_1  {0.000 5.044}        10.089          99.121          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 16.000}       32.000          31.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_0                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                                                                                                                                      5.616        0.000                       0                     3  
  clk_out2_design_1_clk_wiz_0_0          5.684        0.000                      0                   65        0.280        0.000                      0                   65        4.544        0.000                       0                    35  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     29.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1                                                                                                                                                    5.616        0.000                       0                     3  
  clk_out2_design_1_clk_wiz_0_0_1        5.687        0.000                      0                   65        0.280        0.000                      0                   65        4.544        0.000                       0                    35  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   29.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_1_clk_wiz_0_0_1  clk_out2_design_1_clk_wiz_0_0          5.684        0.000                      0                   65        0.158        0.000                      0                   65  
clk_out2_design_1_clk_wiz_0_0    clk_out2_design_1_clk_wiz_0_0_1        5.684        0.000                      0                   65        0.158        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_0
  To Clock:  clk_in1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.616ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.808 }
Period(ns):         9.616
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     XADC/DCLK           n/a            4.000         9.616       5.616      XADC_X0Y0        design_1_i/xadc_wiz_0/inst/DCLK
Min Period  n/a     BUFG/I              n/a            2.155         9.616       7.461      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.616       8.367      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.616       203.744    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.544ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 1.671ns (45.775%)  route 1.979ns (54.225%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.698 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          1.009     2.904    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.476     8.698    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[0]/C
                         clock pessimism              0.621     9.320    
                         clock uncertainty           -0.121     9.199    
    SLICE_X18Y70         FDRE (Setup_fdre_C_R)       -0.611     8.588    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[0]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 1.671ns (45.775%)  route 1.979ns (54.225%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.698 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          1.009     2.904    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.476     8.698    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[1]/C
                         clock pessimism              0.621     9.320    
                         clock uncertainty           -0.121     9.199    
    SLICE_X18Y70         FDRE (Setup_fdre_C_R)       -0.611     8.588    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[1]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 1.671ns (45.775%)  route 1.979ns (54.225%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.698 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          1.009     2.904    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.476     8.698    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/C
                         clock pessimism              0.621     9.320    
                         clock uncertainty           -0.121     9.199    
    SLICE_X18Y70         FDRE (Setup_fdre_C_R)       -0.611     8.588    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 1.671ns (45.775%)  route 1.979ns (54.225%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.698 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          1.009     2.904    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.476     8.698    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[3]/C
                         clock pessimism              0.621     9.320    
                         clock uncertainty           -0.121     9.199    
    SLICE_X18Y70         FDRE (Setup_fdre_C_R)       -0.611     8.588    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[3]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 1.671ns (47.479%)  route 1.848ns (52.521%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.697 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          0.878     2.773    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.475     8.697    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                         clock pessimism              0.644     9.342    
                         clock uncertainty           -0.121     9.221    
    SLICE_X18Y71         FDRE (Setup_fdre_C_R)       -0.611     8.610    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
  -------------------------------------------------------------------
                         required time                          8.610    
                         arrival time                          -2.773    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 1.671ns (47.479%)  route 1.848ns (52.521%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.697 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          0.878     2.773    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.475     8.697    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[5]/C
                         clock pessimism              0.644     9.342    
                         clock uncertainty           -0.121     9.221    
    SLICE_X18Y71         FDRE (Setup_fdre_C_R)       -0.611     8.610    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[5]
  -------------------------------------------------------------------
                         required time                          8.610    
                         arrival time                          -2.773    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 1.671ns (47.479%)  route 1.848ns (52.521%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.697 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          0.878     2.773    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.475     8.697    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/C
                         clock pessimism              0.644     9.342    
                         clock uncertainty           -0.121     9.221    
    SLICE_X18Y71         FDRE (Setup_fdre_C_R)       -0.611     8.610    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]
  -------------------------------------------------------------------
                         required time                          8.610    
                         arrival time                          -2.773    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 1.671ns (47.479%)  route 1.848ns (52.521%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.697 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          0.878     2.773    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.475     8.697    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[7]/C
                         clock pessimism              0.644     9.342    
                         clock uncertainty           -0.121     9.221    
    SLICE_X18Y71         FDRE (Setup_fdre_C_R)       -0.611     8.610    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[7]
  -------------------------------------------------------------------
                         required time                          8.610    
                         arrival time                          -2.773    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 1.671ns (49.729%)  route 1.689ns (50.271%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 8.692 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          0.719     2.613    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y75         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.470     8.692    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y75         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[20]/C
                         clock pessimism              0.587     9.280    
                         clock uncertainty           -0.121     9.159    
    SLICE_X18Y75         FDRE (Setup_fdre_C_R)       -0.611     8.548    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[20]
  -------------------------------------------------------------------
                         required time                          8.548    
                         arrival time                          -2.613    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 1.671ns (49.729%)  route 1.689ns (50.271%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 8.692 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          0.719     2.613    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y75         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.470     8.692    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y75         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[21]/C
                         clock pessimism              0.587     9.280    
                         clock uncertainty           -0.121     9.159    
    SLICE_X18Y75         FDRE (Setup_fdre_C_R)       -0.611     8.548    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[21]
  -------------------------------------------------------------------
                         required time                          8.548    
                         arrival time                          -2.613    
  -------------------------------------------------------------------
                         slack                                  5.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.547    -0.548    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y73         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.274    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]
    SLICE_X18Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.163 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[12]_i_1_n_5
    SLICE_X18Y73         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.813    -0.784    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y73         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/C
                         clock pessimism              0.237    -0.548    
    SLICE_X18Y73         FDRE (Hold_fdre_C_D)         0.105    -0.443    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.549    -0.546    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y72         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/Q
                         net (fo=2, routed)           0.134    -0.271    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]
    SLICE_X18Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.160 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.160    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[8]_i_1_n_5
    SLICE_X18Y72         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.815    -0.782    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y72         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/C
                         clock pessimism              0.237    -0.546    
    SLICE_X18Y72         FDRE (Hold_fdre_C_D)         0.105    -0.441    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.546    -0.549    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y74         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]/Q
                         net (fo=2, routed)           0.134    -0.274    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]
    SLICE_X18Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.163 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[16]_i_1_n_5
    SLICE_X18Y74         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.812    -0.785    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y74         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]/C
                         clock pessimism              0.237    -0.549    
    SLICE_X18Y74         FDRE (Hold_fdre_C_D)         0.105    -0.444    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.546    -0.549    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y75         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]/Q
                         net (fo=2, routed)           0.134    -0.274    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]
    SLICE_X18Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.163 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[20]_i_1_n_5
    SLICE_X18Y75         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.812    -0.785    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y75         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]/C
                         clock pessimism              0.237    -0.549    
    SLICE_X18Y75         FDRE (Hold_fdre_C_D)         0.105    -0.444    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.547    -0.548    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y76         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]/Q
                         net (fo=2, routed)           0.134    -0.273    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]
    SLICE_X18Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.162 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.162    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[24]_i_1_n_5
    SLICE_X18Y76         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.813    -0.784    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y76         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]/C
                         clock pessimism              0.237    -0.548    
    SLICE_X18Y76         FDRE (Hold_fdre_C_D)         0.105    -0.443    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.550    -0.545    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/Q
                         net (fo=2, routed)           0.134    -0.270    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]
    SLICE_X18Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.159 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.159    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[0]_i_1_n_5
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.817    -0.780    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/C
                         clock pessimism              0.236    -0.545    
    SLICE_X18Y70         FDRE (Hold_fdre_C_D)         0.105    -0.440    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.549    -0.546    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/Q
                         net (fo=3, routed)           0.134    -0.271    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]
    SLICE_X18Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.160 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.160    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]_i_1_n_5
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.816    -0.781    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/C
                         clock pessimism              0.236    -0.546    
    SLICE_X18Y71         FDRE (Hold_fdre_C_D)         0.105    -0.441    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.549    -0.546    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y77         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]/Q
                         net (fo=2, routed)           0.134    -0.271    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]
    SLICE_X18Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.160 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.160    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[28]_i_1_n_5
    SLICE_X18Y77         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.815    -0.782    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y77         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]/C
                         clock pessimism              0.237    -0.546    
    SLICE_X18Y77         FDRE (Hold_fdre_C_D)         0.105    -0.441    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.547    -0.548    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y73         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.274    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]
    SLICE_X18Y73         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.130 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.130    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[12]_i_1_n_4
    SLICE_X18Y73         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.813    -0.784    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y73         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[15]/C
                         clock pessimism              0.237    -0.548    
    SLICE_X18Y73         FDRE (Hold_fdre_C_D)         0.105    -0.443    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[15]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.549    -0.546    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y72         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/Q
                         net (fo=2, routed)           0.134    -0.271    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]
    SLICE_X18Y72         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.127 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.127    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[8]_i_1_n_4
    SLICE_X18Y72         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.815    -0.782    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y72         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[11]/C
                         clock pessimism              0.237    -0.546    
    SLICE_X18Y72         FDRE (Hold_fdre_C_D)         0.105    -0.441    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[11]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.044 }
Period(ns):         10.089
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.089      7.933      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.089      8.840      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.089      9.089      SLICE_X18Y70     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.089      9.089      SLICE_X18Y72     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.089      9.089      SLICE_X18Y72     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.089      9.089      SLICE_X18Y73     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.089      9.089      SLICE_X18Y73     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.089      9.089      SLICE_X18Y73     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.089      9.089      SLICE_X18Y73     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.089      9.089      SLICE_X18Y74     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.089      203.271    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y70     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y72     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y72     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y72     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y72     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y73     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y73     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y73     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y73     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y73     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y73     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y73     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y73     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y73     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y74     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y74     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y74     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y74     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y75     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y75     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       29.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         32.000      29.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         32.000      30.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         32.000      30.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       32.000      68.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       32.000      181.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.616ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.808 }
Period(ns):         9.616
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     XADC/DCLK           n/a            4.000         9.616       5.616      XADC_X0Y0        design_1_i/xadc_wiz_0/inst/DCLK
Min Period  n/a     BUFG/I              n/a            2.155         9.616       7.461      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.616       8.367      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.616       203.744    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.544ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 1.671ns (45.775%)  route 1.979ns (54.225%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.698 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          1.009     2.904    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.476     8.698    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[0]/C
                         clock pessimism              0.621     9.320    
                         clock uncertainty           -0.118     9.202    
    SLICE_X18Y70         FDRE (Setup_fdre_C_R)       -0.611     8.591    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[0]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 1.671ns (45.775%)  route 1.979ns (54.225%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.698 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          1.009     2.904    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.476     8.698    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[1]/C
                         clock pessimism              0.621     9.320    
                         clock uncertainty           -0.118     9.202    
    SLICE_X18Y70         FDRE (Setup_fdre_C_R)       -0.611     8.591    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[1]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 1.671ns (45.775%)  route 1.979ns (54.225%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.698 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          1.009     2.904    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.476     8.698    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/C
                         clock pessimism              0.621     9.320    
                         clock uncertainty           -0.118     9.202    
    SLICE_X18Y70         FDRE (Setup_fdre_C_R)       -0.611     8.591    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 1.671ns (45.775%)  route 1.979ns (54.225%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.698 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          1.009     2.904    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.476     8.698    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[3]/C
                         clock pessimism              0.621     9.320    
                         clock uncertainty           -0.118     9.202    
    SLICE_X18Y70         FDRE (Setup_fdre_C_R)       -0.611     8.591    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[3]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 1.671ns (47.479%)  route 1.848ns (52.521%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.697 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          0.878     2.773    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.475     8.697    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                         clock pessimism              0.644     9.342    
                         clock uncertainty           -0.118     9.224    
    SLICE_X18Y71         FDRE (Setup_fdre_C_R)       -0.611     8.613    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -2.773    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 1.671ns (47.479%)  route 1.848ns (52.521%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.697 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          0.878     2.773    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.475     8.697    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[5]/C
                         clock pessimism              0.644     9.342    
                         clock uncertainty           -0.118     9.224    
    SLICE_X18Y71         FDRE (Setup_fdre_C_R)       -0.611     8.613    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[5]
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -2.773    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 1.671ns (47.479%)  route 1.848ns (52.521%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.697 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          0.878     2.773    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.475     8.697    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/C
                         clock pessimism              0.644     9.342    
                         clock uncertainty           -0.118     9.224    
    SLICE_X18Y71         FDRE (Setup_fdre_C_R)       -0.611     8.613    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -2.773    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 1.671ns (47.479%)  route 1.848ns (52.521%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.697 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          0.878     2.773    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.475     8.697    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[7]/C
                         clock pessimism              0.644     9.342    
                         clock uncertainty           -0.118     9.224    
    SLICE_X18Y71         FDRE (Setup_fdre_C_R)       -0.611     8.613    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[7]
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -2.773    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.937ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 1.671ns (49.729%)  route 1.689ns (50.271%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 8.692 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          0.719     2.613    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y75         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.470     8.692    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y75         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[20]/C
                         clock pessimism              0.587     9.280    
                         clock uncertainty           -0.118     9.162    
    SLICE_X18Y75         FDRE (Setup_fdre_C_R)       -0.611     8.551    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[20]
  -------------------------------------------------------------------
                         required time                          8.551    
                         arrival time                          -2.613    
  -------------------------------------------------------------------
                         slack                                  5.937    

Slack (MET) :             5.937ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 1.671ns (49.729%)  route 1.689ns (50.271%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 8.692 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          0.719     2.613    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y75         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.470     8.692    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y75         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[21]/C
                         clock pessimism              0.587     9.280    
                         clock uncertainty           -0.118     9.162    
    SLICE_X18Y75         FDRE (Setup_fdre_C_R)       -0.611     8.551    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[21]
  -------------------------------------------------------------------
                         required time                          8.551    
                         arrival time                          -2.613    
  -------------------------------------------------------------------
                         slack                                  5.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.547    -0.548    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y73         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.274    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]
    SLICE_X18Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.163 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[12]_i_1_n_5
    SLICE_X18Y73         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.813    -0.784    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y73         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/C
                         clock pessimism              0.237    -0.548    
    SLICE_X18Y73         FDRE (Hold_fdre_C_D)         0.105    -0.443    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.549    -0.546    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y72         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/Q
                         net (fo=2, routed)           0.134    -0.271    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]
    SLICE_X18Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.160 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.160    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[8]_i_1_n_5
    SLICE_X18Y72         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.815    -0.782    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y72         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/C
                         clock pessimism              0.237    -0.546    
    SLICE_X18Y72         FDRE (Hold_fdre_C_D)         0.105    -0.441    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.546    -0.549    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y74         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]/Q
                         net (fo=2, routed)           0.134    -0.274    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]
    SLICE_X18Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.163 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[16]_i_1_n_5
    SLICE_X18Y74         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.812    -0.785    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y74         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]/C
                         clock pessimism              0.237    -0.549    
    SLICE_X18Y74         FDRE (Hold_fdre_C_D)         0.105    -0.444    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.546    -0.549    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y75         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]/Q
                         net (fo=2, routed)           0.134    -0.274    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]
    SLICE_X18Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.163 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[20]_i_1_n_5
    SLICE_X18Y75         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.812    -0.785    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y75         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]/C
                         clock pessimism              0.237    -0.549    
    SLICE_X18Y75         FDRE (Hold_fdre_C_D)         0.105    -0.444    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.547    -0.548    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y76         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]/Q
                         net (fo=2, routed)           0.134    -0.273    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]
    SLICE_X18Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.162 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.162    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[24]_i_1_n_5
    SLICE_X18Y76         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.813    -0.784    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y76         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]/C
                         clock pessimism              0.237    -0.548    
    SLICE_X18Y76         FDRE (Hold_fdre_C_D)         0.105    -0.443    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.550    -0.545    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/Q
                         net (fo=2, routed)           0.134    -0.270    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]
    SLICE_X18Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.159 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.159    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[0]_i_1_n_5
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.817    -0.780    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/C
                         clock pessimism              0.236    -0.545    
    SLICE_X18Y70         FDRE (Hold_fdre_C_D)         0.105    -0.440    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.549    -0.546    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/Q
                         net (fo=3, routed)           0.134    -0.271    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]
    SLICE_X18Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.160 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.160    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]_i_1_n_5
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.816    -0.781    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/C
                         clock pessimism              0.236    -0.546    
    SLICE_X18Y71         FDRE (Hold_fdre_C_D)         0.105    -0.441    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.549    -0.546    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y77         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]/Q
                         net (fo=2, routed)           0.134    -0.271    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]
    SLICE_X18Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.160 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.160    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[28]_i_1_n_5
    SLICE_X18Y77         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.815    -0.782    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y77         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]/C
                         clock pessimism              0.237    -0.546    
    SLICE_X18Y77         FDRE (Hold_fdre_C_D)         0.105    -0.441    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.547    -0.548    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y73         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.274    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]
    SLICE_X18Y73         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.130 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.130    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[12]_i_1_n_4
    SLICE_X18Y73         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.813    -0.784    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y73         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[15]/C
                         clock pessimism              0.237    -0.548    
    SLICE_X18Y73         FDRE (Hold_fdre_C_D)         0.105    -0.443    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[15]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.549    -0.546    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y72         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/Q
                         net (fo=2, routed)           0.134    -0.271    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]
    SLICE_X18Y72         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.127 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.127    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[8]_i_1_n_4
    SLICE_X18Y72         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.815    -0.782    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y72         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[11]/C
                         clock pessimism              0.237    -0.546    
    SLICE_X18Y72         FDRE (Hold_fdre_C_D)         0.105    -0.441    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[11]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.044 }
Period(ns):         10.089
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.089      7.933      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.089      8.840      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.089      9.089      SLICE_X18Y70     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.089      9.089      SLICE_X18Y72     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.089      9.089      SLICE_X18Y72     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.089      9.089      SLICE_X18Y73     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.089      9.089      SLICE_X18Y73     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.089      9.089      SLICE_X18Y73     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.089      9.089      SLICE_X18Y73     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.089      9.089      SLICE_X18Y74     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.089      203.271    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y70     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y72     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y72     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y72     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y72     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y73     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y73     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y73     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y73     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y73     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y73     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y73     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y73     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y73     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y74     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y74     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y74     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y74     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y75     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.044       4.544      SLICE_X18Y75     design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       29.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         32.000      29.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         32.000      30.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         32.000      30.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       32.000      68.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       32.000      181.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 1.671ns (45.775%)  route 1.979ns (54.225%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.698 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          1.009     2.904    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.476     8.698    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[0]/C
                         clock pessimism              0.621     9.320    
                         clock uncertainty           -0.121     9.199    
    SLICE_X18Y70         FDRE (Setup_fdre_C_R)       -0.611     8.588    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[0]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 1.671ns (45.775%)  route 1.979ns (54.225%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.698 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          1.009     2.904    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.476     8.698    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[1]/C
                         clock pessimism              0.621     9.320    
                         clock uncertainty           -0.121     9.199    
    SLICE_X18Y70         FDRE (Setup_fdre_C_R)       -0.611     8.588    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[1]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 1.671ns (45.775%)  route 1.979ns (54.225%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.698 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          1.009     2.904    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.476     8.698    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/C
                         clock pessimism              0.621     9.320    
                         clock uncertainty           -0.121     9.199    
    SLICE_X18Y70         FDRE (Setup_fdre_C_R)       -0.611     8.588    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 1.671ns (45.775%)  route 1.979ns (54.225%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.698 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          1.009     2.904    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.476     8.698    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[3]/C
                         clock pessimism              0.621     9.320    
                         clock uncertainty           -0.121     9.199    
    SLICE_X18Y70         FDRE (Setup_fdre_C_R)       -0.611     8.588    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[3]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 1.671ns (47.479%)  route 1.848ns (52.521%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.697 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          0.878     2.773    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.475     8.697    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                         clock pessimism              0.644     9.342    
                         clock uncertainty           -0.121     9.221    
    SLICE_X18Y71         FDRE (Setup_fdre_C_R)       -0.611     8.610    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
  -------------------------------------------------------------------
                         required time                          8.610    
                         arrival time                          -2.773    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 1.671ns (47.479%)  route 1.848ns (52.521%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.697 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          0.878     2.773    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.475     8.697    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[5]/C
                         clock pessimism              0.644     9.342    
                         clock uncertainty           -0.121     9.221    
    SLICE_X18Y71         FDRE (Setup_fdre_C_R)       -0.611     8.610    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[5]
  -------------------------------------------------------------------
                         required time                          8.610    
                         arrival time                          -2.773    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 1.671ns (47.479%)  route 1.848ns (52.521%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.697 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          0.878     2.773    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.475     8.697    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/C
                         clock pessimism              0.644     9.342    
                         clock uncertainty           -0.121     9.221    
    SLICE_X18Y71         FDRE (Setup_fdre_C_R)       -0.611     8.610    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]
  -------------------------------------------------------------------
                         required time                          8.610    
                         arrival time                          -2.773    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 1.671ns (47.479%)  route 1.848ns (52.521%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.697 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          0.878     2.773    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.475     8.697    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[7]/C
                         clock pessimism              0.644     9.342    
                         clock uncertainty           -0.121     9.221    
    SLICE_X18Y71         FDRE (Setup_fdre_C_R)       -0.611     8.610    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[7]
  -------------------------------------------------------------------
                         required time                          8.610    
                         arrival time                          -2.773    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 1.671ns (49.729%)  route 1.689ns (50.271%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 8.692 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          0.719     2.613    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y75         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.470     8.692    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y75         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[20]/C
                         clock pessimism              0.587     9.280    
                         clock uncertainty           -0.121     9.159    
    SLICE_X18Y75         FDRE (Setup_fdre_C_R)       -0.611     8.548    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[20]
  -------------------------------------------------------------------
                         required time                          8.548    
                         arrival time                          -2.613    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 1.671ns (49.729%)  route 1.689ns (50.271%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 8.692 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          0.719     2.613    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y75         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.470     8.692    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y75         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[21]/C
                         clock pessimism              0.587     9.280    
                         clock uncertainty           -0.121     9.159    
    SLICE_X18Y75         FDRE (Setup_fdre_C_R)       -0.611     8.548    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[21]
  -------------------------------------------------------------------
                         required time                          8.548    
                         arrival time                          -2.613    
  -------------------------------------------------------------------
                         slack                                  5.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.547    -0.548    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y73         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.274    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]
    SLICE_X18Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.163 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[12]_i_1_n_5
    SLICE_X18Y73         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.813    -0.784    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y73         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/C
                         clock pessimism              0.237    -0.548    
                         clock uncertainty            0.121    -0.426    
    SLICE_X18Y73         FDRE (Hold_fdre_C_D)         0.105    -0.321    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.549    -0.546    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y72         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/Q
                         net (fo=2, routed)           0.134    -0.271    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]
    SLICE_X18Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.160 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.160    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[8]_i_1_n_5
    SLICE_X18Y72         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.815    -0.782    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y72         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/C
                         clock pessimism              0.237    -0.546    
                         clock uncertainty            0.121    -0.424    
    SLICE_X18Y72         FDRE (Hold_fdre_C_D)         0.105    -0.319    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.546    -0.549    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y74         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]/Q
                         net (fo=2, routed)           0.134    -0.274    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]
    SLICE_X18Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.163 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[16]_i_1_n_5
    SLICE_X18Y74         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.812    -0.785    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y74         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]/C
                         clock pessimism              0.237    -0.549    
                         clock uncertainty            0.121    -0.427    
    SLICE_X18Y74         FDRE (Hold_fdre_C_D)         0.105    -0.322    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.546    -0.549    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y75         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]/Q
                         net (fo=2, routed)           0.134    -0.274    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]
    SLICE_X18Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.163 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[20]_i_1_n_5
    SLICE_X18Y75         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.812    -0.785    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y75         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]/C
                         clock pessimism              0.237    -0.549    
                         clock uncertainty            0.121    -0.427    
    SLICE_X18Y75         FDRE (Hold_fdre_C_D)         0.105    -0.322    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.547    -0.548    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y76         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]/Q
                         net (fo=2, routed)           0.134    -0.273    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]
    SLICE_X18Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.162 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.162    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[24]_i_1_n_5
    SLICE_X18Y76         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.813    -0.784    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y76         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]/C
                         clock pessimism              0.237    -0.548    
                         clock uncertainty            0.121    -0.426    
    SLICE_X18Y76         FDRE (Hold_fdre_C_D)         0.105    -0.321    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.550    -0.545    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/Q
                         net (fo=2, routed)           0.134    -0.270    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]
    SLICE_X18Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.159 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.159    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[0]_i_1_n_5
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.817    -0.780    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/C
                         clock pessimism              0.236    -0.545    
                         clock uncertainty            0.121    -0.423    
    SLICE_X18Y70         FDRE (Hold_fdre_C_D)         0.105    -0.318    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.549    -0.546    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/Q
                         net (fo=3, routed)           0.134    -0.271    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]
    SLICE_X18Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.160 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.160    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]_i_1_n_5
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.816    -0.781    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/C
                         clock pessimism              0.236    -0.546    
                         clock uncertainty            0.121    -0.424    
    SLICE_X18Y71         FDRE (Hold_fdre_C_D)         0.105    -0.319    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.549    -0.546    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y77         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]/Q
                         net (fo=2, routed)           0.134    -0.271    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]
    SLICE_X18Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.160 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.160    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[28]_i_1_n_5
    SLICE_X18Y77         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.815    -0.782    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y77         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]/C
                         clock pessimism              0.237    -0.546    
                         clock uncertainty            0.121    -0.424    
    SLICE_X18Y77         FDRE (Hold_fdre_C_D)         0.105    -0.319    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.547    -0.548    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y73         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.274    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]
    SLICE_X18Y73         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.130 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.130    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[12]_i_1_n_4
    SLICE_X18Y73         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.813    -0.784    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y73         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[15]/C
                         clock pessimism              0.237    -0.548    
                         clock uncertainty            0.121    -0.426    
    SLICE_X18Y73         FDRE (Hold_fdre_C_D)         0.105    -0.321    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[15]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.549    -0.546    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y72         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/Q
                         net (fo=2, routed)           0.134    -0.271    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]
    SLICE_X18Y72         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.127 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.127    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[8]_i_1_n_4
    SLICE_X18Y72         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.815    -0.782    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y72         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[11]/C
                         clock pessimism              0.237    -0.546    
                         clock uncertainty            0.121    -0.424    
    SLICE_X18Y72         FDRE (Hold_fdre_C_D)         0.105    -0.319    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[11]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.193    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 1.671ns (45.775%)  route 1.979ns (54.225%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.698 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          1.009     2.904    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.476     8.698    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[0]/C
                         clock pessimism              0.621     9.320    
                         clock uncertainty           -0.121     9.199    
    SLICE_X18Y70         FDRE (Setup_fdre_C_R)       -0.611     8.588    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[0]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 1.671ns (45.775%)  route 1.979ns (54.225%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.698 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          1.009     2.904    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.476     8.698    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[1]/C
                         clock pessimism              0.621     9.320    
                         clock uncertainty           -0.121     9.199    
    SLICE_X18Y70         FDRE (Setup_fdre_C_R)       -0.611     8.588    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[1]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 1.671ns (45.775%)  route 1.979ns (54.225%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.698 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          1.009     2.904    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.476     8.698    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/C
                         clock pessimism              0.621     9.320    
                         clock uncertainty           -0.121     9.199    
    SLICE_X18Y70         FDRE (Setup_fdre_C_R)       -0.611     8.588    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 1.671ns (45.775%)  route 1.979ns (54.225%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.698 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          1.009     2.904    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.476     8.698    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[3]/C
                         clock pessimism              0.621     9.320    
                         clock uncertainty           -0.121     9.199    
    SLICE_X18Y70         FDRE (Setup_fdre_C_R)       -0.611     8.588    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[3]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 1.671ns (47.479%)  route 1.848ns (52.521%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.697 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          0.878     2.773    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.475     8.697    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                         clock pessimism              0.644     9.342    
                         clock uncertainty           -0.121     9.221    
    SLICE_X18Y71         FDRE (Setup_fdre_C_R)       -0.611     8.610    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
  -------------------------------------------------------------------
                         required time                          8.610    
                         arrival time                          -2.773    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 1.671ns (47.479%)  route 1.848ns (52.521%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.697 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          0.878     2.773    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.475     8.697    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[5]/C
                         clock pessimism              0.644     9.342    
                         clock uncertainty           -0.121     9.221    
    SLICE_X18Y71         FDRE (Setup_fdre_C_R)       -0.611     8.610    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[5]
  -------------------------------------------------------------------
                         required time                          8.610    
                         arrival time                          -2.773    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 1.671ns (47.479%)  route 1.848ns (52.521%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.697 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          0.878     2.773    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.475     8.697    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/C
                         clock pessimism              0.644     9.342    
                         clock uncertainty           -0.121     9.221    
    SLICE_X18Y71         FDRE (Setup_fdre_C_R)       -0.611     8.610    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]
  -------------------------------------------------------------------
                         required time                          8.610    
                         arrival time                          -2.773    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 1.671ns (47.479%)  route 1.848ns (52.521%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.697 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.644ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          0.878     2.773    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.475     8.697    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[7]/C
                         clock pessimism              0.644     9.342    
                         clock uncertainty           -0.121     9.221    
    SLICE_X18Y71         FDRE (Setup_fdre_C_R)       -0.611     8.610    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[7]
  -------------------------------------------------------------------
                         required time                          8.610    
                         arrival time                          -2.773    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 1.671ns (49.729%)  route 1.689ns (50.271%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 8.692 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          0.719     2.613    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y75         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.470     8.692    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y75         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[20]/C
                         clock pessimism              0.587     9.280    
                         clock uncertainty           -0.121     9.159    
    SLICE_X18Y75         FDRE (Setup_fdre_C_R)       -0.611     8.548    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[20]
  -------------------------------------------------------------------
                         required time                          8.548    
                         arrival time                          -2.613    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.089ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.089ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 1.671ns (49.729%)  route 1.689ns (50.271%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 8.692 - 10.089 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.646    -0.747    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]/Q
                         net (fo=2, routed)           0.961     0.671    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]
    SLICE_X19Y72         LUT2 (Prop_lut2_I1_O)        0.124     0.795 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_i_7_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.345 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.345    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.459 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.573 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     1.582    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__1_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.895 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux1_carry__2/O[3]
                         net (fo=33, routed)          0.719     2.613    design_1_i/Divisor_Freccuencia_0/inst/clear
    SLICE_X18Y75         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.089    10.089 r  
    H16                                               0.000    10.089 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.089    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.637    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.533 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.132    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.223 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          1.470     8.692    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y75         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[21]/C
                         clock pessimism              0.587     9.280    
                         clock uncertainty           -0.121     9.159    
    SLICE_X18Y75         FDRE (Setup_fdre_C_R)       -0.611     8.548    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[21]
  -------------------------------------------------------------------
                         required time                          8.548    
                         arrival time                          -2.613    
  -------------------------------------------------------------------
                         slack                                  5.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.547    -0.548    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y73         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.274    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]
    SLICE_X18Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.163 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[12]_i_1_n_5
    SLICE_X18Y73         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.813    -0.784    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y73         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/C
                         clock pessimism              0.237    -0.548    
                         clock uncertainty            0.121    -0.426    
    SLICE_X18Y73         FDRE (Hold_fdre_C_D)         0.105    -0.321    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.549    -0.546    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y72         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/Q
                         net (fo=2, routed)           0.134    -0.271    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]
    SLICE_X18Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.160 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.160    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[8]_i_1_n_5
    SLICE_X18Y72         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.815    -0.782    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y72         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/C
                         clock pessimism              0.237    -0.546    
                         clock uncertainty            0.121    -0.424    
    SLICE_X18Y72         FDRE (Hold_fdre_C_D)         0.105    -0.319    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.546    -0.549    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y74         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]/Q
                         net (fo=2, routed)           0.134    -0.274    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]
    SLICE_X18Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.163 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[16]_i_1_n_5
    SLICE_X18Y74         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.812    -0.785    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y74         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]/C
                         clock pessimism              0.237    -0.549    
                         clock uncertainty            0.121    -0.427    
    SLICE_X18Y74         FDRE (Hold_fdre_C_D)         0.105    -0.322    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[18]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.546    -0.549    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y75         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]/Q
                         net (fo=2, routed)           0.134    -0.274    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]
    SLICE_X18Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.163 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[20]_i_1_n_5
    SLICE_X18Y75         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.812    -0.785    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y75         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]/C
                         clock pessimism              0.237    -0.549    
                         clock uncertainty            0.121    -0.427    
    SLICE_X18Y75         FDRE (Hold_fdre_C_D)         0.105    -0.322    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[22]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.547    -0.548    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y76         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]/Q
                         net (fo=2, routed)           0.134    -0.273    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]
    SLICE_X18Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.162 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.162    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[24]_i_1_n_5
    SLICE_X18Y76         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.813    -0.784    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y76         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]/C
                         clock pessimism              0.237    -0.548    
                         clock uncertainty            0.121    -0.426    
    SLICE_X18Y76         FDRE (Hold_fdre_C_D)         0.105    -0.321    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[26]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.550    -0.545    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/Q
                         net (fo=2, routed)           0.134    -0.270    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]
    SLICE_X18Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.159 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.159    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[0]_i_1_n_5
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.817    -0.780    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y70         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]/C
                         clock pessimism              0.236    -0.545    
                         clock uncertainty            0.121    -0.423    
    SLICE_X18Y70         FDRE (Hold_fdre_C_D)         0.105    -0.318    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[2]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.549    -0.546    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/Q
                         net (fo=3, routed)           0.134    -0.271    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]
    SLICE_X18Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.160 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.160    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[4]_i_1_n_5
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.816    -0.781    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y71         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]/C
                         clock pessimism              0.236    -0.546    
                         clock uncertainty            0.121    -0.424    
    SLICE_X18Y71         FDRE (Hold_fdre_C_D)         0.105    -0.319    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[6]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.549    -0.546    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y77         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]/Q
                         net (fo=2, routed)           0.134    -0.271    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]
    SLICE_X18Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.160 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.160    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[28]_i_1_n_5
    SLICE_X18Y77         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.815    -0.782    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y77         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]/C
                         clock pessimism              0.237    -0.546    
                         clock uncertainty            0.121    -0.424    
    SLICE_X18Y77         FDRE (Hold_fdre_C_D)         0.105    -0.319    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[30]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.547    -0.548    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y73         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.274    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[14]
    SLICE_X18Y73         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.130 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.130    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[12]_i_1_n_4
    SLICE_X18Y73         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.813    -0.784    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y73         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[15]/C
                         clock pessimism              0.237    -0.548    
                         clock uncertainty            0.121    -0.426    
    SLICE_X18Y73         FDRE (Hold_fdre_C_D)         0.105    -0.321    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[15]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.044ns period=10.089ns})
  Destination:            design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.044ns period=10.089ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.549    -0.546    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y72         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]/Q
                         net (fo=2, routed)           0.134    -0.271    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[10]
    SLICE_X18Y72         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.127 r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.127    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[8]_i_1_n_4
    SLICE_X18Y72         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=33, routed)          0.815    -0.782    design_1_i/Divisor_Freccuencia_0/inst/Clk
    SLICE_X18Y72         FDRE                                         r  design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[11]/C
                         clock pessimism              0.237    -0.546    
                         clock uncertainty            0.121    -0.424    
    SLICE_X18Y72         FDRE (Hold_fdre_C_D)         0.105    -0.319    design_1_i/Divisor_Freccuencia_0/inst/Cuenta_Mux_reg[11]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.193    





