// -----------------------------------------------------------------------------
// $Id: hwcore_pi_regif.h,v 1.4 2020/11/06 06:44:20 minhquocha Exp $
//
// Copyright(c) 2020 Renesas Electronics Corporation
// Copyright(c) 2020 Renesas Design Vietnam Co., Ltd.
// RENESAS ELECTRONICS CONFIDENTIAL AND PROPRIETARY.
// This program must be used solely for the purpose for which
// it was furnished by Renesas Electronics Corporation. No part of this
// program may be reproduced or disclosed to others, in any
// form, without the prior written permission of Renesas Electronics
// Corporation.
// -----------------------------------------------------------------------------
// This file is generated by Register I/F generator
//    gen_regif.py
//    gen_regif_class.py
//    regif_h.skl
//
// Input file : hwcore_pi_regif.txt
////////////////////////////////////////////////////////////////////////////////
// %MODULE HWCORE_PI
//     #                   name            offset_size
//     %%REG_INSTANCE      reg_def         10
// 
// %REG_CHANNEL reg_def
//     %%TITLE  name         reg_name     size    wsize    rsize      length  offset  factor_start  factor_end  factor_index  factor_step  access init        support callback
//     %%REG    PICTR        PICTR        8       8        8|16|32    8       0x2C0   -             -           -             -            W|R    0x00        TRUE    -
//     %%REG    IDIN         IDIN         32      32       8|16|32    32      0x2C8   -             -           -             -            W|R    0x00000000  TRUE    W
//     %%REG    IQIN         IQIN         32      32       8|16|32    32      0x2CC   -             -           -             -            W|R    0x00000000  TRUE    W
//     %%REG    ID           ID           32      32       8|16|32    32      0x2D0   -             -           -             -            W|R    0x00000000  TRUE    W
//     %%REG    IQ           IQ           32      32       8|16|32    32      0x2D4   -             -           -             -            W|R    0x00000000  TRUE    W
//     %%REG    GPD0         GPD0         32      32       8|16|32    32      0x2D8   -             -           -             -            W|R    0x00000000  TRUE    -
//     %%REG    GPQ0         GPQ0         32      32       8|16|32    32      0x2DC   -             -           -             -            W|R    0x00000000  TRUE    -
//     %%REG    GPD          GPD          32      32       8|16|32    32      0x2E0   -             -           -             -            W|R    0x00000000  TRUE    -
//     %%REG    GPQ          GPQ          32      32       8|16|32    32      0x2E4   -             -           -             -            W|R    0x00000000  TRUE    -
//     %%REG    GID          GID          32      32       8|16|32    32      0x2E8   -             -           -             -            W|R    0x00000000  TRUE    -
//     %%REG    GIQ          GIQ          32      32       8|16|32    32      0x2EC   -             -           -             -            W|R    0x00000000  TRUE    -
//     %%REG    GIDMAX       GIDMAX       32      32       8|16|32    32      0x2F0   -             -           -             -            W|R    0x00000000  TRUE    -
//     %%REG    GIQMAX       GIQMAX       32      32       8|16|32    32      0x2F4   -             -           -             -            W|R    0x00000000  TRUE    -
//     %%REG    SUMID        SUMID        32      32       8|16|32    32      0x2F8   -             -           -             -            W|R    0x00000000  TRUE    -
//     %%REG    SUMIQ        SUMIQ        32      32       8|16|32    32      0x2FC   -             -           -             -            W|R    0x00000000  TRUE    -
//     %%REG    SUMIDM       SUMIDM       32      -        8|16|32    32      0x300   -             -           -             -            R      0x00000000  TRUE    -
//     %%REG    SUMIQM       SUMIQM       32      -        8|16|32    32      0x304   -             -           -             -            R      0x00000000  TRUE    -
//     %%REG    VDMAX        VDMAX        32      32       8|16|32    32      0x308   -             -           -             -            W|R    0x00000000  TRUE    -
//     %%REG    VQMAX        VQMAX        32      32       8|16|32    32      0x30C   -             -           -             -            W|R    0x00000000  TRUE    -
//     %%REG    VD           VD           32      32       8|16|32    32      0x310   -             -           -             -            W|R    0x00000000  TRUE    W
//     %%REG    VQ           VQ           32      32       8|16|32    32      0x314   -             -           -             -            W|R    0x00000000  TRUE    W
//     %%REG    VDOBUF       VDOBUF       32      -        8|16|32    32      0x318   -             -           -             -            R      0x00000000  TRUE    -
//     %%REG    VQOBUF       VQOBUF       32      -        8|16|32    32      0x31C   -             -           -             -            R      0x00000000  TRUE    -
// 
// %REG_NAME PICTR
//     %%TITLE  name        upper  lower  init  access  support  callback
//     %%BIT    FPIIBTH     6      6      0     W|R     TRUE     -
//     %%BIT    IQSEL       5      5      0     W|R     TRUE     -
//     %%BIT    IDSEL       4      4      0     W|R     TRUE     -
//     %%BIT    FSUMIQ      1      1      0     W|R     TRUE     -
//     %%BIT    FSUMID      0      0      0     W|R     TRUE     -
// 
// %REG_NAME IDIN
//     %%TITLE  name        upper  lower  init  access  support  callback
//     %%BIT    DATA        31     0      0     W|R     TRUE     W
// 
// %REG_NAME IQIN
//     %%TITLE  name        upper  lower  init  access  support  callback
//     %%BIT    DATA        31     0      0     W|R     TRUE     W
// 
// %REG_NAME ID
//     %%TITLE  name        upper  lower  init  access  support  callback
//     %%BIT    DATA        31     0      0     W|R     TRUE     W
// 
// %REG_NAME IQ
//     %%TITLE  name        upper  lower  init  access  support  callback
//     %%BIT    DATA        31     0      0     W|R     TRUE     W
// 
// %REG_NAME GPD0
//     %%TITLE  name        upper  lower  init  access  support  callback
//     %%BIT    DATA        31     0      0     W|R     TRUE     -
// 
// %REG_NAME GPQ0
//     %%TITLE  name        upper  lower  init  access  support  callback
//     %%BIT    DATA        31     0      0     W|R     TRUE     -
// 
// %REG_NAME GPD
//     %%TITLE  name        upper  lower  init  access  support  callback
//     %%BIT    DATA        31     0      0     W|R     TRUE     -
// 
// %REG_NAME GPQ
//     %%TITLE  name        upper  lower  init  access  support  callback
//     %%BIT    DATA        31     0      0     W|R     TRUE     -
// 
// %REG_NAME GID
//     %%TITLE  name        upper  lower  init  access  support  callback
//     %%BIT    DATA        31     0      0     W|R     TRUE     -
// 
// %REG_NAME GIQ
//     %%TITLE  name        upper  lower  init  access  support  callback
//     %%BIT    DATA        31     0      0     W|R     TRUE     -
// 
// %REG_NAME GIDMAX
//     %%TITLE  name        upper  lower  init  access  support  callback
//     %%BIT    DATA        30     0      0     W|R     TRUE     -
// 
// %REG_NAME GIQMAX
//     %%TITLE  name        upper  lower  init  access  support  callback
//     %%BIT    DATA        30     0      0     W|R     TRUE     -
// 
// %REG_NAME SUMID
//     %%TITLE  name        upper  lower  init  access  support  callback
//     %%BIT    DATA        31     0      0     W|R     TRUE     -
// 
// %REG_NAME SUMIQ
//     %%TITLE  name        upper  lower  init  access  support  callback
//     %%BIT    DATA        31     0      0     W|R     TRUE     -
// 
// %REG_NAME SUMIDM
//     %%TITLE  name        upper  lower  init  access  support  callback
//     %%BIT    DATA        31     0      0     R       TRUE     -
// 
// %REG_NAME SUMIQM
//     %%TITLE  name        upper  lower  init  access  support  callback
//     %%BIT    DATA        31     0      0     R       TRUE     -
// 
// %REG_NAME VDMAX
//     %%TITLE  name        upper  lower  init  access  support  callback
//     %%BIT    DATA        30     0      0     W|R     TRUE     -
// 
// %REG_NAME VQMAX
//     %%TITLE  name        upper  lower  init  access  support  callback
//     %%BIT    DATA        30     0      0     W|R     TRUE     -
// 
// %REG_NAME VD
//     %%TITLE  name        upper  lower  init  access  support  callback
//     %%BIT    DATA        31     0      0     W|R     TRUE     W
// 
// %REG_NAME VQ
//     %%TITLE  name        upper  lower  init  access  support  callback
//     %%BIT    DATA        31     0      0     W|R     TRUE     W
// 
// %REG_NAME VDOBUF
//     %%TITLE  name        upper  lower  init  access  support  callback
//     %%BIT    DATA        31     0      0     R       TRUE     -
// 
// %REG_NAME VDOBUF
//     %%TITLE  name        upper  lower  init  access  support  callback
//     %%BIT    DATA        31     0      0     R       TRUE     -
////////////////////////////////////////////////////////////////////////////////
/// @file hwcore_pi_regif.h
/// @brief Register IF class of model HWCORE_PI
/// $Id: hwcore_pi_regif.h,v 1.4 2020/11/06 06:44:20 minhquocha Exp $
/// $Date: 2020/11/06 06:44:20 $
/// $Revison$
/// $Author: minhquocha $
////////////////////////////////////////////////////////////////////////////////
#ifndef __HWCORE_PI_REGIF_H__
#define __HWCORE_PI_REGIF_H__
#include <string>
#include <map>
#include <list>
#include <cstdarg>
#include <cerrno>
#include <iomanip>
#include <sstream>
#include <cassert>
#ifndef REGIF_NOT_USE_SYSTEMC
#include "systemc.h"
#endif
#include "re_register.h"
#ifdef USR_CWR_SYSTEMC
#include "scml2.h"
#endif

/// Register IF class of HWCORE_PI model
class Chwcore_pi_regif
: public vpcl::reg_super
{
protected:
    typedef const unsigned int cuint;
    typedef unsigned int uint;
#ifdef USR_CWR_SYSTEMC
    typedef uint REG_TYPE;
#endif

    enum eRegGroup {
        emNum_of_gr
    }; ///< Enumeration for register group index

#ifdef USE_WEB_SIM
    enum eRegValIDConstant {
        emBitNum       = 0,
        emRegIDNum     = 0,
        emNumOfChannel = 1
    };
#endif

    struct RegCBstr {
        uint channel;
        bool is_wr;
        uint size;
        uint pre_data;
        uint data;
        RegCBstr (uint channel, bool is_wr, uint size, uint pre_data, uint data)
        {
            this-> channel  = channel;
            this-> is_wr    = is_wr;
            this-> size     = size;
            this-> pre_data = pre_data;
            this-> data     = data;
        }
    };
    struct SRegList {
        vpcl::re_register *my_p;
        SRegList *prev;
        uint channel;
        uint length;
        std::string wacc_size;
        std::string racc_size;
        bool block;
#ifdef USR_CWR_SYSTEMC
        scml2::memory<REG_TYPE> *mcwmem;
        scml2::reg<REG_TYPE> *my_cw_p;
        SRegList( vpcl::re_register *_my_p, SRegList *_prev, uint _channel, uint _length, std::string _wacc_size, std::string _racc_size, bool _block = false, scml2::memory<REG_TYPE> *_cwmem=NULL) {
            this->my_cw_p = NULL;
            if (_cwmem != NULL) {
                mcwmem = _cwmem;
            } else {
                assert(_prev != NULL && _prev->mcwmem != NULL) ;
                mcwmem = _prev->mcwmem;
            }
            this->my_cw_p = new scml2::reg<REG_TYPE> (_my_p->name(), *mcwmem , _my_p->addr());
#else
        SRegList( vpcl::re_register *_my_p, SRegList *_prev, uint _channel, uint _length, std::string _wacc_size, std::string _racc_size, bool _block = false) {
#endif
            this->my_p = NULL;
            if (_my_p != NULL) {
                this->my_p = _my_p;
            }
            this->prev = NULL;
            if (_prev != NULL) {
                this->prev = _prev;
            }
            this->channel   = _channel;
            this->length    = _length;
            this->wacc_size = _wacc_size;
            this->racc_size = _racc_size;
            this->block     = _block;
        }
        ~SRegList() {
#ifdef USR_CWR_SYSTEMC
            delete my_cw_p;
#endif
        }
    } *mRegList, *mCurReg, **mRegArray;

    uint *mRegMap;
    uint mTotalRegNum;
#ifdef USE_WEB_SIM
    struct strRegValueID {
        int  BitVal[emBitNum];
        std::string RegValueID;
        strRegValueID(void) {
            for (unsigned int i = 0; i < emBitNum; i++) {
                BitVal[i] = 0;
            }
            RegValueID = "";
        }
        strRegValueID(int bitval[emBitNum], std::string reg_value_id) {
            for (unsigned int i = 0; i < emBitNum; i++) {
                this->BitVal[i] = bitval[i];
            }
            this->RegValueID = reg_value_id;
        }
    };
    
    vpcl::bit_info* mBitInfoPtr[emBitNum];
    uint mTargetRegVal[emBitNum];
    strRegValueID mRegValueIDLib[emRegIDNum];
    
    void InitializeRegValueID();
    void CalcTargetRegVal(void);
    void IssueRegValueID();

    typedef void (Chwcore_pi_regif::* ptrRegValueIDFunc) (std::string);
    ptrRegValueIDFunc mNotifyRegValueIDAPI;
    virtual void NotifyRegValueID(const std::string reg_val_id) = 0;
#endif

public:
    Chwcore_pi_regif(std::string name, uint buswidth);
    ~Chwcore_pi_regif();

protected:
    vpcl::re_register *PICTR ;
    vpcl::re_register *IDIN  ;
    vpcl::re_register *IQIN  ;
    vpcl::re_register *ID    ;
    vpcl::re_register *IQ    ;
    vpcl::re_register *GPD0  ;
    vpcl::re_register *GPQ0  ;
    vpcl::re_register *GPD   ;
    vpcl::re_register *GPQ   ;
    vpcl::re_register *GID   ;
    vpcl::re_register *GIQ   ;
    vpcl::re_register *GIDMAX;
    vpcl::re_register *GIQMAX;
    vpcl::re_register *SUMID ;
    vpcl::re_register *SUMIQ ;
    vpcl::re_register *SUMIDM;
    vpcl::re_register *SUMIQM;
    vpcl::re_register *VDMAX ;
    vpcl::re_register *VQMAX ;
    vpcl::re_register *VD    ;
    vpcl::re_register *VQ    ;
    vpcl::re_register *VDOBUF;
    vpcl::re_register *VQOBUF;

    #ifdef USR_CWR_SYSTEMC
    scml2::memory<REG_TYPE> cwmem;
    #endif


    void EnableReset(const bool is_active);
    uint bit_select(cuint val, cuint start, cuint end);
    bool reg_wr(cuint addr, const unsigned char *p_data, cuint size);
    bool reg_rd(cuint addr, unsigned char *p_data, cuint size);
    bool reg_wr_dbg(cuint addr, const unsigned char *p_data, cuint size);
    bool reg_rd_dbg(cuint addr, unsigned char *p_data, cuint size);
    std::string reg_handle_command(const std::vector<std::string>& args);
    int get_reg_index(cuint addr);
    vpcl::re_register *first_reg_object();
    vpcl::re_register *next_reg_object();

    void wr_cb(cuint addr, uint data);
    uint rd_cb(cuint addr);

    virtual void cb_IDIN_DATA(RegCBstr str) = 0;
    virtual void cb_IQIN_DATA(RegCBstr str) = 0;
    virtual void cb_ID_DATA(RegCBstr str) = 0;
    virtual void cb_IQ_DATA(RegCBstr str) = 0;
    virtual void cb_VD_DATA(RegCBstr str) = 0;
    virtual void cb_VQ_DATA(RegCBstr str) = 0;

    void set_instance_name(std::string InstName);

    uint mBusByteWidth;
    uint mBusWidth;
    bool mIsReset;
    bool mDumpRegisterRW;
    bool mAPBAccessMode;
    bool mDumpBitInfo;
    std::map<std::string, bool> mMessageLevel;
    std::map<std::string, std::map<std::string, void (Chwcore_pi_regif::*) (RegCBstr)> > mWrCbAPI;
    std::map<std::string, std::map<std::string, void (Chwcore_pi_regif::*) (RegCBstr)> > mRdCbAPI;
    std::map<std::string, std::map<std::string, void (Chwcore_pi_regif::*) (RegCBstr)> > mWrDbgCbAPI;
    std::map<std::string, std::map<std::string, void (Chwcore_pi_regif::*) (RegCBstr)> > mRdDbgCbAPI;
    std::string mFileName;
    std::string mInstName;
    int mLineNum;

    bool reg_wr_process(cuint addr, const unsigned char *p_data, cuint size, bool IsDbgFunc);
    bool reg_rd_process(cuint addr, unsigned char *p_data, cuint size, bool IsDbgFunc);
    bool reg_wr_func(cuint addr, const unsigned char *p_data, cuint size, cuint reg_index, bool IsDbgFunc);
    bool reg_rd_func(cuint addr, unsigned char *p_data, cuint size, cuint reg_index, bool IsDbgFunc);
    void get_fileline(std::string filename, int line_number);
    void CommandInit();
    bool ChkSize(std::string expect_size, cuint detect_size, cuint addr, bool is_wr);
    std::vector<std::string> Str2Vec(std::string str, const char sep);
    std::string Num2HexStr(cuint num, cuint num_length, bool space_strip, bool is_data, uint acc_size);
    void DumpRegMsg(const std::string operation, const std::string RegName, const std::string BitName, cuint size, cuint addr, cuint wr_data, cuint pre_data, cuint data, cuint reg_length);
    std::string AccessRegCommand(const std::vector<std::string>& args, vpcl::re_register *Register, bool &BlockReg);
    void InitLocalVal();
    void UpdateLocalVal(cuint addr);
    void UpdateRegVal(cuint addr);

    #ifdef USR_CWR_SYSTEMC
    uint cw_rd_cb(tlm::tlm_generic_payload& trans, int tag);
    uint cw_wr_cb(tlm::tlm_generic_payload& trans, int tag);
    virtual void cw_set_callback_reg(scml2::reg<REG_TYPE> * reg, int offset);
    void cw_set_all_callback_reg(void);
    #endif

private:
    void _re_printf(const std::string msg_level, const char *format, ...);
};
#endif //__HWCORE_PI_REGIF_H__
