library ieee;
use ieee.std_logic_1164.all;
entity f_A_test is
end f_A_test;
architecture fA_test_a of f_A_test is 
component fulladder_struct is
port( 
  a,b,cin : in std_logic;
  sum,cout : out std_logic);
end component;
signal a,b,cin,sum,cout :std_logic;
begin 
uut :fulladder_struct port map(a,b,cin,sum,cout);
process 
begin
a<='1';
b<='1';
cin<='0';
wait for 20 ns;
a<='1';
b<='1';
cin<='1';
wait for 20 ns;
a<='0';
b<='0';
cin<='0';
wait for 20 ns;
end process;
end ;