  # Build Report
[Go to table of contents](#table-of-contents)
=====
 [Go to Error List](#error-list)
=====
    Running UefiCpuPkg: License Check Test NO-TARGET
    Cmd to run is: git diff --unified=0 origin/master HEAD
    Cmd Output Starting
    Cmd Output Finished
    Running Time (mm:ss): 00:00
    Return Code: 0x00000000
    >Test Success: License Check Test NO-TARGET
    Running UefiCpuPkg: Library Class Check Test NO-TARGET
    >Test Success: Library Class Check Test NO-TARGET
    Running UefiCpuPkg: Guid Check Test NO-TARGET
    >Test Success: Guid Check Test NO-TARGET
    Running UefiCpuPkg: Host Unit Test Dsc Complete Check Test NO-TARGET
    HostUnitTestDscCompleteCheck.IgnoreInf ->  not found in filesystem.  Invalid ignore file
    >Test Success: Host Unit Test Dsc Complete Check Test NO-TARGET
    Running UefiCpuPkg: Host Unit Test Compiler Plugin NOOPT
    Building UefiCpuPkg/Test/UefiCpuPkgHostTest.dsc
    Start time: 2021-08-04 16:39:02.373840
    Setting up the Environment
    version_aggregator: /home/xephyr/Documents/edk2/Conf/target.txt re-registered at None
    version_aggregator: /home/xephyr/Documents/edk2/Conf/tools_def.txt re-registered at None
    version_aggregator: /home/xephyr/Documents/edk2/Conf/build_rule.txt re-registered at None
    Running Pre Build
    Writing BuildToolsReports to /home/xephyr/Documents/edk2/Build/UefiCpuPkg/HostTest/NOOPT_GCC5/BUILD_TOOLS_REPORT
    Running Build NOOPT
    Cmd to run is: build -p UefiCpuPkg/Test/UefiCpuPkgHostTest.dsc -b NOOPT -t GCC5 -a X64
    Cmd Output Starting
    Build environment: Linux-5.11.0-7620-generic-x86_64-with-glibc2.33
    Build start time: 16:39:02, Aug.04 2021
    WORKSPACE        = /home/xephyr/Documents/edk2
    PACKAGES_PATH    = .
    EDK_TOOLS_PATH   = /home/xephyr/Documents/edk2/BaseTools
    EDK_TOOLS_BIN    = /home/xephyr/Documents/edk2/BaseTools/Source/C/bin
    CONF_PATH        = /home/xephyr/Documents/edk2/Conf
    PYTHON_COMMAND   = /usr/bin/python3
    Processing meta-data .
    Architecture(s)  = X64
    Build target     = NOOPT
    Toolchain        = GCC5
    Active Platform          = /home/xephyr/Documents/edk2/UefiCpuPkg/Test/UefiCpuPkgHostTest.dsc
    done!
    Building ... /home/xephyr/Documents/edk2/UnitTestFrameworkPkg/Library/UnitTestDebugAssertLib/UnitTestDebugAssertLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/MtrrLib/MtrrLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UnitTestFrameworkPkg/Library/UnitTestLib/UnitTestLibCmocka.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BaseCpuLibNull/BaseCpuLibNull.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UnitTestFrameworkPkg/Library/Posix/MemoryAllocationLibPosix/MemoryAllocationLibPosix.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UnitTestFrameworkPkg/Library/UnitTestPersistenceLibNull/UnitTestPersistenceLibNull.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UnitTestFrameworkPkg/Library/UnitTestResultReportLib/UnitTestResultReportLibDebugLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UnitTestFrameworkPkg/Library/CmockaLib/CmockaLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/UnitTestHostBaseLib.inf [X64]
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BaseMemoryLib/BaseMemoryLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UnitTestFrameworkPkg/Library/Posix/DebugLibPosix/DebugLibPosix.inf [X64]
    make: Nothing to be done for 'tbuild'.
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BasePrintLib/BasePrintLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/MtrrLib/UnitTest/MtrrLibUnitTestHost.inf [X64]
    "gcc" -o /home/xephyr/Documents/edk2/Build/UefiCpuPkg/HostTest/NOOPT_GCC5/X64/MtrrLibUnitTestHost -m64 -no-pie -Wl,--start-group,@/home/xephyr/Documents/edk2/Build/UefiCpuPkg/HostTest/NOOPT_GCC5/X64/UefiCpuPkg/Library/MtrrLib/UnitTest/MtrrLibUnitTestHost/OUTPUT/static_library_files.lst,--end-group -lgcov
    Done
    Build end time: 16:39:03, Aug.04 2021
    Build total time: 00:00:01
    Cmd Output Finished
    Running Time (mm:ss): 00:00
    Return Code: 0x00000000
    Running Post Build
## Run Host based Unit Tests
    Testing for architecture: X64
    Test file found: /home/xephyr/Documents/edk2/Build/UefiCpuPkg/HostTest/NOOPT_GCC5/X64/MtrrLibUnitTestHost
    Cmd to run is: /home/xephyr/Documents/edk2/Build/UefiCpuPkg/HostTest/NOOPT_GCC5/X64/MtrrLibUnitTestHost
    Cmd Output Starting
    MtrrLib Unit Tests v1.0
    Iterations = 10
    Input      = fixed
    RUNNING ALL TEST SUITES
    RUNNING TEST SUITE: MtrrLib API Tests
    UnitTest: GetVariableMtrrCount - Test GetVariableMtrrCount
    Log Output Start
    [INFO]        Detected expected ASSERT: /home/xephyr/Documents/edk2/UefiCpuPkg/Library/MtrrLib/MtrrLib.c(158): MtrrCap.Bits.VCNT <= (sizeof (((MTRR_VARIABLE_SETTINGS *) 0)->Mtrr) / sizeof ((((MTRR_VARIABLE_SETTINGS *) 0)->Mtrr)[0]))
    [INFO]        [ASSERT PASS] /home/xephyr/Documents/edk2/UefiCpuPkg/Library/MtrrLib/UnitTest/MtrrLibUnitTest.c:446: UT_EXPECT_ASSERT_FAILURE(GetVariableMtrrCount ()) detected expected assert
    [INFO]        Detected expected ASSERT: /home/xephyr/Documents/edk2/UefiCpuPkg/Library/MtrrLib/MtrrLib.c(158): MtrrCap.Bits.VCNT <= (sizeof (((MTRR_VARIABLE_SETTINGS *) 0)->Mtrr) / sizeof ((((MTRR_VARIABLE_SETTINGS *) 0)->Mtrr)[0]))
    [INFO]        [ASSERT PASS] /home/xephyr/Documents/edk2/UefiCpuPkg/Library/MtrrLib/UnitTest/MtrrLibUnitTest.c:451: UT_EXPECT_ASSERT_FAILURE(GetVariableMtrrCount ()) detected expected assert
    Log Output End
    UnitTest: GetFirmwareVariableMtrrCount - Test GetFirmwareVariableMtrrCount
    Log Output Start
    [INFO]        Detected expected ASSERT: /home/xephyr/Documents/edk2/UefiCpuPkg/Library/MtrrLib/MtrrLib.c(158): MtrrCap.Bits.VCNT <= (sizeof (((MTRR_VARIABLE_SETTINGS *) 0)->Mtrr) / sizeof ((((MTRR_VARIABLE_SETTINGS *) 0)->Mtrr)[0]))
    [INFO]        [ASSERT PASS] /home/xephyr/Documents/edk2/UefiCpuPkg/Library/MtrrLib/UnitTest/MtrrLibUnitTest.c:532: UT_EXPECT_ASSERT_FAILURE(GetFirmwareVariableMtrrCount ()) detected expected assert
    Log Output End
    random: 0
    random: 1
    random: 2
    random: 3
    random: 4
    random: 5
    random: 6
    random: 7
    random: 8
    random: 9
    random: 10
    random: 11
    random: 12
    random: 13
    random: 14
    random: 15
    random: 16
    random: 17
    random: 18
    random: 19
    random: 20
    random: 21
    random: 22
    random: 23
    random: 24
    random: 25
    random: 26
    random: 27
    random: 28
    random: 29
    random: 30
    random: 31
    random: 32
    random: 33
    random: 34
    random: 35
    random: 36
    random: 37
    random: 38
    random: 39
    random: 40
    random: 41
    random: 42
    random: 43
    random: 44
    random: 45
    random: 46
    random: 47
    random: 48
    random: 49
    random: 50
    random: 51
    random: 52
    random: 53
    random: 54
    random: 55
    random: 56
    random: 57
    random: 58
    random: 59
    random: 60
    random: 61
    random: 62
    random: 63
    random: 64
    random: 65
    random: 66
    random: 67
    random: 68
    random: 69
    random: 70
    random: 71
    random: 72
    random: 73
    random: 74
    random: 75
    random: 76
    random: 77
    random: 78
    random: 79
    random: 80
    random: 81
    random: 82
    random: 83
    random: 84
    random: 85
    random: 86
    random: 87
    random: 88
    random: 89
    random: 90
    random: 91
    random: 92
    random: 93
    random: 94
    random: 95
    random: 96
    random: 97
    random: 98
    random: 99
    random: 100
    random: 101
    random: 102
    random: 103
    random: 104
    random: 105
    random: 106
    random: 107
    random: 108
    random: 109
    random: 110
    random: 111
    random: 112
    random: 113
    random: 114
    random: 115
    random: 116
    random: 117
    random: 118
    random: 119
    random: 120
    random: 121
    random: 122
    random: 123
    random: 124
    random: 125
    random: 126
    random: 127
    random: 128
    random: 129
    random: 130
    random: 131
    random: 132
    random: 133
    random: 134
    random: 135
    random: 136
    random: 137
    random: 138
    random: 139
    random: 140
    random: 141
    random: 142
    random: 143
    random: 144
    random: 145
    random: 146
    random: 147
    random: 148
    random: 149
    random: 150
    random: 151
    random: 152
    random: 153
    random: 154
    random: 155
    random: 156
    random: 157
    random: 158
    random: 159
    random: 160
    random: 161
    random: 162
    random: 163
    random: 164
    random: 165
    random: 166
    random: 167
    random: 168
    random: 169
    random: 170
    random: 171
    random: 172
    random: 173
    random: 174
    random: 175
    random: 176
    random: 177
    random: 178
    random: 179
    random: 180
    random: 181
    random: 182
    random: 183
    random: 184
    random: 185
    random: 186
    random: 187
    random: 188
    random: 189
    random: 190
    random: 191
    random: 192
    random: 193
    random: 194
    random: 195
    random: 196
    random: 197
    random: 198
    random: 199
    random: 200
    random: 201
    random: 202
    random: 203
    random: 204
    random: 205
    random: 206
    random: 207
    random: 208
    random: 209
    random: 210
    random: 211
    random: 212
    random: 213
    random: 214
    random: 215
    random: 216
    random: 217
    random: 218
    random: 219
    random: 220
    random: 221
    random: 222
    random: 223
    random: 224
    random: 225
    random: 226
    random: 227
    random: 228
    random: 229
    random: 230
    random: 231
    random: 232
    random: 233
    random: 234
    random: 235
    random: 236
    random: 237
    random: 238
    random: 239
    random: 240
    random: 241
    random: 242
    random: 243
    random: 244
    random: 245
    random: 246
    random: 247
    random: 248
    random: 249
    random: 250
    random: 251
    random: 252
    random: 253
    random: 254
    random: 255
    random: 256
    random: 257
    random: 258
    random: 259
    random: 260
    random: 261
    random: 262
    random: 263
    random: 264
    random: 265
    random: 266
    random: 267
    random: 268
    random: 269
    random: 270
    random: 271
    random: 272
    random: 273
    random: 274
    random: 275
    random: 276
    random: 277
    random: 278
    random: 279
    random: 280
    random: 281
    random: 282
    random: 283
    random: 284
    random: 285
    random: 286
    random: 287
    random: 288
    random: 289
    random: 290
    random: 291
    random: 292
    random: 293
    random: 294
    random: 295
    random: 296
    random: 297
    random: 298
    random: 299
    random: 300
    random: 301
    random: 302
    random: 303
    random: 304
    random: 305
    random: 306
    random: 307
    random: 308
    random: 309
    random: 310
    random: 311
    random: 312
    random: 313
    random: 314
    random: 315
    random: 316
    random: 317
    random: 318
    random: 319
    random: 320
    random: 321
    random: 322
    random: 323
    random: 324
    random: 325
    random: 326
    random: 327
    random: 328
    random: 329
    random: 330
    random: 331
    random: 332
    random: 333
    random: 334
    random: 335
    random: 336
    random: 337
    random: 338
    random: 339
    random: 340
    random: 341
    random: 342
    random: 343
    random: 344
    random: 345
    random: 346
    random: 347
    random: 348
    random: 349
    random: 350
    random: 351
    random: 352
    random: 353
    random: 354
    random: 355
    random: 356
    random: 357
    random: 358
    random: 359
    random: 360
    random: 361
    random: 362
    random: 363
    random: 364
    random: 365
    random: 366
    random: 367
    random: 368
    random: 369
    random: 370
    random: 371
    random: 372
    random: 373
    random: 374
    random: 375
    random: 376
    random: 377
    random: 378
    random: 379
    random: 380
    random: 381
    random: 382
    random: 383
    random: 384
    random: 385
    random: 386
    random: 387
    random: 388
    random: 389
    random: 390
    random: 391
    random: 392
    random: 393
    random: 394
    random: 395
    random: 396
    random: 397
    random: 398
    random: 399
    random: 400
    random: 401
    random: 402
    random: 403
    random: 404
    random: 405
    random: 406
    random: 407
    random: 408
    random: 409
    random: 410
    random: 411
    random: 412
    random: 413
    random: 414
    random: 415
    random: 416
    random: 417
    random: 418
    random: 419
    random: 420
    random: 421
    random: 422
    random: 423
    random: 424
    random: 425
    random: 426
    random: 427
    random: 428
    random: 429
    random: 430
    random: 431
    random: 432
    random: 433
    random: 434
    random: 435
    random: 436
    random: 437
    random: 438
    random: 439
    random: 440
    random: 441
    random: 442
    random: 443
    random: 444
    random: 445
    random: 446
    random: 447
    random: 448
    random: 449
    random: 450
    random: 451
    random: 452
    random: 453
    random: 454
    random: 455
    random: 456
    random: 457
    random: 458
    random: 459
    random: 460
    random: 461
    random: 462
    random: 463
    random: 464
    random: 465
    random: 466
    random: 467
    random: 468
    random: 469
    random: 470
    random: 471
    random: 472
    random: 473
    random: 474
    random: 475
    random: 476
    random: 477
    random: 478
    random: 479
    random: 480
    random: 481
    random: 482
    random: 483
    random: 484
    random: 485
    random: 486
    random: 487
    random: 488
    random: 489
    random: 490
    random: 491
    random: 492
    random: 493
    random: 494
    random: 495
    random: 496
    random: 497
    random: 498
    random: 499
    random: 500
    random: 501
    random: 502
    random: 503
    random: 504
    random: 505
    random: 506
    random: 507
    random: 508
    random: 509
    random: 510
    random: 511
    random: 512
    random: 513
    random: 514
    random: 515
    random: 516
    random: 517
    random: 518
    random: 519
    random: 520
    random: 521
    random: 522
    random: 523
    random: 524
    random: 525
    random: 526
    random: 527
    random: 528
    random: 529
    random: 530
    random: 531
    random: 532
    random: 533
    random: 534
    random: 535
    random: 536
    random: 537
    random: 538
    random: 539
    random: 540
    random: 541
    random: 542
    random: 543
    random: 544
    random: 545
    random: 546
    random: 547
    random: 548
    random: 549
    random: 550
    random: 551
    random: 552
    random: 553
    random: 554
    random: 555
    random: 556
    random: 557
    random: 558
    random: 559
    random: 560
    random: 561
    random: 562
    random: 563
    random: 564
    random: 565
    random: 566
    random: 567
    random: 568
    random: 569
    random: 570
    random: 571
    random: 572
    random: 573
    random: 574
    random: 575
    random: 576
    random: 577
    random: 578
    random: 579
    random: 580
    random: 581
    random: 582
    random: 583
    random: 584
    random: 585
    random: 586
    random: 587
    random: 588
    random: 589
    random: 590
    random: 591
    random: 592
    random: 593
    random: 594
    random: 595
    random: 596
    random: 597
    random: 598
    random: 599
    random: 600
    random: 601
    random: 602
    random: 603
    random: 604
    random: 605
    random: 606
    random: 607
    random: 608
    random: 609
    random: 610
    random: 611
    random: 612
    random: 613
    random: 614
    random: 615
    random: 616
    random: 617
    random: 618
    random: 619
    random: 620
    random: 621
    random: 622
    random: 623
    random: 624
    random: 625
    random: 626
    random: 627
    random: 628
    random: 629
    random: 630
    random: 631
    random: 632
    random: 633
    random: 634
    random: 635
    random: 636
    random: 637
    random: 638
    random: 639
    random: 640
    random: 641
    random: 642
    random: 643
    random: 644
    random: 645
    random: 646
    random: 647
    random: 648
    random: 649
    random: 650
    random: 651
    random: 652
    random: 653
    random: 654
    random: 655
    random: 656
    random: 657
    random: 658
    random: 659
    random: 660
    random: 661
    random: 662
    random: 663
    random: 664
    random: 665
    random: 666
    random: 667
    random: 668
    random: 669
    random: 670
    random: 671
    random: 672
    random: 673
    random: 674
    random: 675
    random: 676
    random: 677
    random: 678
    random: 679
    random: 680
    random: 681
    random: 682
    random: 683
    random: 684
    random: 685
    random: 686
    random: 687
    random: 688
    random: 689
    random: 690
    random: 691
    random: 692
    random: 693
    random: 694
    random: 695
    random: 696
    random: 697
    random: 698
    random: 699
    random: 700
    random: 701
    random: 702
    random: 703
    random: 704
    random: 705
    random: 706
    random: 707
    random: 708
    random: 709
    random: 710
    random: 711
    random: 712
    random: 713
    random: 714
    random: 715
    random: 716
    random: 717
    random: 718
    random: 719
    random: 720
    random: 721
    random: 722
    random: 723
    random: 724
    random: 725
    random: 726
    random: 727
    random: 728
    random: 729
    random: 730
    random: 731
    random: 732
    random: 733
    random: 734
    random: 735
    random: 736
    random: 737
    random: 738
    random: 739
    random: 740
    random: 741
    random: 742
    random: 743
    random: 744
    random: 745
    random: 746
    random: 747
    random: 748
    random: 749
    random: 750
    random: 751
    random: 752
    random: 753
    random: 754
    random: 755
    random: 756
    random: 757
    random: 758
    random: 759
    random: 760
    random: 761
    random: 762
    random: 763
    random: 764
    random: 765
    random: 766
    random: 767
    random: 768
    random: 769
    random: 770
    random: 771
    random: 772
    random: 773
    random: 774
    random: 775
    random: 776
    random: 777
    random: 778
    random: 779
    random: 780
    random: 781
    random: 782
    random: 783
    random: 784
    random: 785
    random: 786
    random: 787
    random: 788
    random: 789
    random: 790
    random: 791
    random: 792
    random: 793
    random: 794
    random: 795
    random: 796
    random: 797
    random: 798
    random: 799
    random: 800
    random: 801
    random: 802
    random: 803
    random: 804
    random: 805
    random: 806
    random: 807
    random: 808
    random: 809
    random: 810
    random: 811
    random: 812
    random: 813
    random: 814
    random: 815
    random: 816
    random: 817
    random: 818
    random: 819
    random: 820
    random: 821
    random: 822
    random: 823
    random: 824
    random: 825
    random: 826
    random: 827
    random: 828
    random: 829
    random: 830
    random: 831
    random: 832
    random: 833
    random: 834
    random: 835
    random: 836
    random: 837
    random: 838
    random: 839
    random: 840
    random: 841
    random: 842
    random: 843
    random: 844
    random: 845
    random: 846
    random: 847
    random: 848
    random: 849
    random: 850
    random: 851
    random: 852
    random: 853
    random: 854
    random: 855
    random: 856
    random: 857
    random: 858
    random: 859
    random: 860
    random: 861
    random: 862
    random: 863
    random: 864
    random: 865
    random: 866
    random: 867
    random: 868
    random: 869
    random: 870
    random: 871
    random: 872
    random: 873
    random: 874
    random: 875
    random: 876
    random: 877
    random: 878
    random: 879
    random: 880
    random: 881
    random: 882
    random: 883
    random: 884
    random: 885
    random: 886
    random: 887
    random: 888
    random: 889
    random: 890
    random: 891
    random: 892
    random: 893
    random: 894
    random: 895
    random: 896
    random: 897
    random: 898
    random: 899
    random: 900
    random: 901
    random: 902
    random: 903
    random: 904
    random: 905
    random: 906
    random: 907
    random: 908
    random: 909
    random: 910
    random: 911
    random: 912
    random: 913
    random: 914
    random: 915
    random: 916
    random: 917
    random: 918
    random: 919
    random: 920
    random: 921
    random: 922
    random: 923
    random: 924
    random: 925
    random: 926
    random: 927
    random: 928
    random: 929
    random: 930
    random: 931
    random: 932
    random: 933
    random: 934
    random: 935
    random: 936
    random: 937
    random: 938
    random: 939
    random: 940
    random: 941
    random: 942
    random: 943
    random: 944
    random: 945
    random: 946
    random: 947
    random: 948
    random: 949
    random: 950
    random: 951
    random: 952
    random: 953
    random: 954
    random: 955
    random: 956
    random: 957
    random: 958
    random: 959
    random: 960
    random: 961
    random: 962
    random: 963
    random: 964
    random: 965
    random: 966
    random: 967
    random: 968
    random: 969
    random: 970
    random: 971
    random: 972
    random: 973
    random: 974
    random: 975
    random: 976
    random: 977
    random: 978
    random: 979
    random: 980
    random: 981
    random: 982
    random: 983
    random: 984
    random: 985
    random: 986
    random: 987
    random: 988
    random: 989
    random: 990
    random: 991
    random: 992
    random: 993
    random: 994
    random: 995
    random: 996
    random: 997
    random: 998
    random: 999
    random: 1000
    random: 1001
    random: 1002
    random: 1003
    random: 1004
    random: 1005
    random: 1006
    random: 1007
    random: 1008
    random: 1009
    random: 1010
    random: 1011
    random: 1012
    random: 1013
    random: 1014
    random: 1015
    random: 1016
    random: 1017
    random: 1018
    random: 1019
    random: 1020
    random: 1021
    random: 1022
    random: 1023
    random: 1024
    random: 1025
    random: 1026
    random: 1027
    random: 1028
    random: 1029
    random: 1030
    random: 1031
    random: 1032
    random: 1033
    random: 1034
    random: 1035
    random: 1036
    random: 1037
    random: 1038
    random: 1039
    random: 1040
    random: 1041
    random: 1042
    random: 1043
    random: 1044
    random: 1045
    random: 1046
    random: 1047
    random: 1048
    random: 1049
    random: 1050
    random: 1051
    random: 1052
    random: 1053
    random: 1054
    random: 1055
    random: 1056
    random: 1057
    random: 1058
    random: 1059
    random: 1060
    random: 1061
    random: 1062
    random: 1063
    random: 1064
    random: 1065
    random: 1066
    random: 1067
    random: 1068
    random: 1069
    random: 1070
    random: 1071
    random: 1072
    random: 1073
    random: 1074
    random: 1075
    random: 1076
    random: 1077
    random: 1078
    random: 1079
    random: 1080
    random: 1081
    random: 1082
    random: 1083
    random: 1084
    random: 1085
    random: 1086
    random: 1087
    random: 1088
    random: 1089
    random: 1090
    random: 1091
    random: 1092
    random: 1093
    random: 1094
    random: 1095
    random: 1096
    random: 1097
    random: 1098
    random: 1099
    random: 1100
    random: 1101
    random: 1102
    random: 1103
    random: 1104
    random: 1105
    random: 1106
    random: 1107
    random: 1108
    random: 1109
    random: 1110
    random: 1111
    random: 1112
    random: 1113
    random: 1114
    random: 1115
    random: 1116
    random: 1117
    random: 1118
    random: 1119
    random: 1120
    random: 1121
    random: 1122
    random: 1123
    random: 1124
    random: 1125
    random: 1126
    random: 1127
    random: 1128
    random: 1129
    random: 1130
    random: 1131
    random: 1132
    random: 1133
    random: 1134
    random: 1135
    random: 1136
    random: 1137
    random: 1138
    random: 1139
    random: 1140
    random: 1141
    random: 1142
    random: 1143
    random: 1144
    random: 1145
    random: 1146
    random: 1147
    random: 1148
    random: 1149
    random: 1150
    random: 1151
    random: 1152
    random: 1153
    random: 1154
    random: 1155
    random: 1156
    random: 1157
    random: 1158
    random: 1159
    random: 1160
    random: 1161
    random: 1162
    random: 1163
    random: 1164
    random: 1165
    random: 1166
    random: 1167
    random: 1168
    random: 1169
    random: 1170
    random: 1171
    random: 1172
    random: 1173
    random: 1174
    random: 1175
    random: 1176
    random: 1177
    random: 1178
    random: 1179
    random: 1180
    random: 1181
    random: 1182
    random: 1183
    random: 1184
    random: 1185
    random: 1186
    random: 1187
    random: 1188
    random: 1189
    random: 1190
    random: 1191
    random: 1192
    random: 1193
    random: 1194
    random: 1195
    random: 1196
    random: 1197
    random: 1198
    random: 1199
    random: 1200
    random: 1201
    random: 1202
    random: 1203
    random: 1204
    random: 1205
    random: 1206
    random: 1207
    random: 1208
    random: 1209
    random: 1210
    random: 1211
    random: 1212
    random: 1213
    random: 1214
    random: 1215
    random: 1216
    random: 1217
    random: 1218
    random: 1219
    random: 1220
    random: 1221
    random: 1222
    random: 1223
    random: 1224
    random: 1225
    random: 1226
    random: 1227
    random: 1228
    random: 1229
    random: 1230
    random: 1231
    random: 1232
    random: 1233
    random: 1234
    random: 1235
    random: 1236
    random: 1237
    random: 1238
    random: 1239
    random: 1240
    random: 1241
    random: 1242
    random: 1243
    random: 1244
    random: 1245
    random: 1246
    random: 1247
    random: 1248
    random: 1249
    random: 1250
    random: 1251
    random: 1252
    random: 1253
    random: 1254
    random: 1255
    random: 1256
    random: 1257
    random: 1258
    random: 1259
    random: 1260
    random: 1261
    random: 1262
    random: 1263
    random: 1264
    random: 1265
    random: 1266
    random: 1267
    random: 1268
    random: 1269
    random: 1270
    random: 1271
    random: 1272
    random: 1273
    random: 1274
    random: 1275
    random: 1276
    random: 1277
    random: 1278
    random: 1279
    random: 1280
    random: 1281
    random: 1282
    random: 1283
    random: 1284
    random: 1285
    random: 1286
    random: 1287
    random: 1288
    random: 1289
    random: 1290
    random: 1291
    random: 1292
    random: 1293
    random: 1294
    random: 1295
    random: 1296
    random: 1297
    random: 1298
    random: 1299
    random: 1300
    random: 1301
    random: 1302
    random: 1303
    random: 1304
    random: 1305
    random: 1306
    random: 1307
    random: 1308
    random: 1309
    random: 1310
    random: 1311
    random: 1312
    random: 1313
    random: 1314
    random: 1315
    random: 1316
    random: 1317
    random: 1318
    random: 1319
    random: 1320
    random: 1321
    random: 1322
    random: 1323
    random: 1324
    random: 1325
    random: 1326
    random: 1327
    random: 1328
    random: 1329
    random: 1330
    random: 1331
    random: 1332
    random: 1333
    random: 1334
    random: 1335
    random: 1336
    random: 1337
    random: 1338
    random: 1339
    random: 1340
    random: 1341
    random: 1342
    random: 1343
    random: 1344
    random: 1345
    random: 1346
    random: 1347
    random: 1348
    random: 1349
    random: 1350
    random: 1351
    random: 1352
    random: 1353
    random: 1354
    random: 1355
    random: 1356
    random: 1357
    random: 1358
    random: 1359
    random: 1360
    random: 1361
    random: 1362
    random: 1363
    random: 1364
    random: 1365
    random: 1366
    random: 1367
    random: 1368
    random: 1369
    random: 1370
    random: 1371
    random: 1372
    random: 1373
    random: 1374
    random: 1375
    random: 1376
    random: 1377
    random: 1378
    random: 1379
    random: 1380
    random: 1381
    random: 1382
    random: 1383
    random: 1384
    random: 1385
    random: 1386
    random: 1387
    random: 1388
    random: 1389
    random: 1390
    random: 1391
    random: 1392
    random: 1393
    random: 1394
    random: 1395
    random: 1396
    random: 1397
    random: 1398
    random: 1399
    random: 1400
    random: 1401
    random: 1402
    random: 1403
    random: 1404
    random: 1405
    random: 1406
    random: 1407
    random: 1408
    random: 1409
    random: 1410
    random: 1411
    random: 1412
    random: 1413
    random: 1414
    random: 1415
    random: 1416
    random: 1417
    random: 1418
    random: 1419
    random: 1420
    random: 1421
    random: 1422
    random: 1423
    random: 1424
    random: 1425
    random: 1426
    random: 1427
    random: 1428
    random: 1429
    random: 1430
    random: 1431
    random: 1432
    random: 1433
    random: 1434
    random: 1435
    random: 1436
    random: 1437
    random: 1438
    random: 1439
    random: 1440
    random: 1441
    random: 1442
    random: 1443
    random: 1444
    random: 1445
    random: 1446
    random: 1447
    random: 1448
    random: 1449
    random: 1450
    random: 1451
    random: 1452
    random: 1453
    random: 1454
    random: 1455
    random: 1456
    random: 1457
    random: 1458
    random: 1459
    random: 1460
    random: 1461
    random: 1462
    random: 1463
    random: 1464
    random: 1465
    random: 1466
    random: 1467
    random: 1468
    random: 1469
    random: 1470
    random: 1471
    random: 1472
    random: 1473
    random: 1474
    random: 1475
    random: 1476
    random: 1477
    random: 1478
    random: 1479
    random: 1480
    random: 1481
    random: 1482
    random: 1483
    random: 1484
    random: 1485
    random: 1486
    random: 1487
    random: 1488
    random: 1489
    random: 1490
    random: 1491
    random: 1492
    random: 1493
    random: 1494
    random: 1495
    random: 1496
    random: 1497
    random: 1498
    random: 1499
    random: 1500
    random: 1501
    random: 1502
    random: 1503
    random: 1504
    random: 1505
    random: 1506
    random: 1507
    random: 1508
    random: 1509
    random: 1510
    random: 1511
    random: 1512
    random: 1513
    random: 1514
    random: 1515
    random: 1516
    random: 1517
    random: 1518
    random: 1519
    random: 1520
    random: 1521
    random: 1522
    random: 1523
    random: 1524
    random: 1525
    random: 1526
    random: 1527
    random: 1528
    random: 1529
    random: 1530
    random: 1531
    random: 1532
    random: 1533
    random: 1534
    random: 1535
    random: 1536
    random: 1537
    random: 1538
    random: 1539
    random: 1540
    random: 1541
    random: 1542
    random: 1543
    random: 1544
    random: 1545
    random: 1546
    random: 1547
    random: 1548
    random: 1549
    random: 1550
    random: 1551
    random: 1552
    random: 1553
    random: 1554
    random: 1555
    random: 1556
    random: 1557
    random: 1558
    random: 1559
    random: 1560
    random: 1561
    random: 1562
    random: 1563
    random: 1564
    random: 1565
    random: 1566
    random: 1567
    random: 1568
    random: 1569
    random: 1570
    random: 1571
    random: 1572
    random: 1573
    random: 1574
    random: 1575
    random: 1576
    random: 1577
    random: 1578
    random: 1579
    random: 1580
    random: 1581
    random: 1582
    random: 1583
    random: 1584
    random: 1585
    random: 1586
    random: 1587
    random: 1588
    random: 1589
    random: 1590
    random: 1591
    random: 1592
    random: 1593
    random: 1594
    random: 1595
    random: 1596
    random: 1597
    random: 1598
    random: 1599
    random: 1600
    random: 1601
    random: 1602
    random: 1603
    random: 1604
    random: 1605
    random: 1606
    random: 1607
    random: 1608
    random: 1609
    random: 1610
    random: 1611
    random: 1612
    random: 1613
    random: 1614
    random: 1615
    random: 1616
    random: 1617
    random: 1618
    random: 1619
    random: 1620
    random: 1621
    random: 1622
    random: 1623
    random: 1624
    random: 1625
    random: 1626
    random: 1627
    random: 1628
    random: 1629
    random: 1630
    random: 1631
    random: 1632
    random: 1633
    random: 1634
    random: 1635
    random: 1636
    random: 1637
    random: 1638
    random: 1639
    random: 1640
    random: 1641
    random: 1642
    random: 1643
    random: 1644
    random: 1645
    random: 1646
    random: 1647
    random: 1648
    random: 1649
    random: 1650
    random: 1651
    random: 1652
    random: 1653
    random: 1654
    random: 1655
    random: 1656
    random: 1657
    random: 1658
    random: 1659
    random: 1660
    random: 1661
    random: 1662
    random: 1663
    random: 1664
    random: 1665
    random: 1666
    random: 1667
    random: 1668
    random: 1669
    random: 1670
    random: 1671
    random: 1672
    random: 1673
    random: 1674
    random: 1675
    random: 1676
    random: 1677
    random: 1678
    random: 1679
    random: 1680
    random: 1681
    random: 1682
    random: 1683
    random: 1684
    random: 1685
    random: 1686
    random: 1687
    random: 1688
    random: 1689
    random: 1690
    random: 1691
    random: 1692
    random: 1693
    random: 1694
    random: 1695
    random: 1696
    random: 1697
    random: 1698
    random: 1699
    random: 1700
    random: 1701
    random: 1702
    random: 1703
    random: 1704
    random: 1705
    random: 1706
    random: 1707
    random: 1708
    random: 1709
    random: 1710
    random: 1711
    random: 1712
    random: 1713
    random: 1714
    random: 1715
    random: 1716
    random: 1717
    random: 1718
    random: 1719
    random: 1720
    random: 1721
    random: 1722
    random: 1723
    random: 1724
    random: 1725
    random: 1726
    random: 1727
    random: 1728
    random: 1729
    random: 1730
    random: 1731
    random: 1732
    random: 1733
    random: 1734
    random: 1735
    random: 1736
    random: 1737
    random: 1738
    random: 1739
    random: 1740
    random: 1741
    random: 1742
    random: 1743
    random: 1744
    random: 1745
    random: 1746
    random: 1747
    random: 1748
    random: 1749
    random: 1750
    random: 1751
    random: 1752
    random: 1753
    random: 1754
    random: 1755
    random: 1756
    random: 1757
    random: 1758
    random: 1759
    random: 1760
    random: 1761
    random: 1762
    random: 1763
    random: 1764
    random: 1765
    random: 1766
    random: 1767
    random: 1768
    random: 1769
    random: 1770
    random: 1771
    random: 1772
    random: 1773
    random: 1774
    random: 1775
    random: 1776
    random: 1777
    random: 1778
    random: 1779
    random: 1780
    random: 1781
    random: 1782
    random: 1783
    random: 1784
    random: 1785
    random: 1786
    random: 1787
    random: 1788
    random: 1789
    random: 1790
    random: 1791
    random: 1792
    random: 1793
    random: 1794
    random: 1795
    random: 1796
    random: 1797
    random: 1798
    random: 1799
    random: 1800
    random: 1801
    random: 1802
    random: 1803
    random: 1804
    random: 1805
    random: 1806
    random: 1807
    random: 1808
    random: 1809
    random: 1810
    random: 1811
    random: 1812
    random: 1813
    random: 1814
    random: 1815
    random: 1816
    random: 1817
    random: 1818
    random: 1819
    random: 1820
    random: 1821
    random: 1822
    random: 1823
    random: 1824
    random: 1825
    random: 1826
    random: 1827
    random: 1828
    random: 1829
    random: 1830
    random: 1831
    random: 1832
    random: 1833
    random: 1834
    random: 1835
    random: 1836
    random: 1837
    random: 1838
    random: 1839
    random: 1840
    random: 1841
    random: 1842
    random: 1843
    random: 1844
    random: 1845
    random: 1846
    random: 1847
    random: 1848
    random: 1849
    random: 1850
    random: 1851
    random: 1852
    random: 1853
    random: 1854
    random: 1855
    random: 1856
    random: 1857
    random: 1858
    random: 1859
    random: 1860
    random: 1861
    random: 1862
    random: 1863
    random: 1864
    random: 1865
    random: 1866
    random: 1867
    random: 1868
    random: 1869
    random: 1870
    random: 1871
    random: 1872
    random: 1873
    random: 1874
    random: 1875
    random: 1876
    random: 1877
    random: 1878
    random: 1879
    random: 1880
    random: 1881
    random: 1882
    random: 1883
    random: 1884
    random: 1885
    random: 1886
    random: 1887
    random: 1888
    random: 1889
    random: 1890
    random: 1891
    random: 1892
    random: 1893
    random: 1894
    random: 1895
    random: 1896
    random: 1897
    random: 1898
    random: 1899
    random: 1900
    random: 1901
    random: 1902
    random: 1903
    random: 1904
    random: 1905
    random: 1906
    random: 1907
    random: 1908
    random: 1909
    random: 1910
    random: 1911
    random: 1912
    random: 1913
    random: 1914
    random: 1915
    random: 1916
    random: 1917
    random: 1918
    random: 1919
    random: 1920
    random: 1921
    random: 1922
    random: 1923
    random: 1924
    random: 1925
    random: 1926
    random: 1927
    random: 1928
    random: 1929
    random: 1930
    random: 1931
    random: 1932
    random: 1933
    random: 1934
    random: 1935
    random: 1936
    random: 1937
    random: 1938
    random: 1939
    random: 1940
    random: 1941
    random: 1942
    random: 1943
    random: 1944
    random: 1945
    random: 1946
    random: 1947
    random: 1948
    random: 1949
    random: 1950
    random: 1951
    random: 1952
    random: 1953
    random: 1954
    random: 1955
    random: 1956
    random: 1957
    random: 1958
    random: 1959
    random: 1960
    random: 1961
    random: 1962
    random: 1963
    random: 1964
    random: 1965
    random: 1966
    random: 1967
    random: 1968
    random: 1969
    random: 1970
    random: 1971
    random: 1972
    random: 1973
    random: 1974
    random: 1975
    random: 1976
    random: 1977
    random: 1978
    random: 1979
    random: 1980
    random: 1981
    random: 1982
    random: 1983
    random: 1984
    random: 1985
    random: 1986
    random: 1987
    random: 1988
    random: 1989
    random: 1990
    random: 1991
    random: 1992
    random: 1993
    random: 1994
    random: 1995
    random: 1996
    random: 1997
    random: 1998
    random: 1999
    random: 2000
    random: 2001
    random: 2002
    random: 2003
    random: 2004
    random: 2005
    random: 2006
    random: 2007
    random: 2008
    random: 2009
    random: 2010
    random: 2011
    random: 2012
    random: 2013
    random: 2014
    random: 2015
    random: 2016
    random: 2017
    random: 2018
    random: 2019
    random: 2020
    random: 2021
    random: 2022
    random: 2023
    random: 2024
    random: 2025
    random: 2026
    random: 2027
    random: 2028
    random: 2029
    random: 2030
    random: 2031
    random: 2032
    random: 2033
    random: 2034
    random: 2035
    random: 2036
    random: 2037
    random: 2038
    random: 2039
    random: 2040
    random: 2041
    random: 2042
    random: 2043
    random: 2044
    random: 2045
    random: 2046
    random: 2047
    random: 2048
    random: 2049
    random: 2050
    random: 2051
    random: 2052
    random: 2053
    random: 2054
    random: 2055
    random: 2056
    random: 2057
    random: 2058
    random: 2059
    random: 2060
    random: 2061
    random: 2062
    random: 2063
    random: 2064
    random: 2065
    random: 2066
    random: 2067
    random: 2068
    random: 2069
    random: 2070
    random: 2071
    random: 2072
    random: 2073
    random: 2074
    random: 2075
    random: 2076
    random: 2077
    random: 2078
    random: 2079
    random: 2080
    random: 2081
    random: 2082
    random: 2083
    random: 2084
    random: 2085
    random: 2086
    random: 2087
    random: 2088
    random: 2089
    random: 2090
    random: 2091
    random: 2092
    random: 2093
    random: 2094
    random: 2095
    random: 2096
    random: 2097
    random: 2098
    random: 2099
    random: 2100
    random: 2101
    random: 2102
    random: 2103
    random: 2104
    random: 2105
    random: 2106
    random: 2107
    random: 2108
    random: 2109
    random: 2110
    random: 2111
    random: 2112
    random: 2113
    random: 2114
    random: 2115
    random: 2116
    random: 2117
    random: 2118
    random: 2119
    random: 2120
    random: 2121
    random: 2122
    random: 2123
    random: 2124
    random: 2125
    random: 2126
    random: 2127
    random: 2128
    random: 2129
    random: 2130
    random: 2131
    random: 2132
    random: 2133
    random: 2134
    random: 2135
    random: 2136
    random: 2137
    random: 2138
    random: 2139
    random: 2140
    random: 2141
    random: 2142
    random: 2143
    random: 2144
    random: 2145
    random: 2146
    random: 2147
    random: 2148
    random: 2149
    random: 2150
    random: 2151
    random: 2152
    random: 2153
    random: 2154
    random: 2155
    random: 2156
    random: 2157
    random: 2158
    random: 2159
    random: 2160
    random: 2161
    random: 2162
    random: 2163
    random: 2164
    random: 2165
    random: 2166
    random: 2167
    random: 2168
    random: 2169
    random: 2170
    random: 2171
    random: 2172
    random: 2173
    random: 2174
    random: 2175
    random: 2176
    random: 2177
    random: 2178
    random: 2179
    random: 2180
    random: 2181
    random: 2182
    random: 2183
    random: 2184
    random: 2185
    random: 2186
    random: 2187
    random: 2188
    random: 2189
    random: 2190
    random: 2191
    random: 2192
    random: 2193
    random: 2194
    random: 2195
    random: 2196
    random: 2197
    random: 2198
    random: 2199
    random: 2200
    random: 2201
    random: 2202
    random: 2203
    random: 2204
    random: 2205
    random: 2206
    random: 2207
    random: 2208
    random: 2209
    random: 2210
    random: 2211
    random: 2212
    random: 2213
    random: 2214
    random: 2215
    random: 2216
    random: 2217
    random: 2218
    random: 2219
    random: 2220
    random: 2221
    random: 2222
    random: 2223
    random: 2224
    random: 2225
    random: 2226
    random: 2227
    random: 2228
    random: 2229
    random: 2230
    random: 2231
    random: 2232
    random: 2233
    random: 2234
    random: 2235
    random: 2236
    random: 2237
    random: 2238
    random: 2239
    random: 2240
    random: 2241
    random: 2242
    random: 2243
    random: 2244
    random: 2245
    random: 2246
    random: 2247
    random: 2248
    random: 2249
    random: 2250
    random: 2251
    random: 2252
    random: 2253
    random: 2254
    random: 2255
    random: 2256
    random: 2257
    random: 2258
    random: 2259
    random: 2260
    random: 2261
    random: 2262
    random: 2263
    random: 2264
    random: 2265
    random: 2266
    random: 2267
    random: 2268
    random: 2269
    random: 2270
    random: 2271
    random: 2272
    random: 2273
    random: 2274
    random: 2275
    random: 2276
    random: 2277
    random: 2278
    random: 2279
    random: 2280
    random: 2281
    random: 2282
    random: 2283
    random: 2284
    random: 2285
    random: 2286
    random: 2287
    random: 2288
    random: 2289
    random: 2290
    random: 2291
    random: 2292
    random: 2293
    random: 2294
    random: 2295
    random: 2296
    random: 2297
    random: 2298
    random: 2299
    random: 2300
    random: 2301
    random: 2302
    random: 2303
    random: 2304
    random: 2305
    random: 2306
    random: 2307
    random: 2308
    random: 2309
    random: 2310
    random: 2311
    random: 2312
    random: 2313
    random: 2314
    random: 2315
    random: 2316
    random: 2317
    random: 2318
    random: 2319
    random: 2320
    random: 2321
    random: 2322
    random: 2323
    random: 2324
    random: 2325
    random: 2326
    random: 2327
    random: 2328
    random: 2329
    random: 2330
    random: 2331
    random: 2332
    random: 2333
    random: 2334
    random: 2335
    random: 2336
    random: 2337
    random: 2338
    random: 2339
    random: 2340
    random: 2341
    random: 2342
    random: 2343
    random: 2344
    random: 2345
    random: 2346
    random: 2347
    random: 2348
    random: 2349
    random: 2350
    random: 2351
    random: 2352
    random: 2353
    random: 2354
    random: 2355
    random: 2356
    random: 2357
    random: 2358
    random: 2359
    random: 2360
    random: 2361
    random: 2362
    random: 2363
    random: 2364
    random: 2365
    random: 2366
    random: 2367
    random: 2368
    random: 2369
    random: 2370
    random: 2371
    random: 2372
    random: 2373
    random: 2374
    random: 2375
    random: 2376
    random: 2377
    random: 2378
    random: 2379
    random: 2380
    random: 2381
    random: 2382
    random: 2383
    random: 2384
    random: 2385
    random: 2386
    random: 2387
    random: 2388
    random: 2389
    random: 2390
    random: 2391
    random: 2392
    random: 2393
    random: 2394
    random: 2395
    random: 2396
    random: 2397
    random: 2398
    random: 2399
    random: 2400
    random: 2401
    random: 2402
    random: 2403
    random: 2404
    random: 2405
    random: 2406
    random: 2407
    random: 2408
    random: 2409
    random: 2410
    random: 2411
    random: 2412
    random: 2413
    random: 2414
    random: 2415
    random: 2416
    random: 2417
    random: 2418
    random: 2419
    random: 2420
    random: 2421
    random: 2422
    random: 2423
    random: 2424
    random: 2425
    random: 2426
    random: 2427
    random: 2428
    random: 2429
    random: 2430
    random: 2431
    random: 2432
    random: 2433
    random: 2434
    random: 2435
    random: 2436
    random: 2437
    random: 2438
    random: 2439
    random: 2440
    random: 2441
    random: 2442
    random: 2443
    random: 2444
    random: 2445
    random: 2446
    random: 2447
    random: 2448
    random: 2449
    random: 2450
    random: 2451
    random: 2452
    random: 2453
    random: 2454
    random: 2455
    random: 2456
    random: 2457
    random: 2458
    random: 2459
    random: 2460
    random: 2461
    random: 2462
    random: 2463
    random: 2464
    random: 2465
    random: 2466
    random: 2467
    random: 2468
    random: 2469
    random: 2470
    random: 2471
    random: 2472
    random: 2473
    random: 2474
    random: 2475
    random: 2476
    random: 2477
    random: 2478
    random: 2479
    random: 2480
    random: 2481
    random: 2482
    random: 2483
    random: 2484
    random: 2485
    random: 2486
    random: 2487
    random: 2488
    random: 2489
    random: 2490
    random: 2491
    random: 2492
    random: 2493
    random: 2494
    random: 2495
    random: 2496
    random: 2497
    random: 2498
    random: 2499
    random: 2500
    random: 2501
    random: 2502
    random: 2503
    random: 2504
    random: 2505
    random: 2506
    random: 2507
    random: 2508
    random: 2509
    random: 2510
    random: 2511
    random: 2512
    random: 2513
    random: 2514
    random: 2515
    random: 2516
    random: 2517
    random: 2518
    random: 2519
    random: 2520
    random: 2521
    random: 2522
    random: 2523
    random: 2524
    random: 2525
    random: 2526
    random: 2527
    random: 2528
    random: 2529
    random: 2530
    random: 2531
    random: 2532
    random: 2533
    random: 2534
    random: 2535
    random: 2536
    random: 2537
    random: 2538
    random: 2539
    random: 2540
    random: 2541
    random: 2542
    random: 2543
    random: 2544
    random: 2545
    random: 2546
    random: 2547
    random: 2548
    random: 2549
    random: 2550
    random: 2551
    random: 2552
    random: 2553
    random: 2554
    random: 2555
    random: 2556
    random: 2557
    random: 2558
    random: 2559
    random: 2560
    random: 2561
    random: 2562
    random: 2563
    random: 2564
    random: 2565
    random: 2566
    random: 2567
    random: 2568
    random: 2569
    random: 2570
    random: 2571
    random: 2572
    random: 2573
    random: 2574
    random: 2575
    random: 2576
    random: 2577
    random: 2578
    random: 2579
    random: 2580
    random: 2581
    random: 2582
    random: 2583
    random: 2584
    random: 2585
    random: 2586
    random: 2587
    random: 2588
    random: 2589
    random: 2590
    random: 2591
    random: 2592
    random: 2593
    random: 2594
    random: 2595
    random: 2596
    random: 2597
    random: 2598
    random: 2599
    random: 2600
    random: 2601
    random: 2602
    random: 2603
    random: 2604
    random: 2605
    random: 2606
    random: 2607
    random: 2608
    random: 2609
    random: 2610
    random: 2611
    random: 2612
    random: 2613
    random: 2614
    random: 2615
    random: 2616
    random: 2617
    random: 2618
    random: 2619
    random: 2620
    random: 2621
    random: 2622
    random: 2623
    random: 2624
    random: 2625
    random: 2626
    random: 2627
    random: 2628
    random: 2629
    random: 2630
    random: 2631
    random: 2632
    random: 2633
    random: 2634
    random: 2635
    random: 2636
    random: 2637
    random: 2638
    random: 2639
    random: 2640
    random: 2641
    random: 2642
    random: 2643
    random: 2644
    random: 2645
    random: 2646
    random: 2647
    random: 2648
    random: 2649
    random: 2650
    random: 2651
    random: 2652
    random: 2653
    random: 2654
    random: 2655
    random: 2656
    random: 2657
    random: 2658
    random: 2659
    random: 2660
    random: 2661
    random: 2662
    random: 2663
    random: 2664
    random: 2665
    random: 2666
    random: 2667
    random: 2668
    random: 2669
    random: 2670
    random: 2671
    random: 2672
    random: 2673
    random: 2674
    random: 2675
    random: 2676
    random: 2677
    random: 2678
    random: 2679
    random: 2680
    random: 2681
    random: 2682
    random: 2683
    random: 2684
    random: 2685
    random: 2686
    random: 2687
    random: 2688
    random: 2689
    random: 2690
    random: 2691
    random: 2692
    random: 2693
    random: 2694
    random: 2695
    random: 2696
    random: 2697
    random: 2698
    random: 2699
    random: 2700
    random: 2701
    random: 2702
    random: 2703
    random: 2704
    random: 2705
    random: 2706
    random: 2707
    random: 2708
    random: 2709
    random: 2710
    random: 2711
    random: 2712
    random: 2713
    random: 2714
    random: 2715
    random: 2716
    random: 2717
    random: 2718
    random: 2719
    random: 2720
    random: 2721
    random: 2722
    random: 2723
    random: 2724
    random: 2725
    random: 2726
    random: 2727
    random: 2728
    random: 2729
    random: 2730
    random: 2731
    random: 2732
    random: 2733
    random: 2734
    random: 2735
    random: 2736
    random: 2737
    random: 2738
    random: 2739
    random: 2740
    random: 2741
    random: 2742
    random: 2743
    random: 2744
    random: 2745
    random: 2746
    random: 2747
    random: 2748
    random: 2749
    random: 2750
    random: 2751
    random: 2752
    random: 2753
    random: 2754
    random: 2755
    random: 2756
    random: 2757
    random: 2758
    random: 2759
    random: 2760
    random: 2761
    random: 2762
    random: 2763
    random: 2764
    random: 2765
    random: 2766
    random: 2767
    random: 2768
    random: 2769
    random: 2770
    random: 2771
    random: 2772
    random: 2773
    random: 2774
    random: 2775
    random: 2776
    random: 2777
    random: 2778
    random: 2779
    random: 2780
    random: 2781
    random: 2782
    random: 2783
    random: 2784
    random: 2785
    random: 2786
    random: 2787
    random: 2788
    random: 2789
    random: 2790
    random: 2791
    random: 2792
    random: 2793
    random: 2794
    random: 2795
    random: 2796
    random: 2797
    random: 2798
    random: 2799
    random: 2800
    random: 2801
    random: 2802
    random: 2803
    random: 2804
    random: 2805
    random: 2806
    random: 2807
    random: 2808
    random: 2809
    random: 2810
    random: 2811
    random: 2812
    random: 2813
    random: 2814
    random: 2815
    random: 2816
    random: 2817
    random: 2818
    random: 2819
    random: 2820
    random: 2821
    random: 2822
    random: 2823
    random: 2824
    random: 2825
    random: 2826
    random: 2827
    random: 2828
    random: 2829
    random: 2830
    random: 2831
    random: 2832
    random: 2833
    random: 2834
    random: 2835
    random: 2836
    random: 2837
    random: 2838
    random: 2839
    random: 2840
    random: 2841
    random: 2842
    random: 2843
    random: 2844
    random: 2845
    random: 2846
    random: 2847
    random: 2848
    random: 2849
    random: 2850
    random: 2851
    random: 2852
    random: 2853
    random: 2854
    random: 2855
    random: 2856
    random: 2857
    random: 2858
    random: 2859
    random: 2860
    random: 2861
    random: 2862
    random: 2863
    random: 2864
    random: 2865
    random: 2866
    random: 2867
    random: 2868
    random: 2869
    random: 2870
    random: 2871
    random: 2872
    random: 2873
    random: 2874
    random: 2875
    random: 2876
    random: 2877
    random: 2878
    random: 2879
    random: 2880
    random: 2881
    random: 2882
    random: 2883
    random: 2884
    random: 2885
    random: 2886
    random: 2887
    random: 2888
    random: 2889
    random: 2890
    random: 2891
    random: 2892
    random: 2893
    random: 2894
    random: 2895
    random: 2896
    random: 2897
    random: 2898
    random: 2899
    random: 2900
    random: 2901
    random: 2902
    random: 2903
    random: 2904
    random: 2905
    random: 2906
    random: 2907
    random: 2908
    random: 2909
    random: 2910
    random: 2911
    random: 2912
    random: 2913
    random: 2914
    random: 2915
    random: 2916
    random: 2917
    random: 2918
    random: 2919
    random: 2920
    random: 2921
    random: 2922
    random: 2923
    random: 2924
    random: 2925
    random: 2926
    random: 2927
    random: 2928
    random: 2929
    random: 2930
    random: 2931
    random: 2932
    random: 2933
    random: 2934
    random: 2935
    random: 2936
    random: 2937
    random: 2938
    random: 2939
    random: 2940
    random: 2941
    random: 2942
    random: 2943
    random: 2944
    random: 2945
    random: 2946
    random: 2947
    random: 2948
    random: 2949
    random: 2950
    random: 2951
    random: 2952
    random: 2953
    random: 2954
    random: 2955
    random: 2956
    random: 2957
    random: 2958
    random: 2959
    random: 2960
    random: 2961
    random: 2962
    random: 2963
    random: 2964
    random: 2965
    random: 2966
    random: 2967
    random: 2968
    random: 2969
    random: 2970
    random: 2971
    random: 2972
    random: 2973
    random: 2974
    random: 2975
    random: 2976
    random: 2977
    random: 2978
    random: 2979
    random: 2980
    random: 2981
    random: 2982
    random: 2983
    random: 2984
    random: 2985
    random: 2986
    random: 2987
    random: 2988
    random: 2989
    random: 2990
    random: 2991
    random: 2992
    random: 2993
    random: 2994
    random: 2995
    random: 2996
    random: 2997
    random: 2998
    random: 2999
    random: 3000
    random: 3001
    random: 3002
    random: 3003
    random: 3004
    random: 3005
    random: 3006
    random: 3007
    random: 3008
    random: 3009
    random: 3010
    random: 3011
    random: 3012
    random: 3013
    random: 3014
    random: 3015
    random: 3016
    random: 3017
    random: 3018
    random: 3019
    random: 3020
    random: 3021
    random: 3022
    random: 3023
    random: 3024
    random: 3025
    random: 3026
    random: 3027
    random: 3028
    random: 3029
    random: 3030
    random: 3031
    random: 3032
    random: 3033
    random: 3034
    random: 3035
    random: 3036
    random: 3037
    random: 3038
    random: 3039
    random: 3040
    random: 3041
    random: 3042
    random: 3043
    random: 3044
    random: 3045
    random: 3046
    random: 3047
    random: 3048
    random: 3049
    random: 3050
    random: 3051
    random: 3052
    random: 3053
    random: 3054
    random: 3055
    random: 3056
    random: 3057
    random: 3058
    random: 3059
    random: 3060
    random: 3061
    random: 3062
    random: 3063
    random: 3064
    random: 3065
    random: 3066
    random: 3067
    random: 3068
    random: 3069
    random: 3070
    random: 3071
    random: 3072
    random: 3073
    random: 3074
    random: 3075
    random: 3076
    random: 3077
    random: 3078
    random: 3079
    random: 3080
    random: 3081
    random: 3082
    random: 3083
    random: 3084
    random: 3085
    random: 3086
    random: 3087
    random: 3088
    random: 3089
    random: 3090
    random: 3091
    random: 3092
    random: 3093
    random: 3094
    random: 3095
    random: 3096
    random: 3097
    random: 3098
    random: 3099
    random: 3100
    random: 3101
    random: 3102
    random: 3103
    random: 3104
    random: 3105
    random: 3106
    random: 3107
    random: 3108
    random: 3109
    random: 3110
    random: 3111
    random: 3112
    random: 3113
    random: 3114
    random: 3115
    random: 3116
    random: 3117
    random: 3118
    random: 3119
    random: 3120
    random: 3121
    random: 3122
    random: 3123
    random: 3124
    random: 3125
    random: 3126
    random: 3127
    random: 3128
    random: 3129
    random: 3130
    random: 3131
    random: 3132
    random: 3133
    random: 3134
    random: 3135
    random: 3136
    random: 3137
    random: 3138
    random: 3139
    random: 3140
    random: 3141
    random: 3142
    random: 3143
    random: 3144
    random: 3145
    random: 3146
    random: 3147
    random: 3148
    random: 3149
    random: 3150
    random: 3151
    random: 3152
    random: 3153
    random: 3154
    random: 3155
    random: 3156
    random: 3157
    random: 3158
    random: 3159
    random: 3160
    random: 3161
    random: 3162
    random: 3163
    random: 3164
    random: 3165
    random: 3166
    random: 3167
    random: 3168
    random: 3169
    random: 3170
    random: 3171
    random: 3172
    random: 3173
    random: 3174
    random: 3175
    random: 3176
    random: 3177
    random: 3178
    random: 3179
    random: 3180
    random: 3181
    random: 3182
    random: 3183
    random: 3184
    random: 3185
    random: 3186
    random: 3187
    random: 3188
    random: 3189
    random: 3190
    random: 3191
    random: 3192
    random: 3193
    random: 3194
    random: 3195
    random: 3196
    random: 3197
    random: 3198
    random: 3199
    random: 3200
    random: 3201
    random: 3202
    random: 3203
    random: 3204
    random: 3205
    random: 3206
    random: 3207
    random: 3208
    random: 3209
    random: 3210
    random: 3211
    random: 3212
    random: 3213
    random: 3214
    random: 3215
    random: 3216
    random: 3217
    random: 3218
    random: 3219
    random: 3220
    random: 3221
    random: 3222
    random: 3223
    random: 3224
    random: 3225
    random: 3226
    random: 3227
    random: 3228
    random: 3229
    random: 3230
    random: 3231
    random: 3232
    random: 3233
    random: 3234
    random: 3235
    random: 3236
    random: 3237
    random: 3238
    random: 3239
    random: 3240
    random: 3241
    random: 3242
    random: 3243
    random: 3244
    random: 3245
    random: 3246
    random: 3247
    random: 3248
    random: 3249
    random: 3250
    random: 3251
    random: 3252
    random: 3253
    random: 3254
    random: 3255
    random: 3256
    random: 3257
    random: 3258
    random: 3259
    random: 3260
    random: 3261
    random: 3262
    random: 3263
    random: 3264
    random: 3265
    random: 3266
    random: 3267
    random: 3268
    random: 3269
    random: 3270
    random: 3271
    random: 3272
    random: 3273
    random: 3274
    random: 3275
    random: 3276
    random: 3277
    random: 3278
    random: 3279
    random: 3280
    random: 3281
    random: 3282
    random: 3283
    random: 3284
    random: 3285
    random: 3286
    random: 3287
    random: 3288
    random: 3289
    random: 3290
    random: 3291
    random: 3292
    random: 3293
    random: 3294
    random: 3295
    random: 3296
    random: 3297
    random: 3298
    random: 3299
    random: 3300
    random: 3301
    random: 3302
    random: 3303
    random: 3304
    random: 3305
    random: 3306
    random: 3307
    random: 3308
    random: 3309
    random: 3310
    random: 3311
    random: 3312
    random: 3313
    random: 3314
    random: 3315
    random: 3316
    random: 3317
    random: 3318
    random: 3319
    random: 3320
    random: 3321
    random: 3322
    random: 3323
    random: 3324
    random: 3325
    random: 3326
    random: 3327
    random: 3328
    random: 3329
    random: 3330
    random: 3331
    random: 3332
    random: 3333
    random: 3334
    random: 3335
    random: 3336
    random: 3337
    random: 3338
    random: 3339
    random: 3340
    random: 3341
    random: 3342
    random: 3343
    random: 3344
    random: 3345
    random: 3346
    random: 3347
    random: 3348
    random: 3349
    random: 3350
    random: 3351
    random: 3352
    random: 3353
    random: 3354
    random: 3355
    random: 3356
    random: 3357
    random: 3358
    random: 3359
    random: 3360
    random: 3361
    random: 3362
    random: 3363
    random: 3364
    random: 3365
    random: 3366
    random: 3367
    random: 3368
    random: 3369
    random: 3370
    random: 3371
    random: 3372
    random: 3373
    random: 3374
    random: 3375
    random: 3376
    random: 3377
    random: 3378
    random: 3379
    random: 3380
    random: 3381
    random: 3382
    random: 3383
    random: 3384
    random: 3385
    random: 3386
    random: 3387
    random: 3388
    random: 3389
    random: 3390
    random: 3391
    random: 3392
    random: 3393
    random: 3394
    random: 3395
    random: 3396
    random: 3397
    random: 3398
    random: 3399
    random: 3400
    random: 3401
    random: 3402
    random: 3403
    random: 3404
    random: 3405
    random: 3406
    random: 3407
    random: 3408
    random: 3409
    random: 3410
    random: 3411
    random: 3412
    random: 3413
    random: 3414
    random: 3415
    random: 3416
    random: 3417
    random: 3418
    random: 3419
    random: 3420
    random: 3421
    random: 3422
    random: 3423
    random: 3424
    random: 3425
    random: 3426
    random: 3427
    random: 3428
    random: 3429
    random: 3430
    random: 3431
    random: 3432
    random: 3433
    random: 3434
    random: 3435
    random: 3436
    random: 3437
    random: 3438
    random: 3439
    random: 3440
    random: 3441
    random: 3442
    random: 3443
    random: 3444
    random: 3445
    random: 3446
    random: 3447
    random: 3448
    random: 3449
    random: 3450
    random: 3451
    random: 3452
    random: 3453
    random: 3454
    random: 3455
    random: 3456
    random: 3457
    random: 3458
    random: 3459
    random: 3460
    random: 3461
    random: 3462
    random: 3463
    random: 3464
    random: 3465
    random: 3466
    random: 3467
    random: 3468
    random: 3469
    random: 3470
    random: 3471
    random: 3472
    random: 3473
    random: 3474
    random: 3475
    random: 3476
    random: 3477
    random: 3478
    random: 3479
    random: 3480
    random: 3481
    random: 3482
    random: 3483
    random: 3484
    random: 3485
    random: 3486
    random: 3487
    random: 3488
    random: 3489
    random: 3490
    random: 3491
    random: 3492
    random: 3493
    random: 3494
    random: 3495
    random: 3496
    random: 3497
    random: 3498
    random: 3499
    random: 3500
    random: 3501
    random: 3502
    random: 3503
    random: 3504
    random: 3505
    random: 3506
    random: 3507
    random: 3508
    random: 3509
    random: 3510
    random: 3511
    random: 3512
    random: 3513
    random: 3514
    random: 3515
    random: 3516
    random: 3517
    random: 3518
    random: 3519
    random: 3520
    random: 3521
    random: 3522
    random: 3523
    random: 3524
    random: 3525
    random: 3526
    random: 3527
    random: 3528
    random: 3529
    random: 3530
    random: 3531
    random: 3532
    random: 3533
    random: 3534
    random: 3535
    random: 3536
    random: 3537
    random: 3538
    random: 3539
    random: 3540
    random: 3541
    random: 3542
    random: 3543
    random: 3544
    random: 3545
    random: 3546
    random: 3547
    random: 3548
    random: 3549
    random: 3550
    random: 3551
    random: 3552
    random: 3553
    random: 3554
    random: 3555
    random: 3556
    random: 3557
    random: 3558
    random: 3559
    random: 3560
    random: 3561
    random: 3562
    random: 3563
    random: 3564
    random: 3565
    random: 3566
    random: 3567
    random: 3568
    random: 3569
    random: 3570
    random: 3571
    random: 3572
    random: 3573
    random: 3574
    random: 3575
    random: 3576
    random: 3577
    random: 3578
    random: 3579
    random: 3580
    random: 3581
    random: 3582
    random: 3583
    random: 3584
    random: 3585
    random: 3586
    random: 3587
    random: 3588
    random: 3589
    random: 3590
    random: 3591
    random: 3592
    random: 3593
    random: 3594
    random: 3595
    random: 3596
    random: 3597
    random: 3598
    random: 3599
    random: 3600
    random: 3601
    random: 3602
    random: 3603
    random: 3604
    random: 3605
    random: 3606
    random: 3607
    random: 3608
    random: 3609
    random: 3610
    random: 3611
    random: 3612
    random: 3613
    random: 3614
    random: 3615
    random: 3616
    random: 3617
    random: 3618
    random: 3619
    random: 3620
    random: 3621
    random: 3622
    random: 3623
    random: 3624
    random: 3625
    random: 3626
    random: 3627
    random: 3628
    random: 3629
    random: 3630
    random: 3631
    random: 3632
    random: 3633
    random: 3634
    random: 3635
    random: 3636
    random: 3637
    random: 3638
    random: 3639
    random: 3640
    random: 3641
    random: 3642
    random: 3643
    random: 3644
    random: 3645
    random: 3646
    random: 3647
    random: 3648
    random: 3649
    random: 3650
    random: 3651
    random: 3652
    random: 3653
    random: 3654
    random: 3655
    random: 3656
    random: 3657
    random: 3658
    random: 3659
    random: 3660
    random: 3661
    random: 3662
    random: 3663
    random: 3664
    random: 3665
    random: 3666
    random: 3667
    random: 3668
    random: 3669
    random: 3670
    random: 3671
    random: 3672
    random: 3673
    random: 3674
    random: 3675
    random: 3676
    random: 3677
    random: 3678
    random: 3679
    random: 3680
    random: 3681
    random: 3682
    random: 3683
    random: 3684
    random: 3685
    random: 3686
    random: 3687
    random: 3688
    random: 3689
    random: 3690
    random: 3691
    random: 3692
    random: 3693
    random: 3694
    random: 3695
    random: 3696
    random: 3697
    random: 3698
    random: 3699
    random: 3700
    random: 3701
    random: 3702
    random: 3703
    random: 3704
    random: 3705
    random: 3706
    random: 3707
    random: 3708
    random: 3709
    random: 3710
    random: 3711
    random: 3712
    random: 3713
    random: 3714
    random: 3715
    random: 3716
    random: 3717
    random: 3718
    random: 3719
    random: 3720
    random: 3721
    random: 3722
    random: 3723
    random: 3724
    random: 3725
    random: 3726
    random: 3727
    random: 3728
    random: 3729
    random: 3730
    random: 3731
    random: 3732
    random: 3733
    random: 3734
    random: 3735
    random: 3736
    random: 3737
    random: 3738
    random: 3739
    random: 3740
    random: 3741
    random: 3742
    random: 3743
    random: 3744
    random: 3745
    random: 3746
    random: 3747
    random: 3748
    random: 3749
    random: 3750
    random: 3751
    random: 3752
    random: 3753
    random: 3754
    random: 3755
    random: 3756
    random: 3757
    random: 3758
    random: 3759
    random: 3760
    random: 3761
    random: 3762
    random: 3763
    random: 3764
    random: 3765
    random: 3766
    random: 3767
    random: 3768
    random: 3769
    random: 3770
    random: 3771
    random: 3772
    random: 3773
    random: 3774
    random: 3775
    random: 3776
    random: 3777
    random: 3778
    random: 3779
    random: 3780
    random: 3781
    random: 3782
    random: 3783
    random: 3784
    random: 3785
    random: 3786
    random: 3787
    random: 3788
    random: 3789
    random: 3790
    random: 3791
    random: 3792
    random: 3793
    random: 3794
    random: 3795
    random: 3796
    random: 3797
    random: 3798
    random: 3799
    random: 3800
    random: 3801
    random: 3802
    random: 3803
    random: 3804
    random: 3805
    random: 3806
    random: 3807
    random: 3808
    random: 3809
    random: 3810
    random: 3811
    random: 3812
    random: 3813
    random: 3814
    random: 3815
    random: 3816
    random: 3817
    random: 3818
    random: 3819
    random: 3820
    random: 3821
    random: 3822
    random: 3823
    random: 3824
    random: 3825
    random: 3826
    random: 3827
    random: 3828
    random: 3829
    random: 3830
    random: 3831
    random: 3832
    random: 3833
    random: 3834
    random: 3835
    random: 3836
    random: 3837
    random: 3838
    random: 3839
    random: 3840
    random: 3841
    random: 3842
    random: 3843
    random: 3844
    random: 3845
    random: 3846
    random: 3847
    random: 3848
    random: 3849
    random: 3850
    random: 3851
    random: 3852
    random: 3853
    random: 3854
    random: 3855
    random: 3856
    random: 3857
    random: 3858
    random: 3859
    random: 3860
    random: 3861
    random: 3862
    random: 3863
    random: 3864
    random: 3865
    random: 3866
    random: 3867
    random: 3868
    random: 3869
    random: 3870
    random: 3871
    random: 3872
    random: 3873
    random: 3874
    random: 3875
    random: 3876
    random: 3877
    random: 3878
    random: 3879
    random: 3880
    random: 3881
    random: 3882
    random: 3883
    random: 3884
    random: 3885
    random: 3886
    random: 3887
    random: 3888
    random: 3889
    random: 3890
    random: 3891
    random: 3892
    random: 3893
    random: 3894
    random: 3895
    random: 3896
    random: 3897
    random: 3898
    random: 3899
    random: 3900
    random: 3901
    random: 3902
    random: 3903
    random: 3904
    random: 3905
    random: 3906
    random: 3907
    random: 3908
    random: 3909
    random: 3910
    random: 3911
    random: 3912
    random: 3913
    random: 3914
    random: 3915
    random: 3916
    random: 3917
    random: 3918
    random: 3919
    random: 3920
    random: 3921
    random: 3922
    random: 3923
    random: 3924
    random: 3925
    random: 3926
    random: 3927
    random: 3928
    random: 3929
    random: 3930
    random: 3931
    random: 3932
    random: 3933
    random: 3934
    random: 3935
    random: 3936
    random: 3937
    random: 3938
    random: 3939
    random: 3940
    random: 3941
    random: 3942
    random: 3943
    random: 3944
    random: 3945
    random: 3946
    random: 3947
    random: 3948
    random: 3949
    random: 3950
    random: 3951
    random: 3952
    random: 3953
    random: 3954
    random: 3955
    random: 3956
    random: 3957
    random: 3958
    random: 3959
    random: 3960
    random: 3961
    random: 3962
    random: 3963
    random: 3964
    random: 3965
    random: 3966
    random: 3967
    random: 3968
    random: 3969
    random: 3970
    random: 3971
    random: 3972
    random: 3973
    random: 3974
    random: 3975
    random: 3976
    random: 3977
    random: 3978
    random: 3979
    random: 3980
    random: 3981
    random: 3982
    random: 3983
    random: 3984
    random: 3985
    random: 3986
    random: 3987
    random: 3988
    random: 3989
    random: 3990
    random: 3991
    random: 3992
    random: 3993
    random: 3994
    random: 3995
    random: 3996
    random: 3997
    random: 3998
    random: 3999
    random: 4000
    random: 4001
    random: 4002
    random: 4003
    random: 4004
    random: 4005
    random: 4006
    random: 4007
    random: 4008
    random: 4009
    random: 4010
    random: 4011
    random: 4012
    random: 4013
    random: 4014
    random: 4015
    random: 4016
    random: 4017
    random: 4018
    random: 4019
    random: 4020
    random: 4021
    random: 4022
    random: 4023
    random: 4024
    random: 4025
    random: 4026
    random: 4027
    random: 4028
    random: 4029
    random: 4030
    random: 4031
    random: 4032
    random: 4033
    random: 4034
    random: 4035
    random: 4036
    random: 4037
    random: 4038
    random: 4039
    random: 4040
    random: 4041
    random: 4042
    random: 4043
    random: 4044
    random: 4045
    random: 4046
    random: 4047
    random: 4048
    random: 4049
    random: 4050
    random: 4051
    random: 4052
    random: 4053
    random: 4054
    random: 4055
    random: 4056
    random: 4057
    random: 4058
    random: 4059
    random: 4060
    random: 4061
    random: 4062
    random: 4063
    random: 4064
    random: 4065
    random: 4066
    random: 4067
    random: 4068
    random: 4069
    random: 4070
    random: 4071
    random: 4072
    random: 4073
    random: 4074
    random: 4075
    random: 4076
    random: 4077
    random: 4078
    random: 4079
    random: 4080
    random: 4081
    random: 4082
    random: 4083
    random: 4084
    random: 4085
    random: 4086
    random: 4087
    random: 4088
    random: 4089
    random: 4090
    random: 4091
    random: 4092
    random: 4093
    random: 4094
    random: 4095
    random: 4096
    random: 4097
    random: 4098
    random: 4099
    random: 4100
    random: 4101
    random: 4102
    random: 4103
    random: 4104
    random: 4105
    random: 4106
    random: 4107
    random: 4108
    random: 4109
    random: 4110
    random: 4111
    random: 4112
    random: 4113
    random: 4114
    random: 4115
    random: 4116
    random: 4117
    random: 4118
    random: 4119
    random: 4120
    random: 4121
    random: 4122
    random: 4123
    random: 4124
    random: 4125
    random: 4126
    random: 4127
    random: 4128
    random: 4129
    random: 4130
    random: 4131
    random: 4132
    random: 4133
    random: 4134
    random: 4135
    random: 4136
    random: 4137
    random: 4138
    random: 4139
    random: 4140
    random: 4141
    random: 4142
    random: 4143
    random: 4144
    random: 4145
    random: 4146
    random: 4147
    random: 4148
    random: 4149
    random: 4150
    random: 4151
    random: 4152
    random: 4153
    random: 4154
    random: 4155
    random: 4156
    random: 4157
    random: 4158
    random: 4159
    random: 4160
    random: 4161
    random: 4162
    random: 4163
    random: 4164
    random: 4165
    random: 4166
    random: 4167
    random: 4168
    random: 4169
    random: 4170
    random: 4171
    random: 4172
    random: 4173
    random: 4174
    random: 4175
    random: 4176
    random: 4177
    random: 4178
    random: 4179
    random: 4180
    random: 4181
    random: 4182
    random: 4183
    random: 4184
    random: 4185
    random: 4186
    random: 4187
    random: 4188
    random: 4189
    random: 4190
    random: 4191
    random: 4192
    random: 4193
    random: 4194
    random: 4195
    random: 4196
    random: 4197
    random: 4198
    random: 4199
    random: 4200
    random: 4201
    random: 4202
    random: 4203
    random: 4204
    random: 4205
    random: 4206
    random: 4207
    random: 4208
    random: 4209
    random: 4210
    random: 4211
    random: 4212
    random: 4213
    random: 4214
    random: 4215
    random: 4216
    random: 4217
    random: 4218
    random: 4219
    random: 4220
    random: 4221
    random: 4222
    random: 4223
    random: 4224
    random: 4225
    random: 4226
    random: 4227
    random: 4228
    random: 4229
    random: 4230
    random: 4231
    random: 4232
    random: 4233
    random: 4234
    random: 4235
    random: 4236
    random: 4237
    random: 4238
    random: 4239
    random: 4240
    random: 4241
    random: 4242
    random: 4243
    random: 4244
    random: 4245
    random: 4246
    random: 4247
    random: 4248
    random: 4249
    random: 4250
    random: 4251
    random: 4252
    random: 4253
    random: 4254
    random: 4255
    random: 4256
    random: 4257
    random: 4258
    random: 4259
    random: 4260
    random: 4261
    random: 4262
    random: 4263
    random: 4264
    random: 4265
    random: 4266
    random: 4267
    random: 4268
    random: 4269
    random: 4270
    random: 4271
    random: 4272
    random: 4273
    random: 4274
    random: 4275
    random: 4276
    random: 4277
    random: 4278
    random: 4279
    random: 4280
    random: 4281
    random: 4282
    random: 4283
    random: 4284
    random: 4285
    random: 4286
    random: 4287
    random: 4288
    random: 4289
    random: 4290
    random: 4291
    random: 4292
    random: 4293
    random: 4294
    random: 4295
    random: 4296
    random: 4297
    random: 4298
    random: 4299
    random: 4300
    random: 4301
    random: 4302
    random: 4303
    random: 4304
    random: 4305
    random: 4306
    random: 4307
    random: 4308
    random: 4309
    random: 4310
    random: 4311
    random: 4312
    random: 4313
    random: 4314
    random: 4315
    random: 4316
    random: 4317
    random: 4318
    random: 4319
    random: 4320
    random: 4321
    random: 4322
    random: 4323
    random: 4324
    random: 4325
    random: 4326
    random: 4327
    random: 4328
    random: 4329
    random: 4330
    random: 4331
    random: 4332
    random: 4333
    random: 4334
    random: 4335
    random: 4336
    random: 4337
    random: 4338
    random: 4339
    random: 4340
    random: 4341
    random: 4342
    random: 4343
    random: 4344
    random: 4345
    random: 4346
    random: 4347
    random: 4348
    random: 4349
    random: 4350
    random: 4351
    random: 4352
    random: 4353
    random: 4354
    random: 4355
    random: 4356
    random: 4357
    random: 4358
    random: 4359
    random: 4360
    random: 4361
    random: 4362
    random: 4363
    random: 4364
    random: 4365
    random: 4366
    random: 4367
    random: 4368
    random: 4369
    random: 4370
    random: 4371
    random: 4372
    random: 4373
    random: 4374
    random: 4375
    random: 4376
    random: 4377
    random: 4378
    random: 4379
    random: 4380
    random: 4381
    random: 4382
    random: 4383
    random: 4384
    random: 4385
    random: 4386
    random: 4387
    random: 4388
    random: 4389
    random: 4390
    random: 4391
    random: 4392
    random: 4393
    random: 4394
    random: 4395
    random: 4396
    random: 4397
    random: 4398
    random: 4399
    random: 4400
    random: 4401
    random: 4402
    random: 4403
    random: 4404
    random: 4405
    random: 4406
    random: 4407
    random: 4408
    random: 4409
    random: 4410
    random: 4411
    random: 4412
    random: 4413
    random: 4414
    random: 4415
    random: 4416
    random: 4417
    random: 4418
    random: 4419
    random: 4420
    random: 4421
    random: 4422
    random: 4423
    random: 4424
    random: 4425
    random: 4426
    random: 4427
    random: 4428
    random: 4429
    random: 4430
    random: 4431
    random: 4432
    random: 4433
    random: 4434
    random: 4435
    random: 4436
    random: 4437
    random: 4438
    random: 4439
    random: 4440
    random: 4441
    random: 4442
    random: 4443
    random: 4444
    random: 4445
    random: 4446
    random: 4447
    random: 4448
    random: 4449
    random: 4450
    random: 4451
    random: 4452
    random: 4453
    random: 4454
    random: 4455
    random: 4456
    random: 4457
    random: 4458
    random: 4459
    random: 4460
    random: 4461
    random: 4462
    random: 4463
    random: 4464
    random: 4465
    random: 4466
    random: 4467
    random: 4468
    random: 4469
    random: 4470
    random: 4471
    random: 4472
    random: 4473
    random: 4474
    random: 4475
    random: 4476
    random: 4477
    random: 4478
    random: 4479
    random: 4480
    random: 4481
    random: 4482
    random: 4483
    random: 4484
    random: 4485
    random: 4486
    random: 4487
    random: 4488
    random: 4489
    random: 4490
    random: 4491
    random: 4492
    random: 4493
    random: 4494
    random: 4495
    random: 4496
    random: 4497
    random: 4498
    random: 4499
    random: 4500
    random: 4501
    random: 4502
    random: 4503
    random: 4504
    random: 4505
    random: 4506
    random: 4507
    random: 4508
    random: 4509
    random: 4510
    random: 4511
    random: 4512
    random: 4513
    random: 4514
    random: 4515
    random: 4516
    random: 4517
    random: 4518
    random: 4519
    random: 4520
    random: 4521
    random: 4522
    random: 4523
    random: 4524
    random: 4525
    random: 4526
    random: 4527
    random: 4528
    random: 4529
    random: 4530
    random: 4531
    random: 4532
    random: 4533
    random: 4534
    random: 4535
    random: 4536
    random: 4537
    random: 4538
    random: 4539
    random: 4540
    random: 4541
    random: 4542
    random: 4543
    random: 4544
    random: 4545
    random: 4546
    random: 4547
    random: 4548
    random: 4549
    random: 4550
    random: 4551
    random: 4552
    random: 4553
    random: 4554
    random: 4555
    random: 4556
    random: 4557
    random: 4558
    random: 4559
    random: 4560
    random: 4561
    random: 4562
    random: 4563
    random: 4564
    random: 4565
    random: 4566
    random: 4567
    random: 4568
    random: 4569
    random: 4570
    random: 4571
    random: 4572
    random: 4573
    random: 4574
    random: 4575
    random: 4576
    random: 4577
    random: 4578
    random: 4579
    random: 4580
    random: 4581
    random: 4582
    random: 4583
    random: 4584
    random: 4585
    random: 4586
    random: 4587
    random: 4588
    random: 4589
    random: 4590
    random: 4591
    random: 4592
    random: 4593
    random: 4594
    random: 4595
    random: 4596
    random: 4597
    random: 4598
    random: 4599
    random: 4600
    random: 4601
    random: 4602
    random: 4603
    random: 4604
    random: 4605
    random: 4606
    random: 4607
    random: 4608
    random: 4609
    random: 4610
    random: 4611
    random: 4612
    random: 4613
    random: 4614
    random: 4615
    random: 4616
    random: 4617
    random: 4618
    random: 4619
    random: 4620
    random: 4621
    random: 4622
    random: 4623
    random: 4624
    random: 4625
    random: 4626
    random: 4627
    random: 4628
    random: 4629
    random: 4630
    random: 4631
    random: 4632
    random: 4633
    random: 4634
    random: 4635
    random: 4636
    random: 4637
    random: 4638
    random: 4639
    random: 4640
    random: 4641
    random: 4642
    random: 4643
    random: 4644
    random: 4645
    random: 4646
    random: 4647
    random: 4648
    random: 4649
    random: 4650
    random: 4651
    random: 4652
    random: 4653
    random: 4654
    random: 4655
    random: 4656
    random: 4657
    random: 4658
    random: 4659
    random: 4660
    random: 4661
    random: 4662
    random: 4663
    random: 4664
    random: 4665
    random: 4666
    random: 4667
    random: 4668
    random: 4669
    random: 4670
    random: 4671
    random: 4672
    random: 4673
    random: 4674
    random: 4675
    random: 4676
    random: 4677
    random: 4678
    random: 4679
    random: 4680
    random: 4681
    random: 4682
    random: 4683
    random: 4684
    random: 4685
    random: 4686
    random: 4687
    random: 4688
    random: 4689
    random: 4690
    random: 4691
    random: 4692
    random: 4693
    random: 4694
    random: 4695
    random: 4696
    random: 4697
    random: 4698
    random: 4699
    random: 4700
    random: 4701
    random: 4702
    random: 4703
    random: 4704
    random: 4705
    random: 4706
    random: 4707
    random: 4708
    random: 4709
    random: 4710
    random: 4711
    random: 4712
    random: 4713
    random: 4714
    random: 4715
    random: 4716
    random: 4717
    random: 4718
    random: 4719
    random: 4720
    random: 4721
    random: 4722
    random: 4723
    random: 4724
    random: 4725
    random: 4726
    random: 4727
    random: 4728
    random: 4729
    random: 4730
    random: 4731
    random: 4732
    random: 4733
    random: 4734
    random: 4735
    random: 4736
    random: 4737
    random: 4738
    random: 4739
    random: 4740
    random: 4741
    random: 4742
    random: 4743
    random: 4744
    random: 4745
    random: 4746
    random: 4747
    random: 4748
    random: 4749
    random: 4750
    random: 4751
    random: 4752
    random: 4753
    random: 4754
    random: 4755
    random: 4756
    random: 4757
    random: 4758
    random: 4759
    random: 4760
    random: 4761
    random: 4762
    random: 4763
    random: 4764
    random: 4765
    random: 4766
    random: 4767
    random: 4768
    random: 4769
    random: 4770
    random: 4771
    random: 4772
    random: 4773
    random: 4774
    random: 4775
    random: 4776
    random: 4777
    random: 4778
    random: 4779
    random: 4780
    random: 4781
    random: 4782
    random: 4783
    random: 4784
    random: 4785
    random: 4786
    random: 4787
    random: 4788
    random: 4789
    random: 4790
    random: 4791
    random: 4792
    random: 4793
    random: 4794
    random: 4795
    random: 4796
    random: 4797
    random: 4798
    random: 4799
    random: 4800
    random: 4801
    random: 4802
    random: 4803
    random: 4804
    random: 4805
    random: 4806
    random: 4807
    random: 4808
    random: 4809
    random: 4810
    random: 4811
    random: 4812
    random: 4813
    random: 4814
    random: 4815
    random: 4816
    random: 4817
    random: 4818
    random: 4819
    random: 4820
    random: 4821
    random: 4822
    random: 4823
    random: 4824
    random: 4825
    random: 4826
    random: 4827
    random: 4828
    random: 4829
    random: 4830
    random: 4831
    random: 4832
    random: 4833
    random: 4834
    random: 4835
    random: 4836
    random: 4837
    random: 4838
    random: 4839
    random: 4840
    random: 4841
    random: 4842
    random: 4843
    random: 4844
    random: 4845
    random: 4846
    random: 4847
    random: 4848
    random: 4849
    random: 4850
    random: 4851
    random: 4852
    random: 4853
    random: 4854
    random: 4855
    random: 4856
    random: 4857
    random: 4858
    random: 4859
    random: 4860
    random: 4861
    random: 4862
    random: 4863
    random: 4864
    random: 4865
    random: 4866
    random: 4867
    random: 4868
    random: 4869
    random: 4870
    random: 4871
    random: 4872
    random: 4873
    random: 4874
    random: 4875
    random: 4876
    random: 4877
    random: 4878
    random: 4879
    random: 4880
    random: 4881
    random: 4882
    random: 4883
    random: 4884
    random: 4885
    random: 4886
    random: 4887
    random: 4888
    random: 4889
    random: 4890
    random: 4891
    random: 4892
    random: 4893
    random: 4894
    random: 4895
    random: 4896
    random: 4897
    random: 4898
    random: 4899
    random: 4900
    random: 4901
    random: 4902
    random: 4903
    random: 4904
    random: 4905
    random: 4906
    random: 4907
    random: 4908
    random: 4909
    random: 4910
    random: 4911
    random: 4912
    random: 4913
    random: 4914
    random: 4915
    random: 4916
    random: 4917
    random: 4918
    random: 4919
    random: 4920
    random: 4921
    random: 4922
    random: 4923
    random: 4924
    random: 4925
    random: 4926
    random: 4927
    random: 4928
    random: 4929
    random: 4930
    random: 4931
    random: 4932
    random: 4933
    random: 4934
    random: 4935
    random: 4936
    random: 4937
    random: 4938
    random: 4939
    random: 4940
    random: 4941
    random: 4942
    random: 4943
    random: 4944
    random: 4945
    random: 4946
    random: 4947
    random: 4948
    random: 4949
    random: 4950
    random: 4951
    random: 4952
    random: 4953
    random: 4954
    random: 4955
    random: 4956
    random: 4957
    random: 4958
    random: 4959
    random: 4960
    random: 4961
    random: 4962
    random: 4963
    random: 4964
    random: 4965
    random: 4966
    random: 4967
    random: 4968
    random: 4969
    random: 4970
    random: 4971
    random: 4972
    random: 4973
    random: 4974
    random: 4975
    random: 4976
    random: 4977
    random: 4978
    random: 4979
    random: 4980
    random: 4981
    random: 4982
    random: 4983
    random: 4984
    random: 4985
    random: 4986
    random: 4987
    random: 4988
    random: 4989
    random: 4990
    random: 4991
    random: 4992
    random: 4993
    random: 4994
    random: 4995
    random: 4996
    random: 4997
    random: 4998
    random: 4999
    random: 5000
    random: 5001
    random: 5002
    random: 5003
    random: 5004
    random: 5005
    random: 5006
    random: 5007
    random: 5008
    random: 5009
    random: 5010
    random: 5011
    random: 5012
    random: 5013
    random: 5014
    random: 5015
    random: 5016
    random: 5017
    random: 5018
    random: 5019
    random: 5020
    random: 5021
    random: 5022
    random: 5023
    random: 5024
    random: 5025
    random: 5026
    random: 5027
    random: 5028
    random: 5029
    random: 5030
    random: 5031
    random: 5032
    random: 5033
    random: 5034
    random: 5035
    random: 5036
    random: 5037
    random: 5038
    random: 5039
    random: 5040
    random: 5041
    random: 5042
    random: 5043
    random: 5044
    random: 5045
    random: 5046
    random: 5047
    random: 5048
    random: 5049
    random: 5050
    random: 5051
    random: 5052
    random: 5053
    random: 5054
    random: 5055
    random: 5056
    random: 5057
    random: 5058
    random: 5059
    random: 5060
    random: 5061
    random: 5062
    random: 5063
    random: 5064
    random: 5065
    random: 5066
    random: 5067
    random: 5068
    random: 5069
    random: 5070
    random: 5071
    random: 5072
    random: 5073
    random: 5074
    random: 5075
    random: 5076
    random: 5077
    random: 5078
    random: 5079
    random: 5080
    random: 5081
    random: 5082
    random: 5083
    random: 5084
    random: 5085
    random: 5086
    random: 5087
    random: 5088
    random: 5089
    random: 5090
    random: 5091
    random: 5092
    random: 5093
    random: 5094
    random: 5095
    random: 5096
    random: 5097
    random: 5098
    random: 5099
    random: 5100
    random: 5101
    random: 5102
    random: 5103
    random: 5104
    random: 5105
    random: 5106
    random: 5107
    random: 5108
    random: 5109
    random: 5110
    random: 5111
    random: 5112
    random: 5113
    random: 5114
    random: 5115
    random: 5116
    random: 5117
    random: 5118
    random: 5119
    random: 5120
    random: 5121
    random: 5122
    random: 5123
    random: 5124
    random: 5125
    random: 5126
    random: 5127
    random: 5128
    random: 5129
    random: 5130
    random: 5131
    random: 5132
    random: 5133
    random: 5134
    random: 5135
    random: 5136
    random: 5137
    random: 5138
    random: 5139
    random: 5140
    random: 5141
    random: 5142
    random: 5143
    random: 5144
    random: 5145
    random: 5146
    random: 5147
    random: 5148
    random: 5149
    random: 5150
    random: 5151
    random: 5152
    random: 5153
    random: 5154
    random: 5155
    random: 5156
    random: 5157
    random: 5158
    random: 5159
    random: 5160
    random: 5161
    random: 5162
    random: 5163
    random: 5164
    random: 5165
    random: 5166
    random: 5167
    random: 5168
    random: 5169
    random: 5170
    random: 5171
    random: 5172
    random: 5173
    random: 5174
    random: 5175
    random: 5176
    random: 5177
    random: 5178
    random: 5179
    random: 5180
    random: 5181
    random: 5182
    random: 5183
    random: 5184
    random: 5185
    random: 5186
    random: 5187
    random: 5188
    random: 5189
    random: 5190
    random: 5191
    random: 5192
    random: 5193
    random: 5194
    random: 5195
    random: 5196
    random: 5197
    random: 5198
    random: 5199
    random: 5200
    random: 5201
    random: 5202
    random: 5203
    random: 5204
    random: 5205
    random: 5206
    random: 5207
    random: 5208
    random: 5209
    random: 5210
    random: 5211
    random: 5212
    random: 5213
    random: 5214
    random: 5215
    random: 5216
    random: 5217
    random: 5218
    random: 5219
    random: 5220
    random: 5221
    random: 5222
    random: 5223
    random: 5224
    random: 5225
    random: 5226
    random: 5227
    random: 5228
    random: 5229
    random: 5230
    random: 5231
    random: 5232
    random: 5233
    random: 5234
    random: 5235
    random: 5236
    random: 5237
    random: 5238
    random: 5239
    random: 5240
    random: 5241
    random: 5242
    random: 5243
    random: 5244
    random: 5245
    random: 5246
    random: 5247
    random: 5248
    random: 5249
    random: 5250
    random: 5251
    random: 5252
    random: 5253
    random: 5254
    random: 5255
    random: 5256
    random: 5257
    random: 5258
    random: 5259
    random: 5260
    random: 5261
    random: 5262
    random: 5263
    random: 5264
    random: 5265
    random: 5266
    random: 5267
    random: 5268
    random: 5269
    random: 5270
    random: 5271
    random: 5272
    random: 5273
    random: 5274
    random: 5275
    random: 5276
    random: 5277
    random: 5278
    random: 5279
    random: 5280
    random: 5281
    random: 5282
    random: 5283
    random: 5284
    random: 5285
    random: 5286
    random: 5287
    random: 5288
    random: 5289
    random: 5290
    random: 5291
    random: 5292
    random: 5293
    random: 5294
    random: 5295
    random: 5296
    random: 5297
    random: 5298
    random: 5299
    random: 5300
    random: 5301
    random: 5302
    random: 5303
    random: 5304
    random: 5305
    random: 5306
    random: 5307
    random: 5308
    random: 5309
    random: 5310
    random: 5311
    random: 5312
    random: 5313
    random: 5314
    random: 5315
    random: 5316
    random: 5317
    random: 5318
    random: 5319
    random: 5320
    random: 5321
    random: 5322
    random: 5323
    random: 5324
    random: 5325
    random: 5326
    random: 5327
    random: 5328
    random: 5329
    random: 5330
    random: 5331
    random: 5332
    random: 5333
    random: 5334
    random: 5335
    random: 5336
    random: 5337
    random: 5338
    random: 5339
    random: 5340
    random: 5341
    random: 5342
    random: 5343
    random: 5344
    random: 5345
    random: 5346
    random: 5347
    random: 5348
    random: 5349
    random: 5350
    random: 5351
    random: 5352
    random: 5353
    random: 5354
    random: 5355
    random: 5356
    random: 5357
    random: 5358
    random: 5359
    random: 5360
    random: 5361
    random: 5362
    random: 5363
    random: 5364
    random: 5365
    random: 5366
    random: 5367
    random: 5368
    random: 5369
    random: 5370
    random: 5371
    random: 5372
    random: 5373
    random: 5374
    random: 5375
    random: 5376
    random: 5377
    random: 5378
    random: 5379
    random: 5380
    random: 5381
    random: 5382
    random: 5383
    random: 5384
    random: 5385
    random: 5386
    random: 5387
    random: 5388
    random: 5389
    random: 5390
    random: 5391
    random: 5392
    random: 5393
    random: 5394
    random: 5395
    random: 5396
    random: 5397
    random: 5398
    random: 5399
    random: 5400
    random: 5401
    random: 5402
    random: 5403
    random: 5404
    random: 5405
    random: 5406
    random: 5407
    random: 5408
    random: 5409
    random: 5410
    random: 5411
    random: 5412
    random: 5413
    random: 5414
    random: 5415
    random: 5416
    random: 5417
    random: 5418
    random: 5419
    random: 5420
    random: 5421
    random: 5422
    random: 5423
    random: 5424
    random: 5425
    random: 5426
    random: 5427
    random: 5428
    random: 5429
    random: 5430
    random: 5431
    random: 5432
    random: 5433
    random: 5434
    random: 5435
    random: 5436
    random: 5437
    random: 5438
    random: 5439
    random: 5440
    random: 5441
    random: 5442
    random: 5443
    random: 5444
    random: 5445
    random: 5446
    random: 5447
    random: 5448
    random: 5449
    random: 5450
    random: 5451
    random: 5452
    random: 5453
    random: 5454
    random: 5455
    random: 5456
    random: 5457
    random: 5458
    random: 5459
    random: 5460
    random: 5461
    random: 5462
    random: 5463
    random: 5464
    random: 5465
    random: 5466
    random: 5467
    random: 5468
    random: 5469
    random: 5470
    random: 5471
    random: 5472
    random: 5473
    random: 5474
    random: 5475
    random: 5476
    random: 5477
    random: 5478
    random: 5479
    random: 5480
    random: 5481
    random: 5482
    random: 5483
    random: 5484
    random: 5485
    random: 5486
    random: 5487
    random: 5488
    random: 5489
    random: 5490
    random: 5491
    random: 5492
    random: 5493
    random: 5494
    random: 5495
    random: 5496
    random: 5497
    random: 5498
    random: 5499
    random: 5500
    random: 5501
    random: 5502
    random: 5503
    random: 5504
    random: 5505
    random: 5506
    random: 5507
    random: 5508
    random: 5509
    random: 5510
    random: 5511
    random: 5512
    random: 5513
    random: 5514
    random: 5515
    random: 5516
    random: 5517
    random: 5518
    random: 5519
    random: 5520
    random: 5521
    random: 5522
    random: 5523
    random: 5524
    random: 5525
    random: 5526
    random: 5527
    random: 5528
    random: 5529
    random: 5530
    random: 5531
    random: 5532
    random: 5533
    random: 5534
    random: 5535
    random: 5536
    random: 5537
    random: 5538
    random: 5539
    random: 5540
    random: 5541
    random: 5542
    random: 5543
    random: 5544
    random: 5545
    random: 5546
    random: 5547
    random: 5548
    random: 5549
    random: 5550
    random: 5551
    random: 5552
    random: 5553
    random: 5554
    random: 5555
    random: 5556
    random: 5557
    random: 5558
    random: 5559
    random: 5560
    random: 5561
    random: 5562
    random: 5563
    random: 5564
    random: 5565
    random: 5566
    random: 5567
    random: 5568
    random: 5569
    random: 5570
    random: 5571
    random: 5572
    random: 5573
    random: 5574
    random: 5575
    random: 5576
    random: 5577
    random: 5578
    random: 5579
    random: 5580
    random: 5581
    random: 5582
    random: 5583
    random: 5584
    random: 5585
    random: 5586
    random: 5587
    random: 5588
    random: 5589
    random: 5590
    random: 5591
    random: 5592
    random: 5593
    random: 5594
    random: 5595
    random: 5596
    random: 5597
    random: 5598
    random: 5599
    random: 5600
    random: 5601
    random: 5602
    random: 5603
    random: 5604
    random: 5605
    random: 5606
    random: 5607
    random: 5608
    random: 5609
    random: 5610
    random: 5611
    random: 5612
    random: 5613
    random: 5614
    random: 5615
    random: 5616
    random: 5617
    random: 5618
    random: 5619
    random: 5620
    random: 5621
    random: 5622
    random: 5623
    random: 5624
    random: 5625
    random: 5626
    random: 5627
    random: 5628
    random: 5629
    random: 5630
    random: 5631
    random: 5632
    random: 5633
    random: 5634
    random: 5635
    random: 5636
    random: 5637
    random: 5638
    random: 5639
    random: 5640
    random: 5641
    random: 5642
    random: 5643
    random: 5644
    random: 5645
    random: 5646
    random: 5647
    random: 5648
    random: 5649
    random: 5650
    random: 5651
    random: 5652
    random: 5653
    random: 5654
    random: 5655
    random: 5656
    random: 5657
    random: 5658
    random: 5659
    random: 5660
    random: 5661
    random: 5662
    random: 5663
    random: 5664
    random: 5665
    random: 5666
    random: 5667
    random: 5668
    random: 5669
    random: 5670
    random: 5671
    random: 5672
    random: 5673
    random: 5674
    random: 5675
    random: 5676
    random: 5677
    random: 5678
    random: 5679
    random: 5680
    random: 5681
    random: 5682
    random: 5683
    random: 5684
    random: 5685
    random: 5686
    random: 5687
    random: 5688
    random: 5689
    random: 5690
    random: 5691
    random: 5692
    random: 5693
    random: 5694
    random: 5695
    random: 5696
    random: 5697
    random: 5698
    random: 5699
    random: 5700
    random: 5701
    random: 5702
    random: 5703
    random: 5704
    random: 5705
    random: 5706
    random: 5707
    random: 5708
    random: 5709
    random: 5710
    random: 5711
    random: 5712
    random: 5713
    random: 5714
    random: 5715
    random: 5716
    random: 5717
    random: 5718
    random: 5719
    random: 5720
    random: 5721
    random: 5722
    random: 5723
    random: 5724
    random: 5725
    random: 5726
    random: 5727
    random: 5728
    random: 5729
    random: 5730
    random: 5731
    random: 5732
    random: 5733
    random: 5734
    random: 5735
    random: 5736
    random: 5737
    random: 5738
    random: 5739
    random: 5740
    random: 5741
    random: 5742
    random: 5743
    random: 5744
    random: 5745
    random: 5746
    random: 5747
    random: 5748
    random: 5749
    random: 5750
    random: 5751
    random: 5752
    random: 5753
    random: 5754
    random: 5755
    random: 5756
    random: 5757
    random: 5758
    random: 5759
    random: 5760
    random: 5761
    random: 5762
    random: 5763
    random: 5764
    random: 5765
    random: 5766
    random: 5767
    random: 5768
    random: 5769
    random: 5770
    random: 5771
    random: 5772
    random: 5773
    random: 5774
    random: 5775
    random: 5776
    random: 5777
    random: 5778
    random: 5779
    random: 5780
    random: 5781
    random: 5782
    random: 5783
    random: 5784
    random: 5785
    random: 5786
    random: 5787
    random: 5788
    random: 5789
    random: 5790
    random: 5791
    random: 5792
    random: 5793
    random: 5794
    random: 5795
    random: 5796
    random: 5797
    random: 5798
    random: 5799
    random: 5800
    random: 5801
    random: 5802
    random: 5803
    random: 5804
    random: 5805
    random: 5806
    random: 5807
    random: 5808
    random: 5809
    random: 5810
    random: 5811
    random: 5812
    random: 5813
    random: 5814
    random: 5815
    random: 5816
    random: 5817
    random: 5818
    random: 5819
    random: 5820
    random: 5821
    random: 5822
    random: 5823
    random: 5824
    random: 5825
    random: 5826
    random: 5827
    random: 5828
    random: 5829
    random: 5830
    random: 5831
    random: 5832
    random: 5833
    random: 5834
    random: 5835
    random: 5836
    random: 5837
    random: 5838
    random: 5839
    random: 5840
    random: 5841
    random: 5842
    random: 5843
    random: 5844
    random: 5845
    random: 5846
    random: 5847
    random: 5848
    random: 5849
    random: 5850
    random: 5851
    random: 5852
    random: 5853
    random: 5854
    random: 5855
    random: 5856
    random: 5857
    random: 5858
    random: 5859
    random: 5860
    random: 5861
    random: 5862
    random: 5863
    random: 5864
    random: 5865
    random: 5866
    random: 5867
    random: 5868
    random: 5869
    random: 5870
    random: 5871
    random: 5872
    random: 5873
    random: 5874
    random: 5875
    random: 5876
    random: 5877
    random: 5878
    random: 5879
    random: 5880
    random: 5881
    random: 5882
    random: 5883
    random: 5884
    random: 5885
    random: 5886
    random: 5887
    random: 5888
    random: 5889
    random: 5890
    random: 5891
    random: 5892
    random: 5893
    random: 5894
    random: 5895
    random: 5896
    random: 5897
    random: 5898
    random: 5899
    random: 5900
    random: 5901
    random: 5902
    random: 5903
    random: 5904
    random: 5905
    random: 5906
    random: 5907
    random: 5908
    random: 5909
    random: 5910
    random: 5911
    random: 5912
    random: 5913
    random: 5914
    random: 5915
    random: 5916
    random: 5917
    random: 5918
    random: 5919
    random: 5920
    random: 5921
    random: 5922
    random: 5923
    random: 5924
    random: 5925
    random: 5926
    random: 5927
    random: 5928
    random: 5929
    random: 5930
    random: 5931
    random: 5932
    random: 5933
    random: 5934
    random: 5935
    random: 5936
    random: 5937
    random: 5938
    random: 5939
    random: 5940
    random: 5941
    random: 5942
    random: 5943
    random: 5944
    random: 5945
    random: 5946
    random: 5947
    random: 5948
    random: 5949
    random: 5950
    random: 5951
    random: 5952
    random: 5953
    random: 5954
    random: 5955
    random: 5956
    random: 5957
    random: 5958
    random: 5959
    random: 5960
    random: 5961
    random: 5962
    random: 5963
    random: 5964
    random: 5965
    random: 5966
    random: 5967
    random: 5968
    random: 5969
    random: 5970
    random: 5971
    random: 5972
    random: 5973
    random: 5974
    random: 5975
    random: 5976
    random: 5977
    random: 5978
    random: 5979
    random: 5980
    random: 5981
    random: 5982
    random: 5983
    random: 5984
    random: 5985
    random: 5986
    random: 5987
    random: 5988
    random: 5989
    random: 5990
    random: 5991
    random: 5992
    random: 5993
    random: 5994
    random: 5995
    random: 5996
    random: 5997
    random: 5998
    random: 5999
    random: 6000
    random: 6001
    random: 6002
    random: 6003
    random: 6004
    random: 6005
    random: 6006
    random: 6007
    random: 6008
    random: 6009
    random: 6010
    random: 6011
    random: 6012
    random: 6013
    random: 6014
    random: 6015
    random: 6016
    random: 6017
    random: 6018
    random: 6019
    random: 6020
    random: 6021
    random: 6022
    random: 6023
    random: 6024
    random: 6025
    random: 6026
    random: 6027
    random: 6028
    random: 6029
    random: 6030
    random: 6031
    random: 6032
    random: 6033
    random: 6034
    random: 6035
    random: 6036
    random: 6037
    random: 6038
    random: 6039
    random: 6040
    random: 6041
    random: 6042
    random: 6043
    random: 6044
    random: 6045
    random: 6046
    random: 6047
    random: 6048
    random: 6049
    random: 6050
    random: 6051
    random: 6052
    random: 6053
    random: 6054
    random: 6055
    random: 6056
    random: 6057
    random: 6058
    random: 6059
    random: 6060
    random: 6061
    random: 6062
    random: 6063
    random: 6064
    random: 6065
    random: 6066
    random: 6067
    random: 6068
    random: 6069
    random: 6070
    random: 6071
    random: 6072
    random: 6073
    random: 6074
    random: 6075
    random: 6076
    random: 6077
    random: 6078
    random: 6079
    random: 6080
    random: 6081
    random: 6082
    random: 6083
    random: 6084
    random: 6085
    random: 6086
    random: 6087
    random: 6088
    random: 6089
    random: 6090
    random: 6091
    random: 6092
    random: 6093
    random: 6094
    random: 6095
    random: 6096
    random: 6097
    random: 6098
    random: 6099
    random: 6100
    random: 6101
    random: 6102
    random: 6103
    random: 6104
    random: 6105
    random: 6106
    random: 6107
    random: 6108
    random: 6109
    random: 6110
    random: 6111
    random: 6112
    random: 6113
    random: 6114
    random: 6115
    random: 6116
    random: 6117
    random: 6118
    random: 6119
    random: 6120
    random: 6121
    random: 6122
    random: 6123
    random: 6124
    random: 6125
    random: 6126
    random: 6127
    random: 6128
    random: 6129
    random: 6130
    random: 6131
    random: 6132
    random: 6133
    random: 6134
    random: 6135
    random: 6136
    random: 6137
    random: 6138
    random: 6139
    random: 6140
    random: 6141
    random: 6142
    random: 6143
    random: 6144
    random: 6145
    random: 6146
    random: 6147
    random: 6148
    random: 6149
    random: 6150
    random: 6151
    random: 6152
    random: 6153
    random: 6154
    random: 6155
    random: 6156
    random: 6157
    random: 6158
    random: 6159
    random: 6160
    random: 6161
    random: 6162
    random: 6163
    random: 6164
    random: 6165
    random: 6166
    random: 6167
    random: 6168
    random: 6169
    random: 6170
    random: 6171
    random: 6172
    random: 6173
    random: 6174
    random: 6175
    random: 6176
    random: 6177
    random: 6178
    random: 6179
    random: 6180
    random: 6181
    random: 6182
    random: 6183
    random: 6184
    random: 6185
    random: 6186
    random: 6187
    random: 6188
    random: 6189
    random: 6190
    random: 6191
    random: 6192
    random: 6193
    random: 6194
    random: 6195
    random: 6196
    random: 6197
    random: 6198
    random: 6199
    random: 6200
    random: 6201
    random: 6202
    random: 6203
    random: 6204
    random: 6205
    random: 6206
    random: 6207
    random: 6208
    random: 6209
    random: 6210
    random: 6211
    random: 6212
    random: 6213
    random: 6214
    random: 6215
    random: 6216
    random: 6217
    random: 6218
    random: 6219
    random: 6220
    random: 6221
    random: 6222
    random: 6223
    random: 6224
    random: 6225
    random: 6226
    random: 6227
    random: 6228
    random: 6229
    random: 6230
    random: 6231
    random: 6232
    random: 6233
    random: 6234
    random: 6235
    random: 6236
    random: 6237
    random: 6238
    random: 6239
    random: 6240
    random: 6241
    random: 6242
    random: 6243
    random: 6244
    random: 6245
    random: 6246
    random: 6247
    random: 6248
    random: 6249
    random: 6250
    random: 6251
    random: 6252
    random: 6253
    random: 6254
    random: 6255
    random: 6256
    random: 6257
    random: 6258
    random: 6259
    random: 6260
    random: 6261
    random: 6262
    random: 6263
    random: 6264
    random: 6265
    random: 6266
    random: 6267
    random: 6268
    random: 6269
    random: 6270
    random: 6271
    random: 6272
    random: 6273
    random: 6274
    random: 6275
    random: 6276
    random: 6277
    random: 6278
    random: 6279
    random: 6280
    random: 6281
    random: 6282
    random: 6283
    random: 6284
    random: 6285
    random: 6286
    random: 6287
    random: 6288
    random: 6289
    random: 6290
    random: 6291
    random: 6292
    random: 6293
    random: 6294
    random: 6295
    random: 6296
    random: 6297
    random: 6298
    random: 6299
    random: 6300
    random: 6301
    random: 6302
    random: 6303
    random: 6304
    random: 6305
    random: 6306
    random: 6307
    random: 6308
    random: 6309
    random: 6310
    random: 6311
    random: 6312
    random: 6313
    random: 6314
    random: 6315
    random: 6316
    random: 6317
    random: 6318
    random: 6319
    random: 6320
    random: 6321
    random: 6322
    random: 6323
    random: 6324
    random: 6325
    random: 6326
    random: 6327
    random: 6328
    random: 6329
    random: 6330
    random: 6331
    random: 6332
    random: 6333
    random: 6334
    random: 6335
    random: 6336
    random: 6337
    random: 6338
    random: 6339
    random: 6340
    random: 6341
    random: 6342
    random: 6343
    random: 6344
    random: 6345
    random: 6346
    random: 6347
    random: 6348
    random: 6349
    random: 6350
    random: 6351
    random: 6352
    random: 6353
    random: 6354
    random: 6355
    random: 6356
    random: 6357
    random: 6358
    random: 6359
    random: 6360
    random: 6361
    random: 6362
    random: 6363
    random: 6364
    random: 6365
    random: 6366
    random: 6367
    random: 6368
    random: 6369
    random: 6370
    random: 6371
    random: 6372
    random: 6373
    random: 6374
    random: 6375
    random: 6376
    random: 6377
    random: 6378
    random: 6379
    random: 6380
    random: 6381
    random: 6382
    random: 6383
    random: 6384
    random: 6385
    random: 6386
    random: 6387
    random: 6388
    random: 6389
    random: 6390
    random: 6391
    random: 6392
    random: 6393
    random: 6394
    random: 6395
    random: 6396
    random: 6397
    random: 6398
    random: 6399
    random: 6400
    random: 6401
    random: 6402
    random: 6403
    random: 6404
    random: 6405
    random: 6406
    random: 6407
    random: 6408
    random: 6409
    random: 6410
    random: 6411
    random: 6412
    random: 6413
    random: 6414
    random: 6415
    random: 6416
    random: 6417
    random: 6418
    random: 6419
    random: 6420
    random: 6421
    random: 6422
    random: 6423
    random: 6424
    random: 6425
    random: 6426
    random: 6427
    random: 6428
    random: 6429
    random: 6430
    random: 6431
    random: 6432
    random: 6433
    random: 6434
    random: 6435
    random: 6436
    random: 6437
    random: 6438
    random: 6439
    random: 6440
    random: 6441
    random: 6442
    random: 6443
    random: 6444
    random: 6445
    random: 6446
    random: 6447
    random: 6448
    random: 6449
    random: 6450
    random: 6451
    random: 6452
    random: 6453
    random: 6454
    random: 6455
    random: 6456
    random: 6457
    random: 6458
    random: 6459
    random: 6460
    random: 6461
    random: 6462
    random: 6463
    random: 6464
    random: 6465
    random: 6466
    random: 6467
    random: 6468
    random: 6469
    random: 6470
    random: 6471
    random: 6472
    random: 6473
    random: 6474
    random: 6475
    random: 6476
    random: 6477
    random: 6478
    random: 6479
    random: 6480
    random: 6481
    random: 6482
    random: 6483
    random: 6484
    random: 6485
    random: 6486
    random: 6487
    random: 6488
    random: 6489
    random: 6490
    random: 6491
    random: 6492
    random: 6493
    random: 6494
    random: 6495
    random: 6496
    random: 6497
    random: 6498
    random: 6499
    random: 6500
    random: 6501
    random: 6502
    random: 6503
    random: 6504
    random: 6505
    random: 6506
    random: 6507
    random: 6508
    random: 6509
    random: 6510
    random: 6511
    random: 6512
    random: 6513
    random: 6514
    random: 6515
    random: 6516
    random: 6517
    random: 6518
    random: 6519
    random: 6520
    random: 6521
    random: 6522
    random: 6523
    random: 6524
    random: 6525
    random: 6526
    random: 6527
    random: 6528
    random: 6529
    random: 6530
    random: 6531
    random: 6532
    random: 6533
    random: 6534
    random: 6535
    random: 6536
    random: 6537
    random: 6538
    random: 6539
    random: 6540
    random: 6541
    random: 6542
    random: 6543
    random: 6544
    random: 6545
    random: 6546
    random: 6547
    random: 6548
    random: 6549
    random: 6550
    random: 6551
    random: 6552
    random: 6553
    random: 6554
    random: 6555
    random: 6556
    random: 6557
    random: 6558
    random: 6559
    random: 6560
    random: 6561
    random: 6562
    random: 6563
    random: 6564
    random: 6565
    random: 6566
    random: 6567
    random: 6568
    random: 6569
    random: 6570
    random: 6571
    random: 6572
    random: 6573
    random: 6574
    random: 6575
    random: 6576
    random: 6577
    random: 6578
    random: 6579
    random: 6580
    random: 6581
    random: 6582
    random: 6583
    random: 6584
    random: 6585
    random: 6586
    random: 6587
    random: 6588
    random: 6589
    random: 6590
    random: 6591
    random: 6592
    random: 6593
    random: 6594
    random: 6595
    random: 6596
    random: 6597
    random: 6598
    random: 6599
    random: 6600
    random: 6601
    random: 6602
    random: 6603
    random: 6604
    random: 6605
    random: 6606
    random: 6607
    random: 6608
    random: 6609
    random: 6610
    random: 6611
    random: 6612
    random: 6613
    random: 6614
    random: 6615
    random: 6616
    random: 6617
    random: 6618
    random: 6619
    random: 6620
    random: 6621
    random: 6622
    random: 6623
    random: 6624
    random: 6625
    random: 6626
    random: 6627
    random: 6628
    random: 6629
    random: 6630
    random: 6631
    random: 6632
    random: 6633
    random: 6634
    random: 6635
    random: 6636
    random: 6637
    random: 6638
    random: 6639
    random: 6640
    random: 6641
    random: 6642
    random: 6643
    random: 6644
    random: 6645
    random: 6646
    random: 6647
    random: 6648
    random: 6649
    random: 6650
    random: 6651
    random: 6652
    random: 6653
    random: 6654
    random: 6655
    random: 6656
    random: 6657
    random: 6658
    random: 6659
    random: 6660
    random: 6661
    random: 6662
    random: 6663
    random: 6664
    random: 6665
    random: 6666
    random: 6667
    random: 6668
    random: 6669
    random: 6670
    random: 6671
    random: 6672
    random: 6673
    random: 6674
    random: 6675
    random: 6676
    random: 6677
    random: 6678
    random: 6679
    random: 6680
    random: 6681
    random: 6682
    random: 6683
    random: 6684
    random: 6685
    random: 6686
    random: 6687
    random: 6688
    random: 6689
    random: 6690
    random: 6691
    random: 6692
    random: 6693
    random: 6694
    random: 6695
    random: 6696
    random: 6697
    random: 6698
    random: 6699
    random: 6700
    random: 6701
    random: 6702
    random: 6703
    random: 6704
    random: 6705
    random: 6706
    random: 6707
    random: 6708
    random: 6709
    random: 6710
    random: 6711
    random: 6712
    random: 6713
    random: 6714
    random: 6715
    random: 6716
    random: 6717
    random: 6718
    random: 6719
    random: 6720
    random: 6721
    random: 6722
    random: 6723
    random: 6724
    random: 6725
    random: 6726
    random: 6727
    random: 6728
    random: 6729
    random: 6730
    random: 6731
    random: 6732
    random: 6733
    random: 6734
    random: 6735
    random: 6736
    random: 6737
    random: 6738
    random: 6739
    random: 6740
    random: 6741
    random: 6742
    random: 6743
    random: 6744
    random: 6745
    random: 6746
    random: 6747
    random: 6748
    random: 6749
    random: 6750
    random: 6751
    random: 6752
    random: 6753
    random: 6754
    random: 6755
    random: 6756
    random: 6757
    random: 6758
    random: 6759
    random: 6760
    random: 6761
    random: 6762
    random: 6763
    random: 6764
    random: 6765
    random: 6766
    random: 6767
    random: 6768
    random: 6769
    random: 6770
    random: 6771
    random: 6772
    random: 6773
    random: 6774
    random: 6775
    random: 6776
    random: 6777
    random: 6778
    random: 6779
    random: 6780
    random: 6781
    random: 6782
    random: 6783
    random: 6784
    random: 6785
    random: 6786
    random: 6787
    random: 6788
    random: 6789
    random: 6790
    random: 6791
    random: 6792
    random: 6793
    random: 6794
    random: 6795
    random: 6796
    random: 6797
    random: 6798
    random: 6799
    random: 6800
    random: 6801
    random: 6802
    random: 6803
    random: 6804
    random: 6805
    random: 6806
    random: 6807
    random: 6808
    random: 6809
    random: 6810
    random: 6811
    random: 6812
    random: 6813
    random: 6814
    random: 6815
    random: 6816
    random: 6817
    random: 6818
    random: 6819
    random: 6820
    random: 6821
    random: 6822
    random: 6823
    random: 6824
    random: 6825
    random: 6826
    random: 6827
    random: 6828
    random: 6829
    random: 6830
    random: 6831
    random: 6832
    random: 6833
    random: 6834
    random: 6835
    random: 6836
    random: 6837
    random: 6838
    random: 6839
    random: 6840
    random: 6841
    random: 6842
    random: 6843
    random: 6844
    random: 6845
    random: 6846
    random: 6847
    random: 6848
    random: 6849
    random: 6850
    random: 6851
    random: 6852
    random: 6853
    random: 6854
    random: 6855
    random: 6856
    random: 6857
    random: 6858
    random: 6859
    random: 6860
    random: 6861
    random: 6862
    random: 6863
    random: 6864
    random: 6865
    random: 6866
    random: 6867
    random: 6868
    random: 6869
    random: 6870
    random: 6871
    random: 6872
    random: 6873
    random: 6874
    random: 6875
    random: 6876
    random: 6877
    random: 6878
    random: 6879
    random: 6880
    random: 6881
    random: 6882
    random: 6883
    random: 6884
    random: 6885
    random: 6886
    random: 6887
    random: 6888
    random: 6889
    random: 6890
    random: 6891
    random: 6892
    random: 6893
    random: 6894
    random: 6895
    random: 6896
    random: 6897
    random: 6898
    random: 6899
    random: 6900
    random: 6901
    random: 6902
    random: 6903
    random: 6904
    random: 6905
    random: 6906
    random: 6907
    random: 6908
    random: 6909
    random: 6910
    random: 6911
    random: 6912
    random: 6913
    random: 6914
    random: 6915
    random: 6916
    random: 6917
    random: 6918
    random: 6919
    random: 6920
    random: 6921
    random: 6922
    random: 6923
    random: 6924
    random: 6925
    random: 6926
    random: 6927
    random: 6928
    random: 6929
    random: 6930
    random: 6931
    random: 6932
    random: 6933
    random: 6934
    random: 6935
    random: 6936
    random: 6937
    random: 6938
    random: 6939
    random: 6940
    random: 6941
    random: 6942
    random: 6943
    random: 6944
    random: 6945
    random: 6946
    random: 6947
    random: 6948
    random: 6949
    random: 6950
    random: 6951
    random: 6952
    random: 6953
    random: 6954
    random: 6955
    random: 6956
    random: 6957
    random: 6958
    random: 6959
    random: 6960
    random: 6961
    random: 6962
    random: 6963
    random: 6964
    random: 6965
    random: 6966
    random: 6967
    random: 6968
    random: 6969
    random: 6970
    random: 6971
    random: 6972
    random: 6973
    random: 6974
    random: 6975
    random: 6976
    random: 6977
    random: 6978
    random: 6979
    random: 6980
    random: 6981
    random: 6982
    random: 6983
    random: 6984
    random: 6985
    random: 6986
    random: 6987
    random: 6988
    random: 6989
    random: 6990
    random: 6991
    random: 6992
    random: 6993
    random: 6994
    random: 6995
    random: 6996
    random: 6997
    random: 6998
    random: 6999
    random: 7000
    random: 7001
    random: 7002
    random: 7003
    random: 7004
    random: 7005
    random: 7006
    random: 7007
    random: 7008
    random: 7009
    random: 7010
    random: 7011
    random: 7012
    random: 7013
    random: 7014
    random: 7015
    random: 7016
    random: 7017
    random: 7018
    random: 7019
    random: 7020
    random: 7021
    random: 7022
    random: 7023
    random: 7024
    random: 7025
    random: 7026
    random: 7027
    random: 7028
    random: 7029
    random: 7030
    random: 7031
    random: 7032
    random: 7033
    random: 7034
    random: 7035
    random: 7036
    random: 7037
    random: 7038
    random: 7039
    random: 7040
    random: 7041
    random: 7042
    random: 7043
    random: 7044
    random: 7045
    random: 7046
    random: 7047
    random: 7048
    random: 7049
    random: 7050
    random: 7051
    random: 7052
    random: 7053
    random: 7054
    random: 7055
    random: 7056
    random: 7057
    random: 7058
    random: 7059
    random: 7060
    random: 7061
    random: 7062
    random: 7063
    random: 7064
    random: 7065
    random: 7066
    random: 7067
    random: 7068
    random: 7069
    random: 7070
    random: 7071
    random: 7072
    random: 7073
    random: 7074
    random: 7075
    random: 7076
    random: 7077
    random: 7078
    random: 7079
    random: 7080
    random: 7081
    random: 7082
    random: 7083
    random: 7084
    random: 7085
    random: 7086
    random: 7087
    random: 7088
    random: 7089
    random: 7090
    random: 7091
    random: 7092
    random: 7093
    random: 7094
    random: 7095
    random: 7096
    random: 7097
    random: 7098
    random: 7099
    random: 7100
    random: 7101
    random: 7102
    random: 7103
    random: 7104
    random: 7105
    random: 7106
    random: 7107
    random: 7108
    random: 7109
    random: 7110
    random: 7111
    random: 7112
    random: 7113
    random: 7114
    random: 7115
    random: 7116
    random: 7117
    random: 7118
    random: 7119
    random: 7120
    random: 7121
    random: 7122
    random: 7123
    random: 7124
    random: 7125
    random: 7126
    random: 7127
    random: 7128
    random: 7129
    random: 7130
    random: 7131
    random: 7132
    random: 7133
    random: 7134
    random: 7135
    random: 7136
    random: 7137
    random: 7138
    random: 7139
    random: 7140
    random: 7141
    random: 7142
    random: 7143
    random: 7144
    random: 7145
    random: 7146
    random: 7147
    random: 7148
    random: 7149
    random: 7150
    random: 7151
    random: 7152
    random: 7153
    random: 7154
    random: 7155
    random: 7156
    random: 7157
    random: 7158
    random: 7159
    random: 7160
    random: 7161
    random: 7162
    random: 7163
    random: 7164
    random: 7165
    random: 7166
    random: 7167
    random: 7168
    random: 7169
    random: 7170
    random: 7171
    random: 7172
    random: 7173
    random: 7174
    random: 7175
    random: 7176
    random: 7177
    random: 7178
    random: 7179
    random: 7180
    random: 7181
    random: 7182
    random: 7183
    random: 7184
    random: 7185
    random: 7186
    random: 7187
    random: 7188
    random: 7189
    random: 7190
    random: 7191
    random: 7192
    random: 7193
    random: 7194
    random: 7195
    random: 7196
    random: 7197
    random: 7198
    random: 7199
    random: 7200
    random: 7201
    random: 7202
    random: 7203
    random: 7204
    random: 7205
    random: 7206
    random: 7207
    random: 7208
    random: 7209
    random: 7210
    random: 7211
    random: 7212
    random: 7213
    random: 7214
    random: 7215
    random: 7216
    random: 7217
    random: 7218
    random: 7219
    random: 7220
    random: 7221
    random: 7222
    random: 7223
    random: 7224
    random: 7225
    random: 7226
    random: 7227
    random: 7228
    random: 7229
    random: 7230
    random: 7231
    random: 7232
    random: 7233
    random: 7234
    random: 7235
    random: 7236
    random: 7237
    random: 7238
    random: 7239
    random: 7240
    random: 7241
    random: 7242
    random: 7243
    random: 7244
    random: 7245
    random: 7246
    random: 7247
    random: 7248
    random: 7249
    random: 7250
    random: 7251
    random: 7252
    random: 7253
    random: 7254
    random: 7255
    random: 7256
    random: 7257
    random: 7258
    random: 7259
    random: 7260
    random: 7261
    random: 7262
    random: 7263
    random: 7264
    random: 7265
    random: 7266
    random: 7267
    random: 7268
    random: 7269
    random: 7270
    random: 7271
    random: 7272
    random: 7273
    random: 7274
    random: 7275
    random: 7276
    random: 7277
    random: 7278
    random: 7279
    random: 7280
    random: 7281
    random: 7282
    random: 7283
    random: 7284
    random: 7285
    random: 7286
    random: 7287
    random: 7288
    random: 7289
    random: 7290
    random: 7291
    random: 7292
    random: 7293
    random: 7294
    random: 7295
    random: 7296
    random: 7297
    random: 7298
    random: 7299
    random: 7300
    random: 7301
    random: 7302
    random: 7303
    random: 7304
    random: 7305
    random: 7306
    random: 7307
    random: 7308
    random: 7309
    random: 7310
    random: 7311
    random: 7312
    random: 7313
    random: 7314
    random: 7315
    random: 7316
    random: 7317
    random: 7318
    random: 7319
    random: 7320
    random: 7321
    random: 7322
    random: 7323
    random: 7324
    random: 7325
    random: 7326
    random: 7327
    random: 7328
    random: 7329
    random: 7330
    random: 7331
    random: 7332
    random: 7333
    random: 7334
    random: 7335
    random: 7336
    random: 7337
    random: 7338
    random: 7339
    random: 7340
    random: 7341
    random: 7342
    random: 7343
    random: 7344
    random: 7345
    random: 7346
    random: 7347
    random: 7348
    random: 7349
    random: 7350
    random: 7351
    random: 7352
    random: 7353
    random: 7354
    random: 7355
    random: 7356
    random: 7357
    random: 7358
    random: 7359
    random: 7360
    random: 7361
    random: 7362
    random: 7363
    random: 7364
    random: 7365
    random: 7366
    random: 7367
    random: 7368
    random: 7369
    random: 7370
    random: 7371
    random: 7372
    random: 7373
    random: 7374
    random: 7375
    random: 7376
    random: 7377
    random: 7378
    random: 7379
    random: 7380
    random: 7381
    random: 7382
    random: 7383
    random: 7384
    random: 7385
    random: 7386
    random: 7387
    random: 7388
    random: 7389
    random: 7390
    random: 7391
    random: 7392
    random: 7393
    random: 7394
    random: 7395
    random: 7396
    random: 7397
    random: 7398
    random: 7399
    random: 7400
    random: 7401
    random: 7402
    random: 7403
    random: 7404
    random: 7405
    random: 7406
    random: 7407
    random: 7408
    random: 7409
    random: 7410
    random: 7411
    random: 7412
    random: 7413
    random: 7414
    random: 7415
    random: 7416
    random: 7417
    random: 7418
    random: 7419
    random: 7420
    random: 7421
    random: 7422
    random: 7423
    random: 7424
    random: 7425
    random: 7426
    random: 7427
    random: 7428
    random: 7429
    random: 7430
    random: 7431
    random: 7432
    random: 7433
    random: 7434
    random: 7435
    random: 7436
    random: 7437
    random: 7438
    random: 7439
    random: 7440
    random: 7441
    random: 7442
    random: 7443
    random: 7444
    random: 7445
    random: 7446
    random: 7447
    random: 7448
    random: 7449
    random: 7450
    random: 7451
    random: 7452
    random: 7453
    random: 7454
    random: 7455
    random: 7456
    random: 7457
    random: 7458
    random: 7459
    random: 7460
    random: 7461
    random: 7462
    random: 7463
    random: 7464
    random: 7465
    random: 7466
    random: 7467
    random: 7468
    random: 7469
    random: 7470
    random: 7471
    random: 7472
    random: 7473
    random: 7474
    random: 7475
    random: 7476
    random: 7477
    random: 7478
    random: 7479
    random: 7480
    random: 7481
    random: 7482
    random: 7483
    random: 7484
    random: 7485
    random: 7486
    random: 7487
    random: 7488
    random: 7489
    random: 7490
    random: 7491
    random: 7492
    random: 7493
    random: 7494
    random: 7495
    random: 7496
    random: 7497
    random: 7498
    random: 7499
    random: 7500
    random: 7501
    random: 7502
    random: 7503
    random: 7504
    random: 7505
    random: 7506
    random: 7507
    random: 7508
    random: 7509
    random: 7510
    random: 7511
    random: 7512
    random: 7513
    random: 7514
    random: 7515
    random: 7516
    random: 7517
    random: 7518
    random: 7519
    random: 7520
    random: 7521
    random: 7522
    random: 7523
    random: 7524
    random: 7525
    random: 7526
    random: 7527
    random: 7528
    random: 7529
    random: 7530
    random: 7531
    random: 7532
    random: 7533
    random: 7534
    random: 7535
    random: 7536
    random: 7537
    random: 7538
    random: 7539
    random: 7540
    random: 7541
    random: 7542
    random: 7543
    random: 7544
    random: 7545
    random: 7546
    random: 7547
    random: 7548
    random: 7549
    random: 7550
    random: 7551
    random: 7552
    random: 7553
    random: 7554
    random: 7555
    random: 7556
    random: 7557
    random: 7558
    random: 7559
    random: 7560
    random: 7561
    random: 7562
    random: 7563
    random: 7564
    random: 7565
    random: 7566
    random: 7567
    random: 7568
    random: 7569
    random: 7570
    random: 7571
    random: 7572
    random: 7573
    random: 7574
    random: 7575
    random: 7576
    random: 7577
    random: 7578
    random: 7579
    random: 7580
    random: 7581
    random: 7582
    random: 7583
    random: 7584
    random: 7585
    random: 7586
    random: 7587
    random: 7588
    random: 7589
    random: 7590
    random: 7591
    random: 7592
    random: 7593
    random: 7594
    random: 7595
    random: 7596
    random: 7597
    random: 7598
    random: 7599
    random: 7600
    random: 7601
    random: 7602
    random: 7603
    random: 7604
    random: 7605
    random: 7606
    random: 7607
    random: 7608
    random: 7609
    random: 7610
    random: 7611
    random: 7612
    random: 7613
    random: 7614
    random: 7615
    random: 7616
    random: 7617
    random: 7618
    random: 7619
    random: 7620
    random: 7621
    random: 7622
    random: 7623
    random: 7624
    random: 7625
    random: 7626
    random: 7627
    random: 7628
    random: 7629
    random: 7630
    random: 7631
    random: 7632
    random: 7633
    random: 7634
    random: 7635
    random: 7636
    random: 7637
    random: 7638
    random: 7639
    random: 7640
    random: 7641
    random: 7642
    random: 7643
    random: 7644
    random: 7645
    random: 7646
    random: 7647
    random: 7648
    random: 7649
    random: 7650
    random: 7651
    random: 7652
    random: 7653
    random: 7654
    random: 7655
    random: 7656
    random: 7657
    random: 7658
    random: 7659
    random: 7660
    random: 7661
    random: 7662
    random: 7663
    random: 7664
    random: 7665
    random: 7666
    random: 7667
    random: 7668
    random: 7669
    random: 7670
    random: 7671
    random: 7672
    random: 7673
    random: 7674
    random: 7675
    random: 7676
    random: 7677
    random: 7678
    random: 7679
    random: 7680
    random: 7681
    random: 7682
    random: 7683
    random: 7684
    random: 7685
    random: 7686
    random: 7687
    random: 7688
    random: 7689
    random: 7690
    random: 7691
    random: 7692
    random: 7693
    random: 7694
    random: 7695
    random: 7696
    random: 7697
    random: 7698
    random: 7699
    random: 7700
    random: 7701
    random: 7702
    random: 7703
    random: 7704
    random: 7705
    random: 7706
    random: 7707
    random: 7708
    random: 7709
    random: 7710
    random: 7711
    random: 7712
    random: 7713
    random: 7714
    random: 7715
    random: 7716
    random: 7717
    random: 7718
    random: 7719
    random: 7720
    random: 7721
    random: 7722
    random: 7723
    random: 7724
    random: 7725
    random: 7726
    random: 7727
    random: 7728
    random: 7729
    random: 7730
    random: 7731
    random: 7732
    random: 7733
    random: 7734
    random: 7735
    random: 7736
    random: 7737
    random: 7738
    random: 7739
    random: 7740
    random: 7741
    random: 7742
    random: 7743
    random: 7744
    random: 7745
    random: 7746
    random: 7747
    random: 7748
    random: 7749
    random: 7750
    random: 7751
    random: 7752
    random: 7753
    random: 7754
    random: 7755
    random: 7756
    random: 7757
    random: 7758
    random: 7759
    random: 7760
    random: 7761
    random: 7762
    random: 7763
    random: 7764
    random: 7765
    random: 7766
    random: 7767
    random: 7768
    random: 7769
    random: 7770
    random: 7771
    random: 7772
    random: 7773
    random: 7774
    random: 7775
    random: 7776
    random: 7777
    random: 7778
    random: 7779
    random: 7780
    random: 7781
    random: 7782
    random: 7783
    random: 7784
    random: 7785
    random: 7786
    random: 7787
    random: 7788
    random: 7789
    random: 7790
    random: 7791
    random: 7792
    random: 7793
    random: 7794
    random: 7795
    random: 7796
    random: 7797
    random: 7798
    random: 7799
    random: 7800
    random: 7801
    random: 7802
    random: 7803
    random: 7804
    random: 7805
    random: 7806
    random: 7807
    random: 7808
    random: 7809
    random: 7810
    random: 7811
    random: 7812
    random: 7813
    random: 7814
    random: 7815
    random: 7816
    random: 7817
    random: 7818
    random: 7819
    random: 7820
    random: 7821
    random: 7822
    random: 7823
    random: 7824
    random: 7825
    random: 7826
    random: 7827
    random: 7828
    random: 7829
    random: 7830
    random: 7831
    random: 7832
    random: 7833
    random: 7834
    random: 7835
    random: 7836
    random: 7837
    random: 7838
    random: 7839
    random: 7840
    random: 7841
    random: 7842
    random: 7843
    random: 7844
    random: 7845
    random: 7846
    random: 7847
    random: 7848
    random: 7849
    random: 7850
    random: 7851
    random: 7852
    random: 7853
    random: 7854
    random: 7855
    random: 7856
    random: 7857
    random: 7858
    random: 7859
    random: 7860
    random: 7861
    random: 7862
    random: 7863
    random: 7864
    random: 7865
    random: 7866
    random: 7867
    random: 7868
    random: 7869
    random: 7870
    random: 7871
    random: 7872
    random: 7873
    random: 7874
    random: 7875
    random: 7876
    random: 7877
    random: 7878
    random: 7879
    random: 7880
    random: 7881
    random: 7882
    random: 7883
    random: 7884
    random: 7885
    random: 7886
    random: 7887
    random: 7888
    random: 7889
    random: 7890
    random: 7891
    random: 7892
    random: 7893
    random: 7894
    random: 7895
    random: 7896
    random: 7897
    random: 7898
    random: 7899
    random: 7900
    random: 7901
    random: 7902
    random: 7903
    random: 7904
    random: 7905
    random: 7906
    random: 7907
    random: 7908
    random: 7909
    random: 7910
    random: 7911
    random: 7912
    random: 7913
    random: 7914
    random: 7915
    random: 7916
    random: 7917
    random: 7918
    random: 7919
    random: 7920
    random: 7921
    random: 7922
    random: 7923
    random: 7924
    random: 7925
    random: 7926
    random: 7927
    random: 7928
    random: 7929
    random: 7930
    random: 7931
    random: 7932
    random: 7933
    random: 7934
    random: 7935
    random: 7936
    random: 7937
    random: 7938
    random: 7939
    random: 7940
    random: 7941
    random: 7942
    random: 7943
    random: 7944
    random: 7945
    random: 7946
    random: 7947
    random: 7948
    random: 7949
    random: 7950
    random: 7951
    random: 7952
    random: 7953
    random: 7954
    random: 7955
    random: 7956
    random: 7957
    random: 7958
    random: 7959
    random: 7960
    random: 7961
    random: 7962
    random: 7963
    random: 7964
    random: 7965
    random: 7966
    random: 7967
    random: 7968
    random: 7969
    random: 7970
    random: 7971
    random: 7972
    random: 7973
    random: 7974
    random: 7975
    random: 7976
    random: 7977
    random: 7978
    random: 7979
    random: 7980
    random: 7981
    random: 7982
    random: 7983
    random: 7984
    random: 7985
    random: 7986
    random: 7987
    random: 7988
    random: 7989
    random: 7990
    random: 7991
    random: 7992
    random: 7993
    random: 7994
    random: 7995
    random: 7996
    random: 7997
    random: 7998
    random: 7999
    random: 8000
    random: 8001
    random: 8002
    random: 8003
    random: 8004
    random: 8005
    random: 8006
    random: 8007
    random: 8008
    random: 8009
    random: 8010
    random: 8011
    random: 8012
    random: 8013
    random: 8014
    random: 8015
    random: 8016
    random: 8017
    random: 8018
    random: 8019
    random: 8020
    random: 8021
    random: 8022
    random: 8023
    random: 8024
    random: 8025
    random: 8026
    random: 8027
    random: 8028
    random: 8029
    random: 8030
    random: 8031
    random: 8032
    random: 8033
    random: 8034
    random: 8035
    random: 8036
    random: 8037
    random: 8038
    random: 8039
    random: 8040
    random: 8041
    random: 8042
    random: 8043
    random: 8044
    random: 8045
    random: 8046
    random: 8047
    random: 8048
    random: 8049
    random: 8050
    random: 8051
    random: 8052
    random: 8053
    random: 8054
    random: 8055
    random: 8056
    random: 8057
    random: 8058
    random: 8059
    random: 8060
    random: 8061
    random: 8062
    random: 8063
    random: 8064
    random: 8065
    random: 8066
    random: 8067
    random: 8068
    random: 8069
    random: 8070
    random: 8071
    random: 8072
    random: 8073
    random: 8074
    random: 8075
    random: 8076
    random: 8077
    random: 8078
    random: 8079
    random: 8080
    random: 8081
    random: 8082
    random: 8083
    random: 8084
    random: 8085
    random: 8086
    random: 8087
    random: 8088
    random: 8089
    random: 8090
    random: 8091
    random: 8092
    random: 8093
    random: 8094
    random: 8095
    random: 8096
    random: 8097
    random: 8098
    random: 8099
    random: 8100
    random: 8101
    random: 8102
    random: 8103
    random: 8104
    random: 8105
    random: 8106
    random: 8107
    random: 8108
    random: 8109
    random: 8110
    random: 8111
    random: 8112
    random: 8113
    random: 8114
    random: 8115
    random: 8116
    random: 8117
    random: 8118
    random: 8119
    random: 8120
    random: 8121
    random: 8122
    random: 8123
    random: 8124
    random: 8125
    random: 8126
    random: 8127
    random: 8128
    random: 8129
    random: 8130
    random: 8131
    random: 8132
    random: 8133
    random: 8134
    random: 8135
    random: 8136
    random: 8137
    random: 8138
    random: 8139
    random: 8140
    random: 8141
    random: 8142
    random: 8143
    random: 8144
    random: 8145
    random: 8146
    random: 8147
    random: 8148
    random: 8149
    random: 8150
    random: 8151
    random: 8152
    random: 8153
    random: 8154
    random: 8155
    random: 8156
    random: 8157
    random: 8158
    random: 8159
    random: 8160
    random: 8161
    random: 8162
    random: 8163
    random: 8164
    random: 8165
    random: 8166
    random: 8167
    random: 8168
    random: 8169
    random: 8170
    random: 8171
    random: 8172
    random: 8173
    random: 8174
    random: 8175
    random: 8176
    random: 8177
    random: 8178
    random: 8179
    random: 8180
    random: 8181
    random: 8182
    random: 8183
    random: 8184
    random: 8185
    random: 8186
    random: 8187
    random: 8188
    random: 8189
    random: 8190
    random: 8191
    random: 8192
    random: 8193
    random: 8194
    random: 8195
    random: 8196
    random: 8197
    random: 8198
    random: 8199
    random: 8200
    random: 8201
    random: 8202
    random: 8203
    random: 8204
    random: 8205
    random: 8206
    random: 8207
    random: 8208
    random: 8209
    random: 8210
    random: 8211
    random: 8212
    random: 8213
    random: 8214
    random: 8215
    random: 8216
    random: 8217
    random: 8218
    random: 8219
    random: 8220
    random: 8221
    random: 8222
    random: 8223
    random: 8224
    random: 8225
    random: 8226
    random: 8227
    random: 8228
    random: 8229
    random: 8230
    random: 8231
    random: 8232
    random: 8233
    random: 8234
    random: 8235
    random: 8236
    random: 8237
    random: 8238
    random: 8239
    random: 8240
    random: 8241
    random: 8242
    random: 8243
    random: 8244
    random: 8245
    random: 8246
    random: 8247
    random: 8248
    random: 8249
    random: 8250
    random: 8251
    random: 8252
    random: 8253
    random: 8254
    random: 8255
    random: 8256
    random: 8257
    random: 8258
    random: 8259
    random: 8260
    random: 8261
    random: 8262
    random: 8263
    random: 8264
    random: 8265
    random: 8266
    random: 8267
    random: 8268
    random: 8269
    random: 8270
    random: 8271
    random: 8272
    random: 8273
    random: 8274
    random: 8275
    random: 8276
    random: 8277
    random: 8278
    random: 8279
    random: 8280
    random: 8281
    random: 8282
    random: 8283
    random: 8284
    random: 8285
    random: 8286
    random: 8287
    random: 8288
    random: 8289
    random: 8290
    random: 8291
    random: 8292
    random: 8293
    random: 8294
    random: 8295
    random: 8296
    random: 8297
    random: 8298
    random: 8299
    random: 8300
    random: 8301
    random: 8302
    random: 8303
    random: 8304
    random: 8305
    random: 8306
    random: 8307
    random: 8308
    random: 8309
    random: 8310
    random: 8311
    random: 8312
    random: 8313
    random: 8314
    random: 8315
    random: 8316
    random: 8317
    random: 8318
    random: 8319
    random: 8320
    random: 8321
    random: 8322
    random: 8323
    random: 8324
    random: 8325
    random: 8326
    random: 8327
    random: 8328
    random: 8329
    random: 8330
    random: 8331
    random: 8332
    random: 8333
    random: 8334
    random: 8335
    random: 8336
    random: 8337
    random: 8338
    random: 8339
    random: 8340
    random: 8341
    random: 8342
    random: 8343
    random: 8344
    random: 8345
    random: 8346
    random: 8347
    random: 8348
    random: 8349
    random: 8350
    random: 8351
    random: 8352
    random: 8353
    random: 8354
    random: 8355
    random: 8356
    random: 8357
    random: 8358
    random: 8359
    random: 8360
    random: 8361
    random: 8362
    random: 8363
    random: 8364
    random: 8365
    random: 8366
    random: 8367
    random: 8368
    random: 8369
    random: 8370
    random: 8371
    random: 8372
    random: 8373
    random: 8374
    random: 8375
    random: 8376
    random: 8377
    random: 8378
    random: 8379
    random: 8380
    random: 8381
    random: 8382
    random: 8383
    random: 8384
    random: 8385
    random: 8386
    random: 8387
    random: 8388
    random: 8389
    random: 8390
    random: 8391
    random: 8392
    random: 8393
    random: 8394
    random: 8395
    random: 8396
    random: 8397
    random: 8398
    random: 8399
    random: 8400
    random: 8401
    random: 8402
    random: 8403
    random: 8404
    random: 8405
    random: 8406
    random: 8407
    random: 8408
    random: 8409
    random: 8410
    random: 8411
    random: 8412
    random: 8413
    random: 8414
    random: 8415
    random: 8416
    random: 8417
    random: 8418
    random: 8419
    random: 8420
    random: 8421
    random: 8422
    random: 8423
    random: 8424
    random: 8425
    random: 8426
    random: 8427
    random: 8428
    random: 8429
    random: 8430
    random: 8431
    random: 8432
    random: 8433
    random: 8434
    random: 8435
    random: 8436
    random: 8437
    random: 8438
    random: 8439
    random: 8440
    random: 8441
    random: 8442
    random: 8443
    random: 8444
    random: 8445
    random: 8446
    random: 8447
    random: 8448
    random: 8449
    random: 8450
    random: 8451
    random: 8452
    random: 8453
    random: 8454
    random: 8455
    random: 8456
    random: 8457
    random: 8458
    random: 8459
    random: 8460
    random: 8461
    random: 8462
    random: 8463
    random: 8464
    random: 8465
    random: 8466
    random: 8467
    random: 8468
    random: 8469
    random: 8470
    random: 8471
    random: 8472
    random: 8473
    random: 8474
    random: 8475
    random: 8476
    random: 8477
    random: 8478
    random: 8479
    random: 8480
    random: 8481
    random: 8482
    random: 8483
    random: 8484
    random: 8485
    random: 8486
    random: 8487
    random: 8488
    random: 8489
    random: 8490
    random: 8491
    random: 8492
    random: 8493
    random: 8494
    random: 8495
    random: 8496
    random: 8497
    random: 8498
    random: 8499
    random: 8500
    random: 8501
    random: 8502
    random: 8503
    random: 8504
    random: 8505
    random: 8506
    random: 8507
    random: 8508
    random: 8509
    random: 8510
    random: 8511
    random: 8512
    random: 8513
    random: 8514
    random: 8515
    random: 8516
    random: 8517
    random: 8518
    random: 8519
    random: 8520
    random: 8521
    random: 8522
    random: 8523
    random: 8524
    random: 8525
    random: 8526
    random: 8527
    random: 8528
    random: 8529
    random: 8530
    random: 8531
    random: 8532
    random: 8533
    random: 8534
    random: 8535
    random: 8536
    random: 8537
    random: 8538
    random: 8539
    random: 8540
    random: 8541
    random: 8542
    random: 8543
    random: 8544
    random: 8545
    random: 8546
    random: 8547
    random: 8548
    random: 8549
    random: 8550
    random: 8551
    random: 8552
    random: 8553
    random: 8554
    random: 8555
    random: 8556
    random: 8557
    random: 8558
    random: 8559
    random: 8560
    random: 8561
    random: 8562
    random: 8563
    random: 8564
    random: 8565
    random: 8566
    random: 8567
    random: 8568
    random: 8569
    random: 8570
    random: 8571
    random: 8572
    random: 8573
    random: 8574
    random: 8575
    random: 8576
    random: 8577
    random: 8578
    random: 8579
    random: 8580
    random: 8581
    random: 8582
    random: 8583
    random: 8584
    random: 8585
    random: 8586
    random: 8587
    random: 8588
    random: 8589
    random: 8590
    random: 8591
    random: 8592
    random: 8593
    random: 8594
    random: 8595
    random: 8596
    random: 8597
    random: 8598
    random: 8599
    random: 8600
    random: 8601
    random: 8602
    random: 8603
    random: 8604
    random: 8605
    random: 8606
    random: 8607
    random: 8608
    random: 8609
    random: 8610
    random: 8611
    random: 8612
    random: 8613
    random: 8614
    random: 8615
    random: 8616
    random: 8617
    random: 8618
    random: 8619
    random: 8620
    random: 8621
    random: 8622
    random: 8623
    random: 8624
    random: 8625
    random: 8626
    random: 8627
    random: 8628
    random: 8629
    random: 8630
    random: 8631
    random: 8632
    random: 8633
    random: 8634
    random: 8635
    random: 8636
    random: 8637
    random: 8638
    random: 8639
    random: 8640
    random: 8641
    random: 8642
    random: 8643
    random: 8644
    random: 8645
    random: 8646
    random: 8647
    random: 8648
    random: 8649
    random: 8650
    random: 8651
    random: 8652
    random: 8653
    random: 8654
    random: 8655
    random: 8656
    random: 8657
    random: 8658
    random: 8659
    random: 8660
    random: 8661
    random: 8662
    random: 8663
    random: 8664
    random: 8665
    random: 8666
    random: 8667
    random: 8668
    random: 8669
    random: 8670
    random: 8671
    random: 8672
    random: 8673
    random: 8674
    random: 8675
    random: 8676
    random: 8677
    random: 8678
    random: 8679
    random: 8680
    random: 8681
    random: 8682
    random: 8683
    random: 8684
    random: 8685
    random: 8686
    random: 8687
    random: 8688
    random: 8689
    random: 8690
    random: 8691
    random: 8692
    random: 8693
    random: 8694
    random: 8695
    random: 8696
    random: 8697
    random: 8698
    random: 8699
    random: 8700
    random: 8701
    random: 8702
    random: 8703
    random: 8704
    random: 8705
    random: 8706
    random: 8707
    random: 8708
    random: 8709
    random: 8710
    random: 8711
    random: 8712
    random: 8713
    random: 8714
    random: 8715
    random: 8716
    random: 8717
    random: 8718
    random: 8719
    random: 8720
    random: 8721
    random: 8722
    random: 8723
    random: 8724
    random: 8725
    random: 8726
    random: 8727
    random: 8728
    random: 8729
    random: 8730
    random: 8731
    random: 8732
    random: 8733
    random: 8734
    random: 8735
    random: 8736
    random: 8737
    random: 8738
    random: 8739
    random: 8740
    random: 8741
    random: 8742
    random: 8743
    random: 8744
    random: 8745
    random: 8746
    random: 8747
    random: 8748
    random: 8749
    random: 8750
    random: 8751
    random: 8752
    random: 8753
    random: 8754
    random: 8755
    random: 8756
    random: 8757
    random: 8758
    random: 8759
    random: 8760
    random: 8761
    random: 8762
    random: 8763
    random: 8764
    random: 8765
    random: 8766
    random: 8767
    random: 8768
    random: 8769
    random: 8770
    random: 8771
    random: 8772
    random: 8773
    random: 8774
    random: 8775
    random: 8776
    random: 8777
    random: 8778
    random: 8779
    random: 8780
    random: 8781
    random: 8782
    random: 8783
    random: 8784
    random: 8785
    random: 8786
    random: 8787
    random: 8788
    random: 8789
    random: 8790
    random: 8791
    random: 8792
    random: 8793
    random: 8794
    random: 8795
    random: 8796
    random: 8797
    random: 8798
    random: 8799
    random: 8800
    random: 8801
    random: 8802
    random: 8803
    random: 8804
    random: 8805
    random: 8806
    random: 8807
    random: 8808
    random: 8809
    random: 8810
    random: 8811
    random: 8812
    random: 8813
    random: 8814
    random: 8815
    random: 8816
    random: 8817
    random: 8818
    random: 8819
    random: 8820
    random: 8821
    random: 8822
    random: 8823
    random: 8824
    random: 8825
    random: 8826
    random: 8827
    random: 8828
    random: 8829
    random: 8830
    random: 8831
    random: 8832
    random: 8833
    random: 8834
    random: 8835
    random: 8836
    random: 8837
    random: 8838
    random: 8839
    random: 8840
    random: 8841
    random: 8842
    random: 8843
    random: 8844
    random: 8845
    random: 8846
    random: 8847
    UnitTest: MtrrGetAllMtrrs - Test MtrrGetAllMtrrs
    Log Output Start
    [INFO]        Detected expected ASSERT: /home/xephyr/Documents/edk2/UefiCpuPkg/Library/MtrrLib/MtrrLib.c(158): MtrrCap.Bits.VCNT <= (sizeof (((MTRR_VARIABLE_SETTINGS *) 0)->Mtrr) / sizeof ((((MTRR_VARIABLE_SETTINGS *) 0)->Mtrr)[0]))
    [INFO]        [ASSERT PASS] /home/xephyr/Documents/edk2/UefiCpuPkg/Library/MtrrLib/UnitTest/MtrrLibUnitTest.c:677: UT_EXPECT_ASSERT_FAILURE(MtrrGetAllMtrrs (&Mtrrs)) detected expected assert
    Log Output End
    random: 8848
    random: 8849
    random: 8850
    random: 8851
    random: 8852
    random: 8853
    random: 8854
    random: 8855
    random: 8856
    random: 8857
    random: 8858
    random: 8859
    random: 8860
    random: 8861
    random: 8862
    random: 8863
    random: 8864
    random: 8865
    random: 8866
    random: 8867
    random: 8868
    random: 8869
    random: 8870
    random: 8871
    random: 8872
    random: 8873
    random: 8874
    random: 8875
    random: 8876
    random: 8877
    random: 8878
    random: 8879
    random: 8880
    random: 8881
    random: 8882
    random: 8883
    random: 8884
    random: 8885
    random: 8886
    random: 8887
    random: 8888
    random: 8889
    random: 8890
    random: 8891
    random: 8892
    random: 8893
    random: 8894
    random: 8895
    random: 8896
    random: 8897
    random: 8898
    random: 8899
    random: 8900
    random: 8901
    random: 8902
    random: 8903
    random: 8904
    random: 8905
    random: 8906
    random: 8907
    random: 8908
    random: 8909
    random: 8910
    random: 8911
    random: 8912
    random: 8913
    random: 8914
    random: 8915
    random: 8916
    random: 8917
    random: 8918
    random: 8919
    random: 8920
    random: 8921
    random: 8922
    random: 8923
    random: 8924
    random: 8925
    random: 8926
    random: 8927
    random: 8928
    random: 8929
    random: 8930
    random: 8931
    random: 8932
    random: 8933
    random: 8934
    random: 8935
    random: 8936
    random: 8937
    random: 8938
    random: 8939
    random: 8940
    random: 8941
    random: 8942
    random: 8943
    random: 8944
    random: 8945
    random: 8946
    random: 8947
    UnitTest: MtrrGetMemoryAttributeInVariableMtrr - Test MtrrGetMemoryAttributeInVariableMtrr
    Log Output Start
    [INFO]        Detected expected ASSERT: /home/xephyr/Documents/edk2/UefiCpuPkg/Library/MtrrLib/MtrrLib.c(158): MtrrCap.Bits.VCNT <= (sizeof (((MTRR_VARIABLE_SETTINGS *) 0)->Mtrr) / sizeof ((((MTRR_VARIABLE_SETTINGS *) 0)->Mtrr)[0]))
    [INFO]        [ASSERT PASS] /home/xephyr/Documents/edk2/UefiCpuPkg/Library/MtrrLib/UnitTest/MtrrLibUnitTest.c:800: UT_EXPECT_ASSERT_FAILURE(MtrrGetMemoryAttributeInVariableMtrr (ValidMtrrBitsMask, ValidMtrrAddressMask, VariableMtrr)) detected expected assert
    Log Output End
    random: 8948
    random: 8949
    random: 8950
    random: 8951
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000000BE700, 000000000030697A)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000000BE700, 000000000030697A)
    Result = Unsupported
    random: 8952
    random: 8953
    random: 8954
    random: 8955
    random: 8956
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    Log Output End
    random: 8957
    random: 8958
    random: 8959
    random: 8960
    random: 8961
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    Log Output End
    random: 8962
    random: 8963
    random: 8964
    random: 8965
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000037FD00, 00000000005CD660)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [000000000037FD00, 00000000005CD660)
    Result = Unsupported
    random: 8966
    random: 8967
    random: 8968
    random: 8969
    random: 8970
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    Log Output End
    random: 8971
    random: 8972
    random: 8973
    random: 8974
    random: 8975
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    Log Output End
    random: 8976
    random: 8977
    random: 8978
    random: 8979
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000002BF100, 000000000032F17C)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000002BF100, 000000000032F17C)
    Result = Unsupported
    random: 8980
    random: 8981
    random: 8982
    random: 8983
    random: 8984
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    Log Output End
    random: 8985
    random: 8986
    random: 8987
    random: 8988
    random: 8989
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    Log Output End
    random: 8990
    random: 8991
    random: 8992
    random: 8993
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000056B00, 0000000000098980)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000000056B00, 0000000000098980)
    Result = Unsupported
    random: 8994
    random: 8995
    random: 8996
    random: 8997
    random: 8998
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    Log Output End
    random: 8999
    random: 9000
    random: 9001
    random: 9002
    random: 9003
    random: 9004
    random: 9005
    random: 9006
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    Log Output End
    random: 9007
    random: 9008
    random: 9009
    random: 9010
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000002FCF80, 0000000000506EE8)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000002FCF80, 0000000000506EE8)
    Result = Unsupported
    random: 9011
    random: 9012
    random: 9013
    random: 9014
    random: 9015
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    Log Output End
    random: 9016
    random: 9017
    random: 9018
    random: 9019
    random: 9020
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    Log Output End
    random: 9021
    random: 9022
    random: 9023
    random: 9024
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000025D180, 00000000003A9574)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [000000000025D180, 00000000003A9574)
    Result = Unsupported
    random: 9025
    random: 9026
    random: 9027
    random: 9028
    random: 9029
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    Log Output End
    random: 9030
    random: 9031
    random: 9032
    random: 9033
    random: 9034
    random: 9035
    random: 9036
    random: 9037
    random: 9038
    random: 9039
    random: 9040
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    Log Output End
    random: 9041
    random: 9042
    random: 9043
    random: 9044
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000000BCE00, 000000000019A9FE)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000000BCE00, 000000000019A9FE)
    Result = Unsupported
    random: 9045
    random: 9046
    random: 9047
    random: 9048
    random: 9049
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    Log Output End
    random: 9050
    random: 9051
    random: 9052
    random: 9053
    random: 9054
    random: 9055
    random: 9056
    random: 9057
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    Log Output End
    random: 9058
    random: 9059
    random: 9060
    random: 9061
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000001D4700, 00000000004DA66A)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000001D4700, 00000000004DA66A)
    Result = Unsupported
    random: 9062
    random: 9063
    random: 9064
    random: 9065
    random: 9066
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    Log Output End
    random: 9067
    random: 9068
    random: 9069
    random: 9070
    random: 9071
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    Log Output End
    random: 9072
    random: 9073
    random: 9074
    random: 9075
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000000DBA80, 000000000018C3FE)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000000DBA80, 000000000018C3FE)
    Result = Unsupported
    random: 9076
    random: 9077
    random: 9078
    random: 9079
    random: 9080
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    Log Output End
    random: 9081
    random: 9082
    random: 9083
    random: 9084
    random: 9085
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    Log Output End
    random: 9086
    random: 9087
    random: 9088
    random: 9089
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000001EF500, 000000000024CC7E)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000001EF500, 000000000024CC7E)
    Result = Unsupported
    random: 9090
    random: 9091
    random: 9092
    random: 9093
    random: 9094
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    Log Output End
    random: 9095
    random: 9096
    random: 9097
    random: 9098
    random: 9099
    random: 9100
    random: 9101
    random: 9102
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000004000000000, UC },
    Log Output End
    random: 9103
    random: 9104
    random: 9105
    random: 9106
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000000B3800, 00000000001506FF)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000000B3800, 00000000001506FF)
    Result = Unsupported
    random: 9107
    random: 9108
    random: 9109
    random: 9110
    random: 9111
    random: 9112
    random: 9113
    random: 9114
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000000000, 00000000002D9000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000002D9000, 00000000002DA000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000002D9000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000002D8FFF
    UC:00000000002D9000-00000000002D9FFF
    WB:00000000002DA000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [00000000002DA000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000002D9000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000002D8FFF
    UC:00000000002D9000-00000000002D9FFF
    WB:00000000002DA000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000000000, 00000000002D9000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000002D9000, 00000000002DA000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000002D9000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000002D8FFF
    UC:00000000002D9000-00000000002D9FFF
    WB:00000000002DA000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [00000000002DA000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000002D9000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000002D8FFF
    UC:00000000002D9000-00000000002D9FFF
    WB:00000000002DA000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000002D9000, WB },
    [INFO]        	{ 0x00000000002D9000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000002DA000, 0x0000003FFFD26000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000002D9000, WB },
    [INFO]        	{ 0x00000000002D9000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000002DA000, 0x0000003FFFD26000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000002D9000, WB },
    [INFO]        	{ 0x00000000002D9000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000002DA000, 0x0000003FFFD26000, WB },
    Log Output End
    random: 9115
    random: 9116
    random: 9117
    random: 9118
    random: 9119
    random: 9120
    random: 9121
    random: 9122
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WB: [0000000000000000, 00000000002EA000)
    UC: [00000000002EA000, 00000000002EB000)
    WB: [00000000002EB000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000002EA000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000002E9FFF
    UC:00000000002EA000-00000000002EAFFF
    WB:00000000002EB000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WB: [0000000000000000, 00000000002EA000)
    UC: [00000000002EA000, 00000000002EB000)
    WB: [00000000002EB000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000002EA000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000002E9FFF
    UC:00000000002EA000-00000000002EAFFF
    WB:00000000002EB000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000002EA000, WB },
    [INFO]        	{ 0x00000000002EA000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000002EB000, 0x0000003FFFD15000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000002EA000, WB },
    [INFO]        	{ 0x00000000002EA000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000002EB000, 0x0000003FFFD15000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000002EA000, WB },
    [INFO]        	{ 0x00000000002EA000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000002EB000, 0x0000003FFFD15000, WB },
    Log Output End
    random: 9123
    random: 9124
    random: 9125
    random: 9126
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000002C0E80, 0000000000395C77)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000002C0E80, 0000000000395C77)
    Result = Unsupported
    random: 9127
    random: 9128
    random: 9129
    random: 9130
    random: 9131
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000000000, 000000000038B000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [000000000038B000, 000000000038C000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=000000000038B000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000000038AFFF
    UC:000000000038B000-000000000038BFFF
    WB:000000000038C000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [000000000038C000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=000000000038B000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000000038AFFF
    UC:000000000038B000-000000000038BFFF
    WB:000000000038C000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000000000, 000000000038B000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000038B000, 000000000038C000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=000000000038B000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000000038AFFF
    UC:000000000038B000-000000000038BFFF
    WB:000000000038C000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [000000000038C000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=000000000038B000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000000038AFFF
    UC:000000000038B000-000000000038BFFF
    WB:000000000038C000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000038B000, WB },
    [INFO]        	{ 0x000000000038B000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000038C000, 0x0000003FFFC74000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000038B000, WB },
    [INFO]        	{ 0x000000000038B000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000038C000, 0x0000003FFFC74000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000038B000, WB },
    [INFO]        	{ 0x000000000038B000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000038C000, 0x0000003FFFC74000, WB },
    Log Output End
    random: 9132
    random: 9133
    random: 9134
    random: 9135
    random: 9136
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WB: [0000000000000000, 00000000003B4000)
    UC: [00000000003B4000, 00000000003B5000)
    WB: [00000000003B5000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000003B4000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000003B3FFF
    UC:00000000003B4000-00000000003B4FFF
    WB:00000000003B5000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WB: [0000000000000000, 00000000003B4000)
    UC: [00000000003B4000, 00000000003B5000)
    WB: [00000000003B5000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000003B4000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000003B3FFF
    UC:00000000003B4000-00000000003B4FFF
    WB:00000000003B5000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003B4000, WB },
    [INFO]        	{ 0x00000000003B4000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003B5000, 0x0000003FFFC4B000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003B4000, WB },
    [INFO]        	{ 0x00000000003B4000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003B5000, 0x0000003FFFC4B000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003B4000, WB },
    [INFO]        	{ 0x00000000003B4000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003B5000, 0x0000003FFFC4B000, WB },
    Log Output End
    random: 9137
    random: 9138
    random: 9139
    random: 9140
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000008BD00, 00000000000E5B80)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [000000000008BD00, 00000000000E5B80)
    Result = Unsupported
    random: 9141
    random: 9142
    random: 9143
    random: 9144
    random: 9145
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000000000, 0000000000361000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000361000, 0000000000362000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000000361000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000000360FFF
    UC:0000000000361000-0000000000361FFF
    WB:0000000000362000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000362000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000000361000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000000360FFF
    UC:0000000000361000-0000000000361FFF
    WB:0000000000362000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000000000, 0000000000361000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000361000, 0000000000362000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000000361000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000000360FFF
    UC:0000000000361000-0000000000361FFF
    WB:0000000000362000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000362000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000000361000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000000360FFF
    UC:0000000000361000-0000000000361FFF
    WB:0000000000362000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000361000, WB },
    [INFO]        	{ 0x0000000000361000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000362000, 0x0000003FFFC9E000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000361000, WB },
    [INFO]        	{ 0x0000000000361000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000362000, 0x0000003FFFC9E000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000361000, WB },
    [INFO]        	{ 0x0000000000361000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000362000, 0x0000003FFFC9E000, WB },
    Log Output End
    random: 9146
    random: 9147
    random: 9148
    random: 9149
    random: 9150
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WB: [0000000000000000, 00000000003BC000)
    UC: [00000000003BC000, 00000000003BD000)
    WB: [00000000003BD000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000003BC000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000003BBFFF
    UC:00000000003BC000-00000000003BCFFF
    WB:00000000003BD000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WB: [0000000000000000, 00000000003BC000)
    UC: [00000000003BC000, 00000000003BD000)
    WB: [00000000003BD000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000003BC000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000003BBFFF
    UC:00000000003BC000-00000000003BCFFF
    WB:00000000003BD000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003BC000, WB },
    [INFO]        	{ 0x00000000003BC000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003BD000, 0x0000003FFFC43000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003BC000, WB },
    [INFO]        	{ 0x00000000003BC000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003BD000, 0x0000003FFFC43000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003BC000, WB },
    [INFO]        	{ 0x00000000003BC000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003BD000, 0x0000003FFFC43000, WB },
    Log Output End
    random: 9151
    random: 9152
    random: 9153
    random: 9154
    random: 9155
    random: 9156
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000022F800, 000000000054DDE5)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [000000000022F800, 000000000054DDE5)
    Result = Unsupported
    random: 9157
    random: 9158
    random: 9159
    random: 9160
    random: 9161
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000000000, 00000000003F0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000003F0000, 00000000003F1000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000003F0000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000003EFFFF
    UC:00000000003F0000-00000000003F0FFF
    WB:00000000003F1000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [00000000003F1000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000003F0000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000003EFFFF
    UC:00000000003F0000-00000000003F0FFF
    WB:00000000003F1000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000000000, 00000000003F0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000003F0000, 00000000003F1000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000003F0000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000003EFFFF
    UC:00000000003F0000-00000000003F0FFF
    WB:00000000003F1000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [00000000003F1000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000003F0000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000003EFFFF
    UC:00000000003F0000-00000000003F0FFF
    WB:00000000003F1000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003F0000, WB },
    [INFO]        	{ 0x00000000003F0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003F1000, 0x0000003FFFC0F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003F0000, WB },
    [INFO]        	{ 0x00000000003F0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003F1000, 0x0000003FFFC0F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003F0000, WB },
    [INFO]        	{ 0x00000000003F0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003F1000, 0x0000003FFFC0F000, WB },
    Log Output End
    random: 9162
    random: 9163
    random: 9164
    random: 9165
    random: 9166
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WB: [0000000000000000, 00000000003EB000)
    UC: [00000000003EB000, 00000000003EC000)
    WB: [00000000003EC000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000003EB000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000003EAFFF
    UC:00000000003EB000-00000000003EBFFF
    WB:00000000003EC000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WB: [0000000000000000, 00000000003EB000)
    UC: [00000000003EB000, 00000000003EC000)
    WB: [00000000003EC000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000003EB000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000003EAFFF
    UC:00000000003EB000-00000000003EBFFF
    WB:00000000003EC000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003EB000, WB },
    [INFO]        	{ 0x00000000003EB000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003EC000, 0x0000003FFFC14000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003EB000, WB },
    [INFO]        	{ 0x00000000003EB000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003EC000, 0x0000003FFFC14000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003EB000, WB },
    [INFO]        	{ 0x00000000003EB000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003EC000, 0x0000003FFFC14000, WB },
    Log Output End
    random: 9167
    random: 9168
    random: 9169
    random: 9170
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000039C980, 00000000003EF47C)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [000000000039C980, 00000000003EF47C)
    Result = Unsupported
    random: 9171
    random: 9172
    random: 9173
    random: 9174
    random: 9175
    random: 9176
    random: 9177
    random: 9178
    random: 9179
    random: 9180
    random: 9181
    random: 9182
    random: 9183
    random: 9184
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000000000, 0000000000221000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000221000, 0000000000222000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000000221000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000000220FFF
    UC:0000000000221000-0000000000221FFF
    WB:0000000000222000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000222000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000000221000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000000220FFF
    UC:0000000000221000-0000000000221FFF
    WB:0000000000222000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000000000, 0000000000221000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000221000, 0000000000222000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000000221000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000000220FFF
    UC:0000000000221000-0000000000221FFF
    WB:0000000000222000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000222000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000000221000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000000220FFF
    UC:0000000000221000-0000000000221FFF
    WB:0000000000222000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000221000, WB },
    [INFO]        	{ 0x0000000000221000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000222000, 0x0000003FFFDDE000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000221000, WB },
    [INFO]        	{ 0x0000000000221000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000222000, 0x0000003FFFDDE000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000221000, WB },
    [INFO]        	{ 0x0000000000221000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000222000, 0x0000003FFFDDE000, WB },
    Log Output End
    random: 9185
    random: 9186
    random: 9187
    random: 9188
    random: 9189
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WB: [0000000000000000, 00000000001E8000)
    UC: [00000000001E8000, 00000000001E9000)
    WB: [00000000001E9000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000001E8000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000001E7FFF
    UC:00000000001E8000-00000000001E8FFF
    WB:00000000001E9000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WB: [0000000000000000, 00000000001E8000)
    UC: [00000000001E8000, 00000000001E9000)
    WB: [00000000001E9000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000001E8000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000001E7FFF
    UC:00000000001E8000-00000000001E8FFF
    WB:00000000001E9000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000001E8000, WB },
    [INFO]        	{ 0x00000000001E8000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000001E9000, 0x0000003FFFE17000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000001E8000, WB },
    [INFO]        	{ 0x00000000001E8000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000001E9000, 0x0000003FFFE17000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000001E8000, WB },
    [INFO]        	{ 0x00000000001E8000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000001E9000, 0x0000003FFFE17000, WB },
    Log Output End
    random: 9190
    random: 9191
    random: 9192
    random: 9193
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000000B5300, 00000000002FB4FA)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000000B5300, 00000000002FB4FA)
    Result = Unsupported
    random: 9194
    random: 9195
    random: 9196
    random: 9197
    random: 9198
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000000000, 00000000001D4000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000001D4000, 00000000001D5000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000001D4000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000001D3FFF
    UC:00000000001D4000-00000000001D4FFF
    WB:00000000001D5000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [00000000001D5000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000001D4000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000001D3FFF
    UC:00000000001D4000-00000000001D4FFF
    WB:00000000001D5000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000000000, 00000000001D4000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000001D4000, 00000000001D5000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000001D4000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000001D3FFF
    UC:00000000001D4000-00000000001D4FFF
    WB:00000000001D5000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [00000000001D5000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000001D4000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000001D3FFF
    UC:00000000001D4000-00000000001D4FFF
    WB:00000000001D5000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000001D4000, WB },
    [INFO]        	{ 0x00000000001D4000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000001D5000, 0x0000003FFFE2B000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000001D4000, WB },
    [INFO]        	{ 0x00000000001D4000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000001D5000, 0x0000003FFFE2B000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000001D4000, WB },
    [INFO]        	{ 0x00000000001D4000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000001D5000, 0x0000003FFFE2B000, WB },
    Log Output End
    random: 9199
    random: 9200
    random: 9201
    random: 9202
    random: 9203
    random: 9204
    random: 9205
    random: 9206
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WB: [0000000000000000, 00000000002D5000)
    UC: [00000000002D5000, 00000000002D6000)
    WB: [00000000002D6000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000002D5000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000002D4FFF
    UC:00000000002D5000-00000000002D5FFF
    WB:00000000002D6000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WB: [0000000000000000, 00000000002D5000)
    UC: [00000000002D5000, 00000000002D6000)
    WB: [00000000002D6000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000002D5000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000002D4FFF
    UC:00000000002D5000-00000000002D5FFF
    WB:00000000002D6000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000002D5000, WB },
    [INFO]        	{ 0x00000000002D5000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000002D6000, 0x0000003FFFD2A000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000002D5000, WB },
    [INFO]        	{ 0x00000000002D5000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000002D6000, 0x0000003FFFD2A000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000002D5000, WB },
    [INFO]        	{ 0x00000000002D5000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000002D6000, 0x0000003FFFD2A000, WB },
    Log Output End
    random: 9207
    random: 9208
    random: 9209
    random: 9210
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000083080, 0000000000310C7B)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000000083080, 0000000000310C7B)
    Result = Unsupported
    random: 9211
    random: 9212
    random: 9213
    random: 9214
    random: 9215
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000000000, 00000000003D0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000003D0000, 00000000003D1000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000003D0000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000003CFFFF
    UC:00000000003D0000-00000000003D0FFF
    WB:00000000003D1000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [00000000003D1000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000003D0000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000003CFFFF
    UC:00000000003D0000-00000000003D0FFF
    WB:00000000003D1000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000000000, 00000000003D0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000003D0000, 00000000003D1000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000003D0000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000003CFFFF
    UC:00000000003D0000-00000000003D0FFF
    WB:00000000003D1000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [00000000003D1000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000003D0000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000003CFFFF
    UC:00000000003D0000-00000000003D0FFF
    WB:00000000003D1000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003D0000, WB },
    [INFO]        	{ 0x00000000003D0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003D1000, 0x0000003FFFC2F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003D0000, WB },
    [INFO]        	{ 0x00000000003D0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003D1000, 0x0000003FFFC2F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003D0000, WB },
    [INFO]        	{ 0x00000000003D0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003D1000, 0x0000003FFFC2F000, WB },
    Log Output End
    random: 9216
    random: 9217
    random: 9218
    random: 9219
    random: 9220
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WB: [0000000000000000, 0000000000246000)
    UC: [0000000000246000, 0000000000247000)
    WB: [0000000000247000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000000246000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000000245FFF
    UC:0000000000246000-0000000000246FFF
    WB:0000000000247000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WB: [0000000000000000, 0000000000246000)
    UC: [0000000000246000, 0000000000247000)
    WB: [0000000000247000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000000246000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000000245FFF
    UC:0000000000246000-0000000000246FFF
    WB:0000000000247000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000246000, WB },
    [INFO]        	{ 0x0000000000246000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000247000, 0x0000003FFFDB9000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000246000, WB },
    [INFO]        	{ 0x0000000000246000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000247000, 0x0000003FFFDB9000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000246000, WB },
    [INFO]        	{ 0x0000000000246000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000247000, 0x0000003FFFDB9000, WB },
    Log Output End
    random: 9221
    random: 9222
    random: 9223
    random: 9224
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000003F7400, 00000000006CA3D4)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000003F7400, 00000000006CA3D4)
    Result = Unsupported
    random: 9225
    random: 9226
    random: 9227
    random: 9228
    random: 9229
    random: 9230
    random: 9231
    random: 9232
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000000000, 000000000015B000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [000000000015B000, 000000000015C000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=000000000015B000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000000015AFFF
    UC:000000000015B000-000000000015BFFF
    WB:000000000015C000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [000000000015C000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=000000000015B000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000000015AFFF
    UC:000000000015B000-000000000015BFFF
    WB:000000000015C000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000000000, 000000000015B000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000015B000, 000000000015C000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=000000000015B000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000000015AFFF
    UC:000000000015B000-000000000015BFFF
    WB:000000000015C000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [000000000015C000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=000000000015B000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000000015AFFF
    UC:000000000015B000-000000000015BFFF
    WB:000000000015C000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000015B000, WB },
    [INFO]        	{ 0x000000000015B000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000015C000, 0x0000003FFFEA4000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000015B000, WB },
    [INFO]        	{ 0x000000000015B000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000015C000, 0x0000003FFFEA4000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000015B000, WB },
    [INFO]        	{ 0x000000000015B000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000015C000, 0x0000003FFFEA4000, WB },
    Log Output End
    random: 9233
    random: 9234
    random: 9235
    random: 9236
    random: 9237
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WB: [0000000000000000, 0000000000159000)
    UC: [0000000000159000, 000000000015A000)
    WB: [000000000015A000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000000159000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000000158FFF
    UC:0000000000159000-0000000000159FFF
    WB:000000000015A000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WB: [0000000000000000, 0000000000159000)
    UC: [0000000000159000, 000000000015A000)
    WB: [000000000015A000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000000159000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000000158FFF
    UC:0000000000159000-0000000000159FFF
    WB:000000000015A000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000159000, WB },
    [INFO]        	{ 0x0000000000159000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000015A000, 0x0000003FFFEA6000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000159000, WB },
    [INFO]        	{ 0x0000000000159000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000015A000, 0x0000003FFFEA6000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000159000, WB },
    [INFO]        	{ 0x0000000000159000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000015A000, 0x0000003FFFEA6000, WB },
    Log Output End
    random: 9238
    random: 9239
    random: 9240
    random: 9241
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000003C0080, 000000000078CE47)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000003C0080, 000000000078CE47)
    Result = Unsupported
    random: 9242
    random: 9243
    random: 9244
    random: 9245
    random: 9246
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000000000, 0000000000202000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000202000, 0000000000203000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000000202000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000000201FFF
    UC:0000000000202000-0000000000202FFF
    WB:0000000000203000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000203000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000000202000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000000201FFF
    UC:0000000000202000-0000000000202FFF
    WB:0000000000203000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000000000, 0000000000202000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000202000, 0000000000203000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000000202000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000000201FFF
    UC:0000000000202000-0000000000202FFF
    WB:0000000000203000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000203000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000000202000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000000201FFF
    UC:0000000000202000-0000000000202FFF
    WB:0000000000203000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000202000, WB },
    [INFO]        	{ 0x0000000000202000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000203000, 0x0000003FFFDFD000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000202000, WB },
    [INFO]        	{ 0x0000000000202000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000203000, 0x0000003FFFDFD000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000202000, WB },
    [INFO]        	{ 0x0000000000202000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000203000, 0x0000003FFFDFD000, WB },
    Log Output End
    random: 9247
    random: 9248
    random: 9249
    random: 9250
    random: 9251
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WB: [0000000000000000, 00000000003E1000)
    UC: [00000000003E1000, 00000000003E2000)
    WB: [00000000003E2000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000003E1000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000003E0FFF
    UC:00000000003E1000-00000000003E1FFF
    WB:00000000003E2000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WB: [0000000000000000, 00000000003E1000)
    UC: [00000000003E1000, 00000000003E2000)
    WB: [00000000003E2000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000003E1000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000003E0FFF
    UC:00000000003E1000-00000000003E1FFF
    WB:00000000003E2000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003E1000, WB },
    [INFO]        	{ 0x00000000003E1000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003E2000, 0x0000003FFFC1E000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003E1000, WB },
    [INFO]        	{ 0x00000000003E1000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003E2000, 0x0000003FFFC1E000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003E1000, WB },
    [INFO]        	{ 0x00000000003E1000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003E2000, 0x0000003FFFC1E000, WB },
    Log Output End
    random: 9252
    random: 9253
    random: 9254
    random: 9255
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000001D6480, 0000000000532CE8)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000001D6480, 0000000000532CE8)
    Result = Unsupported
    random: 9256
    random: 9257
    random: 9258
    random: 9259
    random: 9260
    random: 9261
    random: 9262
    random: 9263
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000000000, 000000000023F000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [000000000023F000, 0000000000240000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=000000000023F000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000000023EFFF
    UC:000000000023F000-000000000023FFFF
    WB:0000000000240000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000240000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=000000000023F000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000000023EFFF
    UC:000000000023F000-000000000023FFFF
    WB:0000000000240000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000000000, 000000000023F000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000023F000, 0000000000240000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=000000000023F000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000000023EFFF
    UC:000000000023F000-000000000023FFFF
    WB:0000000000240000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000240000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=000000000023F000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000000023EFFF
    UC:000000000023F000-000000000023FFFF
    WB:0000000000240000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000023F000, WB },
    [INFO]        	{ 0x000000000023F000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000240000, 0x0000003FFFDC0000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000023F000, WB },
    [INFO]        	{ 0x000000000023F000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000240000, 0x0000003FFFDC0000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000023F000, WB },
    [INFO]        	{ 0x000000000023F000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000240000, 0x0000003FFFDC0000, WB },
    Log Output End
    random: 9264
    random: 9265
    random: 9266
    random: 9267
    random: 9268
    random: 9269
    random: 9270
    random: 9271
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WB: [0000000000000000, 0000000000360000)
    UC: [0000000000360000, 0000000000361000)
    WB: [0000000000361000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000000360000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000000035FFFF
    UC:0000000000360000-0000000000360FFF
    WB:0000000000361000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WB: [0000000000000000, 0000000000360000)
    UC: [0000000000360000, 0000000000361000)
    WB: [0000000000361000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000000360000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000000035FFFF
    UC:0000000000360000-0000000000360FFF
    WB:0000000000361000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000360000, WB },
    [INFO]        	{ 0x0000000000360000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000361000, 0x0000003FFFC9F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000360000, WB },
    [INFO]        	{ 0x0000000000360000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000361000, 0x0000003FFFC9F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000360000, WB },
    [INFO]        	{ 0x0000000000360000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000361000, 0x0000003FFFC9F000, WB },
    Log Output End
    random: 9272
    random: 9273
    random: 9274
    random: 9275
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000097880, 00000000001476FF)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000000097880, 00000000001476FF)
    Result = Unsupported
    random: 9276
    random: 9277
    random: 9278
    random: 9279
    random: 9280
    random: 9281
    random: 9282
    random: 9283
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000000000, 000000000038D000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [000000000038D000, 000000000038E000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=000000000038D000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000000038CFFF
    UC:000000000038D000-000000000038DFFF
    WT:000000000038E000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [000000000038E000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=000000000038D000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000000038CFFF
    UC:000000000038D000-000000000038DFFF
    WT:000000000038E000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000000000, 000000000038D000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000038D000, 000000000038E000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=000000000038D000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000000038CFFF
    UC:000000000038D000-000000000038DFFF
    WT:000000000038E000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [000000000038E000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=000000000038D000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000000038CFFF
    UC:000000000038D000-000000000038DFFF
    WT:000000000038E000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000038D000, WT },
    [INFO]        	{ 0x000000000038D000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000038E000, 0x0000003FFFC72000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000038D000, WT },
    [INFO]        	{ 0x000000000038D000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000038E000, 0x0000003FFFC72000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000038D000, WT },
    [INFO]        	{ 0x000000000038D000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000038E000, 0x0000003FFFC72000, WT },
    Log Output End
    random: 9284
    random: 9285
    random: 9286
    random: 9287
    random: 9288
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WT: [0000000000000000, 0000000000349000)
    UC: [0000000000349000, 000000000034A000)
    WT: [000000000034A000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000000349000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000000348FFF
    UC:0000000000349000-0000000000349FFF
    WT:000000000034A000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WT: [0000000000000000, 0000000000349000)
    UC: [0000000000349000, 000000000034A000)
    WT: [000000000034A000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000000349000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000000348FFF
    UC:0000000000349000-0000000000349FFF
    WT:000000000034A000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000349000, WT },
    [INFO]        	{ 0x0000000000349000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000034A000, 0x0000003FFFCB6000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000349000, WT },
    [INFO]        	{ 0x0000000000349000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000034A000, 0x0000003FFFCB6000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000349000, WT },
    [INFO]        	{ 0x0000000000349000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000034A000, 0x0000003FFFCB6000, WT },
    Log Output End
    random: 9289
    random: 9290
    random: 9291
    random: 9292
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000002FD780, 00000000003193FF)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000002FD780, 00000000003193FF)
    Result = Unsupported
    random: 9293
    random: 9294
    random: 9295
    random: 9296
    random: 9297
    random: 9298
    random: 9299
    random: 9300
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000000000, 0000000000338000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000338000, 0000000000339000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000000338000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000000337FFF
    UC:0000000000338000-0000000000338FFF
    WT:0000000000339000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000339000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000000338000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000000337FFF
    UC:0000000000338000-0000000000338FFF
    WT:0000000000339000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000000000, 0000000000338000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000338000, 0000000000339000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000000338000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000000337FFF
    UC:0000000000338000-0000000000338FFF
    WT:0000000000339000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000339000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000000338000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000000337FFF
    UC:0000000000338000-0000000000338FFF
    WT:0000000000339000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000338000, WT },
    [INFO]        	{ 0x0000000000338000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000339000, 0x0000003FFFCC7000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000338000, WT },
    [INFO]        	{ 0x0000000000338000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000339000, 0x0000003FFFCC7000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000338000, WT },
    [INFO]        	{ 0x0000000000338000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000339000, 0x0000003FFFCC7000, WT },
    Log Output End
    random: 9301
    random: 9302
    random: 9303
    random: 9304
    random: 9305
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WT: [0000000000000000, 0000000000118000)
    UC: [0000000000118000, 0000000000119000)
    WT: [0000000000119000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000000118000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000000117FFF
    UC:0000000000118000-0000000000118FFF
    WT:0000000000119000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WT: [0000000000000000, 0000000000118000)
    UC: [0000000000118000, 0000000000119000)
    WT: [0000000000119000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000000118000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000000117FFF
    UC:0000000000118000-0000000000118FFF
    WT:0000000000119000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000118000, WT },
    [INFO]        	{ 0x0000000000118000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000119000, 0x0000003FFFEE7000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000118000, WT },
    [INFO]        	{ 0x0000000000118000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000119000, 0x0000003FFFEE7000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000118000, WT },
    [INFO]        	{ 0x0000000000118000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000119000, 0x0000003FFFEE7000, WT },
    Log Output End
    random: 9306
    random: 9307
    random: 9308
    random: 9309
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000002E5700, 000000000031CCFE)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000002E5700, 000000000031CCFE)
    Result = Unsupported
    random: 9310
    random: 9311
    random: 9312
    random: 9313
    random: 9314
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000000000, 00000000003D7000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000003D7000, 00000000003D8000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000003D7000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000003D6FFF
    UC:00000000003D7000-00000000003D7FFF
    WT:00000000003D8000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [00000000003D8000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000003D7000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000003D6FFF
    UC:00000000003D7000-00000000003D7FFF
    WT:00000000003D8000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000000000, 00000000003D7000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000003D7000, 00000000003D8000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000003D7000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000003D6FFF
    UC:00000000003D7000-00000000003D7FFF
    WT:00000000003D8000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [00000000003D8000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000003D7000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000003D6FFF
    UC:00000000003D7000-00000000003D7FFF
    WT:00000000003D8000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003D7000, WT },
    [INFO]        	{ 0x00000000003D7000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003D8000, 0x0000003FFFC28000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003D7000, WT },
    [INFO]        	{ 0x00000000003D7000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003D8000, 0x0000003FFFC28000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003D7000, WT },
    [INFO]        	{ 0x00000000003D7000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003D8000, 0x0000003FFFC28000, WT },
    Log Output End
    random: 9315
    random: 9316
    random: 9317
    random: 9318
    random: 9319
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WT: [0000000000000000, 00000000003BA000)
    UC: [00000000003BA000, 00000000003BB000)
    WT: [00000000003BB000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000003BA000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000003B9FFF
    UC:00000000003BA000-00000000003BAFFF
    WT:00000000003BB000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WT: [0000000000000000, 00000000003BA000)
    UC: [00000000003BA000, 00000000003BB000)
    WT: [00000000003BB000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000003BA000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000003B9FFF
    UC:00000000003BA000-00000000003BAFFF
    WT:00000000003BB000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003BA000, WT },
    [INFO]        	{ 0x00000000003BA000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003BB000, 0x0000003FFFC45000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003BA000, WT },
    [INFO]        	{ 0x00000000003BA000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003BB000, 0x0000003FFFC45000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003BA000, WT },
    [INFO]        	{ 0x00000000003BA000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003BB000, 0x0000003FFFC45000, WT },
    Log Output End
    random: 9320
    random: 9321
    random: 9322
    random: 9323
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000064300, 00000000002A2C7D)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000000064300, 00000000002A2C7D)
    Result = Unsupported
    random: 9324
    random: 9325
    random: 9326
    random: 9327
    random: 9328
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000000000, 00000000003CB000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000003CB000, 00000000003CC000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000003CB000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000003CAFFF
    UC:00000000003CB000-00000000003CBFFF
    WT:00000000003CC000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [00000000003CC000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000003CB000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000003CAFFF
    UC:00000000003CB000-00000000003CBFFF
    WT:00000000003CC000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000000000, 00000000003CB000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000003CB000, 00000000003CC000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000003CB000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000003CAFFF
    UC:00000000003CB000-00000000003CBFFF
    WT:00000000003CC000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [00000000003CC000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000003CB000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000003CAFFF
    UC:00000000003CB000-00000000003CBFFF
    WT:00000000003CC000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003CB000, WT },
    [INFO]        	{ 0x00000000003CB000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003CC000, 0x0000003FFFC34000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003CB000, WT },
    [INFO]        	{ 0x00000000003CB000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003CC000, 0x0000003FFFC34000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003CB000, WT },
    [INFO]        	{ 0x00000000003CB000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003CC000, 0x0000003FFFC34000, WT },
    Log Output End
    random: 9329
    random: 9330
    random: 9331
    random: 9332
    random: 9333
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WT: [0000000000000000, 00000000001B1000)
    UC: [00000000001B1000, 00000000001B2000)
    WT: [00000000001B2000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000001B1000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000001B0FFF
    UC:00000000001B1000-00000000001B1FFF
    WT:00000000001B2000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WT: [0000000000000000, 00000000001B1000)
    UC: [00000000001B1000, 00000000001B2000)
    WT: [00000000001B2000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000001B1000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000001B0FFF
    UC:00000000001B1000-00000000001B1FFF
    WT:00000000001B2000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000001B1000, WT },
    [INFO]        	{ 0x00000000001B1000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000001B2000, 0x0000003FFFE4E000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000001B1000, WT },
    [INFO]        	{ 0x00000000001B1000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000001B2000, 0x0000003FFFE4E000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000001B1000, WT },
    [INFO]        	{ 0x00000000001B1000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000001B2000, 0x0000003FFFE4E000, WT },
    Log Output End
    random: 9334
    random: 9335
    random: 9336
    random: 9337
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000033A00, 0000000000321AFE)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000000033A00, 0000000000321AFE)
    Result = Unsupported
    random: 9338
    random: 9339
    random: 9340
    random: 9341
    random: 9342
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000000000, 00000000003ED000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000003ED000, 00000000003EE000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000003ED000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000003ECFFF
    UC:00000000003ED000-00000000003EDFFF
    WT:00000000003EE000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [00000000003EE000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000003ED000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000003ECFFF
    UC:00000000003ED000-00000000003EDFFF
    WT:00000000003EE000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000000000, 00000000003ED000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000003ED000, 00000000003EE000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000003ED000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000003ECFFF
    UC:00000000003ED000-00000000003EDFFF
    WT:00000000003EE000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [00000000003EE000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000003ED000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000003ECFFF
    UC:00000000003ED000-00000000003EDFFF
    WT:00000000003EE000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003ED000, WT },
    [INFO]        	{ 0x00000000003ED000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003EE000, 0x0000003FFFC12000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003ED000, WT },
    [INFO]        	{ 0x00000000003ED000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003EE000, 0x0000003FFFC12000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003ED000, WT },
    [INFO]        	{ 0x00000000003ED000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003EE000, 0x0000003FFFC12000, WT },
    Log Output End
    random: 9343
    random: 9344
    random: 9345
    random: 9346
    random: 9347
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WT: [0000000000000000, 00000000003C1000)
    UC: [00000000003C1000, 00000000003C2000)
    WT: [00000000003C2000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000003C1000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000003C0FFF
    UC:00000000003C1000-00000000003C1FFF
    WT:00000000003C2000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WT: [0000000000000000, 00000000003C1000)
    UC: [00000000003C1000, 00000000003C2000)
    WT: [00000000003C2000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000003C1000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000003C0FFF
    UC:00000000003C1000-00000000003C1FFF
    WT:00000000003C2000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003C1000, WT },
    [INFO]        	{ 0x00000000003C1000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003C2000, 0x0000003FFFC3E000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003C1000, WT },
    [INFO]        	{ 0x00000000003C1000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003C2000, 0x0000003FFFC3E000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003C1000, WT },
    [INFO]        	{ 0x00000000003C1000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003C2000, 0x0000003FFFC3E000, WT },
    Log Output End
    random: 9348
    random: 9349
    random: 9350
    random: 9351
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000015BA80, 00000000003761F5)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [000000000015BA80, 00000000003761F5)
    Result = Unsupported
    random: 9352
    random: 9353
    random: 9354
    random: 9355
    random: 9356
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000000000, 0000000000237000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000237000, 0000000000238000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000000237000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000000236FFF
    UC:0000000000237000-0000000000237FFF
    WT:0000000000238000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000238000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000000237000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000000236FFF
    UC:0000000000237000-0000000000237FFF
    WT:0000000000238000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000000000, 0000000000237000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000237000, 0000000000238000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000000237000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000000236FFF
    UC:0000000000237000-0000000000237FFF
    WT:0000000000238000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000238000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000000237000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000000236FFF
    UC:0000000000237000-0000000000237FFF
    WT:0000000000238000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000237000, WT },
    [INFO]        	{ 0x0000000000237000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000238000, 0x0000003FFFDC8000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000237000, WT },
    [INFO]        	{ 0x0000000000237000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000238000, 0x0000003FFFDC8000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000237000, WT },
    [INFO]        	{ 0x0000000000237000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000238000, 0x0000003FFFDC8000, WT },
    Log Output End
    random: 9357
    random: 9358
    random: 9359
    random: 9360
    random: 9361
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WT: [0000000000000000, 0000000000387000)
    UC: [0000000000387000, 0000000000388000)
    WT: [0000000000388000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000000387000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000000386FFF
    UC:0000000000387000-0000000000387FFF
    WT:0000000000388000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WT: [0000000000000000, 0000000000387000)
    UC: [0000000000387000, 0000000000388000)
    WT: [0000000000388000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000000387000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000000386FFF
    UC:0000000000387000-0000000000387FFF
    WT:0000000000388000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000387000, WT },
    [INFO]        	{ 0x0000000000387000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000388000, 0x0000003FFFC78000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000387000, WT },
    [INFO]        	{ 0x0000000000387000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000388000, 0x0000003FFFC78000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000387000, WT },
    [INFO]        	{ 0x0000000000387000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000388000, 0x0000003FFFC78000, WT },
    Log Output End
    random: 9362
    random: 9363
    random: 9364
    random: 9365
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000003C2C80, 00000000003E427F)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000003C2C80, 00000000003E427F)
    Result = Unsupported
    random: 9366
    random: 9367
    random: 9368
    random: 9369
    random: 9370
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000000000, 0000000000270000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000270000, 0000000000271000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000000270000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000000026FFFF
    UC:0000000000270000-0000000000270FFF
    WT:0000000000271000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000271000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000000270000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000000026FFFF
    UC:0000000000270000-0000000000270FFF
    WT:0000000000271000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000000000, 0000000000270000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000270000, 0000000000271000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000000270000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000000026FFFF
    UC:0000000000270000-0000000000270FFF
    WT:0000000000271000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000271000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000000270000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000000026FFFF
    UC:0000000000270000-0000000000270FFF
    WT:0000000000271000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000270000, WT },
    [INFO]        	{ 0x0000000000270000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000271000, 0x0000003FFFD8F000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000270000, WT },
    [INFO]        	{ 0x0000000000270000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000271000, 0x0000003FFFD8F000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000270000, WT },
    [INFO]        	{ 0x0000000000270000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000271000, 0x0000003FFFD8F000, WT },
    Log Output End
    random: 9371
    random: 9372
    random: 9373
    random: 9374
    random: 9375
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WT: [0000000000000000, 000000000010C000)
    UC: [000000000010C000, 000000000010D000)
    WT: [000000000010D000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=000000000010C000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000000010BFFF
    UC:000000000010C000-000000000010CFFF
    WT:000000000010D000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WT: [0000000000000000, 000000000010C000)
    UC: [000000000010C000, 000000000010D000)
    WT: [000000000010D000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=000000000010C000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000000010BFFF
    UC:000000000010C000-000000000010CFFF
    WT:000000000010D000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000010C000, WT },
    [INFO]        	{ 0x000000000010C000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000010D000, 0x0000003FFFEF3000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000010C000, WT },
    [INFO]        	{ 0x000000000010C000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000010D000, 0x0000003FFFEF3000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000010C000, WT },
    [INFO]        	{ 0x000000000010C000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000010D000, 0x0000003FFFEF3000, WT },
    Log Output End
    random: 9376
    random: 9377
    random: 9378
    random: 9379
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000001F0D80, 000000000052D667)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000001F0D80, 000000000052D667)
    Result = Unsupported
    random: 9380
    random: 9381
    random: 9382
    random: 9383
    random: 9384
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000000000, 0000000000138000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000138000, 0000000000139000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000000138000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000000137FFF
    UC:0000000000138000-0000000000138FFF
    WT:0000000000139000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000139000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000000138000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000000137FFF
    UC:0000000000138000-0000000000138FFF
    WT:0000000000139000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000000000, 0000000000138000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000138000, 0000000000139000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000000138000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000000137FFF
    UC:0000000000138000-0000000000138FFF
    WT:0000000000139000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000139000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000000138000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000000137FFF
    UC:0000000000138000-0000000000138FFF
    WT:0000000000139000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000138000, WT },
    [INFO]        	{ 0x0000000000138000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000139000, 0x0000003FFFEC7000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000138000, WT },
    [INFO]        	{ 0x0000000000138000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000139000, 0x0000003FFFEC7000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000138000, WT },
    [INFO]        	{ 0x0000000000138000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000139000, 0x0000003FFFEC7000, WT },
    Log Output End
    random: 9385
    random: 9386
    random: 9387
    random: 9388
    random: 9389
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WT: [0000000000000000, 00000000003ED000)
    UC: [00000000003ED000, 00000000003EE000)
    WT: [00000000003EE000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000003ED000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000003ECFFF
    UC:00000000003ED000-00000000003EDFFF
    WT:00000000003EE000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WT: [0000000000000000, 00000000003ED000)
    UC: [00000000003ED000, 00000000003EE000)
    WT: [00000000003EE000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000003ED000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000003ECFFF
    UC:00000000003ED000-00000000003EDFFF
    WT:00000000003EE000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003ED000, WT },
    [INFO]        	{ 0x00000000003ED000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003EE000, 0x0000003FFFC12000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003ED000, WT },
    [INFO]        	{ 0x00000000003ED000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003EE000, 0x0000003FFFC12000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003ED000, WT },
    [INFO]        	{ 0x00000000003ED000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003EE000, 0x0000003FFFC12000, WT },
    Log Output End
    random: 9390
    random: 9391
    random: 9392
    random: 9393
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000024AF80, 00000000005D59E0)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [000000000024AF80, 00000000005D59E0)
    Result = Unsupported
    random: 9394
    random: 9395
    random: 9396
    random: 9397
    random: 9398
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000000000, 0000000000327000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000327000, 0000000000328000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000000327000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000000326FFF
    UC:0000000000327000-0000000000327FFF
    WT:0000000000328000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000328000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000000327000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000000326FFF
    UC:0000000000327000-0000000000327FFF
    WT:0000000000328000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000000000, 0000000000327000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000327000, 0000000000328000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000000327000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000000326FFF
    UC:0000000000327000-0000000000327FFF
    WT:0000000000328000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000328000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000000327000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000000326FFF
    UC:0000000000327000-0000000000327FFF
    WT:0000000000328000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000327000, WT },
    [INFO]        	{ 0x0000000000327000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000328000, 0x0000003FFFCD8000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000327000, WT },
    [INFO]        	{ 0x0000000000327000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000328000, 0x0000003FFFCD8000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000327000, WT },
    [INFO]        	{ 0x0000000000327000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000328000, 0x0000003FFFCD8000, WT },
    Log Output End
    random: 9399
    random: 9400
    random: 9401
    random: 9402
    random: 9403
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WT: [0000000000000000, 00000000001CF000)
    UC: [00000000001CF000, 00000000001D0000)
    WT: [00000000001D0000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000001CF000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000001CEFFF
    UC:00000000001CF000-00000000001CFFFF
    WT:00000000001D0000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WT: [0000000000000000, 00000000001CF000)
    UC: [00000000001CF000, 00000000001D0000)
    WT: [00000000001D0000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000001CF000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000001CEFFF
    UC:00000000001CF000-00000000001CFFFF
    WT:00000000001D0000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000001CF000, WT },
    [INFO]        	{ 0x00000000001CF000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000001D0000, 0x0000003FFFE30000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000001CF000, WT },
    [INFO]        	{ 0x00000000001CF000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000001D0000, 0x0000003FFFE30000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000001CF000, WT },
    [INFO]        	{ 0x00000000001CF000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000001D0000, 0x0000003FFFE30000, WT },
    Log Output End
    random: 9404
    random: 9405
    random: 9406
    random: 9407
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000013DC00, 00000000001AA0FE)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [000000000013DC00, 00000000001AA0FE)
    Result = Unsupported
    random: 9408
    random: 9409
    random: 9410
    random: 9411
    random: 9412
    random: 9413
    random: 9414
    random: 9415
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000000000, 00000000003D4000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000003D4000, 00000000003D5000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000003D4000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000003D3FFF
    UC:00000000003D4000-00000000003D4FFF
    WT:00000000003D5000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [00000000003D5000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000003D4000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000003D3FFF
    UC:00000000003D4000-00000000003D4FFF
    WT:00000000003D5000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000000000, 00000000003D4000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000003D4000, 00000000003D5000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000003D4000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000003D3FFF
    UC:00000000003D4000-00000000003D4FFF
    WT:00000000003D5000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [00000000003D5000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000003D4000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000003D3FFF
    UC:00000000003D4000-00000000003D4FFF
    WT:00000000003D5000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003D4000, WT },
    [INFO]        	{ 0x00000000003D4000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003D5000, 0x0000003FFFC2B000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003D4000, WT },
    [INFO]        	{ 0x00000000003D4000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003D5000, 0x0000003FFFC2B000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003D4000, WT },
    [INFO]        	{ 0x00000000003D4000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003D5000, 0x0000003FFFC2B000, WT },
    Log Output End
    random: 9416
    random: 9417
    random: 9418
    random: 9419
    random: 9420
    random: 9421
    random: 9422
    random: 9423
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WT: [0000000000000000, 0000000000172000)
    UC: [0000000000172000, 0000000000173000)
    WT: [0000000000173000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000000172000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000000171FFF
    UC:0000000000172000-0000000000172FFF
    WT:0000000000173000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WT: [0000000000000000, 0000000000172000)
    UC: [0000000000172000, 0000000000173000)
    WT: [0000000000173000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000000172000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000000171FFF
    UC:0000000000172000-0000000000172FFF
    WT:0000000000173000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000172000, WT },
    [INFO]        	{ 0x0000000000172000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000173000, 0x0000003FFFE8D000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000172000, WT },
    [INFO]        	{ 0x0000000000172000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000173000, 0x0000003FFFE8D000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000172000, WT },
    [INFO]        	{ 0x0000000000172000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000173000, 0x0000003FFFE8D000, WT },
    Log Output End
    random: 9424
    random: 9425
    random: 9426
    random: 9427
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000055A00, 0000000000094500)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000000055A00, 0000000000094500)
    Result = Unsupported
    random: 9428
    random: 9429
    random: 9430
    random: 9431
    random: 9432
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000000000, 0000000000270000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000270000, 0000000000271000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000270000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000000026FFFF
    UC:0000000000270000-0000000000270FFF
    WP:0000000000271000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000271000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000270000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000000026FFFF
    UC:0000000000270000-0000000000270FFF
    WP:0000000000271000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000000000, 0000000000270000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000270000, 0000000000271000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000270000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000000026FFFF
    UC:0000000000270000-0000000000270FFF
    WP:0000000000271000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000271000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000270000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000000026FFFF
    UC:0000000000270000-0000000000270FFF
    WP:0000000000271000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000270000, WP },
    [INFO]        	{ 0x0000000000270000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000271000, 0x0000003FFFD8F000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000270000, WP },
    [INFO]        	{ 0x0000000000270000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000271000, 0x0000003FFFD8F000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000270000, WP },
    [INFO]        	{ 0x0000000000270000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000271000, 0x0000003FFFD8F000, WP },
    Log Output End
    random: 9433
    random: 9434
    random: 9435
    random: 9436
    random: 9437
    random: 9438
    random: 9439
    random: 9440
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WP: [0000000000000000, 0000000000331000)
    UC: [0000000000331000, 0000000000332000)
    WP: [0000000000332000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000331000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000330FFF
    UC:0000000000331000-0000000000331FFF
    WP:0000000000332000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WP: [0000000000000000, 0000000000331000)
    UC: [0000000000331000, 0000000000332000)
    WP: [0000000000332000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000331000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000330FFF
    UC:0000000000331000-0000000000331FFF
    WP:0000000000332000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000331000, WP },
    [INFO]        	{ 0x0000000000331000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000332000, 0x0000003FFFCCE000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000331000, WP },
    [INFO]        	{ 0x0000000000331000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000332000, 0x0000003FFFCCE000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000331000, WP },
    [INFO]        	{ 0x0000000000331000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000332000, 0x0000003FFFCCE000, WP },
    Log Output End
    random: 9441
    random: 9442
    random: 9443
    random: 9444
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000031A500, 000000000049C06E)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [000000000031A500, 000000000049C06E)
    Result = Unsupported
    random: 9445
    random: 9446
    random: 9447
    random: 9448
    random: 9449
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000000000, 0000000000301000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000301000, 0000000000302000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000301000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000300FFF
    UC:0000000000301000-0000000000301FFF
    WP:0000000000302000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000302000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000301000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000300FFF
    UC:0000000000301000-0000000000301FFF
    WP:0000000000302000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000000000, 0000000000301000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000301000, 0000000000302000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000301000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000300FFF
    UC:0000000000301000-0000000000301FFF
    WP:0000000000302000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000302000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000301000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000300FFF
    UC:0000000000301000-0000000000301FFF
    WP:0000000000302000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000301000, WP },
    [INFO]        	{ 0x0000000000301000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000302000, 0x0000003FFFCFE000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000301000, WP },
    [INFO]        	{ 0x0000000000301000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000302000, 0x0000003FFFCFE000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000301000, WP },
    [INFO]        	{ 0x0000000000301000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000302000, 0x0000003FFFCFE000, WP },
    Log Output End
    random: 9450
    random: 9451
    random: 9452
    random: 9453
    random: 9454
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WP: [0000000000000000, 000000000017F000)
    UC: [000000000017F000, 0000000000180000)
    WP: [0000000000180000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000000017F000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000000017EFFF
    UC:000000000017F000-000000000017FFFF
    WP:0000000000180000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WP: [0000000000000000, 000000000017F000)
    UC: [000000000017F000, 0000000000180000)
    WP: [0000000000180000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000000017F000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000000017EFFF
    UC:000000000017F000-000000000017FFFF
    WP:0000000000180000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000017F000, WP },
    [INFO]        	{ 0x000000000017F000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000180000, 0x0000003FFFE80000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000017F000, WP },
    [INFO]        	{ 0x000000000017F000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000180000, 0x0000003FFFE80000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000017F000, WP },
    [INFO]        	{ 0x000000000017F000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000180000, 0x0000003FFFE80000, WP },
    Log Output End
    random: 9455
    random: 9456
    random: 9457
    random: 9458
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000004EB80, 00000000000FEA80)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [000000000004EB80, 00000000000FEA80)
    Result = Unsupported
    random: 9459
    random: 9460
    random: 9461
    random: 9462
    random: 9463
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000000000, 00000000001FF000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000001FF000, 0000000000200000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000001FF000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000001FEFFF
    UC:00000000001FF000-00000000001FFFFF
    WP:0000000000200000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000200000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000001FF000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000001FEFFF
    UC:00000000001FF000-00000000001FFFFF
    WP:0000000000200000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000000000, 00000000001FF000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000001FF000, 0000000000200000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000001FF000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000001FEFFF
    UC:00000000001FF000-00000000001FFFFF
    WP:0000000000200000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000200000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000001FF000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000001FEFFF
    UC:00000000001FF000-00000000001FFFFF
    WP:0000000000200000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000001FF000, WP },
    [INFO]        	{ 0x00000000001FF000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000200000, 0x0000003FFFE00000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000001FF000, WP },
    [INFO]        	{ 0x00000000001FF000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000200000, 0x0000003FFFE00000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000001FF000, WP },
    [INFO]        	{ 0x00000000001FF000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000200000, 0x0000003FFFE00000, WP },
    Log Output End
    random: 9464
    random: 9465
    random: 9466
    random: 9467
    random: 9468
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WP: [0000000000000000, 000000000033E000)
    UC: [000000000033E000, 000000000033F000)
    WP: [000000000033F000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000000033E000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000000033DFFF
    UC:000000000033E000-000000000033EFFF
    WP:000000000033F000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WP: [0000000000000000, 000000000033E000)
    UC: [000000000033E000, 000000000033F000)
    WP: [000000000033F000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000000033E000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000000033DFFF
    UC:000000000033E000-000000000033EFFF
    WP:000000000033F000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000033E000, WP },
    [INFO]        	{ 0x000000000033E000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000033F000, 0x0000003FFFCC1000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000033E000, WP },
    [INFO]        	{ 0x000000000033E000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000033F000, 0x0000003FFFCC1000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000033E000, WP },
    [INFO]        	{ 0x000000000033E000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000033F000, 0x0000003FFFCC1000, WP },
    Log Output End
    random: 9469
    random: 9470
    random: 9471
    random: 9472
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000206480, 00000000002DC67A)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000000206480, 00000000002DC67A)
    Result = Unsupported
    random: 9473
    random: 9474
    random: 9475
    random: 9476
    random: 9477
    random: 9478
    random: 9479
    random: 9480
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000000000, 0000000000225000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000225000, 0000000000226000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000225000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000224FFF
    UC:0000000000225000-0000000000225FFF
    WP:0000000000226000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000226000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000225000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000224FFF
    UC:0000000000225000-0000000000225FFF
    WP:0000000000226000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000000000, 0000000000225000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000225000, 0000000000226000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000225000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000224FFF
    UC:0000000000225000-0000000000225FFF
    WP:0000000000226000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000226000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000225000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000224FFF
    UC:0000000000225000-0000000000225FFF
    WP:0000000000226000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000225000, WP },
    [INFO]        	{ 0x0000000000225000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000226000, 0x0000003FFFDDA000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000225000, WP },
    [INFO]        	{ 0x0000000000225000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000226000, 0x0000003FFFDDA000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000225000, WP },
    [INFO]        	{ 0x0000000000225000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000226000, 0x0000003FFFDDA000, WP },
    Log Output End
    random: 9481
    random: 9482
    random: 9483
    random: 9484
    random: 9485
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WP: [0000000000000000, 000000000022F000)
    UC: [000000000022F000, 0000000000230000)
    WP: [0000000000230000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000000022F000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000000022EFFF
    UC:000000000022F000-000000000022FFFF
    WP:0000000000230000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WP: [0000000000000000, 000000000022F000)
    UC: [000000000022F000, 0000000000230000)
    WP: [0000000000230000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000000022F000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000000022EFFF
    UC:000000000022F000-000000000022FFFF
    WP:0000000000230000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000022F000, WP },
    [INFO]        	{ 0x000000000022F000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000230000, 0x0000003FFFDD0000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000022F000, WP },
    [INFO]        	{ 0x000000000022F000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000230000, 0x0000003FFFDD0000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000022F000, WP },
    [INFO]        	{ 0x000000000022F000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000230000, 0x0000003FFFDD0000, WP },
    Log Output End
    random: 9486
    random: 9487
    random: 9488
    random: 9489
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000003D7500, 000000000046D677)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000003D7500, 000000000046D677)
    Result = Unsupported
    random: 9490
    random: 9491
    random: 9492
    random: 9493
    random: 9494
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000000000, 000000000020B000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [000000000020B000, 000000000020C000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000000020B000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000000020AFFF
    UC:000000000020B000-000000000020BFFF
    WP:000000000020C000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [000000000020C000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000000020B000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000000020AFFF
    UC:000000000020B000-000000000020BFFF
    WP:000000000020C000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000000000, 000000000020B000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000020B000, 000000000020C000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000000020B000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000000020AFFF
    UC:000000000020B000-000000000020BFFF
    WP:000000000020C000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [000000000020C000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000000020B000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000000020AFFF
    UC:000000000020B000-000000000020BFFF
    WP:000000000020C000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000020B000, WP },
    [INFO]        	{ 0x000000000020B000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000020C000, 0x0000003FFFDF4000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000020B000, WP },
    [INFO]        	{ 0x000000000020B000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000020C000, 0x0000003FFFDF4000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000020B000, WP },
    [INFO]        	{ 0x000000000020B000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000020C000, 0x0000003FFFDF4000, WP },
    Log Output End
    random: 9495
    random: 9496
    random: 9497
    random: 9498
    random: 9499
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WP: [0000000000000000, 00000000003E1000)
    UC: [00000000003E1000, 00000000003E2000)
    WP: [00000000003E2000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000003E1000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000003E0FFF
    UC:00000000003E1000-00000000003E1FFF
    WP:00000000003E2000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WP: [0000000000000000, 00000000003E1000)
    UC: [00000000003E1000, 00000000003E2000)
    WP: [00000000003E2000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000003E1000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000003E0FFF
    UC:00000000003E1000-00000000003E1FFF
    WP:00000000003E2000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003E1000, WP },
    [INFO]        	{ 0x00000000003E1000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003E2000, 0x0000003FFFC1E000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003E1000, WP },
    [INFO]        	{ 0x00000000003E1000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003E2000, 0x0000003FFFC1E000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003E1000, WP },
    [INFO]        	{ 0x00000000003E1000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003E2000, 0x0000003FFFC1E000, WP },
    Log Output End
    random: 9500
    random: 9501
    random: 9502
    random: 9503
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000002FAB80, 00000000006CEA53)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000002FAB80, 00000000006CEA53)
    Result = Unsupported
    random: 9504
    random: 9505
    random: 9506
    random: 9507
    random: 9508
    random: 9509
    random: 9510
    random: 9511
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000000000, 00000000003CF000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000003CF000, 00000000003D0000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000003CF000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000003CEFFF
    UC:00000000003CF000-00000000003CFFFF
    WP:00000000003D0000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [00000000003D0000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000003CF000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000003CEFFF
    UC:00000000003CF000-00000000003CFFFF
    WP:00000000003D0000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000000000, 00000000003CF000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000003CF000, 00000000003D0000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000003CF000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000003CEFFF
    UC:00000000003CF000-00000000003CFFFF
    WP:00000000003D0000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [00000000003D0000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000003CF000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000003CEFFF
    UC:00000000003CF000-00000000003CFFFF
    WP:00000000003D0000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003CF000, WP },
    [INFO]        	{ 0x00000000003CF000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003D0000, 0x0000003FFFC30000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003CF000, WP },
    [INFO]        	{ 0x00000000003CF000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003D0000, 0x0000003FFFC30000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003CF000, WP },
    [INFO]        	{ 0x00000000003CF000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003D0000, 0x0000003FFFC30000, WP },
    Log Output End
    random: 9512
    random: 9513
    random: 9514
    random: 9515
    random: 9516
    random: 9517
    random: 9518
    random: 9519
    random: 9520
    random: 9521
    random: 9522
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WP: [0000000000000000, 0000000000242000)
    UC: [0000000000242000, 0000000000243000)
    WP: [0000000000243000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000242000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000241FFF
    UC:0000000000242000-0000000000242FFF
    WP:0000000000243000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WP: [0000000000000000, 0000000000242000)
    UC: [0000000000242000, 0000000000243000)
    WP: [0000000000243000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000242000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000241FFF
    UC:0000000000242000-0000000000242FFF
    WP:0000000000243000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000242000, WP },
    [INFO]        	{ 0x0000000000242000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000243000, 0x0000003FFFDBD000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000242000, WP },
    [INFO]        	{ 0x0000000000242000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000243000, 0x0000003FFFDBD000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000242000, WP },
    [INFO]        	{ 0x0000000000242000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000243000, 0x0000003FFFDBD000, WP },
    Log Output End
    random: 9523
    random: 9524
    random: 9525
    random: 9526
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000002A5900, 000000000063745B)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000002A5900, 000000000063745B)
    Result = Unsupported
    random: 9527
    random: 9528
    random: 9529
    random: 9530
    random: 9531
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000000000, 00000000002B7000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000002B7000, 00000000002B8000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000002B7000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000002B6FFF
    UC:00000000002B7000-00000000002B7FFF
    WP:00000000002B8000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [00000000002B8000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000002B7000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000002B6FFF
    UC:00000000002B7000-00000000002B7FFF
    WP:00000000002B8000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000000000, 00000000002B7000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000002B7000, 00000000002B8000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000002B7000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000002B6FFF
    UC:00000000002B7000-00000000002B7FFF
    WP:00000000002B8000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [00000000002B8000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000002B7000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000002B6FFF
    UC:00000000002B7000-00000000002B7FFF
    WP:00000000002B8000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000002B7000, WP },
    [INFO]        	{ 0x00000000002B7000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000002B8000, 0x0000003FFFD48000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000002B7000, WP },
    [INFO]        	{ 0x00000000002B7000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000002B8000, 0x0000003FFFD48000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000002B7000, WP },
    [INFO]        	{ 0x00000000002B7000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000002B8000, 0x0000003FFFD48000, WP },
    Log Output End
    random: 9532
    random: 9533
    random: 9534
    random: 9535
    random: 9536
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WP: [0000000000000000, 000000000015B000)
    UC: [000000000015B000, 000000000015C000)
    WP: [000000000015C000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000000015B000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000000015AFFF
    UC:000000000015B000-000000000015BFFF
    WP:000000000015C000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WP: [0000000000000000, 000000000015B000)
    UC: [000000000015B000, 000000000015C000)
    WP: [000000000015C000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000000015B000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000000015AFFF
    UC:000000000015B000-000000000015BFFF
    WP:000000000015C000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000015B000, WP },
    [INFO]        	{ 0x000000000015B000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000015C000, 0x0000003FFFEA4000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000015B000, WP },
    [INFO]        	{ 0x000000000015B000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000015C000, 0x0000003FFFEA4000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000015B000, WP },
    [INFO]        	{ 0x000000000015B000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000015C000, 0x0000003FFFEA4000, WP },
    Log Output End
    random: 9537
    random: 9538
    random: 9539
    random: 9540
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000032E080, 000000000063485A)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [000000000032E080, 000000000063485A)
    Result = Unsupported
    random: 9541
    random: 9542
    random: 9543
    random: 9544
    random: 9545
    random: 9546
    random: 9547
    random: 9548
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000000000, 0000000000394000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000394000, 0000000000395000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000394000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000393FFF
    UC:0000000000394000-0000000000394FFF
    WP:0000000000395000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000395000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000394000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000393FFF
    UC:0000000000394000-0000000000394FFF
    WP:0000000000395000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000000000, 0000000000394000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000394000, 0000000000395000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000394000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000393FFF
    UC:0000000000394000-0000000000394FFF
    WP:0000000000395000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000395000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000394000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000393FFF
    UC:0000000000394000-0000000000394FFF
    WP:0000000000395000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000394000, WP },
    [INFO]        	{ 0x0000000000394000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000395000, 0x0000003FFFC6B000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000394000, WP },
    [INFO]        	{ 0x0000000000394000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000395000, 0x0000003FFFC6B000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000394000, WP },
    [INFO]        	{ 0x0000000000394000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000395000, 0x0000003FFFC6B000, WP },
    Log Output End
    random: 9549
    random: 9550
    random: 9551
    random: 9552
    random: 9553
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WP: [0000000000000000, 000000000020A000)
    UC: [000000000020A000, 000000000020B000)
    WP: [000000000020B000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000000020A000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000209FFF
    UC:000000000020A000-000000000020AFFF
    WP:000000000020B000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WP: [0000000000000000, 000000000020A000)
    UC: [000000000020A000, 000000000020B000)
    WP: [000000000020B000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000000020A000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000209FFF
    UC:000000000020A000-000000000020AFFF
    WP:000000000020B000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000020A000, WP },
    [INFO]        	{ 0x000000000020A000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000020B000, 0x0000003FFFDF5000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000020A000, WP },
    [INFO]        	{ 0x000000000020A000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000020B000, 0x0000003FFFDF5000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000020A000, WP },
    [INFO]        	{ 0x000000000020A000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000020B000, 0x0000003FFFDF5000, WP },
    Log Output End
    random: 9554
    random: 9555
    random: 9556
    random: 9557
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000186E00, 00000000003B0673)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000000186E00, 00000000003B0673)
    Result = Unsupported
    random: 9558
    random: 9559
    random: 9560
    random: 9561
    random: 9562
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000000000, 00000000002C4000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000002C4000, 00000000002C5000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000002C4000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000002C3FFF
    UC:00000000002C4000-00000000002C4FFF
    WP:00000000002C5000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [00000000002C5000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000002C4000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000002C3FFF
    UC:00000000002C4000-00000000002C4FFF
    WP:00000000002C5000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000000000, 00000000002C4000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000002C4000, 00000000002C5000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000002C4000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000002C3FFF
    UC:00000000002C4000-00000000002C4FFF
    WP:00000000002C5000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [00000000002C5000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000002C4000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000002C3FFF
    UC:00000000002C4000-00000000002C4FFF
    WP:00000000002C5000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000002C4000, WP },
    [INFO]        	{ 0x00000000002C4000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000002C5000, 0x0000003FFFD3B000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000002C4000, WP },
    [INFO]        	{ 0x00000000002C4000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000002C5000, 0x0000003FFFD3B000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000002C4000, WP },
    [INFO]        	{ 0x00000000002C4000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000002C5000, 0x0000003FFFD3B000, WP },
    Log Output End
    random: 9563
    random: 9564
    random: 9565
    random: 9566
    random: 9567
    random: 9568
    random: 9569
    random: 9570
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WP: [0000000000000000, 0000000000148000)
    UC: [0000000000148000, 0000000000149000)
    WP: [0000000000149000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000148000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000147FFF
    UC:0000000000148000-0000000000148FFF
    WP:0000000000149000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WP: [0000000000000000, 0000000000148000)
    UC: [0000000000148000, 0000000000149000)
    WP: [0000000000149000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000148000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000147FFF
    UC:0000000000148000-0000000000148FFF
    WP:0000000000149000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000148000, WP },
    [INFO]        	{ 0x0000000000148000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000149000, 0x0000003FFFEB7000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000148000, WP },
    [INFO]        	{ 0x0000000000148000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000149000, 0x0000003FFFEB7000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000148000, WP },
    [INFO]        	{ 0x0000000000148000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000149000, 0x0000003FFFEB7000, WP },
    Log Output End
    random: 9571
    random: 9572
    random: 9573
    random: 9574
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000003B3C80, 00000000005C6AE2)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000003B3C80, 00000000005C6AE2)
    Result = Unsupported
    random: 9575
    random: 9576
    random: 9577
    random: 9578
    random: 9579
    random: 9580
    random: 9581
    random: 9582
    random: 9583
    random: 9584
    random: 9585
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000000000, 0000000000258000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000258000, 0000000000259000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000258000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000257FFF
    UC:0000000000258000-0000000000258FFF
    WP:0000000000259000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000259000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000258000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000257FFF
    UC:0000000000258000-0000000000258FFF
    WP:0000000000259000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000000000, 0000000000258000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000258000, 0000000000259000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000258000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000257FFF
    UC:0000000000258000-0000000000258FFF
    WP:0000000000259000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000259000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000258000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000257FFF
    UC:0000000000258000-0000000000258FFF
    WP:0000000000259000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000258000, WP },
    [INFO]        	{ 0x0000000000258000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000259000, 0x0000003FFFDA7000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000258000, WP },
    [INFO]        	{ 0x0000000000258000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000259000, 0x0000003FFFDA7000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000258000, WP },
    [INFO]        	{ 0x0000000000258000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000259000, 0x0000003FFFDA7000, WP },
    Log Output End
    random: 9586
    random: 9587
    random: 9588
    random: 9589
    random: 9590
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WP: [0000000000000000, 0000000000299000)
    UC: [0000000000299000, 000000000029A000)
    WP: [000000000029A000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000299000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000298FFF
    UC:0000000000299000-0000000000299FFF
    WP:000000000029A000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WP: [0000000000000000, 0000000000299000)
    UC: [0000000000299000, 000000000029A000)
    WP: [000000000029A000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000299000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000298FFF
    UC:0000000000299000-0000000000299FFF
    WP:000000000029A000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000299000, WP },
    [INFO]        	{ 0x0000000000299000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000029A000, 0x0000003FFFD66000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000299000, WP },
    [INFO]        	{ 0x0000000000299000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000029A000, 0x0000003FFFD66000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000299000, WP },
    [INFO]        	{ 0x0000000000299000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000029A000, 0x0000003FFFD66000, WP },
    Log Output End
    random: 9591
    random: 9592
    random: 9593
    random: 9594
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000002E580, 00000000002AE57F)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [000000000002E580, 00000000002AE57F)
    Result = Unsupported
    random: 9595
    random: 9596
    random: 9597
    random: 9598
    random: 9599
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000000000, 000000000019A000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [000000000019A000, 000000000019B000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000019A000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000000199FFF
    UC:000000000019A000-000000000019AFFF
    WC:000000000019B000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [000000000019B000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000019A000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000000199FFF
    UC:000000000019A000-000000000019AFFF
    WC:000000000019B000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000000000, 000000000019A000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000019A000, 000000000019B000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000019A000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000000199FFF
    UC:000000000019A000-000000000019AFFF
    WC:000000000019B000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [000000000019B000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000019A000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000000199FFF
    UC:000000000019A000-000000000019AFFF
    WC:000000000019B000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000019A000, WC },
    [INFO]        	{ 0x000000000019A000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000019B000, 0x0000003FFFE65000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000019A000, WC },
    [INFO]        	{ 0x000000000019A000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000019B000, 0x0000003FFFE65000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000019A000, WC },
    [INFO]        	{ 0x000000000019A000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000019B000, 0x0000003FFFE65000, WC },
    Log Output End
    random: 9600
    random: 9601
    random: 9602
    random: 9603
    random: 9604
    random: 9605
    random: 9606
    random: 9607
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WC: [0000000000000000, 000000000017B000)
    UC: [000000000017B000, 000000000017C000)
    WC: [000000000017C000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000017B000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000017AFFF
    UC:000000000017B000-000000000017BFFF
    WC:000000000017C000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WC: [0000000000000000, 000000000017B000)
    UC: [000000000017B000, 000000000017C000)
    WC: [000000000017C000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000017B000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000017AFFF
    UC:000000000017B000-000000000017BFFF
    WC:000000000017C000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000017B000, WC },
    [INFO]        	{ 0x000000000017B000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000017C000, 0x0000003FFFE84000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000017B000, WC },
    [INFO]        	{ 0x000000000017B000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000017C000, 0x0000003FFFE84000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000017B000, WC },
    [INFO]        	{ 0x000000000017B000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000017C000, 0x0000003FFFE84000, WC },
    Log Output End
    random: 9608
    random: 9609
    random: 9610
    random: 9611
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000003AFD80, 0000000000519FEC)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000003AFD80, 0000000000519FEC)
    Result = Unsupported
    random: 9612
    random: 9613
    random: 9614
    random: 9615
    random: 9616
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000000000, 0000000000249000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000249000, 000000000024A000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000000249000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000000248FFF
    UC:0000000000249000-0000000000249FFF
    WC:000000000024A000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [000000000024A000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000000249000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000000248FFF
    UC:0000000000249000-0000000000249FFF
    WC:000000000024A000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000000000, 0000000000249000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000249000, 000000000024A000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000000249000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000000248FFF
    UC:0000000000249000-0000000000249FFF
    WC:000000000024A000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [000000000024A000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000000249000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000000248FFF
    UC:0000000000249000-0000000000249FFF
    WC:000000000024A000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000249000, WC },
    [INFO]        	{ 0x0000000000249000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000024A000, 0x0000003FFFDB6000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000249000, WC },
    [INFO]        	{ 0x0000000000249000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000024A000, 0x0000003FFFDB6000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000249000, WC },
    [INFO]        	{ 0x0000000000249000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000024A000, 0x0000003FFFDB6000, WC },
    Log Output End
    random: 9617
    random: 9618
    random: 9619
    random: 9620
    random: 9621
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WC: [0000000000000000, 00000000001DD000)
    UC: [00000000001DD000, 00000000001DE000)
    WC: [00000000001DE000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000001DD000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000001DCFFF
    UC:00000000001DD000-00000000001DDFFF
    WC:00000000001DE000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WC: [0000000000000000, 00000000001DD000)
    UC: [00000000001DD000, 00000000001DE000)
    WC: [00000000001DE000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000001DD000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000001DCFFF
    UC:00000000001DD000-00000000001DDFFF
    WC:00000000001DE000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000001DD000, WC },
    [INFO]        	{ 0x00000000001DD000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000001DE000, 0x0000003FFFE22000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000001DD000, WC },
    [INFO]        	{ 0x00000000001DD000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000001DE000, 0x0000003FFFE22000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000001DD000, WC },
    [INFO]        	{ 0x00000000001DD000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000001DE000, 0x0000003FFFE22000, WC },
    Log Output End
    random: 9622
    random: 9623
    random: 9624
    random: 9625
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000018F900, 0000000000249C7C)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [000000000018F900, 0000000000249C7C)
    Result = Unsupported
    random: 9626
    random: 9627
    random: 9628
    random: 9629
    random: 9630
    random: 9631
    random: 9632
    random: 9633
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000000000, 0000000000334000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000334000, 0000000000335000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000000334000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000000333FFF
    UC:0000000000334000-0000000000334FFF
    WC:0000000000335000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000335000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000000334000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000000333FFF
    UC:0000000000334000-0000000000334FFF
    WC:0000000000335000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000000000, 0000000000334000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000334000, 0000000000335000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000000334000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000000333FFF
    UC:0000000000334000-0000000000334FFF
    WC:0000000000335000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000335000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000000334000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000000333FFF
    UC:0000000000334000-0000000000334FFF
    WC:0000000000335000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000334000, WC },
    [INFO]        	{ 0x0000000000334000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000335000, 0x0000003FFFCCB000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000334000, WC },
    [INFO]        	{ 0x0000000000334000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000335000, 0x0000003FFFCCB000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000334000, WC },
    [INFO]        	{ 0x0000000000334000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000335000, 0x0000003FFFCCB000, WC },
    Log Output End
    random: 9634
    random: 9635
    random: 9636
    random: 9637
    random: 9638
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WC: [0000000000000000, 00000000002E5000)
    UC: [00000000002E5000, 00000000002E6000)
    WC: [00000000002E6000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000002E5000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000002E4FFF
    UC:00000000002E5000-00000000002E5FFF
    WC:00000000002E6000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WC: [0000000000000000, 00000000002E5000)
    UC: [00000000002E5000, 00000000002E6000)
    WC: [00000000002E6000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000002E5000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000002E4FFF
    UC:00000000002E5000-00000000002E5FFF
    WC:00000000002E6000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000002E5000, WC },
    [INFO]        	{ 0x00000000002E5000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000002E6000, 0x0000003FFFD1A000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000002E5000, WC },
    [INFO]        	{ 0x00000000002E5000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000002E6000, 0x0000003FFFD1A000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000002E5000, WC },
    [INFO]        	{ 0x00000000002E5000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000002E6000, 0x0000003FFFD1A000, WC },
    Log Output End
    random: 9639
    random: 9640
    random: 9641
    random: 9642
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000005BD00, 00000000002C537D)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [000000000005BD00, 00000000002C537D)
    Result = Unsupported
    random: 9643
    random: 9644
    random: 9645
    random: 9646
    random: 9647
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000000000, 000000000013F000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [000000000013F000, 0000000000140000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000013F000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000013EFFF
    UC:000000000013F000-000000000013FFFF
    WC:0000000000140000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000140000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000013F000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000013EFFF
    UC:000000000013F000-000000000013FFFF
    WC:0000000000140000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000000000, 000000000013F000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000013F000, 0000000000140000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000013F000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000013EFFF
    UC:000000000013F000-000000000013FFFF
    WC:0000000000140000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000140000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000013F000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000013EFFF
    UC:000000000013F000-000000000013FFFF
    WC:0000000000140000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000013F000, WC },
    [INFO]        	{ 0x000000000013F000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000140000, 0x0000003FFFEC0000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000013F000, WC },
    [INFO]        	{ 0x000000000013F000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000140000, 0x0000003FFFEC0000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000013F000, WC },
    [INFO]        	{ 0x000000000013F000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000140000, 0x0000003FFFEC0000, WC },
    Log Output End
    random: 9648
    random: 9649
    random: 9650
    random: 9651
    random: 9652
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WC: [0000000000000000, 00000000002C1000)
    UC: [00000000002C1000, 00000000002C2000)
    WC: [00000000002C2000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000002C1000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000002C0FFF
    UC:00000000002C1000-00000000002C1FFF
    WC:00000000002C2000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WC: [0000000000000000, 00000000002C1000)
    UC: [00000000002C1000, 00000000002C2000)
    WC: [00000000002C2000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000002C1000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000002C0FFF
    UC:00000000002C1000-00000000002C1FFF
    WC:00000000002C2000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000002C1000, WC },
    [INFO]        	{ 0x00000000002C1000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000002C2000, 0x0000003FFFD3E000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000002C1000, WC },
    [INFO]        	{ 0x00000000002C1000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000002C2000, 0x0000003FFFD3E000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000002C1000, WC },
    [INFO]        	{ 0x00000000002C1000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000002C2000, 0x0000003FFFD3E000, WC },
    Log Output End
    random: 9653
    random: 9654
    random: 9655
    random: 9656
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000002C8280, 000000000031BB7D)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000002C8280, 000000000031BB7D)
    Result = Unsupported
    random: 9657
    random: 9658
    random: 9659
    random: 9660
    random: 9661
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000000000, 00000000003DC000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000003DC000, 00000000003DD000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000003DC000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000003DBFFF
    UC:00000000003DC000-00000000003DCFFF
    WC:00000000003DD000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [00000000003DD000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000003DC000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000003DBFFF
    UC:00000000003DC000-00000000003DCFFF
    WC:00000000003DD000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000000000, 00000000003DC000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000003DC000, 00000000003DD000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000003DC000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000003DBFFF
    UC:00000000003DC000-00000000003DCFFF
    WC:00000000003DD000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [00000000003DD000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000003DC000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000003DBFFF
    UC:00000000003DC000-00000000003DCFFF
    WC:00000000003DD000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003DC000, WC },
    [INFO]        	{ 0x00000000003DC000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003DD000, 0x0000003FFFC23000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003DC000, WC },
    [INFO]        	{ 0x00000000003DC000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003DD000, 0x0000003FFFC23000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003DC000, WC },
    [INFO]        	{ 0x00000000003DC000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003DD000, 0x0000003FFFC23000, WC },
    Log Output End
    random: 9662
    random: 9663
    random: 9664
    random: 9665
    random: 9666
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WC: [0000000000000000, 0000000000307000)
    UC: [0000000000307000, 0000000000308000)
    WC: [0000000000308000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000000307000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000000306FFF
    UC:0000000000307000-0000000000307FFF
    WC:0000000000308000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WC: [0000000000000000, 0000000000307000)
    UC: [0000000000307000, 0000000000308000)
    WC: [0000000000308000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000000307000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000000306FFF
    UC:0000000000307000-0000000000307FFF
    WC:0000000000308000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000307000, WC },
    [INFO]        	{ 0x0000000000307000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000308000, 0x0000003FFFCF8000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000307000, WC },
    [INFO]        	{ 0x0000000000307000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000308000, 0x0000003FFFCF8000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000307000, WC },
    [INFO]        	{ 0x0000000000307000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000308000, 0x0000003FFFCF8000, WC },
    Log Output End
    random: 9667
    random: 9668
    random: 9669
    random: 9670
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000000CAE00, 000000000016FCFE)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000000CAE00, 000000000016FCFE)
    Result = Unsupported
    random: 9671
    random: 9672
    random: 9673
    random: 9674
    random: 9675
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000000000, 00000000001D3000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000001D3000, 00000000001D4000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000001D3000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000001D2FFF
    UC:00000000001D3000-00000000001D3FFF
    WC:00000000001D4000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [00000000001D4000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000001D3000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000001D2FFF
    UC:00000000001D3000-00000000001D3FFF
    WC:00000000001D4000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000000000, 00000000001D3000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000001D3000, 00000000001D4000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000001D3000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000001D2FFF
    UC:00000000001D3000-00000000001D3FFF
    WC:00000000001D4000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [00000000001D4000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000001D3000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000001D2FFF
    UC:00000000001D3000-00000000001D3FFF
    WC:00000000001D4000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000001D3000, WC },
    [INFO]        	{ 0x00000000001D3000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000001D4000, 0x0000003FFFE2C000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000001D3000, WC },
    [INFO]        	{ 0x00000000001D3000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000001D4000, 0x0000003FFFE2C000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000001D3000, WC },
    [INFO]        	{ 0x00000000001D3000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000001D4000, 0x0000003FFFE2C000, WC },
    Log Output End
    random: 9676
    random: 9677
    random: 9678
    random: 9679
    random: 9680
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WC: [0000000000000000, 0000000000357000)
    UC: [0000000000357000, 0000000000358000)
    WC: [0000000000358000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000000357000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000000356FFF
    UC:0000000000357000-0000000000357FFF
    WC:0000000000358000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WC: [0000000000000000, 0000000000357000)
    UC: [0000000000357000, 0000000000358000)
    WC: [0000000000358000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000000357000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000000356FFF
    UC:0000000000357000-0000000000357FFF
    WC:0000000000358000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000357000, WC },
    [INFO]        	{ 0x0000000000357000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000358000, 0x0000003FFFCA8000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000357000, WC },
    [INFO]        	{ 0x0000000000357000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000358000, 0x0000003FFFCA8000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000357000, WC },
    [INFO]        	{ 0x0000000000357000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000358000, 0x0000003FFFCA8000, WC },
    Log Output End
    random: 9681
    random: 9682
    random: 9683
    random: 9684
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000001E0280, 0000000000308E78)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000001E0280, 0000000000308E78)
    Result = Unsupported
    random: 9685
    random: 9686
    random: 9687
    random: 9688
    random: 9689
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000000000, 000000000019D000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [000000000019D000, 000000000019E000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000019D000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000019CFFF
    UC:000000000019D000-000000000019DFFF
    WC:000000000019E000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [000000000019E000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000019D000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000019CFFF
    UC:000000000019D000-000000000019DFFF
    WC:000000000019E000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000000000, 000000000019D000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000019D000, 000000000019E000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000019D000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000019CFFF
    UC:000000000019D000-000000000019DFFF
    WC:000000000019E000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [000000000019E000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000019D000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000019CFFF
    UC:000000000019D000-000000000019DFFF
    WC:000000000019E000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000019D000, WC },
    [INFO]        	{ 0x000000000019D000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000019E000, 0x0000003FFFE62000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000019D000, WC },
    [INFO]        	{ 0x000000000019D000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000019E000, 0x0000003FFFE62000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000019D000, WC },
    [INFO]        	{ 0x000000000019D000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000019E000, 0x0000003FFFE62000, WC },
    Log Output End
    random: 9690
    random: 9691
    random: 9692
    random: 9693
    random: 9694
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WC: [0000000000000000, 000000000010B000)
    UC: [000000000010B000, 000000000010C000)
    WC: [000000000010C000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000010B000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000010AFFF
    UC:000000000010B000-000000000010BFFF
    WC:000000000010C000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WC: [0000000000000000, 000000000010B000)
    UC: [000000000010B000, 000000000010C000)
    WC: [000000000010C000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000010B000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000010AFFF
    UC:000000000010B000-000000000010BFFF
    WC:000000000010C000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000010B000, WC },
    [INFO]        	{ 0x000000000010B000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000010C000, 0x0000003FFFEF4000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000010B000, WC },
    [INFO]        	{ 0x000000000010B000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000010C000, 0x0000003FFFEF4000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000010B000, WC },
    [INFO]        	{ 0x000000000010B000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000010C000, 0x0000003FFFEF4000, WC },
    Log Output End
    random: 9695
    random: 9696
    random: 9697
    random: 9698
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000001E3280, 000000000045ADEE)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000001E3280, 000000000045ADEE)
    Result = Unsupported
    random: 9699
    random: 9700
    random: 9701
    random: 9702
    random: 9703
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000000000, 00000000003C8000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000003C8000, 00000000003C9000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000003C8000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000003C7FFF
    UC:00000000003C8000-00000000003C8FFF
    WC:00000000003C9000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [00000000003C9000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000003C8000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000003C7FFF
    UC:00000000003C8000-00000000003C8FFF
    WC:00000000003C9000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000000000, 00000000003C8000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000003C8000, 00000000003C9000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000003C8000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000003C7FFF
    UC:00000000003C8000-00000000003C8FFF
    WC:00000000003C9000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [00000000003C9000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000003C8000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000003C7FFF
    UC:00000000003C8000-00000000003C8FFF
    WC:00000000003C9000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003C8000, WC },
    [INFO]        	{ 0x00000000003C8000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003C9000, 0x0000003FFFC37000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003C8000, WC },
    [INFO]        	{ 0x00000000003C8000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003C9000, 0x0000003FFFC37000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003C8000, WC },
    [INFO]        	{ 0x00000000003C8000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003C9000, 0x0000003FFFC37000, WC },
    Log Output End
    random: 9704
    random: 9705
    random: 9706
    random: 9707
    random: 9708
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WC: [0000000000000000, 0000000000315000)
    UC: [0000000000315000, 0000000000316000)
    WC: [0000000000316000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000000315000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000000314FFF
    UC:0000000000315000-0000000000315FFF
    WC:0000000000316000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WC: [0000000000000000, 0000000000315000)
    UC: [0000000000315000, 0000000000316000)
    WC: [0000000000316000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000000315000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000000314FFF
    UC:0000000000315000-0000000000315FFF
    WC:0000000000316000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000315000, WC },
    [INFO]        	{ 0x0000000000315000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000316000, 0x0000003FFFCEA000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000315000, WC },
    [INFO]        	{ 0x0000000000315000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000316000, 0x0000003FFFCEA000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000315000, WC },
    [INFO]        	{ 0x0000000000315000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000316000, 0x0000003FFFCEA000, WC },
    Log Output End
    random: 9709
    random: 9710
    random: 9711
    random: 9712
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000016E600, 00000000001B157F)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [000000000016E600, 00000000001B157F)
    Result = Unsupported
    random: 9713
    random: 9714
    random: 9715
    random: 9716
    random: 9717
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000000000, 000000000031E000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [000000000031E000, 000000000031F000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000031E000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000031DFFF
    UC:000000000031E000-000000000031EFFF
    WC:000000000031F000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [000000000031F000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000031E000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000031DFFF
    UC:000000000031E000-000000000031EFFF
    WC:000000000031F000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000000000, 000000000031E000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000031E000, 000000000031F000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000031E000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000031DFFF
    UC:000000000031E000-000000000031EFFF
    WC:000000000031F000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [000000000031F000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000031E000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000031DFFF
    UC:000000000031E000-000000000031EFFF
    WC:000000000031F000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000031E000, WC },
    [INFO]        	{ 0x000000000031E000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000031F000, 0x0000003FFFCE1000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000031E000, WC },
    [INFO]        	{ 0x000000000031E000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000031F000, 0x0000003FFFCE1000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000031E000, WC },
    [INFO]        	{ 0x000000000031E000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000031F000, 0x0000003FFFCE1000, WC },
    Log Output End
    random: 9718
    random: 9719
    random: 9720
    random: 9721
    random: 9722
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WC: [0000000000000000, 000000000015E000)
    UC: [000000000015E000, 000000000015F000)
    WC: [000000000015F000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000015E000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000015DFFF
    UC:000000000015E000-000000000015EFFF
    WC:000000000015F000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WC: [0000000000000000, 000000000015E000)
    UC: [000000000015E000, 000000000015F000)
    WC: [000000000015F000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000015E000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000015DFFF
    UC:000000000015E000-000000000015EFFF
    WC:000000000015F000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000015E000, WC },
    [INFO]        	{ 0x000000000015E000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000015F000, 0x0000003FFFEA1000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000015E000, WC },
    [INFO]        	{ 0x000000000015E000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000015F000, 0x0000003FFFEA1000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000015E000, WC },
    [INFO]        	{ 0x000000000015E000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000015F000, 0x0000003FFFEA1000, WC },
    Log Output End
    random: 9723
    random: 9724
    random: 9725
    random: 9726
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000001F580, 00000000002B47FF)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [000000000001F580, 00000000002B47FF)
    Result = Unsupported
    random: 9727
    random: 9728
    random: 9729
    random: 9730
    random: 9731
    random: 9732
    random: 9733
    random: 9734
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000000000, 000000000035D000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [000000000035D000, 000000000035E000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000035D000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000035CFFF
    UC:000000000035D000-000000000035DFFF
    WC:000000000035E000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [000000000035E000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000035D000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000035CFFF
    UC:000000000035D000-000000000035DFFF
    WC:000000000035E000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000000000, 000000000035D000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000035D000, 000000000035E000)
    Count of vertices (0000000000000000 - 0000002000000000) = 28
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000035D000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000035CFFF
    UC:000000000035D000-000000000035DFFF
    WC:000000000035E000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [000000000035E000, 0000004000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000035D000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000035CFFF
    UC:000000000035D000-000000000035DFFF
    WC:000000000035E000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000035D000, WC },
    [INFO]        	{ 0x000000000035D000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000035E000, 0x0000003FFFCA2000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000035D000, WC },
    [INFO]        	{ 0x000000000035D000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000035E000, 0x0000003FFFCA2000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000035D000, WC },
    [INFO]        	{ 0x000000000035D000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000035E000, 0x0000003FFFCA2000, WC },
    Log Output End
    random: 9735
    random: 9736
    random: 9737
    random: 9738
    random: 9739
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WC: [0000000000000000, 00000000001B2000)
    UC: [00000000001B2000, 00000000001B3000)
    WC: [00000000001B3000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000001B2000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000001B1FFF
    UC:00000000001B2000-00000000001B2FFF
    WC:00000000001B3000-0000003FFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WC: [0000000000000000, 00000000001B2000)
    UC: [00000000001B2000, 00000000001B3000)
    WC: [00000000001B3000, 0000004000000000)
    Count of vertices (0000000000000000 - 0000002000000000) = 27
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000001B2000 Mask=0000003FFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000001B1FFF
    UC:00000000001B2000-00000000001B2FFF
    WC:00000000001B3000-0000003FFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000001B2000, WC },
    [INFO]        	{ 0x00000000001B2000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000001B3000, 0x0000003FFFE4D000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000001B2000, WC },
    [INFO]        	{ 0x00000000001B2000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000001B3000, 0x0000003FFFE4D000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000001B2000, WC },
    [INFO]        	{ 0x00000000001B2000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000001B3000, 0x0000003FFFE4D000, WC },
    Log Output End
    random: 9740
    random: 9741
    random: 9742
    random: 9743
    random: 9744
    random: 9745
    random: 9746
    random: 9747
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000038A2800, 000000000503B6B2)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000038A2800, 000000000503B6B2)
    Result = Unsupported
    random: 9748
    random: 9749
    random: 9750
    random: 9751
    random: 9752
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    Log Output End
    random: 9753
    random: 9754
    random: 9755
    random: 9756
    random: 9757
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    Log Output End
    random: 9758
    random: 9759
    random: 9760
    random: 9761
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000040A800, 0000000000E887F6)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [000000000040A800, 0000000000E887F6)
    Result = Unsupported
    random: 9762
    random: 9763
    random: 9764
    random: 9765
    random: 9766
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    Log Output End
    random: 9767
    random: 9768
    random: 9769
    random: 9770
    random: 9771
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    Log Output End
    random: 9772
    random: 9773
    random: 9774
    random: 9775
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000003B0E800, 0000000007A4CC5B)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000003B0E800, 0000000007A4CC5B)
    Result = Unsupported
    random: 9776
    random: 9777
    random: 9778
    random: 9779
    random: 9780
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    Log Output End
    random: 9781
    random: 9782
    random: 9783
    random: 9784
    random: 9785
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    Log Output End
    random: 9786
    random: 9787
    random: 9788
    random: 9789
    random: 9790
    random: 9791
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000014EA800, 00000000018E97EC)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000014EA800, 00000000018E97EC)
    Result = Unsupported
    random: 9792
    random: 9793
    random: 9794
    random: 9795
    random: 9796
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    Log Output End
    random: 9797
    random: 9798
    random: 9799
    random: 9800
    random: 9801
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    Log Output End
    random: 9802
    random: 9803
    random: 9804
    random: 9805
    random: 9806
    random: 9807
    random: 9808
    random: 9809
    random: 9810
    random: 9811
    random: 9812
    random: 9813
    random: 9814
    random: 9815
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000002058800, 0000000005A6562B)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000002058800, 0000000005A6562B)
    Result = Unsupported
    random: 9816
    random: 9817
    random: 9818
    random: 9819
    random: 9820
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    Log Output End
    random: 9821
    random: 9822
    random: 9823
    random: 9824
    random: 9825
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    Log Output End
    random: 9826
    random: 9827
    random: 9828
    random: 9829
    random: 9830
    random: 9831
    random: 9832
    random: 9833
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000022C2800, 0000000002DFF79F)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000022C2800, 0000000002DFF79F)
    Result = Unsupported
    random: 9834
    random: 9835
    random: 9836
    random: 9837
    random: 9838
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    Log Output End
    random: 9839
    random: 9840
    random: 9841
    random: 9842
    random: 9843
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    Log Output End
    random: 9844
    random: 9845
    random: 9846
    random: 9847
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000020BB800, 0000000004D7BE92)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000020BB800, 0000000004D7BE92)
    Result = Unsupported
    random: 9848
    random: 9849
    random: 9850
    random: 9851
    random: 9852
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    Log Output End
    random: 9853
    random: 9854
    random: 9855
    random: 9856
    random: 9857
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    Log Output End
    random: 9858
    random: 9859
    random: 9860
    random: 9861
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000F1B800, 0000000003DFC74F)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000000F1B800, 0000000003DFC74F)
    Result = Unsupported
    random: 9862
    random: 9863
    random: 9864
    random: 9865
    random: 9866
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    Log Output End
    random: 9867
    random: 9868
    random: 9869
    random: 9870
    random: 9871
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    Log Output End
    random: 9872
    random: 9873
    random: 9874
    random: 9875
    random: 9876
    random: 9877
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000002D23800, 0000000005468645)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000002D23800, 0000000005468645)
    Result = Unsupported
    random: 9878
    random: 9879
    random: 9880
    random: 9881
    random: 9882
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    Log Output End
    random: 9883
    random: 9884
    random: 9885
    random: 9886
    random: 9887
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    Log Output End
    random: 9888
    random: 9889
    random: 9890
    random: 9891
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000001F36800, 0000000004FF8E84)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000001F36800, 0000000004FF8E84)
    Result = Unsupported
    random: 9892
    random: 9893
    random: 9894
    random: 9895
    random: 9896
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    Log Output End
    random: 9897
    random: 9898
    random: 9899
    random: 9900
    random: 9901
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0000040000000000, UC },
    Log Output End
    random: 9902
    random: 9903
    random: 9904
    random: 9905
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000002C6F800, 00000000035AE79A)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000002C6F800, 00000000035AE79A)
    Result = Unsupported
    random: 9906
    random: 9907
    random: 9908
    random: 9909
    random: 9910
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000000000, 0000000003911000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000003911000, 0000000003912000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000003911000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000003910FFF
    UC:0000000003911000-0000000003911FFF
    WB:0000000003912000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000003912000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000003911000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000003910FFF
    UC:0000000003911000-0000000003911FFF
    WB:0000000003912000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000000000, 0000000003911000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000003911000, 0000000003912000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000003911000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000003910FFF
    UC:0000000003911000-0000000003911FFF
    WB:0000000003912000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000003912000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000003911000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000003910FFF
    UC:0000000003911000-0000000003911FFF
    WB:0000000003912000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003911000, WB },
    [INFO]        	{ 0x0000000003911000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003912000, 0x000003FFFC6EE000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003911000, WB },
    [INFO]        	{ 0x0000000003911000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003912000, 0x000003FFFC6EE000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003911000, WB },
    [INFO]        	{ 0x0000000003911000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003912000, 0x000003FFFC6EE000, WB },
    Log Output End
    random: 9911
    random: 9912
    random: 9913
    random: 9914
    random: 9915
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WB: [0000000000000000, 0000000000377000)
    UC: [0000000000377000, 0000000000378000)
    WB: [0000000000378000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 32
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000000377000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000000376FFF
    UC:0000000000377000-0000000000377FFF
    WB:0000000000378000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WB: [0000000000000000, 0000000000377000)
    UC: [0000000000377000, 0000000000378000)
    WB: [0000000000378000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 32
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000000377000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000000376FFF
    UC:0000000000377000-0000000000377FFF
    WB:0000000000378000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000377000, WB },
    [INFO]        	{ 0x0000000000377000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000378000, 0x000003FFFFC88000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000377000, WB },
    [INFO]        	{ 0x0000000000377000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000378000, 0x000003FFFFC88000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000377000, WB },
    [INFO]        	{ 0x0000000000377000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000378000, 0x000003FFFFC88000, WB },
    Log Output End
    random: 9916
    random: 9917
    random: 9918
    random: 9919
    random: 9920
    random: 9921
    random: 9922
    random: 9923
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000353C800, 0000000005B53E06)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [000000000353C800, 0000000005B53E06)
    Result = Unsupported
    random: 9924
    random: 9925
    random: 9926
    random: 9927
    random: 9928
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000000000, 0000000003B8A000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000003B8A000, 0000000003B8B000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000003B8A000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000003B89FFF
    UC:0000000003B8A000-0000000003B8AFFF
    WB:0000000003B8B000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000003B8B000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000003B8A000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000003B89FFF
    UC:0000000003B8A000-0000000003B8AFFF
    WB:0000000003B8B000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000000000, 0000000003B8A000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000003B8A000, 0000000003B8B000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000003B8A000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000003B89FFF
    UC:0000000003B8A000-0000000003B8AFFF
    WB:0000000003B8B000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000003B8B000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000003B8A000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000003B89FFF
    UC:0000000003B8A000-0000000003B8AFFF
    WB:0000000003B8B000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003B8A000, WB },
    [INFO]        	{ 0x0000000003B8A000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003B8B000, 0x000003FFFC475000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003B8A000, WB },
    [INFO]        	{ 0x0000000003B8A000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003B8B000, 0x000003FFFC475000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003B8A000, WB },
    [INFO]        	{ 0x0000000003B8A000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003B8B000, 0x000003FFFC475000, WB },
    Log Output End
    random: 9929
    random: 9930
    random: 9931
    random: 9932
    random: 9933
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WB: [0000000000000000, 00000000005C0000)
    UC: [00000000005C0000, 00000000005C1000)
    WB: [00000000005C1000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 33
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000005C0000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000005BFFFF
    UC:00000000005C0000-00000000005C0FFF
    WB:00000000005C1000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WB: [0000000000000000, 00000000005C0000)
    UC: [00000000005C0000, 00000000005C1000)
    WB: [00000000005C1000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 33
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000005C0000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000005BFFFF
    UC:00000000005C0000-00000000005C0FFF
    WB:00000000005C1000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000005C0000, WB },
    [INFO]        	{ 0x00000000005C0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000005C1000, 0x000003FFFFA3F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000005C0000, WB },
    [INFO]        	{ 0x00000000005C0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000005C1000, 0x000003FFFFA3F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000005C0000, WB },
    [INFO]        	{ 0x00000000005C0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000005C1000, 0x000003FFFFA3F000, WB },
    Log Output End
    random: 9934
    random: 9935
    random: 9936
    random: 9937
    random: 9938
    random: 9939
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000001B4D800, 00000000035D1F4C)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000001B4D800, 00000000035D1F4C)
    Result = Unsupported
    random: 9940
    random: 9941
    random: 9942
    random: 9943
    random: 9944
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000000000, 0000000001FAA000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000001FAA000, 0000000001FAB000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000001FAA000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000001FA9FFF
    UC:0000000001FAA000-0000000001FAAFFF
    WB:0000000001FAB000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000001FAB000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000001FAA000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000001FA9FFF
    UC:0000000001FAA000-0000000001FAAFFF
    WB:0000000001FAB000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000000000, 0000000001FAA000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000001FAA000, 0000000001FAB000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000001FAA000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000001FA9FFF
    UC:0000000001FAA000-0000000001FAAFFF
    WB:0000000001FAB000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000001FAB000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000001FAA000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000001FA9FFF
    UC:0000000001FAA000-0000000001FAAFFF
    WB:0000000001FAB000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001FAA000, WB },
    [INFO]        	{ 0x0000000001FAA000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001FAB000, 0x000003FFFE055000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001FAA000, WB },
    [INFO]        	{ 0x0000000001FAA000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001FAB000, 0x000003FFFE055000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001FAA000, WB },
    [INFO]        	{ 0x0000000001FAA000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001FAB000, 0x000003FFFE055000, WB },
    Log Output End
    random: 9945
    random: 9946
    random: 9947
    random: 9948
    random: 9949
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WB: [0000000000000000, 0000000002B4B000)
    UC: [0000000002B4B000, 0000000002B4C000)
    WB: [0000000002B4C000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000002B4B000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000002B4AFFF
    UC:0000000002B4B000-0000000002B4BFFF
    WB:0000000002B4C000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WB: [0000000000000000, 0000000002B4B000)
    UC: [0000000002B4B000, 0000000002B4C000)
    WB: [0000000002B4C000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000002B4B000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000002B4AFFF
    UC:0000000002B4B000-0000000002B4BFFF
    WB:0000000002B4C000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002B4B000, WB },
    [INFO]        	{ 0x0000000002B4B000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000002B4C000, 0x000003FFFD4B4000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002B4B000, WB },
    [INFO]        	{ 0x0000000002B4B000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000002B4C000, 0x000003FFFD4B4000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002B4B000, WB },
    [INFO]        	{ 0x0000000002B4B000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000002B4C000, 0x000003FFFD4B4000, WB },
    Log Output End
    random: 9950
    random: 9951
    random: 9952
    random: 9953
    random: 9954
    random: 9955
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000003B95800, 0000000005B28E2A)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000003B95800, 0000000005B28E2A)
    Result = Unsupported
    random: 9956
    random: 9957
    random: 9958
    random: 9959
    random: 9960
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000000000, 0000000003A79000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000003A79000, 0000000003A7A000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000003A79000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000003A78FFF
    UC:0000000003A79000-0000000003A79FFF
    WB:0000000003A7A000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000003A7A000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000003A79000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000003A78FFF
    UC:0000000003A79000-0000000003A79FFF
    WB:0000000003A7A000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000000000, 0000000003A79000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000003A79000, 0000000003A7A000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000003A79000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000003A78FFF
    UC:0000000003A79000-0000000003A79FFF
    WB:0000000003A7A000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000003A7A000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000003A79000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000003A78FFF
    UC:0000000003A79000-0000000003A79FFF
    WB:0000000003A7A000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003A79000, WB },
    [INFO]        	{ 0x0000000003A79000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003A7A000, 0x000003FFFC586000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003A79000, WB },
    [INFO]        	{ 0x0000000003A79000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003A7A000, 0x000003FFFC586000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003A79000, WB },
    [INFO]        	{ 0x0000000003A79000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003A7A000, 0x000003FFFC586000, WB },
    Log Output End
    random: 9961
    random: 9962
    random: 9963
    random: 9964
    random: 9965
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WB: [0000000000000000, 00000000015F3000)
    UC: [00000000015F3000, 00000000015F4000)
    WB: [00000000015F4000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000015F3000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000015F2FFF
    UC:00000000015F3000-00000000015F3FFF
    WB:00000000015F4000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WB: [0000000000000000, 00000000015F3000)
    UC: [00000000015F3000, 00000000015F4000)
    WB: [00000000015F4000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000015F3000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000015F2FFF
    UC:00000000015F3000-00000000015F3FFF
    WB:00000000015F4000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000015F3000, WB },
    [INFO]        	{ 0x00000000015F3000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000015F4000, 0x000003FFFEA0C000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000015F3000, WB },
    [INFO]        	{ 0x00000000015F3000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000015F4000, 0x000003FFFEA0C000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000015F3000, WB },
    [INFO]        	{ 0x00000000015F3000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000015F4000, 0x000003FFFEA0C000, WB },
    Log Output End
    random: 9966
    random: 9967
    random: 9968
    random: 9969
    random: 9970
    random: 9971
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000002D5F800, 00000000066C5575)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000002D5F800, 00000000066C5575)
    Result = Unsupported
    random: 9972
    random: 9973
    random: 9974
    random: 9975
    random: 9976
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000000000, 0000000002885000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000002885000, 0000000002886000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000002885000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000002884FFF
    UC:0000000002885000-0000000002885FFF
    WB:0000000002886000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000002886000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000002885000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000002884FFF
    UC:0000000002885000-0000000002885FFF
    WB:0000000002886000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000000000, 0000000002885000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000002885000, 0000000002886000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000002885000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000002884FFF
    UC:0000000002885000-0000000002885FFF
    WB:0000000002886000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000002886000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000002885000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000002884FFF
    UC:0000000002885000-0000000002885FFF
    WB:0000000002886000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002885000, WB },
    [INFO]        	{ 0x0000000002885000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000002886000, 0x000003FFFD77A000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002885000, WB },
    [INFO]        	{ 0x0000000002885000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000002886000, 0x000003FFFD77A000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002885000, WB },
    [INFO]        	{ 0x0000000002885000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000002886000, 0x000003FFFD77A000, WB },
    Log Output End
    random: 9977
    random: 9978
    random: 9979
    random: 9980
    random: 9981
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WB: [0000000000000000, 0000000002659000)
    UC: [0000000002659000, 000000000265A000)
    WB: [000000000265A000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000002659000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000002658FFF
    UC:0000000002659000-0000000002659FFF
    WB:000000000265A000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WB: [0000000000000000, 0000000002659000)
    UC: [0000000002659000, 000000000265A000)
    WB: [000000000265A000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000002659000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000002658FFF
    UC:0000000002659000-0000000002659FFF
    WB:000000000265A000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002659000, WB },
    [INFO]        	{ 0x0000000002659000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000265A000, 0x000003FFFD9A6000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002659000, WB },
    [INFO]        	{ 0x0000000002659000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000265A000, 0x000003FFFD9A6000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002659000, WB },
    [INFO]        	{ 0x0000000002659000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000265A000, 0x000003FFFD9A6000, WB },
    Log Output End
    random: 9982
    random: 9983
    random: 9984
    random: 9985
    random: 9986
    random: 9987
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000C15800, 0000000002BD0FA1)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000000C15800, 0000000002BD0FA1)
    Result = Unsupported
    random: 9988
    random: 9989
    random: 9990
    random: 9991
    random: 9992
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000000000, 00000000008FA000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000008FA000, 00000000008FB000)
    Count of vertices (0000000000000000 - 0000020000000000) = 34
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000008FA000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000008F9FFF
    UC:00000000008FA000-00000000008FAFFF
    WB:00000000008FB000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [00000000008FB000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000008FA000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000008F9FFF
    UC:00000000008FA000-00000000008FAFFF
    WB:00000000008FB000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000000000, 00000000008FA000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000008FA000, 00000000008FB000)
    Count of vertices (0000000000000000 - 0000020000000000) = 34
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000008FA000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000008F9FFF
    UC:00000000008FA000-00000000008FAFFF
    WB:00000000008FB000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [00000000008FB000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000008FA000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000008F9FFF
    UC:00000000008FA000-00000000008FAFFF
    WB:00000000008FB000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000008FA000, WB },
    [INFO]        	{ 0x00000000008FA000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000008FB000, 0x000003FFFF705000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000008FA000, WB },
    [INFO]        	{ 0x00000000008FA000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000008FB000, 0x000003FFFF705000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000008FA000, WB },
    [INFO]        	{ 0x00000000008FA000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000008FB000, 0x000003FFFF705000, WB },
    Log Output End
    random: 9993
    random: 9994
    random: 9995
    random: 9996
    random: 9997
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WB: [0000000000000000, 0000000003F40000)
    UC: [0000000003F40000, 0000000003F41000)
    WB: [0000000003F41000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000003F40000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000003F3FFFF
    UC:0000000003F40000-0000000003F40FFF
    WB:0000000003F41000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WB: [0000000000000000, 0000000003F40000)
    UC: [0000000003F40000, 0000000003F41000)
    WB: [0000000003F41000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000003F40000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000003F3FFFF
    UC:0000000003F40000-0000000003F40FFF
    WB:0000000003F41000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003F40000, WB },
    [INFO]        	{ 0x0000000003F40000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003F41000, 0x000003FFFC0BF000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003F40000, WB },
    [INFO]        	{ 0x0000000003F40000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003F41000, 0x000003FFFC0BF000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003F40000, WB },
    [INFO]        	{ 0x0000000003F40000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003F41000, 0x000003FFFC0BF000, WB },
    Log Output End
    random: 9998
    random: 9999
    random: 10000
    random: 10001
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000002AE800, 0000000002A377E6)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000002AE800, 0000000002A377E6)
    Result = Unsupported
    random: 10002
    random: 10003
    random: 10004
    random: 10005
    random: 10006
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000000000, 000000000144F000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [000000000144F000, 0000000001450000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=000000000144F000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000000144EFFF
    UC:000000000144F000-000000000144FFFF
    WB:0000000001450000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000001450000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=000000000144F000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000000144EFFF
    UC:000000000144F000-000000000144FFFF
    WB:0000000001450000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000000000, 000000000144F000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000144F000, 0000000001450000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=000000000144F000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000000144EFFF
    UC:000000000144F000-000000000144FFFF
    WB:0000000001450000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000001450000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=000000000144F000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000000144EFFF
    UC:000000000144F000-000000000144FFFF
    WB:0000000001450000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000144F000, WB },
    [INFO]        	{ 0x000000000144F000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001450000, 0x000003FFFEBB0000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000144F000, WB },
    [INFO]        	{ 0x000000000144F000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001450000, 0x000003FFFEBB0000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000144F000, WB },
    [INFO]        	{ 0x000000000144F000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001450000, 0x000003FFFEBB0000, WB },
    Log Output End
    random: 10007
    random: 10008
    random: 10009
    random: 10010
    random: 10011
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WB: [0000000000000000, 0000000003C77000)
    UC: [0000000003C77000, 0000000003C78000)
    WB: [0000000003C78000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000003C77000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000003C76FFF
    UC:0000000003C77000-0000000003C77FFF
    WB:0000000003C78000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WB: [0000000000000000, 0000000003C77000)
    UC: [0000000003C77000, 0000000003C78000)
    WB: [0000000003C78000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000003C77000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000003C76FFF
    UC:0000000003C77000-0000000003C77FFF
    WB:0000000003C78000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003C77000, WB },
    [INFO]        	{ 0x0000000003C77000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003C78000, 0x000003FFFC388000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003C77000, WB },
    [INFO]        	{ 0x0000000003C77000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003C78000, 0x000003FFFC388000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003C77000, WB },
    [INFO]        	{ 0x0000000003C77000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003C78000, 0x000003FFFC388000, WB },
    Log Output End
    random: 10012
    random: 10013
    random: 10014
    random: 10015
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000002D8B800, 000000000565EE30)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000002D8B800, 000000000565EE30)
    Result = Unsupported
    random: 10016
    random: 10017
    random: 10018
    random: 10019
    random: 10020
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000000000, 000000000197C000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [000000000197C000, 000000000197D000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=000000000197C000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000000197BFFF
    UC:000000000197C000-000000000197CFFF
    WB:000000000197D000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [000000000197D000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=000000000197C000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000000197BFFF
    UC:000000000197C000-000000000197CFFF
    WB:000000000197D000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000000000, 000000000197C000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000197C000, 000000000197D000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=000000000197C000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000000197BFFF
    UC:000000000197C000-000000000197CFFF
    WB:000000000197D000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [000000000197D000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=000000000197C000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000000197BFFF
    UC:000000000197C000-000000000197CFFF
    WB:000000000197D000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000197C000, WB },
    [INFO]        	{ 0x000000000197C000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000197D000, 0x000003FFFE683000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000197C000, WB },
    [INFO]        	{ 0x000000000197C000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000197D000, 0x000003FFFE683000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000197C000, WB },
    [INFO]        	{ 0x000000000197C000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000197D000, 0x000003FFFE683000, WB },
    Log Output End
    random: 10021
    random: 10022
    random: 10023
    random: 10024
    random: 10025
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WB: [0000000000000000, 0000000003181000)
    UC: [0000000003181000, 0000000003182000)
    WB: [0000000003182000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000003181000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000003180FFF
    UC:0000000003181000-0000000003181FFF
    WB:0000000003182000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WB: [0000000000000000, 0000000003181000)
    UC: [0000000003181000, 0000000003182000)
    WB: [0000000003182000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000003181000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000003180FFF
    UC:0000000003181000-0000000003181FFF
    WB:0000000003182000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003181000, WB },
    [INFO]        	{ 0x0000000003181000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003182000, 0x000003FFFCE7E000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003181000, WB },
    [INFO]        	{ 0x0000000003181000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003182000, 0x000003FFFCE7E000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003181000, WB },
    [INFO]        	{ 0x0000000003181000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003182000, 0x000003FFFCE7E000, WB },
    Log Output End
    random: 10026
    random: 10027
    random: 10028
    random: 10029
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000001BAD800, 0000000002673FB6)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000001BAD800, 0000000002673FB6)
    Result = Unsupported
    random: 10030
    random: 10031
    random: 10032
    random: 10033
    random: 10034
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000000000, 00000000039B6000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000039B6000, 00000000039B7000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000039B6000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000039B5FFF
    UC:00000000039B6000-00000000039B6FFF
    WB:00000000039B7000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [00000000039B7000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000039B6000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000039B5FFF
    UC:00000000039B6000-00000000039B6FFF
    WB:00000000039B7000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000000000, 00000000039B6000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000039B6000, 00000000039B7000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000039B6000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000039B5FFF
    UC:00000000039B6000-00000000039B6FFF
    WB:00000000039B7000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [00000000039B7000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000039B6000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000039B5FFF
    UC:00000000039B6000-00000000039B6FFF
    WB:00000000039B7000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000039B6000, WB },
    [INFO]        	{ 0x00000000039B6000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000039B7000, 0x000003FFFC649000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000039B6000, WB },
    [INFO]        	{ 0x00000000039B6000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000039B7000, 0x000003FFFC649000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000039B6000, WB },
    [INFO]        	{ 0x00000000039B6000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000039B7000, 0x000003FFFC649000, WB },
    Log Output End
    random: 10035
    random: 10036
    random: 10037
    random: 10038
    random: 10039
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WB: [0000000000000000, 0000000000148000)
    UC: [0000000000148000, 0000000000149000)
    WB: [0000000000149000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 31
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000000148000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000000147FFF
    UC:0000000000148000-0000000000148FFF
    WB:0000000000149000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WB: [0000000000000000, 0000000000148000)
    UC: [0000000000148000, 0000000000149000)
    WB: [0000000000149000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 31
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000000148000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000000147FFF
    UC:0000000000148000-0000000000148FFF
    WB:0000000000149000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000148000, WB },
    [INFO]        	{ 0x0000000000148000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000149000, 0x000003FFFFEB7000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000148000, WB },
    [INFO]        	{ 0x0000000000148000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000149000, 0x000003FFFFEB7000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000148000, WB },
    [INFO]        	{ 0x0000000000148000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000149000, 0x000003FFFFEB7000, WB },
    Log Output End
    random: 10040
    random: 10041
    random: 10042
    random: 10043
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000023D6800, 0000000003427F6E)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000023D6800, 0000000003427F6E)
    Result = Unsupported
    random: 10044
    random: 10045
    random: 10046
    random: 10047
    random: 10048
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000000000, 00000000033BC000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000033BC000, 00000000033BD000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000033BC000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000033BBFFF
    UC:00000000033BC000-00000000033BCFFF
    WB:00000000033BD000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [00000000033BD000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000033BC000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000033BBFFF
    UC:00000000033BC000-00000000033BCFFF
    WB:00000000033BD000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000000000, 00000000033BC000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000033BC000, 00000000033BD000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000033BC000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000033BBFFF
    UC:00000000033BC000-00000000033BCFFF
    WB:00000000033BD000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [00000000033BD000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000033BC000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000033BBFFF
    UC:00000000033BC000-00000000033BCFFF
    WB:00000000033BD000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000033BC000, WB },
    [INFO]        	{ 0x00000000033BC000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000033BD000, 0x000003FFFCC43000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000033BC000, WB },
    [INFO]        	{ 0x00000000033BC000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000033BD000, 0x000003FFFCC43000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000033BC000, WB },
    [INFO]        	{ 0x00000000033BC000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000033BD000, 0x000003FFFCC43000, WB },
    Log Output End
    random: 10049
    random: 10050
    random: 10051
    random: 10052
    random: 10053
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WB: [0000000000000000, 0000000003FFD000)
    UC: [0000000003FFD000, 0000000003FFE000)
    WB: [0000000003FFE000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000003FFD000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000003FFCFFF
    UC:0000000003FFD000-0000000003FFDFFF
    WB:0000000003FFE000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WB: [0000000000000000, 0000000003FFD000)
    UC: [0000000003FFD000, 0000000003FFE000)
    WB: [0000000003FFE000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000003FFD000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000003FFCFFF
    UC:0000000003FFD000-0000000003FFDFFF
    WB:0000000003FFE000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003FFD000, WB },
    [INFO]        	{ 0x0000000003FFD000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003FFE000, 0x000003FFFC002000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003FFD000, WB },
    [INFO]        	{ 0x0000000003FFD000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003FFE000, 0x000003FFFC002000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003FFD000, WB },
    [INFO]        	{ 0x0000000003FFD000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003FFE000, 0x000003FFFC002000, WB },
    Log Output End
    random: 10054
    random: 10055
    random: 10056
    random: 10057
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000002918800, 000000000375776E)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000002918800, 000000000375776E)
    Result = Unsupported
    random: 10058
    random: 10059
    random: 10060
    random: 10061
    random: 10062
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000000000, 0000000003B88000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000003B88000, 0000000003B89000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000003B88000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000003B87FFF
    UC:0000000003B88000-0000000003B88FFF
    WT:0000000003B89000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000003B89000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000003B88000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000003B87FFF
    UC:0000000003B88000-0000000003B88FFF
    WT:0000000003B89000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000000000, 0000000003B88000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000003B88000, 0000000003B89000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000003B88000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000003B87FFF
    UC:0000000003B88000-0000000003B88FFF
    WT:0000000003B89000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000003B89000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000003B88000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000003B87FFF
    UC:0000000003B88000-0000000003B88FFF
    WT:0000000003B89000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003B88000, WT },
    [INFO]        	{ 0x0000000003B88000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003B89000, 0x000003FFFC477000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003B88000, WT },
    [INFO]        	{ 0x0000000003B88000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003B89000, 0x000003FFFC477000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003B88000, WT },
    [INFO]        	{ 0x0000000003B88000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003B89000, 0x000003FFFC477000, WT },
    Log Output End
    random: 10063
    random: 10064
    random: 10065
    random: 10066
    random: 10067
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WT: [0000000000000000, 0000000001608000)
    UC: [0000000001608000, 0000000001609000)
    WT: [0000000001609000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000001608000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000001607FFF
    UC:0000000001608000-0000000001608FFF
    WT:0000000001609000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WT: [0000000000000000, 0000000001608000)
    UC: [0000000001608000, 0000000001609000)
    WT: [0000000001609000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000001608000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000001607FFF
    UC:0000000001608000-0000000001608FFF
    WT:0000000001609000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001608000, WT },
    [INFO]        	{ 0x0000000001608000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001609000, 0x000003FFFE9F7000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001608000, WT },
    [INFO]        	{ 0x0000000001608000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001609000, 0x000003FFFE9F7000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001608000, WT },
    [INFO]        	{ 0x0000000001608000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001609000, 0x000003FFFE9F7000, WT },
    Log Output End
    random: 10068
    random: 10069
    random: 10070
    random: 10071
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000026BA800, 00000000033FC780)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000026BA800, 00000000033FC780)
    Result = Unsupported
    random: 10072
    random: 10073
    random: 10074
    random: 10075
    random: 10076
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000000000, 0000000002EEC000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000002EEC000, 0000000002EED000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000002EEC000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000002EEBFFF
    UC:0000000002EEC000-0000000002EECFFF
    WT:0000000002EED000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000002EED000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000002EEC000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000002EEBFFF
    UC:0000000002EEC000-0000000002EECFFF
    WT:0000000002EED000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000000000, 0000000002EEC000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000002EEC000, 0000000002EED000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000002EEC000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000002EEBFFF
    UC:0000000002EEC000-0000000002EECFFF
    WT:0000000002EED000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000002EED000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000002EEC000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000002EEBFFF
    UC:0000000002EEC000-0000000002EECFFF
    WT:0000000002EED000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002EEC000, WT },
    [INFO]        	{ 0x0000000002EEC000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000002EED000, 0x000003FFFD113000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002EEC000, WT },
    [INFO]        	{ 0x0000000002EEC000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000002EED000, 0x000003FFFD113000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002EEC000, WT },
    [INFO]        	{ 0x0000000002EEC000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000002EED000, 0x000003FFFD113000, WT },
    Log Output End
    random: 10077
    random: 10078
    random: 10079
    random: 10080
    random: 10081
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WT: [0000000000000000, 0000000001AC5000)
    UC: [0000000001AC5000, 0000000001AC6000)
    WT: [0000000001AC6000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000001AC5000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000001AC4FFF
    UC:0000000001AC5000-0000000001AC5FFF
    WT:0000000001AC6000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WT: [0000000000000000, 0000000001AC5000)
    UC: [0000000001AC5000, 0000000001AC6000)
    WT: [0000000001AC6000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000001AC5000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000001AC4FFF
    UC:0000000001AC5000-0000000001AC5FFF
    WT:0000000001AC6000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001AC5000, WT },
    [INFO]        	{ 0x0000000001AC5000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001AC6000, 0x000003FFFE53A000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001AC5000, WT },
    [INFO]        	{ 0x0000000001AC5000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001AC6000, 0x000003FFFE53A000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001AC5000, WT },
    [INFO]        	{ 0x0000000001AC5000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001AC6000, 0x000003FFFE53A000, WT },
    Log Output End
    random: 10082
    random: 10083
    random: 10084
    random: 10085
    random: 10086
    random: 10087
    random: 10088
    random: 10089
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000001620800, 00000000040EC714)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000001620800, 00000000040EC714)
    Result = Unsupported
    random: 10090
    random: 10091
    random: 10092
    random: 10093
    random: 10094
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000000000, 00000000006DE000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000006DE000, 00000000006DF000)
    Count of vertices (0000000000000000 - 0000020000000000) = 33
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000006DE000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000006DDFFF
    UC:00000000006DE000-00000000006DEFFF
    WT:00000000006DF000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [00000000006DF000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000006DE000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000006DDFFF
    UC:00000000006DE000-00000000006DEFFF
    WT:00000000006DF000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000000000, 00000000006DE000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000006DE000, 00000000006DF000)
    Count of vertices (0000000000000000 - 0000020000000000) = 33
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000006DE000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000006DDFFF
    UC:00000000006DE000-00000000006DEFFF
    WT:00000000006DF000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [00000000006DF000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000006DE000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000006DDFFF
    UC:00000000006DE000-00000000006DEFFF
    WT:00000000006DF000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000006DE000, WT },
    [INFO]        	{ 0x00000000006DE000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000006DF000, 0x000003FFFF921000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000006DE000, WT },
    [INFO]        	{ 0x00000000006DE000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000006DF000, 0x000003FFFF921000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000006DE000, WT },
    [INFO]        	{ 0x00000000006DE000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000006DF000, 0x000003FFFF921000, WT },
    Log Output End
    random: 10095
    random: 10096
    random: 10097
    random: 10098
    random: 10099
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WT: [0000000000000000, 0000000000231000)
    UC: [0000000000231000, 0000000000232000)
    WT: [0000000000232000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 32
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000000231000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000000230FFF
    UC:0000000000231000-0000000000231FFF
    WT:0000000000232000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WT: [0000000000000000, 0000000000231000)
    UC: [0000000000231000, 0000000000232000)
    WT: [0000000000232000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 32
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000000231000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000000230FFF
    UC:0000000000231000-0000000000231FFF
    WT:0000000000232000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000231000, WT },
    [INFO]        	{ 0x0000000000231000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000232000, 0x000003FFFFDCE000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000231000, WT },
    [INFO]        	{ 0x0000000000231000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000232000, 0x000003FFFFDCE000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000231000, WT },
    [INFO]        	{ 0x0000000000231000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000232000, 0x000003FFFFDCE000, WT },
    Log Output End
    random: 10100
    random: 10101
    random: 10102
    random: 10103
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000001747800, 0000000003FBD715)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000001747800, 0000000003FBD715)
    Result = Unsupported
    random: 10104
    random: 10105
    random: 10106
    random: 10107
    random: 10108
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000000000, 0000000001DE1000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000001DE1000, 0000000001DE2000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000001DE1000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000001DE0FFF
    UC:0000000001DE1000-0000000001DE1FFF
    WT:0000000001DE2000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000001DE2000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000001DE1000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000001DE0FFF
    UC:0000000001DE1000-0000000001DE1FFF
    WT:0000000001DE2000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000000000, 0000000001DE1000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000001DE1000, 0000000001DE2000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000001DE1000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000001DE0FFF
    UC:0000000001DE1000-0000000001DE1FFF
    WT:0000000001DE2000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000001DE2000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000001DE1000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000001DE0FFF
    UC:0000000001DE1000-0000000001DE1FFF
    WT:0000000001DE2000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001DE1000, WT },
    [INFO]        	{ 0x0000000001DE1000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001DE2000, 0x000003FFFE21E000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001DE1000, WT },
    [INFO]        	{ 0x0000000001DE1000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001DE2000, 0x000003FFFE21E000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001DE1000, WT },
    [INFO]        	{ 0x0000000001DE1000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001DE2000, 0x000003FFFE21E000, WT },
    Log Output End
    random: 10109
    random: 10110
    random: 10111
    random: 10112
    random: 10113
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WT: [0000000000000000, 0000000003E28000)
    UC: [0000000003E28000, 0000000003E29000)
    WT: [0000000003E29000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000003E28000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000003E27FFF
    UC:0000000003E28000-0000000003E28FFF
    WT:0000000003E29000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WT: [0000000000000000, 0000000003E28000)
    UC: [0000000003E28000, 0000000003E29000)
    WT: [0000000003E29000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000003E28000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000003E27FFF
    UC:0000000003E28000-0000000003E28FFF
    WT:0000000003E29000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003E28000, WT },
    [INFO]        	{ 0x0000000003E28000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003E29000, 0x000003FFFC1D7000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003E28000, WT },
    [INFO]        	{ 0x0000000003E28000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003E29000, 0x000003FFFC1D7000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003E28000, WT },
    [INFO]        	{ 0x0000000003E28000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003E29000, 0x000003FFFC1D7000, WT },
    Log Output End
    random: 10114
    random: 10115
    random: 10116
    random: 10117
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000002D01800, 00000000041B9717)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000002D01800, 00000000041B9717)
    Result = Unsupported
    random: 10118
    random: 10119
    random: 10120
    random: 10121
    random: 10122
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000000000, 0000000003456000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000003456000, 0000000003457000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000003456000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000003455FFF
    UC:0000000003456000-0000000003456FFF
    WT:0000000003457000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000003457000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000003456000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000003455FFF
    UC:0000000003456000-0000000003456FFF
    WT:0000000003457000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000000000, 0000000003456000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000003456000, 0000000003457000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000003456000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000003455FFF
    UC:0000000003456000-0000000003456FFF
    WT:0000000003457000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000003457000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000003456000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000003455FFF
    UC:0000000003456000-0000000003456FFF
    WT:0000000003457000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003456000, WT },
    [INFO]        	{ 0x0000000003456000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003457000, 0x000003FFFCBA9000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003456000, WT },
    [INFO]        	{ 0x0000000003456000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003457000, 0x000003FFFCBA9000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003456000, WT },
    [INFO]        	{ 0x0000000003456000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003457000, 0x000003FFFCBA9000, WT },
    Log Output End
    random: 10123
    random: 10124
    random: 10125
    random: 10126
    random: 10127
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WT: [0000000000000000, 0000000003692000)
    UC: [0000000003692000, 0000000003693000)
    WT: [0000000003693000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000003692000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000003691FFF
    UC:0000000003692000-0000000003692FFF
    WT:0000000003693000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WT: [0000000000000000, 0000000003692000)
    UC: [0000000003692000, 0000000003693000)
    WT: [0000000003693000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000003692000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000003691FFF
    UC:0000000003692000-0000000003692FFF
    WT:0000000003693000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003692000, WT },
    [INFO]        	{ 0x0000000003692000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003693000, 0x000003FFFC96D000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003692000, WT },
    [INFO]        	{ 0x0000000003692000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003693000, 0x000003FFFC96D000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003692000, WT },
    [INFO]        	{ 0x0000000003692000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003693000, 0x000003FFFC96D000, WT },
    Log Output End
    random: 10128
    random: 10129
    random: 10130
    random: 10131
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000384800, 00000000028CF7E0)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000000384800, 00000000028CF7E0)
    Result = Unsupported
    random: 10132
    random: 10133
    random: 10134
    random: 10135
    random: 10136
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000000000, 0000000002C91000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000002C91000, 0000000002C92000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000002C91000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000002C90FFF
    UC:0000000002C91000-0000000002C91FFF
    WT:0000000002C92000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000002C92000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000002C91000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000002C90FFF
    UC:0000000002C91000-0000000002C91FFF
    WT:0000000002C92000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000000000, 0000000002C91000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000002C91000, 0000000002C92000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000002C91000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000002C90FFF
    UC:0000000002C91000-0000000002C91FFF
    WT:0000000002C92000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000002C92000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000002C91000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000002C90FFF
    UC:0000000002C91000-0000000002C91FFF
    WT:0000000002C92000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002C91000, WT },
    [INFO]        	{ 0x0000000002C91000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000002C92000, 0x000003FFFD36E000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002C91000, WT },
    [INFO]        	{ 0x0000000002C91000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000002C92000, 0x000003FFFD36E000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002C91000, WT },
    [INFO]        	{ 0x0000000002C91000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000002C92000, 0x000003FFFD36E000, WT },
    Log Output End
    random: 10137
    random: 10138
    random: 10139
    random: 10140
    random: 10141
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WT: [0000000000000000, 000000000394E000)
    UC: [000000000394E000, 000000000394F000)
    WT: [000000000394F000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=000000000394E000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000000394DFFF
    UC:000000000394E000-000000000394EFFF
    WT:000000000394F000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WT: [0000000000000000, 000000000394E000)
    UC: [000000000394E000, 000000000394F000)
    WT: [000000000394F000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=000000000394E000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000000394DFFF
    UC:000000000394E000-000000000394EFFF
    WT:000000000394F000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000394E000, WT },
    [INFO]        	{ 0x000000000394E000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000394F000, 0x000003FFFC6B1000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000394E000, WT },
    [INFO]        	{ 0x000000000394E000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000394F000, 0x000003FFFC6B1000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000394E000, WT },
    [INFO]        	{ 0x000000000394E000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000394F000, 0x000003FFFC6B1000, WT },
    Log Output End
    random: 10142
    random: 10143
    random: 10144
    random: 10145
    random: 10146
    random: 10147
    random: 10148
    random: 10149
    random: 10150
    random: 10151
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000001D3F800, 0000000005971648)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000001D3F800, 0000000005971648)
    Result = Unsupported
    random: 10152
    random: 10153
    random: 10154
    random: 10155
    random: 10156
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000000000, 00000000021F2000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000021F2000, 00000000021F3000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000021F2000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000021F1FFF
    UC:00000000021F2000-00000000021F2FFF
    WT:00000000021F3000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [00000000021F3000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000021F2000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000021F1FFF
    UC:00000000021F2000-00000000021F2FFF
    WT:00000000021F3000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000000000, 00000000021F2000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000021F2000, 00000000021F3000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000021F2000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000021F1FFF
    UC:00000000021F2000-00000000021F2FFF
    WT:00000000021F3000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [00000000021F3000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000021F2000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000021F1FFF
    UC:00000000021F2000-00000000021F2FFF
    WT:00000000021F3000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000021F2000, WT },
    [INFO]        	{ 0x00000000021F2000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000021F3000, 0x000003FFFDE0D000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000021F2000, WT },
    [INFO]        	{ 0x00000000021F2000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000021F3000, 0x000003FFFDE0D000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000021F2000, WT },
    [INFO]        	{ 0x00000000021F2000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000021F3000, 0x000003FFFDE0D000, WT },
    Log Output End
    random: 10157
    random: 10158
    random: 10159
    random: 10160
    random: 10161
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WT: [0000000000000000, 0000000002CE7000)
    UC: [0000000002CE7000, 0000000002CE8000)
    WT: [0000000002CE8000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000002CE7000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000002CE6FFF
    UC:0000000002CE7000-0000000002CE7FFF
    WT:0000000002CE8000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WT: [0000000000000000, 0000000002CE7000)
    UC: [0000000002CE7000, 0000000002CE8000)
    WT: [0000000002CE8000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000002CE7000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000002CE6FFF
    UC:0000000002CE7000-0000000002CE7FFF
    WT:0000000002CE8000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002CE7000, WT },
    [INFO]        	{ 0x0000000002CE7000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000002CE8000, 0x000003FFFD318000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002CE7000, WT },
    [INFO]        	{ 0x0000000002CE7000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000002CE8000, 0x000003FFFD318000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002CE7000, WT },
    [INFO]        	{ 0x0000000002CE7000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000002CE8000, 0x000003FFFD318000, WT },
    Log Output End
    random: 10162
    random: 10163
    random: 10164
    random: 10165
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000222D800, 00000000056EFE3E)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [000000000222D800, 00000000056EFE3E)
    Result = Unsupported
    random: 10166
    random: 10167
    random: 10168
    random: 10169
    random: 10170
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000000000, 0000000001BD4000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000001BD4000, 0000000001BD5000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000001BD4000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000001BD3FFF
    UC:0000000001BD4000-0000000001BD4FFF
    WT:0000000001BD5000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000001BD5000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000001BD4000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000001BD3FFF
    UC:0000000001BD4000-0000000001BD4FFF
    WT:0000000001BD5000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000000000, 0000000001BD4000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000001BD4000, 0000000001BD5000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000001BD4000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000001BD3FFF
    UC:0000000001BD4000-0000000001BD4FFF
    WT:0000000001BD5000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000001BD5000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000001BD4000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000001BD3FFF
    UC:0000000001BD4000-0000000001BD4FFF
    WT:0000000001BD5000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001BD4000, WT },
    [INFO]        	{ 0x0000000001BD4000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001BD5000, 0x000003FFFE42B000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001BD4000, WT },
    [INFO]        	{ 0x0000000001BD4000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001BD5000, 0x000003FFFE42B000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001BD4000, WT },
    [INFO]        	{ 0x0000000001BD4000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001BD5000, 0x000003FFFE42B000, WT },
    Log Output End
    random: 10171
    random: 10172
    random: 10173
    random: 10174
    random: 10175
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WT: [0000000000000000, 0000000001D19000)
    UC: [0000000001D19000, 0000000001D1A000)
    WT: [0000000001D1A000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000001D19000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000001D18FFF
    UC:0000000001D19000-0000000001D19FFF
    WT:0000000001D1A000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WT: [0000000000000000, 0000000001D19000)
    UC: [0000000001D19000, 0000000001D1A000)
    WT: [0000000001D1A000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000001D19000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000001D18FFF
    UC:0000000001D19000-0000000001D19FFF
    WT:0000000001D1A000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001D19000, WT },
    [INFO]        	{ 0x0000000001D19000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001D1A000, 0x000003FFFE2E6000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001D19000, WT },
    [INFO]        	{ 0x0000000001D19000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001D1A000, 0x000003FFFE2E6000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001D19000, WT },
    [INFO]        	{ 0x0000000001D19000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001D1A000, 0x000003FFFE2E6000, WT },
    Log Output End
    random: 10176
    random: 10177
    random: 10178
    random: 10179
    random: 10180
    random: 10181
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000D35800, 0000000003E7475E)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000000D35800, 0000000003E7475E)
    Result = Unsupported
    random: 10182
    random: 10183
    random: 10184
    random: 10185
    random: 10186
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000000000, 00000000005A8000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000005A8000, 00000000005A9000)
    Count of vertices (0000000000000000 - 0000020000000000) = 33
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000005A8000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000005A7FFF
    UC:00000000005A8000-00000000005A8FFF
    WT:00000000005A9000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [00000000005A9000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000005A8000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000005A7FFF
    UC:00000000005A8000-00000000005A8FFF
    WT:00000000005A9000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000000000, 00000000005A8000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000005A8000, 00000000005A9000)
    Count of vertices (0000000000000000 - 0000020000000000) = 33
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000005A8000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000005A7FFF
    UC:00000000005A8000-00000000005A8FFF
    WT:00000000005A9000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [00000000005A9000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000005A8000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000005A7FFF
    UC:00000000005A8000-00000000005A8FFF
    WT:00000000005A9000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000005A8000, WT },
    [INFO]        	{ 0x00000000005A8000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000005A9000, 0x000003FFFFA57000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000005A8000, WT },
    [INFO]        	{ 0x00000000005A8000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000005A9000, 0x000003FFFFA57000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000005A8000, WT },
    [INFO]        	{ 0x00000000005A8000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000005A9000, 0x000003FFFFA57000, WT },
    Log Output End
    random: 10187
    random: 10188
    random: 10189
    random: 10190
    random: 10191
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WT: [0000000000000000, 00000000025D7000)
    UC: [00000000025D7000, 00000000025D8000)
    WT: [00000000025D8000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000025D7000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000025D6FFF
    UC:00000000025D7000-00000000025D7FFF
    WT:00000000025D8000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WT: [0000000000000000, 00000000025D7000)
    UC: [00000000025D7000, 00000000025D8000)
    WT: [00000000025D8000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000025D7000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000025D6FFF
    UC:00000000025D7000-00000000025D7FFF
    WT:00000000025D8000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000025D7000, WT },
    [INFO]        	{ 0x00000000025D7000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000025D8000, 0x000003FFFDA28000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000025D7000, WT },
    [INFO]        	{ 0x00000000025D7000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000025D8000, 0x000003FFFDA28000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000025D7000, WT },
    [INFO]        	{ 0x00000000025D7000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000025D8000, 0x000003FFFDA28000, WT },
    Log Output End
    random: 10192
    random: 10193
    random: 10194
    random: 10195
    random: 10196
    random: 10197
    random: 10198
    random: 10199
    random: 10200
    random: 10201
    random: 10202
    random: 10203
    random: 10204
    random: 10205
    random: 10206
    random: 10207
    random: 10208
    random: 10209
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000001DB3800, 000000000406FEFF)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000001DB3800, 000000000406FEFF)
    Result = Unsupported
    random: 10210
    random: 10211
    random: 10212
    random: 10213
    random: 10214
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000000000, 00000000013F0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000013F0000, 00000000013F1000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000013F0000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000013EFFFF
    UC:00000000013F0000-00000000013F0FFF
    WT:00000000013F1000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [00000000013F1000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000013F0000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000013EFFFF
    UC:00000000013F0000-00000000013F0FFF
    WT:00000000013F1000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000000000, 00000000013F0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000013F0000, 00000000013F1000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000013F0000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000013EFFFF
    UC:00000000013F0000-00000000013F0FFF
    WT:00000000013F1000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [00000000013F1000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000013F0000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000013EFFFF
    UC:00000000013F0000-00000000013F0FFF
    WT:00000000013F1000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000013F0000, WT },
    [INFO]        	{ 0x00000000013F0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000013F1000, 0x000003FFFEC0F000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000013F0000, WT },
    [INFO]        	{ 0x00000000013F0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000013F1000, 0x000003FFFEC0F000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000013F0000, WT },
    [INFO]        	{ 0x00000000013F0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000013F1000, 0x000003FFFEC0F000, WT },
    Log Output End
    random: 10215
    random: 10216
    random: 10217
    random: 10218
    random: 10219
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WT: [0000000000000000, 0000000001B86000)
    UC: [0000000001B86000, 0000000001B87000)
    WT: [0000000001B87000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000001B86000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000001B85FFF
    UC:0000000001B86000-0000000001B86FFF
    WT:0000000001B87000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WT: [0000000000000000, 0000000001B86000)
    UC: [0000000001B86000, 0000000001B87000)
    WT: [0000000001B87000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000001B86000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000001B85FFF
    UC:0000000001B86000-0000000001B86FFF
    WT:0000000001B87000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001B86000, WT },
    [INFO]        	{ 0x0000000001B86000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001B87000, 0x000003FFFE479000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001B86000, WT },
    [INFO]        	{ 0x0000000001B86000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001B87000, 0x000003FFFE479000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001B86000, WT },
    [INFO]        	{ 0x0000000001B86000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001B87000, 0x000003FFFE479000, WT },
    Log Output End
    random: 10220
    random: 10221
    random: 10222
    random: 10223
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000023CE800, 00000000025797F2)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000023CE800, 00000000025797F2)
    Result = Unsupported
    random: 10224
    random: 10225
    random: 10226
    random: 10227
    random: 10228
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000000000, 0000000001E9D000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000001E9D000, 0000000001E9E000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000001E9D000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000001E9CFFF
    UC:0000000001E9D000-0000000001E9DFFF
    WP:0000000001E9E000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000001E9E000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000001E9D000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000001E9CFFF
    UC:0000000001E9D000-0000000001E9DFFF
    WP:0000000001E9E000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000000000, 0000000001E9D000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000001E9D000, 0000000001E9E000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000001E9D000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000001E9CFFF
    UC:0000000001E9D000-0000000001E9DFFF
    WP:0000000001E9E000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000001E9E000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000001E9D000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000001E9CFFF
    UC:0000000001E9D000-0000000001E9DFFF
    WP:0000000001E9E000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001E9D000, WP },
    [INFO]        	{ 0x0000000001E9D000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001E9E000, 0x000003FFFE162000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001E9D000, WP },
    [INFO]        	{ 0x0000000001E9D000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001E9E000, 0x000003FFFE162000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001E9D000, WP },
    [INFO]        	{ 0x0000000001E9D000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001E9E000, 0x000003FFFE162000, WP },
    Log Output End
    random: 10229
    random: 10230
    random: 10231
    random: 10232
    random: 10233
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WP: [0000000000000000, 0000000002876000)
    UC: [0000000002876000, 0000000002877000)
    WP: [0000000002877000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000002876000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000002875FFF
    UC:0000000002876000-0000000002876FFF
    WP:0000000002877000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WP: [0000000000000000, 0000000002876000)
    UC: [0000000002876000, 0000000002877000)
    WP: [0000000002877000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000002876000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000002875FFF
    UC:0000000002876000-0000000002876FFF
    WP:0000000002877000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002876000, WP },
    [INFO]        	{ 0x0000000002876000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000002877000, 0x000003FFFD789000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002876000, WP },
    [INFO]        	{ 0x0000000002876000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000002877000, 0x000003FFFD789000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002876000, WP },
    [INFO]        	{ 0x0000000002876000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000002877000, 0x000003FFFD789000, WP },
    Log Output End
    random: 10234
    random: 10235
    random: 10236
    random: 10237
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000001471800, 00000000021737BE)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000001471800, 00000000021737BE)
    Result = Unsupported
    random: 10238
    random: 10239
    random: 10240
    random: 10241
    random: 10242
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000000000, 00000000002FF000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000002FF000, 0000000000300000)
    Count of vertices (0000000000000000 - 0000020000000000) = 32
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000002FF000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000002FEFFF
    UC:00000000002FF000-00000000002FFFFF
    WP:0000000000300000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000300000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000002FF000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000002FEFFF
    UC:00000000002FF000-00000000002FFFFF
    WP:0000000000300000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000000000, 00000000002FF000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000002FF000, 0000000000300000)
    Count of vertices (0000000000000000 - 0000020000000000) = 32
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000002FF000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000002FEFFF
    UC:00000000002FF000-00000000002FFFFF
    WP:0000000000300000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000300000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000002FF000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000002FEFFF
    UC:00000000002FF000-00000000002FFFFF
    WP:0000000000300000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000002FF000, WP },
    [INFO]        	{ 0x00000000002FF000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000300000, 0x000003FFFFD00000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000002FF000, WP },
    [INFO]        	{ 0x00000000002FF000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000300000, 0x000003FFFFD00000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000002FF000, WP },
    [INFO]        	{ 0x00000000002FF000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000300000, 0x000003FFFFD00000, WP },
    Log Output End
    random: 10243
    random: 10244
    random: 10245
    random: 10246
    random: 10247
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WP: [0000000000000000, 0000000003C52000)
    UC: [0000000003C52000, 0000000003C53000)
    WP: [0000000003C53000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000003C52000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000003C51FFF
    UC:0000000003C52000-0000000003C52FFF
    WP:0000000003C53000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WP: [0000000000000000, 0000000003C52000)
    UC: [0000000003C52000, 0000000003C53000)
    WP: [0000000003C53000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000003C52000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000003C51FFF
    UC:0000000003C52000-0000000003C52FFF
    WP:0000000003C53000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003C52000, WP },
    [INFO]        	{ 0x0000000003C52000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003C53000, 0x000003FFFC3AD000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003C52000, WP },
    [INFO]        	{ 0x0000000003C52000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003C53000, 0x000003FFFC3AD000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003C52000, WP },
    [INFO]        	{ 0x0000000003C52000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003C53000, 0x000003FFFC3AD000, WP },
    Log Output End
    random: 10248
    random: 10249
    random: 10250
    random: 10251
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000168F800, 0000000003D6CF25)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [000000000168F800, 0000000003D6CF25)
    Result = Unsupported
    random: 10252
    random: 10253
    random: 10254
    random: 10255
    random: 10256
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000000000, 0000000002204000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000002204000, 0000000002205000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000002204000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000002203FFF
    UC:0000000002204000-0000000002204FFF
    WP:0000000002205000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000002205000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000002204000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000002203FFF
    UC:0000000002204000-0000000002204FFF
    WP:0000000002205000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000000000, 0000000002204000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000002204000, 0000000002205000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000002204000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000002203FFF
    UC:0000000002204000-0000000002204FFF
    WP:0000000002205000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000002205000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000002204000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000002203FFF
    UC:0000000002204000-0000000002204FFF
    WP:0000000002205000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002204000, WP },
    [INFO]        	{ 0x0000000002204000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000002205000, 0x000003FFFDDFB000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002204000, WP },
    [INFO]        	{ 0x0000000002204000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000002205000, 0x000003FFFDDFB000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002204000, WP },
    [INFO]        	{ 0x0000000002204000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000002205000, 0x000003FFFDDFB000, WP },
    Log Output End
    random: 10257
    random: 10258
    random: 10259
    random: 10260
    random: 10261
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WP: [0000000000000000, 00000000003AD000)
    UC: [00000000003AD000, 00000000003AE000)
    WP: [00000000003AE000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 32
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000003AD000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000003ACFFF
    UC:00000000003AD000-00000000003ADFFF
    WP:00000000003AE000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WP: [0000000000000000, 00000000003AD000)
    UC: [00000000003AD000, 00000000003AE000)
    WP: [00000000003AE000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 32
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000003AD000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000003ACFFF
    UC:00000000003AD000-00000000003ADFFF
    WP:00000000003AE000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003AD000, WP },
    [INFO]        	{ 0x00000000003AD000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003AE000, 0x000003FFFFC52000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003AD000, WP },
    [INFO]        	{ 0x00000000003AD000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003AE000, 0x000003FFFFC52000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000003AD000, WP },
    [INFO]        	{ 0x00000000003AD000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000003AE000, 0x000003FFFFC52000, WP },
    Log Output End
    random: 10262
    random: 10263
    random: 10264
    random: 10265
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000322B800, 000000000591FE18)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [000000000322B800, 000000000591FE18)
    Result = Unsupported
    random: 10266
    random: 10267
    random: 10268
    random: 10269
    random: 10270
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000000000, 000000000074D000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [000000000074D000, 000000000074E000)
    Count of vertices (0000000000000000 - 0000020000000000) = 33
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000000074D000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000000074CFFF
    UC:000000000074D000-000000000074DFFF
    WP:000000000074E000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [000000000074E000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000000074D000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000000074CFFF
    UC:000000000074D000-000000000074DFFF
    WP:000000000074E000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000000000, 000000000074D000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000074D000, 000000000074E000)
    Count of vertices (0000000000000000 - 0000020000000000) = 33
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000000074D000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000000074CFFF
    UC:000000000074D000-000000000074DFFF
    WP:000000000074E000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [000000000074E000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000000074D000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000000074CFFF
    UC:000000000074D000-000000000074DFFF
    WP:000000000074E000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000074D000, WP },
    [INFO]        	{ 0x000000000074D000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000074E000, 0x000003FFFF8B2000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000074D000, WP },
    [INFO]        	{ 0x000000000074D000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000074E000, 0x000003FFFF8B2000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000074D000, WP },
    [INFO]        	{ 0x000000000074D000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000074E000, 0x000003FFFF8B2000, WP },
    Log Output End
    random: 10271
    random: 10272
    random: 10273
    random: 10274
    random: 10275
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WP: [0000000000000000, 0000000000E09000)
    UC: [0000000000E09000, 0000000000E0A000)
    WP: [0000000000E0A000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 34
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000E09000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000E08FFF
    UC:0000000000E09000-0000000000E09FFF
    WP:0000000000E0A000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WP: [0000000000000000, 0000000000E09000)
    UC: [0000000000E09000, 0000000000E0A000)
    WP: [0000000000E0A000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 34
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000E09000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000E08FFF
    UC:0000000000E09000-0000000000E09FFF
    WP:0000000000E0A000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000E09000, WP },
    [INFO]        	{ 0x0000000000E09000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000E0A000, 0x000003FFFF1F6000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000E09000, WP },
    [INFO]        	{ 0x0000000000E09000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000E0A000, 0x000003FFFF1F6000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000E09000, WP },
    [INFO]        	{ 0x0000000000E09000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000E0A000, 0x000003FFFF1F6000, WP },
    Log Output End
    random: 10276
    random: 10277
    random: 10278
    random: 10279
    random: 10280
    random: 10281
    random: 10282
    random: 10283
    random: 10284
    random: 10285
    random: 10286
    random: 10287
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000015FC800, 00000000032A4F63)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000015FC800, 00000000032A4F63)
    Result = Unsupported
    random: 10288
    random: 10289
    random: 10290
    random: 10291
    random: 10292
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000000000, 0000000000463000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000463000, 0000000000464000)
    Count of vertices (0000000000000000 - 0000020000000000) = 33
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000463000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000462FFF
    UC:0000000000463000-0000000000463FFF
    WP:0000000000464000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000464000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000463000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000462FFF
    UC:0000000000463000-0000000000463FFF
    WP:0000000000464000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000000000, 0000000000463000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000463000, 0000000000464000)
    Count of vertices (0000000000000000 - 0000020000000000) = 33
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000463000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000462FFF
    UC:0000000000463000-0000000000463FFF
    WP:0000000000464000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000464000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000463000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000462FFF
    UC:0000000000463000-0000000000463FFF
    WP:0000000000464000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000463000, WP },
    [INFO]        	{ 0x0000000000463000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000464000, 0x000003FFFFB9C000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000463000, WP },
    [INFO]        	{ 0x0000000000463000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000464000, 0x000003FFFFB9C000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000463000, WP },
    [INFO]        	{ 0x0000000000463000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000464000, 0x000003FFFFB9C000, WP },
    Log Output End
    random: 10293
    random: 10294
    random: 10295
    random: 10296
    random: 10297
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WP: [0000000000000000, 0000000000B84000)
    UC: [0000000000B84000, 0000000000B85000)
    WP: [0000000000B85000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 34
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000B84000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000B83FFF
    UC:0000000000B84000-0000000000B84FFF
    WP:0000000000B85000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WP: [0000000000000000, 0000000000B84000)
    UC: [0000000000B84000, 0000000000B85000)
    WP: [0000000000B85000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 34
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000000B84000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000000B83FFF
    UC:0000000000B84000-0000000000B84FFF
    WP:0000000000B85000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000B84000, WP },
    [INFO]        	{ 0x0000000000B84000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000B85000, 0x000003FFFF47B000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000B84000, WP },
    [INFO]        	{ 0x0000000000B84000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000B85000, 0x000003FFFF47B000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000B84000, WP },
    [INFO]        	{ 0x0000000000B84000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000B85000, 0x000003FFFF47B000, WP },
    Log Output End
    random: 10298
    random: 10299
    random: 10300
    random: 10301
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000003F3A800, 0000000004FF3EF8)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000003F3A800, 0000000004FF3EF8)
    Result = Unsupported
    random: 10302
    random: 10303
    random: 10304
    random: 10305
    random: 10306
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000000000, 000000000379C000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [000000000379C000, 000000000379D000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000000379C000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000000379BFFF
    UC:000000000379C000-000000000379CFFF
    WP:000000000379D000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [000000000379D000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000000379C000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000000379BFFF
    UC:000000000379C000-000000000379CFFF
    WP:000000000379D000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000000000, 000000000379C000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000379C000, 000000000379D000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000000379C000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000000379BFFF
    UC:000000000379C000-000000000379CFFF
    WP:000000000379D000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [000000000379D000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000000379C000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000000379BFFF
    UC:000000000379C000-000000000379CFFF
    WP:000000000379D000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000379C000, WP },
    [INFO]        	{ 0x000000000379C000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000379D000, 0x000003FFFC863000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000379C000, WP },
    [INFO]        	{ 0x000000000379C000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000379D000, 0x000003FFFC863000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000379C000, WP },
    [INFO]        	{ 0x000000000379C000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000379D000, 0x000003FFFC863000, WP },
    Log Output End
    random: 10307
    random: 10308
    random: 10309
    random: 10310
    random: 10311
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WP: [0000000000000000, 00000000018AC000)
    UC: [00000000018AC000, 00000000018AD000)
    WP: [00000000018AD000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000018AC000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000018ABFFF
    UC:00000000018AC000-00000000018ACFFF
    WP:00000000018AD000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WP: [0000000000000000, 00000000018AC000)
    UC: [00000000018AC000, 00000000018AD000)
    WP: [00000000018AD000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000018AC000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000018ABFFF
    UC:00000000018AC000-00000000018ACFFF
    WP:00000000018AD000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000018AC000, WP },
    [INFO]        	{ 0x00000000018AC000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000018AD000, 0x000003FFFE753000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000018AC000, WP },
    [INFO]        	{ 0x00000000018AC000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000018AD000, 0x000003FFFE753000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000018AC000, WP },
    [INFO]        	{ 0x00000000018AC000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000018AD000, 0x000003FFFE753000, WP },
    Log Output End
    random: 10312
    random: 10313
    random: 10314
    random: 10315
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000001A3C800, 00000000022517CB)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000001A3C800, 00000000022517CB)
    Result = Unsupported
    random: 10316
    random: 10317
    random: 10318
    random: 10319
    random: 10320
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000000000, 0000000002703000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000002703000, 0000000002704000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000002703000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000002702FFF
    UC:0000000002703000-0000000002703FFF
    WP:0000000002704000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000002704000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000002703000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000002702FFF
    UC:0000000002703000-0000000002703FFF
    WP:0000000002704000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000000000, 0000000002703000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000002703000, 0000000002704000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000002703000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000002702FFF
    UC:0000000002703000-0000000002703FFF
    WP:0000000002704000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000002704000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000002703000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000002702FFF
    UC:0000000002703000-0000000002703FFF
    WP:0000000002704000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002703000, WP },
    [INFO]        	{ 0x0000000002703000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000002704000, 0x000003FFFD8FC000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002703000, WP },
    [INFO]        	{ 0x0000000002703000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000002704000, 0x000003FFFD8FC000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002703000, WP },
    [INFO]        	{ 0x0000000002703000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000002704000, 0x000003FFFD8FC000, WP },
    Log Output End
    random: 10321
    random: 10322
    random: 10323
    random: 10324
    random: 10325
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WP: [0000000000000000, 0000000003FEE000)
    UC: [0000000003FEE000, 0000000003FEF000)
    WP: [0000000003FEF000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000003FEE000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000003FEDFFF
    UC:0000000003FEE000-0000000003FEEFFF
    WP:0000000003FEF000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WP: [0000000000000000, 0000000003FEE000)
    UC: [0000000003FEE000, 0000000003FEF000)
    WP: [0000000003FEF000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000003FEE000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000003FEDFFF
    UC:0000000003FEE000-0000000003FEEFFF
    WP:0000000003FEF000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003FEE000, WP },
    [INFO]        	{ 0x0000000003FEE000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003FEF000, 0x000003FFFC011000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003FEE000, WP },
    [INFO]        	{ 0x0000000003FEE000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003FEF000, 0x000003FFFC011000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003FEE000, WP },
    [INFO]        	{ 0x0000000003FEE000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003FEF000, 0x000003FFFC011000, WP },
    Log Output End
    random: 10326
    random: 10327
    random: 10328
    random: 10329
    random: 10330
    random: 10331
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000248E800, 00000000061715D4)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [000000000248E800, 00000000061715D4)
    Result = Unsupported
    random: 10332
    random: 10333
    random: 10334
    random: 10335
    random: 10336
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000000000, 00000000034AF000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000034AF000, 00000000034B0000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000034AF000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000034AEFFF
    UC:00000000034AF000-00000000034AFFFF
    WP:00000000034B0000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [00000000034B0000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000034AF000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000034AEFFF
    UC:00000000034AF000-00000000034AFFFF
    WP:00000000034B0000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000000000, 00000000034AF000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000034AF000, 00000000034B0000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000034AF000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000034AEFFF
    UC:00000000034AF000-00000000034AFFFF
    WP:00000000034B0000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [00000000034B0000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000034AF000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000034AEFFF
    UC:00000000034AF000-00000000034AFFFF
    WP:00000000034B0000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000034AF000, WP },
    [INFO]        	{ 0x00000000034AF000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000034B0000, 0x000003FFFCB50000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000034AF000, WP },
    [INFO]        	{ 0x00000000034AF000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000034B0000, 0x000003FFFCB50000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000034AF000, WP },
    [INFO]        	{ 0x00000000034AF000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000034B0000, 0x000003FFFCB50000, WP },
    Log Output End
    random: 10337
    random: 10338
    random: 10339
    random: 10340
    random: 10341
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WP: [0000000000000000, 0000000001D57000)
    UC: [0000000001D57000, 0000000001D58000)
    WP: [0000000001D58000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000001D57000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000001D56FFF
    UC:0000000001D57000-0000000001D57FFF
    WP:0000000001D58000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WP: [0000000000000000, 0000000001D57000)
    UC: [0000000001D57000, 0000000001D58000)
    WP: [0000000001D58000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000001D57000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000001D56FFF
    UC:0000000001D57000-0000000001D57FFF
    WP:0000000001D58000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001D57000, WP },
    [INFO]        	{ 0x0000000001D57000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001D58000, 0x000003FFFE2A8000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001D57000, WP },
    [INFO]        	{ 0x0000000001D57000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001D58000, 0x000003FFFE2A8000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001D57000, WP },
    [INFO]        	{ 0x0000000001D57000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001D58000, 0x000003FFFE2A8000, WP },
    Log Output End
    random: 10342
    random: 10343
    random: 10344
    random: 10345
    random: 10346
    random: 10347
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000039B4800, 0000000004F306CB)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000039B4800, 0000000004F306CB)
    Result = Unsupported
    random: 10348
    random: 10349
    random: 10350
    random: 10351
    random: 10352
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000000000, 00000000034AA000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000034AA000, 00000000034AB000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000034AA000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000034A9FFF
    UC:00000000034AA000-00000000034AAFFF
    WP:00000000034AB000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [00000000034AB000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000034AA000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000034A9FFF
    UC:00000000034AA000-00000000034AAFFF
    WP:00000000034AB000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000000000, 00000000034AA000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000034AA000, 00000000034AB000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000034AA000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000034A9FFF
    UC:00000000034AA000-00000000034AAFFF
    WP:00000000034AB000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [00000000034AB000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000034AA000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000034A9FFF
    UC:00000000034AA000-00000000034AAFFF
    WP:00000000034AB000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000034AA000, WP },
    [INFO]        	{ 0x00000000034AA000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000034AB000, 0x000003FFFCB55000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000034AA000, WP },
    [INFO]        	{ 0x00000000034AA000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000034AB000, 0x000003FFFCB55000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000034AA000, WP },
    [INFO]        	{ 0x00000000034AA000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000034AB000, 0x000003FFFCB55000, WP },
    Log Output End
    random: 10353
    random: 10354
    random: 10355
    random: 10356
    random: 10357
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WP: [0000000000000000, 00000000025A5000)
    UC: [00000000025A5000, 00000000025A6000)
    WP: [00000000025A6000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000025A5000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000025A4FFF
    UC:00000000025A5000-00000000025A5FFF
    WP:00000000025A6000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WP: [0000000000000000, 00000000025A5000)
    UC: [00000000025A5000, 00000000025A6000)
    WP: [00000000025A6000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000025A5000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000025A4FFF
    UC:00000000025A5000-00000000025A5FFF
    WP:00000000025A6000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000025A5000, WP },
    [INFO]        	{ 0x00000000025A5000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000025A6000, 0x000003FFFDA5A000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000025A5000, WP },
    [INFO]        	{ 0x00000000025A5000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000025A6000, 0x000003FFFDA5A000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000025A5000, WP },
    [INFO]        	{ 0x00000000025A5000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000025A6000, 0x000003FFFDA5A000, WP },
    Log Output End
    random: 10358
    random: 10359
    random: 10360
    random: 10361
    random: 10362
    random: 10363
    random: 10364
    random: 10365
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000002D33800, 00000000060945BC)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000002D33800, 00000000060945BC)
    Result = Unsupported
    random: 10366
    random: 10367
    random: 10368
    random: 10369
    random: 10370
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000000000, 0000000003F98000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000003F98000, 0000000003F99000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000003F98000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000003F97FFF
    UC:0000000003F98000-0000000003F98FFF
    WP:0000000003F99000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000003F99000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000003F98000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000003F97FFF
    UC:0000000003F98000-0000000003F98FFF
    WP:0000000003F99000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000000000, 0000000003F98000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000003F98000, 0000000003F99000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000003F98000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000003F97FFF
    UC:0000000003F98000-0000000003F98FFF
    WP:0000000003F99000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000003F99000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000003F98000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000003F97FFF
    UC:0000000003F98000-0000000003F98FFF
    WP:0000000003F99000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003F98000, WP },
    [INFO]        	{ 0x0000000003F98000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003F99000, 0x000003FFFC067000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003F98000, WP },
    [INFO]        	{ 0x0000000003F98000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003F99000, 0x000003FFFC067000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003F98000, WP },
    [INFO]        	{ 0x0000000003F98000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003F99000, 0x000003FFFC067000, WP },
    Log Output End
    random: 10371
    random: 10372
    random: 10373
    random: 10374
    random: 10375
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WP: [0000000000000000, 00000000006B5000)
    UC: [00000000006B5000, 00000000006B6000)
    WP: [00000000006B6000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 33
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000006B5000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000006B4FFF
    UC:00000000006B5000-00000000006B5FFF
    WP:00000000006B6000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WP: [0000000000000000, 00000000006B5000)
    UC: [00000000006B5000, 00000000006B6000)
    WP: [00000000006B6000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 33
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000006B5000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000006B4FFF
    UC:00000000006B5000-00000000006B5FFF
    WP:00000000006B6000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000006B5000, WP },
    [INFO]        	{ 0x00000000006B5000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000006B6000, 0x000003FFFF94A000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000006B5000, WP },
    [INFO]        	{ 0x00000000006B5000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000006B6000, 0x000003FFFF94A000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000006B5000, WP },
    [INFO]        	{ 0x00000000006B5000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000006B6000, 0x000003FFFF94A000, WP },
    Log Output End
    random: 10376
    random: 10377
    random: 10378
    random: 10379
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000003A08800, 0000000007377CBF)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000003A08800, 0000000007377CBF)
    Result = Unsupported
    random: 10380
    random: 10381
    random: 10382
    random: 10383
    random: 10384
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000000000, 000000000019B000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [000000000019B000, 000000000019C000)
    Count of vertices (0000000000000000 - 0000020000000000) = 31
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000019B000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000019AFFF
    UC:000000000019B000-000000000019BFFF
    WC:000000000019C000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [000000000019C000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000019B000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000019AFFF
    UC:000000000019B000-000000000019BFFF
    WC:000000000019C000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000000000, 000000000019B000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000019B000, 000000000019C000)
    Count of vertices (0000000000000000 - 0000020000000000) = 31
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000019B000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000019AFFF
    UC:000000000019B000-000000000019BFFF
    WC:000000000019C000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [000000000019C000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000019B000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000019AFFF
    UC:000000000019B000-000000000019BFFF
    WC:000000000019C000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000019B000, WC },
    [INFO]        	{ 0x000000000019B000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000019C000, 0x000003FFFFE64000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000019B000, WC },
    [INFO]        	{ 0x000000000019B000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000019C000, 0x000003FFFFE64000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000019B000, WC },
    [INFO]        	{ 0x000000000019B000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000019C000, 0x000003FFFFE64000, WC },
    Log Output End
    random: 10385
    random: 10386
    random: 10387
    random: 10388
    random: 10389
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WC: [0000000000000000, 0000000000BDC000)
    UC: [0000000000BDC000, 0000000000BDD000)
    WC: [0000000000BDD000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 34
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000000BDC000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000000BDBFFF
    UC:0000000000BDC000-0000000000BDCFFF
    WC:0000000000BDD000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WC: [0000000000000000, 0000000000BDC000)
    UC: [0000000000BDC000, 0000000000BDD000)
    WC: [0000000000BDD000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 34
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000000BDC000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000000BDBFFF
    UC:0000000000BDC000-0000000000BDCFFF
    WC:0000000000BDD000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000BDC000, WC },
    [INFO]        	{ 0x0000000000BDC000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000BDD000, 0x000003FFFF423000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000BDC000, WC },
    [INFO]        	{ 0x0000000000BDC000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000BDD000, 0x000003FFFF423000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000BDC000, WC },
    [INFO]        	{ 0x0000000000BDC000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000BDD000, 0x000003FFFF423000, WC },
    Log Output End
    random: 10390
    random: 10391
    random: 10392
    random: 10393
    random: 10394
    random: 10395
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000344B800, 0000000005FD65C7)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [000000000344B800, 0000000005FD65C7)
    Result = Unsupported
    random: 10396
    random: 10397
    random: 10398
    random: 10399
    random: 10400
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000000000, 000000000222B000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [000000000222B000, 000000000222C000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000222B000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000222AFFF
    UC:000000000222B000-000000000222BFFF
    WC:000000000222C000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [000000000222C000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000222B000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000222AFFF
    UC:000000000222B000-000000000222BFFF
    WC:000000000222C000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000000000, 000000000222B000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000222B000, 000000000222C000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000222B000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000222AFFF
    UC:000000000222B000-000000000222BFFF
    WC:000000000222C000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [000000000222C000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000222B000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000222AFFF
    UC:000000000222B000-000000000222BFFF
    WC:000000000222C000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000222B000, WC },
    [INFO]        	{ 0x000000000222B000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000222C000, 0x000003FFFDDD4000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000222B000, WC },
    [INFO]        	{ 0x000000000222B000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000222C000, 0x000003FFFDDD4000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000222B000, WC },
    [INFO]        	{ 0x000000000222B000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000222C000, 0x000003FFFDDD4000, WC },
    Log Output End
    random: 10401
    random: 10402
    random: 10403
    random: 10404
    random: 10405
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WC: [0000000000000000, 0000000000389000)
    UC: [0000000000389000, 000000000038A000)
    WC: [000000000038A000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 32
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000000389000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000000388FFF
    UC:0000000000389000-0000000000389FFF
    WC:000000000038A000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WC: [0000000000000000, 0000000000389000)
    UC: [0000000000389000, 000000000038A000)
    WC: [000000000038A000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 32
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000000389000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000000388FFF
    UC:0000000000389000-0000000000389FFF
    WC:000000000038A000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000389000, WC },
    [INFO]        	{ 0x0000000000389000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000038A000, 0x000003FFFFC76000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000389000, WC },
    [INFO]        	{ 0x0000000000389000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000038A000, 0x000003FFFFC76000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000389000, WC },
    [INFO]        	{ 0x0000000000389000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000038A000, 0x000003FFFFC76000, WC },
    Log Output End
    random: 10406
    random: 10407
    random: 10408
    random: 10409
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000275C800, 00000000061C95C2)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [000000000275C800, 00000000061C95C2)
    Result = Unsupported
    random: 10410
    random: 10411
    random: 10412
    random: 10413
    random: 10414
    random: 10415
    random: 10416
    random: 10417
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000000000, 0000000001DC7000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000001DC7000, 0000000001DC8000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000001DC7000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000001DC6FFF
    UC:0000000001DC7000-0000000001DC7FFF
    WC:0000000001DC8000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000001DC8000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000001DC7000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000001DC6FFF
    UC:0000000001DC7000-0000000001DC7FFF
    WC:0000000001DC8000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000000000, 0000000001DC7000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000001DC7000, 0000000001DC8000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000001DC7000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000001DC6FFF
    UC:0000000001DC7000-0000000001DC7FFF
    WC:0000000001DC8000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000001DC8000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000001DC7000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000001DC6FFF
    UC:0000000001DC7000-0000000001DC7FFF
    WC:0000000001DC8000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001DC7000, WC },
    [INFO]        	{ 0x0000000001DC7000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001DC8000, 0x000003FFFE238000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001DC7000, WC },
    [INFO]        	{ 0x0000000001DC7000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001DC8000, 0x000003FFFE238000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001DC7000, WC },
    [INFO]        	{ 0x0000000001DC7000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001DC8000, 0x000003FFFE238000, WC },
    Log Output End
    random: 10418
    random: 10419
    random: 10420
    random: 10421
    random: 10422
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WC: [0000000000000000, 00000000029CB000)
    UC: [00000000029CB000, 00000000029CC000)
    WC: [00000000029CC000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000029CB000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000029CAFFF
    UC:00000000029CB000-00000000029CBFFF
    WC:00000000029CC000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WC: [0000000000000000, 00000000029CB000)
    UC: [00000000029CB000, 00000000029CC000)
    WC: [00000000029CC000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000029CB000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000029CAFFF
    UC:00000000029CB000-00000000029CBFFF
    WC:00000000029CC000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000029CB000, WC },
    [INFO]        	{ 0x00000000029CB000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000029CC000, 0x000003FFFD634000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000029CB000, WC },
    [INFO]        	{ 0x00000000029CB000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000029CC000, 0x000003FFFD634000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000029CB000, WC },
    [INFO]        	{ 0x00000000029CB000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000029CC000, 0x000003FFFD634000, WC },
    Log Output End
    random: 10423
    random: 10424
    random: 10425
    random: 10426
    random: 10427
    random: 10428
    random: 10429
    random: 10430
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000003E18800, 00000000064205B2)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000003E18800, 00000000064205B2)
    Result = Unsupported
    random: 10431
    random: 10432
    random: 10433
    random: 10434
    random: 10435
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000000000, 0000000000DAE000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000DAE000, 0000000000DAF000)
    Count of vertices (0000000000000000 - 0000020000000000) = 34
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000000DAE000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000000DADFFF
    UC:0000000000DAE000-0000000000DAEFFF
    WC:0000000000DAF000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000DAF000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000000DAE000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000000DADFFF
    UC:0000000000DAE000-0000000000DAEFFF
    WC:0000000000DAF000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000000000, 0000000000DAE000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000DAE000, 0000000000DAF000)
    Count of vertices (0000000000000000 - 0000020000000000) = 34
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000000DAE000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000000DADFFF
    UC:0000000000DAE000-0000000000DAEFFF
    WC:0000000000DAF000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000DAF000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000000DAE000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000000DADFFF
    UC:0000000000DAE000-0000000000DAEFFF
    WC:0000000000DAF000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000DAE000, WC },
    [INFO]        	{ 0x0000000000DAE000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000DAF000, 0x000003FFFF251000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000DAE000, WC },
    [INFO]        	{ 0x0000000000DAE000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000DAF000, 0x000003FFFF251000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000000DAE000, WC },
    [INFO]        	{ 0x0000000000DAE000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000000DAF000, 0x000003FFFF251000, WC },
    Log Output End
    random: 10436
    random: 10437
    random: 10438
    random: 10439
    random: 10440
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WC: [0000000000000000, 0000000001165000)
    UC: [0000000001165000, 0000000001166000)
    WC: [0000000001166000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000001165000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000001164FFF
    UC:0000000001165000-0000000001165FFF
    WC:0000000001166000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WC: [0000000000000000, 0000000001165000)
    UC: [0000000001165000, 0000000001166000)
    WC: [0000000001166000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000001165000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000001164FFF
    UC:0000000001165000-0000000001165FFF
    WC:0000000001166000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001165000, WC },
    [INFO]        	{ 0x0000000001165000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001166000, 0x000003FFFEE9A000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001165000, WC },
    [INFO]        	{ 0x0000000001165000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001166000, 0x000003FFFEE9A000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001165000, WC },
    [INFO]        	{ 0x0000000001165000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001166000, 0x000003FFFEE9A000, WC },
    Log Output End
    random: 10441
    random: 10442
    random: 10443
    random: 10444
    random: 10445
    random: 10446
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000001B56800, 000000000445AEE8)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000001B56800, 000000000445AEE8)
    Result = Unsupported
    random: 10447
    random: 10448
    random: 10449
    random: 10450
    random: 10451
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000000000, 0000000003A39000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000003A39000, 0000000003A3A000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000003A39000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000003A38FFF
    UC:0000000003A39000-0000000003A39FFF
    WC:0000000003A3A000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000003A3A000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000003A39000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000003A38FFF
    UC:0000000003A39000-0000000003A39FFF
    WC:0000000003A3A000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000000000, 0000000003A39000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000003A39000, 0000000003A3A000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000003A39000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000003A38FFF
    UC:0000000003A39000-0000000003A39FFF
    WC:0000000003A3A000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000003A3A000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000003A39000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000003A38FFF
    UC:0000000003A39000-0000000003A39FFF
    WC:0000000003A3A000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003A39000, WC },
    [INFO]        	{ 0x0000000003A39000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003A3A000, 0x000003FFFC5C6000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003A39000, WC },
    [INFO]        	{ 0x0000000003A39000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003A3A000, 0x000003FFFC5C6000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003A39000, WC },
    [INFO]        	{ 0x0000000003A39000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003A3A000, 0x000003FFFC5C6000, WC },
    Log Output End
    random: 10452
    random: 10453
    random: 10454
    random: 10455
    random: 10456
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WC: [0000000000000000, 00000000037B8000)
    UC: [00000000037B8000, 00000000037B9000)
    WC: [00000000037B9000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000037B8000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000037B7FFF
    UC:00000000037B8000-00000000037B8FFF
    WC:00000000037B9000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WC: [0000000000000000, 00000000037B8000)
    UC: [00000000037B8000, 00000000037B9000)
    WC: [00000000037B9000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000037B8000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000037B7FFF
    UC:00000000037B8000-00000000037B8FFF
    WC:00000000037B9000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000037B8000, WC },
    [INFO]        	{ 0x00000000037B8000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000037B9000, 0x000003FFFC847000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000037B8000, WC },
    [INFO]        	{ 0x00000000037B8000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000037B9000, 0x000003FFFC847000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000037B8000, WC },
    [INFO]        	{ 0x00000000037B8000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000037B9000, 0x000003FFFC847000, WC },
    Log Output End
    random: 10457
    random: 10458
    random: 10459
    random: 10460
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000277D800, 000000000390E753)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [000000000277D800, 000000000390E753)
    Result = Unsupported
    random: 10461
    random: 10462
    random: 10463
    random: 10464
    random: 10465
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000000000, 00000000008DF000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000008DF000, 00000000008E0000)
    Count of vertices (0000000000000000 - 0000020000000000) = 34
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000008DF000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000008DEFFF
    UC:00000000008DF000-00000000008DFFFF
    WC:00000000008E0000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [00000000008E0000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000008DF000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000008DEFFF
    UC:00000000008DF000-00000000008DFFFF
    WC:00000000008E0000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000000000, 00000000008DF000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000008DF000, 00000000008E0000)
    Count of vertices (0000000000000000 - 0000020000000000) = 34
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000008DF000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000008DEFFF
    UC:00000000008DF000-00000000008DFFFF
    WC:00000000008E0000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [00000000008E0000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000008DF000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000008DEFFF
    UC:00000000008DF000-00000000008DFFFF
    WC:00000000008E0000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000008DF000, WC },
    [INFO]        	{ 0x00000000008DF000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000008E0000, 0x000003FFFF720000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000008DF000, WC },
    [INFO]        	{ 0x00000000008DF000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000008E0000, 0x000003FFFF720000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000008DF000, WC },
    [INFO]        	{ 0x00000000008DF000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000008E0000, 0x000003FFFF720000, WC },
    Log Output End
    random: 10466
    random: 10467
    random: 10468
    random: 10469
    random: 10470
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WC: [0000000000000000, 00000000009B0000)
    UC: [00000000009B0000, 00000000009B1000)
    WC: [00000000009B1000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 34
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000009B0000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000009AFFFF
    UC:00000000009B0000-00000000009B0FFF
    WC:00000000009B1000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WC: [0000000000000000, 00000000009B0000)
    UC: [00000000009B0000, 00000000009B1000)
    WC: [00000000009B1000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 34
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000009B0000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000009AFFFF
    UC:00000000009B0000-00000000009B0FFF
    WC:00000000009B1000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000009B0000, WC },
    [INFO]        	{ 0x00000000009B0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000009B1000, 0x000003FFFF64F000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000009B0000, WC },
    [INFO]        	{ 0x00000000009B0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000009B1000, 0x000003FFFF64F000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000009B0000, WC },
    [INFO]        	{ 0x00000000009B0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000009B1000, 0x000003FFFF64F000, WC },
    Log Output End
    random: 10471
    random: 10472
    random: 10473
    random: 10474
    random: 10475
    random: 10476
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000003CBD800, 0000000005E2BE05)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000003CBD800, 0000000005E2BE05)
    Result = Unsupported
    random: 10477
    random: 10478
    random: 10479
    random: 10480
    random: 10481
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000000000, 0000000002087000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000002087000, 0000000002088000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000002087000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000002086FFF
    UC:0000000002087000-0000000002087FFF
    WC:0000000002088000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000002088000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000002087000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000002086FFF
    UC:0000000002087000-0000000002087FFF
    WC:0000000002088000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000000000, 0000000002087000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000002087000, 0000000002088000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000002087000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000002086FFF
    UC:0000000002087000-0000000002087FFF
    WC:0000000002088000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000002088000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000002087000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000002086FFF
    UC:0000000002087000-0000000002087FFF
    WC:0000000002088000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002087000, WC },
    [INFO]        	{ 0x0000000002087000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000002088000, 0x000003FFFDF78000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002087000, WC },
    [INFO]        	{ 0x0000000002087000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000002088000, 0x000003FFFDF78000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002087000, WC },
    [INFO]        	{ 0x0000000002087000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000002088000, 0x000003FFFDF78000, WC },
    Log Output End
    random: 10482
    random: 10483
    random: 10484
    random: 10485
    random: 10486
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WC: [0000000000000000, 0000000001D89000)
    UC: [0000000001D89000, 0000000001D8A000)
    WC: [0000000001D8A000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000001D89000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000001D88FFF
    UC:0000000001D89000-0000000001D89FFF
    WC:0000000001D8A000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WC: [0000000000000000, 0000000001D89000)
    UC: [0000000001D89000, 0000000001D8A000)
    WC: [0000000001D8A000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000001D89000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000001D88FFF
    UC:0000000001D89000-0000000001D89FFF
    WC:0000000001D8A000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001D89000, WC },
    [INFO]        	{ 0x0000000001D89000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001D8A000, 0x000003FFFE276000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001D89000, WC },
    [INFO]        	{ 0x0000000001D89000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001D8A000, 0x000003FFFE276000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001D89000, WC },
    [INFO]        	{ 0x0000000001D89000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001D8A000, 0x000003FFFE276000, WC },
    Log Output End
    random: 10487
    random: 10488
    random: 10489
    random: 10490
    random: 10491
    random: 10492
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000033BC800, 00000000044F2722)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000033BC800, 00000000044F2722)
    Result = Unsupported
    random: 10493
    random: 10494
    random: 10495
    random: 10496
    random: 10497
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000000000, 000000000146B000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [000000000146B000, 000000000146C000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000146B000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000146AFFF
    UC:000000000146B000-000000000146BFFF
    WC:000000000146C000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [000000000146C000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000146B000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000146AFFF
    UC:000000000146B000-000000000146BFFF
    WC:000000000146C000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000000000, 000000000146B000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000146B000, 000000000146C000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000146B000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000146AFFF
    UC:000000000146B000-000000000146BFFF
    WC:000000000146C000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [000000000146C000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000146B000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000146AFFF
    UC:000000000146B000-000000000146BFFF
    WC:000000000146C000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000146B000, WC },
    [INFO]        	{ 0x000000000146B000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000146C000, 0x000003FFFEB94000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000146B000, WC },
    [INFO]        	{ 0x000000000146B000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000146C000, 0x000003FFFEB94000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000146B000, WC },
    [INFO]        	{ 0x000000000146B000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000146C000, 0x000003FFFEB94000, WC },
    Log Output End
    random: 10498
    random: 10499
    random: 10500
    random: 10501
    random: 10502
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WC: [0000000000000000, 0000000002527000)
    UC: [0000000002527000, 0000000002528000)
    WC: [0000000002528000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000002527000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000002526FFF
    UC:0000000002527000-0000000002527FFF
    WC:0000000002528000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WC: [0000000000000000, 0000000002527000)
    UC: [0000000002527000, 0000000002528000)
    WC: [0000000002528000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000002527000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000002526FFF
    UC:0000000002527000-0000000002527FFF
    WC:0000000002528000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002527000, WC },
    [INFO]        	{ 0x0000000002527000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000002528000, 0x000003FFFDAD8000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002527000, WC },
    [INFO]        	{ 0x0000000002527000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000002528000, 0x000003FFFDAD8000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000002527000, WC },
    [INFO]        	{ 0x0000000002527000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000002528000, 0x000003FFFDAD8000, WC },
    Log Output End
    random: 10503
    random: 10504
    random: 10505
    random: 10506
    random: 10507
    random: 10508
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000002D0B800, 0000000004E41E8A)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000002D0B800, 0000000004E41E8A)
    Result = Unsupported
    random: 10509
    random: 10510
    random: 10511
    random: 10512
    random: 10513
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000000000, 0000000003016000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000003016000, 0000000003017000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000003016000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000003015FFF
    UC:0000000003016000-0000000003016FFF
    WC:0000000003017000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000003017000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000003016000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000003015FFF
    UC:0000000003016000-0000000003016FFF
    WC:0000000003017000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000000000, 0000000003016000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000003016000, 0000000003017000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000003016000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000003015FFF
    UC:0000000003016000-0000000003016FFF
    WC:0000000003017000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000003017000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000003016000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000003015FFF
    UC:0000000003016000-0000000003016FFF
    WC:0000000003017000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003016000, WC },
    [INFO]        	{ 0x0000000003016000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003017000, 0x000003FFFCFE9000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003016000, WC },
    [INFO]        	{ 0x0000000003016000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003017000, 0x000003FFFCFE9000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003016000, WC },
    [INFO]        	{ 0x0000000003016000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003017000, 0x000003FFFCFE9000, WC },
    Log Output End
    random: 10514
    random: 10515
    random: 10516
    random: 10517
    random: 10518
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WC: [0000000000000000, 0000000003E12000)
    UC: [0000000003E12000, 0000000003E13000)
    WC: [0000000003E13000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000003E12000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000003E11FFF
    UC:0000000003E12000-0000000003E12FFF
    WC:0000000003E13000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WC: [0000000000000000, 0000000003E12000)
    UC: [0000000003E12000, 0000000003E13000)
    WC: [0000000003E13000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000003E12000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000003E11FFF
    UC:0000000003E12000-0000000003E12FFF
    WC:0000000003E13000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003E12000, WC },
    [INFO]        	{ 0x0000000003E12000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003E13000, 0x000003FFFC1ED000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003E12000, WC },
    [INFO]        	{ 0x0000000003E12000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003E13000, 0x000003FFFC1ED000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003E12000, WC },
    [INFO]        	{ 0x0000000003E12000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003E13000, 0x000003FFFC1ED000, WC },
    Log Output End
    random: 10519
    random: 10520
    random: 10521
    random: 10522
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000003A1F800, 00000000047B9F3B)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000003A1F800, 00000000047B9F3B)
    Result = Unsupported
    random: 10523
    random: 10524
    random: 10525
    random: 10526
    random: 10527
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000000000, 0000000001E5C000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000001E5C000, 0000000001E5D000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000001E5C000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000001E5BFFF
    UC:0000000001E5C000-0000000001E5CFFF
    WC:0000000001E5D000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000001E5D000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000001E5C000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000001E5BFFF
    UC:0000000001E5C000-0000000001E5CFFF
    WC:0000000001E5D000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000000000, 0000000001E5C000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000001E5C000, 0000000001E5D000)
    Count of vertices (0000000000000000 - 0000020000000000) = 35
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000001E5C000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000001E5BFFF
    UC:0000000001E5C000-0000000001E5CFFF
    WC:0000000001E5D000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000001E5D000, 0000040000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000001E5C000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000001E5BFFF
    UC:0000000001E5C000-0000000001E5CFFF
    WC:0000000001E5D000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001E5C000, WC },
    [INFO]        	{ 0x0000000001E5C000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001E5D000, 0x000003FFFE1A3000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001E5C000, WC },
    [INFO]        	{ 0x0000000001E5C000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001E5D000, 0x000003FFFE1A3000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000001E5C000, WC },
    [INFO]        	{ 0x0000000001E5C000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000001E5D000, 0x000003FFFE1A3000, WC },
    Log Output End
    random: 10528
    random: 10529
    random: 10530
    random: 10531
    random: 10532
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WC: [0000000000000000, 0000000003B8D000)
    UC: [0000000003B8D000, 0000000003B8E000)
    WC: [0000000003B8E000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000003B8D000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000003B8CFFF
    UC:0000000003B8D000-0000000003B8DFFF
    WC:0000000003B8E000-000003FFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WC: [0000000000000000, 0000000003B8D000)
    UC: [0000000003B8D000, 0000000003B8E000)
    WC: [0000000003B8E000, 0000040000000000)
    Count of vertices (0000000000000000 - 0000020000000000) = 36
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000003B8D000 Mask=000003FFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000003B8CFFF
    UC:0000000003B8D000-0000000003B8DFFF
    WC:0000000003B8E000-000003FFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003B8D000, WC },
    [INFO]        	{ 0x0000000003B8D000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003B8E000, 0x000003FFFC472000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003B8D000, WC },
    [INFO]        	{ 0x0000000003B8D000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003B8E000, 0x000003FFFC472000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000003B8D000, WC },
    [INFO]        	{ 0x0000000003B8D000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000003B8E000, 0x000003FFFC472000, WC },
    Log Output End
    random: 10533
    random: 10534
    random: 10535
    random: 10536
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000ADC80001, 000000014AFD954A)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000ADC80001, 000000014AFD954A)
    Result = Unsupported
    random: 10537
    random: 10538
    random: 10539
    random: 10540
    random: 10541
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    Log Output End
    random: 10542
    random: 10543
    random: 10544
    random: 10545
    random: 10546
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    Log Output End
    random: 10547
    random: 10548
    random: 10549
    random: 10550
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000E4C00001, 00000000E535FF98)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000E4C00001, 00000000E535FF98)
    Result = Unsupported
    random: 10551
    random: 10552
    random: 10553
    random: 10554
    random: 10555
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    Log Output End
    random: 10556
    random: 10557
    random: 10558
    random: 10559
    random: 10560
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    Log Output End
    random: 10561
    random: 10562
    random: 10563
    random: 10564
    random: 10565
    random: 10566
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000089900001, 0000000149A198CD)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000089900001, 0000000149A198CD)
    Result = Unsupported
    random: 10567
    random: 10568
    random: 10569
    random: 10570
    random: 10571
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    Log Output End
    random: 10572
    random: 10573
    random: 10574
    random: 10575
    random: 10576
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    Log Output End
    random: 10577
    random: 10578
    random: 10579
    random: 10580
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000F3600001, 000000010E07E6AA)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000F3600001, 000000010E07E6AA)
    Result = Unsupported
    random: 10581
    random: 10582
    random: 10583
    random: 10584
    random: 10585
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    Log Output End
    random: 10586
    random: 10587
    random: 10588
    random: 10589
    random: 10590
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    Log Output End
    random: 10591
    random: 10592
    random: 10593
    random: 10594
    random: 10595
    random: 10596
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000D7880001, 0000000111DDCEE5)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000D7880001, 0000000111DDCEE5)
    Result = Unsupported
    random: 10597
    random: 10598
    random: 10599
    random: 10600
    random: 10601
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    Log Output End
    random: 10602
    random: 10603
    random: 10604
    random: 10605
    random: 10606
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    Log Output End
    random: 10607
    random: 10608
    random: 10609
    random: 10610
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000B4A20001, 000000019263638A)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000B4A20001, 000000019263638A)
    Result = Unsupported
    random: 10611
    random: 10612
    random: 10613
    random: 10614
    random: 10615
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    Log Output End
    random: 10616
    random: 10617
    random: 10618
    random: 10619
    random: 10620
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    Log Output End
    random: 10621
    random: 10622
    random: 10623
    random: 10624
    random: 10625
    random: 10626
    random: 10627
    random: 10628
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000CEEE0001, 00000001353FAD4D)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000CEEE0001, 00000001353FAD4D)
    Result = Unsupported
    random: 10629
    random: 10630
    random: 10631
    random: 10632
    random: 10633
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    Log Output End
    random: 10634
    random: 10635
    random: 10636
    random: 10637
    random: 10638
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    Log Output End
    random: 10639
    random: 10640
    random: 10641
    random: 10642
    random: 10643
    random: 10644
    random: 10645
    random: 10646
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000CBFC0001, 00000000DF53F098)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000CBFC0001, 00000000DF53F098)
    Result = Unsupported
    random: 10647
    random: 10648
    random: 10649
    random: 10650
    random: 10651
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    Log Output End
    random: 10652
    random: 10653
    random: 10654
    random: 10655
    random: 10656
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    Log Output End
    random: 10657
    random: 10658
    random: 10659
    random: 10660
    random: 10661
    random: 10662
    random: 10663
    random: 10664
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000C8DC0001, 00000001BBB94175)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000C8DC0001, 00000001BBB94175)
    Result = Unsupported
    random: 10665
    random: 10666
    random: 10667
    random: 10668
    random: 10669
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    Log Output End
    random: 10670
    random: 10671
    random: 10672
    random: 10673
    random: 10674
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    Log Output End
    random: 10675
    random: 10676
    random: 10677
    random: 10678
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000C1720001, 00000000F999D593)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000C1720001, 00000000F999D593)
    Result = Unsupported
    random: 10679
    random: 10680
    random: 10681
    random: 10682
    random: 10683
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    Log Output End
    random: 10684
    random: 10685
    random: 10686
    random: 10687
    random: 10688
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000000000000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C00
    Fixed MTRR[00]   : 0000000000000000
    Fixed MTRR[01]   : 0000000000000000
    Fixed MTRR[02]   : 0000000000000000
    Fixed MTRR[03]   : 0000000000000000
    Fixed MTRR[04]   : 0000000000000000
    Fixed MTRR[05]   : 0000000000000000
    Fixed MTRR[06]   : 0000000000000000
    Fixed MTRR[07]   : 0000000000000000
    Fixed MTRR[08]   : 0000000000000000
    Fixed MTRR[09]   : 0000000000000000
    Fixed MTRR[10]   : 0000000000000000
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    UC:0000000000000000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    [INFO]        --- Actual Memory Ranges [1]
    [INFO]        	{ 0x0000000000000000, 0x0001000000000000, UC },
    Log Output End
    random: 10689
    random: 10690
    random: 10691
    random: 10692
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000089C20001, 00000000AB65EDE8)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000089C20001, 00000000AB65EDE8)
    Result = Unsupported
    random: 10693
    random: 10694
    random: 10695
    random: 10696
    random: 10697
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000000000, 000000000AE00000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [000000000AE00000, 000000000AE01000)
    Count of vertices (0000000000000000 - 0000800000000000) = 44
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=000000000AE00000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000000ADFFFFF
    UC:000000000AE00000-000000000AE00FFF
    WB:000000000AE01000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [000000000AE01000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=000000000AE00000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000000ADFFFFF
    UC:000000000AE00000-000000000AE00FFF
    WB:000000000AE01000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000000000, 000000000AE00000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000AE00000, 000000000AE01000)
    Count of vertices (0000000000000000 - 0000800000000000) = 44
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=000000000AE00000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000000ADFFFFF
    UC:000000000AE00000-000000000AE00FFF
    WB:000000000AE01000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [000000000AE01000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=000000000AE00000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000000ADFFFFF
    UC:000000000AE00000-000000000AE00FFF
    WB:000000000AE01000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000AE00000, WB },
    [INFO]        	{ 0x000000000AE00000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000AE01000, 0x0000FFFFF51FF000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000AE00000, WB },
    [INFO]        	{ 0x000000000AE00000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000AE01000, 0x0000FFFFF51FF000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000AE00000, WB },
    [INFO]        	{ 0x000000000AE00000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000AE01000, 0x0000FFFFF51FF000, WB },
    Log Output End
    random: 10698
    random: 10699
    random: 10700
    random: 10701
    random: 10702
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WB: [0000000000000000, 0000000038CC0000)
    UC: [0000000038CC0000, 0000000038CC1000)
    WB: [0000000038CC1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 46
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000038CC0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000038CBFFFF
    UC:0000000038CC0000-0000000038CC0FFF
    WB:0000000038CC1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WB: [0000000000000000, 0000000038CC0000)
    UC: [0000000038CC0000, 0000000038CC1000)
    WB: [0000000038CC1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 46
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000038CC0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000038CBFFFF
    UC:0000000038CC0000-0000000038CC0FFF
    WB:0000000038CC1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000038CC0000, WB },
    [INFO]        	{ 0x0000000038CC0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000038CC1000, 0x0000FFFFC733F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000038CC0000, WB },
    [INFO]        	{ 0x0000000038CC0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000038CC1000, 0x0000FFFFC733F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000038CC0000, WB },
    [INFO]        	{ 0x0000000038CC0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000038CC1000, 0x0000FFFFC733F000, WB },
    Log Output End
    random: 10703
    random: 10704
    random: 10705
    random: 10706
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000BFD80001, 00000000E89FE172)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000BFD80001, 00000000E89FE172)
    Result = Unsupported
    random: 10707
    random: 10708
    random: 10709
    random: 10710
    random: 10711
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000000000, 00000000CA4E0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000CA4E0000, 00000000CA4E1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000CA4E0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000CA4DFFFF
    UC:00000000CA4E0000-00000000CA4E0FFF
    WB:00000000CA4E1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [00000000CA4E1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000CA4E0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000CA4DFFFF
    UC:00000000CA4E0000-00000000CA4E0FFF
    WB:00000000CA4E1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000000000, 00000000CA4E0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000CA4E0000, 00000000CA4E1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000CA4E0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000CA4DFFFF
    UC:00000000CA4E0000-00000000CA4E0FFF
    WB:00000000CA4E1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [00000000CA4E1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000CA4E0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000CA4DFFFF
    UC:00000000CA4E0000-00000000CA4E0FFF
    WB:00000000CA4E1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000CA4E0000, WB },
    [INFO]        	{ 0x00000000CA4E0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000CA4E1000, 0x0000FFFF35B1F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000CA4E0000, WB },
    [INFO]        	{ 0x00000000CA4E0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000CA4E1000, 0x0000FFFF35B1F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000CA4E0000, WB },
    [INFO]        	{ 0x00000000CA4E0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000CA4E1000, 0x0000FFFF35B1F000, WB },
    Log Output End
    random: 10712
    random: 10713
    random: 10714
    random: 10715
    random: 10716
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WB: [0000000000000000, 0000000029EE0000)
    UC: [0000000029EE0000, 0000000029EE1000)
    WB: [0000000029EE1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 46
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000029EE0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000029EDFFFF
    UC:0000000029EE0000-0000000029EE0FFF
    WB:0000000029EE1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WB: [0000000000000000, 0000000029EE0000)
    UC: [0000000029EE0000, 0000000029EE1000)
    WB: [0000000029EE1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 46
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000029EE0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000029EDFFFF
    UC:0000000029EE0000-0000000029EE0FFF
    WB:0000000029EE1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000029EE0000, WB },
    [INFO]        	{ 0x0000000029EE0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000029EE1000, 0x0000FFFFD611F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000029EE0000, WB },
    [INFO]        	{ 0x0000000029EE0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000029EE1000, 0x0000FFFFD611F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000029EE0000, WB },
    [INFO]        	{ 0x0000000029EE0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000029EE1000, 0x0000FFFFD611F000, WB },
    Log Output End
    random: 10717
    random: 10718
    random: 10719
    random: 10720
    random: 10721
    random: 10722
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000BEBA0001, 0000000106F5CA31)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000BEBA0001, 0000000106F5CA31)
    Result = Unsupported
    random: 10723
    random: 10724
    random: 10725
    random: 10726
    random: 10727
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000000000, 0000000036260000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000036260000, 0000000036261000)
    Count of vertices (0000000000000000 - 0000800000000000) = 46
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000036260000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000003625FFFF
    UC:0000000036260000-0000000036260FFF
    WB:0000000036261000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000036261000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000036260000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000003625FFFF
    UC:0000000036260000-0000000036260FFF
    WB:0000000036261000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000000000, 0000000036260000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000036260000, 0000000036261000)
    Count of vertices (0000000000000000 - 0000800000000000) = 46
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000036260000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000003625FFFF
    UC:0000000036260000-0000000036260FFF
    WB:0000000036261000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000036261000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000036260000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000003625FFFF
    UC:0000000036260000-0000000036260FFF
    WB:0000000036261000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000036260000, WB },
    [INFO]        	{ 0x0000000036260000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000036261000, 0x0000FFFFC9D9F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000036260000, WB },
    [INFO]        	{ 0x0000000036260000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000036261000, 0x0000FFFFC9D9F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000036260000, WB },
    [INFO]        	{ 0x0000000036260000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000036261000, 0x0000FFFFC9D9F000, WB },
    Log Output End
    random: 10728
    random: 10729
    random: 10730
    random: 10731
    random: 10732
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WB: [0000000000000000, 0000000052C20000)
    UC: [0000000052C20000, 0000000052C21000)
    WB: [0000000052C21000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000052C20000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000052C1FFFF
    UC:0000000052C20000-0000000052C20FFF
    WB:0000000052C21000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WB: [0000000000000000, 0000000052C20000)
    UC: [0000000052C20000, 0000000052C21000)
    WB: [0000000052C21000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000052C20000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000052C1FFFF
    UC:0000000052C20000-0000000052C20FFF
    WB:0000000052C21000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000052C20000, WB },
    [INFO]        	{ 0x0000000052C20000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000052C21000, 0x0000FFFFAD3DF000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000052C20000, WB },
    [INFO]        	{ 0x0000000052C20000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000052C21000, 0x0000FFFFAD3DF000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000052C20000, WB },
    [INFO]        	{ 0x0000000052C20000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000052C21000, 0x0000FFFFAD3DF000, WB },
    Log Output End
    random: 10733
    random: 10734
    random: 10735
    random: 10736
    random: 10737
    random: 10738
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000008B860001, 000000017D1F7C56)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [000000008B860001, 000000017D1F7C56)
    Result = Unsupported
    random: 10739
    random: 10740
    random: 10741
    random: 10742
    random: 10743
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000000000, 0000000063EE0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000063EE0000, 0000000063EE1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000063EE0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000063EDFFFF
    UC:0000000063EE0000-0000000063EE0FFF
    WB:0000000063EE1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000063EE1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000063EE0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000063EDFFFF
    UC:0000000063EE0000-0000000063EE0FFF
    WB:0000000063EE1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000000000, 0000000063EE0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000063EE0000, 0000000063EE1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000063EE0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000063EDFFFF
    UC:0000000063EE0000-0000000063EE0FFF
    WB:0000000063EE1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000063EE1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000063EE0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000063EDFFFF
    UC:0000000063EE0000-0000000063EE0FFF
    WB:0000000063EE1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000063EE0000, WB },
    [INFO]        	{ 0x0000000063EE0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000063EE1000, 0x0000FFFF9C11F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000063EE0000, WB },
    [INFO]        	{ 0x0000000063EE0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000063EE1000, 0x0000FFFF9C11F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000063EE0000, WB },
    [INFO]        	{ 0x0000000063EE0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000063EE1000, 0x0000FFFF9C11F000, WB },
    Log Output End
    random: 10744
    random: 10745
    random: 10746
    random: 10747
    random: 10748
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WB: [0000000000000000, 000000002FD80000)
    UC: [000000002FD80000, 000000002FD81000)
    WB: [000000002FD81000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 46
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=000000002FD80000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000002FD7FFFF
    UC:000000002FD80000-000000002FD80FFF
    WB:000000002FD81000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WB: [0000000000000000, 000000002FD80000)
    UC: [000000002FD80000, 000000002FD81000)
    WB: [000000002FD81000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 46
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=000000002FD80000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000002FD7FFFF
    UC:000000002FD80000-000000002FD80FFF
    WB:000000002FD81000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000002FD80000, WB },
    [INFO]        	{ 0x000000002FD80000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000002FD81000, 0x0000FFFFD027F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000002FD80000, WB },
    [INFO]        	{ 0x000000002FD80000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000002FD81000, 0x0000FFFFD027F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000002FD80000, WB },
    [INFO]        	{ 0x000000002FD80000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000002FD81000, 0x0000FFFFD027F000, WB },
    Log Output End
    random: 10749
    random: 10750
    random: 10751
    random: 10752
    random: 10753
    random: 10754
    random: 10755
    random: 10756
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000B5120001, 000000014A9B963E)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000B5120001, 000000014A9B963E)
    Result = Unsupported
    random: 10757
    random: 10758
    random: 10759
    random: 10760
    random: 10761
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000000000, 00000000697C0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000697C0000, 00000000697C1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000697C0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000697BFFFF
    UC:00000000697C0000-00000000697C0FFF
    WB:00000000697C1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [00000000697C1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000697C0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000697BFFFF
    UC:00000000697C0000-00000000697C0FFF
    WB:00000000697C1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000000000, 00000000697C0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000697C0000, 00000000697C1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000697C0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000697BFFFF
    UC:00000000697C0000-00000000697C0FFF
    WB:00000000697C1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [00000000697C1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000697C0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000697BFFFF
    UC:00000000697C0000-00000000697C0FFF
    WB:00000000697C1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000697C0000, WB },
    [INFO]        	{ 0x00000000697C0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000697C1000, 0x0000FFFF9683F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000697C0000, WB },
    [INFO]        	{ 0x00000000697C0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000697C1000, 0x0000FFFF9683F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000697C0000, WB },
    [INFO]        	{ 0x00000000697C0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000697C1000, 0x0000FFFF9683F000, WB },
    Log Output End
    random: 10762
    random: 10763
    random: 10764
    random: 10765
    random: 10766
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WB: [0000000000000000, 000000008CBC0000)
    UC: [000000008CBC0000, 000000008CBC1000)
    WB: [000000008CBC1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=000000008CBC0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000008CBBFFFF
    UC:000000008CBC0000-000000008CBC0FFF
    WB:000000008CBC1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WB: [0000000000000000, 000000008CBC0000)
    UC: [000000008CBC0000, 000000008CBC1000)
    WB: [000000008CBC1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=000000008CBC0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000008CBBFFFF
    UC:000000008CBC0000-000000008CBC0FFF
    WB:000000008CBC1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000008CBC0000, WB },
    [INFO]        	{ 0x000000008CBC0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000008CBC1000, 0x0000FFFF7343F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000008CBC0000, WB },
    [INFO]        	{ 0x000000008CBC0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000008CBC1000, 0x0000FFFF7343F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000008CBC0000, WB },
    [INFO]        	{ 0x000000008CBC0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000008CBC1000, 0x0000FFFF7343F000, WB },
    Log Output End
    random: 10767
    random: 10768
    random: 10769
    random: 10770
    random: 10771
    random: 10772
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000EE180001, 000000015393A19F)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000EE180001, 000000015393A19F)
    Result = Unsupported
    random: 10773
    random: 10774
    random: 10775
    random: 10776
    random: 10777
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000000000, 00000000443A0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000443A0000, 00000000443A1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000443A0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000004439FFFF
    UC:00000000443A0000-00000000443A0FFF
    WB:00000000443A1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [00000000443A1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000443A0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000004439FFFF
    UC:00000000443A0000-00000000443A0FFF
    WB:00000000443A1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000000000, 00000000443A0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000443A0000, 00000000443A1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000443A0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000004439FFFF
    UC:00000000443A0000-00000000443A0FFF
    WB:00000000443A1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [00000000443A1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000443A0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000004439FFFF
    UC:00000000443A0000-00000000443A0FFF
    WB:00000000443A1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000443A0000, WB },
    [INFO]        	{ 0x00000000443A0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000443A1000, 0x0000FFFFBBC5F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000443A0000, WB },
    [INFO]        	{ 0x00000000443A0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000443A1000, 0x0000FFFFBBC5F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000443A0000, WB },
    [INFO]        	{ 0x00000000443A0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000443A1000, 0x0000FFFFBBC5F000, WB },
    Log Output End
    random: 10778
    random: 10779
    random: 10780
    random: 10781
    random: 10782
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WB: [0000000000000000, 00000000F6780000)
    UC: [00000000F6780000, 00000000F6781000)
    WB: [00000000F6781000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000F6780000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000F677FFFF
    UC:00000000F6780000-00000000F6780FFF
    WB:00000000F6781000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WB: [0000000000000000, 00000000F6780000)
    UC: [00000000F6780000, 00000000F6781000)
    WB: [00000000F6781000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000F6780000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000F677FFFF
    UC:00000000F6780000-00000000F6780FFF
    WB:00000000F6781000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000F6780000, WB },
    [INFO]        	{ 0x00000000F6780000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000F6781000, 0x0000FFFF0987F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000F6780000, WB },
    [INFO]        	{ 0x00000000F6780000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000F6781000, 0x0000FFFF0987F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000F6780000, WB },
    [INFO]        	{ 0x00000000F6780000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000F6781000, 0x0000FFFF0987F000, WB },
    Log Output End
    random: 10783
    random: 10784
    random: 10785
    random: 10786
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000009C500001, 00000001108BB90A)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [000000009C500001, 00000001108BB90A)
    Result = Unsupported
    random: 10787
    random: 10788
    random: 10789
    random: 10790
    random: 10791
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000000000, 0000000052660000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000052660000, 0000000052661000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000052660000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000005265FFFF
    UC:0000000052660000-0000000052660FFF
    WB:0000000052661000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000052661000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000052660000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000005265FFFF
    UC:0000000052660000-0000000052660FFF
    WB:0000000052661000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000000000, 0000000052660000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000052660000, 0000000052661000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000052660000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000005265FFFF
    UC:0000000052660000-0000000052660FFF
    WB:0000000052661000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000052661000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000052660000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000005265FFFF
    UC:0000000052660000-0000000052660FFF
    WB:0000000052661000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000052660000, WB },
    [INFO]        	{ 0x0000000052660000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000052661000, 0x0000FFFFAD99F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000052660000, WB },
    [INFO]        	{ 0x0000000052660000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000052661000, 0x0000FFFFAD99F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000052660000, WB },
    [INFO]        	{ 0x0000000052660000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000052661000, 0x0000FFFFAD99F000, WB },
    Log Output End
    random: 10792
    random: 10793
    random: 10794
    random: 10795
    random: 10796
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WB: [0000000000000000, 00000000D85A0000)
    UC: [00000000D85A0000, 00000000D85A1000)
    WB: [00000000D85A1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000D85A0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000D859FFFF
    UC:00000000D85A0000-00000000D85A0FFF
    WB:00000000D85A1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WB: [0000000000000000, 00000000D85A0000)
    UC: [00000000D85A0000, 00000000D85A1000)
    WB: [00000000D85A1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000D85A0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000D859FFFF
    UC:00000000D85A0000-00000000D85A0FFF
    WB:00000000D85A1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000D85A0000, WB },
    [INFO]        	{ 0x00000000D85A0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000D85A1000, 0x0000FFFF27A5F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000D85A0000, WB },
    [INFO]        	{ 0x00000000D85A0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000D85A1000, 0x0000FFFF27A5F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000D85A0000, WB },
    [INFO]        	{ 0x00000000D85A0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000D85A1000, 0x0000FFFF27A5F000, WB },
    Log Output End
    random: 10797
    random: 10798
    random: 10799
    random: 10800
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000CCEA0001, 000000017A83750D)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000CCEA0001, 000000017A83750D)
    Result = Unsupported
    random: 10801
    random: 10802
    random: 10803
    random: 10804
    random: 10805
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000000000, 0000000061AE0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000061AE0000, 0000000061AE1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000061AE0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000061ADFFFF
    UC:0000000061AE0000-0000000061AE0FFF
    WB:0000000061AE1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000061AE1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000061AE0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000061ADFFFF
    UC:0000000061AE0000-0000000061AE0FFF
    WB:0000000061AE1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000000000, 0000000061AE0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000061AE0000, 0000000061AE1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000061AE0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000061ADFFFF
    UC:0000000061AE0000-0000000061AE0FFF
    WB:0000000061AE1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000061AE1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000061AE0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000061ADFFFF
    UC:0000000061AE0000-0000000061AE0FFF
    WB:0000000061AE1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000061AE0000, WB },
    [INFO]        	{ 0x0000000061AE0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000061AE1000, 0x0000FFFF9E51F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000061AE0000, WB },
    [INFO]        	{ 0x0000000061AE0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000061AE1000, 0x0000FFFF9E51F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000061AE0000, WB },
    [INFO]        	{ 0x0000000061AE0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000061AE1000, 0x0000FFFF9E51F000, WB },
    Log Output End
    random: 10806
    random: 10807
    random: 10808
    random: 10809
    random: 10810
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WB: [0000000000000000, 00000000B27A0000)
    UC: [00000000B27A0000, 00000000B27A1000)
    WB: [00000000B27A1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000B27A0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000B279FFFF
    UC:00000000B27A0000-00000000B27A0FFF
    WB:00000000B27A1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WB: [0000000000000000, 00000000B27A0000)
    UC: [00000000B27A0000, 00000000B27A1000)
    WB: [00000000B27A1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000B27A0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000B279FFFF
    UC:00000000B27A0000-00000000B27A0FFF
    WB:00000000B27A1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000B27A0000, WB },
    [INFO]        	{ 0x00000000B27A0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000B27A1000, 0x0000FFFF4D85F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000B27A0000, WB },
    [INFO]        	{ 0x00000000B27A0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000B27A1000, 0x0000FFFF4D85F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000B27A0000, WB },
    [INFO]        	{ 0x00000000B27A0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000B27A1000, 0x0000FFFF4D85F000, WB },
    Log Output End
    random: 10811
    random: 10812
    random: 10813
    random: 10814
    random: 10815
    random: 10816
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000C2780001, 00000000D569F19D)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000C2780001, 00000000D569F19D)
    Result = Unsupported
    random: 10817
    random: 10818
    random: 10819
    random: 10820
    random: 10821
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000000000, 00000000720E0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000720E0000, 00000000720E1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000720E0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000720DFFFF
    UC:00000000720E0000-00000000720E0FFF
    WB:00000000720E1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [00000000720E1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000720E0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000720DFFFF
    UC:00000000720E0000-00000000720E0FFF
    WB:00000000720E1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000000000, 00000000720E0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000720E0000, 00000000720E1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000720E0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000720DFFFF
    UC:00000000720E0000-00000000720E0FFF
    WB:00000000720E1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [00000000720E1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000720E0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000720DFFFF
    UC:00000000720E0000-00000000720E0FFF
    WB:00000000720E1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000720E0000, WB },
    [INFO]        	{ 0x00000000720E0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000720E1000, 0x0000FFFF8DF1F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000720E0000, WB },
    [INFO]        	{ 0x00000000720E0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000720E1000, 0x0000FFFF8DF1F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000720E0000, WB },
    [INFO]        	{ 0x00000000720E0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000720E1000, 0x0000FFFF8DF1F000, WB },
    Log Output End
    random: 10822
    random: 10823
    random: 10824
    random: 10825
    random: 10826
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WB: [0000000000000000, 0000000084C00000)
    UC: [0000000084C00000, 0000000084C01000)
    WB: [0000000084C01000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000084C00000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000084BFFFFF
    UC:0000000084C00000-0000000084C00FFF
    WB:0000000084C01000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WB: [0000000000000000, 0000000084C00000)
    UC: [0000000084C00000, 0000000084C01000)
    WB: [0000000084C01000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000084C00000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000000084BFFFFF
    UC:0000000084C00000-0000000084C00FFF
    WB:0000000084C01000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000084C00000, WB },
    [INFO]        	{ 0x0000000084C00000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000084C01000, 0x0000FFFF7B3FF000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000084C00000, WB },
    [INFO]        	{ 0x0000000084C00000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000084C01000, 0x0000FFFF7B3FF000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000084C00000, WB },
    [INFO]        	{ 0x0000000084C00000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000084C01000, 0x0000FFFF7B3FF000, WB },
    Log Output End
    random: 10827
    random: 10828
    random: 10829
    random: 10830
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000087DA0001, 000000008835FFD1)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000087DA0001, 000000008835FFD1)
    Result = Unsupported
    random: 10831
    random: 10832
    random: 10833
    random: 10834
    random: 10835
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000000000000, 0000000038780000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000038780000, 0000000038781000)
    Count of vertices (0000000000000000 - 0000800000000000) = 46
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000038780000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000003877FFFF
    UC:0000000038780000-0000000038780FFF
    WB:0000000038781000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WB: [0000000038781000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000038780000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000003877FFFF
    UC:0000000038780000-0000000038780FFF
    WB:0000000038781000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000000000000, 0000000038780000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WB:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000038780000, 0000000038781000)
    Count of vertices (0000000000000000 - 0000800000000000) = 46
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000038780000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000003877FFFF
    UC:0000000038780000-0000000038780FFF
    WB:0000000038781000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WB: [0000000038781000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=0000000038780000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-000000003877FFFF
    UC:0000000038780000-0000000038780FFF
    WB:0000000038781000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000038780000, WB },
    [INFO]        	{ 0x0000000038780000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000038781000, 0x0000FFFFC787F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000038780000, WB },
    [INFO]        	{ 0x0000000038780000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000038781000, 0x0000FFFFC787F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000038780000, WB },
    [INFO]        	{ 0x0000000038780000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000038781000, 0x0000FFFFC787F000, WB },
    Log Output End
    random: 10836
    random: 10837
    random: 10838
    random: 10839
    random: 10840
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WB: [0000000000000000, 00000000DB7E0000)
    UC: [00000000DB7E0000, 00000000DB7E1000)
    WB: [00000000DB7E1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000DB7E0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000DB7DFFFF
    UC:00000000DB7E0000-00000000DB7E0FFF
    WB:00000000DB7E1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WB: [0000000000000000, 00000000DB7E0000)
    UC: [00000000DB7E0000, 00000000DB7E1000)
    WB: [00000000DB7E1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C06
    Fixed MTRR[00]   : 0606060606060606
    Fixed MTRR[01]   : 0606060606060606
    Fixed MTRR[02]   : 0606060606060606
    Fixed MTRR[03]   : 0606060606060606
    Fixed MTRR[04]   : 0606060606060606
    Fixed MTRR[05]   : 0606060606060606
    Fixed MTRR[06]   : 0606060606060606
    Fixed MTRR[07]   : 0606060606060606
    Fixed MTRR[08]   : 0606060606060606
    Fixed MTRR[09]   : 0606060606060606
    Fixed MTRR[10]   : 0606060606060606
    Variable MTRR[00]: Base=00000000DB7E0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WB:0000000000000000-00000000DB7DFFFF
    UC:00000000DB7E0000-00000000DB7E0FFF
    WB:00000000DB7E1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000DB7E0000, WB },
    [INFO]        	{ 0x00000000DB7E0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000DB7E1000, 0x0000FFFF2481F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000DB7E0000, WB },
    [INFO]        	{ 0x00000000DB7E0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000DB7E1000, 0x0000FFFF2481F000, WB },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000DB7E0000, WB },
    [INFO]        	{ 0x00000000DB7E0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000DB7E1000, 0x0000FFFF2481F000, WB },
    Log Output End
    random: 10841
    random: 10842
    random: 10843
    random: 10844
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000B52C0001, 000000010D37C1B3)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000B52C0001, 000000010D37C1B3)
    Result = Unsupported
    random: 10845
    random: 10846
    random: 10847
    random: 10848
    random: 10849
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000000000, 0000000023280000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000023280000, 0000000023281000)
    Count of vertices (0000000000000000 - 0000800000000000) = 46
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000023280000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000002327FFFF
    UC:0000000023280000-0000000023280FFF
    WT:0000000023281000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000023281000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000023280000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000002327FFFF
    UC:0000000023280000-0000000023280FFF
    WT:0000000023281000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000000000, 0000000023280000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000023280000, 0000000023281000)
    Count of vertices (0000000000000000 - 0000800000000000) = 46
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000023280000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000002327FFFF
    UC:0000000023280000-0000000023280FFF
    WT:0000000023281000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000023281000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000023280000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000002327FFFF
    UC:0000000023280000-0000000023280FFF
    WT:0000000023281000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000023280000, WT },
    [INFO]        	{ 0x0000000023280000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000023281000, 0x0000FFFFDCD7F000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000023280000, WT },
    [INFO]        	{ 0x0000000023280000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000023281000, 0x0000FFFFDCD7F000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000023280000, WT },
    [INFO]        	{ 0x0000000023280000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000023281000, 0x0000FFFFDCD7F000, WT },
    Log Output End
    random: 10850
    random: 10851
    random: 10852
    random: 10853
    random: 10854
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WT: [0000000000000000, 00000000C18E0000)
    UC: [00000000C18E0000, 00000000C18E1000)
    WT: [00000000C18E1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000C18E0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000C18DFFFF
    UC:00000000C18E0000-00000000C18E0FFF
    WT:00000000C18E1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WT: [0000000000000000, 00000000C18E0000)
    UC: [00000000C18E0000, 00000000C18E1000)
    WT: [00000000C18E1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000C18E0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000C18DFFFF
    UC:00000000C18E0000-00000000C18E0FFF
    WT:00000000C18E1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000C18E0000, WT },
    [INFO]        	{ 0x00000000C18E0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000C18E1000, 0x0000FFFF3E71F000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000C18E0000, WT },
    [INFO]        	{ 0x00000000C18E0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000C18E1000, 0x0000FFFF3E71F000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000C18E0000, WT },
    [INFO]        	{ 0x00000000C18E0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000C18E1000, 0x0000FFFF3E71F000, WT },
    Log Output End
    random: 10855
    random: 10856
    random: 10857
    random: 10858
    random: 10859
    random: 10860
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000085040001, 000000013AFDA175)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000085040001, 000000013AFDA175)
    Result = Unsupported
    random: 10861
    random: 10862
    random: 10863
    random: 10864
    random: 10865
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000000000, 0000000091A20000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000091A20000, 0000000091A21000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000091A20000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000091A1FFFF
    UC:0000000091A20000-0000000091A20FFF
    WT:0000000091A21000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000091A21000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000091A20000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000091A1FFFF
    UC:0000000091A20000-0000000091A20FFF
    WT:0000000091A21000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000000000, 0000000091A20000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000091A20000, 0000000091A21000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000091A20000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000091A1FFFF
    UC:0000000091A20000-0000000091A20FFF
    WT:0000000091A21000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000091A21000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000091A20000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000091A1FFFF
    UC:0000000091A20000-0000000091A20FFF
    WT:0000000091A21000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000091A20000, WT },
    [INFO]        	{ 0x0000000091A20000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000091A21000, 0x0000FFFF6E5DF000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000091A20000, WT },
    [INFO]        	{ 0x0000000091A20000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000091A21000, 0x0000FFFF6E5DF000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000091A20000, WT },
    [INFO]        	{ 0x0000000091A20000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000091A21000, 0x0000FFFF6E5DF000, WT },
    Log Output End
    random: 10866
    random: 10867
    random: 10868
    random: 10869
    random: 10870
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WT: [0000000000000000, 00000000FB4E0000)
    UC: [00000000FB4E0000, 00000000FB4E1000)
    WT: [00000000FB4E1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000FB4E0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000FB4DFFFF
    UC:00000000FB4E0000-00000000FB4E0FFF
    WT:00000000FB4E1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WT: [0000000000000000, 00000000FB4E0000)
    UC: [00000000FB4E0000, 00000000FB4E1000)
    WT: [00000000FB4E1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000FB4E0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000FB4DFFFF
    UC:00000000FB4E0000-00000000FB4E0FFF
    WT:00000000FB4E1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000FB4E0000, WT },
    [INFO]        	{ 0x00000000FB4E0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000FB4E1000, 0x0000FFFF04B1F000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000FB4E0000, WT },
    [INFO]        	{ 0x00000000FB4E0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000FB4E1000, 0x0000FFFF04B1F000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000FB4E0000, WT },
    [INFO]        	{ 0x00000000FB4E0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000FB4E1000, 0x0000FFFF04B1F000, WT },
    Log Output End
    random: 10871
    random: 10872
    random: 10873
    random: 10874
    random: 10875
    random: 10876
    random: 10877
    random: 10878
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000A53E0001, 00000000BCB7F0DA)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000A53E0001, 00000000BCB7F0DA)
    Result = Unsupported
    random: 10879
    random: 10880
    random: 10881
    random: 10882
    random: 10883
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000000000, 00000000E1020000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000E1020000, 00000000E1021000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000E1020000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000E101FFFF
    UC:00000000E1020000-00000000E1020FFF
    WT:00000000E1021000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [00000000E1021000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000E1020000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000E101FFFF
    UC:00000000E1020000-00000000E1020FFF
    WT:00000000E1021000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000000000, 00000000E1020000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000E1020000, 00000000E1021000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000E1020000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000E101FFFF
    UC:00000000E1020000-00000000E1020FFF
    WT:00000000E1021000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [00000000E1021000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000E1020000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000E101FFFF
    UC:00000000E1020000-00000000E1020FFF
    WT:00000000E1021000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000E1020000, WT },
    [INFO]        	{ 0x00000000E1020000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000E1021000, 0x0000FFFF1EFDF000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000E1020000, WT },
    [INFO]        	{ 0x00000000E1020000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000E1021000, 0x0000FFFF1EFDF000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000E1020000, WT },
    [INFO]        	{ 0x00000000E1020000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000E1021000, 0x0000FFFF1EFDF000, WT },
    Log Output End
    random: 10884
    random: 10885
    random: 10886
    random: 10887
    random: 10888
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WT: [0000000000000000, 0000000096520000)
    UC: [0000000096520000, 0000000096521000)
    WT: [0000000096521000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000096520000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000009651FFFF
    UC:0000000096520000-0000000096520FFF
    WT:0000000096521000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WT: [0000000000000000, 0000000096520000)
    UC: [0000000096520000, 0000000096521000)
    WT: [0000000096521000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000096520000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000009651FFFF
    UC:0000000096520000-0000000096520FFF
    WT:0000000096521000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000096520000, WT },
    [INFO]        	{ 0x0000000096520000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000096521000, 0x0000FFFF69ADF000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000096520000, WT },
    [INFO]        	{ 0x0000000096520000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000096521000, 0x0000FFFF69ADF000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000096520000, WT },
    [INFO]        	{ 0x0000000096520000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000096521000, 0x0000FFFF69ADF000, WT },
    Log Output End
    random: 10889
    random: 10890
    random: 10891
    random: 10892
    random: 10893
    random: 10894
    random: 10895
    random: 10896
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000CB140001, 000000017D7B727C)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000CB140001, 000000017D7B727C)
    Result = Unsupported
    random: 10897
    random: 10898
    random: 10899
    random: 10900
    random: 10901
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000000000, 00000000AA8A0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000AA8A0000, 00000000AA8A1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000AA8A0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000AA89FFFF
    UC:00000000AA8A0000-00000000AA8A0FFF
    WT:00000000AA8A1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [00000000AA8A1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000AA8A0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000AA89FFFF
    UC:00000000AA8A0000-00000000AA8A0FFF
    WT:00000000AA8A1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000000000, 00000000AA8A0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000AA8A0000, 00000000AA8A1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000AA8A0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000AA89FFFF
    UC:00000000AA8A0000-00000000AA8A0FFF
    WT:00000000AA8A1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [00000000AA8A1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000AA8A0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000AA89FFFF
    UC:00000000AA8A0000-00000000AA8A0FFF
    WT:00000000AA8A1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000AA8A0000, WT },
    [INFO]        	{ 0x00000000AA8A0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000AA8A1000, 0x0000FFFF5575F000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000AA8A0000, WT },
    [INFO]        	{ 0x00000000AA8A0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000AA8A1000, 0x0000FFFF5575F000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000AA8A0000, WT },
    [INFO]        	{ 0x00000000AA8A0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000AA8A1000, 0x0000FFFF5575F000, WT },
    Log Output End
    random: 10902
    random: 10903
    random: 10904
    random: 10905
    random: 10906
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WT: [0000000000000000, 00000000A7200000)
    UC: [00000000A7200000, 00000000A7201000)
    WT: [00000000A7201000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000A7200000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000A71FFFFF
    UC:00000000A7200000-00000000A7200FFF
    WT:00000000A7201000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WT: [0000000000000000, 00000000A7200000)
    UC: [00000000A7200000, 00000000A7201000)
    WT: [00000000A7201000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000A7200000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000A71FFFFF
    UC:00000000A7200000-00000000A7200FFF
    WT:00000000A7201000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000A7200000, WT },
    [INFO]        	{ 0x00000000A7200000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000A7201000, 0x0000FFFF58DFF000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000A7200000, WT },
    [INFO]        	{ 0x00000000A7200000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000A7201000, 0x0000FFFF58DFF000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000A7200000, WT },
    [INFO]        	{ 0x00000000A7200000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000A7201000, 0x0000FFFF58DFF000, WT },
    Log Output End
    random: 10907
    random: 10908
    random: 10909
    random: 10910
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000088D60001, 000000008FD5FC44)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000088D60001, 000000008FD5FC44)
    Result = Unsupported
    random: 10911
    random: 10912
    random: 10913
    random: 10914
    random: 10915
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000000000, 0000000062E40000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000062E40000, 0000000062E41000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000062E40000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000062E3FFFF
    UC:0000000062E40000-0000000062E40FFF
    WT:0000000062E41000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000062E41000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000062E40000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000062E3FFFF
    UC:0000000062E40000-0000000062E40FFF
    WT:0000000062E41000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000000000, 0000000062E40000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000062E40000, 0000000062E41000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000062E40000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000062E3FFFF
    UC:0000000062E40000-0000000062E40FFF
    WT:0000000062E41000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000062E41000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000062E40000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000000062E3FFFF
    UC:0000000062E40000-0000000062E40FFF
    WT:0000000062E41000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000062E40000, WT },
    [INFO]        	{ 0x0000000062E40000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000062E41000, 0x0000FFFF9D1BF000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000062E40000, WT },
    [INFO]        	{ 0x0000000062E40000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000062E41000, 0x0000FFFF9D1BF000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000062E40000, WT },
    [INFO]        	{ 0x0000000062E40000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000062E41000, 0x0000FFFF9D1BF000, WT },
    Log Output End
    random: 10916
    random: 10917
    random: 10918
    random: 10919
    random: 10920
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WT: [0000000000000000, 00000000EFE80000)
    UC: [00000000EFE80000, 00000000EFE81000)
    WT: [00000000EFE81000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000EFE80000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000EFE7FFFF
    UC:00000000EFE80000-00000000EFE80FFF
    WT:00000000EFE81000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WT: [0000000000000000, 00000000EFE80000)
    UC: [00000000EFE80000, 00000000EFE81000)
    WT: [00000000EFE81000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000EFE80000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000EFE7FFFF
    UC:00000000EFE80000-00000000EFE80FFF
    WT:00000000EFE81000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000EFE80000, WT },
    [INFO]        	{ 0x00000000EFE80000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000EFE81000, 0x0000FFFF1017F000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000EFE80000, WT },
    [INFO]        	{ 0x00000000EFE80000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000EFE81000, 0x0000FFFF1017F000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000EFE80000, WT },
    [INFO]        	{ 0x00000000EFE80000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000EFE81000, 0x0000FFFF1017F000, WT },
    Log Output End
    random: 10921
    random: 10922
    random: 10923
    random: 10924
    random: 10925
    random: 10926
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000097E60001, 00000001955169A5)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000097E60001, 00000001955169A5)
    Result = Unsupported
    random: 10927
    random: 10928
    random: 10929
    random: 10930
    random: 10931
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000000000, 000000006C360000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [000000006C360000, 000000006C361000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=000000006C360000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000006C35FFFF
    UC:000000006C360000-000000006C360FFF
    WT:000000006C361000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [000000006C361000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=000000006C360000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000006C35FFFF
    UC:000000006C360000-000000006C360FFF
    WT:000000006C361000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000000000, 000000006C360000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000006C360000, 000000006C361000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=000000006C360000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000006C35FFFF
    UC:000000006C360000-000000006C360FFF
    WT:000000006C361000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [000000006C361000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=000000006C360000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000006C35FFFF
    UC:000000006C360000-000000006C360FFF
    WT:000000006C361000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000006C360000, WT },
    [INFO]        	{ 0x000000006C360000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000006C361000, 0x0000FFFF93C9F000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000006C360000, WT },
    [INFO]        	{ 0x000000006C360000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000006C361000, 0x0000FFFF93C9F000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000006C360000, WT },
    [INFO]        	{ 0x000000006C360000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000006C361000, 0x0000FFFF93C9F000, WT },
    Log Output End
    random: 10932
    random: 10933
    random: 10934
    random: 10935
    random: 10936
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WT: [0000000000000000, 00000000D8160000)
    UC: [00000000D8160000, 00000000D8161000)
    WT: [00000000D8161000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000D8160000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000D815FFFF
    UC:00000000D8160000-00000000D8160FFF
    WT:00000000D8161000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WT: [0000000000000000, 00000000D8160000)
    UC: [00000000D8160000, 00000000D8161000)
    WT: [00000000D8161000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000D8160000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000D815FFFF
    UC:00000000D8160000-00000000D8160FFF
    WT:00000000D8161000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000D8160000, WT },
    [INFO]        	{ 0x00000000D8160000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000D8161000, 0x0000FFFF27E9F000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000D8160000, WT },
    [INFO]        	{ 0x00000000D8160000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000D8161000, 0x0000FFFF27E9F000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000D8160000, WT },
    [INFO]        	{ 0x00000000D8160000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000D8161000, 0x0000FFFF27E9F000, WT },
    Log Output End
    random: 10937
    random: 10938
    random: 10939
    random: 10940
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000EE820001, 0000000180A977D7)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000EE820001, 0000000180A977D7)
    Result = Unsupported
    random: 10941
    random: 10942
    random: 10943
    random: 10944
    random: 10945
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000000000, 000000001BFC0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [000000001BFC0000, 000000001BFC1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 45
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=000000001BFC0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000001BFBFFFF
    UC:000000001BFC0000-000000001BFC0FFF
    WT:000000001BFC1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [000000001BFC1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=000000001BFC0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000001BFBFFFF
    UC:000000001BFC0000-000000001BFC0FFF
    WT:000000001BFC1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000000000, 000000001BFC0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000001BFC0000, 000000001BFC1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 45
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=000000001BFC0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000001BFBFFFF
    UC:000000001BFC0000-000000001BFC0FFF
    WT:000000001BFC1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [000000001BFC1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=000000001BFC0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000001BFBFFFF
    UC:000000001BFC0000-000000001BFC0FFF
    WT:000000001BFC1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000001BFC0000, WT },
    [INFO]        	{ 0x000000001BFC0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000001BFC1000, 0x0000FFFFE403F000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000001BFC0000, WT },
    [INFO]        	{ 0x000000001BFC0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000001BFC1000, 0x0000FFFFE403F000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000001BFC0000, WT },
    [INFO]        	{ 0x000000001BFC0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000001BFC1000, 0x0000FFFFE403F000, WT },
    Log Output End
    random: 10946
    random: 10947
    random: 10948
    random: 10949
    random: 10950
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WT: [0000000000000000, 0000000038180000)
    UC: [0000000038180000, 0000000038181000)
    WT: [0000000038181000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 46
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000038180000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000003817FFFF
    UC:0000000038180000-0000000038180FFF
    WT:0000000038181000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WT: [0000000000000000, 0000000038180000)
    UC: [0000000038180000, 0000000038181000)
    WT: [0000000038181000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 46
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=0000000038180000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000003817FFFF
    UC:0000000038180000-0000000038180FFF
    WT:0000000038181000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000038180000, WT },
    [INFO]        	{ 0x0000000038180000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000038181000, 0x0000FFFFC7E7F000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000038180000, WT },
    [INFO]        	{ 0x0000000038180000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000038181000, 0x0000FFFFC7E7F000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000038180000, WT },
    [INFO]        	{ 0x0000000038180000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000038181000, 0x0000FFFFC7E7F000, WT },
    Log Output End
    random: 10951
    random: 10952
    random: 10953
    random: 10954
    random: 10955
    random: 10956
    random: 10957
    random: 10958
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000C7A40001, 0000000111E7C618)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000C7A40001, 0000000111E7C618)
    Result = Unsupported
    random: 10959
    random: 10960
    random: 10961
    random: 10962
    random: 10963
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000000000, 000000000C840000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [000000000C840000, 000000000C841000)
    Count of vertices (0000000000000000 - 0000800000000000) = 44
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=000000000C840000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000000C83FFFF
    UC:000000000C840000-000000000C840FFF
    WT:000000000C841000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [000000000C841000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=000000000C840000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000000C83FFFF
    UC:000000000C840000-000000000C840FFF
    WT:000000000C841000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000000000, 000000000C840000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000000C840000, 000000000C841000)
    Count of vertices (0000000000000000 - 0000800000000000) = 44
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=000000000C840000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000000C83FFFF
    UC:000000000C840000-000000000C840FFF
    WT:000000000C841000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [000000000C841000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=000000000C840000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-000000000C83FFFF
    UC:000000000C840000-000000000C840FFF
    WT:000000000C841000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000C840000, WT },
    [INFO]        	{ 0x000000000C840000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000C841000, 0x0000FFFFF37BF000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000C840000, WT },
    [INFO]        	{ 0x000000000C840000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000C841000, 0x0000FFFFF37BF000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000C840000, WT },
    [INFO]        	{ 0x000000000C840000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000C841000, 0x0000FFFFF37BF000, WT },
    Log Output End
    random: 10964
    random: 10965
    random: 10966
    random: 10967
    random: 10968
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WT: [0000000000000000, 00000000BCBA0000)
    UC: [00000000BCBA0000, 00000000BCBA1000)
    WT: [00000000BCBA1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000BCBA0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000BCB9FFFF
    UC:00000000BCBA0000-00000000BCBA0FFF
    WT:00000000BCBA1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WT: [0000000000000000, 00000000BCBA0000)
    UC: [00000000BCBA0000, 00000000BCBA1000)
    WT: [00000000BCBA1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000BCBA0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000BCB9FFFF
    UC:00000000BCBA0000-00000000BCBA0FFF
    WT:00000000BCBA1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000BCBA0000, WT },
    [INFO]        	{ 0x00000000BCBA0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000BCBA1000, 0x0000FFFF4345F000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000BCBA0000, WT },
    [INFO]        	{ 0x00000000BCBA0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000BCBA1000, 0x0000FFFF4345F000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000BCBA0000, WT },
    [INFO]        	{ 0x00000000BCBA0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000BCBA1000, 0x0000FFFF4345F000, WT },
    Log Output End
    random: 10969
    random: 10970
    random: 10971
    random: 10972
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000D23E0001, 00000001403BA5AD)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000D23E0001, 00000001403BA5AD)
    Result = Unsupported
    random: 10973
    random: 10974
    random: 10975
    random: 10976
    random: 10977
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000000000, 00000000F3C40000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000F3C40000, 00000000F3C41000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000F3C40000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000F3C3FFFF
    UC:00000000F3C40000-00000000F3C40FFF
    WT:00000000F3C41000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [00000000F3C41000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000F3C40000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000F3C3FFFF
    UC:00000000F3C40000-00000000F3C40FFF
    WT:00000000F3C41000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000000000, 00000000F3C40000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000F3C40000, 00000000F3C41000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000F3C40000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000F3C3FFFF
    UC:00000000F3C40000-00000000F3C40FFF
    WT:00000000F3C41000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [00000000F3C41000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000F3C40000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000F3C3FFFF
    UC:00000000F3C40000-00000000F3C40FFF
    WT:00000000F3C41000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000F3C40000, WT },
    [INFO]        	{ 0x00000000F3C40000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000F3C41000, 0x0000FFFF0C3BF000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000F3C40000, WT },
    [INFO]        	{ 0x00000000F3C40000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000F3C41000, 0x0000FFFF0C3BF000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000F3C40000, WT },
    [INFO]        	{ 0x00000000F3C40000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000F3C41000, 0x0000FFFF0C3BF000, WT },
    Log Output End
    random: 10978
    random: 10979
    random: 10980
    random: 10981
    random: 10982
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WT: [0000000000000000, 00000000A53C0000)
    UC: [00000000A53C0000, 00000000A53C1000)
    WT: [00000000A53C1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000A53C0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000A53BFFFF
    UC:00000000A53C0000-00000000A53C0FFF
    WT:00000000A53C1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WT: [0000000000000000, 00000000A53C0000)
    UC: [00000000A53C0000, 00000000A53C1000)
    WT: [00000000A53C1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000A53C0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000A53BFFFF
    UC:00000000A53C0000-00000000A53C0FFF
    WT:00000000A53C1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000A53C0000, WT },
    [INFO]        	{ 0x00000000A53C0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000A53C1000, 0x0000FFFF5AC3F000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000A53C0000, WT },
    [INFO]        	{ 0x00000000A53C0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000A53C1000, 0x0000FFFF5AC3F000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000A53C0000, WT },
    [INFO]        	{ 0x00000000A53C0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000A53C1000, 0x0000FFFF5AC3F000, WT },
    Log Output End
    random: 10983
    random: 10984
    random: 10985
    random: 10986
    random: 10987
    random: 10988
    random: 10989
    random: 10990
    random: 10991
    random: 10992
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000A7F80001, 00000000F181CFC2)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000A7F80001, 00000000F181CFC2)
    Result = Unsupported
    random: 10993
    random: 10994
    random: 10995
    random: 10996
    random: 10997
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [0000000000000000, 00000000211E0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000211E0000, 00000000211E1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 46
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000211E0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000211DFFFF
    UC:00000000211E0000-00000000211E0FFF
    WT:00000000211E1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WT: [00000000211E1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000211E0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000211DFFFF
    UC:00000000211E0000-00000000211E0FFF
    WT:00000000211E1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [0000000000000000, 00000000211E0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WT:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000211E0000, 00000000211E1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 46
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000211E0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000211DFFFF
    UC:00000000211E0000-00000000211E0FFF
    WT:00000000211E1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WT: [00000000211E1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000211E0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000211DFFFF
    UC:00000000211E0000-00000000211E0FFF
    WT:00000000211E1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000211E0000, WT },
    [INFO]        	{ 0x00000000211E0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000211E1000, 0x0000FFFFDEE1F000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000211E0000, WT },
    [INFO]        	{ 0x00000000211E0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000211E1000, 0x0000FFFFDEE1F000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000211E0000, WT },
    [INFO]        	{ 0x00000000211E0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000211E1000, 0x0000FFFFDEE1F000, WT },
    Log Output End
    random: 10998
    random: 10999
    random: 11000
    random: 11001
    random: 11002
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WT: [0000000000000000, 00000000C2640000)
    UC: [00000000C2640000, 00000000C2641000)
    WT: [00000000C2641000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000C2640000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000C263FFFF
    UC:00000000C2640000-00000000C2640FFF
    WT:00000000C2641000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WT: [0000000000000000, 00000000C2640000)
    UC: [00000000C2640000, 00000000C2641000)
    WT: [00000000C2641000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C04
    Fixed MTRR[00]   : 0404040404040404
    Fixed MTRR[01]   : 0404040404040404
    Fixed MTRR[02]   : 0404040404040404
    Fixed MTRR[03]   : 0404040404040404
    Fixed MTRR[04]   : 0404040404040404
    Fixed MTRR[05]   : 0404040404040404
    Fixed MTRR[06]   : 0404040404040404
    Fixed MTRR[07]   : 0404040404040404
    Fixed MTRR[08]   : 0404040404040404
    Fixed MTRR[09]   : 0404040404040404
    Fixed MTRR[10]   : 0404040404040404
    Variable MTRR[00]: Base=00000000C2640000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WT:0000000000000000-00000000C263FFFF
    UC:00000000C2640000-00000000C2640FFF
    WT:00000000C2641000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000C2640000, WT },
    [INFO]        	{ 0x00000000C2640000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000C2641000, 0x0000FFFF3D9BF000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000C2640000, WT },
    [INFO]        	{ 0x00000000C2640000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000C2641000, 0x0000FFFF3D9BF000, WT },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000C2640000, WT },
    [INFO]        	{ 0x00000000C2640000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000C2641000, 0x0000FFFF3D9BF000, WT },
    Log Output End
    random: 11003
    random: 11004
    random: 11005
    random: 11006
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000AB9E0001, 00000000C03DF22E)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000AB9E0001, 00000000C03DF22E)
    Result = Unsupported
    random: 11007
    random: 11008
    random: 11009
    random: 11010
    random: 11011
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000000000, 00000000BCBE0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000BCBE0000, 00000000BCBE1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000BCBE0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000BCBDFFFF
    UC:00000000BCBE0000-00000000BCBE0FFF
    WP:00000000BCBE1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [00000000BCBE1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000BCBE0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000BCBDFFFF
    UC:00000000BCBE0000-00000000BCBE0FFF
    WP:00000000BCBE1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000000000, 00000000BCBE0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000BCBE0000, 00000000BCBE1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000BCBE0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000BCBDFFFF
    UC:00000000BCBE0000-00000000BCBE0FFF
    WP:00000000BCBE1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [00000000BCBE1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000BCBE0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000BCBDFFFF
    UC:00000000BCBE0000-00000000BCBE0FFF
    WP:00000000BCBE1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000BCBE0000, WP },
    [INFO]        	{ 0x00000000BCBE0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000BCBE1000, 0x0000FFFF4341F000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000BCBE0000, WP },
    [INFO]        	{ 0x00000000BCBE0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000BCBE1000, 0x0000FFFF4341F000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000BCBE0000, WP },
    [INFO]        	{ 0x00000000BCBE0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000BCBE1000, 0x0000FFFF4341F000, WP },
    Log Output End
    random: 11012
    random: 11013
    random: 11014
    random: 11015
    random: 11016
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WP: [0000000000000000, 00000000D9C80000)
    UC: [00000000D9C80000, 00000000D9C81000)
    WP: [00000000D9C81000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000D9C80000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000D9C7FFFF
    UC:00000000D9C80000-00000000D9C80FFF
    WP:00000000D9C81000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WP: [0000000000000000, 00000000D9C80000)
    UC: [00000000D9C80000, 00000000D9C81000)
    WP: [00000000D9C81000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000D9C80000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000D9C7FFFF
    UC:00000000D9C80000-00000000D9C80FFF
    WP:00000000D9C81000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000D9C80000, WP },
    [INFO]        	{ 0x00000000D9C80000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000D9C81000, 0x0000FFFF2637F000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000D9C80000, WP },
    [INFO]        	{ 0x00000000D9C80000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000D9C81000, 0x0000FFFF2637F000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000D9C80000, WP },
    [INFO]        	{ 0x00000000D9C80000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000D9C81000, 0x0000FFFF2637F000, WP },
    Log Output End
    random: 11017
    random: 11018
    random: 11019
    random: 11020
    random: 11021
    random: 11022
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000D6160001, 00000000E0A3F72E)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000D6160001, 00000000E0A3F72E)
    Result = Unsupported
    random: 11023
    random: 11024
    random: 11025
    random: 11026
    random: 11027
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000000000, 000000002A920000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [000000002A920000, 000000002A921000)
    Count of vertices (0000000000000000 - 0000800000000000) = 46
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000002A920000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000002A91FFFF
    UC:000000002A920000-000000002A920FFF
    WP:000000002A921000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [000000002A921000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000002A920000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000002A91FFFF
    UC:000000002A920000-000000002A920FFF
    WP:000000002A921000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000000000, 000000002A920000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000002A920000, 000000002A921000)
    Count of vertices (0000000000000000 - 0000800000000000) = 46
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000002A920000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000002A91FFFF
    UC:000000002A920000-000000002A920FFF
    WP:000000002A921000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [000000002A921000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000002A920000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000002A91FFFF
    UC:000000002A920000-000000002A920FFF
    WP:000000002A921000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000002A920000, WP },
    [INFO]        	{ 0x000000002A920000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000002A921000, 0x0000FFFFD56DF000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000002A920000, WP },
    [INFO]        	{ 0x000000002A920000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000002A921000, 0x0000FFFFD56DF000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000002A920000, WP },
    [INFO]        	{ 0x000000002A920000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000002A921000, 0x0000FFFFD56DF000, WP },
    Log Output End
    random: 11028
    random: 11029
    random: 11030
    random: 11031
    random: 11032
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WP: [0000000000000000, 00000000580C0000)
    UC: [00000000580C0000, 00000000580C1000)
    WP: [00000000580C1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000580C0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000580BFFFF
    UC:00000000580C0000-00000000580C0FFF
    WP:00000000580C1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WP: [0000000000000000, 00000000580C0000)
    UC: [00000000580C0000, 00000000580C1000)
    WP: [00000000580C1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000580C0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000580BFFFF
    UC:00000000580C0000-00000000580C0FFF
    WP:00000000580C1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000580C0000, WP },
    [INFO]        	{ 0x00000000580C0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000580C1000, 0x0000FFFFA7F3F000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000580C0000, WP },
    [INFO]        	{ 0x00000000580C0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000580C1000, 0x0000FFFFA7F3F000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000580C0000, WP },
    [INFO]        	{ 0x00000000580C0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000580C1000, 0x0000FFFFA7F3F000, WP },
    Log Output End
    random: 11033
    random: 11034
    random: 11035
    random: 11036
    random: 11037
    random: 11038
    random: 11039
    random: 11040
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000095D60001, 000000015A1B8D22)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000095D60001, 000000015A1B8D22)
    Result = Unsupported
    random: 11041
    random: 11042
    random: 11043
    random: 11044
    random: 11045
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000000000, 00000000C31E0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000C31E0000, 00000000C31E1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000C31E0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000C31DFFFF
    UC:00000000C31E0000-00000000C31E0FFF
    WP:00000000C31E1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [00000000C31E1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000C31E0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000C31DFFFF
    UC:00000000C31E0000-00000000C31E0FFF
    WP:00000000C31E1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000000000, 00000000C31E0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000C31E0000, 00000000C31E1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000C31E0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000C31DFFFF
    UC:00000000C31E0000-00000000C31E0FFF
    WP:00000000C31E1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [00000000C31E1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000C31E0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000C31DFFFF
    UC:00000000C31E0000-00000000C31E0FFF
    WP:00000000C31E1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000C31E0000, WP },
    [INFO]        	{ 0x00000000C31E0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000C31E1000, 0x0000FFFF3CE1F000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000C31E0000, WP },
    [INFO]        	{ 0x00000000C31E0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000C31E1000, 0x0000FFFF3CE1F000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000C31E0000, WP },
    [INFO]        	{ 0x00000000C31E0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000C31E1000, 0x0000FFFF3CE1F000, WP },
    Log Output End
    random: 11046
    random: 11047
    random: 11048
    random: 11049
    random: 11050
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WP: [0000000000000000, 000000003FFA0000)
    UC: [000000003FFA0000, 000000003FFA1000)
    WP: [000000003FFA1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 46
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000003FFA0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000003FF9FFFF
    UC:000000003FFA0000-000000003FFA0FFF
    WP:000000003FFA1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WP: [0000000000000000, 000000003FFA0000)
    UC: [000000003FFA0000, 000000003FFA1000)
    WP: [000000003FFA1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 46
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000003FFA0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000003FF9FFFF
    UC:000000003FFA0000-000000003FFA0FFF
    WP:000000003FFA1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000003FFA0000, WP },
    [INFO]        	{ 0x000000003FFA0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000003FFA1000, 0x0000FFFFC005F000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000003FFA0000, WP },
    [INFO]        	{ 0x000000003FFA0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000003FFA1000, 0x0000FFFFC005F000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000003FFA0000, WP },
    [INFO]        	{ 0x000000003FFA0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000003FFA1000, 0x0000FFFFC005F000, WP },
    Log Output End
    random: 11051
    random: 11052
    random: 11053
    random: 11054
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000E5EA0001, 00000001508BA03E)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000E5EA0001, 00000001508BA03E)
    Result = Unsupported
    random: 11055
    random: 11056
    random: 11057
    random: 11058
    random: 11059
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000000000, 000000007BF20000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [000000007BF20000, 000000007BF21000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000007BF20000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000007BF1FFFF
    UC:000000007BF20000-000000007BF20FFF
    WP:000000007BF21000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [000000007BF21000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000007BF20000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000007BF1FFFF
    UC:000000007BF20000-000000007BF20FFF
    WP:000000007BF21000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000000000, 000000007BF20000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000007BF20000, 000000007BF21000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000007BF20000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000007BF1FFFF
    UC:000000007BF20000-000000007BF20FFF
    WP:000000007BF21000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [000000007BF21000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000007BF20000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000007BF1FFFF
    UC:000000007BF20000-000000007BF20FFF
    WP:000000007BF21000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000007BF20000, WP },
    [INFO]        	{ 0x000000007BF20000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000007BF21000, 0x0000FFFF840DF000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000007BF20000, WP },
    [INFO]        	{ 0x000000007BF20000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000007BF21000, 0x0000FFFF840DF000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000007BF20000, WP },
    [INFO]        	{ 0x000000007BF20000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000007BF21000, 0x0000FFFF840DF000, WP },
    Log Output End
    random: 11060
    random: 11061
    random: 11062
    random: 11063
    random: 11064
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WP: [0000000000000000, 00000000ADD80000)
    UC: [00000000ADD80000, 00000000ADD81000)
    WP: [00000000ADD81000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000ADD80000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000ADD7FFFF
    UC:00000000ADD80000-00000000ADD80FFF
    WP:00000000ADD81000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WP: [0000000000000000, 00000000ADD80000)
    UC: [00000000ADD80000, 00000000ADD81000)
    WP: [00000000ADD81000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000ADD80000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000ADD7FFFF
    UC:00000000ADD80000-00000000ADD80FFF
    WP:00000000ADD81000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000ADD80000, WP },
    [INFO]        	{ 0x00000000ADD80000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000ADD81000, 0x0000FFFF5227F000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000ADD80000, WP },
    [INFO]        	{ 0x00000000ADD80000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000ADD81000, 0x0000FFFF5227F000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000ADD80000, WP },
    [INFO]        	{ 0x00000000ADD80000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000ADD81000, 0x0000FFFF5227F000, WP },
    Log Output End
    random: 11065
    random: 11066
    random: 11067
    random: 11068
    random: 11069
    random: 11070
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000F06A0001, 00000001E5C31999)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000F06A0001, 00000001E5C31999)
    Result = Unsupported
    random: 11071
    random: 11072
    random: 11073
    random: 11074
    random: 11075
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000000000, 0000000084F60000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000084F60000, 0000000084F61000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000084F60000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000084F5FFFF
    UC:0000000084F60000-0000000084F60FFF
    WP:0000000084F61000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000084F61000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000084F60000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000084F5FFFF
    UC:0000000084F60000-0000000084F60FFF
    WP:0000000084F61000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000000000, 0000000084F60000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000084F60000, 0000000084F61000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000084F60000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000084F5FFFF
    UC:0000000084F60000-0000000084F60FFF
    WP:0000000084F61000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000084F61000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000084F60000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000084F5FFFF
    UC:0000000084F60000-0000000084F60FFF
    WP:0000000084F61000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000084F60000, WP },
    [INFO]        	{ 0x0000000084F60000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000084F61000, 0x0000FFFF7B09F000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000084F60000, WP },
    [INFO]        	{ 0x0000000084F60000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000084F61000, 0x0000FFFF7B09F000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000084F60000, WP },
    [INFO]        	{ 0x0000000084F60000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000084F61000, 0x0000FFFF7B09F000, WP },
    Log Output End
    random: 11076
    random: 11077
    random: 11078
    random: 11079
    random: 11080
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WP: [0000000000000000, 0000000008460000)
    UC: [0000000008460000, 0000000008461000)
    WP: [0000000008461000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 44
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000008460000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000000845FFFF
    UC:0000000008460000-0000000008460FFF
    WP:0000000008461000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WP: [0000000000000000, 0000000008460000)
    UC: [0000000008460000, 0000000008461000)
    WP: [0000000008461000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 44
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000008460000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000000845FFFF
    UC:0000000008460000-0000000008460FFF
    WP:0000000008461000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000008460000, WP },
    [INFO]        	{ 0x0000000008460000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000008461000, 0x0000FFFFF7B9F000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000008460000, WP },
    [INFO]        	{ 0x0000000008460000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000008461000, 0x0000FFFFF7B9F000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000008460000, WP },
    [INFO]        	{ 0x0000000008460000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000008461000, 0x0000FFFFF7B9F000, WP },
    Log Output End
    random: 11081
    random: 11082
    random: 11083
    random: 11084
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000093F00001, 0000000147219875)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000093F00001, 0000000147219875)
    Result = Unsupported
    random: 11085
    random: 11086
    random: 11087
    random: 11088
    random: 11089
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000000000, 00000000B1B20000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000B1B20000, 00000000B1B21000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000B1B20000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000B1B1FFFF
    UC:00000000B1B20000-00000000B1B20FFF
    WP:00000000B1B21000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [00000000B1B21000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000B1B20000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000B1B1FFFF
    UC:00000000B1B20000-00000000B1B20FFF
    WP:00000000B1B21000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000000000, 00000000B1B20000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000B1B20000, 00000000B1B21000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000B1B20000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000B1B1FFFF
    UC:00000000B1B20000-00000000B1B20FFF
    WP:00000000B1B21000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [00000000B1B21000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000B1B20000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000B1B1FFFF
    UC:00000000B1B20000-00000000B1B20FFF
    WP:00000000B1B21000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000B1B20000, WP },
    [INFO]        	{ 0x00000000B1B20000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000B1B21000, 0x0000FFFF4E4DF000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000B1B20000, WP },
    [INFO]        	{ 0x00000000B1B20000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000B1B21000, 0x0000FFFF4E4DF000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000B1B20000, WP },
    [INFO]        	{ 0x00000000B1B20000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000B1B21000, 0x0000FFFF4E4DF000, WP },
    Log Output End
    random: 11090
    random: 11091
    random: 11092
    random: 11093
    random: 11094
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WP: [0000000000000000, 0000000015E00000)
    UC: [0000000015E00000, 0000000015E01000)
    WP: [0000000015E01000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 45
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000015E00000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000015DFFFFF
    UC:0000000015E00000-0000000015E00FFF
    WP:0000000015E01000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WP: [0000000000000000, 0000000015E00000)
    UC: [0000000015E00000, 0000000015E01000)
    WP: [0000000015E01000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 45
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000015E00000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000000015DFFFFF
    UC:0000000015E00000-0000000015E00FFF
    WP:0000000015E01000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000015E00000, WP },
    [INFO]        	{ 0x0000000015E00000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000015E01000, 0x0000FFFFEA1FF000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000015E00000, WP },
    [INFO]        	{ 0x0000000015E00000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000015E01000, 0x0000FFFFEA1FF000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000015E00000, WP },
    [INFO]        	{ 0x0000000015E00000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000015E01000, 0x0000FFFFEA1FF000, WP },
    Log Output End
    random: 11095
    random: 11096
    random: 11097
    random: 11098
    random: 11099
    random: 11100
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000D5F80001, 00000001CDE730C9)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000D5F80001, 00000001CDE730C9)
    Result = Unsupported
    random: 11101
    random: 11102
    random: 11103
    random: 11104
    random: 11105
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000000000, 000000008E140000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [000000008E140000, 000000008E141000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000008E140000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000008E13FFFF
    UC:000000008E140000-000000008E140FFF
    WP:000000008E141000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [000000008E141000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000008E140000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000008E13FFFF
    UC:000000008E140000-000000008E140FFF
    WP:000000008E141000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000000000, 000000008E140000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000008E140000, 000000008E141000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000008E140000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000008E13FFFF
    UC:000000008E140000-000000008E140FFF
    WP:000000008E141000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [000000008E141000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=000000008E140000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000008E13FFFF
    UC:000000008E140000-000000008E140FFF
    WP:000000008E141000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000008E140000, WP },
    [INFO]        	{ 0x000000008E140000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000008E141000, 0x0000FFFF71EBF000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000008E140000, WP },
    [INFO]        	{ 0x000000008E140000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000008E141000, 0x0000FFFF71EBF000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000008E140000, WP },
    [INFO]        	{ 0x000000008E140000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000008E141000, 0x0000FFFF71EBF000, WP },
    Log Output End
    random: 11106
    random: 11107
    random: 11108
    random: 11109
    random: 11110
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WP: [0000000000000000, 00000000FCF20000)
    UC: [00000000FCF20000, 00000000FCF21000)
    WP: [00000000FCF21000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000FCF20000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000FCF1FFFF
    UC:00000000FCF20000-00000000FCF20FFF
    WP:00000000FCF21000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WP: [0000000000000000, 00000000FCF20000)
    UC: [00000000FCF20000, 00000000FCF21000)
    WP: [00000000FCF21000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000FCF20000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000FCF1FFFF
    UC:00000000FCF20000-00000000FCF20FFF
    WP:00000000FCF21000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000FCF20000, WP },
    [INFO]        	{ 0x00000000FCF20000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000FCF21000, 0x0000FFFF030DF000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000FCF20000, WP },
    [INFO]        	{ 0x00000000FCF20000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000FCF21000, 0x0000FFFF030DF000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000FCF20000, WP },
    [INFO]        	{ 0x00000000FCF20000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000FCF21000, 0x0000FFFF030DF000, WP },
    Log Output End
    random: 11111
    random: 11112
    random: 11113
    random: 11114
    random: 11115
    random: 11116
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000FF8A0001, 000000015237AD7A)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000FF8A0001, 000000015237AD7A)
    Result = Unsupported
    random: 11117
    random: 11118
    random: 11119
    random: 11120
    random: 11121
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000000000, 00000000C64A0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000C64A0000, 00000000C64A1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000C64A0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000C649FFFF
    UC:00000000C64A0000-00000000C64A0FFF
    WP:00000000C64A1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [00000000C64A1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000C64A0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000C649FFFF
    UC:00000000C64A0000-00000000C64A0FFF
    WP:00000000C64A1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000000000, 00000000C64A0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000C64A0000, 00000000C64A1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000C64A0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000C649FFFF
    UC:00000000C64A0000-00000000C64A0FFF
    WP:00000000C64A1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [00000000C64A1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000C64A0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000C649FFFF
    UC:00000000C64A0000-00000000C64A0FFF
    WP:00000000C64A1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000C64A0000, WP },
    [INFO]        	{ 0x00000000C64A0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000C64A1000, 0x0000FFFF39B5F000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000C64A0000, WP },
    [INFO]        	{ 0x00000000C64A0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000C64A1000, 0x0000FFFF39B5F000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000C64A0000, WP },
    [INFO]        	{ 0x00000000C64A0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000C64A1000, 0x0000FFFF39B5F000, WP },
    Log Output End
    random: 11122
    random: 11123
    random: 11124
    random: 11125
    random: 11126
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WP: [0000000000000000, 00000000B2C60000)
    UC: [00000000B2C60000, 00000000B2C61000)
    WP: [00000000B2C61000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000B2C60000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000B2C5FFFF
    UC:00000000B2C60000-00000000B2C60FFF
    WP:00000000B2C61000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WP: [0000000000000000, 00000000B2C60000)
    UC: [00000000B2C60000, 00000000B2C61000)
    WP: [00000000B2C61000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000B2C60000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000B2C5FFFF
    UC:00000000B2C60000-00000000B2C60FFF
    WP:00000000B2C61000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000B2C60000, WP },
    [INFO]        	{ 0x00000000B2C60000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000B2C61000, 0x0000FFFF4D39F000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000B2C60000, WP },
    [INFO]        	{ 0x00000000B2C60000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000B2C61000, 0x0000FFFF4D39F000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000B2C60000, WP },
    [INFO]        	{ 0x00000000B2C60000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000B2C61000, 0x0000FFFF4D39F000, WP },
    Log Output End
    random: 11127
    random: 11128
    random: 11129
    random: 11130
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000E38A0001, 000000017FDF750E)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000E38A0001, 000000017FDF750E)
    Result = Unsupported
    random: 11131
    random: 11132
    random: 11133
    random: 11134
    random: 11135
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000000000, 0000000044060000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000044060000, 0000000044061000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000044060000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000004405FFFF
    UC:0000000044060000-0000000044060FFF
    WP:0000000044061000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000044061000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000044060000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000004405FFFF
    UC:0000000044060000-0000000044060FFF
    WP:0000000044061000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000000000, 0000000044060000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000044060000, 0000000044061000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000044060000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000004405FFFF
    UC:0000000044060000-0000000044060FFF
    WP:0000000044061000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000044061000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000044060000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-000000004405FFFF
    UC:0000000044060000-0000000044060FFF
    WP:0000000044061000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000044060000, WP },
    [INFO]        	{ 0x0000000044060000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000044061000, 0x0000FFFFBBF9F000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000044060000, WP },
    [INFO]        	{ 0x0000000044060000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000044061000, 0x0000FFFFBBF9F000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000044060000, WP },
    [INFO]        	{ 0x0000000044060000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000044061000, 0x0000FFFFBBF9F000, WP },
    Log Output End
    random: 11136
    random: 11137
    random: 11138
    random: 11139
    random: 11140
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WP: [0000000000000000, 00000000D1600000)
    UC: [00000000D1600000, 00000000D1601000)
    WP: [00000000D1601000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000D1600000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000D15FFFFF
    UC:00000000D1600000-00000000D1600FFF
    WP:00000000D1601000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WP: [0000000000000000, 00000000D1600000)
    UC: [00000000D1600000, 00000000D1601000)
    WP: [00000000D1601000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=00000000D1600000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000D15FFFFF
    UC:00000000D1600000-00000000D1600FFF
    WP:00000000D1601000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000D1600000, WP },
    [INFO]        	{ 0x00000000D1600000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000D1601000, 0x0000FFFF2E9FF000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000D1600000, WP },
    [INFO]        	{ 0x00000000D1600000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000D1601000, 0x0000FFFF2E9FF000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000D1600000, WP },
    [INFO]        	{ 0x00000000D1600000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000D1601000, 0x0000FFFF2E9FF000, WP },
    Log Output End
    random: 11141
    random: 11142
    random: 11143
    random: 11144
    random: 11145
    random: 11146
    random: 11147
    random: 11148
    random: 11149
    random: 11150
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000A6960001, 00000000E4E5D776)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000A6960001, 00000000E4E5D776)
    Result = Unsupported
    random: 11151
    random: 11152
    random: 11153
    random: 11154
    random: 11155
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000000000000, 0000000057400000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000057400000, 0000000057401000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000057400000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000573FFFFF
    UC:0000000057400000-0000000057400FFF
    WP:0000000057401000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WP: [0000000057401000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000057400000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000573FFFFF
    UC:0000000057400000-0000000057400FFF
    WP:0000000057401000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000000000000, 0000000057400000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WP:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000057400000, 0000000057401000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000057400000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000573FFFFF
    UC:0000000057400000-0000000057400FFF
    WP:0000000057401000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WP: [0000000057401000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000057400000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000573FFFFF
    UC:0000000057400000-0000000057400FFF
    WP:0000000057401000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000057400000, WP },
    [INFO]        	{ 0x0000000057400000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000057401000, 0x0000FFFFA8BFF000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000057400000, WP },
    [INFO]        	{ 0x0000000057400000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000057401000, 0x0000FFFFA8BFF000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000057400000, WP },
    [INFO]        	{ 0x0000000057400000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000057401000, 0x0000FFFFA8BFF000, WP },
    Log Output End
    random: 11156
    random: 11157
    random: 11158
    random: 11159
    random: 11160
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WP: [0000000000000000, 0000000052900000)
    UC: [0000000052900000, 0000000052901000)
    WP: [0000000052901000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000052900000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000528FFFFF
    UC:0000000052900000-0000000052900FFF
    WP:0000000052901000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WP: [0000000000000000, 0000000052900000)
    UC: [0000000052900000, 0000000052901000)
    WP: [0000000052901000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C05
    Fixed MTRR[00]   : 0505050505050505
    Fixed MTRR[01]   : 0505050505050505
    Fixed MTRR[02]   : 0505050505050505
    Fixed MTRR[03]   : 0505050505050505
    Fixed MTRR[04]   : 0505050505050505
    Fixed MTRR[05]   : 0505050505050505
    Fixed MTRR[06]   : 0505050505050505
    Fixed MTRR[07]   : 0505050505050505
    Fixed MTRR[08]   : 0505050505050505
    Fixed MTRR[09]   : 0505050505050505
    Fixed MTRR[10]   : 0505050505050505
    Variable MTRR[00]: Base=0000000052900000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WP:0000000000000000-00000000528FFFFF
    UC:0000000052900000-0000000052900FFF
    WP:0000000052901000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000052900000, WP },
    [INFO]        	{ 0x0000000052900000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000052901000, 0x0000FFFFAD6FF000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000052900000, WP },
    [INFO]        	{ 0x0000000052900000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000052901000, 0x0000FFFFAD6FF000, WP },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000052900000, WP },
    [INFO]        	{ 0x0000000052900000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000052901000, 0x0000FFFFAD6FF000, WP },
    Log Output End
    random: 11161
    random: 11162
    random: 11163
    random: 11164
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000EF960001, 00000001143FDDB2)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000EF960001, 00000001143FDDB2)
    Result = Unsupported
    random: 11165
    random: 11166
    random: 11167
    random: 11168
    random: 11169
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000000000, 00000000591E0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000591E0000, 00000000591E1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000591E0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000591DFFFF
    UC:00000000591E0000-00000000591E0FFF
    WC:00000000591E1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [00000000591E1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000591E0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000591DFFFF
    UC:00000000591E0000-00000000591E0FFF
    WC:00000000591E1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000000000, 00000000591E0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000591E0000, 00000000591E1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000591E0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000591DFFFF
    UC:00000000591E0000-00000000591E0FFF
    WC:00000000591E1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [00000000591E1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000591E0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000591DFFFF
    UC:00000000591E0000-00000000591E0FFF
    WC:00000000591E1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000591E0000, WC },
    [INFO]        	{ 0x00000000591E0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000591E1000, 0x0000FFFFA6E1F000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000591E0000, WC },
    [INFO]        	{ 0x00000000591E0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000591E1000, 0x0000FFFFA6E1F000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000591E0000, WC },
    [INFO]        	{ 0x00000000591E0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000591E1000, 0x0000FFFFA6E1F000, WC },
    Log Output End
    random: 11170
    random: 11171
    random: 11172
    random: 11173
    random: 11174
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WC: [0000000000000000, 0000000041920000)
    UC: [0000000041920000, 0000000041921000)
    WC: [0000000041921000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000041920000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000004191FFFF
    UC:0000000041920000-0000000041920FFF
    WC:0000000041921000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WC: [0000000000000000, 0000000041920000)
    UC: [0000000041920000, 0000000041921000)
    WC: [0000000041921000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000041920000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000004191FFFF
    UC:0000000041920000-0000000041920FFF
    WC:0000000041921000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000041920000, WC },
    [INFO]        	{ 0x0000000041920000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000041921000, 0x0000FFFFBE6DF000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000041920000, WC },
    [INFO]        	{ 0x0000000041920000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000041921000, 0x0000FFFFBE6DF000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000041920000, WC },
    [INFO]        	{ 0x0000000041920000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000041921000, 0x0000FFFFBE6DF000, WC },
    Log Output End
    random: 11175
    random: 11176
    random: 11177
    random: 11178
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000911C0001, 00000001552D90DF)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000911C0001, 00000001552D90DF)
    Result = Unsupported
    random: 11179
    random: 11180
    random: 11181
    random: 11182
    random: 11183
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000000000, 000000001E880000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [000000001E880000, 000000001E881000)
    Count of vertices (0000000000000000 - 0000800000000000) = 45
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000001E880000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000001E87FFFF
    UC:000000001E880000-000000001E880FFF
    WC:000000001E881000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [000000001E881000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000001E880000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000001E87FFFF
    UC:000000001E880000-000000001E880FFF
    WC:000000001E881000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000000000, 000000001E880000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000001E880000, 000000001E881000)
    Count of vertices (0000000000000000 - 0000800000000000) = 45
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000001E880000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000001E87FFFF
    UC:000000001E880000-000000001E880FFF
    WC:000000001E881000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [000000001E881000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000001E880000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000001E87FFFF
    UC:000000001E880000-000000001E880FFF
    WC:000000001E881000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000001E880000, WC },
    [INFO]        	{ 0x000000001E880000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000001E881000, 0x0000FFFFE177F000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000001E880000, WC },
    [INFO]        	{ 0x000000001E880000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000001E881000, 0x0000FFFFE177F000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000001E880000, WC },
    [INFO]        	{ 0x000000001E880000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000001E881000, 0x0000FFFFE177F000, WC },
    Log Output End
    random: 11184
    random: 11185
    random: 11186
    random: 11187
    random: 11188
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WC: [0000000000000000, 000000007B780000)
    UC: [000000007B780000, 000000007B781000)
    WC: [000000007B781000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000007B780000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000007B77FFFF
    UC:000000007B780000-000000007B780FFF
    WC:000000007B781000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WC: [0000000000000000, 000000007B780000)
    UC: [000000007B780000, 000000007B781000)
    WC: [000000007B781000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000007B780000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000007B77FFFF
    UC:000000007B780000-000000007B780FFF
    WC:000000007B781000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000007B780000, WC },
    [INFO]        	{ 0x000000007B780000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000007B781000, 0x0000FFFF8487F000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000007B780000, WC },
    [INFO]        	{ 0x000000007B780000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000007B781000, 0x0000FFFF8487F000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000007B780000, WC },
    [INFO]        	{ 0x000000007B780000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000007B781000, 0x0000FFFF8487F000, WC },
    Log Output End
    random: 11189
    random: 11190
    random: 11191
    random: 11192
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000097BA0001, 000000017A3D79C3)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [0000000097BA0001, 000000017A3D79C3)
    Result = Unsupported
    random: 11193
    random: 11194
    random: 11195
    random: 11196
    random: 11197
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000000000, 00000000D79A0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000D79A0000, 00000000D79A1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000D79A0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000D799FFFF
    UC:00000000D79A0000-00000000D79A0FFF
    WC:00000000D79A1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [00000000D79A1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000D79A0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000D799FFFF
    UC:00000000D79A0000-00000000D79A0FFF
    WC:00000000D79A1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000000000, 00000000D79A0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000D79A0000, 00000000D79A1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000D79A0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000D799FFFF
    UC:00000000D79A0000-00000000D79A0FFF
    WC:00000000D79A1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [00000000D79A1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000D79A0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000D799FFFF
    UC:00000000D79A0000-00000000D79A0FFF
    WC:00000000D79A1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000D79A0000, WC },
    [INFO]        	{ 0x00000000D79A0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000D79A1000, 0x0000FFFF2865F000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000D79A0000, WC },
    [INFO]        	{ 0x00000000D79A0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000D79A1000, 0x0000FFFF2865F000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000D79A0000, WC },
    [INFO]        	{ 0x00000000D79A0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000D79A1000, 0x0000FFFF2865F000, WC },
    Log Output End
    random: 11198
    random: 11199
    random: 11200
    random: 11201
    random: 11202
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WC: [0000000000000000, 000000001BA20000)
    UC: [000000001BA20000, 000000001BA21000)
    WC: [000000001BA21000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 45
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000001BA20000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000001BA1FFFF
    UC:000000001BA20000-000000001BA20FFF
    WC:000000001BA21000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WC: [0000000000000000, 000000001BA20000)
    UC: [000000001BA20000, 000000001BA21000)
    WC: [000000001BA21000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 45
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000001BA20000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000001BA1FFFF
    UC:000000001BA20000-000000001BA20FFF
    WC:000000001BA21000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000001BA20000, WC },
    [INFO]        	{ 0x000000001BA20000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000001BA21000, 0x0000FFFFE45DF000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000001BA20000, WC },
    [INFO]        	{ 0x000000001BA20000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000001BA21000, 0x0000FFFFE45DF000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000001BA20000, WC },
    [INFO]        	{ 0x000000001BA20000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000001BA21000, 0x0000FFFFE45DF000, WC },
    Log Output End
    random: 11203
    random: 11204
    random: 11205
    random: 11206
    random: 11207
    random: 11208
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000AFCC0001, 000000012567AF3F)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000AFCC0001, 000000012567AF3F)
    Result = Unsupported
    random: 11209
    random: 11210
    random: 11211
    random: 11212
    random: 11213
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000000000, 0000000096C80000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000096C80000, 0000000096C81000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000096C80000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000096C7FFFF
    UC:0000000096C80000-0000000096C80FFF
    WC:0000000096C81000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000096C81000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000096C80000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000096C7FFFF
    UC:0000000096C80000-0000000096C80FFF
    WC:0000000096C81000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000000000, 0000000096C80000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000096C80000, 0000000096C81000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000096C80000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000096C7FFFF
    UC:0000000096C80000-0000000096C80FFF
    WC:0000000096C81000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000096C81000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000096C80000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000096C7FFFF
    UC:0000000096C80000-0000000096C80FFF
    WC:0000000096C81000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000096C80000, WC },
    [INFO]        	{ 0x0000000096C80000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000096C81000, 0x0000FFFF6937F000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000096C80000, WC },
    [INFO]        	{ 0x0000000096C80000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000096C81000, 0x0000FFFF6937F000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000096C80000, WC },
    [INFO]        	{ 0x0000000096C80000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000096C81000, 0x0000FFFF6937F000, WC },
    Log Output End
    random: 11214
    random: 11215
    random: 11216
    random: 11217
    random: 11218
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WC: [0000000000000000, 00000000950A0000)
    UC: [00000000950A0000, 00000000950A1000)
    WC: [00000000950A1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000950A0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000009509FFFF
    UC:00000000950A0000-00000000950A0FFF
    WC:00000000950A1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WC: [0000000000000000, 00000000950A0000)
    UC: [00000000950A0000, 00000000950A1000)
    WC: [00000000950A1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000950A0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000009509FFFF
    UC:00000000950A0000-00000000950A0FFF
    WC:00000000950A1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000950A0000, WC },
    [INFO]        	{ 0x00000000950A0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000950A1000, 0x0000FFFF6AF5F000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000950A0000, WC },
    [INFO]        	{ 0x00000000950A0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000950A1000, 0x0000FFFF6AF5F000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000950A0000, WC },
    [INFO]        	{ 0x00000000950A0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000950A1000, 0x0000FFFF6AF5F000, WC },
    Log Output End
    random: 11219
    random: 11220
    random: 11221
    random: 11222
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000AFF20001, 00000000C755EFEE)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000AFF20001, 00000000C755EFEE)
    Result = Unsupported
    random: 11223
    random: 11224
    random: 11225
    random: 11226
    random: 11227
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000000000, 00000000E9E60000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000E9E60000, 00000000E9E61000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000E9E60000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000E9E5FFFF
    UC:00000000E9E60000-00000000E9E60FFF
    WC:00000000E9E61000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [00000000E9E61000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000E9E60000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000E9E5FFFF
    UC:00000000E9E60000-00000000E9E60FFF
    WC:00000000E9E61000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000000000, 00000000E9E60000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000E9E60000, 00000000E9E61000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000E9E60000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000E9E5FFFF
    UC:00000000E9E60000-00000000E9E60FFF
    WC:00000000E9E61000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [00000000E9E61000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000E9E60000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000E9E5FFFF
    UC:00000000E9E60000-00000000E9E60FFF
    WC:00000000E9E61000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000E9E60000, WC },
    [INFO]        	{ 0x00000000E9E60000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000E9E61000, 0x0000FFFF1619F000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000E9E60000, WC },
    [INFO]        	{ 0x00000000E9E60000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000E9E61000, 0x0000FFFF1619F000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000E9E60000, WC },
    [INFO]        	{ 0x00000000E9E60000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000E9E61000, 0x0000FFFF1619F000, WC },
    Log Output End
    random: 11228
    random: 11229
    random: 11230
    random: 11231
    random: 11232
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WC: [0000000000000000, 0000000014220000)
    UC: [0000000014220000, 0000000014221000)
    WC: [0000000014221000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 45
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000014220000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000001421FFFF
    UC:0000000014220000-0000000014220FFF
    WC:0000000014221000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WC: [0000000000000000, 0000000014220000)
    UC: [0000000014220000, 0000000014221000)
    WC: [0000000014221000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 45
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000014220000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000001421FFFF
    UC:0000000014220000-0000000014220FFF
    WC:0000000014221000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000014220000, WC },
    [INFO]        	{ 0x0000000014220000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000014221000, 0x0000FFFFEBDDF000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000014220000, WC },
    [INFO]        	{ 0x0000000014220000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000014221000, 0x0000FFFFEBDDF000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000014220000, WC },
    [INFO]        	{ 0x0000000014220000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000014221000, 0x0000FFFFEBDDF000, WC },
    Log Output End
    random: 11233
    random: 11234
    random: 11235
    random: 11236
    random: 11237
    random: 11238
    random: 11239
    random: 11240
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000008CB40001, 00000001420B9C57)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [000000008CB40001, 00000001420B9C57)
    Result = Unsupported
    random: 11241
    random: 11242
    random: 11243
    random: 11244
    random: 11245
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000000000, 00000000F3C20000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000F3C20000, 00000000F3C21000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000F3C20000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000F3C1FFFF
    UC:00000000F3C20000-00000000F3C20FFF
    WC:00000000F3C21000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [00000000F3C21000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000F3C20000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000F3C1FFFF
    UC:00000000F3C20000-00000000F3C20FFF
    WC:00000000F3C21000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000000000, 00000000F3C20000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000F3C20000, 00000000F3C21000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000F3C20000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000F3C1FFFF
    UC:00000000F3C20000-00000000F3C20FFF
    WC:00000000F3C21000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [00000000F3C21000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000F3C20000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000F3C1FFFF
    UC:00000000F3C20000-00000000F3C20FFF
    WC:00000000F3C21000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000F3C20000, WC },
    [INFO]        	{ 0x00000000F3C20000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000F3C21000, 0x0000FFFF0C3DF000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000F3C20000, WC },
    [INFO]        	{ 0x00000000F3C20000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000F3C21000, 0x0000FFFF0C3DF000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000F3C20000, WC },
    [INFO]        	{ 0x00000000F3C20000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000F3C21000, 0x0000FFFF0C3DF000, WC },
    Log Output End
    random: 11246
    random: 11247
    random: 11248
    random: 11249
    random: 11250
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WC: [0000000000000000, 0000000055DA0000)
    UC: [0000000055DA0000, 0000000055DA1000)
    WC: [0000000055DA1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000055DA0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000055D9FFFF
    UC:0000000055DA0000-0000000055DA0FFF
    WC:0000000055DA1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WC: [0000000000000000, 0000000055DA0000)
    UC: [0000000055DA0000, 0000000055DA1000)
    WC: [0000000055DA1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000055DA0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000055D9FFFF
    UC:0000000055DA0000-0000000055DA0FFF
    WC:0000000055DA1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000055DA0000, WC },
    [INFO]        	{ 0x0000000055DA0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000055DA1000, 0x0000FFFFAA25F000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000055DA0000, WC },
    [INFO]        	{ 0x0000000055DA0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000055DA1000, 0x0000FFFFAA25F000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000055DA0000, WC },
    [INFO]        	{ 0x0000000055DA0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000055DA1000, 0x0000FFFFAA25F000, WC },
    Log Output End
    random: 11251
    random: 11252
    random: 11253
    random: 11254
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000B9CA0001, 000000014DDB948D)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000B9CA0001, 000000014DDB948D)
    Result = Unsupported
    random: 11255
    random: 11256
    random: 11257
    random: 11258
    random: 11259
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000000000, 00000000B63C0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000B63C0000, 00000000B63C1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000B63C0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000B63BFFFF
    UC:00000000B63C0000-00000000B63C0FFF
    WC:00000000B63C1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [00000000B63C1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000B63C0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000B63BFFFF
    UC:00000000B63C0000-00000000B63C0FFF
    WC:00000000B63C1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000000000, 00000000B63C0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000B63C0000, 00000000B63C1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000B63C0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000B63BFFFF
    UC:00000000B63C0000-00000000B63C0FFF
    WC:00000000B63C1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [00000000B63C1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000B63C0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000B63BFFFF
    UC:00000000B63C0000-00000000B63C0FFF
    WC:00000000B63C1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000B63C0000, WC },
    [INFO]        	{ 0x00000000B63C0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000B63C1000, 0x0000FFFF49C3F000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000B63C0000, WC },
    [INFO]        	{ 0x00000000B63C0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000B63C1000, 0x0000FFFF49C3F000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000B63C0000, WC },
    [INFO]        	{ 0x00000000B63C0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000B63C1000, 0x0000FFFF49C3F000, WC },
    Log Output End
    random: 11260
    random: 11261
    random: 11262
    random: 11263
    random: 11264
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WC: [0000000000000000, 00000000BDB00000)
    UC: [00000000BDB00000, 00000000BDB01000)
    WC: [00000000BDB01000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000BDB00000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000BDAFFFFF
    UC:00000000BDB00000-00000000BDB00FFF
    WC:00000000BDB01000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WC: [0000000000000000, 00000000BDB00000)
    UC: [00000000BDB00000, 00000000BDB01000)
    WC: [00000000BDB01000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000BDB00000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000BDAFFFFF
    UC:00000000BDB00000-00000000BDB00FFF
    WC:00000000BDB01000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000BDB00000, WC },
    [INFO]        	{ 0x00000000BDB00000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000BDB01000, 0x0000FFFF424FF000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000BDB00000, WC },
    [INFO]        	{ 0x00000000BDB00000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000BDB01000, 0x0000FFFF424FF000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000BDB00000, WC },
    [INFO]        	{ 0x00000000BDB00000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000BDB01000, 0x0000FFFF424FF000, WC },
    Log Output End
    random: 11265
    random: 11266
    random: 11267
    random: 11268
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000009CC60001, 0000000191C169FC)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [000000009CC60001, 0000000191C169FC)
    Result = Unsupported
    random: 11269
    random: 11270
    random: 11271
    random: 11272
    random: 11273
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000000000, 00000000F7DA0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [00000000F7DA0000, 00000000F7DA1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000F7DA0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000F7D9FFFF
    UC:00000000F7DA0000-00000000F7DA0FFF
    WC:00000000F7DA1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [00000000F7DA1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000F7DA0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000F7D9FFFF
    UC:00000000F7DA0000-00000000F7DA0FFF
    WC:00000000F7DA1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000000000, 00000000F7DA0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000F7DA0000, 00000000F7DA1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000F7DA0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000F7D9FFFF
    UC:00000000F7DA0000-00000000F7DA0FFF
    WC:00000000F7DA1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [00000000F7DA1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=00000000F7DA0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-00000000F7D9FFFF
    UC:00000000F7DA0000-00000000F7DA0FFF
    WC:00000000F7DA1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000F7DA0000, WC },
    [INFO]        	{ 0x00000000F7DA0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000F7DA1000, 0x0000FFFF0825F000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000F7DA0000, WC },
    [INFO]        	{ 0x00000000F7DA0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000F7DA1000, 0x0000FFFF0825F000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x00000000F7DA0000, WC },
    [INFO]        	{ 0x00000000F7DA0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x00000000F7DA1000, 0x0000FFFF0825F000, WC },
    Log Output End
    random: 11274
    random: 11275
    random: 11276
    random: 11277
    random: 11278
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WC: [0000000000000000, 000000009DDA0000)
    UC: [000000009DDA0000, 000000009DDA1000)
    WC: [000000009DDA1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000009DDA0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000009DD9FFFF
    UC:000000009DDA0000-000000009DDA0FFF
    WC:000000009DDA1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WC: [0000000000000000, 000000009DDA0000)
    UC: [000000009DDA0000, 000000009DDA1000)
    WC: [000000009DDA1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000009DDA0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000009DD9FFFF
    UC:000000009DDA0000-000000009DDA0FFF
    WC:000000009DDA1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000009DDA0000, WC },
    [INFO]        	{ 0x000000009DDA0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000009DDA1000, 0x0000FFFF6225F000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000009DDA0000, WC },
    [INFO]        	{ 0x000000009DDA0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000009DDA1000, 0x0000FFFF6225F000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000009DDA0000, WC },
    [INFO]        	{ 0x000000009DDA0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000009DDA1000, 0x0000FFFF6225F000, WC },
    Log Output End
    random: 11279
    random: 11280
    random: 11281
    random: 11282
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [000000009FCE0001, 00000000C8FFE64B)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [000000009FCE0001, 00000000C8FFE64B)
    Result = Unsupported
    random: 11283
    random: 11284
    random: 11285
    random: 11286
    random: 11287
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000000000, 0000000079DA0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000079DA0000, 0000000079DA1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000079DA0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000079D9FFFF
    UC:0000000079DA0000-0000000079DA0FFF
    WC:0000000079DA1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000079DA1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000079DA0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000079D9FFFF
    UC:0000000079DA0000-0000000079DA0FFF
    WC:0000000079DA1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000000000, 0000000079DA0000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000079DA0000, 0000000079DA1000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000079DA0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000079D9FFFF
    UC:0000000079DA0000-0000000079DA0FFF
    WC:0000000079DA1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000079DA1000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000079DA0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000079D9FFFF
    UC:0000000079DA0000-0000000079DA0FFF
    WC:0000000079DA1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000079DA0000, WC },
    [INFO]        	{ 0x0000000079DA0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000079DA1000, 0x0000FFFF8625F000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000079DA0000, WC },
    [INFO]        	{ 0x0000000079DA0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000079DA1000, 0x0000FFFF8625F000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000079DA0000, WC },
    [INFO]        	{ 0x0000000079DA0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000079DA1000, 0x0000FFFF8625F000, WC },
    Log Output End
    random: 11288
    random: 11289
    random: 11290
    random: 11291
    random: 11292
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WC: [0000000000000000, 000000004F7E0000)
    UC: [000000004F7E0000, 000000004F7E1000)
    WC: [000000004F7E1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000004F7E0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000004F7DFFFF
    UC:000000004F7E0000-000000004F7E0FFF
    WC:000000004F7E1000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WC: [0000000000000000, 000000004F7E0000)
    UC: [000000004F7E0000, 000000004F7E1000)
    WC: [000000004F7E1000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 47
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000004F7E0000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000004F7DFFFF
    UC:000000004F7E0000-000000004F7E0FFF
    WC:000000004F7E1000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000004F7E0000, WC },
    [INFO]        	{ 0x000000004F7E0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000004F7E1000, 0x0000FFFFB081F000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000004F7E0000, WC },
    [INFO]        	{ 0x000000004F7E0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000004F7E1000, 0x0000FFFFB081F000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000004F7E0000, WC },
    [INFO]        	{ 0x000000004F7E0000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000004F7E1000, 0x0000FFFFB081F000, WC },
    Log Output End
    random: 11293
    random: 11294
    random: 11295
    random: 11296
    random: 11297
    random: 11298
    random: 11299
    random: 11300
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [00000000C32E0001, 000000018B9B6733)
    Result = Unsupported
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 0, UC: [00000000C32E0001, 000000018B9B6733)
    Result = Unsupported
    random: 11301
    random: 11302
    random: 11303
    random: 11304
    random: 11305
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000000000000, 0000000087B00000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, UC: [0000000087B00000, 0000000087B01000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000087B00000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000087AFFFFF
    UC:0000000087B00000-0000000087B00FFF
    WC:0000000087B01000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000, WC: [0000000087B01000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000087B00000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000087AFFFFF
    UC:0000000087B00000-0000000087B00FFF
    WC:0000000087B01000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000000000000, 0000000087B00000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR    : None.
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, UC: [0000000087B00000, 0000000087B01000)
    Count of vertices (0000000000000000 - 0000800000000000) = 48
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000087B00000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000087AFFFFF
    UC:0000000087B00000-0000000087B00FFF
    WC:0000000087B01000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000, WC: [0000000087B01000, 0001000000000000)
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=0000000087B00000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-0000000087AFFFFF
    UC:0000000087B00000-0000000087B00FFF
    WC:0000000087B01000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributeInMtrrSettings - Test MtrrSetMemoryAttributeInMtrrSettings
    Log Output Start
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000087B00000, WC },
    [INFO]        	{ 0x0000000087B00000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000087B01000, 0x0000FFFF784FF000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000087B00000, WC },
    [INFO]        	{ 0x0000000087B00000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000087B01000, 0x0000FFFF784FF000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x0000000087B00000, WC },
    [INFO]        	{ 0x0000000087B00000, 0x0000000000001000, UC },
    [INFO]        	{ 0x0000000087B01000, 0x0000FFFF784FF000, WC },
    Log Output End
    random: 11306
    random: 11307
    random: 11308
    random: 11309
    random: 11310
    Mtrr: Set Mem Attribute to Buffer, ScratchSize = 4000
    WC: [0000000000000000, 000000000BD20000)
    UC: [000000000BD20000, 000000000BD21000)
    WC: [000000000BD21000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 44
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000BD20000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000BD1FFFF
    UC:000000000BD20000-000000000BD20FFF
    WC:000000000BD21000-0000FFFFFFFFFFFF
    Mtrr: Set Mem Attribute to Hardware, ScratchSize = 4000
    WC: [0000000000000000, 000000000BD20000)
    UC: [000000000BD20000, 000000000BD21000)
    WC: [000000000BD21000, 0001000000000000)
    Count of vertices (0000000000000000 - 0000800000000000) = 44
    Result = Success
    MTRR Settings:
    =============
    MTRR Default Type: 0000000000000C01
    Fixed MTRR[00]   : 0101010101010101
    Fixed MTRR[01]   : 0101010101010101
    Fixed MTRR[02]   : 0101010101010101
    Fixed MTRR[03]   : 0101010101010101
    Fixed MTRR[04]   : 0101010101010101
    Fixed MTRR[05]   : 0101010101010101
    Fixed MTRR[06]   : 0101010101010101
    Fixed MTRR[07]   : 0101010101010101
    Fixed MTRR[08]   : 0101010101010101
    Fixed MTRR[09]   : 0101010101010101
    Fixed MTRR[10]   : 0101010101010101
    Variable MTRR[00]: Base=000000000BD20000 Mask=0000FFFFFFFFF800
    Memory Ranges:
    ====================================
    WC:0000000000000000-000000000BD1FFFF
    UC:000000000BD20000-000000000BD20FFF
    WC:000000000BD21000-0000FFFFFFFFFFFF
    UnitTest: MtrrSetMemoryAttributesInMtrrSettings - Test MtrrSetMemoryAttributesInMtrrSettings
    Log Output Start
    [INFO]        Total MTRR [1]: UC=1, WT=0, WB=0, WP=0, WC=0
    [INFO]        --- Expected Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000BD20000, WC },
    [INFO]        	{ 0x000000000BD20000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000BD21000, 0x0000FFFFF42DF000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000BD20000, WC },
    [INFO]        	{ 0x000000000BD20000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000BD21000, 0x0000FFFFF42DF000, WC },
    [INFO]        --- Actual Memory Ranges [3]
    [INFO]        	{ 0x0000000000000000, 0x000000000BD20000, WC },
    [INFO]        	{ 0x000000000BD20000, 0x0000000000001000, UC },
    [INFO]        	{ 0x000000000BD21000, 0x0000FFFFF42DF000, WC },
    Log Output End
    Cmd Output Finished
    Running Time (mm:ss): 00:01
    Return Code: 0x00000000
    UnitTest Completed: MtrrLibUnitTestHost
    Writing BuildToolsReports to /home/xephyr/Documents/edk2/Build/UefiCpuPkg/HostTest/NOOPT_GCC5/BUILD_TOOLS_REPORT
    End time: 2021-08-04 16:39:04.860783	 Total time Elapsed: 0:00:02
    >Test Success: Host Unit Test Compiler Plugin NOOPT
    Running UefiCpuPkg: Spell Check Test NO-TARGET
    Cmd to run is: node --version
    Cmd Output Starting
    v12.21.0
    Cmd Output Finished
    Running Time (mm:ss): 00:00
    Return Code: 0x00000000
    version_aggregator: NodeJs re-registered at None
    Cmd to run is: cspell --version
    Cmd Output Starting
    /bin/sh: 1: cspell: not found
    Cmd Output Finished
    Running Time (mm:ss): 00:00
    Return Code: 0x0000007f
  _ WARNING: cspell not installed.  Test can't run_
  _ WARNING: >Test Skipped: in plugin! Spell Check Test NO-TARGET_
    Running UefiCpuPkg: Char Encoding Check Test NO-TARGET
    >Test Success: Char Encoding Check Test NO-TARGET
    Running UefiCpuPkg: Compiler Plugin DEBUG
    Building UefiCpuPkg/UefiCpuPkg.dsc
    Start time: 2021-08-04 16:39:04.933309
    Setting up the Environment
    version_aggregator: /home/xephyr/Documents/edk2/Conf/target.txt re-registered at None
    version_aggregator: /home/xephyr/Documents/edk2/Conf/tools_def.txt re-registered at None
    version_aggregator: /home/xephyr/Documents/edk2/Conf/build_rule.txt re-registered at None
    Running Pre Build
    Writing BuildToolsReports to /home/xephyr/Documents/edk2/Build/UefiCpu/DEBUG_GCC5/BUILD_TOOLS_REPORT
    Running Build DEBUG
    Cmd to run is: build -p UefiCpuPkg/UefiCpuPkg.dsc -b DEBUG -t GCC5 -a X64
    Cmd Output Starting
    Build environment: Linux-5.11.0-7620-generic-x86_64-with-glibc2.33
    Build start time: 16:39:05, Aug.04 2021
    WORKSPACE        = /home/xephyr/Documents/edk2
    PACKAGES_PATH    = .
    EDK_TOOLS_PATH   = /home/xephyr/Documents/edk2/BaseTools
    EDK_TOOLS_BIN    = /home/xephyr/Documents/edk2/BaseTools/Source/C/bin
    CONF_PATH        = /home/xephyr/Documents/edk2/Conf
    PYTHON_COMMAND   = /usr/bin/python3
    Architecture(s)  = X64
    Build target     = DEBUG
    Toolchain        = GCC5
    Active Platform          = /home/xephyr/Documents/edk2/UefiCpuPkg/UefiCpuPkg.dsc
    Processing meta-data .. done!
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/UefiLib/UefiLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/UefiApplicationEntryPoint/UefiApplicationEntryPoint.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/UefiDevicePathLib/UefiDevicePathLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/UefiRuntimeServicesTableLib/UefiRuntimeServicesTableLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BasePrintLib/BasePrintLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/UefiMemoryAllocationLib/UefiMemoryAllocationLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/UefiBootServicesTableLib/UefiBootServicesTableLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/BaseLib.inf [X64]
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BaseDebugLibNull/BaseDebugLibNull.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BaseMemoryLib/BaseMemoryLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/RegisterFilterLibNull/RegisterFilterLibNull.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/BaseXApicLib/BaseXApicLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuExceptionHandlerLib/DxeCpuExceptionHandlerLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/SmmMemLib/SmmMemLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BasePeCoffExtraActionLibNull/BasePeCoffExtraActionLibNull.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/PlatformSecLibNull/PlatformSecLibNull.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/MicrocodeLib/MicrocodeLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/RegisterCpuFeaturesLib/PeiRegisterCpuFeaturesLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/MmServicesTableLib/MmServicesTableLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLibStm.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/DxeServicesTableLib/DxeServicesTableLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuExceptionHandlerLib/SmmCpuExceptionHandlerLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/SmmCpuPlatformHookLibNull/SmmCpuPlatformHookLibNull.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BasePciLibPciExpress/BasePciLibPciExpress.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/MtrrLib/MtrrLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/DxeHobLib/DxeHobLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdeModulePkg/Library/TpmMeasurementLibNull/TpmMeasurementLibNull.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BaseSynchronizationLib/BaseSynchronizationLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BasePeCoffGetEntryPointLib/BasePeCoffGetEntryPointLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BaseSerialPortLibNull/BaseSerialPortLibNull.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/VmgExitLibNull/VmgExitLibNull.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BasePciExpressLib/BasePciExpressLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BaseCpuLib/BaseCpuLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/SmmMemoryAllocationLib/SmmMemoryAllocationLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/SmmServicesTableLib/SmmServicesTableLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuCommonFeaturesLib/CpuCommonFeaturesLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuExceptionHandlerLib/PeiCpuExceptionHandlerLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/StandaloneMmDriverEntryPoint/StandaloneMmDriverEntryPoint.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/StandaloneMmServicesTableLib/StandaloneMmServicesTableLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuCacheInfoLib/PeiCpuCacheInfoLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/MpInitLibUp/MpInitLibUp.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/UefiDriverEntryPoint/UefiDriverEntryPoint.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuCacheInfoLib/DxeCpuCacheInfoLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/MpInitLib/PeiMpInitLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdeModulePkg/Library/SmmLockBoxLib/SmmLockBoxPeiLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BaseReportStatusCodeLibNull/BaseReportStatusCodeLibNull.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/BaseXApicX2ApicLib/BaseXApicX2ApicLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdeModulePkg/Library/DebugAgentLibNull/DebugAgentLibNull.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/PeimEntryPoint/PeimEntryPoint.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BasePerformanceLibNull/BasePerformanceLibNull.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BaseIoLibIntrinsic/BaseIoLibIntrinsic.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BaseTimerLibNullTemplate/BaseTimerLibNullTemplate.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/BaseUefiCpuLib/BaseUefiCpuLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/PeiServicesTablePointerLibIdt/PeiServicesTablePointerLibIdt.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/PeiHobLib/PeiHobLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/PeiServicesLib/PeiServicesLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/PeiMemoryAllocationLib/PeiMemoryAllocationLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/SmmCpuFeaturesLib/StandaloneMmCpuFeaturesLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuTimerLib/BaseCpuTimerLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/SecPeiDxeTimerLibUefiCpu/SecPeiDxeTimerLibUefiCpu.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/RegisterCpuFeaturesLib/DxeRegisterCpuFeaturesLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/MpInitLib/DxeMpInitLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuExceptionHandlerLib/Xcode5SecPeiCpuExceptionHandlerLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Application/Cpuid/Cpuid.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/CpuMpPei/CpuMpPei.inf [X64]
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/CpuDxe/CpuDxe.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei.inf [X64]
    make: Nothing to be done for 'tbuild'.
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/CpuS3DataDxe/CpuS3DataDxe.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/SecCore/SecCore.inf [X64]
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/SecMigrationPei/SecMigrationPei.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/CpuFeatures/CpuFeaturesPei.inf [X64]
    make: Nothing to be done for 'tbuild'.
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/CpuFeatures/CpuFeaturesDxe.inf [X64]
    Building ... /home/xephyr/Documents/edk2/Conf/.cache/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94PiSmmCpuDxeSmm.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe.inf [X64]
    make: Nothing to be done for 'tbuild'.
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/CpuIoPei/CpuIoPei.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Done
    Build end time: 16:39:07, Aug.04 2021
    Build total time: 00:00:03
    Cmd Output Finished
    Running Time (mm:ss): 00:02
    Return Code: 0x00000000
    Running Post Build
    Writing BuildToolsReports to /home/xephyr/Documents/edk2/Build/UefiCpu/DEBUG_GCC5/BUILD_TOOLS_REPORT
    End time: 2021-08-04 16:39:07.686187	 Total time Elapsed: 0:00:02
    >Test Success: Compiler Plugin DEBUG
    Running UefiCpuPkg: Compiler Plugin RELEASE
    Building UefiCpuPkg/UefiCpuPkg.dsc
    Start time: 2021-08-04 16:39:07.693938
    Setting up the Environment
    version_aggregator: /home/xephyr/Documents/edk2/Conf/target.txt re-registered at None
    version_aggregator: /home/xephyr/Documents/edk2/Conf/tools_def.txt re-registered at None
    version_aggregator: /home/xephyr/Documents/edk2/Conf/build_rule.txt re-registered at None
    Running Pre Build
    Writing BuildToolsReports to /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/BUILD_TOOLS_REPORT
    Running Build RELEASE
    Cmd to run is: build -p UefiCpuPkg/UefiCpuPkg.dsc -b RELEASE -t GCC5 -a X64
    Cmd Output Starting
    Build environment: Linux-5.11.0-7620-generic-x86_64-with-glibc2.33
    Build start time: 16:39:07, Aug.04 2021
    WORKSPACE        = /home/xephyr/Documents/edk2
    PACKAGES_PATH    = .
    EDK_TOOLS_PATH   = /home/xephyr/Documents/edk2/BaseTools
    EDK_TOOLS_BIN    = /home/xephyr/Documents/edk2/BaseTools/Source/C/bin
    CONF_PATH        = /home/xephyr/Documents/edk2/Conf
    PYTHON_COMMAND   = /usr/bin/python3
    Processing meta-data .
    Architecture(s)  = X64
    Build target     = RELEASE
    Toolchain        = GCC5
    Active Platform          = /home/xephyr/Documents/edk2/UefiCpuPkg/UefiCpuPkg.dsc
    . done!
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuTimerLib/BaseCpuTimerLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/SecPeiDxeTimerLibUefiCpu/SecPeiDxeTimerLibUefiCpu.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuExceptionHandlerLib/Xcode5SecPeiCpuExceptionHandlerLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/UefiApplicationEntryPoint/UefiApplicationEntryPoint.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/BaseXApicLib/BaseXApicLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/MpInitLib/DxeMpInitLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuExceptionHandlerLib/DxeCpuExceptionHandlerLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/SmmMemLib/SmmMemLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BasePeCoffExtraActionLibNull/BasePeCoffExtraActionLibNull.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/PlatformSecLibNull/PlatformSecLibNull.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/MicrocodeLib/MicrocodeLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/RegisterCpuFeaturesLib/PeiRegisterCpuFeaturesLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/MmServicesTableLib/MmServicesTableLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/RegisterCpuFeaturesLib/DxeRegisterCpuFeaturesLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/UefiMemoryAllocationLib/UefiMemoryAllocationLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLibStm.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/DxeServicesTableLib/DxeServicesTableLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuExceptionHandlerLib/SmmCpuExceptionHandlerLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/SmmCpuPlatformHookLibNull/SmmCpuPlatformHookLibNull.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BasePciLibPciExpress/BasePciLibPciExpress.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/MtrrLib/MtrrLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/DxeHobLib/DxeHobLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdeModulePkg/Library/TpmMeasurementLibNull/TpmMeasurementLibNull.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BaseSynchronizationLib/BaseSynchronizationLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BasePeCoffGetEntryPointLib/BasePeCoffGetEntryPointLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BaseSerialPortLibNull/BaseSerialPortLibNull.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/VmgExitLibNull/VmgExitLibNull.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BasePciExpressLib/BasePciExpressLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BaseCpuLib/BaseCpuLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/UefiLib/UefiLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/UefiRuntimeServicesTableLib/UefiRuntimeServicesTableLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/UefiDevicePathLib/UefiDevicePathLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/SmmMemoryAllocationLib/SmmMemoryAllocationLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BasePrintLib/BasePrintLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/SmmServicesTableLib/SmmServicesTableLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuCommonFeaturesLib/CpuCommonFeaturesLib.inf [X64]
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/CpuCommonFeaturesLib/CpuCommonFeaturesLib/OUTPUT/LimitCpuIdMaxval.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuCommonFeaturesLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/CpuCommonFeaturesLib/CpuCommonFeaturesLib/OUTPUT/./LimitCpuIdMaxval.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuCommonFeaturesLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/CpuCommonFeaturesLib/CpuCommonFeaturesLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuCommonFeaturesLib/LimitCpuIdMaxval.c
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuExceptionHandlerLib/PeiCpuExceptionHandlerLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/StandaloneMmDriverEntryPoint/StandaloneMmDriverEntryPoint.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/StandaloneMmServicesTableLib/StandaloneMmServicesTableLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/MpInitLibUp/MpInitLibUp.inf [X64]
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/CpuCommonFeaturesLib/CpuCommonFeaturesLib/OUTPUT/MachineCheck.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuCommonFeaturesLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/CpuCommonFeaturesLib/CpuCommonFeaturesLib/OUTPUT/./MachineCheck.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuCommonFeaturesLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/CpuCommonFeaturesLib/CpuCommonFeaturesLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuCommonFeaturesLib/MachineCheck.c
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuCacheInfoLib/PeiCpuCacheInfoLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/UefiDriverEntryPoint/UefiDriverEntryPoint.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/UefiBootServicesTableLib/UefiBootServicesTableLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuCacheInfoLib/DxeCpuCacheInfoLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/CpuCommonFeaturesLib/CpuCommonFeaturesLib/OUTPUT/MonitorMwait.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuCommonFeaturesLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/CpuCommonFeaturesLib/CpuCommonFeaturesLib/OUTPUT/./MonitorMwait.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuCommonFeaturesLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/CpuCommonFeaturesLib/CpuCommonFeaturesLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuCommonFeaturesLib/MonitorMwait.c
    Building ... /home/xephyr/Documents/edk2/MdeModulePkg/Library/SmmLockBoxLib/SmmLockBoxPeiLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BaseReportStatusCodeLibNull/BaseReportStatusCodeLibNull.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/BaseXApicX2ApicLib/BaseXApicX2ApicLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdeModulePkg/Library/DebugAgentLibNull/DebugAgentLibNull.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/PeimEntryPoint/PeimEntryPoint.inf [X64]
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/CpuCommonFeaturesLib/CpuCommonFeaturesLib/OUTPUT/PendingBreak.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuCommonFeaturesLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/CpuCommonFeaturesLib/CpuCommonFeaturesLib/OUTPUT/./PendingBreak.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuCommonFeaturesLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/CpuCommonFeaturesLib/CpuCommonFeaturesLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuCommonFeaturesLib/PendingBreak.c
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BasePerformanceLibNull/BasePerformanceLibNull.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BaseIoLibIntrinsic/BaseIoLibIntrinsic.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BaseTimerLibNullTemplate/BaseTimerLibNullTemplate.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/BaseUefiCpuLib/BaseUefiCpuLib.inf [X64]
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/CpuCommonFeaturesLib/CpuCommonFeaturesLib/OUTPUT/Ppin.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuCommonFeaturesLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/CpuCommonFeaturesLib/CpuCommonFeaturesLib/OUTPUT/./Ppin.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuCommonFeaturesLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/CpuCommonFeaturesLib/CpuCommonFeaturesLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuCommonFeaturesLib/Ppin.c
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/PeiServicesTablePointerLibIdt/PeiServicesTablePointerLibIdt.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/PeiHobLib/PeiHobLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/PeiServicesLib/PeiServicesLib.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/BaseLib.inf [X64]
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/FilePaths.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./FilePaths.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/FilePaths.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/CpuCommonFeaturesLib/CpuCommonFeaturesLib/OUTPUT/ProcTrace.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuCommonFeaturesLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/CpuCommonFeaturesLib/CpuCommonFeaturesLib/OUTPUT/./ProcTrace.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuCommonFeaturesLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/CpuCommonFeaturesLib/CpuCommonFeaturesLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuCommonFeaturesLib/ProcTrace.c
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BaseDebugLibNull/BaseDebugLibNull.inf [X64]
    make: Nothing to be done for 'tbuild'.
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/GetPowerOfTwo32.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./GetPowerOfTwo32.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/GetPowerOfTwo32.c
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf [X64]
    make: Nothing to be done for 'tbuild'.
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/BaseMemoryLib/BaseMemoryLib.inf [X64]
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/GetPowerOfTwo64.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./GetPowerOfTwo64.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/GetPowerOfTwo64.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseMemoryLib/BaseMemoryLib/OUTPUT/SetMem.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseMemoryLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseMemoryLib/BaseMemoryLib/OUTPUT/./SetMem.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseMemoryLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseMemoryLib/BaseMemoryLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseMemoryLib/SetMem.c
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/PeiMemoryAllocationLib/PeiMemoryAllocationLib.inf [X64]
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/HighBitSet32.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./HighBitSet32.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/HighBitSet32.c
    make: Nothing to be done for 'tbuild'.
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseMemoryLib/BaseMemoryLib/OUTPUT/SetMem16Wrapper.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseMemoryLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseMemoryLib/BaseMemoryLib/OUTPUT/./SetMem16Wrapper.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseMemoryLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseMemoryLib/BaseMemoryLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseMemoryLib/SetMem16Wrapper.c
    Building ... /home/xephyr/Documents/edk2/MdePkg/Library/RegisterFilterLibNull/RegisterFilterLibNull.inf [X64]
    make: Nothing to be done for 'tbuild'.
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/HighBitSet64.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./HighBitSet64.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/HighBitSet64.c
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/SmmCpuFeaturesLib/StandaloneMmCpuFeaturesLib.inf [X64]
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/CpuCommonFeaturesLib/CpuCommonFeaturesLib/OUTPUT/X2Apic.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuCommonFeaturesLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/CpuCommonFeaturesLib/CpuCommonFeaturesLib/OUTPUT/./X2Apic.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuCommonFeaturesLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/CpuCommonFeaturesLib/CpuCommonFeaturesLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/Library/CpuCommonFeaturesLib/X2Apic.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseMemoryLib/BaseMemoryLib/OUTPUT/SetMem32Wrapper.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseMemoryLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseMemoryLib/BaseMemoryLib/OUTPUT/./SetMem32Wrapper.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseMemoryLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseMemoryLib/BaseMemoryLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseMemoryLib/SetMem32Wrapper.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/SmmCpuFeaturesLib/StandaloneMmCpuFeaturesLib/OUTPUT/StandaloneMmCpuFeaturesLib.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=StandaloneMmCpuFeaturesLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/SmmCpuFeaturesLib/StandaloneMmCpuFeaturesLib/OUTPUT/./StandaloneMmCpuFeaturesLib.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/Library/SmmCpuFeaturesLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/SmmCpuFeaturesLib/StandaloneMmCpuFeaturesLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/Library/SmmCpuFeaturesLib/StandaloneMmCpuFeaturesLib.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/LRotU32.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./LRotU32.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/LRotU32.c
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Library/MpInitLib/PeiMpInitLib.inf [X64]
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/MpInitLib/PeiMpInitLib/OUTPUT/MpLib.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PeiMpInitLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/MpInitLib/PeiMpInitLib/OUTPUT/./MpLib.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/Library/MpInitLib/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/Library/MpInitLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/MpInitLib/PeiMpInitLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/Library/MpInitLib/MpLib.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseMemoryLib/BaseMemoryLib/OUTPUT/SetMem64Wrapper.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseMemoryLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseMemoryLib/BaseMemoryLib/OUTPUT/./SetMem64Wrapper.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseMemoryLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseMemoryLib/BaseMemoryLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseMemoryLib/SetMem64Wrapper.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/LRotU64.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./LRotU64.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/LRotU64.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseMemoryLib/BaseMemoryLib/OUTPUT/SetMemWrapper.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseMemoryLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseMemoryLib/BaseMemoryLib/OUTPUT/./SetMemWrapper.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseMemoryLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseMemoryLib/BaseMemoryLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseMemoryLib/SetMemWrapper.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/LShiftU64.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./LShiftU64.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/LShiftU64.c
    rm -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/SmmCpuFeaturesLib/StandaloneMmCpuFeaturesLib/OUTPUT/StandaloneMmCpuFeaturesLib.lib
    "gcc-ar" cr /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/SmmCpuFeaturesLib/StandaloneMmCpuFeaturesLib/OUTPUT/StandaloneMmCpuFeaturesLib.lib  @/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/SmmCpuFeaturesLib/StandaloneMmCpuFeaturesLib/OUTPUT/object_files.lst
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseMemoryLib/BaseMemoryLib/OUTPUT/ZeroMemWrapper.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseMemoryLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseMemoryLib/BaseMemoryLib/OUTPUT/./ZeroMemWrapper.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseMemoryLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseMemoryLib/BaseMemoryLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseMemoryLib/ZeroMemWrapper.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/LinkedList.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./LinkedList.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/LinkedList.c
    rm -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseMemoryLib/BaseMemoryLib/OUTPUT/BaseMemoryLib.lib
    "gcc-ar" cr /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseMemoryLib/BaseMemoryLib/OUTPUT/BaseMemoryLib.lib  @/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseMemoryLib/BaseMemoryLib/OUTPUT/object_files.lst
    rm -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/CpuCommonFeaturesLib/CpuCommonFeaturesLib/OUTPUT/CpuCommonFeaturesLib.lib
    "gcc-ar" cr /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/CpuCommonFeaturesLib/CpuCommonFeaturesLib/OUTPUT/CpuCommonFeaturesLib.lib  @/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/CpuCommonFeaturesLib/CpuCommonFeaturesLib/OUTPUT/object_files.lst
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/LongJump.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./LongJump.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/LongJump.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/LowBitSet32.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./LowBitSet32.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/LowBitSet32.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/LowBitSet64.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./LowBitSet64.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/LowBitSet64.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/Math64.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./Math64.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/Math64.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/ModU64x32.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./ModU64x32.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/ModU64x32.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/MultS64x64.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./MultS64x64.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/MultS64x64.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/MpInitLib/PeiMpInitLib/OUTPUT/PeiMpLib.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PeiMpInitLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/MpInitLib/PeiMpInitLib/OUTPUT/./PeiMpLib.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/Library/MpInitLib/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/Library/MpInitLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/MpInitLib/PeiMpInitLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/Library/MpInitLib/PeiMpLib.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/MultU64x32.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./MultU64x32.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/MultU64x32.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/MultU64x64.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./MultU64x64.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/MultU64x64.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/RRotU32.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./RRotU32.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/RRotU32.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/RRotU64.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./RRotU64.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/RRotU64.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/RShiftU64.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./RShiftU64.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/RShiftU64.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/SafeString.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./SafeString.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/SafeString.c
    Trim --asm-file -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/MpInitLib/PeiMpInitLib/OUTPUT/X64/MpFuncs.i -i /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/MpInitLib/PeiMpInitLib/OUTPUT/inc.lst /home/xephyr/Documents/edk2/UefiCpuPkg/Library/MpInitLib/X64/MpFuncs.nasm
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/MpInitLib/PeiMpInitLib/OUTPUT/X64/MpFuncs.obj.deps -E -x assembler-with-cpp -include AutoGen.h -DOPENSBI_EXTERNAL_SBI_TYPES=OpensbiTypes.h -I/home/xephyr/Documents/edk2/UefiCpuPkg/Library/MpInitLib/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/Library/MpInitLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/MpInitLib/PeiMpInitLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/Library/MpInitLib/X64/MpFuncs.nasm > /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/MpInitLib/PeiMpInitLib/OUTPUT/X64/MpFuncs.ii
    Trim --trim-long --source-code -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/MpInitLib/PeiMpInitLib/OUTPUT/X64/MpFuncs.iii /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/MpInitLib/PeiMpInitLib/OUTPUT/X64/MpFuncs.ii
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/SetJump.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./SetJump.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/SetJump.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/String.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./String.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/String.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/SwapBytes16.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./SwapBytes16.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/SwapBytes16.c
    "nasm" -I/home/xephyr/Documents/edk2/UefiCpuPkg/Library/MpInitLib/X64/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/Library/MpInitLib/X64/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/Library/MpInitLib/ -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/MpInitLib/PeiMpInitLib/DEBUG/ -I/home/xephyr/Documents/edk2/MdePkg/ -I/home/xephyr/Documents/edk2/MdePkg/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Include/X64/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include/ -I/home/xephyr/Documents/edk2/MdeModulePkg/ -I/home/xephyr/Documents/edk2/MdeModulePkg/Include/ -f elf64 -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/MpInitLib/PeiMpInitLib/OUTPUT/X64/MpFuncs.obj /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/MpInitLib/PeiMpInitLib/OUTPUT/X64/MpFuncs.iii
    rm -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/MpInitLib/PeiMpInitLib/OUTPUT/PeiMpInitLib.lib
    "gcc-ar" cr /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/MpInitLib/PeiMpInitLib/OUTPUT/PeiMpInitLib.lib  @/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Library/MpInitLib/PeiMpInitLib/OUTPUT/object_files.lst
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/SwapBytes32.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./SwapBytes32.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/SwapBytes32.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/SwapBytes64.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./SwapBytes64.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/SwapBytes64.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/SwitchStack.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./SwitchStack.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/SwitchStack.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/Unaligned.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./Unaligned.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/Unaligned.c
    Trim --asm-file -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/CpuId.i -i /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/inc.lst /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/CpuId.nasm
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/CpuId.obj.deps -E -x assembler-with-cpp -include AutoGen.h -DOPENSBI_EXTERNAL_SBI_TYPES=OpensbiTypes.h -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/CpuId.nasm > /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/CpuId.ii
    Trim --trim-long --source-code -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/CpuId.iii /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/CpuId.ii
    "nasm" -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/ -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG/ -I/home/xephyr/Documents/edk2/MdePkg/ -I/home/xephyr/Documents/edk2/MdePkg/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Include/X64/ -f elf64 -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/CpuId.obj /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/CpuId.iii
    Trim --asm-file -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/CpuIdEx.i -i /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/inc.lst /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/CpuIdEx.nasm
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/CpuIdEx.obj.deps -E -x assembler-with-cpp -include AutoGen.h -DOPENSBI_EXTERNAL_SBI_TYPES=OpensbiTypes.h -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/CpuIdEx.nasm > /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/CpuIdEx.ii
    Trim --trim-long --source-code -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/CpuIdEx.iii /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/CpuIdEx.ii
    "nasm" -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/ -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG/ -I/home/xephyr/Documents/edk2/MdePkg/ -I/home/xephyr/Documents/edk2/MdePkg/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Include/X64/ -f elf64 -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/CpuIdEx.obj /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/CpuIdEx.iii
    Trim --asm-file -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/DisableCache.i -i /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/inc.lst /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/DisableCache.nasm
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/DisableCache.obj.deps -E -x assembler-with-cpp -include AutoGen.h -DOPENSBI_EXTERNAL_SBI_TYPES=OpensbiTypes.h -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/DisableCache.nasm > /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/DisableCache.ii
    Trim --trim-long --source-code -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/DisableCache.iii /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/DisableCache.ii
    "nasm" -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/ -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG/ -I/home/xephyr/Documents/edk2/MdePkg/ -I/home/xephyr/Documents/edk2/MdePkg/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Include/X64/ -f elf64 -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/DisableCache.obj /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/DisableCache.iii
    Trim --asm-file -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/DisablePaging64.i -i /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/inc.lst /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/DisablePaging64.nasm
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/DisablePaging64.obj.deps -E -x assembler-with-cpp -include AutoGen.h -DOPENSBI_EXTERNAL_SBI_TYPES=OpensbiTypes.h -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/DisablePaging64.nasm > /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/DisablePaging64.ii
    Trim --trim-long --source-code -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/DisablePaging64.iii /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/DisablePaging64.ii
    "nasm" -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/ -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG/ -I/home/xephyr/Documents/edk2/MdePkg/ -I/home/xephyr/Documents/edk2/MdePkg/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Include/X64/ -f elf64 -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/DisablePaging64.obj /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/DisablePaging64.iii
    Trim --asm-file -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/EnableCache.i -i /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/inc.lst /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/EnableCache.nasm
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/EnableCache.obj.deps -E -x assembler-with-cpp -include AutoGen.h -DOPENSBI_EXTERNAL_SBI_TYPES=OpensbiTypes.h -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/EnableCache.nasm > /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/EnableCache.ii
    Trim --trim-long --source-code -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/EnableCache.iii /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/EnableCache.ii
    "nasm" -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/ -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG/ -I/home/xephyr/Documents/edk2/MdePkg/ -I/home/xephyr/Documents/edk2/MdePkg/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Include/X64/ -f elf64 -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/EnableCache.obj /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/EnableCache.iii
    Trim --asm-file -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/EnableDisableInterrupts.i -i /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/inc.lst /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/EnableDisableInterrupts.nasm
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/EnableDisableInterrupts.obj.deps -E -x assembler-with-cpp -include AutoGen.h -DOPENSBI_EXTERNAL_SBI_TYPES=OpensbiTypes.h -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/EnableDisableInterrupts.nasm > /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/EnableDisableInterrupts.ii
    Trim --trim-long --source-code -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/EnableDisableInterrupts.iii /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/EnableDisableInterrupts.ii
    "nasm" -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/ -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG/ -I/home/xephyr/Documents/edk2/MdePkg/ -I/home/xephyr/Documents/edk2/MdePkg/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Include/X64/ -f elf64 -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/EnableDisableInterrupts.obj /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/EnableDisableInterrupts.iii
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/GccInline.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/GccInline.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/GccInline.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/GccInlinePriv.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/GccInlinePriv.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/GccInlinePriv.c
    Trim --asm-file -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/Lfence.i -i /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/inc.lst /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/Lfence.nasm
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/Lfence.obj.deps -E -x assembler-with-cpp -include AutoGen.h -DOPENSBI_EXTERNAL_SBI_TYPES=OpensbiTypes.h -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/Lfence.nasm > /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/Lfence.ii
    Trim --trim-long --source-code -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/Lfence.iii /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/Lfence.ii
    "nasm" -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/ -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG/ -I/home/xephyr/Documents/edk2/MdePkg/ -I/home/xephyr/Documents/edk2/MdePkg/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Include/X64/ -f elf64 -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/Lfence.obj /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/Lfence.iii
    Trim --asm-file -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/LongJump.i -i /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/inc.lst /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/LongJump.nasm
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/LongJump.obj.deps -E -x assembler-with-cpp -include AutoGen.h -DOPENSBI_EXTERNAL_SBI_TYPES=OpensbiTypes.h -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/LongJump.nasm > /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/LongJump.ii
    Trim --trim-long --source-code -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/LongJump.iii /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/LongJump.ii
    "nasm" -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/ -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG/ -I/home/xephyr/Documents/edk2/MdePkg/ -I/home/xephyr/Documents/edk2/MdePkg/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Include/X64/ -f elf64 -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/LongJump.obj /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/LongJump.iii
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/Non-existing.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/Non-existing.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/Non-existing.c
    Trim --asm-file -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/Pvalidate.i -i /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/inc.lst /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/Pvalidate.nasm
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/Pvalidate.obj.deps -E -x assembler-with-cpp -include AutoGen.h -DOPENSBI_EXTERNAL_SBI_TYPES=OpensbiTypes.h -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/Pvalidate.nasm > /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/Pvalidate.ii
    Trim --trim-long --source-code -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/Pvalidate.iii /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/Pvalidate.ii
    "nasm" -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/ -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG/ -I/home/xephyr/Documents/edk2/MdePkg/ -I/home/xephyr/Documents/edk2/MdePkg/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Include/X64/ -f elf64 -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/Pvalidate.obj /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/Pvalidate.iii
    Trim --asm-file -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/RdRand.i -i /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/inc.lst /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/RdRand.nasm
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/RdRand.obj.deps -E -x assembler-with-cpp -include AutoGen.h -DOPENSBI_EXTERNAL_SBI_TYPES=OpensbiTypes.h -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/RdRand.nasm > /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/RdRand.ii
    Trim --trim-long --source-code -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/RdRand.iii /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/RdRand.ii
    "nasm" -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/ -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG/ -I/home/xephyr/Documents/edk2/MdePkg/ -I/home/xephyr/Documents/edk2/MdePkg/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Include/X64/ -f elf64 -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/RdRand.obj /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/RdRand.iii
    Trim --asm-file -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/RmpAdjust.i -i /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/inc.lst /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/RmpAdjust.nasm
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/RmpAdjust.obj.deps -E -x assembler-with-cpp -include AutoGen.h -DOPENSBI_EXTERNAL_SBI_TYPES=OpensbiTypes.h -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/RmpAdjust.nasm > /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/RmpAdjust.ii
    Trim --trim-long --source-code -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/RmpAdjust.iii /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/RmpAdjust.ii
    "nasm" -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/ -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG/ -I/home/xephyr/Documents/edk2/MdePkg/ -I/home/xephyr/Documents/edk2/MdePkg/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Include/X64/ -f elf64 -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/RmpAdjust.obj /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/RmpAdjust.iii
    Trim --asm-file -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/SetJump.i -i /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/inc.lst /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/SetJump.nasm
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/SetJump.obj.deps -E -x assembler-with-cpp -include AutoGen.h -DOPENSBI_EXTERNAL_SBI_TYPES=OpensbiTypes.h -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/SetJump.nasm > /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/SetJump.ii
    Trim --trim-long --source-code -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/SetJump.iii /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/SetJump.ii
    "nasm" -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/ -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG/ -I/home/xephyr/Documents/edk2/MdePkg/ -I/home/xephyr/Documents/edk2/MdePkg/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Include/X64/ -f elf64 -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/SetJump.obj /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/SetJump.iii
    Trim --asm-file -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/SwitchStack.i -i /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/inc.lst /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/SwitchStack.nasm
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/SwitchStack.obj.deps -E -x assembler-with-cpp -include AutoGen.h -DOPENSBI_EXTERNAL_SBI_TYPES=OpensbiTypes.h -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/SwitchStack.nasm > /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/SwitchStack.ii
    Trim --trim-long --source-code -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/SwitchStack.iii /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/SwitchStack.ii
    "nasm" -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/ -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG/ -I/home/xephyr/Documents/edk2/MdePkg/ -I/home/xephyr/Documents/edk2/MdePkg/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Include/X64/ -f elf64 -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/SwitchStack.obj /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/SwitchStack.iii
    Trim --asm-file -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/Thunk16.i -i /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/inc.lst /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/Thunk16.nasm
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/Thunk16.obj.deps -E -x assembler-with-cpp -include AutoGen.h -DOPENSBI_EXTERNAL_SBI_TYPES=OpensbiTypes.h -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/Thunk16.nasm > /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/Thunk16.ii
    Trim --trim-long --source-code -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/Thunk16.iii /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/Thunk16.ii
    "nasm" -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/ -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG/ -I/home/xephyr/Documents/edk2/MdePkg/ -I/home/xephyr/Documents/edk2/MdePkg/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Include/X64/ -f elf64 -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/Thunk16.obj /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/Thunk16.iii
    Trim --asm-file -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/VmgExit.i -i /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/inc.lst /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/VmgExit.nasm
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/VmgExit.obj.deps -E -x assembler-with-cpp -include AutoGen.h -DOPENSBI_EXTERNAL_SBI_TYPES=OpensbiTypes.h -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/VmgExit.nasm > /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/VmgExit.ii
    Trim --trim-long --source-code -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/VmgExit.iii /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/VmgExit.ii
    "nasm" -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/ -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG/ -I/home/xephyr/Documents/edk2/MdePkg/ -I/home/xephyr/Documents/edk2/MdePkg/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Include/X64/ -f elf64 -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/VmgExit.obj /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/VmgExit.iii
    Trim --asm-file -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/WriteTr.i -i /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/inc.lst /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/WriteTr.nasm
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/WriteTr.obj.deps -E -x assembler-with-cpp -include AutoGen.h -DOPENSBI_EXTERNAL_SBI_TYPES=OpensbiTypes.h -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/WriteTr.nasm > /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/WriteTr.ii
    Trim --trim-long --source-code -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/WriteTr.iii /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/WriteTr.ii
    "nasm" -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/ -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG/ -I/home/xephyr/Documents/edk2/MdePkg/ -I/home/xephyr/Documents/edk2/MdePkg/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Include/X64/ -f elf64 -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/WriteTr.obj /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/WriteTr.iii
    Trim --asm-file -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/XGetBv.i -i /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/inc.lst /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/XGetBv.nasm
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/XGetBv.obj.deps -E -x assembler-with-cpp -include AutoGen.h -DOPENSBI_EXTERNAL_SBI_TYPES=OpensbiTypes.h -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/XGetBv.nasm > /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/XGetBv.ii
    Trim --trim-long --source-code -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/XGetBv.iii /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/XGetBv.ii
    "nasm" -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/ -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG/ -I/home/xephyr/Documents/edk2/MdePkg/ -I/home/xephyr/Documents/edk2/MdePkg/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Include/X64/ -f elf64 -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/XGetBv.obj /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/XGetBv.iii
    Trim --asm-file -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/XSetBv.i -i /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/inc.lst /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/XSetBv.nasm
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/XSetBv.obj.deps -E -x assembler-with-cpp -include AutoGen.h -DOPENSBI_EXTERNAL_SBI_TYPES=OpensbiTypes.h -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/XSetBv.nasm > /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/XSetBv.ii
    Trim --trim-long --source-code -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/XSetBv.iii /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/XSetBv.ii
    "nasm" -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64/ -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/ -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG/ -I/home/xephyr/Documents/edk2/MdePkg/ -I/home/xephyr/Documents/edk2/MdePkg/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Include/X64/ -f elf64 -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/XSetBv.obj /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X64/XSetBv.iii
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X86DisablePaging32.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./X86DisablePaging32.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X86DisablePaging32.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X86DisablePaging64.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./X86DisablePaging64.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X86DisablePaging64.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X86EnablePaging32.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./X86EnablePaging32.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X86EnablePaging32.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X86EnablePaging64.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./X86EnablePaging64.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X86EnablePaging64.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X86FxRestore.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./X86FxRestore.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X86FxRestore.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X86FxSave.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./X86FxSave.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X86FxSave.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X86GetInterruptState.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./X86GetInterruptState.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X86GetInterruptState.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X86Msr.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./X86Msr.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X86Msr.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X86PatchInstruction.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./X86PatchInstruction.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X86PatchInstruction.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X86RdRand.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./X86RdRand.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X86RdRand.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X86ReadGdtr.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./X86ReadGdtr.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X86ReadGdtr.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X86ReadIdtr.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./X86ReadIdtr.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X86ReadIdtr.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X86SpeculationBarrier.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./X86SpeculationBarrier.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X86SpeculationBarrier.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X86Thunk.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./X86Thunk.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X86Thunk.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X86WriteGdtr.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./X86WriteGdtr.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X86WriteGdtr.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/X86WriteIdtr.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=BaseLibStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/./X86WriteIdtr.obj -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X64 -I/home/xephyr/Documents/edk2/MdePkg/Library/BaseLib -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/MdePkg/Library/BaseLib/X86WriteIdtr.c
    rm -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/BaseLib.lib
    "gcc-ar" cr /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/BaseLib.lib  @/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/MdePkg/Library/BaseLib/BaseLib/OUTPUT/object_files.lst
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Application/Cpuid/Cpuid.inf [X64]
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Application/Cpuid/Cpuid/OUTPUT/AutoGen.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuidStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Application/Cpuid/Cpuid/OUTPUT/./AutoGen.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/Application/Cpuid -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Application/Cpuid/Cpuid/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Application/Cpuid/Cpuid/DEBUG/AutoGen.c
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/CpuMpPei/CpuMpPei.inf [X64]
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/CpuDxe/CpuDxe.inf [X64]
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/OUTPUT/AutoGen.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuMpPeiStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/OUTPUT/./AutoGen.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuMpPei -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/DEBUG/AutoGen.c
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei.inf [X64]
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/OUTPUT/AutoGen.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuDxeStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/OUTPUT/./AutoGen.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuDxe/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuDxe -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/DEBUG/AutoGen.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Application/Cpuid/Cpuid/OUTPUT/Cpuid.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuidStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Application/Cpuid/Cpuid/OUTPUT/./Cpuid.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/Application/Cpuid -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Application/Cpuid/Cpuid/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/Application/Cpuid/Cpuid.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/OUTPUT/CpuBist.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuMpPeiStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/OUTPUT/./CpuBist.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuMpPei -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/CpuMpPei/CpuBist.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei/OUTPUT/AutoGen.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCommunicationPeiStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei/OUTPUT/./AutoGen.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCommunication -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei/DEBUG/AutoGen.c
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/CpuS3DataDxe/CpuS3DataDxe.inf [X64]
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuS3DataDxe/CpuS3DataDxe/OUTPUT/AutoGen.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuS3DataDxeStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuS3DataDxe/CpuS3DataDxe/OUTPUT/./AutoGen.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuS3DataDxe -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuS3DataDxe/CpuS3DataDxe/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuS3DataDxe/CpuS3DataDxe/DEBUG/AutoGen.c
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm.inf [X64]
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei/OUTPUT/PiSmmCommunicationPei.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCommunicationPeiStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei/OUTPUT/./PiSmmCommunicationPei.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCommunication -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm/OUTPUT/AutoGen.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCommunicationSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm/OUTPUT/./AutoGen.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCommunication -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm/DEBUG/AutoGen.c
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.inf [X64]
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/OUTPUT/CpuDxe.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuDxeStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/OUTPUT/./CpuDxe.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuDxe/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuDxe -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/CpuDxe/CpuDxe.c
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/SecCore/SecCore.inf [X64]
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/AutoGen.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCpuDxeSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/./AutoGen.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG/AutoGen.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/OUTPUT/CpuMp2Pei.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuMpPeiStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/OUTPUT/./CpuMp2Pei.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuMpPei -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/CpuMpPei/CpuMp2Pei.c
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/SecMigrationPei/SecMigrationPei.inf [X64]
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuS3DataDxe/CpuS3DataDxe/OUTPUT/CpuS3Data.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuS3DataDxeStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuS3DataDxe/CpuS3DataDxe/OUTPUT/./CpuS3Data.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuS3DataDxe -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuS3DataDxe/CpuS3DataDxe/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/CpuS3DataDxe/CpuS3Data.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/OUTPUT/AutoGen.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=SecCoreStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/OUTPUT/./AutoGen.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/SecCore -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/DEBUG/AutoGen.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecMigrationPei/SecMigrationPei/OUTPUT/AutoGen.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=SecMigrationPeiStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecMigrationPei/SecMigrationPei/OUTPUT/./AutoGen.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/SecMigrationPei -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecMigrationPei/SecMigrationPei/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecMigrationPei/SecMigrationPei/DEBUG/AutoGen.c
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/CpuFeatures/CpuFeaturesPei.inf [X64]
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesPei/OUTPUT/AutoGen.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuFeaturesPeiStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesPei/OUTPUT/./AutoGen.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuFeatures -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesPei/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesPei/DEBUG/AutoGen.c
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm.inf [X64]
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/OUTPUT/FindPeiCore.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=SecCoreStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/OUTPUT/./FindPeiCore.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/SecCore -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/SecCore/FindPeiCore.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm/OUTPUT/PiSmmCommunicationSmm.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCommunicationSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm/OUTPUT/./PiSmmCommunicationSmm.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCommunication -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecMigrationPei/SecMigrationPei/OUTPUT/SecMigrationPei.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=SecMigrationPeiStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecMigrationPei/SecMigrationPei/OUTPUT/./SecMigrationPei.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/SecMigrationPei -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecMigrationPei/SecMigrationPei/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/SecMigrationPei/SecMigrationPei.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm/OUTPUT/AutoGen.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuIo2SmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm/OUTPUT/./AutoGen.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuIo2Smm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm/DEBUG/AutoGen.c
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/CpuFeatures/CpuFeaturesDxe.inf [X64]
    rm -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei/OUTPUT/PiSmmCommunicationPei.lib
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/OUTPUT/CpuMpPei.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuMpPeiStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/OUTPUT/./CpuMpPei.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuMpPei -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/CpuMpPei/CpuMpPei.c
    "gcc-ar" cr /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei/OUTPUT/PiSmmCommunicationPei.lib  @/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei/OUTPUT/object_files.lst
    "gcc" -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei/DEBUG/PiSmmCommunicationPei.dll -nostdlib -Wl,-n,-q,--gc-sections -z common-page-size=0x40 -Wl,--entry,_ModuleEntryPoint -u _ModuleEntryPoint -Wl,-Map,/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei/DEBUG/PiSmmCommunicationPei.map,--whole-archive -Wl,-melf_x86_64,--oformat=elf64-x86-64,-pie -flto -Os -Wl,--start-group,@/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei/OUTPUT/static_library_files.lst,--end-group -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCommunicationPeiStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -Wl,--defsym=PECOFF_HEADER_SIZE=0x228 -Wl,--script=/home/xephyr/Documents/edk2/BaseTools/Scripts/GccBase.lds -Wno-error
    rm -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Application/Cpuid/Cpuid/OUTPUT/Cpuid.lib
    "gcc-ar" cr /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Application/Cpuid/Cpuid/OUTPUT/Cpuid.lib  @/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Application/Cpuid/Cpuid/OUTPUT/object_files.lst
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesPei/OUTPUT/CpuFeaturesPei.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuFeaturesPeiStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesPei/OUTPUT/./CpuFeaturesPei.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuFeatures -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesPei/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/CpuFeatures/CpuFeaturesPei.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/CpuS3.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCpuDxeSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/./CpuS3.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/CpuS3.c
    Building ... /home/xephyr/Documents/edk2/Conf/.cache/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94PiSmmCpuDxeSmm.inf [X64]
    "gcc" -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Application/Cpuid/Cpuid/DEBUG/Cpuid.dll -nostdlib -Wl,-n,-q,--gc-sections -z common-page-size=0x40 -Wl,--entry,_ModuleEntryPoint -u _ModuleEntryPoint -Wl,-Map,/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Application/Cpuid/Cpuid/DEBUG/Cpuid.map,--whole-archive -Wl,-melf_x86_64,--oformat=elf64-x86-64,-pie -flto -Os -Wl,--start-group,@/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Application/Cpuid/Cpuid/OUTPUT/static_library_files.lst,--end-group -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuidStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -Wl,--defsym=PECOFF_HEADER_SIZE=0x228 -Wl,--script=/home/xephyr/Documents/edk2/BaseTools/Scripts/GccBase.lds -Wno-error
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesDxe/OUTPUT/AutoGen.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuFeaturesDxeStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesDxe/OUTPUT/./AutoGen.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuFeatures -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesDxe/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesDxe/DEBUG/AutoGen.c
    rm -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuS3DataDxe/CpuS3DataDxe/OUTPUT/CpuS3DataDxe.lib
    "gcc-ar" cr /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuS3DataDxe/CpuS3DataDxe/OUTPUT/CpuS3DataDxe.lib  @/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuS3DataDxe/CpuS3DataDxe/OUTPUT/object_files.lst
    "gcc" -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuS3DataDxe/CpuS3DataDxe/DEBUG/CpuS3DataDxe.dll -nostdlib -Wl,-n,-q,--gc-sections -z common-page-size=0x40 -Wl,--entry,_ModuleEntryPoint -u _ModuleEntryPoint -Wl,-Map,/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuS3DataDxe/CpuS3DataDxe/DEBUG/CpuS3DataDxe.map,--whole-archive -Wl,-melf_x86_64,--oformat=elf64-x86-64,-pie -flto -Os -Wl,--start-group,@/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuS3DataDxe/CpuS3DataDxe/OUTPUT/static_library_files.lst,--end-group -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuS3DataDxeStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -Wl,--defsym=PECOFF_HEADER_SIZE=0x228 -Wl,--script=/home/xephyr/Documents/edk2/BaseTools/Scripts/GccBase.lds -Wno-error
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm.inf [X64]
    rm -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecMigrationPei/SecMigrationPei/OUTPUT/SecMigrationPei.lib
    "gcc-ar" cr /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecMigrationPei/SecMigrationPei/OUTPUT/SecMigrationPei.lib  @/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecMigrationPei/SecMigrationPei/OUTPUT/object_files.lst
    "gcc" -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecMigrationPei/SecMigrationPei/DEBUG/SecMigrationPei.dll -nostdlib -Wl,-n,-q,--gc-sections -z common-page-size=0x40 -Wl,--entry,_ModuleEntryPoint -u _ModuleEntryPoint -Wl,-Map,/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecMigrationPei/SecMigrationPei/DEBUG/SecMigrationPei.map,--whole-archive -Wl,-melf_x86_64,--oformat=elf64-x86-64,-pie -flto -Os -Wl,--start-group,@/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecMigrationPei/SecMigrationPei/OUTPUT/static_library_files.lst,--end-group -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=SecMigrationPeiStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -Wl,--defsym=PECOFF_HEADER_SIZE=0x228 -Wl,--script=/home/xephyr/Documents/edk2/BaseTools/Scripts/GccBase.lds -Wno-error
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/AutoGen.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCpuDxeSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/./AutoGen.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG/AutoGen.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm/OUTPUT/AutoGen.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuIo2StandaloneMmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm/OUTPUT/./AutoGen.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuIo2Smm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm/DEBUG/AutoGen.c
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe.inf [X64]
    rm -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesPei/OUTPUT/CpuFeaturesPei.lib
    "gcc-ar" cr /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesPei/OUTPUT/CpuFeaturesPei.lib  @/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesPei/OUTPUT/object_files.lst
    "gcc" -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesPei/DEBUG/CpuFeaturesPei.dll -nostdlib -Wl,-n,-q,--gc-sections -z common-page-size=0x40 -Wl,--entry,_ModuleEntryPoint -u _ModuleEntryPoint -Wl,-Map,/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesPei/DEBUG/CpuFeaturesPei.map,--whole-archive -Wl,-melf_x86_64,--oformat=elf64-x86-64,-pie -flto -Os -Wl,--start-group,@/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesPei/OUTPUT/static_library_files.lst,--end-group -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuFeaturesPeiStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -Wl,--defsym=PECOFF_HEADER_SIZE=0x228 -Wl,--script=/home/xephyr/Documents/edk2/BaseTools/Scripts/GccBase.lds -Wno-error
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/OUTPUT/SecBist.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=SecCoreStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/OUTPUT/./SecBist.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/SecCore -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/SecCore/SecBist.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm/OUTPUT/CpuIo2Mm.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuIo2SmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm/OUTPUT/./CpuIo2Mm.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuIo2Smm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/UefiCpuPkg/CpuIo2Smm/CpuIo2Mm.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe/OUTPUT/AutoGen.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuIo2DxeStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe/OUTPUT/./AutoGen.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuIo2Dxe -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe/DEBUG/AutoGen.c
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/CpuIoPei/CpuIoPei.inf [X64]
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/OUTPUT/CpuGdt.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuDxeStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/OUTPUT/./CpuGdt.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuDxe/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuDxe -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/CpuDxe/CpuGdt.c
    Building ... /home/xephyr/Documents/edk2/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei.inf [X64]
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIoPei/CpuIoPei/OUTPUT/AutoGen.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuIoPeiStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIoPei/CpuIoPei/OUTPUT/./AutoGen.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuIoPei -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIoPei/CpuIoPei/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIoPei/CpuIoPei/DEBUG/AutoGen.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/OUTPUT/CpuPaging.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuMpPeiStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/OUTPUT/./CpuPaging.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuMpPei -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/CpuMpPei/CpuPaging.c
    rm -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm/OUTPUT/PiSmmCommunicationSmm.lib
    "gcc-ar" cr /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm/OUTPUT/PiSmmCommunicationSmm.lib  @/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm/OUTPUT/object_files.lst
    "gcc" -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm/DEBUG/PiSmmCommunicationSmm.dll -nostdlib -Wl,-n,-q,--gc-sections -z common-page-size=0x40 -Wl,--entry,_ModuleEntryPoint -u _ModuleEntryPoint -Wl,-Map,/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm/DEBUG/PiSmmCommunicationSmm.map,--whole-archive -Wl,-melf_x86_64,--oformat=elf64-x86-64,-pie -flto -Os -Wl,--start-group,@/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm/OUTPUT/static_library_files.lst,--end-group -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCommunicationSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -Wl,--defsym=PECOFF_HEADER_SIZE=0x228 -Wl,--script=/home/xephyr/Documents/edk2/BaseTools/Scripts/GccBase.lds -Wno-error
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/OUTPUT/AutoGen.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=S3Resume2PeiStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/OUTPUT/./AutoGen.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/Universal/Acpi/S3Resume2Pei -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/DEBUG/AutoGen.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesDxe/OUTPUT/CpuFeaturesDxe.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuFeaturesDxeStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesDxe/OUTPUT/./CpuFeaturesDxe.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuFeatures -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesDxe/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/CpuFeatures/CpuFeaturesDxe.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIoPei/CpuIoPei/OUTPUT/CpuIoPei.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuIoPeiStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIoPei/CpuIoPei/OUTPUT/./CpuIoPei.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuIoPei -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIoPei/CpuIoPei/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/UefiCpuPkg/CpuIoPei/CpuIoPei.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm/OUTPUT/CpuIo2Mm.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuIo2StandaloneMmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm/OUTPUT/./CpuIo2Mm.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuIo2Smm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/UefiCpuPkg/CpuIo2Smm/CpuIo2Mm.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe/OUTPUT/CpuIo2Dxe.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuIo2DxeStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe/OUTPUT/./CpuIo2Dxe.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuIo2Dxe -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/CpuS3.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCpuDxeSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/./CpuS3.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/CpuS3.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/OUTPUT/S3Resume.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=S3Resume2PeiStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/OUTPUT/./S3Resume.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/Universal/Acpi/S3Resume2Pei -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/OUTPUT/SecMain.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=SecCoreStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/OUTPUT/./SecMain.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/SecCore -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/SecCore/SecMain.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm/OUTPUT/CpuIo2Smm.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuIo2SmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm/OUTPUT/./CpuIo2Smm.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuIo2Smm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/OUTPUT/CpuMp.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuDxeStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/OUTPUT/./CpuMp.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuDxe/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuDxe -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/CpuDxe/CpuMp.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm/OUTPUT/CpuIo2StandaloneMm.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuIo2StandaloneMmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm/OUTPUT/./CpuIo2StandaloneMm.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuIo2Smm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 /home/xephyr/Documents/edk2/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm.c
    rm -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe/OUTPUT/CpuIo2Dxe.lib
    "gcc-ar" cr /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe/OUTPUT/CpuIo2Dxe.lib  @/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe/OUTPUT/object_files.lst
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/CpuService.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCpuDxeSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/./CpuService.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/CpuService.c
    "gcc" -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe/DEBUG/CpuIo2Dxe.dll -nostdlib -Wl,-n,-q,--gc-sections -z common-page-size=0x40 -Wl,--entry,_ModuleEntryPoint -u _ModuleEntryPoint -Wl,-Map,/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe/DEBUG/CpuIo2Dxe.map,--whole-archive -Wl,-melf_x86_64,--oformat=elf64-x86-64,-pie -flto -Os -Wl,--start-group,@/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe/OUTPUT/static_library_files.lst,--end-group -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuIo2DxeStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -Wl,--defsym=PECOFF_HEADER_SIZE=0x228 -Wl,--script=/home/xephyr/Documents/edk2/BaseTools/Scripts/GccBase.lds -Wno-error
    rm -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm/OUTPUT/CpuIo2Smm.lib
    "gcc-ar" cr /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm/OUTPUT/CpuIo2Smm.lib  @/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm/OUTPUT/object_files.lst
    rm -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/OUTPUT/SecCore.lib
    rm -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIoPei/CpuIoPei/OUTPUT/CpuIoPei.lib
    "gcc-ar" cr /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIoPei/CpuIoPei/OUTPUT/CpuIoPei.lib  @/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIoPei/CpuIoPei/OUTPUT/object_files.lst
    "gcc" -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm/DEBUG/CpuIo2Smm.dll -nostdlib -Wl,-n,-q,--gc-sections -z common-page-size=0x40 -Wl,--entry,_ModuleEntryPoint -u _ModuleEntryPoint -Wl,-Map,/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm/DEBUG/CpuIo2Smm.map,--whole-archive -Wl,-melf_x86_64,--oformat=elf64-x86-64,-pie -flto -Os -Wl,--start-group,@/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm/OUTPUT/static_library_files.lst,--end-group -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuIo2SmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -Wl,--defsym=PECOFF_HEADER_SIZE=0x228 -Wl,--script=/home/xephyr/Documents/edk2/BaseTools/Scripts/GccBase.lds -Wno-error
    "gcc-ar" cr /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/OUTPUT/SecCore.lib  @/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/OUTPUT/object_files.lst
    "gcc" -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIoPei/CpuIoPei/DEBUG/CpuIoPei.dll -nostdlib -Wl,-n,-q,--gc-sections -z common-page-size=0x40 -Wl,--entry,_ModuleEntryPoint -u _ModuleEntryPoint -Wl,-Map,/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIoPei/CpuIoPei/DEBUG/CpuIoPei.map,--whole-archive -Wl,-melf_x86_64,--oformat=elf64-x86-64,-pie -flto -Os -Wl,--start-group,@/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIoPei/CpuIoPei/OUTPUT/static_library_files.lst,--end-group -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuIoPeiStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -Wl,--defsym=PECOFF_HEADER_SIZE=0x228 -Wl,--script=/home/xephyr/Documents/edk2/BaseTools/Scripts/GccBase.lds -Wno-error
    "gcc" -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/DEBUG/SecCore.dll -nostdlib -Wl,-n,-q,--gc-sections -z common-page-size=0x40 -Wl,--entry,_ModuleEntryPoint -u _ModuleEntryPoint -Wl,-Map,/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/DEBUG/SecCore.map,--whole-archive -Wl,-melf_x86_64,--oformat=elf64-x86-64,-pie -flto -Os -Wl,--start-group,@/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/OUTPUT/static_library_files.lst,--end-group -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=SecCoreStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -Wl,--defsym=PECOFF_HEADER_SIZE=0x228 -Wl,--script=/home/xephyr/Documents/edk2/BaseTools/Scripts/GccBase.lds -Wno-error
    rm -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/OUTPUT/CpuMpPei.lib
    "gcc-ar" cr /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/OUTPUT/CpuMpPei.lib  @/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/OUTPUT/object_files.lst
    "gcc" -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/DEBUG/CpuMpPei.dll -nostdlib -Wl,-n,-q,--gc-sections -z common-page-size=0x40 -Wl,--entry,_ModuleEntryPoint -u _ModuleEntryPoint -Wl,-Map,/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/DEBUG/CpuMpPei.map,--whole-archive -Wl,-melf_x86_64,--oformat=elf64-x86-64,-pie -flto -Os -Wl,--start-group,@/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/OUTPUT/static_library_files.lst,--end-group -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuMpPeiStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -Wl,--defsym=PECOFF_HEADER_SIZE=0x228 -Wl,--script=/home/xephyr/Documents/edk2/BaseTools/Scripts/GccBase.lds -Wno-error
    rm -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesDxe/OUTPUT/CpuFeaturesDxe.lib
    "gcc-ar" cr /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesDxe/OUTPUT/CpuFeaturesDxe.lib  @/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesDxe/OUTPUT/object_files.lst
    "gcc" -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesDxe/DEBUG/CpuFeaturesDxe.dll -nostdlib -Wl,-n,-q,--gc-sections -z common-page-size=0x40 -Wl,--entry,_ModuleEntryPoint -u _ModuleEntryPoint -Wl,-Map,/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesDxe/DEBUG/CpuFeaturesDxe.map,--whole-archive -Wl,-melf_x86_64,--oformat=elf64-x86-64,-pie -flto -Os -Wl,--start-group,@/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesDxe/OUTPUT/static_library_files.lst,--end-group -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuFeaturesDxeStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -Wl,--defsym=PECOFF_HEADER_SIZE=0x228 -Wl,--script=/home/xephyr/Documents/edk2/BaseTools/Scripts/GccBase.lds -Wno-error
    "objcopy"  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei/DEBUG/PiSmmCommunicationPei.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei/DEBUG/PiSmmCommunicationPei.dll /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei/DEBUG/PiSmmCommunicationPei.debug
    objcopy --strip-unneeded -R .eh_frame /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei/DEBUG/PiSmmCommunicationPei.dll
    objcopy  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei/DEBUG/PiSmmCommunicationPei.dll
    "objcopy"  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecMigrationPei/SecMigrationPei/DEBUG/SecMigrationPei.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei/DEBUG/PiSmmCommunicationPei.debug /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/PiSmmCommunicationPei.debug
    "GenFw" -e PEIM -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei/OUTPUT/PiSmmCommunicationPei.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei/DEBUG/PiSmmCommunicationPei.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecMigrationPei/SecMigrationPei/DEBUG/SecMigrationPei.dll /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecMigrationPei/SecMigrationPei/DEBUG/SecMigrationPei.debug
    rm -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm/OUTPUT/CpuIo2StandaloneMm.lib
    objcopy --strip-unneeded -R .eh_frame /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecMigrationPei/SecMigrationPei/DEBUG/SecMigrationPei.dll
    "gcc-ar" cr /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm/OUTPUT/CpuIo2StandaloneMm.lib  @/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm/OUTPUT/object_files.lst
    objcopy  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecMigrationPei/SecMigrationPei/DEBUG/SecMigrationPei.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei/OUTPUT/PiSmmCommunicationPei.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei/DEBUG
    "gcc" -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm/DEBUG/CpuIo2StandaloneMm.dll -nostdlib -Wl,-n,-q,--gc-sections -z common-page-size=0x40 -Wl,--entry,_ModuleEntryPoint -u _ModuleEntryPoint -Wl,-Map,/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm/DEBUG/CpuIo2StandaloneMm.map,--whole-archive -Wl,-melf_x86_64,--oformat=elf64-x86-64,-pie -flto -Os -Wl,--start-group,@/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm/OUTPUT/static_library_files.lst,--end-group -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuIo2StandaloneMmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -Wl,--defsym=PECOFF_HEADER_SIZE=0x228 -Wl,--script=/home/xephyr/Documents/edk2/BaseTools/Scripts/GccBase.lds -Wno-error
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei/OUTPUT/PiSmmCommunicationPei.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/PiSmmCommunicationPei.efi
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecMigrationPei/SecMigrationPei/DEBUG/SecMigrationPei.debug /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/SecMigrationPei.debug
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei/DEBUG/*.map /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationPei/OUTPUT
    "GenFw" -e PEIM -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecMigrationPei/SecMigrationPei/OUTPUT/SecMigrationPei.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecMigrationPei/SecMigrationPei/DEBUG/SecMigrationPei.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecMigrationPei/SecMigrationPei/OUTPUT/SecMigrationPei.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecMigrationPei/SecMigrationPei/DEBUG
    Trim --asm-file -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/OUTPUT/X64/AsmFuncs.i -i /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/OUTPUT/inc.lst /home/xephyr/Documents/edk2/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/X64/AsmFuncs.nasm
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecMigrationPei/SecMigrationPei/OUTPUT/SecMigrationPei.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/SecMigrationPei.efi
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecMigrationPei/SecMigrationPei/DEBUG/*.map /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecMigrationPei/SecMigrationPei/OUTPUT
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/CpuService.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCpuDxeSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/./CpuService.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/CpuService.c
    "objcopy"  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuS3DataDxe/CpuS3DataDxe/DEBUG/CpuS3DataDxe.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuS3DataDxe/CpuS3DataDxe/DEBUG/CpuS3DataDxe.dll /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuS3DataDxe/CpuS3DataDxe/DEBUG/CpuS3DataDxe.debug
    objcopy --strip-unneeded -R .eh_frame /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuS3DataDxe/CpuS3DataDxe/DEBUG/CpuS3DataDxe.dll
    objcopy  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuS3DataDxe/CpuS3DataDxe/DEBUG/CpuS3DataDxe.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuS3DataDxe/CpuS3DataDxe/DEBUG/CpuS3DataDxe.debug /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/CpuS3DataDxe.debug
    "GenFw" -e DXE_DRIVER -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuS3DataDxe/CpuS3DataDxe/OUTPUT/CpuS3DataDxe.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuS3DataDxe/CpuS3DataDxe/DEBUG/CpuS3DataDxe.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuS3DataDxe/CpuS3DataDxe/OUTPUT/CpuS3DataDxe.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuS3DataDxe/CpuS3DataDxe/DEBUG
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuS3DataDxe/CpuS3DataDxe/OUTPUT/CpuS3DataDxe.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/CpuS3DataDxe.efi
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuS3DataDxe/CpuS3DataDxe/DEBUG/*.map /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuS3DataDxe/CpuS3DataDxe/OUTPUT
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/OUTPUT/CpuPageTable.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuDxeStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/OUTPUT/./CpuPageTable.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuDxe/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuDxe -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/CpuDxe/CpuPageTable.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/MpService.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCpuDxeSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/./MpService.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/MpService.c
    "objcopy"  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm/DEBUG/PiSmmCommunicationSmm.dll
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/OUTPUT/X64/AsmFuncs.obj.deps -E -x assembler-with-cpp -include AutoGen.h -DOPENSBI_EXTERNAL_SBI_TYPES=OpensbiTypes.h -I/home/xephyr/Documents/edk2/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/Universal/Acpi/S3Resume2Pei -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/X64/AsmFuncs.nasm > /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/OUTPUT/X64/AsmFuncs.ii
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm/DEBUG/PiSmmCommunicationSmm.dll /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm/DEBUG/PiSmmCommunicationSmm.debug
    objcopy --strip-unneeded -R .eh_frame /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm/DEBUG/PiSmmCommunicationSmm.dll
    objcopy  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm/DEBUG/PiSmmCommunicationSmm.dll
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/MpService.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCpuDxeSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/./MpService.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/MpService.c
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm/DEBUG/PiSmmCommunicationSmm.debug /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/PiSmmCommunicationSmm.debug
    "GenFw" -e DXE_SMM_DRIVER -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm/OUTPUT/PiSmmCommunicationSmm.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm/DEBUG/PiSmmCommunicationSmm.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm/OUTPUT/PiSmmCommunicationSmm.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm/DEBUG
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm/OUTPUT/PiSmmCommunicationSmm.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/PiSmmCommunicationSmm.efi
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm/DEBUG/*.map /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm/OUTPUT
    Trim --trim-long --source-code -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/OUTPUT/X64/AsmFuncs.iii /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/OUTPUT/X64/AsmFuncs.ii
    "objcopy"  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe/DEBUG/CpuIo2Dxe.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe/DEBUG/CpuIo2Dxe.dll /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe/DEBUG/CpuIo2Dxe.debug
    objcopy --strip-unneeded -R .eh_frame /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe/DEBUG/CpuIo2Dxe.dll
    objcopy  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe/DEBUG/CpuIo2Dxe.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe/DEBUG/CpuIo2Dxe.debug /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/CpuIo2Dxe.debug
    "GenFw" -e DXE_DRIVER -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe/OUTPUT/CpuIo2Dxe.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe/DEBUG/CpuIo2Dxe.dll
    "objcopy"  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm/DEBUG/CpuIo2Smm.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe/OUTPUT/CpuIo2Dxe.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe/DEBUG
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe/OUTPUT/CpuIo2Dxe.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/CpuIo2Dxe.efi
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe/DEBUG/*.map /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Dxe/CpuIo2Dxe/OUTPUT
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm/DEBUG/CpuIo2Smm.dll /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm/DEBUG/CpuIo2Smm.debug
    objcopy --strip-unneeded -R .eh_frame /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm/DEBUG/CpuIo2Smm.dll
    objcopy  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm/DEBUG/CpuIo2Smm.dll
    "objcopy"  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIoPei/CpuIoPei/DEBUG/CpuIoPei.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm/DEBUG/CpuIo2Smm.debug /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/CpuIo2Smm.debug
    "GenFw" -e DXE_SMM_DRIVER -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm/OUTPUT/CpuIo2Smm.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm/DEBUG/CpuIo2Smm.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIoPei/CpuIoPei/DEBUG/CpuIoPei.dll /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIoPei/CpuIoPei/DEBUG/CpuIoPei.debug
    "objcopy"  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm/DEBUG/CpuIo2StandaloneMm.dll
    objcopy --strip-unneeded -R .eh_frame /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIoPei/CpuIoPei/DEBUG/CpuIoPei.dll
    objcopy  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIoPei/CpuIoPei/DEBUG/CpuIoPei.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm/DEBUG/CpuIo2StandaloneMm.dll /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm/DEBUG/CpuIo2StandaloneMm.debug
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIoPei/CpuIoPei/DEBUG/CpuIoPei.debug /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/CpuIoPei.debug
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm/OUTPUT/CpuIo2Smm.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm/DEBUG
    objcopy --strip-unneeded -R .eh_frame /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm/DEBUG/CpuIo2StandaloneMm.dll
    "GenFw" -e PEIM -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIoPei/CpuIoPei/OUTPUT/CpuIoPei.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIoPei/CpuIoPei/DEBUG/CpuIoPei.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm/OUTPUT/CpuIo2Smm.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/CpuIo2Smm.efi
    Trim --asm-file -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/OUTPUT/X64/CpuAsm.i -i /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/OUTPUT/inc.lst /home/xephyr/Documents/edk2/UefiCpuPkg/CpuDxe/X64/CpuAsm.nasm
    objcopy  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm/DEBUG/CpuIo2StandaloneMm.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm/DEBUG/*.map /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2Smm/OUTPUT
    "nasm" -I/home/xephyr/Documents/edk2/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/X64/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/X64/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/ -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/DEBUG/ -I/home/xephyr/Documents/edk2/MdePkg/ -I/home/xephyr/Documents/edk2/MdePkg/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Include/X64/ -I/home/xephyr/Documents/edk2/MdeModulePkg/ -I/home/xephyr/Documents/edk2/MdeModulePkg/Include/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include/ -f elf64 -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/OUTPUT/X64/AsmFuncs.obj /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/OUTPUT/X64/AsmFuncs.iii
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm/DEBUG/CpuIo2StandaloneMm.debug /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/CpuIo2StandaloneMm.debug
    "GenFw" -e MM_STANDALONE -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm/OUTPUT/CpuIo2StandaloneMm.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm/DEBUG/CpuIo2StandaloneMm.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIoPei/CpuIoPei/OUTPUT/CpuIoPei.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIoPei/CpuIoPei/DEBUG
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIoPei/CpuIoPei/OUTPUT/CpuIoPei.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/CpuIoPei.efi
    rm -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/OUTPUT/S3Resume2Pei.lib
    "gcc-ar" cr /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/OUTPUT/S3Resume2Pei.lib  @/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/OUTPUT/object_files.lst
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIoPei/CpuIoPei/DEBUG/*.map /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIoPei/CpuIoPei/OUTPUT
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm/OUTPUT/CpuIo2StandaloneMm.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm/DEBUG
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm/OUTPUT/CpuIo2StandaloneMm.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/CpuIo2StandaloneMm.efi
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm/DEBUG/*.map /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuIo2Smm/CpuIo2StandaloneMm/OUTPUT
    "gcc" -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/DEBUG/S3Resume2Pei.dll -nostdlib -Wl,-n,-q,--gc-sections -z common-page-size=0x40 -Wl,--entry,_ModuleEntryPoint -u _ModuleEntryPoint -Wl,-Map,/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/DEBUG/S3Resume2Pei.map,--whole-archive -Wl,-melf_x86_64,--oformat=elf64-x86-64,-pie -flto -Os -Wl,--start-group,@/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/OUTPUT/static_library_files.lst,--end-group -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=S3Resume2PeiStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -Wl,--defsym=PECOFF_HEADER_SIZE=0x228 -Wl,--script=/home/xephyr/Documents/edk2/BaseTools/Scripts/GccBase.lds -Wno-error
    "objcopy"  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/DEBUG/SecCore.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/DEBUG/SecCore.dll /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/DEBUG/SecCore.debug
    objcopy --strip-unneeded -R .eh_frame /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/DEBUG/SecCore.dll
    objcopy  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/DEBUG/SecCore.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/DEBUG/SecCore.debug /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/SecCore.debug
    "GenFw" -e SEC -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/OUTPUT/SecCore.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/DEBUG/SecCore.dll
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/OUTPUT/X64/CpuAsm.obj.deps -E -x assembler-with-cpp -include AutoGen.h -DOPENSBI_EXTERNAL_SBI_TYPES=OpensbiTypes.h -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuDxe/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuDxe -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/CpuDxe/X64/CpuAsm.nasm > /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/OUTPUT/X64/CpuAsm.ii
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/OUTPUT/SecCore.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/DEBUG
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/OUTPUT/SecCore.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/SecCore.efi
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/DEBUG/*.map /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/SecCore/SecCore/OUTPUT
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/PiSmmCpuDxeSmm.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCpuDxeSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/./PiSmmCpuDxeSmm.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.c
    Trim --trim-long --source-code -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/OUTPUT/X64/CpuAsm.iii /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/OUTPUT/X64/CpuAsm.ii
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/PiSmmCpuDxeSmm.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCpuDxeSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/./PiSmmCpuDxeSmm.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.c
    "nasm" -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuDxe/X64/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuDxe/X64/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuDxe/ -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/DEBUG/ -I/home/xephyr/Documents/edk2/MdePkg/ -I/home/xephyr/Documents/edk2/MdePkg/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Include/X64/ -I/home/xephyr/Documents/edk2/MdeModulePkg/ -I/home/xephyr/Documents/edk2/MdeModulePkg/Include/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include/ -f elf64 -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/OUTPUT/X64/CpuAsm.obj /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/OUTPUT/X64/CpuAsm.iii
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/OUTPUT/X64/PagingAttribute.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuDxeStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/OUTPUT/X64/PagingAttribute.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuDxe/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/CpuDxe -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/CpuDxe/X64/PagingAttribute.c
    rm -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/OUTPUT/CpuDxe.lib
    "gcc-ar" cr /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/OUTPUT/CpuDxe.lib  @/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/OUTPUT/object_files.lst
    "gcc" -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/DEBUG/CpuDxe.dll -nostdlib -Wl,-n,-q,--gc-sections -z common-page-size=0x40 -Wl,--entry,_ModuleEntryPoint -u _ModuleEntryPoint -Wl,-Map,/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/DEBUG/CpuDxe.map,--whole-archive -Wl,-melf_x86_64,--oformat=elf64-x86-64,-pie -flto -Os -Wl,--start-group,@/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/OUTPUT/static_library_files.lst,--end-group -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=CpuDxeStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -Wl,--defsym=PECOFF_HEADER_SIZE=0x228 -Wl,--script=/home/xephyr/Documents/edk2/BaseTools/Scripts/GccBase.lds -Wno-error
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/SmmCpuMemoryManagement.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCpuDxeSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/./SmmCpuMemoryManagement.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/SmmCpuMemoryManagement.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/SmmCpuMemoryManagement.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCpuDxeSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/./SmmCpuMemoryManagement.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/SmmCpuMemoryManagement.c
    "objcopy"  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/DEBUG/S3Resume2Pei.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/DEBUG/S3Resume2Pei.dll /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/DEBUG/S3Resume2Pei.debug
    objcopy --strip-unneeded -R .eh_frame /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/DEBUG/S3Resume2Pei.dll
    objcopy  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/DEBUG/S3Resume2Pei.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/DEBUG/S3Resume2Pei.debug /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/S3Resume2Pei.debug
    "GenFw" -e PEIM -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/OUTPUT/S3Resume2Pei.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/DEBUG/S3Resume2Pei.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/OUTPUT/S3Resume2Pei.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/DEBUG
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/OUTPUT/S3Resume2Pei.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/S3Resume2Pei.efi
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/DEBUG/*.map /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Universal/Acpi/S3Resume2Pei/S3Resume2Pei/OUTPUT
    "objcopy"  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Application/Cpuid/Cpuid/DEBUG/Cpuid.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Application/Cpuid/Cpuid/DEBUG/Cpuid.dll /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Application/Cpuid/Cpuid/DEBUG/Cpuid.debug
    objcopy --strip-unneeded -R .eh_frame /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Application/Cpuid/Cpuid/DEBUG/Cpuid.dll
    objcopy  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Application/Cpuid/Cpuid/DEBUG/Cpuid.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Application/Cpuid/Cpuid/DEBUG/Cpuid.debug /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/Cpuid.debug
    "GenFw" -e UEFI_APPLICATION -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Application/Cpuid/Cpuid/OUTPUT/Cpuid.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Application/Cpuid/Cpuid/DEBUG/Cpuid.dll
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/SmmMp.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCpuDxeSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/./SmmMp.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/SmmMp.c
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Application/Cpuid/Cpuid/OUTPUT/Cpuid.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Application/Cpuid/Cpuid/DEBUG
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Application/Cpuid/Cpuid/OUTPUT/Cpuid.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/Cpuid.efi
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Application/Cpuid/Cpuid/DEBUG/*.map /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/Application/Cpuid/Cpuid/OUTPUT
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/SmmMp.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCpuDxeSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/./SmmMp.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/SmmMp.c
    "objcopy"  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesPei/DEBUG/CpuFeaturesPei.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesPei/DEBUG/CpuFeaturesPei.dll /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesPei/DEBUG/CpuFeaturesPei.debug
    objcopy --strip-unneeded -R .eh_frame /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesPei/DEBUG/CpuFeaturesPei.dll
    objcopy  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesPei/DEBUG/CpuFeaturesPei.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesPei/DEBUG/CpuFeaturesPei.debug /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/CpuFeaturesPei.debug
    "GenFw" -e PEIM -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesPei/OUTPUT/CpuFeaturesPei.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesPei/DEBUG/CpuFeaturesPei.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesPei/OUTPUT/CpuFeaturesPei.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesPei/DEBUG
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesPei/OUTPUT/CpuFeaturesPei.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/CpuFeaturesPei.efi
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesPei/DEBUG/*.map /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesPei/OUTPUT
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/SmmProfile.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCpuDxeSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/./SmmProfile.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/SmmProfile.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/SmmProfile.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCpuDxeSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/./SmmProfile.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/SmmProfile.c
    "objcopy"  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesDxe/DEBUG/CpuFeaturesDxe.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesDxe/DEBUG/CpuFeaturesDxe.dll /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesDxe/DEBUG/CpuFeaturesDxe.debug
    objcopy --strip-unneeded -R .eh_frame /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesDxe/DEBUG/CpuFeaturesDxe.dll
    objcopy  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesDxe/DEBUG/CpuFeaturesDxe.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesDxe/DEBUG/CpuFeaturesDxe.debug /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/CpuFeaturesDxe.debug
    "GenFw" -e DXE_DRIVER -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesDxe/OUTPUT/CpuFeaturesDxe.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesDxe/DEBUG/CpuFeaturesDxe.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesDxe/OUTPUT/CpuFeaturesDxe.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesDxe/DEBUG
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesDxe/OUTPUT/CpuFeaturesDxe.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/CpuFeaturesDxe.efi
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesDxe/DEBUG/*.map /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuFeatures/CpuFeaturesDxe/OUTPUT
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/SmramSaveState.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCpuDxeSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/./SmramSaveState.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/SmramSaveState.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/SmramSaveState.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCpuDxeSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/./SmramSaveState.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/SmramSaveState.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/SyncTimer.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCpuDxeSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/./SyncTimer.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/SyncTimer.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/SyncTimer.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCpuDxeSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/./SyncTimer.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/SyncTimer.c
    Trim --asm-file -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/Cet.i -i /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/inc.lst /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/Cet.nasm
    Trim --asm-file -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/Cet.i -i /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/inc.lst /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/Cet.nasm
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/Cet.obj.deps -E -x assembler-with-cpp -include AutoGen.h -DOPENSBI_EXTERNAL_SBI_TYPES=OpensbiTypes.h -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/Cet.nasm > /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/Cet.ii
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/Cet.obj.deps -E -x assembler-with-cpp -include AutoGen.h -DOPENSBI_EXTERNAL_SBI_TYPES=OpensbiTypes.h -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/Cet.nasm > /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/Cet.ii
    Trim --trim-long --source-code -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/Cet.iii /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/Cet.ii
    Trim --trim-long --source-code -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/Cet.iii /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/Cet.ii
    "nasm" -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/ -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG/ -I/home/xephyr/Documents/edk2/MdePkg/ -I/home/xephyr/Documents/edk2/MdePkg/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Include/X64/ -I/home/xephyr/Documents/edk2/MdeModulePkg/ -I/home/xephyr/Documents/edk2/MdeModulePkg/Include/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include/ -f elf64 -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/Cet.obj /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/Cet.iii
    Trim --asm-file -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/MpFuncs.i -i /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/inc.lst /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/MpFuncs.nasm
    "nasm" -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/ -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG/ -I/home/xephyr/Documents/edk2/MdePkg/ -I/home/xephyr/Documents/edk2/MdePkg/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Include/X64/ -I/home/xephyr/Documents/edk2/MdeModulePkg/ -I/home/xephyr/Documents/edk2/MdeModulePkg/Include/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include/ -f elf64 -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/Cet.obj /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/Cet.iii
    Trim --asm-file -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/MpFuncs.i -i /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/inc.lst /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/MpFuncs.nasm
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/MpFuncs.obj.deps -E -x assembler-with-cpp -include AutoGen.h -DOPENSBI_EXTERNAL_SBI_TYPES=OpensbiTypes.h -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/MpFuncs.nasm > /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/MpFuncs.ii
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/MpFuncs.obj.deps -E -x assembler-with-cpp -include AutoGen.h -DOPENSBI_EXTERNAL_SBI_TYPES=OpensbiTypes.h -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/MpFuncs.nasm > /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/MpFuncs.ii
    Trim --trim-long --source-code -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/MpFuncs.iii /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/MpFuncs.ii
    Trim --trim-long --source-code -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/MpFuncs.iii /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/MpFuncs.ii
    "objcopy"  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/DEBUG/CpuMpPei.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/DEBUG/CpuMpPei.dll /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/DEBUG/CpuMpPei.debug
    objcopy --strip-unneeded -R .eh_frame /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/DEBUG/CpuMpPei.dll
    objcopy  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/DEBUG/CpuMpPei.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/DEBUG/CpuMpPei.debug /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/CpuMpPei.debug
    "GenFw" -e PEIM -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/OUTPUT/CpuMpPei.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/DEBUG/CpuMpPei.dll
    "nasm" -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/ -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG/ -I/home/xephyr/Documents/edk2/MdePkg/ -I/home/xephyr/Documents/edk2/MdePkg/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Include/X64/ -I/home/xephyr/Documents/edk2/MdeModulePkg/ -I/home/xephyr/Documents/edk2/MdeModulePkg/Include/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include/ -f elf64 -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/MpFuncs.obj /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/MpFuncs.iii
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/OUTPUT/CpuMpPei.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/DEBUG
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/OUTPUT/CpuMpPei.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/CpuMpPei.efi
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/DEBUG/*.map /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuMpPei/CpuMpPei/OUTPUT
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/PageTbl.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCpuDxeSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/PageTbl.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/PageTbl.c
    "nasm" -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/ -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG/ -I/home/xephyr/Documents/edk2/MdePkg/ -I/home/xephyr/Documents/edk2/MdePkg/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Include/X64/ -I/home/xephyr/Documents/edk2/MdeModulePkg/ -I/home/xephyr/Documents/edk2/MdeModulePkg/Include/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include/ -f elf64 -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/MpFuncs.obj /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/MpFuncs.iii
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/PageTbl.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCpuDxeSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/PageTbl.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/PageTbl.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/Semaphore.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCpuDxeSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/Semaphore.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/Semaphore.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/Semaphore.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCpuDxeSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/Semaphore.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/Semaphore.c
    Trim --asm-file -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/SmiEntry.i -i /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/inc.lst /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.nasm
    Trim --asm-file -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/SmiEntry.i -i /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/inc.lst /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.nasm
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/SmiEntry.obj.deps -E -x assembler-with-cpp -include AutoGen.h -DOPENSBI_EXTERNAL_SBI_TYPES=OpensbiTypes.h -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.nasm > /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/SmiEntry.ii
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/SmiEntry.obj.deps -E -x assembler-with-cpp -include AutoGen.h -DOPENSBI_EXTERNAL_SBI_TYPES=OpensbiTypes.h -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.nasm > /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/SmiEntry.ii
    Trim --trim-long --source-code -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/SmiEntry.iii /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/SmiEntry.ii
    Trim --trim-long --source-code -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/SmiEntry.iii /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/SmiEntry.ii
    "nasm" -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/ -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG/ -I/home/xephyr/Documents/edk2/MdePkg/ -I/home/xephyr/Documents/edk2/MdePkg/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Include/X64/ -I/home/xephyr/Documents/edk2/MdeModulePkg/ -I/home/xephyr/Documents/edk2/MdeModulePkg/Include/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include/ -f elf64 -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/SmiEntry.obj /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/SmiEntry.iii
    "nasm" -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/ -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG/ -I/home/xephyr/Documents/edk2/MdePkg/ -I/home/xephyr/Documents/edk2/MdePkg/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Include/X64/ -I/home/xephyr/Documents/edk2/MdeModulePkg/ -I/home/xephyr/Documents/edk2/MdeModulePkg/Include/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include/ -f elf64 -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/SmiEntry.obj /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/SmiEntry.iii
    Trim --asm-file -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/SmiException.i -i /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/inc.lst /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.nasm
    Trim --asm-file -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/SmiException.i -i /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/inc.lst /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.nasm
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/SmiException.obj.deps -E -x assembler-with-cpp -include AutoGen.h -DOPENSBI_EXTERNAL_SBI_TYPES=OpensbiTypes.h -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.nasm > /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/SmiException.ii
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/SmiException.obj.deps -E -x assembler-with-cpp -include AutoGen.h -DOPENSBI_EXTERNAL_SBI_TYPES=OpensbiTypes.h -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.nasm > /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/SmiException.ii
    Trim --trim-long --source-code -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/SmiException.iii /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/SmiException.ii
    Trim --trim-long --source-code -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/SmiException.iii /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/SmiException.ii
    "nasm" -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/ -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG/ -I/home/xephyr/Documents/edk2/MdePkg/ -I/home/xephyr/Documents/edk2/MdePkg/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Include/X64/ -I/home/xephyr/Documents/edk2/MdeModulePkg/ -I/home/xephyr/Documents/edk2/MdeModulePkg/Include/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include/ -f elf64 -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/SmiException.obj /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/SmiException.iii
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/SmmFuncsArch.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCpuDxeSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/SmmFuncsArch.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmFuncsArch.c
    "nasm" -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/ -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG/ -I/home/xephyr/Documents/edk2/MdePkg/ -I/home/xephyr/Documents/edk2/MdePkg/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Include/X64/ -I/home/xephyr/Documents/edk2/MdeModulePkg/ -I/home/xephyr/Documents/edk2/MdeModulePkg/Include/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include/ -f elf64 -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/SmiException.obj /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/SmiException.iii
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/SmmFuncsArch.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCpuDxeSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/SmmFuncsArch.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmFuncsArch.c
    Trim --asm-file -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/SmmInit.i -i /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/inc.lst /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmInit.nasm
    Trim --asm-file -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/SmmInit.i -i /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/inc.lst /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmInit.nasm
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/SmmInit.obj.deps -E -x assembler-with-cpp -include AutoGen.h -DOPENSBI_EXTERNAL_SBI_TYPES=OpensbiTypes.h -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmInit.nasm > /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/SmmInit.ii
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/SmmInit.obj.deps -E -x assembler-with-cpp -include AutoGen.h -DOPENSBI_EXTERNAL_SBI_TYPES=OpensbiTypes.h -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmInit.nasm > /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/SmmInit.ii
    Trim --trim-long --source-code -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/SmmInit.iii /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/SmmInit.ii
    Trim --trim-long --source-code -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/SmmInit.iii /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/SmmInit.ii
    "nasm" -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/ -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG/ -I/home/xephyr/Documents/edk2/MdePkg/ -I/home/xephyr/Documents/edk2/MdePkg/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Include/X64/ -I/home/xephyr/Documents/edk2/MdeModulePkg/ -I/home/xephyr/Documents/edk2/MdeModulePkg/Include/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include/ -f elf64 -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/SmmInit.obj /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/SmmInit.iii
    "nasm" -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/ -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG/ -I/home/xephyr/Documents/edk2/MdePkg/ -I/home/xephyr/Documents/edk2/MdePkg/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include/ -I/home/xephyr/Documents/edk2/MdePkg/Include/X64/ -I/home/xephyr/Documents/edk2/MdeModulePkg/ -I/home/xephyr/Documents/edk2/MdeModulePkg/Include/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/ -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include/ -f elf64 -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/SmmInit.obj /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/SmmInit.iii
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/SmmProfileArch.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCpuDxeSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/X64/SmmProfileArch.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmProfileArch.c
    "gcc" -MMD -MF /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/SmmProfileArch.obj.deps -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCpuDxeSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -c -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/X64/SmmProfileArch.obj -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64 -I/home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm -I/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG -I/home/xephyr/Documents/edk2/MdePkg -I/home/xephyr/Documents/edk2/MdePkg/Include -I/home/xephyr/Documents/edk2/MdePkg/Test/UnitTest/Include -I/home/xephyr/Documents/edk2/MdePkg/Include/X64 -I/home/xephyr/Documents/edk2/MdeModulePkg -I/home/xephyr/Documents/edk2/MdeModulePkg/Include -I/home/xephyr/Documents/edk2/UefiCpuPkg -I/home/xephyr/Documents/edk2/UefiCpuPkg/Include /home/xephyr/Documents/edk2/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmProfileArch.c
    rm -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/PiSmmCpuDxeSmm.lib
    "gcc-ar" cr /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/PiSmmCpuDxeSmm.lib  @/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/object_files.lst
    rm -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/PiSmmCpuDxeSmm.lib
    "gcc-ar" cr /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/PiSmmCpuDxeSmm.lib  @/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/object_files.lst
    "gcc" -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG/PiSmmCpuDxeSmm.dll -nostdlib -Wl,-n,-q,--gc-sections -z common-page-size=0x40 -Wl,--entry,_ModuleEntryPoint -u _ModuleEntryPoint -Wl,-Map,/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG/PiSmmCpuDxeSmm.map,--whole-archive -Wl,-melf_x86_64,--oformat=elf64-x86-64,-pie -flto -Os -Wl,--start-group,@/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/static_library_files.lst,--end-group -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCpuDxeSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -Wl,--defsym=PECOFF_HEADER_SIZE=0x228 -Wl,--script=/home/xephyr/Documents/edk2/BaseTools/Scripts/GccBase.lds -Wno-error
    "objcopy"  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/DEBUG/CpuDxe.dll
    "gcc" -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG/PiSmmCpuDxeSmm.dll -nostdlib -Wl,-n,-q,--gc-sections -z common-page-size=0x40 -Wl,--entry,_ModuleEntryPoint -u _ModuleEntryPoint -Wl,-Map,/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG/PiSmmCpuDxeSmm.map,--whole-archive -Wl,-melf_x86_64,--oformat=elf64-x86-64,-pie -flto -Os -Wl,--start-group,@/home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/static_library_files.lst,--end-group -g -Os -fshort-wchar -fno-builtin -fno-strict-aliasing -Wall -Werror -Wno-array-bounds -include AutoGen.h -fno-common -ffunction-sections -fdata-sections -DSTRING_ARRAY_NAME=PiSmmCpuDxeSmmStrings -m64 -fno-stack-protector "-DEFIAPI=__attribute__((ms_abi))" -maccumulate-outgoing-args -mno-red-zone -Wno-address -mcmodel=small -fpie -fno-asynchronous-unwind-tables -Wno-address -flto -DUSING_LTO -Os -Wno-unused-but-set-variable -Wno-unused-const-variable -D DISABLE_NEW_DEPRECATED_INTERFACES -Wl,--defsym=PECOFF_HEADER_SIZE=0x228 -Wl,--script=/home/xephyr/Documents/edk2/BaseTools/Scripts/GccBase.lds -Wno-error
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/DEBUG/CpuDxe.dll /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/DEBUG/CpuDxe.debug
    objcopy --strip-unneeded -R .eh_frame /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/DEBUG/CpuDxe.dll
    objcopy  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/DEBUG/CpuDxe.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/DEBUG/CpuDxe.debug /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/CpuDxe.debug
    "GenFw" -e DXE_DRIVER -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/OUTPUT/CpuDxe.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/DEBUG/CpuDxe.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/OUTPUT/CpuDxe.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/DEBUG
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/OUTPUT/CpuDxe.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/CpuDxe.efi
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/DEBUG/*.map /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/CpuDxe/CpuDxe/OUTPUT
    "objcopy"  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG/PiSmmCpuDxeSmm.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG/PiSmmCpuDxeSmm.dll /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG/PiSmmCpuDxeSmm.debug
    objcopy --strip-unneeded -R .eh_frame /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG/PiSmmCpuDxeSmm.dll
    objcopy  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG/PiSmmCpuDxeSmm.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG/PiSmmCpuDxeSmm.debug /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/PiSmmCpuDxeSmm_A3FF0EF5-0C28-42f5-B544-8C7DE1E80014.debug
    "GenFw" -e DXE_SMM_DRIVER -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/PiSmmCpuDxeSmm.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG/PiSmmCpuDxeSmm.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/PiSmmCpuDxeSmm.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT/PiSmmCpuDxeSmm.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/PiSmmCpuDxeSmm_A3FF0EF5-0C28-42f5-B544-8C7DE1E80014.efi
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/DEBUG/*.map /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm/OUTPUT
    "objcopy"  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG/PiSmmCpuDxeSmm.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG/PiSmmCpuDxeSmm.dll /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG/PiSmmCpuDxeSmm.debug
    objcopy --strip-unneeded -R .eh_frame /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG/PiSmmCpuDxeSmm.dll
    objcopy  /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG/PiSmmCpuDxeSmm.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG/PiSmmCpuDxeSmm.debug /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/PiSmmCpuDxeSmm_D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94.debug
    "GenFw" -e DXE_SMM_DRIVER -o /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/PiSmmCpuDxeSmm.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG/PiSmmCpuDxeSmm.dll
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/PiSmmCpuDxeSmm.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT/PiSmmCpuDxeSmm.efi /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/PiSmmCpuDxeSmm_D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94.efi
    cp -f /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/DEBUG/*.map /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/X64/UefiCpuPkg/PiSmmCpuDxeSmm/D1D74FE9-7A4E-41D3-A0B3-67F13AD34D94/OUTPUT
    Done
    Build end time: 16:39:16, Aug.04 2021
    Build total time: 00:00:08
    Cmd Output Finished
    Running Time (mm:ss): 00:08
    Return Code: 0x00000000
    Running Post Build
    Writing BuildToolsReports to /home/xephyr/Documents/edk2/Build/UefiCpu/RELEASE_GCC5/BUILD_TOOLS_REPORT
    End time: 2021-08-04 16:39:16.315508	 Total time Elapsed: 0:00:08
    >Test Success: Compiler Plugin RELEASE
    Running UefiCpuPkg: Dsc Complete Check Test NO-TARGET
    >Test Success: Dsc Complete Check Test NO-TARGET
    Running UefiCpuPkg: Dependency Check Test NO-TARGET
    >Test Success: Dependency Check Test NO-TARGET
    Running UefiCpuPkg: EccCheck Test NO-TARGET
    Appending exceptions
    Cmd to run is: git diff --name-status HEAD origin/master
    Cmd Output Starting
    Cmd Output Finished
    Running Time (mm:ss): 00:00
    Return Code: 0x00000000
    Cmd to run is: git diff --unified=0 origin/master HEAD
    Cmd Output Starting
    Cmd Output Finished
    Running Time (mm:ss): 00:00
    Return Code: 0x00000000
    Doesn't need run ECC check
    Cmd to run is: git checkout -- /home/xephyr/Documents/edk2/BaseTools/Source/Python/Ecc/exception.xml
    Cmd Output Starting
    Cmd Output Finished
    Running Time (mm:ss): 00:00
    Return Code: 0x00000000
    Cmd to run is: git submodule update --init
    Cmd Output Starting
    Cmd Output Finished
    Running Time (mm:ss): 00:00
    Return Code: 0x00000000
    Cmd to run is: git reset HEAD --hard
    Cmd Output Starting
    HEAD is now at 55266a9b8a SecurityPkg: Add option to reset secure boot keys.
    Cmd Output Finished
    Running Time (mm:ss): 00:00
    Return Code: 0x00000000
    >Test Success: EccCheck Test NO-TARGET
## Table of Contents
+ [Run Host based Unit Tests](#run-host-based-unit-tests)
## Error List
   No errors found