**Vivado**
MUX_DFF_PROJECT contains hdl files for normal APUF.
XOR_APUF contains hdl files for XOR APUF.
The constrain file is used for Arty s7 25 FPGA board. 
If you need to run MUX_DFF_PROJECT in FPGA, please set constrain file 'Arty-S7-25-Rev-E-Master.xdc' as follows:
	set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets Clk_OBUF];
	set_property -dict { PACKAGE_PIN E18   IOSTANDARD LVCMOS33 } [get_ports { Q }]; #IO_L16N_T2_A27_15 Sch=led[2]
	set_property -dict { PACKAGE_PIN F13   IOSTANDARD LVCMOS33 } [get_ports { Clk }]; #IO_L17P_T2_A26_15 Sch=led[3]
	set_property -dict { PACKAGE_PIN E13   IOSTANDARD LVCMOS33 } [get_ports { din }]; #IO_L17N_T2_A25_15 Sch=led[4]
	
If you need to run XOR_APUF in FPGA, please set constrain file 'Arty-S7-25-Rev-E-Master.xdc' as follows:
	set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets Clk_OBUF];
	set_property -dict { PACKAGE_PIN E18   IOSTANDARD LVCMOS33 } [get_ports { Q }]; #IO_L16N_T2_A27_15 Sch=led[2]
	set_property -dict { PACKAGE_PIN F13   IOSTANDARD LVCMOS33 } [get_ports { path1 }]; #IO_L17P_T2_A26_15 Sch=led[3]
	set_property -dict { PACKAGE_PIN E13   IOSTANDARD LVCMOS33 } [get_ports { path2 }]; #IO_L17N_T2_A25_15 Sch=led[4]
Run synthesis, implementation, and generate bitstream for FPGA.

**MATLAB**
MATLAB code is written for process the data generated by two PUFs, three parts of each PUF individually analyzed the performance from reliability, uniquess and randomness.

The result of three measurement are stored at workspace on the right side with their variable names and values, while some of them will directly show at the command window.

To get the result, please add the excel file containing data to the path and run the code.