// Seed: 2091357386
`define pp_5 0
`define pp_6 0
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input logic id_3,
    output logic id_4
);
  logic sample, id_5;
endmodule
