# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_2.srcs/sources_1/bd/MIROIR_5B/ipshared/36fb/sim/ATAD_SPLIT_5.vhd" \
"../../../../project_2.srcs/sources_1/bd/MIROIR_5B/ip/MIROIR_5B_ATAD_SPLIT_5_0_2/sim/MIROIR_5B_ATAD_SPLIT_5_0_2.vhd" \
"../../../../project_2.srcs/sources_1/bd/MIROIR_5B/ip/MIROIR_5B_ATAD_SPLIT_5_1_0/sim/MIROIR_5B_ATAD_SPLIT_5_1_0.vhd" \

# Do not sort compile order
nosort
