
---------- Begin Simulation Statistics ----------
final_tick                               1160269291000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  97505                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739560                       # Number of bytes of host memory used
host_op_rate                                    97790                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14778.23                       # Real time elapsed on the host
host_tick_rate                               78512071                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440952455                       # Number of instructions simulated
sim_ops                                    1445157469                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.160269                       # Number of seconds simulated
sim_ticks                                1160269291000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.590364                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              165130510                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           188525886                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9949243                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        258568023                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21141453                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       21793145                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          651692                       # Number of indirect misses.
system.cpu0.branchPred.lookups              327837635                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2154606                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050469                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6635422                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313654118                       # Number of branches committed
system.cpu0.commit.bw_lim_events             32047744                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160629                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       47422320                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250508518                       # Number of instructions committed
system.cpu0.commit.committedOps            1251562264                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2147666159                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.582755                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.317797                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1528893927     71.19%     71.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    367960204     17.13%     88.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     92323537      4.30%     92.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     90449670      4.21%     96.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     21819853      1.02%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5701468      0.27%     98.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3851020      0.18%     98.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4618736      0.22%     98.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     32047744      1.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2147666159                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112918                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209808519                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697589                       # Number of loads committed
system.cpu0.commit.membars                    2104063                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104069      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699522926     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831886      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389748050     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146255448     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251562264                       # Class of committed instruction
system.cpu0.commit.refs                     536003526                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250508518                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251562264                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.848695                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.848695                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            280623000                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3338893                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           164670635                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1314527668                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               953122648                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                913060665                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6648220                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             10439693                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3948282                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  327837635                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                236476603                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1214159617                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3063082                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          100                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1330535552                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  82                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          418                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               19924212                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.141810                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         933280492                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         186271963                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.575539                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2157402815                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.617219                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.892085                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1215432957     56.34%     56.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               703473120     32.61%     88.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               122033356      5.66%     94.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                97292561      4.51%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12164322      0.56%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2739187      0.13%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   57136      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4205166      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5010      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2157402815                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      154405679                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6699154                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               319254120                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.557456                       # Inst execution rate
system.cpu0.iew.exec_refs                   558247042                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 150559562                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              221078125                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            408235632                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056786                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2656806                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           151008319                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1298952969                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            407687480                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5225652                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1288731916                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1043310                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7241505                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6648220                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              9518427                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       161738                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20741878                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        16860                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        11783                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4876797                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19538043                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3702382                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         11783                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       414652                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6284502                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                541939264                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1279627646                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.894597                       # average fanout of values written-back
system.cpu0.iew.wb_producers                484817375                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.553518                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1279690556                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1580417282                       # number of integer regfile reads
system.cpu0.int_regfile_writes              820021310                       # number of integer regfile writes
system.cpu0.ipc                              0.540922                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.540922                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106175      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            717359663     55.44%     55.60% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11833689      0.91%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100416      0.16%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           410986489     31.76%     88.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          149571085     11.56%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1293957569                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1853181                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001432                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 298628     16.11%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1310784     70.73%     86.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               243767     13.15%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1293704521                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4747290376                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1279627595                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1346355168                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1295791952                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1293957569                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3161017                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       47390701                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           119349                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           388                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     20298392                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2157402815                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.599776                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.807017                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1207575397     55.97%     55.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          678649367     31.46%     87.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          215556493      9.99%     97.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43914480      2.04%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8667991      0.40%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1261574      0.06%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1138418      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             471326      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             167769      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2157402815                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.559717                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14044259                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1625782                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           408235632                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          151008319                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2068                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2311808494                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8732108                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              239484371                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800535779                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7923509                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               961412592                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14987430                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                11903                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1601610564                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1306568822                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          842212127                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                907993820                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              18759568                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6648220                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             41696829                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                41676343                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1601610520                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        166983                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6269                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 17464904                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6222                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3414576687                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2607724785                       # The number of ROB writes
system.cpu0.timesIdled                       30956244                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2035                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.987041                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12359679                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14543016                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1803468                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18195623                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            665719                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         678522                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           12803                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21227389                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41724                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050256                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1333047                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16230109                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2237352                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151465                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       11521305                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67686582                       # Number of instructions committed
system.cpu1.commit.committedOps              68737048                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    306152819                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.224519                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.947328                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    277746173     90.72%     90.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14090543      4.60%     95.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5361214      1.75%     97.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4081429      1.33%     98.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       893987      0.29%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       462293      0.15%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1065235      0.35%     99.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       214593      0.07%     99.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2237352      0.73%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    306152819                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1075063                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65721505                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16753074                       # Number of loads committed
system.cpu1.commit.membars                    2100559                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100559      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43606943     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17803330     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5226072      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68737048                       # Class of committed instruction
system.cpu1.commit.refs                      23029414                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67686582                       # Number of Instructions Simulated
system.cpu1.committedOps                     68737048                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.570802                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.570802                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            247396847                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               502672                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11757416                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84789527                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16983530                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40054614                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1334545                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1223615                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2718524                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21227389                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14314646                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    290919965                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               169003                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      88465015                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3609932                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.068612                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15763087                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13025398                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.285941                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         308488060                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.290178                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.718633                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               251579611     81.55%     81.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36209598     11.74%     93.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11432389      3.71%     97.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7281470      2.36%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1389240      0.45%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  538295      0.17%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   54437      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1430      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1590      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           308488060                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         893875                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1403879                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17901050                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.247699                       # Inst execution rate
system.cpu1.iew.exec_refs                    25912658                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6612701                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              210064588                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19800072                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1051090                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1156514                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6905655                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           80228528                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19299957                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1322327                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             76633659                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                780399                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4925351                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1334545                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              7006819                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        76310                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          684753                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        16517                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2119                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        10019                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3046998                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       629315                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2119                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       407711                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        996168                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 42481136                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75585358                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.839239                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 35651838                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.244311                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      75633527                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                97422764                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50690101                       # number of integer regfile writes
system.cpu1.ipc                              0.218780                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.218780                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100786      2.69%      2.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49528530     63.53%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  53      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.23% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20705105     26.56%     92.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5621412      7.21%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              77955986                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1536750                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.019713                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 344926     22.45%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                951721     61.93%     84.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               240101     15.62%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              77391936                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         466085523                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75585346                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         91721477                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  77076786                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 77955986                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3151742                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       11491479                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           148767                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           277                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      4950769                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    308488060                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.252703                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.730272                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          260934904     84.59%     84.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           29672607      9.62%     94.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11163131      3.62%     97.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3445798      1.12%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2039119      0.66%     99.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             385468      0.12%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             505335      0.16%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             229687      0.07%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             112011      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      308488060                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.251973                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7162931                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          717804                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19800072                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6905655                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    227                       # number of misc regfile reads
system.cpu1.numCycles                       309381935                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2011151601                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              225610719                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45693066                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7393695                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19160512                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3311631                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                26475                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            105590498                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82917847                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55580745                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39827017                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              11646839                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1334545                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             22534257                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9887679                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       105590486                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         21010                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               800                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 15419487                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           795                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   384172819                       # The number of ROB reads
system.cpu1.rob.rob_writes                  162858980                       # The number of ROB writes
system.cpu1.timesIdled                          21110                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            84.061342                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11486367                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13664268                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1655135                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16930476                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            619148                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         631067                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           11919                       # Number of indirect misses.
system.cpu2.branchPred.lookups               19698182                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31052                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050206                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1214254                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15104390                       # Number of branches committed
system.cpu2.commit.bw_lim_events              2132582                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151362                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10818596                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64201718                       # Number of instructions committed
system.cpu2.commit.committedOps              65252134                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    290920538                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.224295                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.950020                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    264196858     90.81%     90.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13097070      4.50%     95.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5099116      1.75%     97.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3853064      1.32%     98.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       842008      0.29%     98.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       435431      0.15%     98.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1059066      0.36%     99.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       205343      0.07%     99.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      2132582      0.73%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    290920538                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1014051                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62352158                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15863412                       # Number of loads committed
system.cpu2.commit.membars                    2100497                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100497      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41205112     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16913618     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5032763      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65252134                       # Class of committed instruction
system.cpu2.commit.refs                      21946393                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64201718                       # Number of Instructions Simulated
system.cpu2.committedOps                     65252134                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.570965                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.570965                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            236453409                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               468828                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10922299                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              80185501                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                15669358                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 37045814                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1215594                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1149047                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2696826                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   19698182                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 13215323                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    276935259                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               145564                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      83564746                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3312950                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.067123                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          14489249                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12105515                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.284753                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         293081001                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.288712                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.718373                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               239448713     81.70%     81.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                34068535     11.62%     93.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                10622643      3.62%     96.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 7057840      2.41%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1339136      0.46%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  493961      0.17%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   49115      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     925      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     133      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           293081001                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         382801                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1280634                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                16682713                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.247745                       # Inst execution rate
system.cpu2.iew.exec_refs                    24656400                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6396820                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              198898031                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             18697353                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1051061                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1054069                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6685303                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           76043946                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18259580                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1221578                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             72704295                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                746486                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              4812431                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1215594                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6820066                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        75238                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          607371                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        16771                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1936                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        11816                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2833941                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       602322                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1936                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       363299                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        917335                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 40474357                       # num instructions consuming a value
system.cpu2.iew.wb_count                     71728740                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.839883                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 33993723                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.244421                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      71774626                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                92559348                       # number of integer regfile reads
system.cpu2.int_regfile_writes               48238882                       # number of integer regfile writes
system.cpu2.ipc                              0.218772                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.218772                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100721      2.84%      2.84% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             46795342     63.30%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  47      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19622173     26.54%     92.69% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5407490      7.31%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              73925873                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1498375                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.020269                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 337628     22.53%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     22.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                928487     61.97%     84.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               232258     15.50%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              73323513                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         442567702                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     71728728                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         86837083                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  72892301                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 73925873                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3151645                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10791811                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           136606                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           283                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      4613041                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    293081001                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.252237                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.731648                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          248126662     84.66%     84.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           28016825      9.56%     94.22% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10502243      3.58%     97.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3260433      1.11%     98.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1996977      0.68%     99.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             359796      0.12%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             492637      0.17%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             222871      0.08%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             102557      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      293081001                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.251908                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          6999681                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          704542                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            18697353                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6685303                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    224                       # number of misc regfile reads
system.cpu2.numCycles                       293463802                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  2027070197                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              214562383                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43501467                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               7412952                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                17715510                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3215707                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                22686                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            100105902                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              78491812                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           52755725                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 36934468                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              11810177                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1215594                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             22622528                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 9254258                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       100105890                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         30518                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               834                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 15235170                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           833                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   364857464                       # The number of ROB reads
system.cpu2.rob.rob_writes                  154307581                       # The number of ROB writes
system.cpu2.timesIdled                          15292                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            78.568680                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10378947                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            13210031                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1554377                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         16206685                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            516685                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         610007                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           93322                       # Number of indirect misses.
system.cpu3.branchPred.lookups               18587370                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        18955                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050169                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1075122                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13571211                       # Number of branches committed
system.cpu3.commit.bw_lim_events              2099922                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151279                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       11523640                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58555637                       # Number of instructions committed
system.cpu3.commit.committedOps              59606023                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    258576985                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.230516                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.976973                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    234678513     90.76%     90.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     11701822      4.53%     95.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4433601      1.71%     97.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3348882      1.30%     98.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       754268      0.29%     98.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       382283      0.15%     98.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       981368      0.38%     99.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       196326      0.08%     99.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      2099922      0.81%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    258576985                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865768                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56854550                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14733678                       # Number of loads committed
system.cpu3.commit.membars                    2100466                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100466      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37256198     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15783847     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4465368      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59606023                       # Class of committed instruction
system.cpu3.commit.refs                      20249227                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58555637                       # Number of Instructions Simulated
system.cpu3.committedOps                     59606023                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.457263                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.457263                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            208703445                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               501204                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9766267                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              75315083                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                13977287                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 34449947                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1076190                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1120044                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2524578                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   18587370                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12081401                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    245983631                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               103601                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      81403288                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.cpu3.fetch.SquashCycles                3110894                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.071217                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          13192313                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10895632                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.311893                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         260731447                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.317952                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.765969                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               209083433     80.19%     80.19% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                32507109     12.47%     92.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                10519059      4.03%     96.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6339884      2.43%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1230190      0.47%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  896937      0.34%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  154349      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     337      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     149      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           260731447                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         266399                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1128461                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                15137699                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.253314                       # Inst execution rate
system.cpu3.iew.exec_refs                    22490102                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5717796                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              173621631                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             17878161                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1232140                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1039965                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6202992                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           71107227                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16772306                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           970264                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             66114408                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                740880                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4760496                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1076190                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6787577                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        71675                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          512394                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        14240                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1334                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        10337                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3144483                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       687443                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1334                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       343942                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        784519                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 37106949                       # num instructions consuming a value
system.cpu3.iew.wb_count                     65300679                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.849677                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31528925                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.250196                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      65338952                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                84065382                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43935928                       # number of integer regfile writes
system.cpu3.ipc                              0.224353                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.224353                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100672      3.13%      3.13% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             42221436     62.94%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.07% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18057482     26.92%     92.99% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4704935      7.01%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              67084672                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1475523                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.021995                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 329959     22.36%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                915949     62.08%     84.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               229613     15.56%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              66459509                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         396501249                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     65300667                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         82609381                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  67419161                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 67084672                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3688066                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       11501203                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           124961                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        536787                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      5876319                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    260731447                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.257294                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.744165                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          220220402     84.46%     84.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           25241190      9.68%     94.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            9372079      3.59%     97.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2819057      1.08%     98.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1933696      0.74%     99.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             361412      0.14%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             475478      0.18%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             217623      0.08%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              90510      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      260731447                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.257032                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          7563462                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          765088                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            17878161                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6202992                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    204                       # number of misc regfile reads
system.cpu3.numCycles                       260997846                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  2059534527                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              187798972                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39887910                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6524937                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                15930715                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               3162265                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                20680                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             93112364                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              73439104                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           49495569                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 34195916                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              11623026                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1076190                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             21694589                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 9607659                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        93112352                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         35065                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               836                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 14492083                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           838                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   327605504                       # The number of ROB reads
system.cpu3.rob.rob_writes                  144417712                       # The number of ROB writes
system.cpu3.timesIdled                           9690                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         10352599                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               235380                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10892440                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                247938                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13926923                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      27757846                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       859518                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       160899                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69083464                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5971650                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    138981487                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6132549                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1160269291000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10910434                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3797779                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10033045                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1075                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            594                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3014369                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3014344                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10910434                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           515                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     41682591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               41682591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1134243776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1134243776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1392                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13926987                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13926987    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13926987                       # Request fanout histogram
system.membus.respLayer1.occupancy        71873717379                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         46088293463                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                259                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          130                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7793902423.076923                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   49580217931.086975                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          126     96.92%     96.92% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.77%     97.69% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.77%     98.46% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.77%     99.23% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4.5e+11-5e+11            1      0.77%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        51000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 497259111500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            130                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   147061976000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1013207315000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1160269291000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     13184537                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13184537                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     13184537                       # number of overall hits
system.cpu2.icache.overall_hits::total       13184537                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        30786                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         30786                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        30786                       # number of overall misses
system.cpu2.icache.overall_misses::total        30786                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    661442000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    661442000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    661442000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    661442000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     13215323                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13215323                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     13215323                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13215323                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002330                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002330                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002330                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002330                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 21485.155590                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 21485.155590                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 21485.155590                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 21485.155590                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          449                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    44.900000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        26788                       # number of writebacks
system.cpu2.icache.writebacks::total            26788                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         3966                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3966                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         3966                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3966                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        26820                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        26820                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        26820                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        26820                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    585505500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    585505500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    585505500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    585505500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002029                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002029                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002029                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002029                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 21830.928412                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 21830.928412                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 21830.928412                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 21830.928412                       # average overall mshr miss latency
system.cpu2.icache.replacements                 26788                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     13184537                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13184537                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        30786                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        30786                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    661442000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    661442000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     13215323                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13215323                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002330                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002330                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 21485.155590                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 21485.155590                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         3966                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3966                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        26820                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        26820                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    585505500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    585505500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 21830.928412                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 21830.928412                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1160269291000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.990623                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           12861097                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            26788                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           480.106652                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        330213500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.990623                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999707                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999707                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         26457466                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        26457466                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1160269291000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17700142                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17700142                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17700142                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17700142                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4661805                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4661805                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4661805                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4661805                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 506981946461                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 506981946461                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 506981946461                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 506981946461                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22361947                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22361947                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22361947                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22361947                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.208470                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.208470                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.208470                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.208470                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 108752.285104                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 108752.285104                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 108752.285104                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 108752.285104                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      6476631                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       262292                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            81659                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2900                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    79.313131                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    90.445517                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1464743                       # number of writebacks
system.cpu2.dcache.writebacks::total          1464743                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3610582                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3610582                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3610582                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3610582                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1051223                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1051223                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1051223                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1051223                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 104182151962                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 104182151962                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 104182151962                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 104182151962                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.047009                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.047009                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.047009                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.047009                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 99105.662606                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 99105.662606                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 99105.662606                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 99105.662606                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1464743                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14587569                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14587569                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2742038                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2742038                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 262183946500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 262183946500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17329607                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17329607                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.158229                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.158229                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 95616.452617                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 95616.452617                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2151888                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2151888                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       590150                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       590150                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  49997845000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  49997845000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.034054                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.034054                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 84720.571041                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84720.571041                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      3112573                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3112573                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1919767                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1919767                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 244797999961                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 244797999961                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5032340                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5032340                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.381486                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.381486                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 127514.432721                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 127514.432721                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1458694                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1458694                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       461073                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       461073                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  54184306962                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  54184306962                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.091622                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.091622                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 117517.848501                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 117517.848501                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          358                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          358                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          215                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          215                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5702000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5702000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          573                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          573                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.375218                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.375218                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 26520.930233                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 26520.930233                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          107                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          107                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          108                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          108                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3401500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3401500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.188482                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.188482                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 31495.370370                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31495.370370                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          221                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          221                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          169                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1334500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1334500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          390                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          390                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.433333                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.433333                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7896.449704                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7896.449704                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1198500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1198500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.423077                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.423077                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7263.636364                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7263.636364                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       569000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       569000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       540000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       540000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634823                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634823                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415383                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415383                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  49359933000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  49359933000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050206                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050206                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395525                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395525                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 118829.930450                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 118829.930450                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415383                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415383                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  48944550000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  48944550000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395525                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395525                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 117829.930450                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 117829.930450                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1160269291000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.003613                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19801311                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1466475                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.502658                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        330225000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.003613                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.906363                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.906363                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48292739                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48292739                       # Number of data accesses
system.cpu3.numPwrStateTransitions                219                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          110                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    9358497445.454546                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   53811066970.159981                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          106     96.36%     96.36% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.91%     97.27% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.91%     98.18% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.91%     99.09% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4.5e+11-5e+11            1      0.91%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 497259767000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            110                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   130834572000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1029434719000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1160269291000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12062366                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12062366                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12062366                       # number of overall hits
system.cpu3.icache.overall_hits::total       12062366                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        19035                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         19035                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        19035                       # number of overall misses
system.cpu3.icache.overall_misses::total        19035                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    421016500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    421016500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    421016500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    421016500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12081401                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12081401                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12081401                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12081401                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001576                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001576                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001576                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001576                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 22118.019438                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 22118.019438                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 22118.019438                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 22118.019438                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2190                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   136.875000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16445                       # number of writebacks
system.cpu3.icache.writebacks::total            16445                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2558                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2558                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2558                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2558                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16477                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16477                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16477                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16477                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    370401500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    370401500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    370401500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    370401500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001364                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001364                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001364                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001364                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 22479.911392                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 22479.911392                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 22479.911392                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 22479.911392                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16445                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12062366                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12062366                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        19035                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        19035                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    421016500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    421016500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12081401                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12081401                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001576                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001576                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 22118.019438                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 22118.019438                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2558                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2558                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16477                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16477                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    370401500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    370401500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001364                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001364                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 22479.911392                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 22479.911392                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1160269291000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.990681                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11031132                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16445                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           670.789419                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        335718000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.990681                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999709                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999709                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         24179279                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        24179279                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1160269291000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15936050                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15936050                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15936050                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15936050                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4484301                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4484301                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4484301                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4484301                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 482026325008                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 482026325008                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 482026325008                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 482026325008                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20420351                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20420351                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20420351                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20420351                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.219600                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.219600                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.219600                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.219600                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 107491.964747                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 107491.964747                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 107491.964747                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 107491.964747                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      6265013                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       261910                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            78103                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2785                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    80.214755                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    94.043088                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1333468                       # number of writebacks
system.cpu3.dcache.writebacks::total          1333468                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3507977                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3507977                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3507977                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3507977                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       976324                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       976324                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       976324                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       976324                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  96586485144                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  96586485144                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  96586485144                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  96586485144                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.047811                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.047811                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.047811                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.047811                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 98928.721556                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 98928.721556                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 98928.721556                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 98928.721556                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1333468                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13302503                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13302503                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2652908                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2652908                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 248091116500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 248091116500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15955411                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15955411                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.166270                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.166270                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 93516.667936                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 93516.667936                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2095004                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2095004                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       557904                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       557904                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  47585666500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  47585666500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.034966                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.034966                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 85293.646398                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 85293.646398                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2633547                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2633547                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1831393                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1831393                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 233935208508                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 233935208508                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4464940                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4464940                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.410172                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.410172                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 127736.214187                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 127736.214187                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1412973                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1412973                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       418420                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       418420                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  49000818644                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  49000818644                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.093712                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.093712                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 117109.169361                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 117109.169361                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          339                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          339                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          225                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          225                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      7290000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      7290000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          564                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          564                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.398936                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.398936                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data        32400                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        32400                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          124                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          124                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          101                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          101                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3878000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3878000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.179078                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.179078                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 38396.039604                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38396.039604                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          220                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          220                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          182                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          182                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      2072500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2072500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          402                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          402                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.452736                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.452736                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 11387.362637                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 11387.362637                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          174                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          174                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1917500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1917500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.432836                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.432836                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 11020.114943                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 11020.114943                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       330500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       330500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       311500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       311500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691375                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691375                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       358794                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       358794                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  41142065000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  41142065000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050169                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050169                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341654                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341654                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 114667.650518                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 114667.650518                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       358794                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       358794                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  40783271000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  40783271000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341654                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341654                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 113667.650518                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 113667.650518                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1160269291000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.754248                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17960919                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1334941                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.454467                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        335729500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.754248                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.867320                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.867320                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44277938                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44277938                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    363838333.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   558205469.135137                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       117500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1600524000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1155903231000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4366060000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1160269291000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    199914774                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       199914774                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    199914774                       # number of overall hits
system.cpu0.icache.overall_hits::total      199914774                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36561829                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36561829                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36561829                       # number of overall misses
system.cpu0.icache.overall_misses::total     36561829                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 482172223498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 482172223498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 482172223498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 482172223498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    236476603                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    236476603                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    236476603                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    236476603                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.154611                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.154611                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.154611                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.154611                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13187.858395                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13187.858395                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13187.858395                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13187.858395                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1746                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          293                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               50                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    34.920000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   146.500000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34465789                       # number of writebacks
system.cpu0.icache.writebacks::total         34465789                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2096006                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2096006                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2096006                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2096006                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34465823                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34465823                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34465823                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34465823                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 428028018499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 428028018499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 428028018499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 428028018499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.145747                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.145747                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.145747                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.145747                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12418.911874                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12418.911874                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12418.911874                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12418.911874                       # average overall mshr miss latency
system.cpu0.icache.replacements              34465789                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    199914774                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      199914774                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36561829                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36561829                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 482172223498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 482172223498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    236476603                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    236476603                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.154611                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.154611                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13187.858395                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13187.858395                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2096006                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2096006                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34465823                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34465823                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 428028018499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 428028018499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.145747                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.145747                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12418.911874                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12418.911874                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1160269291000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999963                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          234380342                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34465789                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.800377                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999963                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        507419027                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       507419027                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1160269291000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    481157727                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       481157727                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    481157727                       # number of overall hits
system.cpu0.dcache.overall_hits::total      481157727                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     46571466                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      46571466                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     46571466                       # number of overall misses
system.cpu0.dcache.overall_misses::total     46571466                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1259898033782                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1259898033782                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1259898033782                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1259898033782                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    527729193                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    527729193                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    527729193                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    527729193                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.088249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.088249                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.088249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.088249                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27053.003523                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27053.003523                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27053.003523                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27053.003523                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12044035                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       247668                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           186696                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2607                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    64.511479                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    95.001151                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     30594893                       # number of writebacks
system.cpu0.dcache.writebacks::total         30594893                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     16441491                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16441491                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     16441491                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16441491                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30129975                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30129975                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30129975                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30129975                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 527643542788                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 527643542788                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 527643542788                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 527643542788                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057094                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057094                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057094                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057094                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17512.246286                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17512.246286                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17512.246286                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17512.246286                       # average overall mshr miss latency
system.cpu0.dcache.replacements              30594893                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    343700389                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      343700389                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     37777392                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     37777392                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 837384938500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 837384938500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    381477781                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    381477781                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.099029                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.099029                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22166.298258                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22166.298258                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10891030                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10891030                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26886362                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26886362                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 417200913500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 417200913500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.070479                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.070479                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15517.194684                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15517.194684                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    137457338                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     137457338                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8794074                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8794074                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 422513095282                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 422513095282                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146251412                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146251412                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.060130                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.060130                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 48045.205815                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48045.205815                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5550461                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5550461                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3243613                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3243613                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 110442629288                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 110442629288                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.022178                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.022178                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 34049.262131                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34049.262131                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2358                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2358                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1817                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1817                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12211000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12211000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.435210                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.435210                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6720.418272                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6720.418272                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1779                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1779                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           38                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           38                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1738500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1738500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009102                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009102                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        45750                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        45750                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3840                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3840                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          211                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          211                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1862500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1862500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4051                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4051                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.052086                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.052086                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8827.014218                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8827.014218                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          207                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          207                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1655500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1655500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.051098                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.051098                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7997.584541                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7997.584541                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584129                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584129                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       466340                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       466340                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  55406228000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  55406228000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050469                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050469                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443935                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443935                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 118810.798988                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 118810.798988                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       466340                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       466340                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  54939888000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  54939888000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443935                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443935                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 117810.798988                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 117810.798988                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1160269291000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996275                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          512343732                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         30596031                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.745431                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996275                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999884                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999884                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1088171839                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1088171839                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1160269291000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34337570                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28573908                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               25367                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              320391                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               24215                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              310258                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               14699                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              300664                       # number of demand (read+write) hits
system.l2.demand_hits::total                 63907072                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34337570                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28573908                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              25367                       # number of overall hits
system.l2.overall_hits::.cpu1.data             320391                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              24215                       # number of overall hits
system.l2.overall_hits::.cpu2.data             310258                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              14699                       # number of overall hits
system.l2.overall_hits::.cpu3.data             300664                       # number of overall hits
system.l2.overall_hits::total                63907072                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            128252                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2020092                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5718                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1224727                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2605                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1154353                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1778                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1032662                       # number of demand (read+write) misses
system.l2.demand_misses::total                5570187                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           128252                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2020092                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5718                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1224727                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2605                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1154353                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1778                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1032662                       # number of overall misses
system.l2.overall_misses::total               5570187                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11913959990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 217931825855                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    628955491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 153618179018                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    270872494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 146441545330                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    178090497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 131048321904                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     662031750579                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11913959990                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 217931825855                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    628955491                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 153618179018                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    270872494                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 146441545330                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    178090497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 131048321904                       # number of overall miss cycles
system.l2.overall_miss_latency::total    662031750579                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34465822                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        30594000                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           31085                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1545118                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           26820                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1464611                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16477                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1333326                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69477259                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34465822                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       30594000                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          31085                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1545118                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          26820                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1464611                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16477                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1333326                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69477259                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003721                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.066029                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.183947                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.792643                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.097129                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.788164                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.107908                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.774501                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.080173                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003721                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.066029                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.183947                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.792643                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.097129                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.788164                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.107908                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.774501                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.080173                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92894.925537                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 107882.129059                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 109995.713711                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 125430.548210                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 103981.763532                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 126860.280460                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 100163.384139                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 126903.402957                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118852.697509                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92894.925537                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 107882.129059                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 109995.713711                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 125430.548210                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 103981.763532                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 126860.280460                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 100163.384139                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 126903.402957                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118852.697509                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1292276                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     32665                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      39.561488                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8298962                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3797779                       # number of writebacks
system.l2.writebacks::total                   3797779                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            131                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         330890                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            383                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         148452                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            301                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         147169                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            244                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         144533                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              772103                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           131                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        330890                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           383                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        148452                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           301                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        147169                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           244                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        144533                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             772103                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       128121                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1689202                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1076275                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2304                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1007184                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1534                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       888129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4798084                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       128121                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1689202                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1076275                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2304                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1007184                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1534                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       888129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9302828                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         14100912                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  10624549492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 172023065741                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    545017491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 125445134857                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    224998494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 118789687286                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    144000998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 105207426801                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 533003881160                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  10624549492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 172023065741                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    545017491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 125445134857                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    224998494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 118789687286                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    144000998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 105207426801                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 922341696033                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1455345577193                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.055214                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.171626                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.696565                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.085906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.687680                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.093099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.666100                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.069060                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.055214                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.171626                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.696565                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.085906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.687680                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.093099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.666100                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.202957                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82925.902015                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101836.882588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 102158.854920                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 116554.909161                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 97655.596354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 117942.389162                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 93872.880052                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 118459.623322                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 111086.817396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82925.902015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101836.882588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 102158.854920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 116554.909161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 97655.596354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 117942.389162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 93872.880052                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 118459.623322                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 99146.377428                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103209.322716                       # average overall mshr miss latency
system.l2.replacements                       19747618                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8165135                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8165135                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8165135                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8165135                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     60870297                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         60870297                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     60870299                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     60870299                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9302828                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9302828                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 922341696033                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 922341696033                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 99146.377428                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 99146.377428                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   43                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            61                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            53                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                183                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        91000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       129000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        30000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       250000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           68                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           71                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              226                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.897059                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.743590                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.746479                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.809735                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1491.803279                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data         3225                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data   566.037736                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1366.120219                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu2.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           61                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           53                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           181                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1237000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       587000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       871000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      1061499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3756499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.897059                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.743590                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.791667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.746479                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.800885                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20278.688525                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20241.379310                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 22921.052632                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20028.283019                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20754.138122                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 28                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           34                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              115                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        97500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       472500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       570000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           47                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            143                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.918919                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.892857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.806452                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.659574                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.804196                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         3900                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 15241.935484                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4956.521739                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           34                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           29                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          112                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       698000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       569500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       504500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      1020500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2792500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.918919                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.806452                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.617021                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.783217                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20529.411765                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 23729.166667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20180                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 35189.655172                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 24933.035714                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2577558                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            97982                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            99807                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           106053                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2881400                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1134984                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         831689                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         775283                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         670098                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3412054                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 131311271135                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 106135350709                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 100117776672                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  86884475704                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  424448874220                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3712542                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       929671                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       875090                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       776151                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6293454                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.305716                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.894606                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.885947                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.863360                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.542159                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 115694.380833                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 127614.229248                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 129137.072104                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 129659.356846                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124396.880653                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       193221                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        77485                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        77093                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        75882                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           423681                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       941763                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       754204                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       698190                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       594216                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2988373                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 103764645469                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  89039055537                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  83447602036                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  71482972534                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 347734275576                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.253671                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.811259                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.797849                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.765593                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.474838                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 110181.272219                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 118056.991924                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 119519.904376                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 120297.959890                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116362.407094                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34337570                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         25367                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         24215                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         14699                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34401851                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       128252                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5718                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2605                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1778                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           138353                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11913959990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    628955491                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    270872494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    178090497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12991878472                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34465822                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        31085                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        26820                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16477                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34540204                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003721                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.183947                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.097129                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.107908                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004006                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92894.925537                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 109995.713711                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 103981.763532                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 100163.384139                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93903.843589                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          131                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          383                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          301                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          244                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1059                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       128121                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2304                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1534                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       137294                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  10624549492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    545017491                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    224998494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    144000998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11538566475                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003717                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.171626                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.085906                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.093099                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003975                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82925.902015                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 102158.854920                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 97655.596354                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 93872.880052                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84042.758424                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25996350                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       222409                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       210451                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       194611                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26623821                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       885108                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       393038                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       379070                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       362564                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2019780                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  86620554720                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  47482828309                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  46323768658                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  44163846200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 224590997887                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26881458                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       615447                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       589521                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       557175                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28643601                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.032926                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.638622                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.643014                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.650718                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.070514                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97864.390244                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 120809.764728                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 122203.731918                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 121809.794133                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111195.772751                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       137669                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        70967                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        70076                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        68651                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       347363                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       747439                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       322071                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       308994                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       293913                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1672417                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  68258420272                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  36406079320                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  35342085250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  33724454267                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 173731039109                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.027805                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.523312                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.524144                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.527506                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.058387                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91323.064855                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 113037.433734                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 114377.901351                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 114742.982675                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103880.215944                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          119                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           22                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           23                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               176                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          400                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          195                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          167                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          168                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             930                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      8232956                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      8007452                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     10237953                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      9098441                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     35576802                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          519                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          217                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          179                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          191                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1106                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.770713                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.898618                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.932961                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.879581                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.840868                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20582.390000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 41063.856410                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 61305.107784                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 54157.386905                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 38254.625806                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          109                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           96                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          104                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          107                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          416                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          291                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           99                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           63                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           61                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          514                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5805982                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1988492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      1286987                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1292482                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10373943                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.560694                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.456221                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.351955                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.319372                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.464738                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19951.828179                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20085.777778                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20428.365079                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21188.229508                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20182.768482                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1160269291000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1160269291000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999951                       # Cycle average of tags in use
system.l2.tags.total_refs                   146867091                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19748209                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.436983                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.552829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.974037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.103734                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.021026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.445767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.012472                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.409921                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.011111                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.343568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.125487                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.430513                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.077719                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.142246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.006965                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.006405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.005368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.330086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1127861617                       # Number of tag accesses
system.l2.tags.data_accesses               1127861617                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1160269291000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8199872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     108601536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        341440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      69337088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        147456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      64923712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         98240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      57261696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    582274752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          891185792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8199872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       341440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       147456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        98240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8787008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    243057856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       243057856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         128123                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1696899                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1083392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1014433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         894714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      9098043                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13924778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3797779                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3797779                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7067215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         93600285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           294277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         59759479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           127088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         55955727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            84670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         49352074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    501844491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             768085305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7067215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       294277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       127088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        84670                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7573249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      209484003                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            209484003                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      209484003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7067215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        93600285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          294277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        59759479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          127088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        55955727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           84670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        49352074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    501844491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            977569308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3746379.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    128123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1642617.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1075073.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1004582.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1535.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    883139.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   9093606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002349401250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       231866                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       231866                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            21992130                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3537904                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13924778                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3797781                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13924778                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3797781                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  88464                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 51402                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            798726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            801119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            809269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            854982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1106301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1229016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            875869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            818266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            798031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            991393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           805007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           819300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           782553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           784877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           773001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           788604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            234443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            235136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            234328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            238640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            234945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            236009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            247415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           236587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           230165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           228097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           227279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232050                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 706742157985                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                69181570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            966173045485                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51078.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                69828.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        33                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10015945                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1641284                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13924778                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3797781                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1354486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1340900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1540288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1407177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1443143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1420526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1184640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1008968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  794168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  544649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 478861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 492025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 334516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 203287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 122417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  69396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  46357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  33294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  11920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  73297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 124379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 173924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 208501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 230037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 239366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 243243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 244079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 248462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 241895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 240156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 235202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 228426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 223389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 225255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  34217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  11121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  14285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  17793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  21516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  25482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  28674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  31021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  32745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  33597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  33928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  34441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  36472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  41619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  27559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     55                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5925439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    189.908311                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.855130                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   180.166346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2025984     34.19%     34.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2997463     50.59%     84.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       411638      6.95%     91.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       197992      3.34%     95.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        55086      0.93%     96.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        30766      0.52%     96.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25128      0.42%     96.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19019      0.32%     97.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       162363      2.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5925439                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       231866                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      59.673570                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.530397                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    312.251351                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       231861    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::139264-147455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        231866                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       231866                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.157436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.146509                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.626216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           216210     93.25%     93.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1109      0.48%     93.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10289      4.44%     98.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2802      1.21%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1078      0.46%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              238      0.10%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               90      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               37      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        231866                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              885524096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5661696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239767040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               891185792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            243057984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       763.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       206.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    768.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    209.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1160269196500                       # Total gap between requests
system.mem_ctrls.avgGap                      65468.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8199872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    105127488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       341440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     68804672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       147456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     64293248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        98240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     56520896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    581990784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239767040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7067214.536836344749                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 90606110.853277757764                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 294276.512054993247                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 59300605.931489735842                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 127087.738289541609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 55412349.959368176758                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 84669.999251061789                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 48713601.608197689056                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 501599748.019186317921                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 206647751.396878063679                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       128123                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1696899                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5335                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1083392                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2304                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1014433                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1535                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       894714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      9098043                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3797781                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5306031094                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 101834853233                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    318942761                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  80220559311                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    127332008                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  76468108858                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     79011129                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  67918925296                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 633899281795                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 28008426203219                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     41413.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60012.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     59783.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     74045.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     55265.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     75380.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     51473.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     75911.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     69674.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7374945.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20233546200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10754373465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         46715349240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9743824260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     91590579600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     178697980530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     295060897920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       652796551215                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        562.625036                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 764935072305                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  38743900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 356590318695                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          22074131100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11732667540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         52075932720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9812174940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     91590579600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     328924576200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     168554291040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       684764353140                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        590.177089                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 433810394371                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  38743900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 687714996629                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                299                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          150                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      6701698130                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   46211282419.582260                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          146     97.33%     97.33% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.67%     98.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.67%     98.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.67%     99.33% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      0.67%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        38000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 497259451000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            150                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   155014571500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1005254719500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1160269291000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14279181                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14279181                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14279181                       # number of overall hits
system.cpu1.icache.overall_hits::total       14279181                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        35465                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         35465                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        35465                       # number of overall misses
system.cpu1.icache.overall_misses::total        35465                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1074579500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1074579500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1074579500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1074579500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14314646                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14314646                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14314646                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14314646                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002478                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002478                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002478                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002478                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 30299.718032                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 30299.718032                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 30299.718032                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 30299.718032                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          989                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   123.625000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        31053                       # number of writebacks
system.cpu1.icache.writebacks::total            31053                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4380                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4380                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4380                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4380                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        31085                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        31085                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        31085                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        31085                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    963576000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    963576000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    963576000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    963576000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002172                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002172                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002172                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002172                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 30998.101978                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 30998.101978                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 30998.101978                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 30998.101978                       # average overall mshr miss latency
system.cpu1.icache.replacements                 31053                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14279181                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14279181                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        35465                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        35465                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1074579500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1074579500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14314646                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14314646                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002478                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002478                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 30299.718032                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 30299.718032                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4380                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4380                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        31085                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        31085                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    963576000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    963576000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002172                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002172                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 30998.101978                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 30998.101978                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1160269291000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.984516                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13414838                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            31053                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           431.998132                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        323780500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.984516                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999516                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999516                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28660377                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28660377                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1160269291000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18684831                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18684831                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18684831                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18684831                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4821353                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4821353                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4821353                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4821353                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 509931185227                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 509931185227                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 509931185227                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 509931185227                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23506184                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23506184                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23506184                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23506184                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.205110                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.205110                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.205110                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.205110                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 105765.162855                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 105765.162855                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 105765.162855                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 105765.162855                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6558154                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       231285                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            83830                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2662                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    78.231588                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    86.883922                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1545280                       # number of writebacks
system.cpu1.dcache.writebacks::total          1545280                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3720704                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3720704                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3720704                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3720704                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1100649                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1100649                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1100649                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1100649                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 107729733213                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 107729733213                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 107729733213                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 107729733213                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046824                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046824                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046824                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046824                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97878.372863                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97878.372863                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97878.372863                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97878.372863                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1545280                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15455331                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15455331                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2825192                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2825192                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 263121304500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 263121304500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18280523                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18280523                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.154547                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.154547                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 93133.954967                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93133.954967                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2209242                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2209242                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       615950                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       615950                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  51340678500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  51340678500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033694                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033694                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 83352.022891                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83352.022891                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3229500                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3229500                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1996161                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1996161                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 246809880727                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 246809880727                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5225661                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5225661                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.381992                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.381992                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 123642.271704                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 123642.271704                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1511462                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1511462                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       484699                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       484699                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  56389054713                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  56389054713                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.092754                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.092754                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 116338.293896                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 116338.293896                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          343                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          343                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          224                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          224                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6946000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6946000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.395062                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.395062                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 31008.928571                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31008.928571                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          107                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          107                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          117                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          117                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      4035000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4035000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.206349                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.206349                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 34487.179487                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34487.179487                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          211                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          211                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          154                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          154                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1317500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1317500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          365                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          365                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.421918                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.421918                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8555.194805                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8555.194805                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          151                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          151                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1193500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1193500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.413699                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.413699                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7903.973510                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7903.973510                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       222500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       222500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       195500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       195500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603645                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603645                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446611                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446611                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  53256990000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  53256990000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050256                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050256                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425240                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425240                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 119246.928535                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 119246.928535                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446611                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446611                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  52810379000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  52810379000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425240                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425240                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 118246.928535                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 118246.928535                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1160269291000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.105182                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20835622                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1547111                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.467438                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        323792000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.105182                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.878287                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.878287                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50661882                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50661882                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1160269291000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63186655                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11962914                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     61313324                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15949839                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         14760278                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1114                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           622                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1736                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           75                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           75                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6297041                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6297041                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34540204                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28646452                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1106                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1106                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103397432                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     91786077                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        93223                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4638228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        80428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4396510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        49399                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      4002515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             208443812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4411623040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3916089152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3976832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    197785664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3430912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    187478720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2107008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    170674944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8893166272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        34515782                       # Total snoops (count)
system.tol2bus.snoopTraffic                 243475072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        104001281                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.074767                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.326230                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               97413999     93.67%     93.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6015104      5.78%     99.45% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  87794      0.08%     99.53% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 352537      0.34%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 131719      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    128      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          104001281                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       138977138082                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2202422134                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40414073                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2004955475                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          24852175                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       45901247086                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51709340235                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2323441914                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          46850995                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             9002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1847949079500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 119083                       # Simulator instruction rate (inst/s)
host_mem_usage                                 783592                       # Number of bytes of host memory used
host_op_rate                                   119778                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20684.01                       # Real time elapsed on the host
host_tick_rate                               33246923                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2463119464                       # Number of instructions simulated
sim_ops                                    2477490602                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.687680                       # Number of seconds simulated
sim_ticks                                687679788500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            89.942557                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               91541237                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           101777446                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10692648                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        126282631                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           9166727                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        9375242                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          208515                       # Number of indirect misses.
system.cpu0.branchPred.lookups              171291274                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       139755                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         24252                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10219118                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  67466163                       # Number of branches committed
system.cpu0.commit.bw_lim_events              9537218                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5846826                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      277048466                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           275339263                       # Number of instructions committed
system.cpu0.commit.committedOps             278238337                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1319205649                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.210914                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.905946                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1198533163     90.85%     90.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     63104959      4.78%     95.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     23591271      1.79%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14491087      1.10%     98.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4722551      0.36%     98.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3137342      0.24%     99.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1013489      0.08%     99.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1074569      0.08%     99.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      9537218      0.72%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1319205649                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7542055                       # Number of function calls committed.
system.cpu0.commit.int_insts                264150410                       # Number of committed integer instructions.
system.cpu0.commit.loads                     63906983                       # Number of loads committed
system.cpu0.commit.membars                    4354562                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4355397      1.57%      1.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       203959582     73.30%     74.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          29171      0.01%     74.88% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.03%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       63930763     22.98%     97.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5886347      2.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        278238337                       # Class of committed instruction
system.cpu0.commit.refs                      69817648                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  275339263                       # Number of Instructions Simulated
system.cpu0.committedOps                    278238337                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.978479                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.978479                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            943177854                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               483242                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            76475660                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             599498966                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                99251714                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                301411067                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10220831                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               409421                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9315946                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  171291274                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                103343528                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1235232426                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1634561                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          217                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     700124633                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                5652                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        34880                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               21399950                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.124960                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         117404262                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         100707964                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.510753                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1363377412                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.521411                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.933372                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               916037355     67.19%     67.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               265220066     19.45%     86.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               144418296     10.59%     97.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                17393936      1.28%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5228895      0.38%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                10067522      0.74%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1712725      0.13%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3276401      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22216      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1363377412                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2198                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1423                       # number of floating regfile writes
system.cpu0.idleCycles                        7393207                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10837723                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               108674472                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.341901                       # Inst execution rate
system.cpu0.iew.exec_refs                   117784866                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   7053100                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              171185692                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            126584257                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3023159                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6414146                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9508750                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          554378031                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            110731766                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9601861                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            468668107                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1141948                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             54862645                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10220831                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             56587065                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1030204                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          196698                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          704                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1463                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11372                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     62677274                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3598085                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1463                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4906076                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5931647                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                342832130                       # num instructions consuming a value
system.cpu0.iew.wb_count                    454363342                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.754620                       # average fanout of values written-back
system.cpu0.iew.wb_producers                258708147                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.331466                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     455642933                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               608734508                       # number of integer regfile reads
system.cpu0.int_regfile_writes              344377541                       # number of integer regfile writes
system.cpu0.ipc                              0.200865                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.200865                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4361881      0.91%      0.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            352616864     73.73%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32726      0.01%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                83309      0.02%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 85      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                876      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                49      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              2      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           114103704     23.86%     98.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            7069059      1.48%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            656      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            78      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             478269967                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2554                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4978                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2319                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2797                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1502286                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003141                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 666744     44.38%     44.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     44.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    135      0.01%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                808979     53.85%     98.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                26234      1.75%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead              114      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             475407818                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2322259748                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    454361023                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        830516160                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 544011191                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                478269967                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10366840                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      276139697                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           845093                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       4520014                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    130391072                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1363377412                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.350798                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.847139                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1087349004     79.75%     79.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          149229916     10.95%     90.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           85291256      6.26%     96.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           22542184      1.65%     98.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9395435      0.69%     99.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5724968      0.42%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2702421      0.20%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             727943      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             414285      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1363377412                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.348906                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6233166                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          988507                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           126584257                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9508750                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3412                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      1370770619                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4589041                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              306802575                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            205780524                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5942033                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               107528821                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              59570804                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1308536                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            766050382                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             577581611                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          434545944                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                299429377                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4854231                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10220831                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             73712799                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               228765425                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2422                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       766047960                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     565683009                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           3212128                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30776741                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       3212300                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1864947096                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1155048824                       # The number of ROB writes
system.cpu0.timesIdled                         337860                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  705                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.374065                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               91700413                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           102602934                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         11254264                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        115178992                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits          10156476                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups       10718901                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          562425                       # Number of indirect misses.
system.cpu1.branchPred.lookups              160702356                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       133274                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1660                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         10031548                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  64141905                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9105088                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5803089                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      236689388                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           259184074                       # Number of instructions committed
system.cpu1.commit.committedOps             262084390                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1187789106                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.220649                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.918423                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1071126285     90.18%     90.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     62907644      5.30%     95.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     22707385      1.91%     97.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     13475931      1.13%     98.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4318411      0.36%     98.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2630604      0.22%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       557491      0.05%     99.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       960267      0.08%     99.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9105088      0.77%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1187789106                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             7100421                       # Number of function calls committed.
system.cpu1.commit.int_insts                248091369                       # Number of committed integer instructions.
system.cpu1.commit.loads                     60485439                       # Number of loads committed
system.cpu1.commit.membars                    4350792                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4350792      1.66%      1.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       192785894     73.56%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             52      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60487099     23.08%     98.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4460457      1.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        262084390                       # Class of committed instruction
system.cpu1.commit.refs                      64947556                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  259184074                       # Number of Instructions Simulated
system.cpu1.committedOps                    262084390                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.733413                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.733413                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            826636417                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1227058                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            75740148                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             552180978                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                90602180                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                291805729                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              10032087                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               406409                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              7138029                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  160702356                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                100488024                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1107527636                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1471038                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     651296706                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               22509606                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.130990                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         107432003                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         101856889                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.530880                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1226214442                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.539700                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.924509                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               801871958     65.39%     65.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               254032711     20.72%     86.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               139455090     11.37%     97.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                14810153      1.21%     98.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3371950      0.27%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 8163949      0.67%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1461155      0.12%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 3040178      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    7298      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1226214442                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         610805                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            10549413                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               101411919                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.352319                       # Inst execution rate
system.cpu1.iew.exec_refs                   107304151                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5256347                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              114700679                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            114397172                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2622176                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         13060300                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7210925                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          497857493                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            102047804                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          8970959                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            432233627                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                793657                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             57477450                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              10032087                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             58555899                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       980612                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           11928                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          130                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     53911733                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2748808                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           130                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4277389                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       6272024                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                309565005                       # num instructions consuming a value
system.cpu1.iew.wb_count                    418449445                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.766802                       # average fanout of values written-back
system.cpu1.iew.wb_producers                237375051                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.341083                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     419480250                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               560804308                       # number of integer regfile reads
system.cpu1.int_regfile_writes              316506356                       # number of integer regfile writes
system.cpu1.ipc                              0.211264                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.211264                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4351278      0.99%      0.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            326594752     74.02%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 105      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           104990615     23.80%     98.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5267740      1.19%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             441204586                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1496343                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003391                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 721668     48.23%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     48.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                774651     51.77%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   24      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             438349651                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        2111026530                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    418449445                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        733630657                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 488289259                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                441204586                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            9568234                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      235773103                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           906573                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3765145                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    100481213                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1226214442                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.359810                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.843557                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          967738008     78.92%     78.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          140320226     11.44%     90.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           82267045      6.71%     97.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           19866441      1.62%     98.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            7879694      0.64%     99.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            5115137      0.42%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1942007      0.16%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             682628      0.06%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             403256      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1226214442                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.359631                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5819921                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          842588                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           114397172                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7210925                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    486                       # number of misc regfile reads
system.cpu1.numCycles                      1226825247                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   148320700                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              251200799                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            194132066                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3859821                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                99411423                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              55830985                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1043392                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            692989835                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             525727850                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          393482187                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                287791912                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4549113                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              10032087                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             67388980                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               199350121                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       692989835                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     510389241                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           2801969                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 26118594                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       2803603                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1677455014                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1036111222                       # The number of ROB writes
system.cpu1.timesIdled                           5396                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            90.309800                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               85942783                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            95164404                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect         10113793                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted        106926624                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           8738666                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        9046537                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          307871                       # Number of indirect misses.
system.cpu2.branchPred.lookups              149219626                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted       129704                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1710                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          9091733                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  61354647                       # Number of branches committed
system.cpu2.commit.bw_lim_events              9609263                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        4956195                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      222166053                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           248928175                       # Number of instructions committed
system.cpu2.commit.committedOps             251405061                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   1029436336                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.244216                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.983711                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    920936815     89.46%     89.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     57784324      5.61%     95.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     20731787      2.01%     97.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3     12435450      1.21%     98.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4198144      0.41%     98.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2242426      0.22%     98.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       514886      0.05%     98.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       983241      0.10%     99.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      9609263      0.93%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   1029436336                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             6527643                       # Number of function calls committed.
system.cpu2.commit.int_insts                238043789                       # Number of committed integer instructions.
system.cpu2.commit.loads                     58180978                       # Number of loads committed
system.cpu2.commit.membars                    3715671                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3715671      1.48%      1.48% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       185259792     73.69%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             60      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       58182688     23.14%     98.31% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4246754      1.69%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        251405061                       # Class of committed instruction
system.cpu2.commit.refs                      62429442                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  248928175                       # Number of Instructions Simulated
system.cpu2.committedOps                    251405061                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.282316                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.282316                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            687197491                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1025937                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            72470013                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             520731915                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                84060499                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                278277797                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               9092235                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               504346                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              6714282                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  149219626                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 92109306                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    957122213                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes              1513999                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     607370158                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles               20228590                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.139982                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          98105796                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          94681449                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.569771                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        1065342304                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.578830                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.937010                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               668817008     62.78%     62.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               235165005     22.07%     84.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2               134523190     12.63%     97.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                12842588      1.21%     98.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2666758      0.25%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 7174232      0.67%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1704899      0.16%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 2444028      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    4596      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          1065342304                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         646904                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             9593136                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                97160216                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.389535                       # Inst execution rate
system.cpu2.iew.exec_refs                   103243944                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5062030                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               92414674                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            108819501                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2171635                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts         11058431                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6762324                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          472659788                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             98181914                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          8355167                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            415239972                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                723830                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             59925283                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               9092235                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             60857347                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       966134                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           11818                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          143                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     50638523                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2513860                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           143                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      3823538                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       5769598                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                295283037                       # num instructions consuming a value
system.cpu2.iew.wb_count                    401978354                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.772718                       # average fanout of values written-back
system.cpu2.iew.wb_producers                228170488                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.377094                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     403001173                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               538805368                       # number of integer regfile reads
system.cpu2.int_regfile_writes              304277008                       # number of integer regfile writes
system.cpu2.ipc                              0.233518                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.233518                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3716116      0.88%      0.88% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            313840449     74.09%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  85      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           100963388     23.83%     98.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5075005      1.20%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             423595139                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1657591                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.003913                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 883351     53.29%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     53.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                774208     46.71%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   32      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             421536614                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1915143911                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    401978354                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        693914593                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 464787862                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                423595139                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            7871926                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      221254727                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           953738                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2915731                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     89512257                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   1065342304                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.397614                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.885725                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          819299578     76.90%     76.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          132328022     12.42%     89.33% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           78950369      7.41%     96.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           18885982      1.77%     98.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            7423951      0.70%     99.21% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            5214621      0.49%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2140597      0.20%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             697530      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             401654      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     1065342304                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.397373                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5184471                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          801477                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           108819501                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6762324                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    445                       # number of misc regfile reads
system.cpu2.numCycles                      1065989208                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   309157164                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              236145299                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            186590644                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3131458                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                92063830                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              54742888                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              1009715                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            655455184                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             497485242                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          373289415                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                274772889                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               4607610                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               9092235                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             65488038                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               186698771                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       655455184                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles     387780013                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts           2331219                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 23918562                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts       2333362                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  1493396185                       # The number of ROB reads
system.cpu2.rob.rob_writes                  983181664                       # The number of ROB writes
system.cpu2.timesIdled                           5552                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.910329                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               76537264                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            83273844                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          7743274                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         96930661                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits           6611726                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups        6630796                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           19070                       # Number of indirect misses.
system.cpu3.branchPred.lookups              134075470                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted       130563                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1672                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          7491673                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  58387417                       # Number of branches committed
system.cpu3.commit.bw_lim_events             11008542                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3782258                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      212235037                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           238715497                       # Number of instructions committed
system.cpu3.commit.committedOps             240605345                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    880551803                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.273244                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.088758                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    785684931     89.23%     89.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     47980839      5.45%     94.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     17267754      1.96%     96.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3     11035520      1.25%     97.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      3792664      0.43%     98.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2052490      0.23%     98.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       622445      0.07%     98.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1106618      0.13%     98.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     11008542      1.25%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    880551803                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls             5792661                       # Number of function calls committed.
system.cpu3.commit.int_insts                228124587                       # Number of committed integer instructions.
system.cpu3.commit.loads                     55693427                       # Number of loads committed
system.cpu3.commit.membars                    2835084                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2835084      1.18%      1.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       178108227     74.03%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             64      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       55695099     23.15%     98.35% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3966775      1.65%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        240605345                       # Class of committed instruction
system.cpu3.commit.refs                      59661874                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  238715497                       # Number of Instructions Simulated
system.cpu3.committedOps                    240605345                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.831519                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.831519                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            574666445                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               253851                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            66377975                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             485530603                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                72003095                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                252601146                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               7492282                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               225180                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              7295954                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  134075470                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 80303451                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    821924239                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes              1344190                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     551909909                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles               15487766                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.146588                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          84390788                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          83148990                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.603416                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         914058922                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.611848                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.944775                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               554194702     60.63%     60.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               210538759     23.03%     83.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2               126771605     13.87%     97.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                10213865      1.12%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2554877      0.28%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 6213536      0.68%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1750419      0.19%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 1817461      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    3698      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           914058922                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         584144                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             8007947                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                92045814                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.434191                       # Inst execution rate
system.cpu3.iew.exec_refs                    98693332                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   4776820                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               92204414                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            103806008                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1778840                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          4544144                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6408628                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          452037707                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             93916512                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          7503942                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            397130109                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                841253                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             58339188                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               7492282                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             59426671                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       937601                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           12098                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          139                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     48112581                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2440181                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           139                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      3354538                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       4653409                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                285354355                       # num instructions consuming a value
system.cpu3.iew.wb_count                    384722938                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.771867                       # average fanout of values written-back
system.cpu3.iew.wb_producers                220255631                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.420626                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     385879600                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               516276040                       # number of integer regfile reads
system.cpu3.int_regfile_writes              292429922                       # number of integer regfile writes
system.cpu3.ipc                              0.260993                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.260993                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2835625      0.70%      0.70% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            300369503     74.23%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 100      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     74.93% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            96639512     23.88%     98.82% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4789215      1.18%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             404634051                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1950607                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.004821                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1182991     60.65%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     60.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                767600     39.35%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   16      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             403749033                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1726243726                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    384722938                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        663470162                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 445852333                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                404634051                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            6185374                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      211432362                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           966095                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2403116                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     87029238                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    914058922                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.442678                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.948532                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          685362727     74.98%     74.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          120413904     13.17%     88.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           72727581      7.96%     96.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           18531393      2.03%     98.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7661168      0.84%     98.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            5203389      0.57%     99.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            2998173      0.33%     99.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             764545      0.08%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             396042      0.04%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      914058922                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.442396                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          4782098                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          849385                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           103806008                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6408628                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    541                       # number of misc regfile reads
system.cpu3.numCycles                       914643066                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   460505378                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              240249380                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            179257844                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3231495                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                78451548                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              54552168                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               979682                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            620671194                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             469243057                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          354921874                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                251095883                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               4765409                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               7492282                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             65449751                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               175664030                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       620671194                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles     271320078                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts           1932037                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 23771800                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts       1934251                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  1322380315                       # The number of ROB reads
system.cpu3.rob.rob_writes                  939394398                       # The number of ROB writes
system.cpu3.timesIdled                           5318                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         49790669                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               245452                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            53402029                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            3170992                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1280239                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     74282312                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     147699472                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2382838                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1178080                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31057567                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     26752982                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     64360014                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       27931062                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 687679788500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           74148274                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5180002                       # Transaction distribution
system.membus.trans_dist::WritebackClean          234                       # Transaction distribution
system.membus.trans_dist::CleanEvict         68250063                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            21278                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5767                       # Transaction distribution
system.membus.trans_dist::ReadExReq             93593                       # Transaction distribution
system.membus.trans_dist::ReadExResp            93511                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      74148276                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           104                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    221941102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              221941102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   5083009344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5083009344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4504                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          74269018                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                74269018    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            74269018                       # Request fanout histogram
system.membus.respLayer1.occupancy       382124545710                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             55.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        188674721739                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              27.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                590                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          296                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    522585581.081081                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1462479843.924973                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          296    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        47000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   6282667500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            296                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   532994456500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 154685332000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 687679788500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     92102653                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        92102653                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     92102653                       # number of overall hits
system.cpu2.icache.overall_hits::total       92102653                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6653                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6653                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6653                       # number of overall misses
system.cpu2.icache.overall_misses::total         6653                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    599962500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    599962500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    599962500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    599962500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     92109306                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     92109306                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     92109306                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     92109306                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000072                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000072                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 90179.242447                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 90179.242447                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 90179.242447                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 90179.242447                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1822                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    82.818182                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         6109                       # number of writebacks
system.cpu2.icache.writebacks::total             6109                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          544                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          544                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          544                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          544                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         6109                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         6109                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         6109                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         6109                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    557927000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    557927000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    557927000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    557927000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 91328.695367                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 91328.695367                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 91328.695367                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 91328.695367                       # average overall mshr miss latency
system.cpu2.icache.replacements                  6109                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     92102653                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       92102653                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6653                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6653                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    599962500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    599962500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     92109306                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     92109306                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 90179.242447                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 90179.242447                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          544                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          544                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         6109                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         6109                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    557927000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    557927000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 91328.695367                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 91328.695367                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 687679788500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           92459022                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             6141                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         15056.020518                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        184224721                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       184224721                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 687679788500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     78568880                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        78568880                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     78568880                       # number of overall hits
system.cpu2.dcache.overall_hits::total       78568880                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     16663156                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      16663156                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     16663156                       # number of overall misses
system.cpu2.dcache.overall_misses::total     16663156                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1651096208529                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1651096208529                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1651096208529                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1651096208529                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     95232036                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     95232036                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     95232036                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     95232036                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.174974                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.174974                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.174974                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.174974                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 99086.644122                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 99086.644122                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 99086.644122                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 99086.644122                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     98269230                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       432788                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          1093352                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5294                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    89.878859                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    81.750661                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      6912955                       # number of writebacks
system.cpu2.dcache.writebacks::total          6912955                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      9741400                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      9741400                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      9741400                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      9741400                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      6921756                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6921756                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      6921756                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6921756                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 824708516649                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 824708516649                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 824708516649                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 824708516649                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.072683                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.072683                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.072683                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.072683                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 119147.296820                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 119147.296820                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 119147.296820                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 119147.296820                       # average overall mshr miss latency
system.cpu2.dcache.replacements               6912954                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     76768819                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       76768819                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     15454832                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     15454832                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1548850014500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1548850014500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     92223651                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     92223651                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.167580                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.167580                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 100217.848664                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 100217.848664                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      8647427                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8647427                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      6807405                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6807405                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 815024574000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 815024574000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.073814                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.073814                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 119726.176715                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 119726.176715                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1800061                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1800061                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1208324                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1208324                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 102246194029                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 102246194029                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3008385                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3008385                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.401652                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.401652                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 84618.193489                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84618.193489                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1093973                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1093973                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       114351                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       114351                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   9683942649                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   9683942649                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.038011                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.038011                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 84686.121232                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 84686.121232                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data      1234969                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1234969                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         3773                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3773                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data    128178500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    128178500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data      1238742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1238742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.003046                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.003046                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 33972.568248                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 33972.568248                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          317                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          317                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         3456                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3456                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data    116412500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    116412500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.002790                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002790                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 33684.172454                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33684.172454                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data      1236633                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1236633                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1665                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1665                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     32189500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     32189500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data      1238298                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1238298                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.001345                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001345                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 19333.033033                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 19333.033033                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1652                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1652                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     30577500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     30577500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.001334                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001334                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 18509.382567                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 18509.382567                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       914000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       914000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       874000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       874000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          379                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            379                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1331                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1331                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     52052998                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     52052998                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1710                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1710                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.778363                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.778363                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 39108.187829                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 39108.187829                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1331                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1331                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     50721998                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     50721998                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.778363                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.778363                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 38108.187829                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 38108.187829                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 687679788500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.465747                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           87986750                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          6921654                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.711810                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.465747                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.983305                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.983305                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        202343194                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       202343194                       # Number of data accesses
system.cpu3.numPwrStateTransitions                574                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          288                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    799855552.083333                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2163120163.352663                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          288    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   8490754000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            288                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   457321389500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 230358399000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 687679788500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     80297096                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        80297096                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     80297096                       # number of overall hits
system.cpu3.icache.overall_hits::total       80297096                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6355                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6355                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6355                       # number of overall misses
system.cpu3.icache.overall_misses::total         6355                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    521432500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    521432500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    521432500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    521432500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     80303451                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     80303451                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     80303451                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     80303451                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000079                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000079                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 82050.747443                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 82050.747443                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 82050.747443                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 82050.747443                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          948                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    67.714286                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5808                       # number of writebacks
system.cpu3.icache.writebacks::total             5808                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          547                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          547                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          547                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          547                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5808                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5808                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5808                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5808                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    483332500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    483332500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    483332500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    483332500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 83218.405647                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 83218.405647                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 83218.405647                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 83218.405647                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5808                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     80297096                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       80297096                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6355                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6355                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    521432500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    521432500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     80303451                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     80303451                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 82050.747443                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 82050.747443                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          547                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          547                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5808                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5808                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    483332500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    483332500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 83218.405647                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 83218.405647                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 687679788500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           81350615                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5840                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         13929.899829                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        160612710                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       160612710                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 687679788500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     74953354                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        74953354                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     74953354                       # number of overall hits
system.cpu3.dcache.overall_hits::total       74953354                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     16370340                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      16370340                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     16370340                       # number of overall misses
system.cpu3.dcache.overall_misses::total     16370340                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1608449026516                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1608449026516                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1608449026516                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1608449026516                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     91323694                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     91323694                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     91323694                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     91323694                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.179256                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.179256                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.179256                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.179256                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 98253.855846                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 98253.855846                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 98253.855846                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 98253.855846                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     94737451                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       421648                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          1056323                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5404                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    89.686063                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    78.025167                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      6186441                       # number of writebacks
system.cpu3.dcache.writebacks::total          6186441                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     10175224                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     10175224                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     10175224                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     10175224                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      6195116                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6195116                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      6195116                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6195116                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 741492366119                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 741492366119                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 741492366119                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 741492366119                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.067837                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.067837                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.067837                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.067837                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 119689.827619                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 119689.827619                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 119689.827619                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 119689.827619                       # average overall mshr miss latency
system.cpu3.dcache.replacements               6186440                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     73136518                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       73136518                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     15165362                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     15165362                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1503519998000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1503519998000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     88301880                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     88301880                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.171744                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.171744                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 99141.715048                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 99141.715048                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      9084563                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      9084563                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      6080799                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6080799                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 731583377000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 731583377000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.068864                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.068864                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 120310.402794                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 120310.402794                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1816836                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1816836                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1204978                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1204978                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 104929028516                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 104929028516                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3021814                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3021814                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.398760                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.398760                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 87079.621799                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 87079.621799                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1090661                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1090661                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       114317                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       114317                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   9908989119                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   9908989119                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037831                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037831                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 86679.926161                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 86679.926161                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       941605                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       941605                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         3749                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3749                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data    129749500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    129749500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       945354                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       945354                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.003966                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.003966                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 34609.095759                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 34609.095759                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          316                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          316                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         3433                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3433                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data    115898000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    115898000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.003631                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.003631                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 33759.976697                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33759.976697                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       943434                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       943434                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1489                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1489                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     29218000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     29218000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       944923                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       944923                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001576                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001576                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 19622.565480                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 19622.565480                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1473                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1473                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     27799000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     27799000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001559                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001559                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 18872.369314                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 18872.369314                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1212500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1212500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1158500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1158500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          357                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            357                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1315                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1315                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     52188999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     52188999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1672                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1672                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.786483                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.786483                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 39687.451711                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 39687.451711                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1315                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1315                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     50873999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     50873999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.786483                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.786483                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 38687.451711                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 38687.451711                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 687679788500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.463009                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           83057978                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          6195060                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.407131                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.463009                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.983219                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.983219                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        192626321                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       192626321                       # Number of data accesses
system.cpu0.numPwrStateTransitions                158                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           79                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    29045063.291139                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   22486726.424796                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           79    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       296500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    150751000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             79                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   685385228500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2294560000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 687679788500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    102891758                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       102891758                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    102891758                       # number of overall hits
system.cpu0.icache.overall_hits::total      102891758                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       451768                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        451768                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       451768                       # number of overall misses
system.cpu0.icache.overall_misses::total       451768                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10019330987                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10019330987                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10019330987                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10019330987                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    103343526                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    103343526                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    103343526                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    103343526                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004372                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004372                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004372                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004372                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22178.044897                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22178.044897                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22178.044897                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22178.044897                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5602                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              110                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.927273                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       407129                       # number of writebacks
system.cpu0.icache.writebacks::total           407129                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        44604                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        44604                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        44604                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        44604                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       407164                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       407164                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       407164                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       407164                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8837417490                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8837417490                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8837417490                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8837417490                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003940                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003940                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003940                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003940                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21704.810568                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21704.810568                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21704.810568                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21704.810568                       # average overall mshr miss latency
system.cpu0.icache.replacements                407129                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    102891758                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      102891758                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       451768                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       451768                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10019330987                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10019330987                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    103343526                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    103343526                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004372                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004372                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22178.044897                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22178.044897                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        44604                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        44604                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       407164                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       407164                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8837417490                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8837417490                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003940                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003940                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21704.810568                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21704.810568                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 687679788500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999437                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          103299176                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           407197                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           253.683539                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999437                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999982                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        207094217                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       207094217                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 687679788500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     89678746                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        89678746                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     89678746                       # number of overall hits
system.cpu0.dcache.overall_hits::total       89678746                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19085682                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19085682                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19085682                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19085682                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1834421055507                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1834421055507                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1834421055507                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1834421055507                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    108764428                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    108764428                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    108764428                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    108764428                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.175477                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.175477                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.175477                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.175477                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 96115.038253                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 96115.038253                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 96115.038253                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 96115.038253                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    106738478                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       350106                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1262854                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4384                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    84.521630                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.859945                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9559445                       # number of writebacks
system.cpu0.dcache.writebacks::total          9559445                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9519508                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9519508                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9519508                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9519508                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      9566174                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9566174                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      9566174                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9566174                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1054916503941                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1054916503941                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1054916503941                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1054916503941                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.087953                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.087953                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.087953                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.087953                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 110275.696840                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 110275.696840                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 110275.696840                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 110275.696840                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9559443                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     86627563                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       86627563                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17716924                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17716924                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1723331116000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1723331116000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    104344487                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    104344487                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.169793                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.169793                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 97270.334060                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 97270.334060                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8318542                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8318542                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9398382                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9398382                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1043053784500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1043053784500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090071                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090071                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 110982.271683                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 110982.271683                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3051183                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3051183                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1368758                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1368758                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 111089939507                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 111089939507                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4419941                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4419941                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.309678                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.309678                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 81161.125273                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81161.125273                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1200966                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1200966                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       167792                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       167792                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  11862719441                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  11862719441                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037962                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037962                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 70698.957286                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70698.957286                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1475658                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1475658                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         8946                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         8946                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    188018500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    188018500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1484604                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1484604                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.006026                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.006026                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 21017.046725                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 21017.046725                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5496                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5496                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3450                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3450                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    120802500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    120802500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002324                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002324                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 35015.217391                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35015.217391                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1464875                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1464875                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1587                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1587                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     33349000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     33349000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1466462                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1466462                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001082                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001082                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 21013.862634                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 21013.862634                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1566                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1566                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     31788000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     31788000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.001068                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001068                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 20298.850575                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 20298.850575                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       144000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       144000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       139000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       139000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21238                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21238                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3014                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3014                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     84222998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     84222998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        24252                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        24252                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.124278                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.124278                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 27943.927671                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 27943.927671                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3011                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3011                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     81202498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     81202498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.124155                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.124155                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 26968.614414                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 26968.614414                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 687679788500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.986322                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          102234569                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9567087                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.686071                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.986322                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999573                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999573                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        233046547                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       233046547                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 687679788500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              366390                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1178597                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1143                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              785529                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1157                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              675196                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1285                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              650179                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3659476                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             366390                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1178597                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1143                       # number of overall hits
system.l2.overall_hits::.cpu1.data             785529                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1157                       # number of overall hits
system.l2.overall_hits::.cpu2.data             675196                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1285                       # number of overall hits
system.l2.overall_hits::.cpu3.data             650179                       # number of overall hits
system.l2.overall_hits::total                 3659476                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             40754                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           8376803                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4664                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           7141762                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4952                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           6234506                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4523                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           5532895                       # number of demand (read+write) misses
system.l2.demand_misses::total               27340859                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            40754                       # number of overall misses
system.l2.overall_misses::.cpu0.data          8376803                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4664                       # number of overall misses
system.l2.overall_misses::.cpu1.data          7141762                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4952                       # number of overall misses
system.l2.overall_misses::.cpu2.data          6234506                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4523                       # number of overall misses
system.l2.overall_misses::.cpu3.data          5532895                       # number of overall misses
system.l2.overall_misses::total              27340859                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3814903354                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1016305294503                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    477596967                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 894223289119                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    533031455                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 796410077324                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    457960470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 714867623384                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3427089776576                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3814903354                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1016305294503                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    477596967                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 894223289119                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    533031455                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 796410077324                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    457960470                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 714867623384                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3427089776576                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          407144                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         9555400                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5807                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7927291                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            6109                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         6909702                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5808                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         6183074                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31000335                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         407144                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        9555400                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5807                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7927291                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           6109                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        6909702                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5808                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        6183074                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31000335                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.100097                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.876656                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.803169                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.900908                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.810607                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.902283                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.778753                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.894845                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.881954                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.100097                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.876656                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.803169                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.900908                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.810607                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.902283                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.778753                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.894845                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.881954                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 93608.071698                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 121323.766896                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 102400.721913                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 125210.457744                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 107639.631462                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 127742.290620                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 101251.485740                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 129203.179056                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125346.821641                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 93608.071698                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 121323.766896                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 102400.721913                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 125210.457744                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 107639.631462                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 127742.290620                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 101251.485740                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 129203.179056                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125346.821641                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           58375033                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   4209084                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      13.868821                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  46470981                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5179961                       # number of writebacks
system.l2.writebacks::total                   5179961                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            313                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         160336                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            661                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         150966                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            680                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         139191                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            643                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         135684                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              588474                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           313                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        160336                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           661                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        150966                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           680                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        139191                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           643                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        135684                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             588474                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        40441                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      8216467                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4003                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6990796                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4272                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      6095315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3880                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      5397211                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          26752385                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        40441                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      8216467                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4003                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6990796                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4272                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      6095315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3880                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      5397211                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     48266985                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         75019370                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3389072862                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 921540266903                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    388064471                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 812473618371                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    439975457                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 724519781831                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    368728474                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 650000394740                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3113119903109                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3389072862                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 921540266903                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    388064471                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 812473618371                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    439975457                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 724519781831                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    368728474                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 650000394740                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 4901761011746                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 8014880914855                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.099328                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.859877                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.689340                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.881864                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.699296                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.882139                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.668044                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.872901                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.862971                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.099328                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.859877                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.689340                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.881864                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.699296                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.882139                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.668044                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.872901                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.419954                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 83802.894637                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 112157.727513                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 96943.410192                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 116220.473086                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 102990.509597                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 118865.026964                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 95033.111856                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 120432.644701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 116367.938900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 83802.894637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 112157.727513                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 96943.410192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 116220.473086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 102990.509597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 118865.026964                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 95033.111856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 120432.644701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 101555.152279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106837.486303                       # average overall mshr miss latency
system.l2.replacements                      100131874                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5461250                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5461250                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           41                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             41                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5461291                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5461291                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000008                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000008                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           41                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           41                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000008                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000008                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24188665                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24188665                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          234                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            234                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24188899                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24188899                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000010                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000010                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          234                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          234                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000010                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000010                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     48266985                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       48266985                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 4901761011746                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 4901761011746                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 101555.152279                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 101555.152279                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             691                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             882                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             543                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             454                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2570                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          4398                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          6917                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          4089                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          3968                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              19372                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     20685476                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     33843438                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     19189972                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     17535471                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     91254357                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5089                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         7799                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4632                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         4422                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            21942                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.864217                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.886909                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.882772                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.897332                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.882873                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4703.382447                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4892.791384                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  4693.072145                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  4419.221522                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4710.631685                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          140                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          276                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data          155                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data          171                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             742                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         4258                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         6641                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         3934                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         3797                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         18630                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     94098950                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    152063378                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     90066443                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     86812938                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    423041709                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.836707                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.851519                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.849309                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.858661                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.849057                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 22099.330672                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22897.662701                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 22894.367819                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 22863.560179                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 22707.552818                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           107                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           113                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            92                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            98                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                410                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          864                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          853                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          831                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          753                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3301                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3688999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      3606997                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      2799000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      2768498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     12863494                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          971                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          966                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          923                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          851                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3711                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.889804                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.883023                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.900325                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.884841                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.889518                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4269.674769                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4228.601407                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3368.231047                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  3676.624170                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3896.847622                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           28                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           26                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           17                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           21                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            92                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          836                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          827                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          814                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          732                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3209                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     18125999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     17868496                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     17067498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     15319994                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     68381987                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.860968                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.856108                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.881907                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.860165                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.864726                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21681.816986                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21606.403869                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20967.442260                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20928.953552                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21309.438143                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            60447                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            24263                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            25075                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            25568                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                135353                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         104765                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          86551                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          86087                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          85512                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              362915                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  10763558411                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   9104545934                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   9135451418                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   9359929931                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   38363485694                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       165212                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110814                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       111162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       111080                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            498268                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.634125                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.781048                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.774428                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.769824                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.728353                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102740.022059                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105192.845074                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 106118.826513                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 109457.502234                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105709.286456                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        70774                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        67435                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        65987                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        65799                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           269995                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        33991                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19116                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        20100                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19713                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          92920                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3889517414                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2857667934                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   3000706420                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2982806934                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12730698702                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.205742                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.172505                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.180817                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.177467                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.186486                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 114427.860728                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 149490.894225                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 149288.876617                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 151311.669152                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 137007.088915                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        366390                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1143                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1157                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1285                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             369975                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        40754                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4664                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4952                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4523                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            54893                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3814903354                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    477596967                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    533031455                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    457960470                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5283492246                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       407144                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5807                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         6109                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5808                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         424868                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.100097                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.803169                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.810607                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.778753                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.129200                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 93608.071698                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 102400.721913                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 107639.631462                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 101251.485740                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96250.746835                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          313                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          661                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          680                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          643                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2297                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        40441                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4003                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4272                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3880                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        52596                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3389072862                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    388064471                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    439975457                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    368728474                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4585841264                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.099328                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.689340                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.699296                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.668044                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.123794                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 83802.894637                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 96943.410192                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 102990.509597                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 95033.111856                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87189.924405                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1118150                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       761266                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       650121                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       624611                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3154148                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      8272038                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      7055211                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      6148419                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      5447383                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        26923051                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1005541736092                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 885118743185                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 787274625906                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 705507693453                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 3383442798636                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9390188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      7816477                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      6798540                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      6071994                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30077199                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.880924                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.902608                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.904373                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.897132                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.895132                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 121559.129212                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 125456.027210                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 128045.051241                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 129513.143000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 125670.853524                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        89562                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        83531                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        73204                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        69885                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       316182                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      8182476                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      6971680                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      6075215                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      5377498                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     26606869                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 917650749489                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 809615950437                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 721519075411                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 647017587806                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 3095803363143                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.871386                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.891921                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.893606                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.885623                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.884619                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 112148.297103                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 116129.247246                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 118764.368901                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 120319.447410                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 116353.538748                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          148                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               151                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          218                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             237                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6141000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       509748                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       474998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7125746                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          366                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           388                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.595628                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.857143                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.750000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.610825                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 28169.724771                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 72821.142857                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 79166.333333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 30066.438819                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          129                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          133                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           89                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          104                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1710000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       106000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       131000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        92000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2039000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.243169                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.714286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.857143                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.268041                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19213.483146                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        21200                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 21833.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        23000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19605.769231                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 687679788500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 687679788500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999975                       # Cycle average of tags in use
system.l2.tags.total_refs                   107555899                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 100132222                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.074139                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.917329                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.140022                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.901093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003969                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.457930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.003852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.756503                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.003625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.342068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    30.473585                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.311208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.076580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.054030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.043070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.036595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.476150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.687500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 585546718                       # Number of tag accesses
system.l2.tags.data_accesses                585546718                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 687679788500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2588288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     525922752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        256192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     447457024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        273408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     390137216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        248320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     345459008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   3039132032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4751474240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2588288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       256192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       273408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       248320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3366208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    331520128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       331520128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          40442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        8217543                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4003                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6991516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        6095894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        5397797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     47486438                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            74241785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5180002                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5180002                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3763798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        764778551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           372545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        650676422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           397580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        567323953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           361098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        502354459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4419399963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6909428370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3763798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       372545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       397580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       361098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4895022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      482085025                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            482085025                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      482085025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3763798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       764778551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          372545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       650676422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          397580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       567323953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          361098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       502354459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4419399963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7391513395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5158062.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     40433.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8152840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6961967.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   6064040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3880.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   5368153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  47347344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000356943750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       320885                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       320885                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            88192776                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4876376                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    74241787                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5180236                       # Number of write requests accepted
system.mem_ctrls.readBursts                  74241787                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5180236                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 294856                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 22174                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4439620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4407512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4322271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4209250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4330222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5361699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5201429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5023760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5029677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5495150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          5057567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          4828024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4102903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          4108004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          3989446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4040397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            318021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            322266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            321378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            320593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            327355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            334972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            339249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            334339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            330938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            337880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           354126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           340289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           294932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           294800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           292795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           294116                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       9.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 4009364042461                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               369734655000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            5395868998711                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     54219.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                72969.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       155                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 48690285                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3248182                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              74241787                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5180236                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2221830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2666303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3371728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3377489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3672684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 3721467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 3317510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 3297182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 3157831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 3020514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                5008036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               12326828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               15687435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                4084298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                2369571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1337144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 726075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 362233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 139036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  81737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  94609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 175307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 226971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 251850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 262390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 266867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 269047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 271018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 272199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 275736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 272265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 271289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 269866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 269201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 268755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 270581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  60211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  35721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  25388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  20174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  17401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  15959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  30114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  43781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  50791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  54590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  57611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  59222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  61168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  62084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  63551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  65169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  66456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  67783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  67422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  67676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  65229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  61719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  21510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    327                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     27166506                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    186.358682                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.897554                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   142.102741                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6657171     24.51%     24.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     16636455     61.24%     85.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1345374      4.95%     90.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1507616      5.55%     96.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       431155      1.59%     97.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       131724      0.48%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       126847      0.47%     98.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        72947      0.27%     99.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       257217      0.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     27166506                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       320885                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     230.446247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    140.634891                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    263.778739                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        170882     53.25%     53.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255        47565     14.82%     68.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        48967     15.26%     83.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        22491      7.01%     90.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639        11192      3.49%     93.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         6372      1.99%     95.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895         3670      1.14%     96.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023         2523      0.79%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151         1854      0.58%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279         1548      0.48%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407         1095      0.34%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535          771      0.24%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663          508      0.16%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791          386      0.12%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919          289      0.09%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047          220      0.07%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          164      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303          112      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431           85      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559           64      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687           56      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815           32      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943           20      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           12      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        320885                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       320885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.074447                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.069220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.433806                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           309582     96.48%     96.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3258      1.02%     97.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4939      1.54%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2090      0.65%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              707      0.22%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              233      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               52      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               17      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        320885                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             4732603584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                18870784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               330115136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              4751474368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            331535104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6881.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       480.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6909.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    482.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        57.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    53.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  687679879000                       # Total gap between requests
system.mem_ctrls.avgGap                       8658.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2587712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    521781760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       256128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    445565888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       273408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    388098560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       248320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    343561792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   3030230016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    330115136                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3762960.673374508973                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 758756864.351263403893                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 372452.417946845060                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 647926397.505283117294                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 397580.392171144951                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 564359410.426383376122                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 361098.296260309522                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 499595593.392956018448                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4406454961.559481620789                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 480041934.517317891121                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        40442                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      8217543                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4003                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6991516                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4272                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      6095894                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3880                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      5397797                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     47486440                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5180236                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1709915091                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 579280688893                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    218636744                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 520736429240                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    259029532                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 470038451548                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    204742753                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 424553550002                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 3398867554908                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 19414977605864                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     42280.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     70493.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     54618.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     74481.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     60634.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     77107.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     52768.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     78653.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     71575.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3747894.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          96592811700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          51340289385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        261689339520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13258152720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     54284390160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     311722793580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1565633760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       790453410825                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1149.449822                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1540414809                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22962940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 663176433691                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          97376091120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          51756600885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        266291740680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13666863060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     54284390160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     310678085610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2445387840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       796499159355                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1158.241339                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3843610306                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22962940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 660873238194                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                550                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          276                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    269084431.159420                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   700827794.573450                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          276    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2968099500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            276                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   613412485500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  74267303000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 687679788500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    100481716                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       100481716                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    100481716                       # number of overall hits
system.cpu1.icache.overall_hits::total      100481716                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6308                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6308                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6308                       # number of overall misses
system.cpu1.icache.overall_misses::total         6308                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    540170500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    540170500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    540170500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    540170500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    100488024                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    100488024                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    100488024                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    100488024                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000063                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000063                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 85632.609385                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 85632.609385                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 85632.609385                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 85632.609385                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          679                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    84.875000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5807                       # number of writebacks
system.cpu1.icache.writebacks::total             5807                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          501                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          501                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          501                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          501                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5807                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5807                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5807                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5807                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    501386000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    501386000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    501386000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    501386000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000058                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000058                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000058                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000058                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 86341.656621                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 86341.656621                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 86341.656621                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 86341.656621                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5807                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    100481716                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      100481716                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6308                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6308                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    540170500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    540170500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    100488024                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    100488024                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 85632.609385                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 85632.609385                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          501                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          501                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5807                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5807                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    501386000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    501386000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000058                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 86341.656621                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 86341.656621                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 687679788500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          101382951                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5839                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         17363.067477                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        200981855                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       200981855                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 687679788500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     81559355                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        81559355                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     81559355                       # number of overall hits
system.cpu1.dcache.overall_hits::total       81559355                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     17308431                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17308431                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     17308431                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17308431                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1711145809585                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1711145809585                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1711145809585                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1711145809585                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     98867786                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     98867786                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     98867786                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     98867786                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.175066                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.175066                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.175066                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.175066                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 98861.982902                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98861.982902                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 98861.982902                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98861.982902                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    100289963                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       374944                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1130593                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4409                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    88.705629                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    85.040599                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7929882                       # number of writebacks
system.cpu1.dcache.writebacks::total          7929882                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9369806                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9369806                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9369806                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9369806                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7938625                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7938625                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7938625                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7938625                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 925628794230                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 925628794230                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 925628794230                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 925628794230                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.080295                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.080295                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.080295                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.080295                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 116598.125523                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 116598.125523                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 116598.125523                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 116598.125523                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7929882                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     79765739                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       79765739                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     16091741                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     16091741                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1609147943000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1609147943000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     95857480                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     95857480                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.167872                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.167872                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 99998.374508                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99998.374508                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8270413                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8270413                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      7821328                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7821328                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 915876548000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 915876548000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.081593                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.081593                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 117099.877156                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 117099.877156                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1793616                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1793616                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1216690                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1216690                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 101997866585                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 101997866585                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3010306                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3010306                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.404175                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.404175                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 83832.255205                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83832.255205                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1099393                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1099393                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       117297                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       117297                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   9752246230                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   9752246230                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.038965                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.038965                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 83141.480430                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 83141.480430                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1446672                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1446672                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         3906                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3906                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    137390000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    137390000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1450578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1450578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002693                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002693                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 35174.091142                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 35174.091142                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          307                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          307                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3599                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3599                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    124267500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    124267500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002481                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002481                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 34528.341206                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34528.341206                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1448418                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1448418                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1673                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1673                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     33054000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     33054000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1450091                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1450091                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001154                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001154                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 19757.322176                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 19757.322176                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1651                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1651                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     31455000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     31455000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001139                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001139                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 19052.089643                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 19052.089643                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1187000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1187000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1135000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1135000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          346                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            346                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1314                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1314                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     53514999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     53514999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1660                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1660                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.791566                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.791566                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 40726.787671                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 40726.787671                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1314                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1314                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     52200999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     52200999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.791566                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.791566                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 39726.787671                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 39726.787671                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 687679788500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.964367                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           92428410                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7935466                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.647509                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.964367                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998886                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998886                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        211475669                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       211475669                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 687679788500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30543966                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10641252                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25552256                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        94952028                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         75436715                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              22                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           23884                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6191                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          30075                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          151                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          151                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           499538                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          499538                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        424889                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30119078                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          388                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          388                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1221438                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     28695542                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17421                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     23811207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        18327                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     20756496                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17424                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     18576209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93114064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     52113472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1223350336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       743296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1014858816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       781952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    884649792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       743424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    791648768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3968889856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       175616469                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334291456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        208025006                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.162339                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.453374                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              178580278     85.85%     85.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1               27341951     13.14%     98.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 566098      0.27%     99.26% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 850266      0.41%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 686412      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          208025006                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        64282816965                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       10397856131                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           9489220                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        9306855129                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           9024271                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14367045435                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         610904670                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11921332769                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           9031716                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            33023                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
