# Reading D:/modelsim/modelsim_ase/tcl/vsim/pref.tcl
# do PLCPU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/modelsim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA {D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:09 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA" D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_4x1.v 
# -- Compiling module BITWISEand2
# -- Compiling module MUX_4x1
# 
# Top level modules:
# 	MUX_4x1
# End time: 11:11:09 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA {D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_8x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:09 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA" D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_8x1.v 
# -- Compiling module BITWISEand3
# -- Compiling module MUX_8x1
# 
# Top level modules:
# 	MUX_8x1
# End time: 11:11:09 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA {D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:09 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA" D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:11:09 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA {D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/REG_FILE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:09 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA" D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/REG_FILE.v 
# -- Compiling module REG_FILE
# 
# Top level modules:
# 	REG_FILE
# End time: 11:11:09 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA {D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/Branch_or_Jump_TargGen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:10 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA" D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/Branch_or_Jump_TargGen.v 
# -- Compiling module Branch_or_Jump_TargGen
# 
# Top level modules:
# 	Branch_or_Jump_TargGen
# End time: 11:11:10 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA {D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/EX_MEM_buffer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:10 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA" D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/EX_MEM_buffer.v 
# -- Compiling module EX_MEM_buffer
# 
# Top level modules:
# 	EX_MEM_buffer
# End time: 11:11:10 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA {D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/PC_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:10 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA" D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/PC_register.v 
# -- Compiling module PC_register
# 
# Top level modules:
# 	PC_register
# End time: 11:11:10 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA {D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IF_stage.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:10 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA" D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IF_stage.v 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 11:11:10 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA {D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MEM_stage.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:10 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA" D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MEM_stage.v 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 11:11:10 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA {D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/WB_stage.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:10 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA" D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/WB_stage.v 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 11:11:10 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA {D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:10 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA" D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IM.v 
# -- Compiling module IM
# 
# Top level modules:
# 	IM
# End time: 11:11:10 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA {D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/DM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:10 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA" D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/DM.v 
# -- Compiling module DM
# 
# Top level modules:
# 	DM
# End time: 11:11:10 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA {D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:10 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA" D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v 
# -- Compiling module CPU5STAGE
# 
# Top level modules:
# 	CPU5STAGE
# End time: 11:11:10 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA {D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/opcodes.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:11:10 on Nov 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA" D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/opcodes.v 
# ** Error: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/opcodes.v(6): (vlog-2155) Global declarations are illegal in Verilog 2001 syntax.
# End time: 11:11:10 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/modelsim/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./PLCPU_run_msim_rtl_verilog.do line 21
# D:/modelsim/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA {D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPG..."
vsim -gui -l msim_transcript work.CPU5STAGE
# vsim -gui -l msim_transcript work.CPU5STAGE 
# Start time: 11:11:53 on Nov 17,2024
# Loading work.CPU5STAGE
# ** Error: (vsim-3033) D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v(37): Instantiation of 'exception_detect_unit' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /CPU5STAGE File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v
#         Searched libraries:
#             D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/simulation/questa/rtl_work
# ** Error: (vsim-3033) D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v(39): Instantiation of 'forwardA' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /CPU5STAGE File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v
#         Searched libraries:
#             D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/simulation/questa/rtl_work
# ** Error: (vsim-3033) D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v(42): Instantiation of 'forwardB' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /CPU5STAGE File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v
#         Searched libraries:
#             D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/simulation/questa/rtl_work
# ** Error: (vsim-3033) D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v(45): Instantiation of 'forwardC' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /CPU5STAGE File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v
#         Searched libraries:
#             D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/simulation/questa/rtl_work
# Loading work.IF_stage
# Loading work.MUX_8x1
# Loading work.BITWISEand3
# Loading work.PC_register
# Loading work.IM
# Loading work.Branch_or_Jump_TargGen
# ** Error: (vsim-3033) D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v(58): Instantiation of 'IF_ID_buffer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /CPU5STAGE File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v
#         Searched libraries:
#             D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/simulation/questa/rtl_work
# ** Error: (vsim-3033) D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v(61): Instantiation of 'ID_stage' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /CPU5STAGE File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v
#         Searched libraries:
#             D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/simulation/questa/rtl_work
# ** Error: (vsim-3033) D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v(73): Instantiation of 'ID_EX_buffer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /CPU5STAGE File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v
#         Searched libraries:
#             D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/simulation/questa/rtl_work
# ** Error: (vsim-3033) D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v(81): Instantiation of 'EX_stage' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /CPU5STAGE File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v
#         Searched libraries:
#             D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/simulation/questa/rtl_work
# Loading work.EX_MEM_buffer
# Loading work.MEM_stage
# Loading work.DM
# ** Error: (vsim-3033) D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v(102): Instantiation of 'MEM_WB_buffer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /CPU5STAGE File: D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v
#         Searched libraries:
#             D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/simulation/questa/rtl_work
# Loading work.WB_stage
# Error loading design
# End time: 11:11:54 on Nov 17,2024, Elapsed time: 0:00:01
# Errors: 9, Warnings: 0
