
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035474                       # Number of seconds simulated
sim_ticks                                 35474193753                       # Number of ticks simulated
final_tick                               565038573690                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 290574                       # Simulator instruction rate (inst/s)
host_op_rate                                   366640                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3112334                       # Simulator tick rate (ticks/s)
host_mem_usage                               16904224                       # Number of bytes of host memory used
host_seconds                                 11397.94                       # Real time elapsed on the host
sim_insts                                  3311943056                       # Number of instructions simulated
sim_ops                                    4178941325                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1720960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1978240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       630784                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4335104                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1462272                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1462272                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13445                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15455                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4928                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 33868                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11424                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11424                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36083                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     48513012                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46907                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     55765608                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        61340                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17781489                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               122204441                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36083                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46907                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        61340                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             144330                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41220725                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41220725                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41220725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36083                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     48513012                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46907                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     55765608                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        61340                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17781489                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              163425166                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85070010                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30991337                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25421766                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2013001                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13061858                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12091519                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3161961                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87345                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32001909                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170055326                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30991337                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15253480                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36565297                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10789213                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6575403                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15658540                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806470                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83886709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.491812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.334449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47321412     56.41%     56.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3650057      4.35%     60.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3198440      3.81%     64.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3434076      4.09%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3028021      3.61%     72.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1574894      1.88%     74.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1023713      1.22%     75.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2696883      3.21%     78.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17959213     21.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83886709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364304                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.999004                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33670263                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6153681                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34779976                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       545137                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8737643                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5076113                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6606                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201730906                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51098                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8737643                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35331292                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2658623                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       800865                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33633408                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2724870                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194913815                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        10970                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1705020                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748182                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           40                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270647682                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    908869408                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    908869408                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102388418                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33891                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17868                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7231524                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19245732                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10023404                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240613                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3143340                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183834598                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33879                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147734859                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       280724                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60946240                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186238478                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1835                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83886709                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761124                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910027                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29709917     35.42%     35.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17846649     21.27%     56.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11938019     14.23%     70.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7616785      9.08%     80.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7557233      9.01%     89.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4435316      5.29%     94.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3379249      4.03%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       747517      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       656024      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83886709                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083443     70.02%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203185     13.13%     83.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260685     16.85%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121537766     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013007      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15729283     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8438781      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147734859                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.736627                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1547352                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010474                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381184499                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244815767                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143590389                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149282211                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262492                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7033603                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          482                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1069                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2281731                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          585                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8737643                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1911971                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       162769                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183868477                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       310987                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19245732                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10023404                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17857                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        118002                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7637                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1069                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1229276                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128740                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2358016                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145156814                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14790717                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2578041                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22988037                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20581043                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8197320                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.706322                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143736598                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143590389                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93673971                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261628208                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.687908                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358042                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61449792                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2037920                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75149066                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629054                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173098                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29847220     39.72%     39.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20448363     27.21%     66.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8370712     11.14%     78.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4293942      5.71%     83.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3683648      4.90%     88.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1811556      2.41%     91.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1991221      2.65%     93.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008623      1.34%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3693781      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75149066                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3693781                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255326997                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376489134                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41000                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1183301                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.850700                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.850700                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.175502                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.175502                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655373174                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196941893                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189176065                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85070010                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30747767                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24987536                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2099867                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13018645                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12000023                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3248349                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89093                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30873387                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170549102                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30747767                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15248372                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37514958                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11267311                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6198998                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15122780                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       904655                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83708244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.517350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46193286     55.18%     55.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3300984      3.94%     59.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2658945      3.18%     62.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6474956      7.74%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1747924      2.09%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2262485      2.70%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1633915      1.95%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          914419      1.09%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18521330     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83708244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361441                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.004809                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32300418                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6011804                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36074730                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       242402                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9078881                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5253653                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42335                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     203902931                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        85062                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9078881                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34665501                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1343323                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1184597                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33895966                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3539968                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196692064                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        30626                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1467562                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1100057                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1591                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275406602                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    918281962                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    918281962                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168842720                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106563806                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40035                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22413                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9705149                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18339135                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9333839                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       146688                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2964851                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         186012626                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38499                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147793854                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       286314                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64244824                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196206528                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5787                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83708244                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.765583                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.887661                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28953417     34.59%     34.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18075095     21.59%     56.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11788095     14.08%     70.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8756667     10.46%     80.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7546374      9.02%     89.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3899497      4.66%     94.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3347847      4.00%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       627511      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       713741      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83708244                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         866275     71.09%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             5      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        176134     14.45%     85.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       176139     14.45%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123136692     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2103075      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16355      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14676598      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7861134      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147793854                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.737320                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1218553                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008245                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    380800818                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    250296596                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144023921                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149012407                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       554500                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7227123                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         3081                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          648                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2384343                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9078881                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         548786                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        80649                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    186051127                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       408035                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18339135                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9333839                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22143                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72287                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          648                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1257124                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1178016                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2435140                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145439655                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13766207                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2354198                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21419721                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20514962                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7653514                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.709647                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144120189                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144023921                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93849144                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        264992326                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.693005                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354158                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98914188                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121476085                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64575813                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32712                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2104027                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74629363                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627725                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.140714                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28896740     38.72%     38.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20736524     27.79%     66.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8442464     11.31%     77.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4736788      6.35%     84.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3875708      5.19%     89.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1571562      2.11%     91.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1867188      2.50%     93.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       938613      1.26%     95.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3563776      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74629363                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98914188                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121476085                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18061505                       # Number of memory references committed
system.switch_cpus1.commit.loads             11112009                       # Number of loads committed
system.switch_cpus1.commit.membars              16356                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17453783                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109454357                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2473056                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3563776                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257117485                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          381188530                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43052                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1361766                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98914188                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121476085                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98914188                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.860039                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.860039                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.162739                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.162739                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       654292594                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      199067290                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      188151782                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32712                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85070010                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32044349                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26145286                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2139923                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13607747                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12624429                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3315041                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94036                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33217604                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             174119836                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32044349                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15939470                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37741077                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11161955                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4793134                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16174623                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       828833                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84756189                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.540443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.339664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47015112     55.47%     55.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3102098      3.66%     59.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4621299      5.45%     64.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3217225      3.80%     68.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2244043      2.65%     71.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2195149      2.59%     73.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1337700      1.58%     75.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2844754      3.36%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18178809     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84756189                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376682                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.046783                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34158114                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5027856                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36040522                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       525610                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9004081                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5395645                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     208559149                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9004081                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36070537                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         511826                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1752586                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34614532                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2802622                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     202365097                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1168514                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       953171                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    283878224                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    942016823                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    942016823                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    174764692                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       109113465                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36471                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17421                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8319523                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18555576                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9496313                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       113103                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2950768                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188592690                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34781                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150670588                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       300748                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     62861036                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    192364743                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84756189                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.777694                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.916774                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30201970     35.63%     35.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16942884     19.99%     55.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12351085     14.57%     70.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8151774      9.62%     79.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8197791      9.67%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3943348      4.65%     94.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3508563      4.14%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       659262      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       799512      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84756189                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         821958     71.15%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162777     14.09%     85.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       170565     14.76%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126029964     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1902397      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17361      0.01%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14810703      9.83%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7910163      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150670588                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.771136                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1155300                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007668                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    387553410                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    251488892                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146501910                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151825888                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       472123                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7199617                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6559                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          385                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2274984                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9004081                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         269944                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        49918                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188627473                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       651308                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18555576                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9496313                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17419                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42177                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          385                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1304953                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1162771                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2467724                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147900793                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13838588                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2769792                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21556289                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21015934                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7717701                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.738577                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146565325                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146501910                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94921566                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        269699017                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.722133                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351954                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101612814                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125252077                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63375595                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34724                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2157060                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75752108                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.653447                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.175870                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28872100     38.11%     38.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21742103     28.70%     66.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8218071     10.85%     77.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4598013      6.07%     83.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3897573      5.15%     88.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1743954      2.30%     91.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1666585      2.20%     93.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1139451      1.50%     94.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3874258      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75752108                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101612814                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125252077                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18577288                       # Number of memory references committed
system.switch_cpus2.commit.loads             11355959                       # Number of loads committed
system.switch_cpus2.commit.membars              17362                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18172678                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112759166                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2590568                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3874258                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           260505522                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          386265177                       # The number of ROB writes
system.switch_cpus2.timesIdled                  18241                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 313821                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101612814                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125252077                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101612814                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.837198                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.837198                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.194461                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.194461                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       664260586                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203813373                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      191680251                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34724                       # number of misc regfile writes
system.l2.replacements                          33869                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1819117                       # Total number of references to valid blocks.
system.l2.sampled_refs                          66637                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.298903                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           595.810472                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.278478                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5848.578204                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.912075                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5194.379681                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.004306                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2106.859007                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8936.076783                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6189.037094                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3868.063900                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.018183                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000253                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.178484                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000302                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.158520                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000336                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.064296                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.272707                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.188874                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.118044                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        82231                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        56419                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        28604                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  167254                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            51404                       # number of Writeback hits
system.l2.Writeback_hits::total                 51404                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        82231                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        56419                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28604                       # number of demand (read+write) hits
system.l2.demand_hits::total                   167254                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        82231                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        56419                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28604                       # number of overall hits
system.l2.overall_hits::total                  167254                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13445                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15455                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4928                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 33868                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13445                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15455                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4928                       # number of demand (read+write) misses
system.l2.demand_misses::total                  33868                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13445                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15455                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4928                       # number of overall misses
system.l2.overall_misses::total                 33868                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       417352                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    740672212                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       531802                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    806361636                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       790295                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    272324708                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1821098005                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       417352                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    740672212                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       531802                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    806361636                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       790295                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    272324708                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1821098005                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       417352                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    740672212                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       531802                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    806361636                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       790295                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    272324708                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1821098005                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95676                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        71874                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33532                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              201122                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        51404                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             51404                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95676                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        71874                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33532                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               201122                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95676                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        71874                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33532                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              201122                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.140526                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.215029                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.146964                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.168395                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.140526                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.215029                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.146964                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.168395                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.140526                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.215029                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.146964                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.168395                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 41735.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55089.045147                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 40907.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 52174.806600                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 46487.941176                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 55260.695617                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53770.461940                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 41735.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55089.045147                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 40907.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 52174.806600                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 46487.941176                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 55260.695617                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53770.461940                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 41735.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55089.045147                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 40907.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 52174.806600                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 46487.941176                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 55260.695617                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53770.461940                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11424                       # number of writebacks
system.l2.writebacks::total                     11424                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13445                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15455                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4928                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            33868                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13445                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15455                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4928                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             33868                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13445                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15455                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4928                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            33868                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       359974                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    663299407                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       457595                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    716823713                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       691731                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    243852917                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1625485337                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       359974                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    663299407                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       457595                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    716823713                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       691731                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    243852917                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1625485337                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       359974                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    663299407                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       457595                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    716823713                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       691731                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    243852917                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1625485337                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.140526                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.215029                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.146964                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.168395                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.140526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.215029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.146964                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.168395                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.140526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.215029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.146964                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.168395                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 35997.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49334.280922                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 35199.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46381.346684                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 40690.058824                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 49483.140625                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47994.724725                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 35997.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49334.280922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 35199.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 46381.346684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 40690.058824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 49483.140625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47994.724725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 35997.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49334.280922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 35199.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 46381.346684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 40690.058824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 49483.140625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47994.724725                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997540                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015666190                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846665.800000                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15658529                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15658529                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15658529                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15658529                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15658529                       # number of overall hits
system.cpu0.icache.overall_hits::total       15658529                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       508702                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       508702                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       508702                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       508702                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       508702                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       508702                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15658540                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15658540                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15658540                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15658540                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15658540                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15658540                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46245.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46245.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46245.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46245.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46245.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46245.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       427352                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       427352                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       427352                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       427352                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       427352                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       427352                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42735.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 42735.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 42735.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 42735.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 42735.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 42735.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95676                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191891671                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95932                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2000.288444                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.486881                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.513119                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915964                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084036                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11627297                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11627297                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709485                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709485                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17045                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17045                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19336782                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19336782                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19336782                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19336782                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       356624                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       356624                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           40                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           40                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       356664                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        356664                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       356664                       # number of overall misses
system.cpu0.dcache.overall_misses::total       356664                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10125300686                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10125300686                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1774778                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1774778                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10127075464                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10127075464                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10127075464                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10127075464                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11983921                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11983921                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17045                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17045                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19693446                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19693446                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19693446                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19693446                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029759                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029759                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018111                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018111                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018111                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018111                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28392.089949                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28392.089949                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 44369.450000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 44369.450000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28393.881816                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28393.881816                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28393.881816                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28393.881816                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21541                       # number of writebacks
system.cpu0.dcache.writebacks::total            21541                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       260948                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       260948                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           40                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       260988                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       260988                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       260988                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       260988                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95676                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95676                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95676                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95676                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95676                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95676                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1547880474                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1547880474                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1547880474                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1547880474                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1547880474                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1547880474                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007984                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007984                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004858                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004858                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004858                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004858                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16178.356892                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16178.356892                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16178.356892                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16178.356892                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16178.356892                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16178.356892                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997108                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020203519                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056861.933468                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997108                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15122764                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15122764                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15122764                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15122764                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15122764                       # number of overall hits
system.cpu1.icache.overall_hits::total       15122764                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       723466                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       723466                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       723466                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       723466                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       723466                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       723466                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15122780                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15122780                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15122780                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15122780                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15122780                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15122780                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 45216.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 45216.625000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 45216.625000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 45216.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 45216.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 45216.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       547367                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       547367                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       547367                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       547367                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       547367                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       547367                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42105.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 42105.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 42105.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 42105.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 42105.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 42105.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71874                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181145956                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 72130                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2511.381617                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.713923                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.286077                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901226                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098774                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10457511                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10457511                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6916783                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6916783                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21746                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21746                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16356                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16356                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17374294                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17374294                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17374294                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17374294                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       153599                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       153599                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       153599                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        153599                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       153599                       # number of overall misses
system.cpu1.dcache.overall_misses::total       153599                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4818976212                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4818976212                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4818976212                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4818976212                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4818976212                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4818976212                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10611110                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10611110                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6916783                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6916783                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16356                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16356                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17527893                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17527893                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17527893                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17527893                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014475                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014475                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008763                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008763                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008763                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008763                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31373.747303                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31373.747303                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 31373.747303                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31373.747303                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 31373.747303                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31373.747303                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20445                       # number of writebacks
system.cpu1.dcache.writebacks::total            20445                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81725                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81725                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81725                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81725                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81725                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81725                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71874                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71874                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71874                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71874                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71874                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71874                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1327527074                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1327527074                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1327527074                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1327527074                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1327527074                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1327527074                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006773                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006773                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004101                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004101                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004101                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004101                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18470.198876                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18470.198876                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18470.198876                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18470.198876                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18470.198876                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18470.198876                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.011097                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1022525169                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2208477.686825                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.011097                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025659                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740402                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16174604                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16174604                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16174604                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16174604                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16174604                       # number of overall hits
system.cpu2.icache.overall_hits::total       16174604                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       986129                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       986129                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       986129                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       986129                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       986129                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       986129                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16174623                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16174623                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16174623                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16174623                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16174623                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16174623                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 51901.526316                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 51901.526316                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 51901.526316                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 51901.526316                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 51901.526316                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 51901.526316                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       859966                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       859966                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       859966                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       859966                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       859966                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       859966                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 50586.235294                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50586.235294                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 50586.235294                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50586.235294                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 50586.235294                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50586.235294                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33532                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164895224                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33788                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4880.289570                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.009601                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.990399                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902381                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097619                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10533161                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10533161                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7186607                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7186607                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17392                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17392                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17362                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17362                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17719768                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17719768                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17719768                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17719768                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        68687                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        68687                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        68687                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         68687                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        68687                       # number of overall misses
system.cpu2.dcache.overall_misses::total        68687                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1865748750                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1865748750                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1865748750                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1865748750                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1865748750                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1865748750                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10601848                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10601848                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7186607                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7186607                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17392                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17392                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17362                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17362                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17788455                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17788455                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17788455                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17788455                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006479                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006479                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003861                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003861                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003861                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003861                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 27163.054872                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27163.054872                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 27163.054872                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27163.054872                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 27163.054872                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27163.054872                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9418                       # number of writebacks
system.cpu2.dcache.writebacks::total             9418                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35155                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35155                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35155                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35155                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35155                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35155                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33532                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33532                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33532                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33532                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33532                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33532                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    535634706                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    535634706                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    535634706                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    535634706                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    535634706                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    535634706                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15973.837111                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15973.837111                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15973.837111                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15973.837111                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15973.837111                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15973.837111                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
