// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module lenet_predict_conv2d_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        input_r,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0,
        grp_fu_694_p_din0,
        grp_fu_694_p_din1,
        grp_fu_694_p_opcode,
        grp_fu_694_p_dout0,
        grp_fu_694_p_ce,
        grp_fu_308_p_din0,
        grp_fu_308_p_din1,
        grp_fu_308_p_opcode,
        grp_fu_308_p_dout0,
        grp_fu_308_p_ce,
        grp_fu_303_p_din0,
        grp_fu_303_p_din1,
        grp_fu_303_p_opcode,
        grp_fu_303_p_dout0,
        grp_fu_303_p_ce,
        grp_fu_698_p_din0,
        grp_fu_698_p_din1,
        grp_fu_698_p_dout0,
        grp_fu_698_p_ce
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_state3 = 11'd4;
parameter    ap_ST_fsm_state4 = 11'd8;
parameter    ap_ST_fsm_state5 = 11'd16;
parameter    ap_ST_fsm_state6 = 11'd32;
parameter    ap_ST_fsm_state7 = 11'd64;
parameter    ap_ST_fsm_state8 = 11'd128;
parameter    ap_ST_fsm_state9 = 11'd256;
parameter    ap_ST_fsm_state10 = 11'd512;
parameter    ap_ST_fsm_state11 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [31:0] m_axi_gmem_WDATA;
output  [3:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [31:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] input_r;
output  [12:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [31:0] output_r_d0;
output  [31:0] grp_fu_694_p_din0;
output  [31:0] grp_fu_694_p_din1;
output  [1:0] grp_fu_694_p_opcode;
input  [31:0] grp_fu_694_p_dout0;
output   grp_fu_694_p_ce;
output  [31:0] grp_fu_308_p_din0;
output  [31:0] grp_fu_308_p_din1;
output  [4:0] grp_fu_308_p_opcode;
input  [0:0] grp_fu_308_p_dout0;
output   grp_fu_308_p_ce;
output  [31:0] grp_fu_303_p_din0;
output  [31:0] grp_fu_303_p_din1;
output  [0:0] grp_fu_303_p_opcode;
input  [31:0] grp_fu_303_p_dout0;
output   grp_fu_303_p_ce;
output  [31:0] grp_fu_698_p_din0;
output  [31:0] grp_fu_698_p_din1;
input  [31:0] grp_fu_698_p_dout0;
output   grp_fu_698_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem_ARVALID;
reg[63:0] m_axi_gmem_ARADDR;
reg[0:0] m_axi_gmem_ARID;
reg[31:0] m_axi_gmem_ARLEN;
reg[2:0] m_axi_gmem_ARSIZE;
reg[1:0] m_axi_gmem_ARBURST;
reg[1:0] m_axi_gmem_ARLOCK;
reg[3:0] m_axi_gmem_ARCACHE;
reg[2:0] m_axi_gmem_ARPROT;
reg[3:0] m_axi_gmem_ARQOS;
reg[3:0] m_axi_gmem_ARREGION;
reg[0:0] m_axi_gmem_ARUSER;
reg m_axi_gmem_RREADY;
reg[12:0] output_r_address0;
reg output_r_ce0;
reg output_r_we0;
reg[31:0] output_r_d0;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_190;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state9;
wire   [4:0] select_ln31_fu_385_p3;
reg   [4:0] select_ln31_reg_734;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln30_fu_279_p2;
wire   [9:0] select_ln31_1_fu_402_p3;
reg   [9:0] select_ln31_1_reg_742;
wire   [12:0] select_ln31_2_fu_443_p3;
reg   [12:0] select_ln31_2_reg_748;
wire   [4:0] select_ln31_3_fu_451_p3;
reg   [4:0] select_ln31_3_reg_754;
wire   [0:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_ap_return;
reg   [0:0] targetBlock_reg_760;
wire    ap_CS_fsm_state3;
wire   [31:0] select_ln35_fu_511_p3;
wire    ap_CS_fsm_state4;
wire   [4:0] or_ln32_fu_519_p2;
reg   [4:0] or_ln32_reg_770;
wire   [0:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_ap_return;
reg   [0:0] targetBlock1_reg_776;
wire    ap_CS_fsm_state5;
wire   [31:0] select_ln35_1_fu_531_p3;
wire    ap_CS_fsm_state6;
wire   [12:0] add_ln42_1_fu_606_p2;
reg   [12:0] add_ln42_1_reg_786;
wire    grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_ap_start;
wire    grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_ap_done;
wire    grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_ap_idle;
wire    grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_ap_ready;
wire    grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_AWVALID;
wire   [63:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_AWADDR;
wire   [0:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_AWID;
wire   [31:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_AWLEN;
wire   [2:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_AWSIZE;
wire   [1:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_AWBURST;
wire   [1:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_AWLOCK;
wire   [3:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_AWCACHE;
wire   [2:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_AWPROT;
wire   [3:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_AWQOS;
wire   [3:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_AWREGION;
wire   [0:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_AWUSER;
wire    grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_WVALID;
wire   [31:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_WDATA;
wire   [3:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_WSTRB;
wire    grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_WLAST;
wire   [0:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_WID;
wire   [0:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_WUSER;
wire    grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARVALID;
wire   [63:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARADDR;
wire   [0:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARID;
wire   [31:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARLEN;
wire   [2:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARSIZE;
wire   [1:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARBURST;
wire   [1:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARLOCK;
wire   [3:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARCACHE;
wire   [2:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARPROT;
wire   [3:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARQOS;
wire   [3:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARREGION;
wire   [0:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARUSER;
wire    grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_RREADY;
wire    grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_BREADY;
wire   [31:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_sum_out;
wire    grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_sum_out_ap_vld;
wire   [31:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_sum_8_4_out;
wire    grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_sum_8_4_out_ap_vld;
wire   [31:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_grp_fu_791_p_din0;
wire   [31:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_grp_fu_791_p_din1;
wire   [0:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_grp_fu_791_p_opcode;
wire    grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_grp_fu_791_p_ce;
wire   [31:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_grp_fu_795_p_din0;
wire   [31:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_grp_fu_795_p_din1;
wire    grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_grp_fu_795_p_ce;
wire    grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_ap_start;
wire    grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_ap_done;
wire    grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_ap_idle;
wire    grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_ap_ready;
wire    grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_AWVALID;
wire   [63:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_AWADDR;
wire   [0:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_AWID;
wire   [31:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_AWLEN;
wire   [2:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_AWSIZE;
wire   [1:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_AWBURST;
wire   [1:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_AWLOCK;
wire   [3:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_AWCACHE;
wire   [2:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_AWPROT;
wire   [3:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_AWQOS;
wire   [3:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_AWREGION;
wire   [0:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_AWUSER;
wire    grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_WVALID;
wire   [31:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_WDATA;
wire   [3:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_WSTRB;
wire    grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_WLAST;
wire   [0:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_WID;
wire   [0:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_WUSER;
wire    grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARVALID;
wire   [63:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARADDR;
wire   [0:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARID;
wire   [31:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARLEN;
wire   [2:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARSIZE;
wire   [1:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARBURST;
wire   [1:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARLOCK;
wire   [3:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARCACHE;
wire   [2:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARPROT;
wire   [3:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARQOS;
wire   [3:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARREGION;
wire   [0:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARUSER;
wire    grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_RREADY;
wire    grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_BREADY;
wire   [31:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_sum_9_out;
wire    grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_sum_9_out_ap_vld;
wire   [31:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_sum_16_4_out;
wire    grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_sum_16_4_out_ap_vld;
wire   [31:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_grp_fu_791_p_din0;
wire   [31:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_grp_fu_791_p_din1;
wire   [0:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_grp_fu_791_p_opcode;
wire    grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_grp_fu_791_p_ce;
wire   [31:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_grp_fu_795_p_din0;
wire   [31:0] grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_grp_fu_795_p_din1;
wire    grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_grp_fu_795_p_ce;
reg    grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_ap_start_reg;
reg   [31:0] sum_loc_fu_124;
reg   [31:0] sum_8_4_loc_fu_120;
reg    grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_ap_start_reg;
reg   [31:0] sum_9_loc_fu_116;
reg   [31:0] sum_16_4_loc_fu_112;
wire   [63:0] zext_ln42_fu_598_p1;
wire   [63:0] zext_ln42_1_fu_662_p1;
wire    ap_CS_fsm_state11;
reg   [4:0] j_fu_92;
wire   [4:0] add_ln32_fu_460_p2;
reg   [4:0] i_fu_96;
reg   [8:0] indvar_flatten_fu_100;
wire   [8:0] select_ln31_4_fu_472_p3;
reg   [2:0] f_fu_104;
wire   [2:0] select_ln30_5_fu_371_p3;
reg   [11:0] indvar_flatten39_fu_108;
wire   [11:0] add_ln30_fu_285_p2;
wire   [31:0] select_ln6_fu_584_p3;
wire   [31:0] select_ln6_1_fu_653_p3;
reg   [31:0] grp_fu_180_p0;
wire    ap_CS_fsm_state8;
wire   [2:0] empty_fu_233_p0;
wire   [10:0] empty_fu_233_p1;
wire   [9:0] tmp_s_fu_239_p3;
wire   [6:0] p_shl1_fu_251_p3;
wire   [10:0] p_cast_fu_247_p1;
wire   [10:0] p_shl1_cast_fu_259_p1;
wire   [10:0] empty_43_fu_263_p2;
wire  signed [12:0] p_cast9_fu_269_p1;
wire   [12:0] empty_fu_233_p2;
wire   [0:0] icmp_ln31_fu_297_p2;
wire   [2:0] add_ln30_1_fu_319_p2;
wire   [2:0] p_mid115_fu_329_p0;
wire   [10:0] p_mid115_fu_329_p1;
wire   [12:0] p_mid115_fu_329_p2;
wire   [12:0] empty_44_fu_273_p2;
wire   [0:0] icmp_ln32_fu_359_p2;
wire   [4:0] select_ln30_fu_303_p3;
wire   [0:0] or_ln30_fu_365_p2;
wire   [4:0] select_ln30_1_fu_311_p3;
wire   [4:0] add_ln31_fu_379_p2;
wire   [9:0] select_ln30_3_fu_343_p3;
wire   [9:0] p_mid1_fu_394_p3;
wire   [6:0] p_shl1_mid1_fu_415_p3;
wire   [10:0] p_cast_mid1_fu_411_p1;
wire   [10:0] p_shl1_cast_mid1_fu_423_p1;
wire   [10:0] p_mid14_fu_427_p2;
wire  signed [12:0] p_cast9_mid1_fu_433_p1;
wire   [12:0] select_ln30_2_fu_335_p3;
wire   [12:0] select_ln30_4_fu_351_p3;
wire   [12:0] p_mid16_fu_437_p2;
wire   [8:0] add_ln31_1_fu_466_p2;
wire   [31:0] bitcast_ln6_fu_542_p1;
wire   [7:0] tmp_28_fu_546_p4;
wire   [22:0] trunc_ln6_fu_556_p1;
wire   [0:0] icmp_ln6_6_fu_566_p2;
wire   [0:0] icmp_ln6_fu_560_p2;
wire   [0:0] or_ln6_fu_572_p2;
wire   [0:0] and_ln6_fu_578_p2;
wire   [12:0] zext_ln32_fu_539_p1;
wire   [12:0] add_ln42_fu_593_p2;
wire   [12:0] zext_ln35_fu_603_p1;
wire   [31:0] bitcast_ln6_3_fu_611_p1;
wire   [7:0] tmp_30_fu_615_p4;
wire   [22:0] trunc_ln6_3_fu_625_p1;
wire   [0:0] icmp_ln6_8_fu_635_p2;
wire   [0:0] icmp_ln6_7_fu_629_p2;
wire   [0:0] or_ln6_3_fu_641_p2;
wire   [0:0] and_ln6_3_fu_647_p2;
reg    grp_fu_180_ce;
reg   [31:0] grp_fu_791_p0;
reg   [31:0] grp_fu_791_p1;
reg   [1:0] grp_fu_791_opcode;
reg    grp_fu_791_ce;
reg   [31:0] grp_fu_795_p0;
reg   [31:0] grp_fu_795_p1;
reg    grp_fu_795_ce;
reg   [10:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire   [12:0] empty_fu_233_p00;
wire   [12:0] p_mid115_fu_329_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_ap_start_reg = 1'b0;
#0 grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_ap_start_reg = 1'b0;
end

lenet_predict_conv2d_3_Pipeline_VITIS_LOOP_35_4 grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_ap_start),
    .ap_done(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_ap_done),
    .ap_idle(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_ap_idle),
    .ap_ready(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_ap_ready),
    .m_axi_gmem_AWVALID(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
    .m_axi_gmem_RREADY(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
    .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
    .m_axi_gmem_RID(m_axi_gmem_RID),
    .m_axi_gmem_RFIFONUM(m_axi_gmem_RFIFONUM),
    .m_axi_gmem_RUSER(m_axi_gmem_RUSER),
    .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .select_ln31_2(select_ln31_1_reg_742),
    .select_ln31(select_ln31_reg_734),
    .input_r(input_r),
    .select_ln31_4(select_ln31_3_reg_754),
    .sum_out(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_sum_out),
    .sum_out_ap_vld(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_sum_out_ap_vld),
    .sum_8_4_out(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_sum_8_4_out),
    .sum_8_4_out_ap_vld(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_sum_8_4_out_ap_vld),
    .ap_return(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_ap_return),
    .grp_fu_791_p_din0(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_grp_fu_791_p_din0),
    .grp_fu_791_p_din1(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_grp_fu_791_p_din1),
    .grp_fu_791_p_opcode(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_grp_fu_791_p_opcode),
    .grp_fu_791_p_dout0(grp_fu_303_p_dout0),
    .grp_fu_791_p_ce(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_grp_fu_791_p_ce),
    .grp_fu_795_p_din0(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_grp_fu_795_p_din0),
    .grp_fu_795_p_din1(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_grp_fu_795_p_din1),
    .grp_fu_795_p_dout0(grp_fu_698_p_dout0),
    .grp_fu_795_p_ce(grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_grp_fu_795_p_ce)
);

lenet_predict_conv2d_3_Pipeline_VITIS_LOOP_35_45 grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_ap_start),
    .ap_done(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_ap_done),
    .ap_idle(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_ap_idle),
    .ap_ready(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_ap_ready),
    .m_axi_gmem_AWVALID(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
    .m_axi_gmem_RREADY(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
    .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
    .m_axi_gmem_RID(m_axi_gmem_RID),
    .m_axi_gmem_RFIFONUM(m_axi_gmem_RFIFONUM),
    .m_axi_gmem_RUSER(m_axi_gmem_RUSER),
    .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .select_ln31_1(select_ln31_1_reg_742),
    .or_ln32(or_ln32_reg_770),
    .input_r(input_r),
    .select_ln31_4(select_ln31_3_reg_754),
    .select_ln31(select_ln31_reg_734),
    .sum_9_out(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_sum_9_out),
    .sum_9_out_ap_vld(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_sum_9_out_ap_vld),
    .sum_16_4_out(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_sum_16_4_out),
    .sum_16_4_out_ap_vld(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_sum_16_4_out_ap_vld),
    .ap_return(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_ap_return),
    .grp_fu_791_p_din0(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_grp_fu_791_p_din0),
    .grp_fu_791_p_din1(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_grp_fu_791_p_din1),
    .grp_fu_791_p_opcode(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_grp_fu_791_p_opcode),
    .grp_fu_791_p_dout0(grp_fu_303_p_dout0),
    .grp_fu_791_p_ce(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_grp_fu_791_p_ce),
    .grp_fu_795_p_din0(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_grp_fu_795_p_din0),
    .grp_fu_795_p_din1(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_grp_fu_795_p_din1),
    .grp_fu_795_p_dout0(grp_fu_698_p_dout0),
    .grp_fu_795_p_ce(grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_grp_fu_795_p_ce)
);

lenet_predict_mul_3ns_11ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 13 ))
mul_3ns_11ns_13_1_1_U22(
    .din0(empty_fu_233_p0),
    .din1(empty_fu_233_p1),
    .dout(empty_fu_233_p2)
);

lenet_predict_mul_3ns_11ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 13 ))
mul_3ns_11ns_13_1_1_U23(
    .din0(p_mid115_fu_329_p0),
    .din1(p_mid115_fu_329_p1),
    .dout(p_mid115_fu_329_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_ap_start_reg <= 1'b1;
        end else if ((grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_ap_ready == 1'b1)) begin
            grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_279_p2 == 1'd0))) begin
            grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_ap_start_reg <= 1'b1;
        end else if ((grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_ap_ready == 1'b1)) begin
            grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        f_fu_104 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_279_p2 == 1'd0))) begin
        f_fu_104 <= select_ln30_5_fu_371_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_96 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_279_p2 == 1'd0))) begin
        i_fu_96 <= select_ln31_3_fu_451_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten39_fu_108 <= 12'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_279_p2 == 1'd0))) begin
        indvar_flatten39_fu_108 <= add_ln30_fu_285_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_fu_100 <= 9'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_279_p2 == 1'd0))) begin
        indvar_flatten_fu_100 <= select_ln31_4_fu_472_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        j_fu_92 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_279_p2 == 1'd0))) begin
        j_fu_92 <= add_ln32_fu_460_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln42_1_reg_786 <= add_ln42_1_fu_606_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        or_ln32_reg_770[4 : 1] <= or_ln32_fu_519_p2[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state7))) begin
        reg_190 <= grp_fu_694_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_279_p2 == 1'd0))) begin
        select_ln31_1_reg_742[9 : 5] <= select_ln31_1_fu_402_p3[9 : 5];
        select_ln31_2_reg_748 <= select_ln31_2_fu_443_p3;
        select_ln31_3_reg_754 <= select_ln31_3_fu_451_p3;
        select_ln31_reg_734 <= select_ln31_fu_385_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_sum_16_4_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        sum_16_4_loc_fu_112 <= grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_sum_16_4_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_sum_8_4_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        sum_8_4_loc_fu_120 <= grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_sum_8_4_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_sum_9_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        sum_9_loc_fu_116 <= grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_sum_9_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_sum_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        sum_loc_fu_124 <= grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_sum_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        targetBlock1_reg_776 <= grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        targetBlock_reg_760 <= grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_ap_return;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_279_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_279_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state7) | ((grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_180_ce = 1'b1;
    end else begin
        grp_fu_180_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_180_p0 = select_ln35_1_fu_531_p3;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_180_p0 = select_ln35_fu_511_p3;
    end else begin
        grp_fu_180_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_791_ce = grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_grp_fu_791_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_791_ce = grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_grp_fu_791_p_ce;
    end else begin
        grp_fu_791_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_791_opcode = grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_grp_fu_791_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_791_opcode = grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_grp_fu_791_p_opcode;
    end else begin
        grp_fu_791_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_791_p0 = grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_grp_fu_791_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_791_p0 = grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_grp_fu_791_p_din0;
    end else begin
        grp_fu_791_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_791_p1 = grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_grp_fu_791_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_791_p1 = grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_grp_fu_791_p_din1;
    end else begin
        grp_fu_791_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_795_ce = grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_grp_fu_795_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_795_ce = grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_grp_fu_795_p_ce;
    end else begin
        grp_fu_795_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_795_p0 = grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_grp_fu_795_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_795_p0 = grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_grp_fu_795_p_din0;
    end else begin
        grp_fu_795_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_795_p1 = grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_grp_fu_795_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_795_p1 = grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_grp_fu_795_p_din1;
    end else begin
        grp_fu_795_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem_ARADDR = grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_279_p2 == 1'd0)))) begin
        m_axi_gmem_ARADDR = grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARADDR;
    end else begin
        m_axi_gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem_ARBURST = grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_279_p2 == 1'd0)))) begin
        m_axi_gmem_ARBURST = grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARBURST;
    end else begin
        m_axi_gmem_ARBURST = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem_ARCACHE = grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_279_p2 == 1'd0)))) begin
        m_axi_gmem_ARCACHE = grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARCACHE;
    end else begin
        m_axi_gmem_ARCACHE = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem_ARID = grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARID;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_279_p2 == 1'd0)))) begin
        m_axi_gmem_ARID = grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARID;
    end else begin
        m_axi_gmem_ARID = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem_ARLEN = grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_279_p2 == 1'd0)))) begin
        m_axi_gmem_ARLEN = grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARLEN;
    end else begin
        m_axi_gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem_ARLOCK = grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_279_p2 == 1'd0)))) begin
        m_axi_gmem_ARLOCK = grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARLOCK;
    end else begin
        m_axi_gmem_ARLOCK = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem_ARPROT = grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_279_p2 == 1'd0)))) begin
        m_axi_gmem_ARPROT = grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARPROT;
    end else begin
        m_axi_gmem_ARPROT = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem_ARQOS = grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_279_p2 == 1'd0)))) begin
        m_axi_gmem_ARQOS = grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARQOS;
    end else begin
        m_axi_gmem_ARQOS = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem_ARREGION = grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_279_p2 == 1'd0)))) begin
        m_axi_gmem_ARREGION = grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARREGION;
    end else begin
        m_axi_gmem_ARREGION = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem_ARSIZE = grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_279_p2 == 1'd0)))) begin
        m_axi_gmem_ARSIZE = grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARSIZE;
    end else begin
        m_axi_gmem_ARSIZE = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem_ARUSER = grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_279_p2 == 1'd0)))) begin
        m_axi_gmem_ARUSER = grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARUSER;
    end else begin
        m_axi_gmem_ARUSER = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem_ARVALID = grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_279_p2 == 1'd0)))) begin
        m_axi_gmem_ARVALID = grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_ARVALID;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem_RREADY = grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_279_p2 == 1'd0)))) begin
        m_axi_gmem_RREADY = grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_m_axi_gmem_RREADY;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        output_r_address0 = zext_ln42_1_fu_662_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        output_r_address0 = zext_ln42_fu_598_p1;
    end else begin
        output_r_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9))) begin
        output_r_ce0 = 1'b1;
    end else begin
        output_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        output_r_d0 = select_ln6_1_fu_653_p3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        output_r_d0 = select_ln6_fu_584_p3;
    end else begin
        output_r_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9))) begin
        output_r_we0 = 1'b1;
    end else begin
        output_r_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln30_fu_279_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln30_1_fu_319_p2 = (f_fu_104 + 3'd1);

assign add_ln30_fu_285_p2 = (indvar_flatten39_fu_108 + 12'd1);

assign add_ln31_1_fu_466_p2 = (indvar_flatten_fu_100 + 9'd1);

assign add_ln31_fu_379_p2 = (select_ln30_fu_303_p3 + 5'd1);

assign add_ln32_fu_460_p2 = (select_ln31_fu_385_p3 + 5'd2);

assign add_ln42_1_fu_606_p2 = (zext_ln35_fu_603_p1 + select_ln31_2_reg_748);

assign add_ln42_fu_593_p2 = (zext_ln32_fu_539_p1 + select_ln31_2_reg_748);

assign and_ln6_3_fu_647_p2 = (or_ln6_3_fu_641_p2 & grp_fu_308_p_dout0);

assign and_ln6_fu_578_p2 = (or_ln6_fu_572_p2 & grp_fu_308_p_dout0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign bitcast_ln6_3_fu_611_p1 = reg_190;

assign bitcast_ln6_fu_542_p1 = reg_190;

assign empty_43_fu_263_p2 = (p_cast_fu_247_p1 - p_shl1_cast_fu_259_p1);

assign empty_44_fu_273_p2 = ($signed(p_cast9_fu_269_p1) + $signed(empty_fu_233_p2));

assign empty_fu_233_p0 = empty_fu_233_p00;

assign empty_fu_233_p00 = f_fu_104;

assign empty_fu_233_p1 = 13'd784;

assign grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_ap_start = grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167_ap_start_reg;

assign grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_ap_start = grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155_ap_start_reg;

assign grp_fu_303_p_ce = grp_fu_791_ce;

assign grp_fu_303_p_din0 = grp_fu_791_p0;

assign grp_fu_303_p_din1 = grp_fu_791_p1;

assign grp_fu_303_p_opcode = grp_fu_791_opcode;

assign grp_fu_308_p_ce = 1'b1;

assign grp_fu_308_p_din0 = reg_190;

assign grp_fu_308_p_din1 = 32'd0;

assign grp_fu_308_p_opcode = 5'd2;

assign grp_fu_694_p_ce = grp_fu_180_ce;

assign grp_fu_694_p_din0 = grp_fu_180_p0;

assign grp_fu_694_p_din1 = 32'd0;

assign grp_fu_694_p_opcode = 2'd0;

assign grp_fu_698_p_ce = grp_fu_795_ce;

assign grp_fu_698_p_din0 = grp_fu_795_p0;

assign grp_fu_698_p_din1 = grp_fu_795_p1;

assign icmp_ln30_fu_279_p2 = ((indvar_flatten39_fu_108 == 12'd2352) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_297_p2 = ((indvar_flatten_fu_100 == 9'd392) ? 1'b1 : 1'b0);

assign icmp_ln32_fu_359_p2 = ((j_fu_92 < 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln6_6_fu_566_p2 = ((trunc_ln6_fu_556_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln6_7_fu_629_p2 = ((tmp_30_fu_615_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln6_8_fu_635_p2 = ((trunc_ln6_3_fu_625_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln6_fu_560_p2 = ((tmp_28_fu_546_p4 != 8'd255) ? 1'b1 : 1'b0);

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_WDATA = 32'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 4'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign or_ln30_fu_365_p2 = (icmp_ln32_fu_359_p2 | icmp_ln31_fu_297_p2);

assign or_ln32_fu_519_p2 = (select_ln31_reg_734 | 5'd1);

assign or_ln6_3_fu_641_p2 = (icmp_ln6_8_fu_635_p2 | icmp_ln6_7_fu_629_p2);

assign or_ln6_fu_572_p2 = (icmp_ln6_fu_560_p2 | icmp_ln6_6_fu_566_p2);

assign p_cast9_fu_269_p1 = $signed(empty_43_fu_263_p2);

assign p_cast9_mid1_fu_433_p1 = $signed(p_mid14_fu_427_p2);

assign p_cast_fu_247_p1 = tmp_s_fu_239_p3;

assign p_cast_mid1_fu_411_p1 = p_mid1_fu_394_p3;

assign p_mid115_fu_329_p0 = p_mid115_fu_329_p00;

assign p_mid115_fu_329_p00 = add_ln30_1_fu_319_p2;

assign p_mid115_fu_329_p1 = 13'd784;

assign p_mid14_fu_427_p2 = (p_cast_mid1_fu_411_p1 - p_shl1_cast_mid1_fu_423_p1);

assign p_mid16_fu_437_p2 = ($signed(p_cast9_mid1_fu_433_p1) + $signed(select_ln30_2_fu_335_p3));

assign p_mid1_fu_394_p3 = {{add_ln31_fu_379_p2}, {5'd0}};

assign p_shl1_cast_fu_259_p1 = p_shl1_fu_251_p3;

assign p_shl1_cast_mid1_fu_423_p1 = p_shl1_mid1_fu_415_p3;

assign p_shl1_fu_251_p3 = {{i_fu_96}, {2'd0}};

assign p_shl1_mid1_fu_415_p3 = {{add_ln31_fu_379_p2}, {2'd0}};

assign select_ln30_1_fu_311_p3 = ((icmp_ln31_fu_297_p2[0:0] == 1'b1) ? 5'd0 : j_fu_92);

assign select_ln30_2_fu_335_p3 = ((icmp_ln31_fu_297_p2[0:0] == 1'b1) ? p_mid115_fu_329_p2 : empty_fu_233_p2);

assign select_ln30_3_fu_343_p3 = ((icmp_ln31_fu_297_p2[0:0] == 1'b1) ? 10'd0 : tmp_s_fu_239_p3);

assign select_ln30_4_fu_351_p3 = ((icmp_ln31_fu_297_p2[0:0] == 1'b1) ? p_mid115_fu_329_p2 : empty_44_fu_273_p2);

assign select_ln30_5_fu_371_p3 = ((icmp_ln31_fu_297_p2[0:0] == 1'b1) ? add_ln30_1_fu_319_p2 : f_fu_104);

assign select_ln30_fu_303_p3 = ((icmp_ln31_fu_297_p2[0:0] == 1'b1) ? 5'd0 : i_fu_96);

assign select_ln31_1_fu_402_p3 = ((or_ln30_fu_365_p2[0:0] == 1'b1) ? select_ln30_3_fu_343_p3 : p_mid1_fu_394_p3);

assign select_ln31_2_fu_443_p3 = ((or_ln30_fu_365_p2[0:0] == 1'b1) ? select_ln30_4_fu_351_p3 : p_mid16_fu_437_p2);

assign select_ln31_3_fu_451_p3 = ((or_ln30_fu_365_p2[0:0] == 1'b1) ? select_ln30_fu_303_p3 : add_ln31_fu_379_p2);

assign select_ln31_4_fu_472_p3 = ((icmp_ln31_fu_297_p2[0:0] == 1'b1) ? 9'd1 : add_ln31_1_fu_466_p2);

assign select_ln31_fu_385_p3 = ((or_ln30_fu_365_p2[0:0] == 1'b1) ? select_ln30_1_fu_311_p3 : 5'd0);

assign select_ln35_1_fu_531_p3 = ((targetBlock1_reg_776[0:0] == 1'b1) ? sum_9_loc_fu_116 : sum_16_4_loc_fu_112);

assign select_ln35_fu_511_p3 = ((targetBlock_reg_760[0:0] == 1'b1) ? sum_loc_fu_124 : sum_8_4_loc_fu_120);

assign select_ln6_1_fu_653_p3 = ((and_ln6_3_fu_647_p2[0:0] == 1'b1) ? reg_190 : 32'd0);

assign select_ln6_fu_584_p3 = ((and_ln6_fu_578_p2[0:0] == 1'b1) ? reg_190 : 32'd0);

assign tmp_28_fu_546_p4 = {{bitcast_ln6_fu_542_p1[30:23]}};

assign tmp_30_fu_615_p4 = {{bitcast_ln6_3_fu_611_p1[30:23]}};

assign tmp_s_fu_239_p3 = {{i_fu_96}, {5'd0}};

assign trunc_ln6_3_fu_625_p1 = bitcast_ln6_3_fu_611_p1[22:0];

assign trunc_ln6_fu_556_p1 = bitcast_ln6_fu_542_p1[22:0];

assign zext_ln32_fu_539_p1 = select_ln31_reg_734;

assign zext_ln35_fu_603_p1 = or_ln32_reg_770;

assign zext_ln42_1_fu_662_p1 = add_ln42_1_reg_786;

assign zext_ln42_fu_598_p1 = add_ln42_fu_593_p2;

always @ (posedge ap_clk) begin
    select_ln31_1_reg_742[4:0] <= 5'b00000;
    or_ln32_reg_770[0] <= 1'b1;
end

endmodule //lenet_predict_conv2d_3
