/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Feb  2 13:25:24 2017
 *                 Full Compile MD5 Checksum  58abe74557319e3069fbd53a8216f666
 *                     (minus title and desc)
 *                 MD5 Checksum               51a937223d1c9c36a33b87dd7a9b9e52
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1255
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL
 *
 *
********************************************************************************/

#ifndef BCHP_WEBHIF_L1_MASK_H__
#define BCHP_WEBHIF_L1_MASK_H__

/***************************************************************************
 *WEBHIF_L1_MASK - WEBHIF L1 INTR Mask Registers
 ***************************************************************************/
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK         0x204a2100 /* [RW][32] WebHIF Interrupt Mask Register 0 */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK         0x204a2104 /* [RW][32] WebHIF Interrupt Mask Register 1 */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK         0x204a2108 /* [RW][32] WebHIF Interrupt Mask Register 2 */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK         0x204a210c /* [RW][32] WebHIF Interrupt Mask Register 3 */
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK         0x204a2110 /* [RW][32] WebHIF Interrupt Mask Register 4 */

/***************************************************************************
 *INTR_W0_MASK - WebHIF Interrupt Mask Register 0
 ***************************************************************************/
/* WEBHIF_L1_MASK :: INTR_W0_MASK :: HIF_CPU_INTR [31:31] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_HIF_CPU_INTR_MASK         0x80000000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_HIF_CPU_INTR_SHIFT        31
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_HIF_CPU_INTR_DEFAULT      0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: SPARE_18_CPU_INTR [30:30] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_18_CPU_INTR_MASK    0x40000000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_18_CPU_INTR_SHIFT   30
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_18_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: SPARE_17_CPU_INTR [29:29] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_17_CPU_INTR_MASK    0x20000000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_17_CPU_INTR_SHIFT   29
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_17_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: SPARE_16_CPU_INTR [28:28] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_16_CPU_INTR_MASK    0x10000000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_16_CPU_INTR_SHIFT   28
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_16_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: SPARE_15_CPU_INTR [27:27] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_15_CPU_INTR_MASK    0x08000000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_15_CPU_INTR_SHIFT   27
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_15_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: SPARE_14_CPU_INTR [26:26] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_14_CPU_INTR_MASK    0x04000000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_14_CPU_INTR_SHIFT   26
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_14_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: MOCA_CPU_INTR [25:25] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_MOCA_CPU_INTR_MASK        0x02000000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_MOCA_CPU_INTR_SHIFT       25
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_MOCA_CPU_INTR_DEFAULT     0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: SPARE_56_CPU_INTR [24:24] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_56_CPU_INTR_MASK    0x01000000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_56_CPU_INTR_SHIFT   24
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_56_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: MEMC0_CPU_INTR [23:23] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_MEMC0_CPU_INTR_MASK       0x00800000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_MEMC0_CPU_INTR_SHIFT      23
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_MEMC0_CPU_INTR_DEFAULT    0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: SPARE_13_CPU_INTR [22:22] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_13_CPU_INTR_MASK    0x00400000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_13_CPU_INTR_SHIFT   22
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_13_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: SPARE_12_CPU_INTR [21:21] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_12_CPU_INTR_MASK    0x00200000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_12_CPU_INTR_SHIFT   21
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_12_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: SPARE_11_CPU_INTR [20:20] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_11_CPU_INTR_MASK    0x00100000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_11_CPU_INTR_SHIFT   20
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_11_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: SPARE_10_CPU_INTR [19:19] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_10_CPU_INTR_MASK    0x00080000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_10_CPU_INTR_SHIFT   19
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_10_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: AVS_CPU_INTR [18:18] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_AVS_CPU_INTR_MASK         0x00040000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_AVS_CPU_INTR_SHIFT        18
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_AVS_CPU_INTR_DEFAULT      0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: SYS_PM_BBM_CPU_INTR [17:17] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SYS_PM_BBM_CPU_INTR_MASK  0x00020000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SYS_PM_BBM_CPU_INTR_SHIFT 17
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SYS_PM_BBM_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: SPARE_9_CPU_INTR [16:16] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_9_CPU_INTR_MASK     0x00010000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_9_CPU_INTR_SHIFT    16
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_9_CPU_INTR_DEFAULT  0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: SPARE_8_CPU_INTR [15:15] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_8_CPU_INTR_MASK     0x00008000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_8_CPU_INTR_SHIFT    15
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_8_CPU_INTR_DEFAULT  0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: SPARE_7_CPU_INTR [14:14] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_7_CPU_INTR_MASK     0x00004000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_7_CPU_INTR_SHIFT    14
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_7_CPU_INTR_DEFAULT  0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: SPARE_6_CPU_INTR [13:13] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_6_CPU_INTR_MASK     0x00002000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_6_CPU_INTR_SHIFT    13
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_6_CPU_INTR_DEFAULT  0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: SPARE_5_CPU_INTR [12:12] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_5_CPU_INTR_MASK     0x00001000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_5_CPU_INTR_SHIFT    12
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_5_CPU_INTR_DEFAULT  0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: SPARE_4_CPU_INTR [11:11] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_4_CPU_INTR_MASK     0x00000800
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_4_CPU_INTR_SHIFT    11
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_4_CPU_INTR_DEFAULT  0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: CMDB_IRQ_1_CPU_INTR [10:10] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CMDB_IRQ_1_CPU_INTR_MASK  0x00000400
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CMDB_IRQ_1_CPU_INTR_SHIFT 10
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CMDB_IRQ_1_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: CMDB_IRQ_0_CPU_INTR [09:09] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CMDB_IRQ_0_CPU_INTR_MASK  0x00000200
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CMDB_IRQ_0_CPU_INTR_SHIFT 9
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CMDB_IRQ_0_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: CMDA_IRQ_1_CPU_INTR [08:08] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CMDA_IRQ_1_CPU_INTR_MASK  0x00000100
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CMDA_IRQ_1_CPU_INTR_SHIFT 8
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CMDA_IRQ_1_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: CMDA_IRQ_0_CPU_INTR [07:07] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CMDA_IRQ_0_CPU_INTR_MASK  0x00000080
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CMDA_IRQ_0_CPU_INTR_SHIFT 7
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CMDA_IRQ_0_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: NMI_PIN_CPU_INTR [06:06] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_NMI_PIN_CPU_INTR_MASK     0x00000040
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_NMI_PIN_CPU_INTR_SHIFT    6
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_NMI_PIN_CPU_INTR_DEFAULT  0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: CPU_ACCESS_VIOL1_CPU_INTR [05:05] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_ACCESS_VIOL1_CPU_INTR_MASK 0x00000020
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_ACCESS_VIOL1_CPU_INTR_SHIFT 5
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_ACCESS_VIOL1_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: CPU_ACCESS_VIOL0_CPU_INTR [04:04] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_ACCESS_VIOL0_CPU_INTR_MASK 0x00000010
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_ACCESS_VIOL0_CPU_INTR_SHIFT 4
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_ACCESS_VIOL0_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: SPARE_44_CPU_INTR [03:03] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_44_CPU_INTR_MASK    0x00000008
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_44_CPU_INTR_SHIFT   3
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_44_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: SPARE_43_CPU_INTR [02:02] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_43_CPU_INTR_MASK    0x00000004
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_43_CPU_INTR_SHIFT   2
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_43_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: SPARE_42_CPU_INTR [01:01] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_42_CPU_INTR_MASK    0x00000002
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_42_CPU_INTR_SHIFT   1
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_42_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: SPARE_41_CPU_INTR [00:00] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_41_CPU_INTR_MASK    0x00000001
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_41_CPU_INTR_SHIFT   0
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SPARE_41_CPU_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W1_MASK - WebHIF Interrupt Mask Register 1
 ***************************************************************************/
/* WEBHIF_L1_MASK :: INTR_W1_MASK :: SYS_CPU_INTR [31:31] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SYS_CPU_INTR_MASK         0x80000000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SYS_CPU_INTR_SHIFT        31
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SYS_CPU_INTR_DEFAULT      0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: SPARE_25_CPU_INTR [30:30] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SPARE_25_CPU_INTR_MASK    0x40000000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SPARE_25_CPU_INTR_SHIFT   30
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SPARE_25_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: SPARE_24_CPU_INTR [29:29] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SPARE_24_CPU_INTR_MASK    0x20000000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SPARE_24_CPU_INTR_SHIFT   29
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SPARE_24_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: SPARE_23_CPU_INTR [28:28] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SPARE_23_CPU_INTR_MASK    0x10000000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SPARE_23_CPU_INTR_SHIFT   28
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SPARE_23_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: SPARE_22_CPU_INTR [27:27] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SPARE_22_CPU_INTR_MASK    0x08000000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SPARE_22_CPU_INTR_SHIFT   27
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SPARE_22_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: SPARE_21_CPU_INTR [26:26] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SPARE_21_CPU_INTR_MASK    0x04000000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SPARE_21_CPU_INTR_SHIFT   26
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SPARE_21_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: PCIE1_MSI_CPU_INTR [25:25] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE1_MSI_CPU_INTR_MASK   0x02000000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE1_MSI_CPU_INTR_SHIFT  25
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE1_MSI_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: PCIE0_MSI_CPU_INTR [24:24] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE0_MSI_CPU_INTR_MASK   0x01000000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE0_MSI_CPU_INTR_SHIFT  24
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE0_MSI_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: PCIE1_NMI_CPU_INTR [23:23] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE1_NMI_CPU_INTR_MASK   0x00800000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE1_NMI_CPU_INTR_SHIFT  23
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE1_NMI_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: PCIE1_INTR_CPU_INTR [22:22] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE1_INTR_CPU_INTR_MASK  0x00400000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE1_INTR_CPU_INTR_SHIFT 22
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE1_INTR_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: PCIE1_INTD_CPU_INTR [21:21] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE1_INTD_CPU_INTR_MASK  0x00200000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE1_INTD_CPU_INTR_SHIFT 21
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE1_INTD_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: PCIE1_INTC_CPU_INTR [20:20] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE1_INTC_CPU_INTR_MASK  0x00100000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE1_INTC_CPU_INTR_SHIFT 20
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE1_INTC_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: PCIE1_INTB_CPU_INTR [19:19] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE1_INTB_CPU_INTR_MASK  0x00080000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE1_INTB_CPU_INTR_SHIFT 19
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE1_INTB_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: PCIE1_INTA_CPU_INTR [18:18] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE1_INTA_CPU_INTR_MASK  0x00040000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE1_INTA_CPU_INTR_SHIFT 18
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE1_INTA_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: PCIE1_ERR_ATTN_CPU_INTR [17:17] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE1_ERR_ATTN_CPU_INTR_MASK 0x00020000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE1_ERR_ATTN_CPU_INTR_SHIFT 17
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE1_ERR_ATTN_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: PCIE0_NMI_CPU_INTR [16:16] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE0_NMI_CPU_INTR_MASK   0x00010000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE0_NMI_CPU_INTR_SHIFT  16
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE0_NMI_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: PCIE0_INTR_CPU_INTR [15:15] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE0_INTR_CPU_INTR_MASK  0x00008000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE0_INTR_CPU_INTR_SHIFT 15
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE0_INTR_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: PCIE0_INTD_CPU_INTR [14:14] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE0_INTD_CPU_INTR_MASK  0x00004000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE0_INTD_CPU_INTR_SHIFT 14
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE0_INTD_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: PCIE0_INTC_CPU_INTR [13:13] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE0_INTC_CPU_INTR_MASK  0x00002000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE0_INTC_CPU_INTR_SHIFT 13
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE0_INTC_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: PCIE0_INTB_CPU_INTR [12:12] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE0_INTB_CPU_INTR_MASK  0x00001000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE0_INTB_CPU_INTR_SHIFT 12
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE0_INTB_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: PCIE0_INTA_CPU_INTR [11:11] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE0_INTA_CPU_INTR_MASK  0x00000800
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE0_INTA_CPU_INTR_SHIFT 11
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE0_INTA_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: PCIE0_ERR_ATTN_CPU_INTR [10:10] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE0_ERR_ATTN_CPU_INTR_MASK 0x00000400
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE0_ERR_ATTN_CPU_INTR_SHIFT 10
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE0_ERR_ATTN_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: WEBHIF_NMI_CPU_INTR [09:09] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_WEBHIF_NMI_CPU_INTR_MASK  0x00000200
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_WEBHIF_NMI_CPU_INTR_SHIFT 9
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_WEBHIF_NMI_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: WEBHIF_TIMER_CPU_INTR [08:08] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_WEBHIF_TIMER_CPU_INTR_MASK 0x00000100
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_WEBHIF_TIMER_CPU_INTR_SHIFT 8
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_WEBHIF_TIMER_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: WEBHIF_STB_IPI0_CPU_INTR [07:07] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_WEBHIF_STB_IPI0_CPU_INTR_MASK 0x00000080
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_WEBHIF_STB_IPI0_CPU_INTR_SHIFT 7
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_WEBHIF_STB_IPI0_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: WEBHIF_IPI0_CPU_INTR [06:06] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_WEBHIF_IPI0_CPU_INTR_MASK 0x00000040
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_WEBHIF_IPI0_CPU_INTR_SHIFT 6
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_WEBHIF_IPI0_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: WEBHIF_CPU_INTR [05:05] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_WEBHIF_CPU_INTR_MASK      0x00000020
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_WEBHIF_CPU_INTR_SHIFT     5
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_WEBHIF_CPU_INTR_DEFAULT   0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: SDIO1_0_CPU_INTR [04:04] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SDIO1_0_CPU_INTR_MASK     0x00000010
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SDIO1_0_CPU_INTR_SHIFT    4
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SDIO1_0_CPU_INTR_DEFAULT  0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: SDIO0_0_CPU_INTR [03:03] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SDIO0_0_CPU_INTR_MASK     0x00000008
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SDIO0_0_CPU_INTR_SHIFT    3
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SDIO0_0_CPU_INTR_DEFAULT  0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: IPI1_CPU_INTR [02:02] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_IPI1_CPU_INTR_MASK        0x00000004
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_IPI1_CPU_INTR_SHIFT       2
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_IPI1_CPU_INTR_DEFAULT     0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: IPI0_CPU_INTR [01:01] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_IPI0_CPU_INTR_MASK        0x00000002
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_IPI0_CPU_INTR_SHIFT       1
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_IPI0_CPU_INTR_DEFAULT     0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: HIF_SPI_CPU_INTR [00:00] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_HIF_SPI_CPU_INTR_MASK     0x00000001
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_HIF_SPI_CPU_INTR_SHIFT    0
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_HIF_SPI_CPU_INTR_DEFAULT  0x00000001

/***************************************************************************
 *INTR_W2_MASK - WebHIF Interrupt Mask Register 2
 ***************************************************************************/
/* WEBHIF_L1_MASK :: INTR_W2_MASK :: PCIE2_MSI_CPU_INTR [31:31] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_PCIE2_MSI_CPU_INTR_MASK   0x80000000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_PCIE2_MSI_CPU_INTR_SHIFT  31
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_PCIE2_MSI_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: PCIE2_NMI_CPU_INTR [30:30] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_PCIE2_NMI_CPU_INTR_MASK   0x40000000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_PCIE2_NMI_CPU_INTR_SHIFT  30
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_PCIE2_NMI_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: PCIE2_INTR_CPU_INTR [29:29] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_PCIE2_INTR_CPU_INTR_MASK  0x20000000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_PCIE2_INTR_CPU_INTR_SHIFT 29
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_PCIE2_INTR_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: PCIE2_INTD_CPU_INTR [28:28] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_PCIE2_INTD_CPU_INTR_MASK  0x10000000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_PCIE2_INTD_CPU_INTR_SHIFT 28
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_PCIE2_INTD_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: PCIE2_INTC_CPU_INTR [27:27] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_PCIE2_INTC_CPU_INTR_MASK  0x08000000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_PCIE2_INTC_CPU_INTR_SHIFT 27
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_PCIE2_INTC_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: PCIE2_INTB_CPU_INTR [26:26] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_PCIE2_INTB_CPU_INTR_MASK  0x04000000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_PCIE2_INTB_CPU_INTR_SHIFT 26
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_PCIE2_INTB_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: PCIE2_INTA_CPU_INTR [25:25] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_PCIE2_INTA_CPU_INTR_MASK  0x02000000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_PCIE2_INTA_CPU_INTR_SHIFT 25
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_PCIE2_INTA_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: PCIE2_ERR_ATTN_CPU_INTR [24:24] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_PCIE2_ERR_ATTN_CPU_INTR_MASK 0x01000000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_PCIE2_ERR_ATTN_CPU_INTR_SHIFT 24
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_PCIE2_ERR_ATTN_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: USB1_USBD_CPU_INTR [23:23] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB1_USBD_CPU_INTR_MASK   0x00800000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB1_USBD_CPU_INTR_SHIFT  23
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB1_USBD_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: USB1_XHCI_0_CPU_INTR [22:22] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB1_XHCI_0_CPU_INTR_MASK 0x00400000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB1_XHCI_0_CPU_INTR_SHIFT 22
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB1_XHCI_0_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: USB0_XHCI_0_CPU_INTR [21:21] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB0_XHCI_0_CPU_INTR_MASK 0x00200000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB0_XHCI_0_CPU_INTR_SHIFT 21
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB0_XHCI_0_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: USB1_OHCI_0_CPU_INTR [20:20] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB1_OHCI_0_CPU_INTR_MASK 0x00100000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB1_OHCI_0_CPU_INTR_SHIFT 20
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB1_OHCI_0_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: USB0_OHCI_0_CPU_INTR [19:19] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB0_OHCI_0_CPU_INTR_MASK 0x00080000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB0_OHCI_0_CPU_INTR_SHIFT 19
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB0_OHCI_0_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: USB1_EHCI_0_CPU_INTR [18:18] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB1_EHCI_0_CPU_INTR_MASK 0x00040000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB1_EHCI_0_CPU_INTR_SHIFT 18
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB1_EHCI_0_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: USB0_EHCI_0_CPU_INTR [17:17] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB0_EHCI_0_CPU_INTR_MASK 0x00020000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB0_EHCI_0_CPU_INTR_SHIFT 17
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB0_EHCI_0_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: USB0_BRIDGE_CPU_INTR [16:16] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB0_BRIDGE_CPU_INTR_MASK 0x00010000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB0_BRIDGE_CPU_INTR_SHIFT 16
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB0_BRIDGE_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: UART_RG_CPU_INTR [15:15] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UART_RG_CPU_INTR_MASK     0x00008000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UART_RG_CPU_INTR_SHIFT    15
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UART_RG_CPU_INTR_DEFAULT  0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: UPG_UART2_CPU_INTR [14:14] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_UART2_CPU_INTR_MASK   0x00004000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_UART2_CPU_INTR_SHIFT  14
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_UART2_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: UPG_UART1_CPU_INTR [13:13] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_UART1_CPU_INTR_MASK   0x00002000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_UART1_CPU_INTR_SHIFT  13
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_UART1_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: UPG_UART0_CPU_INTR [12:12] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_UART0_CPU_INTR_MASK   0x00001000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_UART0_CPU_INTR_SHIFT  12
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_UART0_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: UPG_TMR_CPU_INTR [11:11] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_TMR_CPU_INTR_MASK     0x00000800
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_TMR_CPU_INTR_SHIFT    11
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_TMR_CPU_INTR_DEFAULT  0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: UPG_SPI_CPU_INTR [10:10] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_SPI_CPU_INTR_MASK     0x00000400
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_SPI_CPU_INTR_SHIFT    10
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_SPI_CPU_INTR_DEFAULT  0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: SPARE_40_CPU_INTR [09:09] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_SPARE_40_CPU_INTR_MASK    0x00000200
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_SPARE_40_CPU_INTR_SHIFT   9
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_SPARE_40_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: SPARE_39_CPU_INTR [08:08] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_SPARE_39_CPU_INTR_MASK    0x00000100
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_SPARE_39_CPU_INTR_SHIFT   8
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_SPARE_39_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: UPG_MAIN_AON_CPU_INTR [07:07] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_MAIN_AON_CPU_INTR_MASK 0x00000080
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_MAIN_AON_CPU_INTR_SHIFT 7
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_MAIN_AON_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: UPG_MAIN_CPU_INTR [06:06] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_MAIN_CPU_INTR_MASK    0x00000040
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_MAIN_CPU_INTR_SHIFT   6
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_MAIN_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: UPG_BSC_AON_CPU_INTR [05:05] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_BSC_AON_CPU_INTR_MASK 0x00000020
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_BSC_AON_CPU_INTR_SHIFT 5
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_BSC_AON_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: UPG_BSC_CPU_INTR [04:04] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_BSC_CPU_INTR_MASK     0x00000010
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_BSC_CPU_INTR_SHIFT    4
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_BSC_CPU_INTR_DEFAULT  0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: UPG_AUX_AON_CPU_INTR [03:03] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_AUX_AON_CPU_INTR_MASK 0x00000008
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_AUX_AON_CPU_INTR_SHIFT 3
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_AUX_AON_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: UPG_AUX_CPU_INTR [02:02] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_AUX_CPU_INTR_MASK     0x00000004
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_AUX_CPU_INTR_SHIFT    2
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_AUX_CPU_INTR_DEFAULT  0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: SYS_PM_CPU_INTR [01:01] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_SYS_PM_CPU_INTR_MASK      0x00000002
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_SYS_PM_CPU_INTR_SHIFT     1
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_SYS_PM_CPU_INTR_DEFAULT   0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: SYS_AON_CPU_INTR [00:00] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_SYS_AON_CPU_INTR_MASK     0x00000001
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_SYS_AON_CPU_INTR_SHIFT    0
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_SYS_AON_CPU_INTR_DEFAULT  0x00000001

/***************************************************************************
 *INTR_W3_MASK - WebHIF Interrupt Mask Register 3
 ***************************************************************************/
/* WEBHIF_L1_MASK :: INTR_W3_MASK :: FPM_CPU_INTR [31:31] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_FPM_CPU_INTR_MASK         0x80000000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_FPM_CPU_INTR_SHIFT        31
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_FPM_CPU_INTR_DEFAULT      0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: DFAP_RG_CPU_INTR [30:30] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_DFAP_RG_CPU_INTR_MASK     0x40000000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_DFAP_RG_CPU_INTR_SHIFT    30
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_DFAP_RG_CPU_INTR_DEFAULT  0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: DFAP_STB_CPU_INTR [29:29] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_DFAP_STB_CPU_INTR_MASK    0x20000000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_DFAP_STB_CPU_INTR_SHIFT   29
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_DFAP_STB_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: SPARE_38_CPU_INTR [28:28] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_38_CPU_INTR_MASK    0x10000000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_38_CPU_INTR_SHIFT   28
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_38_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: SPARE_37_CPU_INTR [27:27] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_37_CPU_INTR_MASK    0x08000000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_37_CPU_INTR_SHIFT   27
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_37_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: UNIMAC_CM_WOL_CPU_INTR [26:26] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_UNIMAC_CM_WOL_CPU_INTR_MASK 0x04000000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_UNIMAC_CM_WOL_CPU_INTR_SHIFT 26
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_UNIMAC_CM_WOL_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: UNIMAC_CM_CPU_INTR [25:25] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_UNIMAC_CM_CPU_INTR_MASK   0x02000000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_UNIMAC_CM_CPU_INTR_SHIFT  25
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_UNIMAC_CM_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: SPARE_36_CPU_INTR [24:24] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_36_CPU_INTR_MASK    0x01000000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_36_CPU_INTR_SHIFT   24
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_36_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: SPARE_35_CPU_INTR [23:23] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_35_CPU_INTR_MASK    0x00800000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_35_CPU_INTR_SHIFT   23
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_35_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: SPARE_34_CPU_INTR [22:22] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_34_CPU_INTR_MASK    0x00400000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_34_CPU_INTR_SHIFT   22
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_34_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: SPARE_33_CPU_INTR [21:21] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_33_CPU_INTR_MASK    0x00200000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_33_CPU_INTR_SHIFT   21
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_33_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: SPARE_32_CPU_INTR [20:20] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_32_CPU_INTR_MASK    0x00100000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_32_CPU_INTR_SHIFT   20
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_32_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: SPARE_31_CPU_INTR [19:19] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_31_CPU_INTR_MASK    0x00080000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_31_CPU_INTR_SHIFT   19
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_31_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: SWITCH_1_CPU_INTR [18:18] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SWITCH_1_CPU_INTR_MASK    0x00040000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SWITCH_1_CPU_INTR_SHIFT   18
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SWITCH_1_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: SWITCH_0_CPU_INTR [17:17] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SWITCH_0_CPU_INTR_MASK    0x00020000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SWITCH_0_CPU_INTR_SHIFT   17
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SWITCH_0_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: EXT_IRQ_07_CPU_INTR [16:16] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_07_CPU_INTR_MASK  0x00010000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_07_CPU_INTR_SHIFT 16
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_07_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: EXT_IRQ_06_CPU_INTR [15:15] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_06_CPU_INTR_MASK  0x00008000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_06_CPU_INTR_SHIFT 15
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_06_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: EXT_IRQ_05_CPU_INTR [14:14] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_05_CPU_INTR_MASK  0x00004000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_05_CPU_INTR_SHIFT 14
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_05_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: EXT_IRQ_04_CPU_INTR [13:13] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_04_CPU_INTR_MASK  0x00002000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_04_CPU_INTR_SHIFT 13
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_04_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: EXT_IRQ_03_CPU_INTR [12:12] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_03_CPU_INTR_MASK  0x00001000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_03_CPU_INTR_SHIFT 12
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_03_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: EXT_IRQ_02_CPU_INTR [11:11] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_02_CPU_INTR_MASK  0x00000800
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_02_CPU_INTR_SHIFT 11
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_02_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: EXT_IRQ_01_CPU_INTR [10:10] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_01_CPU_INTR_MASK  0x00000400
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_01_CPU_INTR_SHIFT 10
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_01_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: EXT_IRQ_00_CPU_INTR [09:09] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_00_CPU_INTR_MASK  0x00000200
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_00_CPU_INTR_SHIFT 9
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_00_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: SPARE_30_CPU_INTR [08:08] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_30_CPU_INTR_MASK    0x00000100
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_30_CPU_INTR_SHIFT   8
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_30_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: DEMOD_XPT_WAKEUP_CPU_INTR [07:07] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_DEMOD_XPT_WAKEUP_CPU_INTR_MASK 0x00000080
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_DEMOD_XPT_WAKEUP_CPU_INTR_SHIFT 7
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_DEMOD_XPT_WAKEUP_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: DEMOD_XPT_FE_CPU_INTR [06:06] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_DEMOD_XPT_FE_CPU_INTR_MASK 0x00000040
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_DEMOD_XPT_FE_CPU_INTR_SHIFT 6
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_DEMOD_XPT_FE_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: SPARE_55_CPU_INTR [05:05] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_55_CPU_INTR_MASK    0x00000020
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_55_CPU_INTR_SHIFT   5
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_55_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: SPARE_54_CPU_INTR [04:04] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_54_CPU_INTR_MASK    0x00000010
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_54_CPU_INTR_SHIFT   4
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_54_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: SPARE_53_CPU_INTR [03:03] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_53_CPU_INTR_MASK    0x00000008
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_53_CPU_INTR_SHIFT   3
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_53_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: SPARE_52_CPU_INTR [02:02] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_52_CPU_INTR_MASK    0x00000004
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_52_CPU_INTR_SHIFT   2
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_52_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: SPARE_51_CPU_INTR [01:01] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_51_CPU_INTR_MASK    0x00000002
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_51_CPU_INTR_SHIFT   1
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_51_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: SPARE_50_CPU_INTR [00:00] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_50_CPU_INTR_MASK    0x00000001
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_50_CPU_INTR_SHIFT   0
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_SPARE_50_CPU_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W4_MASK - WebHIF Interrupt Mask Register 4
 ***************************************************************************/
/* WEBHIF_L1_MASK :: INTR_W4_MASK :: reserved0 [31:29] */
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_reserved0_MASK            0xe0000000
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_reserved0_SHIFT           29

/* WEBHIF_L1_MASK :: INTR_W4_MASK :: CPUCOMM_ARM3_CPU_INTR [28:28] */
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPUCOMM_ARM3_CPU_INTR_MASK 0x10000000
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPUCOMM_ARM3_CPU_INTR_SHIFT 28
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPUCOMM_ARM3_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W4_MASK :: CPUCOMM_ARM2_CPU_INTR [27:27] */
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPUCOMM_ARM2_CPU_INTR_MASK 0x08000000
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPUCOMM_ARM2_CPU_INTR_SHIFT 27
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPUCOMM_ARM2_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W4_MASK :: RDP_SBPM_CPU_INTR [26:26] */
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_SBPM_CPU_INTR_MASK    0x04000000
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_SBPM_CPU_INTR_SHIFT   26
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_SBPM_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W4_MASK :: RDP_INTR_9_CPU_INTR [25:25] */
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_INTR_9_CPU_INTR_MASK  0x02000000
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_INTR_9_CPU_INTR_SHIFT 25
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_INTR_9_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W4_MASK :: RDP_INTR_8_CPU_INTR [24:24] */
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_INTR_8_CPU_INTR_MASK  0x01000000
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_INTR_8_CPU_INTR_SHIFT 24
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_INTR_8_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W4_MASK :: RDP_INTR_7_CPU_INTR [23:23] */
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_INTR_7_CPU_INTR_MASK  0x00800000
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_INTR_7_CPU_INTR_SHIFT 23
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_INTR_7_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W4_MASK :: RDP_INTR_6_CPU_INTR [22:22] */
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_INTR_6_CPU_INTR_MASK  0x00400000
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_INTR_6_CPU_INTR_SHIFT 22
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_INTR_6_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W4_MASK :: RDP_INTR_5_CPU_INTR [21:21] */
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_INTR_5_CPU_INTR_MASK  0x00200000
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_INTR_5_CPU_INTR_SHIFT 21
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_INTR_5_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W4_MASK :: RDP_INTR_4_CPU_INTR [20:20] */
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_INTR_4_CPU_INTR_MASK  0x00100000
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_INTR_4_CPU_INTR_SHIFT 20
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_INTR_4_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W4_MASK :: RDP_INTR_3_CPU_INTR [19:19] */
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_INTR_3_CPU_INTR_MASK  0x00080000
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_INTR_3_CPU_INTR_SHIFT 19
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_INTR_3_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W4_MASK :: RDP_INTR_2_CPU_INTR [18:18] */
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_INTR_2_CPU_INTR_MASK  0x00040000
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_INTR_2_CPU_INTR_SHIFT 18
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_INTR_2_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W4_MASK :: RDP_INTR_1_CPU_INTR [17:17] */
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_INTR_1_CPU_INTR_MASK  0x00020000
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_INTR_1_CPU_INTR_SHIFT 17
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_INTR_1_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W4_MASK :: RDP_INTR_0_CPU_INTR [16:16] */
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_INTR_0_CPU_INTR_MASK  0x00010000
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_INTR_0_CPU_INTR_SHIFT 16
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RDP_INTR_0_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W4_MASK :: WD_CM_TIMEOUT_CPU_INTR [15:15] */
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_WD_CM_TIMEOUT_CPU_INTR_MASK 0x00008000
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_WD_CM_TIMEOUT_CPU_INTR_SHIFT 15
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_WD_CM_TIMEOUT_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W4_MASK :: WD_RG_TIMEOUT_CPU_INTR [14:14] */
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_WD_RG_TIMEOUT_CPU_INTR_MASK 0x00004000
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_WD_RG_TIMEOUT_CPU_INTR_SHIFT 14
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_WD_RG_TIMEOUT_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W4_MASK :: WD_STB_TIMEOUT_CPU_INTR [13:13] */
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_WD_STB_TIMEOUT_CPU_INTR_MASK 0x00002000
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_WD_STB_TIMEOUT_CPU_INTR_SHIFT 13
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_WD_STB_TIMEOUT_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W4_MASK :: CPU_THERM_LO_CPU_INTR [12:12] */
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPU_THERM_LO_CPU_INTR_MASK 0x00001000
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPU_THERM_LO_CPU_INTR_SHIFT 12
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPU_THERM_LO_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W4_MASK :: CPU_THERM_HI_CPU_INTR [11:11] */
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPU_THERM_HI_CPU_INTR_MASK 0x00000800
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPU_THERM_HI_CPU_INTR_SHIFT 11
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPU_THERM_HI_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W4_MASK :: CPU_AXIERRIRQ_CPU_INTR [10:10] */
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPU_AXIERRIRQ_CPU_INTR_MASK 0x00000400
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPU_AXIERRIRQ_CPU_INTR_SHIFT 10
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPU_AXIERRIRQ_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W4_MASK :: CPU_INTERRIRQ_CPU_INTR [09:09] */
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPU_INTERRIRQ_CPU_INTR_MASK 0x00000200
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPU_INTERRIRQ_CPU_INTR_SHIFT 9
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPU_INTERRIRQ_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W4_MASK :: CPU_PMUIRQ_3_CPU_INTR [08:08] */
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPU_PMUIRQ_3_CPU_INTR_MASK 0x00000100
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPU_PMUIRQ_3_CPU_INTR_SHIFT 8
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPU_PMUIRQ_3_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W4_MASK :: CPU_PMUIRQ_2_CPU_INTR [07:07] */
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPU_PMUIRQ_2_CPU_INTR_MASK 0x00000080
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPU_PMUIRQ_2_CPU_INTR_SHIFT 7
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPU_PMUIRQ_2_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W4_MASK :: CPU_PMUIRQ_1_CPU_INTR [06:06] */
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPU_PMUIRQ_1_CPU_INTR_MASK 0x00000040
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPU_PMUIRQ_1_CPU_INTR_SHIFT 6
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPU_PMUIRQ_1_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W4_MASK :: CPU_PMUIRQ_0_CPU_INTR [05:05] */
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPU_PMUIRQ_0_CPU_INTR_MASK 0x00000020
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPU_PMUIRQ_0_CPU_INTR_SHIFT 5
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPU_PMUIRQ_0_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W4_MASK :: RF4CE_RG_CPU_INTR [04:04] */
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RF4CE_RG_CPU_INTR_MASK    0x00000010
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RF4CE_RG_CPU_INTR_SHIFT   4
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RF4CE_RG_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W4_MASK :: RF4CE_STB_CPU_INTR [03:03] */
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RF4CE_STB_CPU_INTR_MASK   0x00000008
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RF4CE_STB_CPU_INTR_SHIFT  3
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_RF4CE_STB_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W4_MASK :: UBUS1_CPU_INTR [02:02] */
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_UBUS1_CPU_INTR_MASK       0x00000004
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_UBUS1_CPU_INTR_SHIFT      2
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_UBUS1_CPU_INTR_DEFAULT    0x00000001

/* WEBHIF_L1_MASK :: INTR_W4_MASK :: CPUCOMM_RG_CPU_INTR [01:01] */
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPUCOMM_RG_CPU_INTR_MASK  0x00000002
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPUCOMM_RG_CPU_INTR_SHIFT 1
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPUCOMM_RG_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W4_MASK :: CPUCOMM_STB_CPU_INTR [00:00] */
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPUCOMM_STB_CPU_INTR_MASK 0x00000001
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPUCOMM_STB_CPU_INTR_SHIFT 0
#define BCHP_WEBHIF_L1_MASK_INTR_W4_MASK_CPUCOMM_STB_CPU_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_WEBHIF_L1_MASK_H__ */

/* End of File */
