[
  {
    "class":"firrtl.stage.FirrtlFileAnnotation",
    "file":"/scratch/molodtsov/IdeaProjects/ChiselCircuits/tested/Computing/simple.TestComputing1506453487/Computing.lo.fir"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.LowFirrtlEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/scratch/molodtsov/IdeaProjects/ChiselCircuits/tested/Computing/simple.TestComputing1506453487"
  },
  {
    "class":"firrtl.transforms.generator.RandomSimulationAnnotation",
    "randomSeed":123451,
    "numberOfTests":3,
    "inputDataCSVFileOutputPath":"/scratch/molodtsov/IdeaProjects/ChiselCircuits/simulation/Computing/rand/in/",
    "outputDataCSVFileOutputPath":"/scratch/molodtsov/IdeaProjects/ChiselCircuits/simulation/Computing/rand/out/"
  },
  {
    "class":"firrtl.transforms.generator.ConstrainedSimulationAnnotation",
    "outputDataCSVFileOutputPath":"/scratch/molodtsov/IdeaProjects/ChiselCircuits/simulation/Computing/cons/out/",
    "numberOfStepsToReachTimeout":100
  },
  {
    "class":"firrtl.transforms.generator.DecoupledInputAnnotation",
    "valid":"io_in_valid",
    "ready":"io_in_ready",
    "bits":[
      "io_in_bits_x",
      "io_in_bits_y"
    ],
    "csvFileDriveBits":"/scratch/molodtsov/IdeaProjects/ChiselCircuits/simulation/Computing/cons/in/test.csv"
  },
  {
    "class":"firrtl.transforms.generator.DecoupledOutputAnnotation",
    "outputFileName":"Computing",
    "valid":"io_out_valid",
    "ready":"io_out_ready",
    "bits":[
      "io_out_bits_x",
      "io_out_bits_y"
    ],
    "expectedNumberOfOutputs":1
  }
]