tw_ram_cos.v,verilog,xil_defaultlib,../../../../../../src/ip/tw_ram_cos/sim/tw_ram_cos.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
