

================================================================
== Vivado HLS Report for 'resample'
================================================================
* Date:           Tue Dec  3 11:19:02 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       bigger_II
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.975|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------------------------------------------+
    |   Latency   |   Interval  |                   Pipeline                  |
    |  min |  max |  min |  max |                     Type                    |
    +------+------+------+------+---------------------------------------------+
    |  3922|  3923|  3920|  3920| loop rewind(delay=1 initiation interval(s)) |
    +------+------+------+------+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+------+------+----------+-----------+-----------+------+----------+
        |           |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+------+------+----------+-----------+-----------+------+----------+
        |- row_col  |  3922|  3922|         8|          5|          1|   784|    yes   |
        +-----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     292|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|      51|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|    1200|
|Register         |        -|      -|     629|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     629|    1543|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+-------+---+----+
    |         Instance        |        Module       | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+---------------------+---------+-------+---+----+
    |CNN_mux_1532_18_2_1_U52  |CNN_mux_1532_18_2_1  |        0|      0|  0|  17|
    |CNN_mux_1532_18_2_1_U53  |CNN_mux_1532_18_2_1  |        0|      0|  0|  17|
    |CNN_mux_1532_18_2_1_U54  |CNN_mux_1532_18_2_1  |        0|      0|  0|  17|
    +-------------------------+---------------------+---------+-------+---+----+
    |Total                    |                     |        0|      0|  0|  51|
    +-------------------------+---------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_1459_p2                  |     +    |      0|  0|  15|           1|           5|
    |indvar_flatten_next_fu_1735_p2  |     +    |      0|  0|  17|           1|          10|
    |j_2_fu_1517_p2                  |     +    |      0|  0|  15|           5|           1|
    |l_3_dup_fu_1465_p2              |     +    |      0|  0|  17|           5|          10|
    |tmp_12_fu_1811_p2               |     +    |      0|  0|  17|          10|           1|
    |tmp_14_1_fu_1673_p2             |     +    |      0|  0|  15|           5|           1|
    |tmp_14_2_fu_1658_p2             |     +    |      0|  0|  15|           5|           2|
    |tmp_18_0_2_fu_1586_p2           |     +    |      0|  0|  15|           5|           2|
    |tmp_20_fu_1533_p2               |     +    |      0|  0|  15|           6|           6|
    |tmp_21_fu_1561_p2               |     +    |      0|  0|  15|           6|           6|
    |tmp_22_fu_1595_p2               |     +    |      0|  0|  15|           6|           6|
    |tmp_23_fu_1608_p2               |     +    |      0|  0|  15|           6|           6|
    |tmp_24_fu_1619_p2               |     +    |      0|  0|  15|           6|           6|
    |tmp_25_fu_1630_p2               |     +    |      0|  0|  15|           6|           6|
    |ap_condition_284                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_423                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_801                |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_1821_p2     |   icmp   |      0|  0|  13|          10|           9|
    |tmp_s_fu_1816_p2                |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_state1                 |    or    |      0|  0|   2|           1|           1|
    |ap_condition_483                |    or    |      0|  0|   2|           1|           1|
    |i_mid2_fu_1487_p3               |  select  |      0|  0|   5|           1|           5|
    |j_mid2_fu_1471_p3               |  select  |      0|  0|   5|           1|           1|
    |l_1_mid2_fu_1479_p3             |  select  |      0|  0|  10|           1|          10|
    |l_mid2_fu_1495_p3               |  select  |      0|  0|  10|           1|          10|
    |tmp_24_cast_fu_1601_p3          |  select  |      0|  0|   5|           1|           1|
    |tmp_cast_fu_1526_p3             |  select  |      0|  0|   5|           1|           5|
    |ap_enable_pp0                   |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 292|         100|         120|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                        | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                            |  29|          7|    1|          7|
    |ap_done                                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                              |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_1159_p6                          |  13|          3|    5|         15|
    |ap_phi_mux_j_phi_fu_1131_p6                          |  13|          3|    5|         15|
    |ap_phi_mux_l_phi_fu_1145_p6                          |  13|          3|   10|         30|
    |ap_phi_mux_l_s_phi_fu_1117_p6                        |  13|          3|   10|         30|
    |ap_phi_mux_tmp_17_phi_fu_1103_p6                     |  13|          3|    1|          3|
    |ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204  |  57|         14|   18|        252|
    |ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253  |  57|         14|   18|        252|
    |ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169  |  57|         14|   18|        252|
    |ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287  |  57|         14|   18|        252|
    |ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321  |  61|         15|   18|        270|
    |ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355  |  61|         15|   18|        270|
    |i_reg_1155                                           |   9|          2|    5|         10|
    |indvar_flatten_reg_1239                              |   9|          2|   10|         20|
    |j_reg_1127                                           |   9|          2|    5|         10|
    |l_reg_1141                                           |   9|          2|   10|         20|
    |l_s_reg_1113                                         |   9|          2|   10|         20|
    |rewind_ap_ready_reg                                  |   9|          2|    1|          2|
    |square_image_0_V_address0                            |  17|          4|    6|         24|
    |square_image_0_V_address1                            |  17|          4|    6|         24|
    |square_image_10_V_address0                           |  25|          6|    6|         36|
    |square_image_10_V_address1                           |  21|          5|    6|         30|
    |square_image_11_V_address0                           |  25|          6|    6|         36|
    |square_image_11_V_address1                           |  21|          5|    6|         30|
    |square_image_12_V_address0                           |  25|          6|    6|         36|
    |square_image_12_V_address1                           |  21|          5|    6|         30|
    |square_image_13_V_address0                           |  25|          6|    6|         36|
    |square_image_13_V_address1                           |  21|          5|    6|         30|
    |square_image_14_V_address0                           |  17|          4|    6|         24|
    |square_image_14_V_address1                           |  17|          4|    6|         24|
    |square_image_1_V_address0                            |  25|          6|    6|         36|
    |square_image_1_V_address1                            |  21|          5|    6|         30|
    |square_image_2_V_address0                            |  25|          6|    6|         36|
    |square_image_2_V_address1                            |  21|          5|    6|         30|
    |square_image_3_V_address0                            |  25|          6|    6|         36|
    |square_image_3_V_address1                            |  21|          5|    6|         30|
    |square_image_4_V_address0                            |  25|          6|    6|         36|
    |square_image_4_V_address1                            |  21|          5|    6|         30|
    |square_image_5_V_address0                            |  25|          6|    6|         36|
    |square_image_5_V_address1                            |  21|          5|    6|         30|
    |square_image_6_V_address0                            |  25|          6|    6|         36|
    |square_image_6_V_address1                            |  21|          5|    6|         30|
    |square_image_7_V_address0                            |  25|          6|    6|         36|
    |square_image_7_V_address1                            |  21|          5|    6|         30|
    |square_image_8_V_address0                            |  25|          6|    6|         36|
    |square_image_8_V_address1                            |  21|          5|    6|         30|
    |square_image_9_V_address0                            |  25|          6|    6|         36|
    |square_image_9_V_address1                            |  21|          5|    6|         30|
    |tmp_17_reg_1099                                      |   9|          2|    1|          2|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                |1200|        287|  365|       2692|
    +-----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |   6|   0|    6|          0|
    |ap_done_reg                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1204  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1253  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter0_square_image_V_load_3_reg_1287  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1169  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1287  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1321  |  18|   0|   18|          0|
    |ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1355  |  18|   0|   18|          0|
    |arrayNo1_cast_reg_2507                               |   4|   0|   32|         28|
    |arrayNo2_reg_2433                                    |   4|   0|    4|          0|
    |arrayNo_reg_1853                                     |   4|   0|    4|          0|
    |exitcond_flatten_reg_2768                            |   1|   0|    1|          0|
    |i_mid2_reg_1841                                      |   5|   0|    5|          0|
    |i_reg_1155                                           |   5|   0|    5|          0|
    |indvar_flatten_next_reg_2673                         |  10|   0|   10|          0|
    |indvar_flatten_reg_1239                              |  10|   0|   10|          0|
    |j_2_reg_1863                                         |   5|   0|    5|          0|
    |j_mid2_reg_1829                                      |   5|   0|    5|          0|
    |j_reg_1127                                           |   5|   0|    5|          0|
    |l_1_mid2_reg_1835                                    |  10|   0|   10|          0|
    |l_mid2_reg_1848                                      |  10|   0|   10|          0|
    |l_reg_1141                                           |  10|   0|   10|          0|
    |l_s_reg_1113                                         |  10|   0|   10|          0|
    |rewind_ap_ready_reg                                  |   1|   0|    1|          0|
    |square_image_10_V_a_1_reg_2301                       |   6|   0|    6|          0|
    |square_image_10_V_a_5_reg_1929                       |   6|   0|    6|          0|
    |square_image_10_V_a_reg_2017                         |   6|   0|    6|          0|
    |square_image_11_V_a_1_reg_2307                       |   6|   0|    6|          0|
    |square_image_11_V_a_5_reg_1935                       |   6|   0|    6|          0|
    |square_image_11_V_a_reg_2023                         |   6|   0|    6|          0|
    |square_image_12_V_a_1_reg_2313                       |   6|   0|    6|          0|
    |square_image_12_V_a_5_reg_1941                       |   6|   0|    6|          0|
    |square_image_12_V_a_reg_2029                         |   6|   0|    6|          0|
    |square_image_13_V_a_1_reg_2319                       |   6|   0|    6|          0|
    |square_image_13_V_a_5_reg_1947                       |   6|   0|    6|          0|
    |square_image_13_V_a_reg_2035                         |   6|   0|    6|          0|
    |square_image_14_V_a_1_reg_2325                       |   6|   0|    6|          0|
    |square_image_14_V_a_5_reg_1953                       |   6|   0|    6|          0|
    |square_image_14_V_a_reg_2041                         |   6|   0|    6|          0|
    |square_image_14_V_l_1_reg_2428                       |  18|   0|   18|          0|
    |square_image_14_V_l_2_reg_2654                       |  18|   0|   18|          0|
    |square_image_14_V_l_reg_2423                         |  18|   0|   18|          0|
    |square_image_1_V_ad_1_reg_2247                       |   6|   0|    6|          0|
    |square_image_1_V_ad_5_reg_1875                       |   6|   0|    6|          0|
    |square_image_1_V_ad_reg_1963                         |   6|   0|    6|          0|
    |square_image_2_V_ad_1_reg_2253                       |   6|   0|    6|          0|
    |square_image_2_V_ad_5_reg_1881                       |   6|   0|    6|          0|
    |square_image_2_V_ad_reg_1969                         |   6|   0|    6|          0|
    |square_image_3_V_ad_1_reg_2259                       |   6|   0|    6|          0|
    |square_image_3_V_ad_5_reg_1887                       |   6|   0|    6|          0|
    |square_image_3_V_ad_reg_1975                         |   6|   0|    6|          0|
    |square_image_4_V_ad_1_reg_2265                       |   6|   0|    6|          0|
    |square_image_4_V_ad_5_reg_1893                       |   6|   0|    6|          0|
    |square_image_4_V_ad_reg_1981                         |   6|   0|    6|          0|
    |square_image_5_V_ad_1_reg_2271                       |   6|   0|    6|          0|
    |square_image_5_V_ad_5_reg_1899                       |   6|   0|    6|          0|
    |square_image_5_V_ad_reg_1987                         |   6|   0|    6|          0|
    |square_image_6_V_ad_1_reg_2277                       |   6|   0|    6|          0|
    |square_image_6_V_ad_5_reg_1905                       |   6|   0|    6|          0|
    |square_image_6_V_ad_reg_1993                         |   6|   0|    6|          0|
    |square_image_7_V_ad_1_reg_2283                       |   6|   0|    6|          0|
    |square_image_7_V_ad_5_reg_1911                       |   6|   0|    6|          0|
    |square_image_7_V_ad_reg_1999                         |   6|   0|    6|          0|
    |square_image_8_V_ad_1_reg_2289                       |   6|   0|    6|          0|
    |square_image_8_V_ad_5_reg_1917                       |   6|   0|    6|          0|
    |square_image_8_V_ad_reg_2005                         |   6|   0|    6|          0|
    |square_image_9_V_ad_1_reg_2295                       |   6|   0|    6|          0|
    |square_image_9_V_ad_5_reg_1923                       |   6|   0|    6|          0|
    |square_image_9_V_ad_reg_2011                         |   6|   0|    6|          0|
    |square_image_V_load_1_reg_1204                       |  18|   0|   18|          0|
    |square_image_V_load_s_reg_1169                       |  18|   0|   18|          0|
    |tmp_11_reg_2664                                      |  10|   0|   64|         54|
    |tmp_12_reg_2758                                      |  10|   0|   10|          0|
    |tmp_17_reg_1099                                      |   1|   0|    1|          0|
    |tmp_22_reg_2046                                      |   6|   0|    6|          0|
    |tmp_25_cast_reg_2051                                 |   6|   0|   64|         58|
    |tmp_25_reg_2087                                      |   6|   0|    6|          0|
    |tmp_26_cast_reg_2069                                 |   6|   0|   64|         58|
    |tmp_27_cast_reg_2335                                 |   6|   0|   64|         58|
    |tmp_reg_1857                                         |   1|   0|    1|          0|
    |tmp_s_reg_2763                                       |   1|   0|    1|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 629|   0|  885|        256|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |      resample     | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |      resample     | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |      resample     | return value |
|ap_done                     | out |    1| ap_ctrl_hs |      resample     | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |      resample     | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |      resample     | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |      resample     | return value |
|square_image_0_V_address0   | out |    6|  ap_memory |  square_image_0_V |     array    |
|square_image_0_V_ce0        | out |    1|  ap_memory |  square_image_0_V |     array    |
|square_image_0_V_q0         |  in |   18|  ap_memory |  square_image_0_V |     array    |
|square_image_0_V_address1   | out |    6|  ap_memory |  square_image_0_V |     array    |
|square_image_0_V_ce1        | out |    1|  ap_memory |  square_image_0_V |     array    |
|square_image_0_V_q1         |  in |   18|  ap_memory |  square_image_0_V |     array    |
|square_image_1_V_address0   | out |    6|  ap_memory |  square_image_1_V |     array    |
|square_image_1_V_ce0        | out |    1|  ap_memory |  square_image_1_V |     array    |
|square_image_1_V_q0         |  in |   18|  ap_memory |  square_image_1_V |     array    |
|square_image_1_V_address1   | out |    6|  ap_memory |  square_image_1_V |     array    |
|square_image_1_V_ce1        | out |    1|  ap_memory |  square_image_1_V |     array    |
|square_image_1_V_q1         |  in |   18|  ap_memory |  square_image_1_V |     array    |
|square_image_2_V_address0   | out |    6|  ap_memory |  square_image_2_V |     array    |
|square_image_2_V_ce0        | out |    1|  ap_memory |  square_image_2_V |     array    |
|square_image_2_V_q0         |  in |   18|  ap_memory |  square_image_2_V |     array    |
|square_image_2_V_address1   | out |    6|  ap_memory |  square_image_2_V |     array    |
|square_image_2_V_ce1        | out |    1|  ap_memory |  square_image_2_V |     array    |
|square_image_2_V_q1         |  in |   18|  ap_memory |  square_image_2_V |     array    |
|square_image_3_V_address0   | out |    6|  ap_memory |  square_image_3_V |     array    |
|square_image_3_V_ce0        | out |    1|  ap_memory |  square_image_3_V |     array    |
|square_image_3_V_q0         |  in |   18|  ap_memory |  square_image_3_V |     array    |
|square_image_3_V_address1   | out |    6|  ap_memory |  square_image_3_V |     array    |
|square_image_3_V_ce1        | out |    1|  ap_memory |  square_image_3_V |     array    |
|square_image_3_V_q1         |  in |   18|  ap_memory |  square_image_3_V |     array    |
|square_image_4_V_address0   | out |    6|  ap_memory |  square_image_4_V |     array    |
|square_image_4_V_ce0        | out |    1|  ap_memory |  square_image_4_V |     array    |
|square_image_4_V_q0         |  in |   18|  ap_memory |  square_image_4_V |     array    |
|square_image_4_V_address1   | out |    6|  ap_memory |  square_image_4_V |     array    |
|square_image_4_V_ce1        | out |    1|  ap_memory |  square_image_4_V |     array    |
|square_image_4_V_q1         |  in |   18|  ap_memory |  square_image_4_V |     array    |
|square_image_5_V_address0   | out |    6|  ap_memory |  square_image_5_V |     array    |
|square_image_5_V_ce0        | out |    1|  ap_memory |  square_image_5_V |     array    |
|square_image_5_V_q0         |  in |   18|  ap_memory |  square_image_5_V |     array    |
|square_image_5_V_address1   | out |    6|  ap_memory |  square_image_5_V |     array    |
|square_image_5_V_ce1        | out |    1|  ap_memory |  square_image_5_V |     array    |
|square_image_5_V_q1         |  in |   18|  ap_memory |  square_image_5_V |     array    |
|square_image_6_V_address0   | out |    6|  ap_memory |  square_image_6_V |     array    |
|square_image_6_V_ce0        | out |    1|  ap_memory |  square_image_6_V |     array    |
|square_image_6_V_q0         |  in |   18|  ap_memory |  square_image_6_V |     array    |
|square_image_6_V_address1   | out |    6|  ap_memory |  square_image_6_V |     array    |
|square_image_6_V_ce1        | out |    1|  ap_memory |  square_image_6_V |     array    |
|square_image_6_V_q1         |  in |   18|  ap_memory |  square_image_6_V |     array    |
|square_image_7_V_address0   | out |    6|  ap_memory |  square_image_7_V |     array    |
|square_image_7_V_ce0        | out |    1|  ap_memory |  square_image_7_V |     array    |
|square_image_7_V_q0         |  in |   18|  ap_memory |  square_image_7_V |     array    |
|square_image_7_V_address1   | out |    6|  ap_memory |  square_image_7_V |     array    |
|square_image_7_V_ce1        | out |    1|  ap_memory |  square_image_7_V |     array    |
|square_image_7_V_q1         |  in |   18|  ap_memory |  square_image_7_V |     array    |
|square_image_8_V_address0   | out |    6|  ap_memory |  square_image_8_V |     array    |
|square_image_8_V_ce0        | out |    1|  ap_memory |  square_image_8_V |     array    |
|square_image_8_V_q0         |  in |   18|  ap_memory |  square_image_8_V |     array    |
|square_image_8_V_address1   | out |    6|  ap_memory |  square_image_8_V |     array    |
|square_image_8_V_ce1        | out |    1|  ap_memory |  square_image_8_V |     array    |
|square_image_8_V_q1         |  in |   18|  ap_memory |  square_image_8_V |     array    |
|square_image_9_V_address0   | out |    6|  ap_memory |  square_image_9_V |     array    |
|square_image_9_V_ce0        | out |    1|  ap_memory |  square_image_9_V |     array    |
|square_image_9_V_q0         |  in |   18|  ap_memory |  square_image_9_V |     array    |
|square_image_9_V_address1   | out |    6|  ap_memory |  square_image_9_V |     array    |
|square_image_9_V_ce1        | out |    1|  ap_memory |  square_image_9_V |     array    |
|square_image_9_V_q1         |  in |   18|  ap_memory |  square_image_9_V |     array    |
|square_image_10_V_address0  | out |    6|  ap_memory | square_image_10_V |     array    |
|square_image_10_V_ce0       | out |    1|  ap_memory | square_image_10_V |     array    |
|square_image_10_V_q0        |  in |   18|  ap_memory | square_image_10_V |     array    |
|square_image_10_V_address1  | out |    6|  ap_memory | square_image_10_V |     array    |
|square_image_10_V_ce1       | out |    1|  ap_memory | square_image_10_V |     array    |
|square_image_10_V_q1        |  in |   18|  ap_memory | square_image_10_V |     array    |
|square_image_11_V_address0  | out |    6|  ap_memory | square_image_11_V |     array    |
|square_image_11_V_ce0       | out |    1|  ap_memory | square_image_11_V |     array    |
|square_image_11_V_q0        |  in |   18|  ap_memory | square_image_11_V |     array    |
|square_image_11_V_address1  | out |    6|  ap_memory | square_image_11_V |     array    |
|square_image_11_V_ce1       | out |    1|  ap_memory | square_image_11_V |     array    |
|square_image_11_V_q1        |  in |   18|  ap_memory | square_image_11_V |     array    |
|square_image_12_V_address0  | out |    6|  ap_memory | square_image_12_V |     array    |
|square_image_12_V_ce0       | out |    1|  ap_memory | square_image_12_V |     array    |
|square_image_12_V_q0        |  in |   18|  ap_memory | square_image_12_V |     array    |
|square_image_12_V_address1  | out |    6|  ap_memory | square_image_12_V |     array    |
|square_image_12_V_ce1       | out |    1|  ap_memory | square_image_12_V |     array    |
|square_image_12_V_q1        |  in |   18|  ap_memory | square_image_12_V |     array    |
|square_image_13_V_address0  | out |    6|  ap_memory | square_image_13_V |     array    |
|square_image_13_V_ce0       | out |    1|  ap_memory | square_image_13_V |     array    |
|square_image_13_V_q0        |  in |   18|  ap_memory | square_image_13_V |     array    |
|square_image_13_V_address1  | out |    6|  ap_memory | square_image_13_V |     array    |
|square_image_13_V_ce1       | out |    1|  ap_memory | square_image_13_V |     array    |
|square_image_13_V_q1        |  in |   18|  ap_memory | square_image_13_V |     array    |
|square_image_14_V_address0  | out |    6|  ap_memory | square_image_14_V |     array    |
|square_image_14_V_ce0       | out |    1|  ap_memory | square_image_14_V |     array    |
|square_image_14_V_q0        |  in |   18|  ap_memory | square_image_14_V |     array    |
|square_image_14_V_address1  | out |    6|  ap_memory | square_image_14_V |     array    |
|square_image_14_V_ce1       | out |    1|  ap_memory | square_image_14_V |     array    |
|square_image_14_V_q1        |  in |   18|  ap_memory | square_image_14_V |     array    |
|resampled_0_0_V_address0    | out |   10|  ap_memory |  resampled_0_0_V  |     array    |
|resampled_0_0_V_ce0         | out |    1|  ap_memory |  resampled_0_0_V  |     array    |
|resampled_0_0_V_we0         | out |    1|  ap_memory |  resampled_0_0_V  |     array    |
|resampled_0_0_V_d0          | out |   18|  ap_memory |  resampled_0_0_V  |     array    |
|resampled_0_1_V_address0    | out |   10|  ap_memory |  resampled_0_1_V  |     array    |
|resampled_0_1_V_ce0         | out |    1|  ap_memory |  resampled_0_1_V  |     array    |
|resampled_0_1_V_we0         | out |    1|  ap_memory |  resampled_0_1_V  |     array    |
|resampled_0_1_V_d0          | out |   18|  ap_memory |  resampled_0_1_V  |     array    |
|resampled_0_2_V_address0    | out |   10|  ap_memory |  resampled_0_2_V  |     array    |
|resampled_0_2_V_ce0         | out |    1|  ap_memory |  resampled_0_2_V  |     array    |
|resampled_0_2_V_we0         | out |    1|  ap_memory |  resampled_0_2_V  |     array    |
|resampled_0_2_V_d0          | out |   18|  ap_memory |  resampled_0_2_V  |     array    |
|resampled_0_3_V_address0    | out |   10|  ap_memory |  resampled_0_3_V  |     array    |
|resampled_0_3_V_ce0         | out |    1|  ap_memory |  resampled_0_3_V  |     array    |
|resampled_0_3_V_we0         | out |    1|  ap_memory |  resampled_0_3_V  |     array    |
|resampled_0_3_V_d0          | out |   18|  ap_memory |  resampled_0_3_V  |     array    |
|resampled_0_4_V_address0    | out |   10|  ap_memory |  resampled_0_4_V  |     array    |
|resampled_0_4_V_ce0         | out |    1|  ap_memory |  resampled_0_4_V  |     array    |
|resampled_0_4_V_we0         | out |    1|  ap_memory |  resampled_0_4_V  |     array    |
|resampled_0_4_V_d0          | out |   18|  ap_memory |  resampled_0_4_V  |     array    |
|resampled_1_0_V_address0    | out |   10|  ap_memory |  resampled_1_0_V  |     array    |
|resampled_1_0_V_ce0         | out |    1|  ap_memory |  resampled_1_0_V  |     array    |
|resampled_1_0_V_we0         | out |    1|  ap_memory |  resampled_1_0_V  |     array    |
|resampled_1_0_V_d0          | out |   18|  ap_memory |  resampled_1_0_V  |     array    |
|resampled_1_1_V_address0    | out |   10|  ap_memory |  resampled_1_1_V  |     array    |
|resampled_1_1_V_ce0         | out |    1|  ap_memory |  resampled_1_1_V  |     array    |
|resampled_1_1_V_we0         | out |    1|  ap_memory |  resampled_1_1_V  |     array    |
|resampled_1_1_V_d0          | out |   18|  ap_memory |  resampled_1_1_V  |     array    |
|resampled_1_2_V_address0    | out |   10|  ap_memory |  resampled_1_2_V  |     array    |
|resampled_1_2_V_ce0         | out |    1|  ap_memory |  resampled_1_2_V  |     array    |
|resampled_1_2_V_we0         | out |    1|  ap_memory |  resampled_1_2_V  |     array    |
|resampled_1_2_V_d0          | out |   18|  ap_memory |  resampled_1_2_V  |     array    |
|resampled_1_3_V_address0    | out |   10|  ap_memory |  resampled_1_3_V  |     array    |
|resampled_1_3_V_ce0         | out |    1|  ap_memory |  resampled_1_3_V  |     array    |
|resampled_1_3_V_we0         | out |    1|  ap_memory |  resampled_1_3_V  |     array    |
|resampled_1_3_V_d0          | out |   18|  ap_memory |  resampled_1_3_V  |     array    |
+----------------------------+-----+-----+------------+-------------------+--------------+

