Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Jan  1 12:24:52 2026
| Host         : adrianna-linux running 64-bit Linux Mint 22
| Command      : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
| Design       : design_1_wrapper
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 1
+-------------+----------+-------------------------------------------------------------+--------+
| Rule        | Severity | Description                                                 | Checks |
+-------------+----------+-------------------------------------------------------------+--------+
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1      |
+-------------+----------+-------------------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0 is driving clock pin of 10 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/HUB75_bus_breakout_0/U0/o_a_reg,
design_1_i/HUB75_bus_breakout_0/U0/o_b_0_reg,
design_1_i/HUB75_bus_breakout_0/U0/o_b_1_reg,
design_1_i/HUB75_bus_breakout_0/U0/o_b_reg,
design_1_i/HUB75_bus_breakout_0/U0/o_c_reg,
design_1_i/HUB75_bus_breakout_0/U0/o_d_reg,
design_1_i/HUB75_bus_breakout_0/U0/o_g_0_reg,
design_1_i/HUB75_bus_breakout_0/U0/o_g_1_reg,
design_1_i/HUB75_bus_breakout_0/U0/o_r_0_reg
design_1_i/HUB75_bus_breakout_0/U0/o_r_1_reg
Related violations: <none>


