
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.494522                       # Number of seconds simulated
sim_ticks                                494522338000                       # Number of ticks simulated
final_tick                               1170895843000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 146011                       # Simulator instruction rate (inst/s)
host_op_rate                                   165474                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               36102737                       # Simulator tick rate (ticks/s)
host_mem_usage                                2242940                       # Number of bytes of host memory used
host_seconds                                 13697.64                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2266608097                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1170895843000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst        36032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     23539776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           23575808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        36032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         36032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     19638400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19638400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       367809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              368372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        306850                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             306850                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        72862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     47601037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              47673899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        72862                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            72862                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        39711856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             39711856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        39711856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        72862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     47601037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             87385755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      368372                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     306850                       # Number of write requests accepted
system.mem_ctrls.readBursts                    368372                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   306850                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               23574208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                19636800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                23575808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19638400                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     25                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             22891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             23265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             23025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             22965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             23275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             23030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             22979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             22804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            23103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            22856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            22939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            23067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            22804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             19331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             19147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            19221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            19328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            19108                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  494522277000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                368372                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               306850                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  291490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   76499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  19070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       644535                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     67.041647                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    66.119024                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    14.294727                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       614513     95.34%     95.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29898      4.64%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           73      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           29      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           16      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       644535                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17497                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.051380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.900359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      2.536235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-9               1      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10-11             8      0.05%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13            14      0.08%      0.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15            42      0.24%      0.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17          1049      6.00%      6.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19          3782     21.62%     27.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21          5559     31.77%     59.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23          4271     24.41%     84.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25          1941     11.09%     95.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27           601      3.43%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29           181      1.03%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31            40      0.23%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33             6      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35             2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17497                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17497                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.535863                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.504767                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.032888                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4908     28.05%     28.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              533      3.05%     31.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9847     56.28%     87.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2192     12.53%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17497                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  14142867750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             21049374000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1841735000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     38395.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57145.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        47.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        39.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     47.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     39.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    28610                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2022                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  7.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.66                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     732384.72                       # Average gap between requests
system.mem_ctrls.pageHitRate                     4.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2306405640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1225872285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1317537060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              801108180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         40017981120.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          26084684850                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1149523680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    127622550270                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     54815512800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       4651736085                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           260012045670                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            525.784223                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         434284055750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1225486750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   16950076000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  11660282250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 142749223500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   42062639500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 279874630000                       # Time in different power states
system.mem_ctrls_1.actEnergy               2295609960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1220138040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1312460520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              800518320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         40041952080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          25998099570                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1150547520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    127503610080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     54917415360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       4732432740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           259991526450                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            525.742729                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         434465737500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1250357500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   16960666000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  11843743750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 143013945500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   41840506250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 279613119000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1170895843000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1170895843000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1170895843000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1170895843000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1170895843000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1170895843000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1170895843000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1437699                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           334837420                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1438723                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            232.732374                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     8.507682                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1015.492318                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.008308                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.991692                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          533                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          326                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         651172053                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        651172053                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1170895843000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    237521670                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237521670                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     84443350                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       84443350                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data           28                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           28                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data           28                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           28                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    321965020                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        321965020                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    321965020                       # number of overall hits
system.cpu.dcache.overall_hits::total       321965020                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      1519530                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1519530                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1382571                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1382571                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      2902101                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2902101                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      2902101                       # number of overall misses
system.cpu.dcache.overall_misses::total       2902101                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  65581403500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  65581403500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  23406974464                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23406974464                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  88988377964                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  88988377964                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  88988377964                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  88988377964                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    239041200                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    239041200                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     85825921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     85825921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    324867121                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    324867121                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    324867121                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    324867121                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.006357                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006357                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.016109                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016109                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.008933                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008933                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.008933                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008933                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 43159.005416                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43159.005416                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 16930.034309                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16930.034309                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 30663.432446                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30663.432446                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 30663.432446                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30663.432446                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27960                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1401                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.957173                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       853834                       # number of writebacks
system.cpu.dcache.writebacks::total            853834                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       480498                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       480498                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       983904                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       983904                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      1464402                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1464402                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      1464402                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1464402                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1039032                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1039032                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       398667                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       398667                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      1437699                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1437699                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      1437699                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1437699                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  43129102500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  43129102500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   8132901483                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8132901483                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  51262003983                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  51262003983                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  51262003983                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  51262003983                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.004347                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004347                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.004645                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004645                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004425                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004425                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004425                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004425                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 41508.926097                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41508.926097                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 20400.237499                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20400.237499                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 35655.588536                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35655.588536                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 35655.588536                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35655.588536                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1170895843000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           2554805                       # number of replacements
system.cpu.icache.tags.tagsinuse           504.887446                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           694453774                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2555310                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            271.768895                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   193.262532                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   311.624914                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.377466                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.608642                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.986108                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          281                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         620493254                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        620493254                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1170895843000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    306299615                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       306299615                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    306299615                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        306299615                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    306299615                       # number of overall hits
system.cpu.icache.overall_hits::total       306299615                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      2669609                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2669609                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      2669609                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2669609                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      2669609                       # number of overall misses
system.cpu.icache.overall_misses::total       2669609                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  34353096000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  34353096000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  34353096000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  34353096000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  34353096000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  34353096000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    308969224                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    308969224                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    308969224                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    308969224                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    308969224                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    308969224                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.008640                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008640                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.008640                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008640                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.008640                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008640                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 12868.212536                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12868.212536                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 12868.212536                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12868.212536                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 12868.212536                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12868.212536                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      2554805                       # number of writebacks
system.cpu.icache.writebacks::total           2554805                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       114803                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       114803                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       114803                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       114803                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       114803                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       114803                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      2554806                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2554806                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      2554806                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2554806                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      2554806                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2554806                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  31097184500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  31097184500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  31097184500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  31097184500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  31097184500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  31097184500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.008269                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008269                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.008269                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008269                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.008269                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008269                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12172.033610                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12172.033610                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12172.033610                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12172.033610                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12172.033610                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12172.033610                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1170895843000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    368966                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    11936399                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    401734                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     29.712195                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      169.868746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        147.093802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2355.159435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    78.401082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 30017.476935                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.005184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.004489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.071874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.002393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.916061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          602                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7093                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        25018                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  61431854                       # Number of tag accesses
system.l2.tags.data_accesses                 61431854                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1170895843000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       853834                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           853834                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      2254215                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2254215                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data       356007                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                356007                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst      2554239                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2554239                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data       713883                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            713883                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst       2554239                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1069890                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3624129                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      2554239                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1069890                       # number of overall hits
system.l2.overall_hits::total                 3624129                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data        42744                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               42744                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst          567                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              567                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data       325065                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          325065                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst          567                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       367809                       # number of demand (read+write) misses
system.l2.demand_misses::total                 368376                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          567                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       367809                       # number of overall misses
system.l2.overall_misses::total                368376                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data   3775312000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3775312000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     56577500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56577500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data  34002550500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  34002550500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     56577500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  37777862500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37834440000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     56577500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  37777862500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37834440000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       853834                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       853834                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      2254215                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2254215                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       398751                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            398751                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst      2554806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2554806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      1038948                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1038948                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      2554806                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      1437699                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3992505                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      2554806                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      1437699                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3992505                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.107195                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.107195                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.000222                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000222                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.312879                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.312879                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.000222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.255832                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.092267                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.000222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.255832                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.092267                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 88323.788134                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88323.788134                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 99783.950617                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99783.950617                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 104602.311845                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104602.311845                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 99783.950617                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 102710.544060                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102706.039481                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 99783.950617                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 102710.544060                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102706.039481                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               306850                       # number of writebacks
system.l2.writebacks::total                    306850                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             4                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks          112                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           112                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        42744                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          42744                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst          563                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          563                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data       325065                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       325065                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          563                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       367809                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            368372                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          563                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       367809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           368372                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   3347872000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3347872000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     50626000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50626000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data  30751900500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  30751900500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     50626000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  34099772500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  34150398500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     50626000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  34099772500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  34150398500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.107195                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.107195                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.000220                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000220                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.312879                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.312879                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.000220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.255832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.092266                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.000220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.255832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.092266                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 78323.788134                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78323.788134                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 89921.847247                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89921.847247                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 94602.311845                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94602.311845                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 89921.847247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 92710.544060                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92706.281965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 89921.847247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 92710.544060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92706.281965                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        736757                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       368437                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1170895843000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             325628                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       306850                       # Transaction distribution
system.membus.trans_dist::CleanEvict            61535                       # Transaction distribution
system.membus.trans_dist::ReadExReq             42744                       # Transaction distribution
system.membus.trans_dist::ReadExResp            42744                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        325628                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1105129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1105129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     43214208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                43214208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            368372                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  368372    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              368372                       # Request fanout histogram
system.membus.reqLayer0.occupancy           982078500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          944917500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       205850368                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    171405575                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     13244441                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     99709747                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        81560566                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     81.797987                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         5852614                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect           11                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      8859401                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      8561228                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       298173                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted      1819970                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1170895843000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1170895843000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1170895843000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1170895843000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1170895843000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                989044693                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    365413598                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1206253527                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           205850368                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     95974408                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             605880982                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        26526192                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.PendingTrapStallCycles          323                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles            4                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.CacheLines         308969224                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       5015790                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    984558003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.314279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.335775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        446176645     45.32%     45.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        108883921     11.06%     56.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        103392742     10.50%     66.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        326104695     33.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    984558003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.208131                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.219615                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        377811429                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      66836241                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         524542551                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       2607347                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       12760432                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     78081592                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        508518                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1233672086                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      38646480                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       12760432                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        403259909                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        48093441                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        30975                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         501551459                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      18861772                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1196044229                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      17054668                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       1904797                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         115113                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        9100884                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        8480281                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents          525                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1605771447                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    5222393710                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1288716056                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         6250                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1429792365                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        175979082                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        46817                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        46816                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           5002961                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    254445985                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     94023810                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      7357988                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3461064                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1178851555                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         1831                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1145223874                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      4147715                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    107240409                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    215517093                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1734                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    984558003                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.163186                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.026557                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    334682881     33.99%     33.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    262754095     26.69%     60.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    287531521     29.20%     89.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     90952082      9.24%     99.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8636629      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          795      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    984558003                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu       117131119     54.51%     54.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     54.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     54.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     54.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     54.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     54.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     54.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     54.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     54.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     54.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     54.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     54.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     54.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     54.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     54.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     54.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     54.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     54.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     54.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     54.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     54.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     54.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     54.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     54.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     54.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     54.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     54.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     54.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     54.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     54.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       56665050     26.37%     80.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      41093601     19.12%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     801692495     70.00%     70.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       597415      0.05%     70.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        571697      0.05%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            4      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt          628      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1902      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    249789110     21.81%     91.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     92570623      8.08%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1145223874                       # Type of FU issued
system.switch_cpus.iq.rate                   1.157909                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           214889770                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.187640                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3494038166                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1286097714                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1121140251                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         5068                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        15030                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          899                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1360111110                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            2534                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      5282044                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     22610543                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        29368                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        19047                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      6864619                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       106409                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked         3185                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       12760432                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         4949242                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      18728874                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1178904327                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     254445985                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     94023810                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1755                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           3054                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      18733247                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        19047                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      6451379                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      6701535                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     13152914                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1127268986                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     243722295                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     17954886                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 50941                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            334594238                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        175718527                       # Number of branches executed
system.switch_cpus.iew.exec_stores           90871943                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.139755                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1121484024                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1121141150                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         600885042                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         853064241                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.133560                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.704384                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     91125315                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           97                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     12741777                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    967100609                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.108068                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.620759                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    479837496     49.62%     49.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    242332649     25.06%     74.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    104844967     10.84%     85.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     50297296      5.20%     90.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     37450344      3.87%     94.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     21887221      2.26%     96.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     15202338      1.57%     98.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      3739397      0.39%     98.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     11508901      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    967100609                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1071612967                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              318994623                       # Number of memory references committed
system.switch_cpus.commit.loads             231835442                       # Number of loads committed
system.switch_cpus.commit.membars                  56                       # Number of memory barriers committed
system.switch_cpus.commit.branches          169453742                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts                 26                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         894311809                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      4873516                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    751459561     70.12%     70.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       593603      0.06%     70.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv       565154      0.05%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            4      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           11      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc           11      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    231835442     21.63%     91.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     87159181      8.13%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1071612967                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      11508901                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2118329808                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2342941765                       # The number of ROB writes
system.switch_cpus.timesIdled                 1018535                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 4486690                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1071612967                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.989045                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.989045                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.011077                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.011077                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1167244243                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       684568646                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads               261                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             1136                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4079679723                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        815529626                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       323502685                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            127                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      7985009                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3992506                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       352148                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            693                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          661                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           32                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1170895843000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3593754                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1160684                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2554805                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          645981                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           398751                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          398751                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2554806                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1038948                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      7664417                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4313097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11977514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    327015104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    146658112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              473673216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          368966                       # Total snoops (count)
system.tol2bus.snoopTraffic                  19638400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4361471                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.080907                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.272720                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4008628     91.91%     91.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 352811      8.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     32      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4361471                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7401143500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3832831253                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2156645306                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
