INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/ejapundz/project_3/project_3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/ejapundz/project_3/project_3.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/ejapundz/project_3/project_3.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
ERROR: [VRFC 10-1412] syntax error near end [/nfs/nfs7/home/ejapundz/project_3/project_3.srcs/sim_1/new/top_tb.v:124]
ERROR: [VRFC 10-2790] SystemVerilog keyword end used in incorrect context [/nfs/nfs7/home/ejapundz/project_3/project_3.srcs/sim_1/new/top_tb.v:124]
ERROR: [VRFC 10-2787] module top_tb ignored due to previous errors [/nfs/nfs7/home/ejapundz/project_3/project_3.srcs/sim_1/new/top_tb.v:5]
