module test (input clk, input rst, input [7:0] data_in, output [7:0] data_out);
    reg [7:0] temp_reg1, temp_reg2;
    always @(posedge clk or negedge rst)
    begin
        if (rst == 0)
            temp_reg1 <= 8'd0;
        else
            temp_reg1 <= data_in;
    end
    always @(posedge clk)
    begin
        temp_reg2 <= temp_reg1 + 8'd1;
    end
    assign data_out = temp_reg2;
endmodule