#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x12d75f810 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12d75c080 .scope module, "JR_tb" "JR_tb" 3 9;
 .timescale 0 0;
v0x12d770b90_0 .net "active", 0 0, v0x12d76f0f0_0;  1 drivers
v0x12d770c20_0 .var "clk", 0 0;
v0x12d770cb0_0 .var "clk_enable", 0 0;
v0x12d770d40_0 .net "data_address", 31 0, L_0x12d774270;  1 drivers
v0x12d770dd0_0 .net "data_read", 0 0, v0x12d76fbb0_0;  1 drivers
v0x12d770ea0_0 .var "data_readdata", 31 0;
v0x12d770f30_0 .net "data_write", 0 0, v0x12d76fce0_0;  1 drivers
v0x12d770fe0_0 .net "data_writedata", 31 0, v0x12d76fd80_0;  1 drivers
v0x12d771090_0 .net "instr_address", 31 0, L_0x12d775440;  1 drivers
v0x12d7711c0_0 .var "instr_readdata", 31 0;
v0x12d771250_0 .net "register_v0", 31 0, L_0x12d773ce0;  1 drivers
v0x12d771320_0 .var "reset", 0 0;
S_0x12d742e50 .scope module, "dut" "mips_cpu_harvard" 3 66, 4 1 0, S_0x12d75c080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x12d7736d0 .functor BUFZ 1, L_0x12d772ad0, C4<0>, C4<0>, C4<0>;
L_0x12d773e30 .functor BUFZ 32, L_0x12d773940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12d774270 .functor BUFZ 32, v0x12d76aaa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12d774a70 .functor OR 1, L_0x12d774710, L_0x12d774990, C4<0>, C4<0>;
L_0x12d775260 .functor OR 1, L_0x12d774ff0, L_0x12d774e10, C4<0>, C4<0>;
L_0x12d775350 .functor AND 1, L_0x12d774cd0, L_0x12d775260, C4<1>, C4<1>;
L_0x12d775440 .functor BUFZ 32, v0x12d76c790_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x120068208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12d76ded0_0 .net/2u *"_ivl_20", 15 0, L_0x120068208;  1 drivers
v0x12d76df60_0 .net *"_ivl_23", 15 0, L_0x12d773ee0;  1 drivers
L_0x120068298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12d76dff0_0 .net/2u *"_ivl_30", 31 0, L_0x120068298;  1 drivers
v0x12d76e080_0 .net *"_ivl_34", 31 0, L_0x12d7745c0;  1 drivers
L_0x1200682e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12d76e110_0 .net *"_ivl_37", 25 0, L_0x1200682e0;  1 drivers
L_0x120068328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12d76e1c0_0 .net/2u *"_ivl_38", 31 0, L_0x120068328;  1 drivers
v0x12d76e270_0 .net *"_ivl_40", 0 0, L_0x12d774710;  1 drivers
v0x12d76e310_0 .net *"_ivl_42", 31 0, L_0x12d7747f0;  1 drivers
L_0x120068370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12d76e3c0_0 .net *"_ivl_45", 25 0, L_0x120068370;  1 drivers
L_0x1200683b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12d76e4d0_0 .net/2u *"_ivl_46", 31 0, L_0x1200683b8;  1 drivers
v0x12d76e580_0 .net *"_ivl_48", 0 0, L_0x12d774990;  1 drivers
v0x12d76e620_0 .net *"_ivl_52", 31 0, L_0x12d774b60;  1 drivers
L_0x120068400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12d76e6d0_0 .net *"_ivl_55", 25 0, L_0x120068400;  1 drivers
L_0x120068448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12d76e780_0 .net/2u *"_ivl_56", 31 0, L_0x120068448;  1 drivers
v0x12d76e830_0 .net *"_ivl_58", 0 0, L_0x12d774cd0;  1 drivers
v0x12d76e8d0_0 .net *"_ivl_60", 31 0, L_0x12d774d70;  1 drivers
L_0x120068490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12d76e980_0 .net *"_ivl_63", 25 0, L_0x120068490;  1 drivers
L_0x1200684d8 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x12d76eb10_0 .net/2u *"_ivl_64", 31 0, L_0x1200684d8;  1 drivers
v0x12d76eba0_0 .net *"_ivl_66", 0 0, L_0x12d774ff0;  1 drivers
v0x12d76ec40_0 .net *"_ivl_68", 31 0, L_0x12d775090;  1 drivers
v0x12d76ecf0_0 .net *"_ivl_7", 4 0, L_0x12d7732d0;  1 drivers
L_0x120068520 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12d76eda0_0 .net *"_ivl_71", 25 0, L_0x120068520;  1 drivers
L_0x120068568 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x12d76ee50_0 .net/2u *"_ivl_72", 31 0, L_0x120068568;  1 drivers
v0x12d76ef00_0 .net *"_ivl_74", 0 0, L_0x12d774e10;  1 drivers
v0x12d76efa0_0 .net *"_ivl_77", 0 0, L_0x12d775260;  1 drivers
v0x12d76f040_0 .net *"_ivl_9", 4 0, L_0x12d773370;  1 drivers
v0x12d76f0f0_0 .var "active", 0 0;
v0x12d76f190_0 .net "alu_control_out", 3 0, v0x12d76aef0_0;  1 drivers
v0x12d76f270_0 .net "alu_fcode", 5 0, L_0x12d773d50;  1 drivers
v0x12d76f300_0 .net "alu_op", 1 0, L_0x12d772ef0;  1 drivers
v0x12d76f390_0 .net "alu_op1", 31 0, L_0x12d773e30;  1 drivers
v0x12d76f420_0 .net "alu_op2", 31 0, L_0x12d774170;  1 drivers
v0x12d76f4b0_0 .net "alu_out", 31 0, v0x12d76aaa0_0;  1 drivers
v0x12d76ea30_0 .net "alu_src", 0 0, L_0x12d7728f0;  1 drivers
v0x12d76f740_0 .net "alu_z_flag", 0 0, L_0x12d7743a0;  1 drivers
v0x12d76f7d0_0 .net "branch", 0 0, L_0x12d772d50;  1 drivers
v0x12d76f880_0 .net "clk", 0 0, v0x12d770c20_0;  1 drivers
v0x12d76f950_0 .net "clk_enable", 0 0, v0x12d770cb0_0;  1 drivers
v0x12d76f9e0_0 .net "curr_addr", 31 0, v0x12d76c790_0;  1 drivers
v0x12d76fa90_0 .net "curr_addr_p4", 31 0, L_0x12d7744c0;  1 drivers
v0x12d76fb20_0 .net "data_address", 31 0, L_0x12d774270;  alias, 1 drivers
v0x12d76fbb0_0 .var "data_read", 0 0;
v0x12d76fc40_0 .net "data_readdata", 31 0, v0x12d770ea0_0;  1 drivers
v0x12d76fce0_0 .var "data_write", 0 0;
v0x12d76fd80_0 .var "data_writedata", 31 0;
v0x12d76fe30_0 .net "instr_address", 31 0, L_0x12d775440;  alias, 1 drivers
v0x12d76fee0_0 .net "instr_opcode", 5 0, L_0x12d7720e0;  1 drivers
v0x12d76ffa0_0 .net "instr_readdata", 31 0, v0x12d7711c0_0;  1 drivers
v0x12d770040_0 .net "j_type", 0 0, L_0x12d774a70;  1 drivers
v0x12d7700e0_0 .net "jr_type", 0 0, L_0x12d775350;  1 drivers
v0x12d770180_0 .net "mem_read", 0 0, L_0x12d772c00;  1 drivers
v0x12d770230_0 .net "mem_to_reg", 0 0, L_0x12d772a20;  1 drivers
v0x12d7702e0_0 .net "mem_write", 0 0, L_0x12d772ca0;  1 drivers
v0x12d770390_0 .var "next_instr_addr", 31 0;
v0x12d770440_0 .net "offset", 31 0, L_0x12d7740d0;  1 drivers
v0x12d7704d0_0 .net "reg_a_read_data", 31 0, L_0x12d773940;  1 drivers
v0x12d770580_0 .net "reg_a_read_index", 4 0, L_0x12d7730d0;  1 drivers
v0x12d770630_0 .net "reg_b_read_data", 31 0, L_0x12d773bf0;  1 drivers
v0x12d7706e0_0 .net "reg_b_read_index", 4 0, L_0x12d773170;  1 drivers
v0x12d770790_0 .net "reg_dst", 0 0, L_0x12d772800;  1 drivers
v0x12d770840_0 .net "reg_write", 0 0, L_0x12d772ad0;  1 drivers
v0x12d7708f0_0 .net "reg_write_data", 31 0, L_0x12d773530;  1 drivers
v0x12d7709a0_0 .net "reg_write_enable", 0 0, L_0x12d7736d0;  1 drivers
v0x12d770a50_0 .net "reg_write_index", 4 0, L_0x12d773410;  1 drivers
v0x12d770b00_0 .net "register_v0", 31 0, L_0x12d773ce0;  alias, 1 drivers
v0x12d76f560_0 .net "reset", 0 0, v0x12d771320_0;  1 drivers
E_0x12d7352f0/0 .event edge, v0x12d76bc80_0, v0x12d76ab90_0, v0x12d76fa90_0, v0x12d770440_0;
E_0x12d7352f0/1 .event edge, v0x12d770040_0, v0x12d76ffa0_0, v0x12d7700e0_0, v0x12d76d2d0_0;
E_0x12d7352f0 .event/or E_0x12d7352f0/0, E_0x12d7352f0/1;
L_0x12d7720e0 .part v0x12d7711c0_0, 26, 6;
L_0x12d7730d0 .part v0x12d7711c0_0, 21, 5;
L_0x12d773170 .part v0x12d7711c0_0, 16, 5;
L_0x12d7732d0 .part v0x12d7711c0_0, 11, 5;
L_0x12d773370 .part v0x12d7711c0_0, 16, 5;
L_0x12d773410 .functor MUXZ 5, L_0x12d773370, L_0x12d7732d0, L_0x12d772800, C4<>;
L_0x12d773530 .functor MUXZ 32, v0x12d76aaa0_0, v0x12d770ea0_0, L_0x12d772a20, C4<>;
L_0x12d773d50 .part v0x12d7711c0_0, 0, 6;
L_0x12d773ee0 .part v0x12d7711c0_0, 0, 16;
L_0x12d7740d0 .concat [ 16 16 0 0], L_0x12d773ee0, L_0x120068208;
L_0x12d774170 .functor MUXZ 32, L_0x12d773bf0, L_0x12d7740d0, L_0x12d7728f0, C4<>;
L_0x12d7744c0 .arith/sum 32, v0x12d76c790_0, L_0x120068298;
L_0x12d7745c0 .concat [ 6 26 0 0], L_0x12d7720e0, L_0x1200682e0;
L_0x12d774710 .cmp/eq 32, L_0x12d7745c0, L_0x120068328;
L_0x12d7747f0 .concat [ 6 26 0 0], L_0x12d7720e0, L_0x120068370;
L_0x12d774990 .cmp/eq 32, L_0x12d7747f0, L_0x1200683b8;
L_0x12d774b60 .concat [ 6 26 0 0], L_0x12d7720e0, L_0x120068400;
L_0x12d774cd0 .cmp/eq 32, L_0x12d774b60, L_0x120068448;
L_0x12d774d70 .concat [ 6 26 0 0], L_0x12d773d50, L_0x120068490;
L_0x12d774ff0 .cmp/eq 32, L_0x12d774d70, L_0x1200684d8;
L_0x12d775090 .concat [ 6 26 0 0], L_0x12d773d50, L_0x120068520;
L_0x12d774e10 .cmp/eq 32, L_0x12d775090, L_0x120068568;
S_0x12d7427b0 .scope module, "cpu_alu" "alu" 4 114, 5 1 0, S_0x12d742e50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x120068250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12d70fd70_0 .net/2u *"_ivl_0", 31 0, L_0x120068250;  1 drivers
v0x12d76a880_0 .net "control", 3 0, v0x12d76aef0_0;  alias, 1 drivers
v0x12d76a930_0 .net "op1", 31 0, L_0x12d773e30;  alias, 1 drivers
v0x12d76a9f0_0 .net "op2", 31 0, L_0x12d774170;  alias, 1 drivers
v0x12d76aaa0_0 .var "result", 31 0;
v0x12d76ab90_0 .net "z_flag", 0 0, L_0x12d7743a0;  alias, 1 drivers
E_0x12d7547b0 .event edge, v0x12d76a9f0_0, v0x12d76a930_0, v0x12d76a880_0;
L_0x12d7743a0 .cmp/eq 32, v0x12d76aaa0_0, L_0x120068250;
S_0x12d76acb0 .scope module, "cpu_alu_control" "alu_control" 4 99, 6 1 0, S_0x12d742e50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x12d76aef0_0 .var "alu_control_out", 3 0;
v0x12d76afb0_0 .net "alu_fcode", 5 0, L_0x12d773d50;  alias, 1 drivers
v0x12d76b050_0 .net "alu_opcode", 1 0, L_0x12d772ef0;  alias, 1 drivers
E_0x12d76aec0 .event edge, v0x12d76b050_0, v0x12d76afb0_0;
S_0x12d76b160 .scope module, "cpu_control" "control" 4 42, 7 1 0, S_0x12d742e50;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x12d772800 .functor BUFZ 1, L_0x12d772330, C4<0>, C4<0>, C4<0>;
L_0x12d7728f0 .functor OR 1, L_0x12d772450, L_0x12d7725b0, C4<0>, C4<0>;
L_0x12d772a20 .functor BUFZ 1, L_0x12d772450, C4<0>, C4<0>, C4<0>;
L_0x12d772ad0 .functor BUFZ 1, L_0x12d772450, C4<0>, C4<0>, C4<0>;
L_0x12d772c00 .functor BUFZ 1, L_0x12d772450, C4<0>, C4<0>, C4<0>;
L_0x12d772ca0 .functor BUFZ 1, L_0x12d7725b0, C4<0>, C4<0>, C4<0>;
L_0x12d772d50 .functor BUFZ 1, L_0x12d7726f0, C4<0>, C4<0>, C4<0>;
L_0x12d772e80 .functor BUFZ 1, L_0x12d772330, C4<0>, C4<0>, C4<0>;
L_0x12d772fd0 .functor BUFZ 1, L_0x12d7726f0, C4<0>, C4<0>, C4<0>;
v0x12d76b460_0 .net *"_ivl_0", 31 0, L_0x12d772200;  1 drivers
L_0x1200680e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x12d76b510_0 .net/2u *"_ivl_12", 5 0, L_0x1200680e8;  1 drivers
L_0x120068130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x12d76b5c0_0 .net/2u *"_ivl_16", 5 0, L_0x120068130;  1 drivers
L_0x120068010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12d76b680_0 .net *"_ivl_3", 25 0, L_0x120068010;  1 drivers
v0x12d76b730_0 .net *"_ivl_37", 0 0, L_0x12d772e80;  1 drivers
L_0x120068058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12d76b820_0 .net/2u *"_ivl_4", 31 0, L_0x120068058;  1 drivers
v0x12d76b8d0_0 .net *"_ivl_42", 0 0, L_0x12d772fd0;  1 drivers
L_0x1200680a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x12d76b980_0 .net/2u *"_ivl_8", 5 0, L_0x1200680a0;  1 drivers
v0x12d76ba30_0 .net "alu_op", 1 0, L_0x12d772ef0;  alias, 1 drivers
v0x12d76bb60_0 .net "alu_src", 0 0, L_0x12d7728f0;  alias, 1 drivers
v0x12d76bbf0_0 .net "beq", 0 0, L_0x12d7726f0;  1 drivers
v0x12d76bc80_0 .net "branch", 0 0, L_0x12d772d50;  alias, 1 drivers
v0x12d76bd10_0 .net "instr_opcode", 5 0, L_0x12d7720e0;  alias, 1 drivers
v0x12d76bda0_0 .var "jump", 0 0;
v0x12d76be30_0 .net "lw", 0 0, L_0x12d772450;  1 drivers
v0x12d76bed0_0 .net "mem_read", 0 0, L_0x12d772c00;  alias, 1 drivers
v0x12d76bf70_0 .net "mem_to_reg", 0 0, L_0x12d772a20;  alias, 1 drivers
v0x12d76c110_0 .net "mem_write", 0 0, L_0x12d772ca0;  alias, 1 drivers
v0x12d76c1b0_0 .net "r_format", 0 0, L_0x12d772330;  1 drivers
v0x12d76c250_0 .net "reg_dst", 0 0, L_0x12d772800;  alias, 1 drivers
v0x12d76c2f0_0 .net "reg_write", 0 0, L_0x12d772ad0;  alias, 1 drivers
v0x12d76c390_0 .net "sw", 0 0, L_0x12d7725b0;  1 drivers
L_0x12d772200 .concat [ 6 26 0 0], L_0x12d7720e0, L_0x120068010;
L_0x12d772330 .cmp/eq 32, L_0x12d772200, L_0x120068058;
L_0x12d772450 .cmp/eq 6, L_0x12d7720e0, L_0x1200680a0;
L_0x12d7725b0 .cmp/eq 6, L_0x12d7720e0, L_0x1200680e8;
L_0x12d7726f0 .cmp/eq 6, L_0x12d7720e0, L_0x120068130;
L_0x12d772ef0 .concat8 [ 1 1 0 0], L_0x12d772fd0, L_0x12d772e80;
S_0x12d76c520 .scope module, "cpu_pc" "pc" 4 151, 8 1 0, S_0x12d742e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x12d76c6e0_0 .net "clk", 0 0, v0x12d770c20_0;  alias, 1 drivers
v0x12d76c790_0 .var "curr_addr", 31 0;
v0x12d76c840_0 .net "next_addr", 31 0, v0x12d770390_0;  1 drivers
v0x12d76c900_0 .net "reset", 0 0, v0x12d771320_0;  alias, 1 drivers
E_0x12d76c690 .event posedge, v0x12d76c6e0_0;
S_0x12d76ca00 .scope module, "register" "regfile" 4 73, 9 1 0, S_0x12d742e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x12d773940 .functor BUFZ 32, L_0x12d773780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12d773bf0 .functor BUFZ 32, L_0x12d773a30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12d76d6c0_12 .array/port v0x12d76d6c0, 12;
L_0x12d773ce0 .functor BUFZ 32, v0x12d76d6c0_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12d76cd70_0 .net *"_ivl_0", 31 0, L_0x12d773780;  1 drivers
v0x12d76ce10_0 .net *"_ivl_10", 6 0, L_0x12d773ad0;  1 drivers
L_0x1200681c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12d76ceb0_0 .net *"_ivl_13", 1 0, L_0x1200681c0;  1 drivers
v0x12d76cf60_0 .net *"_ivl_2", 6 0, L_0x12d773820;  1 drivers
L_0x120068178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12d76d010_0 .net *"_ivl_5", 1 0, L_0x120068178;  1 drivers
v0x12d76d100_0 .net *"_ivl_8", 31 0, L_0x12d773a30;  1 drivers
v0x12d76d1b0_0 .net "r_clk", 0 0, v0x12d770c20_0;  alias, 1 drivers
v0x12d76d240_0 .net "r_clk_enable", 0 0, v0x12d770cb0_0;  alias, 1 drivers
v0x12d76d2d0_0 .net "read_data1", 31 0, L_0x12d773940;  alias, 1 drivers
v0x12d76d400_0 .net "read_data2", 31 0, L_0x12d773bf0;  alias, 1 drivers
v0x12d76d4b0_0 .net "read_reg1", 4 0, L_0x12d7730d0;  alias, 1 drivers
v0x12d76d560_0 .net "read_reg2", 4 0, L_0x12d773170;  alias, 1 drivers
v0x12d76d610_0 .net "register_v0", 31 0, L_0x12d773ce0;  alias, 1 drivers
v0x12d76d6c0 .array "registers", 0 31, 31 0;
v0x12d76da60_0 .net "reset", 0 0, v0x12d771320_0;  alias, 1 drivers
v0x12d76db10_0 .net "write_control", 0 0, L_0x12d7736d0;  alias, 1 drivers
v0x12d76dba0_0 .net "write_data", 31 0, L_0x12d773530;  alias, 1 drivers
v0x12d76dd30_0 .net "write_reg", 4 0, L_0x12d773410;  alias, 1 drivers
L_0x12d773780 .array/port v0x12d76d6c0, L_0x12d773820;
L_0x12d773820 .concat [ 5 2 0 0], L_0x12d7730d0, L_0x120068178;
L_0x12d773a30 .array/port v0x12d76d6c0, L_0x12d773ad0;
L_0x12d773ad0 .concat [ 5 2 0 0], L_0x12d773170, L_0x1200681c0;
S_0x12d754970 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x12d7755d0 .functor BUFZ 32, L_0x12d775530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12d7713e0_0 .net *"_ivl_0", 31 0, L_0x12d775530;  1 drivers
o0x120031ed0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12d771470_0 .net "clk", 0 0, o0x120031ed0;  0 drivers
o0x120031f00 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12d771510_0 .net "data_address", 31 0, o0x120031f00;  0 drivers
o0x120031f30 .functor BUFZ 1, C4<z>; HiZ drive
v0x12d7715b0_0 .net "data_read", 0 0, o0x120031f30;  0 drivers
v0x12d771650_0 .net "data_readdata", 31 0, L_0x12d7755d0;  1 drivers
o0x120031f90 .functor BUFZ 1, C4<z>; HiZ drive
v0x12d771740_0 .net "data_write", 0 0, o0x120031f90;  0 drivers
o0x120031fc0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12d7717e0_0 .net "data_writedata", 31 0, o0x120031fc0;  0 drivers
v0x12d771890_0 .var/i "i", 31 0;
v0x12d771940 .array "ram", 0 65535, 31 0;
E_0x12d7713b0 .event posedge, v0x12d771470_0;
L_0x12d775530 .array/port v0x12d771940, o0x120031f00;
S_0x12d7457a0 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x12d7473b0 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x12d775800 .functor BUFZ 32, L_0x12d775680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12d771d20_0 .net *"_ivl_0", 31 0, L_0x12d775680;  1 drivers
v0x12d771de0_0 .net *"_ivl_3", 29 0, L_0x12d775720;  1 drivers
o0x1200321d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12d771e80_0 .net "instr_address", 31 0, o0x1200321d0;  0 drivers
v0x12d771f20_0 .net "instr_readdata", 31 0, L_0x12d775800;  1 drivers
v0x12d771fd0 .array "memory1", 0 65535, 31 0;
L_0x12d775680 .array/port v0x12d771fd0, L_0x12d775720;
L_0x12d775720 .part o0x1200321d0, 0, 30;
S_0x12d771ad0 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x12d7457a0;
 .timescale 0 0;
v0x12d771c90_0 .var/i "i", 31 0;
    .scope S_0x12d76ca00;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d76d6c0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x12d76ca00;
T_1 ;
    %wait E_0x12d76c690;
    %load/vec4 v0x12d76da60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12d76d240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x12d76db10_0;
    %load/vec4 v0x12d76dd30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x12d76dba0_0;
    %load/vec4 v0x12d76dd30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d76d6c0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12d76acb0;
T_2 ;
    %wait E_0x12d76aec0;
    %load/vec4 v0x12d76b050_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12d76aef0_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12d76b050_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12d76aef0_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x12d76b050_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x12d76afb0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12d76aef0_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12d76aef0_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12d76aef0_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12d76aef0_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x12d76aef0_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12d7427b0;
T_3 ;
    %wait E_0x12d7547b0;
    %load/vec4 v0x12d76a880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12d76aaa0_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x12d76a930_0;
    %load/vec4 v0x12d76a9f0_0;
    %and;
    %assign/vec4 v0x12d76aaa0_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x12d76a930_0;
    %load/vec4 v0x12d76a9f0_0;
    %or;
    %assign/vec4 v0x12d76aaa0_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x12d76a930_0;
    %load/vec4 v0x12d76a9f0_0;
    %add;
    %assign/vec4 v0x12d76aaa0_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x12d76a930_0;
    %load/vec4 v0x12d76a9f0_0;
    %sub;
    %assign/vec4 v0x12d76aaa0_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x12d76a930_0;
    %load/vec4 v0x12d76a9f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x12d76aaa0_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x12d76a930_0;
    %load/vec4 v0x12d76a9f0_0;
    %or;
    %inv;
    %assign/vec4 v0x12d76aaa0_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12d76c520;
T_4 ;
    %wait E_0x12d76c690;
    %load/vec4 v0x12d76c900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x12d76c790_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x12d76c840_0;
    %assign/vec4 v0x12d76c790_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12d742e50;
T_5 ;
    %pushi/vec4 10, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12d76c690;
    %delay 1, 0;
    %vpi_call/w 4 26 "$display", "mem_to_reg=%b, instr_readdate=%b, reg_write_data=%b, clk_enable=%b, reg_write_index=%b, reg_write_enable=%b", v0x12d770230_0, v0x12d76ffa0_0, v0x12d7708f0_0, v0x12d76f950_0, v0x12d770a50_0, v0x12d7709a0_0 {0 0 0};
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %end;
    .thread T_5;
    .scope S_0x12d742e50;
T_6 ;
    %wait E_0x12d7352f0;
    %load/vec4 v0x12d76f7d0_0;
    %load/vec4 v0x12d76f740_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x12d76fa90_0;
    %load/vec4 v0x12d770440_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12d770390_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x12d770040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x12d76fa90_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x12d76ffa0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x12d770390_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x12d7700e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x12d7704d0_0;
    %store/vec4 v0x12d770390_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x12d76fa90_0;
    %store/vec4 v0x12d770390_0, 0, 32;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x12d75c080;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d770c20_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12d770c20_0;
    %inv;
    %store/vec4 v0x12d770c20_0, 0, 1;
    %delay 1, 0;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 43 "$fatal", 32'sb00000000000000000000000000000101, "clock ran to the end" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x12d75c080;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d771320_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12d771320_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d771320_0, 0, 1;
    %delay 2, 0;
    %vpi_call/w 3 53 "$display", v0x12d771090_0 {0 0 0};
    %vpi_call/w 3 54 "$display", v0x12d771250_0 {0 0 0};
    %delay 2, 0;
    %vpi_call/w 3 56 "$display", v0x12d771090_0 {0 0 0};
    %delay 2, 0;
    %vpi_call/w 3 58 "$display", v0x12d771090_0 {0 0 0};
    %delay 2, 0;
    %vpi_call/w 3 60 "$display", v0x12d771090_0 {0 0 0};
    %vpi_call/w 3 62 "$display", "succ" {0 0 0};
    %vpi_call/w 3 63 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x12d754970;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12d771890_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x12d771890_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12d771890_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d771940, 0, 4;
    %load/vec4 v0x12d771890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d771890_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x12d754970;
T_10 ;
    %wait E_0x12d7713b0;
    %load/vec4 v0x12d771740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x12d7717e0_0;
    %ix/getv 3, v0x12d771510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d771940, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x12d7457a0;
T_11 ;
    %fork t_1, S_0x12d771ad0;
    %jmp t_0;
    .scope S_0x12d771ad0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12d771c90_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x12d771c90_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x12d771c90_0;
    %store/vec4a v0x12d771fd0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12d771c90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12d771c90_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d771fd0, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d771fd0, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d771fd0, 4, 0;
    %end;
    .scope S_0x12d7457a0;
t_0 %join;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
