Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Aug 29 13:08:38 2023
| Host         : GF76 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_high_fanout_nets -file /home/albertojor/GitHub/Chisel/Tesis/freedom/builds/e300artydevkit/obj/report/fanout.txt -timing -load_types -max_nets 25
| Design       : E300ArtyDevKitFPGAChip
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

High Fan-out Nets Information

1. Fanout Summary
-----------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+
|                                                                                                                                                                                       |        |             |                 |                 |         Clock Enable        |          Set/Reset          |         Data & Other        |            Clock            |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+
| Net Name                                                                                                                                                                              | Fanout | Driver Type | Worst Slack(ns) | Worst Delay(ns) | Slice | IO | BRAM/DSP/OTHER | Slice | IO | BRAM/DSP/OTHER | Slice | IO | BRAM/DSP/OTHER | Slice | IO | BRAM/DSP/OTHER |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+
| E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/sys_reset                                                                          |   4013 | LUT1        |          12.269 |          13.171 |     0 |  0 |              0 |  4009 |  4 |              0 |     0 |  0 |              0 |     0 |  0 |              0 |
| slow_clock_BUFG                                                                                                                                                                       |   1012 | BUFG        |             inf |           1.799 |     0 |  0 |              0 |     0 |  0 |              0 |     1 |  0 |              0 |  1011 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/SR[0]                                                                    |    593 | LUT1        |          23.212 |           4.777 |     0 |  0 |              0 |   593 |  0 |              0 |     0 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/s3_slaveValid_reg                                                                                                                      |    545 | LUT6        |          18.651 |           3.658 |   512 |  0 |              0 |     0 |  0 |              0 |    33 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/fragmenter/Repeater/SR[0]                                                                                                                             |    512 | LUT6        |          18.590 |           3.174 |     0 |  0 |              0 |   512 |  0 |              0 |     0 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Asconp/ctrlPer/E[0]                                                                                                                       |    349 | LUT2        |          19.506 |           1.979 |   320 |  0 |              0 |     0 |  0 |              0 |    29 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Asconp/ctrlPer/validReg_reg_5[0]                                                                                                          |    320 | LUT2        |          20.154 |           7.297 |   320 |  0 |              0 |     0 |  0 |              0 |     0 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/stateReg_0[48]_i_27_n_0                                                                                                              |    256 | LUT5        |          15.246 |           5.196 |     0 |  0 |              0 |     0 |  0 |              0 |   256 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/stateReg_0[50]_i_64_n_0                                                                                                              |    256 | LUT5        |          16.119 |           4.913 |     0 |  0 |              0 |     0 |  0 |              0 |   256 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/stateReg_0[50]_i_65_n_0                                                                                                              |    256 | LUT5        |          15.760 |           4.971 |     0 |  0 |              0 |     0 |  0 |              0 |   256 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/stateReg_0[50]_i_66_n_0                                                                                                              |    256 | LUT5        |          15.840 |           4.298 |     0 |  0 |              0 |     0 |  0 |              0 |   256 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tag_hit_0                                                                                                                          |    250 | FDRE        |          14.776 |           2.374 |     0 |  0 |              0 |     0 |  0 |              0 |   250 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tag_hit_1                                                                                                                          |    250 | FDRE        |          15.001 |           1.162 |     0 |  0 |              0 |     0 |  0 |              0 |   250 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/state_reg[2]_0                                                                                                                                  |    208 | FDRE        |          15.148 |           5.972 |     0 |  0 |              0 |     0 |  0 |              0 |   208 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc[12]                                                                                                                                    |    188 | FDRE        |          12.554 |           3.979 |     0 |  0 |              0 |     0 |  0 |              0 |   188 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/frontend/s1_pc_reg[13]_rep_n_0                                                                                                                        |    187 | FDRE        |          14.110 |           2.913 |     0 |  0 |              0 |     0 |  0 |              0 |   187 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_debug/fragmenter/Repeater/full_reg_3                                                                               |    185 | LUT5        |          14.283 |           4.082 |     0 |  0 |              0 |     0 |  0 |              0 |   185 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/hash_mode_reg_0                                                                                                                                 |    179 | FDRE        |          16.024 |           5.406 |     0 |  0 |              0 |     0 |  0 |              0 |   179 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/state_reg[0]_0                                                                                                                                  |    173 | FDRE        |          15.212 |           3.853 |     0 |  0 |              0 |     0 |  0 |              0 |   173 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_60_0_reg_0                                                                                                                             |    173 | FDRE        |          14.711 |           1.849 |     0 |  0 |              0 |     0 |  0 |              0 |   173 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/valid_key_reg_n_0                                                                                                                               |    163 | FDRE        |          23.778 |           6.168 |   128 |  0 |              0 |     0 |  0 |              0 |    35 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/valid_nonce                                                                                                                                     |    163 | FDRE        |          22.451 |           7.396 |   128 |  0 |              0 |     0 |  0 |              0 |    35 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/tile/Accel/load_tag_valid_reg_n_0                                                                                                                          |    162 | FDRE        |          26.263 |           3.333 |   128 |  0 |              0 |     0 |  0 |              0 |    34 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_MaskROM/fragmenter/Repeater/sbus_auto_control_bus_coupler_to_slave_named_MaskROM_fragmenter_out_a_bits_address[10] |    157 | LUT3        |          21.923 |           2.921 |     0 |  0 |              0 |     0 |  0 |              0 |   157 |  0 |              0 |     0 |  0 |              0 |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_MaskROM/fragmenter/Repeater/sbus_auto_control_bus_coupler_to_slave_named_MaskROM_fragmenter_out_a_bits_address[11] |    157 | LUT3        |          19.245 |           4.630 |     0 |  0 |              0 |     0 |  0 |              0 |   157 |  0 |              0 |     0 |  0 |              0 |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+


