
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_fsm/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_fsm
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_fsm.v
# synth_design -part xc7z020clg484-3 -top cavlc_fsm -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top cavlc_fsm -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 60463 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1500.535 ; gain = 25.895 ; free physical = 254817 ; free virtual = 315536
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cavlc_fsm' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_fsm.v:18]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_fsm.v:72]
INFO: [Synth 8-6155] done synthesizing module 'cavlc_fsm' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_fsm.v:18]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 71.660 ; free physical = 254709 ; free virtual = 315427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 71.660 ; free physical = 254815 ; free virtual = 315534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 79.656 ; free physical = 254810 ; free virtual = 315529
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_fsm.v:72]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cavlc_fsm'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 iSTATE6 |                         00000001 |                         00000001
                 iSTATE1 |                         00000010 |                         00000010
                 iSTATE2 |                         00000100 |                         00000100
                 iSTATE4 |                         00001000 |                         00001000
                  iSTATE |                         00010000 |                         00010000
                 iSTATE0 |                         00100000 |                         00100000
                 iSTATE3 |                         01000000 |                         01000000
                 iSTATE5 |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'cavlc_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.301 ; gain = 87.660 ; free physical = 254744 ; free virtual = 315465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cavlc_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1703.078 ; gain = 228.438 ; free physical = 253643 ; free virtual = 314367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1703.078 ; gain = 228.438 ; free physical = 253661 ; free virtual = 314385
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1704.070 ; gain = 229.430 ; free physical = 253671 ; free virtual = 314395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1704.074 ; gain = 229.434 ; free physical = 253588 ; free virtual = 314312
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1704.074 ; gain = 229.434 ; free physical = 253595 ; free virtual = 314319
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1704.074 ; gain = 229.434 ; free physical = 253595 ; free virtual = 314319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1704.074 ; gain = 229.434 ; free physical = 253595 ; free virtual = 314319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1704.074 ; gain = 229.434 ; free physical = 253595 ; free virtual = 314319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1704.074 ; gain = 229.434 ; free physical = 253595 ; free virtual = 314319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     2|
|3     |LUT3 |     6|
|4     |LUT4 |    10|
|5     |LUT5 |    15|
|6     |LUT6 |    21|
|7     |FDCE |    12|
|8     |FDPE |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    68|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1704.074 ; gain = 229.434 ; free physical = 253593 ; free virtual = 314318
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1704.074 ; gain = 229.434 ; free physical = 253593 ; free virtual = 314317
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1704.078 ; gain = 229.434 ; free physical = 253599 ; free virtual = 314323
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1847.246 ; gain = 0.000 ; free physical = 253069 ; free virtual = 313793
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1847.246 ; gain = 372.703 ; free physical = 253044 ; free virtual = 313768
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2403.898 ; gain = 556.652 ; free physical = 251669 ; free virtual = 312399
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2403.898 ; gain = 0.000 ; free physical = 251706 ; free virtual = 312435
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2427.910 ; gain = 0.000 ; free physical = 251699 ; free virtual = 312428
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_fsm/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_fsm/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2489.945 ; gain = 0.000 ; free physical = 252404 ; free virtual = 313131

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1230aaf48

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.945 ; gain = 0.000 ; free physical = 252404 ; free virtual = 313131

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1230aaf48

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2489.945 ; gain = 0.000 ; free physical = 252368 ; free virtual = 313097
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1230aaf48

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2489.945 ; gain = 0.000 ; free physical = 252376 ; free virtual = 313105
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1230aaf48

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2489.945 ; gain = 0.000 ; free physical = 252376 ; free virtual = 313105
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1230aaf48

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2489.945 ; gain = 0.000 ; free physical = 252383 ; free virtual = 313112
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1230aaf48

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2489.945 ; gain = 0.000 ; free physical = 252383 ; free virtual = 313111
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1230aaf48

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2489.945 ; gain = 0.000 ; free physical = 252383 ; free virtual = 313111
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.945 ; gain = 0.000 ; free physical = 252383 ; free virtual = 313110
Ending Logic Optimization Task | Checksum: 1230aaf48

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2489.945 ; gain = 0.000 ; free physical = 252384 ; free virtual = 313111

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1230aaf48

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2489.945 ; gain = 0.000 ; free physical = 252375 ; free virtual = 313102

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1230aaf48

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.945 ; gain = 0.000 ; free physical = 252375 ; free virtual = 313102

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.945 ; gain = 0.000 ; free physical = 252375 ; free virtual = 313102
Ending Netlist Obfuscation Task | Checksum: 1230aaf48

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.945 ; gain = 0.000 ; free physical = 252375 ; free virtual = 313102
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 1230aaf48
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module cavlc_fsm ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2505.926 ; gain = 0.000 ; free physical = 252356 ; free virtual = 313084
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.265 | TNS=0.000 |
IDT: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2505.926 ; gain = 0.000 ; free physical = 252328 ; free virtual = 313056
INFO: [Pwropt 34-10] Applying ODC optimizations ...
PSMgr Creation: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2505.926 ; gain = 0.000 ; free physical = 252329 ; free virtual = 313056
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2689.086 ; gain = 183.160 ; free physical = 252321 ; free virtual = 313048
Power optimization passes: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2689.086 ; gain = 183.160 ; free physical = 252321 ; free virtual = 313048

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 252331 ; free virtual = 313058


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design cavlc_fsm ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 2 accepted clusters 2

Number of Slice Registers augmented: 4 newly gated: 0 Total: 13
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/5 RAMS dropped: 0/0 Clusters dropped: 0/2 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 1b1fba579

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 252257 ; free virtual = 312985
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 1b1fba579
Power optimization: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2689.086 ; gain = 199.141 ; free physical = 252330 ; free virtual = 313057
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 25897592 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12876a944

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 252357 ; free virtual = 313085
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 12876a944

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 252356 ; free virtual = 313084
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 11b0a8628

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 252355 ; free virtual = 313082
INFO: [Opt 31-389] Phase Remap created 1 cells and removed 2 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: f0f53359

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 252353 ; free virtual = 313081
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               1  |               2  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 166ca0c7d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 252356 ; free virtual = 313083

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 252355 ; free virtual = 313083
Ending Netlist Obfuscation Task | Checksum: 166ca0c7d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 252355 ; free virtual = 313083
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 253093 ; free virtual = 313817
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c72abd22

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 253092 ; free virtual = 313816
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 253105 ; free virtual = 313829

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ad0ffcc5

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 253138 ; free virtual = 313862

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14689d46d

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 253129 ; free virtual = 313853

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14689d46d

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 253131 ; free virtual = 313854
Phase 1 Placer Initialization | Checksum: 14689d46d

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 253131 ; free virtual = 313855

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13979c8cd

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 253117 ; free virtual = 313840

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 253084 ; free virtual = 313808

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 193769d19

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 253084 ; free virtual = 313808
Phase 2 Global Placement | Checksum: 1a4e8846d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 253077 ; free virtual = 313801

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a4e8846d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 253076 ; free virtual = 313799

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d045f672

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 253067 ; free virtual = 313790

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16982c706

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 253068 ; free virtual = 313790

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1525c98c1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 253068 ; free virtual = 313790

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ae93ca2d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 253141 ; free virtual = 313863

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 21f312b81

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 253143 ; free virtual = 313865

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2066b7a1e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 253144 ; free virtual = 313866
Phase 3 Detail Placement | Checksum: 2066b7a1e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 253144 ; free virtual = 313866

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f0d73a30

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f0d73a30

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 253178 ; free virtual = 313900
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.449. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16d667e08

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 253179 ; free virtual = 313901
Phase 4.1 Post Commit Optimization | Checksum: 16d667e08

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 253180 ; free virtual = 313902

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16d667e08

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 253187 ; free virtual = 313909

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16d667e08

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 253188 ; free virtual = 313910

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 253188 ; free virtual = 313911
Phase 4.4 Final Placement Cleanup | Checksum: 105254af2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 253189 ; free virtual = 313911
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 105254af2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 253189 ; free virtual = 313912
Ending Placer Task | Checksum: f71f2b2a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 253217 ; free virtual = 313939
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 253218 ; free virtual = 313940
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 253258 ; free virtual = 313981
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 253922 ; free virtual = 314645
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 254220 ; free virtual = 314943
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_fsm/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f71f2b2a ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "TotalCoeff_comb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "TotalCoeff_comb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "TrailingOnes[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "TrailingOnes[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "TotalCoeff_comb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "TotalCoeff_comb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "TotalCoeff_comb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "TotalCoeff_comb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "TotalCoeff[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "TotalCoeff[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "TotalCoeff[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "TotalCoeff[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "TotalCoeff_comb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "TotalCoeff_comb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "TrailingOnes[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "TrailingOnes[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "TotalCoeff[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "TotalCoeff[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ena" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ena". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ZeroLeft[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ZeroLeft[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ZeroLeft[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ZeroLeft[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ZeroLeft[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ZeroLeft[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ZeroLeft[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ZeroLeft[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "TrailingOnes_comb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "TrailingOnes_comb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "TrailingOnes_comb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "TrailingOnes_comb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "TotalCoeff[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "TotalCoeff[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "TotalCoeff[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "TotalCoeff[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "TotalCoeff_comb[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "TotalCoeff_comb[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "max_coeff_num[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "max_coeff_num[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "max_coeff_num[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "max_coeff_num[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "max_coeff_num[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "max_coeff_num[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "max_coeff_num[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "max_coeff_num[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "max_coeff_num[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "max_coeff_num[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1cd287db2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 254196 ; free virtual = 314956
Post Restoration Checksum: NetGraph: d5ca6007 NumContArr: f75e1dab Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1cd287db2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 254187 ; free virtual = 314950

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1cd287db2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 254149 ; free virtual = 314913

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1cd287db2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 254149 ; free virtual = 314913
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fc08a174

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 254124 ; free virtual = 314896
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.519  | TNS=0.000  | WHS=0.142  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1aa62eb60

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 254121 ; free virtual = 314893

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 164b12931

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 254079 ; free virtual = 314859

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.412  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20be2916f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 254062 ; free virtual = 314848
Phase 4 Rip-up And Reroute | Checksum: 20be2916f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 254062 ; free virtual = 314849

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 20be2916f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 254061 ; free virtual = 314848

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20be2916f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 254061 ; free virtual = 314848
Phase 5 Delay and Skew Optimization | Checksum: 20be2916f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 254061 ; free virtual = 314848

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bf3ade93

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 254059 ; free virtual = 314847
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.412  | TNS=0.000  | WHS=0.217  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bf3ade93

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 254059 ; free virtual = 314847
Phase 6 Post Hold Fix | Checksum: 1bf3ade93

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 254058 ; free virtual = 314846

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00326188 %
  Global Horizontal Routing Utilization  = 0.00549358 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 239297d60

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 254044 ; free virtual = 314832

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 239297d60

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 254043 ; free virtual = 314830

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24aeeb403

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 254041 ; free virtual = 314829

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.412  | TNS=0.000  | WHS=0.217  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 24aeeb403

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 254041 ; free virtual = 314829
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 254071 ; free virtual = 314859

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 254071 ; free virtual = 314859
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 254085 ; free virtual = 314873
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 254055 ; free virtual = 314848
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.086 ; gain = 0.000 ; free physical = 254057 ; free virtual = 314851
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_fsm/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_fsm/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_fsm/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_fsm/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2756.555 ; gain = 0.000 ; free physical = 253975 ; free virtual = 314829
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 21:16:05 2022...
