# ChipTop â€“ Physical Design Project

This project implements the **ChipTop module** through a  **ASIC Physical Design (PD) flow**.  
It is focused on learning and practicing industry-standard backend steps like floorplanning, placement, clock tree synthesis, routing.

## ğŸš€ Objectives
- Understand FLOORPLAN TO ROUTING flow for ASIC design
- Perform floorplanning, placement, CTS, routing, and optimization
- Build basic knowledge about PD flow.

## ğŸ“‚ Project Structure
chiptop-pd/
â”œâ”€â”€ netlist/ # Synthesized netlist files
â”œâ”€â”€ sdc/ # Timing constraints
â”œâ”€â”€ lef/ # Tech LEF / Cell LEF
â”œâ”€â”€ def/ # DEF files for different stages
â”œâ”€â”€ reports/ # Timing, power, area reports
â”œâ”€â”€ scripts/ # Tcl scripts for EDA tools
â””â”€â”€ README.md # Project information

## ğŸ› ï¸ Tools & Requirements
- 32nm Technology
- **EDA Tools**:
  - Synopsys ICC2

- **Languages/Scripts**:
  - Tcl (for tool automation)

## ğŸ“– Flow Steps
1. Import netlist, constraints, and library files
2. Floorplanning (define core area, IOs, power planning)
3. Placement (standard cell placement, optimization)
4. CTS (Clock Tree Synthesis)
5. Routing (global + detailed routing)

## ğŸ§ª Results
- Timing closure achieved at target frequency (250 MHz)  
- Final utilization: 0.7307 
- Total power: 1.34e+10 pW  

## ğŸ“œ License
This project is licensed under the [MIT License](LICENSE).

You are free to:
- Use this project for personal, academic, or commercial purposes
- Modify and redistribute it with proper attribution

Limitations:
- No warranty is provided
- The author is not liable for any damages





