0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/33381/CPU-Design-and-Practice/lab/lab3_1/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v,1641656657,verilog,,,,STATE_LOGIC_v8_4;beh_vlog_ff_ce_clr_v8_4;beh_vlog_ff_clr_v8_4;beh_vlog_ff_pre_v8_4;beh_vlog_muxf7_v8_4;blk_mem_axi_read_wrapper_beh_v8_4;blk_mem_axi_regs_fwd_v8_4;blk_mem_axi_write_wrapper_beh_v8_4;blk_mem_gen_v8_4_5;blk_mem_gen_v8_4_5_mem_module;blk_mem_gen_v8_4_5_output_stage;blk_mem_gen_v8_4_5_softecc_output_reg_stage;read_netlist_v8_4;write_netlist_v8_4,,uvm,../../../../../../rtl/myCPU;../../../../mycpu_prj1.ip_user_files/ipstatic,,,,,
