Analysis & Synthesis report for Version2
Mon Aug 28 20:20:36 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Main_Scheme|KBD:inst|bitrec:inst|present_state
  9. State Machine - |Main_Scheme|KBD:inst|byterec:inst3|present_state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for Ball_Draw:inst21|Ball_Object:inst1
 15. Source assignments for Player_Draw:inst9|Racket_Object:inst1
 16. Parameter Settings for User Entity Instance: misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: KBD:inst|lpf:cleaner
 18. altpll Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "misc:inst17|VGA_Audio_PLL:p1"
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Aug 28 20:20:35 2017         ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Full Version ;
; Revision Name                      ; Version2                                      ;
; Top-level Entity Name              ; Main_Scheme                                   ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 346                                           ;
;     Total combinational functions  ; 295                                           ;
;     Dedicated logic registers      ; 185                                           ;
; Total registers                    ; 185                                           ;
; Total pins                         ; 40                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0                                             ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 1                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; Main_Scheme        ; Version2           ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------+
; File Name with User-Entered Path       ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                      ;
+----------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------+
; BALL/Ball_Move.vhd                     ; yes             ; User VHDL File                     ; Z:/Project Brick Breaker/Project Version 2/BALL/Ball_Move.vhd                     ;
; BALL/Ball_Object.vhd                   ; yes             ; User VHDL File                     ; Z:/Project Brick Breaker/Project Version 2/BALL/Ball_Object.vhd                   ;
; VGA/back_ground_draw.vhd               ; yes             ; User VHDL File                     ; Z:/Project Brick Breaker/Project Version 2/VGA/back_ground_draw.vhd               ;
; RANDOM/Random_Generator.vhd            ; yes             ; User VHDL File                     ; Z:/Project Brick Breaker/Project Version 2/RANDOM/Random_Generator.vhd            ;
; BRICKS/Bricks_Memory.vhd               ; yes             ; User VHDL File                     ; Z:/Project Brick Breaker/Project Version 2/BRICKS/Bricks_Memory.vhd               ;
; PLAYER/Racket_Move.vhd                 ; yes             ; User VHDL File                     ; Z:/Project Brick Breaker/Project Version 2/PLAYER/Racket_Move.vhd                 ;
; PLAYER/Racket_Object.vhd               ; yes             ; User VHDL File                     ; Z:/Project Brick Breaker/Project Version 2/PLAYER/Racket_Object.vhd               ;
; VGA/Reset_Delay.vhd                    ; yes             ; User VHDL File                     ; Z:/Project Brick Breaker/Project Version 2/VGA/Reset_Delay.vhd                    ;
; Main_Scheme.bdf                        ; yes             ; User Block Diagram/Schematic File  ; Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf                        ;
; XY_ARBITRATOR/XY_arbitrator.vhd        ; yes             ; User VHDL File                     ; Z:/Project Brick Breaker/Project Version 2/XY_ARBITRATOR/XY_arbitrator.vhd        ;
; VGA/misc.vhd                           ; yes             ; User VHDL File                     ; Z:/Project Brick Breaker/Project Version 2/VGA/misc.vhd                           ;
; VGA/objects_mux.vhd                    ; yes             ; User VHDL File                     ; Z:/Project Brick Breaker/Project Version 2/VGA/objects_mux.vhd                    ;
; VGA/timer.vhd                          ; yes             ; User VHDL File                     ; Z:/Project Brick Breaker/Project Version 2/VGA/timer.vhd                          ;
; VGA/VGA_Audio_PLL.vhd                  ; yes             ; User Wizard-Generated File         ; Z:/Project Brick Breaker/Project Version 2/VGA/VGA_Audio_PLL.vhd                  ;
; VGA/VGA_Controller.vhd                 ; yes             ; User VHDL File                     ; Z:/Project Brick Breaker/Project Version 2/VGA/VGA_Controller.vhd                 ;
; TC/CounterWithTC.vhd                   ; yes             ; User VHDL File                     ; Z:/Project Brick Breaker/Project Version 2/TC/CounterWithTC.vhd                   ;
; PLAYER/Player.vhd                      ; yes             ; User VHDL File                     ; Z:/Project Brick Breaker/Project Version 2/PLAYER/Player.vhd                      ;
; PLAYER/Player_Draw.bdf                 ; yes             ; User Block Diagram/Schematic File  ; Z:/Project Brick Breaker/Project Version 2/PLAYER/Player_Draw.bdf                 ;
; KBD/bitrec.vhd                         ; yes             ; User VHDL File                     ; Z:/Project Brick Breaker/Project Version 2/KBD/bitrec.vhd                         ;
; KBD/byterec.vhd                        ; yes             ; User VHDL File                     ; Z:/Project Brick Breaker/Project Version 2/KBD/byterec.vhd                        ;
; KBD/KBD.bdf                            ; yes             ; User Block Diagram/Schematic File  ; Z:/Project Brick Breaker/Project Version 2/KBD/KBD.bdf                            ;
; KBD/lpf.vhd                            ; yes             ; User VHDL File                     ; Z:/Project Brick Breaker/Project Version 2/KBD/lpf.vhd                            ;
; CONTROLLER/Brick_Breaker_Contoller.vhd ; yes             ; User VHDL File                     ; Z:/Project Brick Breaker/Project Version 2/CONTROLLER/Brick_Breaker_Contoller.vhd ;
; BALL/Ball_Logic.vhd                    ; yes             ; User VHDL File                     ; Z:/Project Brick Breaker/Project Version 2/BALL/Ball_Logic.vhd                    ;
; BALL/Ball_Draw.bdf                     ; yes             ; User Block Diagram/Schematic File  ; Z:/Project Brick Breaker/Project Version 2/BALL/Ball_Draw.bdf                     ;
; altpll.tdf                             ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf                        ;
+----------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                             ;
+---------------------------------------------+-------------------------------------------+
; Resource                                    ; Usage                                     ;
+---------------------------------------------+-------------------------------------------+
; Estimated Total logic elements              ; 346                                       ;
;                                             ;                                           ;
; Total combinational functions               ; 295                                       ;
; Logic element usage by number of LUT inputs ;                                           ;
;     -- 4 input functions                    ; 94                                        ;
;     -- 3 input functions                    ; 60                                        ;
;     -- <=2 input functions                  ; 141                                       ;
;                                             ;                                           ;
; Logic elements by mode                      ;                                           ;
;     -- normal mode                          ; 174                                       ;
;     -- arithmetic mode                      ; 121                                       ;
;                                             ;                                           ;
; Total registers                             ; 185                                       ;
;     -- Dedicated logic registers            ; 185                                       ;
;     -- I/O registers                        ; 0                                         ;
;                                             ;                                           ;
; I/O pins                                    ; 40                                        ;
; Total PLLs                                  ; 1                                         ;
; Maximum fan-out node                        ; Brick_Breaker_Contoller:inst1|CTRL_resetN ;
; Maximum fan-out                             ; 136                                       ;
; Total fan-out                               ; 1500                                      ;
; Average fan-out                             ; 2.88                                      ;
+---------------------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                               ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                               ; Library Name ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------+--------------+
; |Main_Scheme                       ; 295 (1)           ; 185 (0)      ; 0           ; 0            ; 0       ; 0         ; 40   ; 0            ; |Main_Scheme                                                      ; work         ;
;    |Ball_Draw:inst21|              ; 58 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main_Scheme|Ball_Draw:inst21                                     ;              ;
;       |Ball_Move:inst|             ; 3 (3)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main_Scheme|Ball_Draw:inst21|Ball_Move:inst                      ;              ;
;       |Ball_Object:inst1|          ; 55 (55)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main_Scheme|Ball_Draw:inst21|Ball_Object:inst1                   ;              ;
;    |Brick_Breaker_Contoller:inst1| ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main_Scheme|Brick_Breaker_Contoller:inst1                        ;              ;
;    |KBD:inst|                      ; 42 (0)            ; 52 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main_Scheme|KBD:inst                                             ;              ;
;       |bitrec:inst|                ; 20 (20)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main_Scheme|KBD:inst|bitrec:inst                                 ;              ;
;       |byterec:inst3|              ; 20 (20)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main_Scheme|KBD:inst|byterec:inst3                               ;              ;
;       |lpf:cleaner|                ; 2 (2)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main_Scheme|KBD:inst|lpf:cleaner                                 ;              ;
;    |Player:inst6|                  ; 20 (20)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main_Scheme|Player:inst6                                         ;              ;
;    |VGA_Controller:inst13|         ; 68 (68)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main_Scheme|VGA_Controller:inst13                                ;              ;
;    |back_ground_draw:inst15|       ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main_Scheme|back_ground_draw:inst15                              ;              ;
;    |misc:inst17|                   ; 41 (0)            ; 21 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main_Scheme|misc:inst17                                          ;              ;
;       |Reset_Delay:r0|             ; 41 (41)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main_Scheme|misc:inst17|Reset_Delay:r0                           ;              ;
;       |VGA_Audio_PLL:p1|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main_Scheme|misc:inst17|VGA_Audio_PLL:p1                         ;              ;
;          |altpll:altpll_component| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main_Scheme|misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component ;              ;
;    |objects_mux:inst10|            ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main_Scheme|objects_mux:inst10                                   ;              ;
;    |timer:inst3|                   ; 46 (46)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main_Scheme|timer:inst3                                          ;              ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Main_Scheme|KBD:inst|bitrec:inst|present_state                                                                           ;
+-----------------------+-----------------------+-----------------------+----------------------+-----------------------+--------------------+
; Name                  ; present_state.NewData ; present_state.ChkData ; present_state.LowClk ; present_state.HighClk ; present_state.idle ;
+-----------------------+-----------------------+-----------------------+----------------------+-----------------------+--------------------+
; present_state.idle    ; 0                     ; 0                     ; 0                    ; 0                     ; 0                  ;
; present_state.HighClk ; 0                     ; 0                     ; 0                    ; 1                     ; 1                  ;
; present_state.LowClk  ; 0                     ; 0                     ; 1                    ; 0                     ; 1                  ;
; present_state.ChkData ; 0                     ; 1                     ; 0                    ; 0                     ; 1                  ;
; present_state.NewData ; 1                     ; 0                     ; 0                    ; 0                     ; 1                  ;
+-----------------------+-----------------------+-----------------------+----------------------+-----------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Main_Scheme|KBD:inst|byterec:inst3|present_state                                                                                                                                                                                                                                   ;
+------------------------------+------------------------------+----------------------------+--------------------------+------------------------+-------------------------+--------------------------+------------------------+------------------------+--------------------------+--------------------+
; Name                         ; present_state.sample_ext_rel ; present_state.wait_ext_rel ; present_state.sample_ext ; present_state.wait_ext ; present_state.new_break ; present_state.sample_rel ; present_state.wait_rel ; present_state.new_make ; present_state.sample_nor ; present_state.idle ;
+------------------------------+------------------------------+----------------------------+--------------------------+------------------------+-------------------------+--------------------------+------------------------+------------------------+--------------------------+--------------------+
; present_state.idle           ; 0                            ; 0                          ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                      ; 0                        ; 0                  ;
; present_state.sample_nor     ; 0                            ; 0                          ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                      ; 1                        ; 1                  ;
; present_state.new_make       ; 0                            ; 0                          ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 1                      ; 0                        ; 1                  ;
; present_state.wait_rel       ; 0                            ; 0                          ; 0                        ; 0                      ; 0                       ; 0                        ; 1                      ; 0                      ; 0                        ; 1                  ;
; present_state.sample_rel     ; 0                            ; 0                          ; 0                        ; 0                      ; 0                       ; 1                        ; 0                      ; 0                      ; 0                        ; 1                  ;
; present_state.new_break      ; 0                            ; 0                          ; 0                        ; 0                      ; 1                       ; 0                        ; 0                      ; 0                      ; 0                        ; 1                  ;
; present_state.wait_ext       ; 0                            ; 0                          ; 0                        ; 1                      ; 0                       ; 0                        ; 0                      ; 0                      ; 0                        ; 1                  ;
; present_state.sample_ext     ; 0                            ; 0                          ; 1                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                      ; 0                        ; 1                  ;
; present_state.wait_ext_rel   ; 0                            ; 1                          ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                      ; 0                        ; 1                  ;
; present_state.sample_ext_rel ; 1                            ; 0                          ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                      ; 0                        ; 1                  ;
+------------------------------+------------------------------+----------------------------+--------------------------+------------------------+-------------------------+--------------------------+------------------------+------------------------+--------------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                            ;
+--------------------------------------------------------------+----------------------------------------------------------------+
; Register name                                                ; Reason for Removal                                             ;
+--------------------------------------------------------------+----------------------------------------------------------------+
; Ball_Draw:inst21|Ball_Move:inst|O_objectStartY[1..2,6,9..30] ; Stuck at GND due to stuck port data_in                         ;
; Ball_Draw:inst21|Ball_Move:inst|O_objectStartX[10..30]       ; Stuck at GND due to stuck port data_in                         ;
; VGA_Controller:inst13|Cur_Color_R[0..6]                      ; Stuck at GND due to stuck port data_in                         ;
; VGA_Controller:inst13|Cur_Color_G[0..6]                      ; Stuck at GND due to stuck port data_in                         ;
; VGA_Controller:inst13|Cur_Color_B[0..7]                      ; Stuck at GND due to stuck port data_in                         ;
; Brick_Breaker_Contoller:inst1|pressed                        ; Lost fanout                                                    ;
; Ball_Draw:inst21|Ball_Move:inst|O_objectStartX[31]           ; Merged with Ball_Draw:inst21|Ball_Move:inst|O_objectStartY[31] ;
; Ball_Draw:inst21|Ball_Move:inst|O_objectStartY[31]           ; Merged with Ball_Draw:inst21|Ball_Move:inst|O_objectStartY[0]  ;
; Ball_Draw:inst21|Ball_Object:inst1|mVGA_RGB[0]               ; Merged with Ball_Draw:inst21|Ball_Object:inst1|mVGA_RGB[1]     ;
; Ball_Draw:inst21|Ball_Object:inst1|mVGA_RGB[1]               ; Merged with Ball_Draw:inst21|Ball_Object:inst1|mVGA_RGB[2]     ;
; Ball_Draw:inst21|Ball_Object:inst1|mVGA_RGB[2]               ; Merged with Ball_Draw:inst21|Ball_Object:inst1|mVGA_RGB[3]     ;
; Ball_Draw:inst21|Ball_Move:inst|O_objectStartY[8]            ; Merged with Ball_Draw:inst21|Ball_Move:inst|O_objectStartY[7]  ;
; Ball_Draw:inst21|Ball_Move:inst|O_objectStartY[7]            ; Merged with Ball_Draw:inst21|Ball_Move:inst|O_objectStartY[5]  ;
; Ball_Draw:inst21|Ball_Move:inst|O_objectStartY[5]            ; Merged with Ball_Draw:inst21|Ball_Move:inst|O_objectStartY[4]  ;
; Ball_Draw:inst21|Ball_Move:inst|O_objectStartY[4]            ; Merged with Ball_Draw:inst21|Ball_Move:inst|O_objectStartY[3]  ;
; Ball_Draw:inst21|Ball_Move:inst|O_objectStartY[3]            ; Merged with Ball_Draw:inst21|Ball_Move:inst|O_objectStartY[0]  ;
; Ball_Draw:inst21|Ball_Object:inst1|mVGA_RGB[4..6]            ; Merged with Ball_Draw:inst21|Ball_Object:inst1|mVGA_RGB[7]     ;
; objects_mux:inst10|m_mVGA_t[4,6]                             ; Merged with objects_mux:inst10|m_mVGA_t[7]                     ;
; VGA_Controller:inst13|Cur_Color_R[8]                         ; Merged with VGA_Controller:inst13|Cur_Color_R[9]               ;
; VGA_Controller:inst13|Cur_Color_G[9]                         ; Merged with VGA_Controller:inst13|Cur_Color_R[9]               ;
; Total Number of Removed Registers = 86                       ;                                                                ;
+--------------------------------------------------------------+----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 185   ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 135   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 135   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------+
; Inverted Register Statistics                                ;
+---------------------------------------------------+---------+
; Inverted Register                                 ; Fan out ;
+---------------------------------------------------+---------+
; Player:inst6|current_racket_center[8]             ; 2       ;
; Player:inst6|current_racket_center[6]             ; 2       ;
; misc:inst17|Reset_Delay:r0|Cont[16]               ; 2       ;
; misc:inst17|Reset_Delay:r0|Cont[17]               ; 2       ;
; misc:inst17|Reset_Delay:r0|Cont[18]               ; 2       ;
; misc:inst17|Reset_Delay:r0|Cont[19]               ; 2       ;
; misc:inst17|Reset_Delay:r0|Cont[7]                ; 2       ;
; misc:inst17|Reset_Delay:r0|Cont[8]                ; 2       ;
; misc:inst17|Reset_Delay:r0|Cont[9]                ; 2       ;
; misc:inst17|Reset_Delay:r0|Cont[10]               ; 2       ;
; misc:inst17|Reset_Delay:r0|Cont[11]               ; 2       ;
; misc:inst17|Reset_Delay:r0|Cont[12]               ; 2       ;
; misc:inst17|Reset_Delay:r0|Cont[13]               ; 2       ;
; misc:inst17|Reset_Delay:r0|Cont[14]               ; 2       ;
; misc:inst17|Reset_Delay:r0|Cont[15]               ; 2       ;
; Ball_Draw:inst21|Ball_Move:inst|O_objectStartX[0] ; 3       ;
; Ball_Draw:inst21|Ball_Move:inst|O_objectStartY[0] ; 4       ;
; Total number of inverted registers = 17           ;         ;
+---------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Main_Scheme|KBD:inst|bitrec:inst|Selector5 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |Main_Scheme|KBD:inst|bitrec:inst|Selector4 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+-------------------------------------------------------------+
; Source assignments for Ball_Draw:inst21|Ball_Object:inst1   ;
+------------------------------+-------+------+---------------+
; Assignment                   ; Value ; From ; To            ;
+------------------------------+-------+------+---------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; keepflag~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; keepflag~buf0 ;
+------------------------------+-------+------+---------------+


+--------------------------------------------------------------+
; Source assignments for Player_Draw:inst9|Racket_Object:inst1 ;
+------------------------------+-------+------+----------------+
; Assignment                   ; Value ; From ; To             ;
+------------------------------+-------+------+----------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; keepflag~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; keepflag~buf0  ;
+------------------------------+-------+------+----------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------------------+
; Parameter Name                ; Value             ; Type                                          ;
+-------------------------------+-------------------+-----------------------------------------------+
; OPERATION_MODE                ; NO_COMPENSATION   ; Untyped                                       ;
; PLL_TYPE                      ; AUTO              ; Untyped                                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                       ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                                       ;
; LOCK_LOW                      ; 1                 ; Untyped                                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                       ;
; SKIP_VCO                      ; OFF               ; Untyped                                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                       ;
; BANDWIDTH                     ; 0                 ; Untyped                                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                       ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                       ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                       ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                                ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                       ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                       ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                       ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer                                ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                       ;
; VCO_MIN                       ; 0                 ; Untyped                                       ;
; VCO_MAX                       ; 0                 ; Untyped                                       ;
; VCO_CENTER                    ; 0                 ; Untyped                                       ;
; PFD_MIN                       ; 0                 ; Untyped                                       ;
; PFD_MAX                       ; 0                 ; Untyped                                       ;
; M_INITIAL                     ; 0                 ; Untyped                                       ;
; M                             ; 0                 ; Untyped                                       ;
; N                             ; 1                 ; Untyped                                       ;
; M2                            ; 1                 ; Untyped                                       ;
; N2                            ; 1                 ; Untyped                                       ;
; SS                            ; 1                 ; Untyped                                       ;
; C0_HIGH                       ; 0                 ; Untyped                                       ;
; C1_HIGH                       ; 0                 ; Untyped                                       ;
; C2_HIGH                       ; 0                 ; Untyped                                       ;
; C3_HIGH                       ; 0                 ; Untyped                                       ;
; C4_HIGH                       ; 0                 ; Untyped                                       ;
; C5_HIGH                       ; 0                 ; Untyped                                       ;
; C6_HIGH                       ; 0                 ; Untyped                                       ;
; C7_HIGH                       ; 0                 ; Untyped                                       ;
; C8_HIGH                       ; 0                 ; Untyped                                       ;
; C9_HIGH                       ; 0                 ; Untyped                                       ;
; C0_LOW                        ; 0                 ; Untyped                                       ;
; C1_LOW                        ; 0                 ; Untyped                                       ;
; C2_LOW                        ; 0                 ; Untyped                                       ;
; C3_LOW                        ; 0                 ; Untyped                                       ;
; C4_LOW                        ; 0                 ; Untyped                                       ;
; C5_LOW                        ; 0                 ; Untyped                                       ;
; C6_LOW                        ; 0                 ; Untyped                                       ;
; C7_LOW                        ; 0                 ; Untyped                                       ;
; C8_LOW                        ; 0                 ; Untyped                                       ;
; C9_LOW                        ; 0                 ; Untyped                                       ;
; C0_INITIAL                    ; 0                 ; Untyped                                       ;
; C1_INITIAL                    ; 0                 ; Untyped                                       ;
; C2_INITIAL                    ; 0                 ; Untyped                                       ;
; C3_INITIAL                    ; 0                 ; Untyped                                       ;
; C4_INITIAL                    ; 0                 ; Untyped                                       ;
; C5_INITIAL                    ; 0                 ; Untyped                                       ;
; C6_INITIAL                    ; 0                 ; Untyped                                       ;
; C7_INITIAL                    ; 0                 ; Untyped                                       ;
; C8_INITIAL                    ; 0                 ; Untyped                                       ;
; C9_INITIAL                    ; 0                 ; Untyped                                       ;
; C0_MODE                       ; BYPASS            ; Untyped                                       ;
; C1_MODE                       ; BYPASS            ; Untyped                                       ;
; C2_MODE                       ; BYPASS            ; Untyped                                       ;
; C3_MODE                       ; BYPASS            ; Untyped                                       ;
; C4_MODE                       ; BYPASS            ; Untyped                                       ;
; C5_MODE                       ; BYPASS            ; Untyped                                       ;
; C6_MODE                       ; BYPASS            ; Untyped                                       ;
; C7_MODE                       ; BYPASS            ; Untyped                                       ;
; C8_MODE                       ; BYPASS            ; Untyped                                       ;
; C9_MODE                       ; BYPASS            ; Untyped                                       ;
; C0_PH                         ; 0                 ; Untyped                                       ;
; C1_PH                         ; 0                 ; Untyped                                       ;
; C2_PH                         ; 0                 ; Untyped                                       ;
; C3_PH                         ; 0                 ; Untyped                                       ;
; C4_PH                         ; 0                 ; Untyped                                       ;
; C5_PH                         ; 0                 ; Untyped                                       ;
; C6_PH                         ; 0                 ; Untyped                                       ;
; C7_PH                         ; 0                 ; Untyped                                       ;
; C8_PH                         ; 0                 ; Untyped                                       ;
; C9_PH                         ; 0                 ; Untyped                                       ;
; L0_HIGH                       ; 1                 ; Untyped                                       ;
; L1_HIGH                       ; 1                 ; Untyped                                       ;
; G0_HIGH                       ; 1                 ; Untyped                                       ;
; G1_HIGH                       ; 1                 ; Untyped                                       ;
; G2_HIGH                       ; 1                 ; Untyped                                       ;
; G3_HIGH                       ; 1                 ; Untyped                                       ;
; E0_HIGH                       ; 1                 ; Untyped                                       ;
; E1_HIGH                       ; 1                 ; Untyped                                       ;
; E2_HIGH                       ; 1                 ; Untyped                                       ;
; E3_HIGH                       ; 1                 ; Untyped                                       ;
; L0_LOW                        ; 1                 ; Untyped                                       ;
; L1_LOW                        ; 1                 ; Untyped                                       ;
; G0_LOW                        ; 1                 ; Untyped                                       ;
; G1_LOW                        ; 1                 ; Untyped                                       ;
; G2_LOW                        ; 1                 ; Untyped                                       ;
; G3_LOW                        ; 1                 ; Untyped                                       ;
; E0_LOW                        ; 1                 ; Untyped                                       ;
; E1_LOW                        ; 1                 ; Untyped                                       ;
; E2_LOW                        ; 1                 ; Untyped                                       ;
; E3_LOW                        ; 1                 ; Untyped                                       ;
; L0_INITIAL                    ; 1                 ; Untyped                                       ;
; L1_INITIAL                    ; 1                 ; Untyped                                       ;
; G0_INITIAL                    ; 1                 ; Untyped                                       ;
; G1_INITIAL                    ; 1                 ; Untyped                                       ;
; G2_INITIAL                    ; 1                 ; Untyped                                       ;
; G3_INITIAL                    ; 1                 ; Untyped                                       ;
; E0_INITIAL                    ; 1                 ; Untyped                                       ;
; E1_INITIAL                    ; 1                 ; Untyped                                       ;
; E2_INITIAL                    ; 1                 ; Untyped                                       ;
; E3_INITIAL                    ; 1                 ; Untyped                                       ;
; L0_MODE                       ; BYPASS            ; Untyped                                       ;
; L1_MODE                       ; BYPASS            ; Untyped                                       ;
; G0_MODE                       ; BYPASS            ; Untyped                                       ;
; G1_MODE                       ; BYPASS            ; Untyped                                       ;
; G2_MODE                       ; BYPASS            ; Untyped                                       ;
; G3_MODE                       ; BYPASS            ; Untyped                                       ;
; E0_MODE                       ; BYPASS            ; Untyped                                       ;
; E1_MODE                       ; BYPASS            ; Untyped                                       ;
; E2_MODE                       ; BYPASS            ; Untyped                                       ;
; E3_MODE                       ; BYPASS            ; Untyped                                       ;
; L0_PH                         ; 0                 ; Untyped                                       ;
; L1_PH                         ; 0                 ; Untyped                                       ;
; G0_PH                         ; 0                 ; Untyped                                       ;
; G1_PH                         ; 0                 ; Untyped                                       ;
; G2_PH                         ; 0                 ; Untyped                                       ;
; G3_PH                         ; 0                 ; Untyped                                       ;
; E0_PH                         ; 0                 ; Untyped                                       ;
; E1_PH                         ; 0                 ; Untyped                                       ;
; E2_PH                         ; 0                 ; Untyped                                       ;
; E3_PH                         ; 0                 ; Untyped                                       ;
; M_PH                          ; 0                 ; Untyped                                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                       ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                       ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                       ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                       ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                       ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                       ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                       ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                                       ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                       ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                       ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                       ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                ;
+-------------------------------+-------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KBD:inst|lpf:cleaner ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; width          ; 4     ; Untyped                                  ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                         ;
+-------------------------------+------------------------------------------------------+
; Name                          ; Value                                                ;
+-------------------------------+------------------------------------------------------+
; Number of entity instances    ; 1                                                    ;
; Entity Instance               ; misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NO_COMPENSATION                                      ;
;     -- PLL_TYPE               ; AUTO                                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                                    ;
+-------------------------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "misc:inst17|VGA_Audio_PLL:p1"                                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; c2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Mon Aug 28 20:20:31 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Version2 -c Version2
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 2 design units, including 1 entities, in source file ball/ball_move.vhd
    Info: Found design unit 1: Ball_Move-behav
    Info: Found entity 1: Ball_Move
Info: Found 2 design units, including 1 entities, in source file ball/ball_object.vhd
    Info: Found design unit 1: Ball_Object-behav
    Info: Found entity 1: Ball_Object
Info: Found 2 design units, including 1 entities, in source file vga/back_ground_draw.vhd
    Info: Found design unit 1: back_ground_draw-behav
    Info: Found entity 1: back_ground_draw
Info: Found 2 design units, including 1 entities, in source file random/random_generator.vhd
    Info: Found design unit 1: Random_Generator-arc_Random_Generator
    Info: Found entity 1: Random_Generator
Info: Found 2 design units, including 1 entities, in source file bricks/bricks_memory.vhd
    Info: Found design unit 1: Bricks_Memory-arc_Bricks_Memory
    Info: Found entity 1: Bricks_Memory
Info: Found 2 design units, including 1 entities, in source file player/racket_move.vhd
    Info: Found design unit 1: Racket_Move-behav
    Info: Found entity 1: Racket_Move
Info: Found 2 design units, including 1 entities, in source file player/racket_object.vhd
    Info: Found design unit 1: Racket_Object-behav
    Info: Found entity 1: Racket_Object
Info: Found 2 design units, including 1 entities, in source file vga/reset_delay.vhd
    Info: Found design unit 1: Reset_Delay-behav
    Info: Found entity 1: Reset_Delay
Info: Found 1 design units, including 1 entities, in source file main_scheme.bdf
    Info: Found entity 1: Main_Scheme
Info: Found 2 design units, including 1 entities, in source file xy_arbitrator/xy_arbitrator.vhd
    Info: Found design unit 1: XY_arbitrator-arc_XY_arbitrator
    Info: Found entity 1: XY_arbitrator
Info: Found 2 design units, including 1 entities, in source file vga/misc.vhd
    Info: Found design unit 1: misc-behav
    Info: Found entity 1: misc
Info: Found 2 design units, including 1 entities, in source file vga/objects_mux.vhd
    Info: Found design unit 1: objects_mux-behav
    Info: Found entity 1: objects_mux
Info: Found 2 design units, including 1 entities, in source file vga/timer.vhd
    Info: Found design unit 1: timer-behav
    Info: Found entity 1: timer
Info: Found 2 design units, including 1 entities, in source file vga/vga_audio_pll.vhd
    Info: Found design unit 1: VGA_Audio_PLL-SYN
    Info: Found entity 1: VGA_Audio_PLL
Info: Found 2 design units, including 1 entities, in source file vga/vga_controller.vhd
    Info: Found design unit 1: VGA_Controller-behav
    Info: Found entity 1: VGA_Controller
Info: Found 2 design units, including 1 entities, in source file vga/vga_game.vhd
    Info: Found design unit 1: vga_game-behav
    Info: Found entity 1: vga_game
Info: Found 2 design units, including 1 entities, in source file tc/counterwithtc.vhd
    Info: Found design unit 1: CounterWithTC-behavior
    Info: Found entity 1: CounterWithTC
Info: Found 2 design units, including 1 entities, in source file score/scores.vhd
    Info: Found design unit 1: Scores-arc_Scores
    Info: Found entity 1: Scores
Info: Found 2 design units, including 1 entities, in source file player/player.vhd
    Info: Found design unit 1: Player-arc_Player
    Info: Found entity 1: Player
Info: Found 1 design units, including 1 entities, in source file player/player_draw.bdf
    Info: Found entity 1: Player_Draw
Info: Found 2 design units, including 1 entities, in source file kbd/bitrec.vhd
    Info: Found design unit 1: bitrec-arc_bitrec
    Info: Found entity 1: bitrec
Info: Found 2 design units, including 1 entities, in source file kbd/byterec.vhd
    Info: Found design unit 1: byterec-arc_byterec
    Info: Found entity 1: byterec
Info: Found 1 design units, including 1 entities, in source file kbd/kbd.bdf
    Info: Found entity 1: KBD
Info: Found 2 design units, including 1 entities, in source file kbd/lpf.vhd
    Info: Found design unit 1: lpf-arc_lpf
    Info: Found entity 1: lpf
Info: Found 2 design units, including 1 entities, in source file kbd/lpm_constant0.vhd
    Info: Found design unit 1: lpm_constant0-SYN
    Info: Found entity 1: lpm_constant0
Info: Found 2 design units, including 1 entities, in source file controller/brick_breaker_contoller.vhd
    Info: Found design unit 1: Brick_Breaker_Contoller-arc_Brick_Breaker_Contoller
    Info: Found entity 1: Brick_Breaker_Contoller
Info: Found 2 design units, including 1 entities, in source file ball/ball_logic.vhd
    Info: Found design unit 1: Ball_Logic-arc_Ball_Logic
    Info: Found entity 1: Ball_Logic
Info: Found 1 design units, including 1 entities, in source file ball/ball_draw.bdf
    Info: Found entity 1: Ball_Draw
Info: Elaborating entity "Main_Scheme" for the top level hierarchy
Info: Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:inst13"
Warning (10631): VHDL Process Statement warning at VGA_Controller.vhd(136): inferring latch(es) for signal or variable "oAddress", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "oAddress[0]" at VGA_Controller.vhd(136)
Info (10041): Inferred latch for "oAddress[1]" at VGA_Controller.vhd(136)
Info (10041): Inferred latch for "oAddress[2]" at VGA_Controller.vhd(136)
Info (10041): Inferred latch for "oAddress[3]" at VGA_Controller.vhd(136)
Info (10041): Inferred latch for "oAddress[4]" at VGA_Controller.vhd(136)
Info (10041): Inferred latch for "oAddress[5]" at VGA_Controller.vhd(136)
Info (10041): Inferred latch for "oAddress[6]" at VGA_Controller.vhd(136)
Info (10041): Inferred latch for "oAddress[7]" at VGA_Controller.vhd(136)
Info (10041): Inferred latch for "oAddress[8]" at VGA_Controller.vhd(136)
Info (10041): Inferred latch for "oAddress[9]" at VGA_Controller.vhd(136)
Info (10041): Inferred latch for "oAddress[10]" at VGA_Controller.vhd(136)
Info (10041): Inferred latch for "oAddress[11]" at VGA_Controller.vhd(136)
Info (10041): Inferred latch for "oAddress[12]" at VGA_Controller.vhd(136)
Info (10041): Inferred latch for "oAddress[13]" at VGA_Controller.vhd(136)
Info (10041): Inferred latch for "oAddress[14]" at VGA_Controller.vhd(136)
Info (10041): Inferred latch for "oAddress[15]" at VGA_Controller.vhd(136)
Info (10041): Inferred latch for "oAddress[16]" at VGA_Controller.vhd(136)
Info (10041): Inferred latch for "oAddress[17]" at VGA_Controller.vhd(136)
Info (10041): Inferred latch for "oAddress[18]" at VGA_Controller.vhd(136)
Info (10041): Inferred latch for "oAddress[19]" at VGA_Controller.vhd(136)
Info: Elaborating entity "misc" for hierarchy "misc:inst17"
Warning (10036): Verilog HDL or VHDL warning at misc.vhd(34): object "VGA_CLK_t" assigned a value but never read
Info: Elaborating entity "Reset_Delay" for hierarchy "misc:inst17|Reset_Delay:r0"
Info: Elaborating entity "VGA_Audio_PLL" for hierarchy "misc:inst17|VGA_Audio_PLL:p1"
Info: Elaborating entity "altpll" for hierarchy "misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component"
Info: Instantiated megafunction "misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "1"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "1"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "1"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "gate_lock_signal" = "NO"
    Info: Parameter "inclk0_input_frequency" = "37037"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=VGA_Audio_PLL"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NO_COMPENSATION"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "valid_lock_multiplier" = "1"
Info: Elaborating entity "Brick_Breaker_Contoller" for hierarchy "Brick_Breaker_Contoller:inst1"
Warning (10541): VHDL Signal Declaration warning at Brick_Breaker_Contoller.vhd(17): used implicit default value for signal "brick_hit" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "CounterWithTC" for hierarchy "CounterWithTC:inst14"
Info: Elaborating entity "Bricks_Memory" for hierarchy "Bricks_Memory:inst4"
Warning (10631): VHDL Process Statement warning at Bricks_Memory.vhd(28): inferring latch(es) for signal or variable "line_number", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Bricks_Memory.vhd(28): inferring latch(es) for signal or variable "hit_kind", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Bricks_Memory.vhd(28): inferring latch(es) for signal or variable "row_colour", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Bricks_Memory.vhd(28): inferring latch(es) for signal or variable "row_hits", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Bricks_Memory.vhd(28): inferring latch(es) for signal or variable "hit_indicator", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "hit_indicator" at Bricks_Memory.vhd(28)
Info (10041): Inferred latch for "row_hits[0]" at Bricks_Memory.vhd(28)
Info (10041): Inferred latch for "row_hits[1]" at Bricks_Memory.vhd(28)
Info (10041): Inferred latch for "row_hits[2]" at Bricks_Memory.vhd(28)
Info (10041): Inferred latch for "row_hits[3]" at Bricks_Memory.vhd(28)
Info (10041): Inferred latch for "row_colour[0]" at Bricks_Memory.vhd(28)
Info (10041): Inferred latch for "row_colour[1]" at Bricks_Memory.vhd(28)
Info (10041): Inferred latch for "row_colour[2]" at Bricks_Memory.vhd(28)
Info (10041): Inferred latch for "row_colour[3]" at Bricks_Memory.vhd(28)
Info (10041): Inferred latch for "row_colour[4]" at Bricks_Memory.vhd(28)
Info (10041): Inferred latch for "row_colour[5]" at Bricks_Memory.vhd(28)
Info (10041): Inferred latch for "row_colour[6]" at Bricks_Memory.vhd(28)
Info (10041): Inferred latch for "row_colour[7]" at Bricks_Memory.vhd(28)
Info (10041): Inferred latch for "hit_kind[0]" at Bricks_Memory.vhd(28)
Info (10041): Inferred latch for "hit_kind[1]" at Bricks_Memory.vhd(28)
Info (10041): Inferred latch for "hit_kind[2]" at Bricks_Memory.vhd(28)
Info (10041): Inferred latch for "line_number[0]" at Bricks_Memory.vhd(28)
Info (10041): Inferred latch for "line_number[1]" at Bricks_Memory.vhd(28)
Info (10041): Inferred latch for "line_number[2]" at Bricks_Memory.vhd(28)
Info: Elaborating entity "Ball_Logic" for hierarchy "Ball_Logic:inst8"
Warning (10631): VHDL Process Statement warning at Ball_Logic.vhd(24): inferring latch(es) for signal or variable "current_X", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Ball_Logic.vhd(24): inferring latch(es) for signal or variable "current_Y", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "current_Y[0]" at Ball_Logic.vhd(24)
Info (10041): Inferred latch for "current_Y[1]" at Ball_Logic.vhd(24)
Info (10041): Inferred latch for "current_Y[2]" at Ball_Logic.vhd(24)
Info (10041): Inferred latch for "current_Y[3]" at Ball_Logic.vhd(24)
Info (10041): Inferred latch for "current_Y[4]" at Ball_Logic.vhd(24)
Info (10041): Inferred latch for "current_Y[5]" at Ball_Logic.vhd(24)
Info (10041): Inferred latch for "current_Y[6]" at Ball_Logic.vhd(24)
Info (10041): Inferred latch for "current_Y[7]" at Ball_Logic.vhd(24)
Info (10041): Inferred latch for "current_Y[8]" at Ball_Logic.vhd(24)
Info (10041): Inferred latch for "current_Y[9]" at Ball_Logic.vhd(24)
Info (10041): Inferred latch for "current_X[0]" at Ball_Logic.vhd(24)
Info (10041): Inferred latch for "current_X[1]" at Ball_Logic.vhd(24)
Info (10041): Inferred latch for "current_X[2]" at Ball_Logic.vhd(24)
Info (10041): Inferred latch for "current_X[3]" at Ball_Logic.vhd(24)
Info (10041): Inferred latch for "current_X[4]" at Ball_Logic.vhd(24)
Info (10041): Inferred latch for "current_X[5]" at Ball_Logic.vhd(24)
Info (10041): Inferred latch for "current_X[6]" at Ball_Logic.vhd(24)
Info (10041): Inferred latch for "current_X[7]" at Ball_Logic.vhd(24)
Info (10041): Inferred latch for "current_X[8]" at Ball_Logic.vhd(24)
Info (10041): Inferred latch for "current_X[9]" at Ball_Logic.vhd(24)
Info: Elaborating entity "XY_arbitrator" for hierarchy "XY_arbitrator:inst5"
Warning (10541): VHDL Signal Declaration warning at XY_arbitrator.vhd(12): used implicit default value for signal "brick_row" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "Random_Generator" for hierarchy "Random_Generator:inst2"
Warning (10631): VHDL Process Statement warning at Random_Generator.vhd(15): inferring latch(es) for signal or variable "Random", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "Random[0]" at Random_Generator.vhd(15)
Info (10041): Inferred latch for "Random[1]" at Random_Generator.vhd(15)
Info (10041): Inferred latch for "Random[2]" at Random_Generator.vhd(15)
Info (10041): Inferred latch for "Random[3]" at Random_Generator.vhd(15)
Info (10041): Inferred latch for "Random[4]" at Random_Generator.vhd(15)
Info (10041): Inferred latch for "Random[5]" at Random_Generator.vhd(15)
Info (10041): Inferred latch for "Random[6]" at Random_Generator.vhd(15)
Info (10041): Inferred latch for "Random[7]" at Random_Generator.vhd(15)
Info: Elaborating entity "KBD" for hierarchy "KBD:inst"
Info: Elaborating entity "byterec" for hierarchy "KBD:inst|byterec:inst3"
Info: Elaborating entity "bitrec" for hierarchy "KBD:inst|bitrec:inst"
Info: Elaborating entity "lpf" for hierarchy "KBD:inst|lpf:cleaner"
Info: Elaborating entity "objects_mux" for hierarchy "objects_mux:inst10"
Info: Elaborating entity "Ball_Draw" for hierarchy "Ball_Draw:inst21"
Info: Elaborating entity "Ball_Object" for hierarchy "Ball_Draw:inst21|Ball_Object:inst1"
Info: Elaborating entity "Ball_Move" for hierarchy "Ball_Draw:inst21|Ball_Move:inst"
Info: Elaborating entity "timer" for hierarchy "timer:inst3"
Info: Elaborating entity "Player" for hierarchy "Player:inst6"
Warning (10036): Verilog HDL or VHDL warning at Player.vhd(23): object "pressed" assigned a value but never read
Warning (10631): VHDL Process Statement warning at Player.vhd(29): inferring latch(es) for signal or variable "current_racket_size", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "current_racket_size[0]" at Player.vhd(29)
Info (10041): Inferred latch for "current_racket_size[1]" at Player.vhd(29)
Info (10041): Inferred latch for "current_racket_size[2]" at Player.vhd(29)
Info: Elaborating entity "back_ground_draw" for hierarchy "back_ground_draw:inst15"
Info: Elaborating entity "Player_Draw" for hierarchy "Player_Draw:inst9"
Info: Elaborating entity "Racket_Object" for hierarchy "Player_Draw:inst9|Racket_Object:inst1"
Info: Elaborating entity "Racket_Move" for hierarchy "Player_Draw:inst9|Racket_Move:inst"
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
Critical Warning: Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register timer:inst3|VGA_VS_pulse_cnt[0] will power up to Low
    Critical Warning (18010): Register timer:inst3|VGA_VS_pulse_cnt[31] will power up to Low
Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below.
    Info: Register "Brick_Breaker_Contoller:inst1|pressed" lost all its fanouts during netlist optimizations.
Info: Implemented 389 device resources after synthesis - the final resource count might be different
    Info: Implemented 5 input pins
    Info: Implemented 35 output pins
    Info: Implemented 348 logic cells
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 246 megabytes
    Info: Processing ended: Mon Aug 28 20:20:36 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


