 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:05:12 2021
****************************************

Operating Conditions: ss0p75v125c   Library: saed32rvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[62]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p75v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX1_RVT)       0.00       0.00 r
  Delay2_out1_reg[2]/QN (DFFX1_RVT)        0.21       0.21 r
  U471/Y (INVX0_RVT)                       0.07       0.29 f
  U472/Y (INVX0_RVT)                       0.14       0.42 r
  U637/Y (NBUFFX2_RVT)                     0.22       0.64 r
  U639/Y (AO22X1_RVT)                      0.19       0.82 r
  intadd_10/U64/CO (FADDX1_RVT)            0.19       1.01 r
  intadd_10/U63/CO (FADDX1_RVT)            0.18       1.19 r
  intadd_10/U62/CO (FADDX1_RVT)            0.18       1.38 r
  intadd_10/U61/CO (FADDX1_RVT)            0.18       1.56 r
  intadd_10/U60/CO (FADDX1_RVT)            0.18       1.74 r
  intadd_10/U59/CO (FADDX1_RVT)            0.18       1.92 r
  intadd_10/U58/CO (FADDX1_RVT)            0.18       2.10 r
  intadd_10/U57/CO (FADDX1_RVT)            0.18       2.29 r
  intadd_10/U56/CO (FADDX1_RVT)            0.18       2.47 r
  intadd_10/U55/CO (FADDX1_RVT)            0.18       2.65 r
  intadd_10/U54/CO (FADDX1_RVT)            0.18       2.83 r
  intadd_10/U53/CO (FADDX1_RVT)            0.18       3.02 r
  intadd_10/U52/CO (FADDX1_RVT)            0.18       3.20 r
  intadd_10/U51/CO (FADDX1_RVT)            0.18       3.38 r
  intadd_10/U50/CO (FADDX1_RVT)            0.18       3.56 r
  intadd_10/U49/CO (FADDX1_RVT)            0.18       3.74 r
  intadd_10/U48/CO (FADDX1_RVT)            0.18       3.93 r
  intadd_10/U47/CO (FADDX1_RVT)            0.18       4.11 r
  intadd_10/U46/CO (FADDX1_RVT)            0.18       4.29 r
  intadd_10/U45/CO (FADDX1_RVT)            0.18       4.47 r
  intadd_10/U44/CO (FADDX1_RVT)            0.18       4.66 r
  intadd_10/U43/CO (FADDX1_RVT)            0.18       4.84 r
  intadd_10/U42/CO (FADDX1_RVT)            0.18       5.02 r
  intadd_10/U41/CO (FADDX1_RVT)            0.18       5.20 r
  intadd_10/U40/CO (FADDX1_RVT)            0.18       5.38 r
  intadd_10/U39/CO (FADDX1_RVT)            0.18       5.57 r
  intadd_10/U38/CO (FADDX1_RVT)            0.18       5.75 r
  intadd_10/U37/CO (FADDX1_RVT)            0.18       5.93 r
  intadd_10/U36/CO (FADDX1_RVT)            0.18       6.11 r
  intadd_10/U35/CO (FADDX1_RVT)            0.18       6.30 r
  intadd_10/U34/CO (FADDX1_RVT)            0.18       6.48 r
  intadd_10/U33/CO (FADDX1_RVT)            0.18       6.66 r
  intadd_10/U32/CO (FADDX1_RVT)            0.18       6.84 r
  intadd_10/U31/CO (FADDX1_RVT)            0.18       7.03 r
  intadd_10/U30/CO (FADDX1_RVT)            0.18       7.21 r
  intadd_10/U29/CO (FADDX1_RVT)            0.18       7.39 r
  intadd_10/U28/CO (FADDX1_RVT)            0.18       7.57 r
  intadd_10/U27/CO (FADDX1_RVT)            0.18       7.75 r
  intadd_10/U26/CO (FADDX1_RVT)            0.18       7.94 r
  intadd_10/U25/CO (FADDX1_RVT)            0.18       8.12 r
  intadd_10/U24/CO (FADDX1_RVT)            0.18       8.30 r
  intadd_10/U23/CO (FADDX1_RVT)            0.18       8.48 r
  intadd_10/U22/CO (FADDX1_RVT)            0.18       8.67 r
  intadd_10/U21/CO (FADDX1_RVT)            0.18       8.85 r
  intadd_10/U20/CO (FADDX1_RVT)            0.18       9.03 r
  intadd_10/U19/CO (FADDX1_RVT)            0.18       9.21 r
  intadd_10/U18/CO (FADDX1_RVT)            0.18       9.39 r
  intadd_10/U17/CO (FADDX1_RVT)            0.18       9.58 r
  intadd_10/U16/CO (FADDX1_RVT)            0.18       9.76 r
  intadd_10/U15/CO (FADDX1_RVT)            0.18       9.94 r
  intadd_10/U14/CO (FADDX1_RVT)            0.18      10.12 r
  intadd_10/U13/CO (FADDX1_RVT)            0.18      10.31 r
  intadd_10/U12/CO (FADDX1_RVT)            0.18      10.49 r
  intadd_10/U11/CO (FADDX1_RVT)            0.18      10.67 r
  intadd_10/U10/CO (FADDX1_RVT)            0.18      10.85 r
  intadd_10/U9/CO (FADDX1_RVT)             0.18      11.03 r
  intadd_10/U8/CO (FADDX1_RVT)             0.18      11.22 r
  intadd_10/U7/CO (FADDX1_RVT)             0.18      11.40 r
  intadd_10/U6/CO (FADDX1_RVT)             0.18      11.58 r
  intadd_10/U5/CO (FADDX1_RVT)             0.18      11.76 r
  intadd_10/U4/CO (FADDX1_RVT)             0.18      11.95 r
  intadd_10/U3/CO (FADDX1_RVT)             0.18      12.13 r
  intadd_10/U2/S (FADDX1_RVT)              0.28      12.41 f
  U713/Y (AO22X1_RVT)                      0.17      12.58 f
  U714/Y (AO221X1_RVT)                     0.13      12.71 f
  U715/Y (OA222X1_RVT)                     0.25      12.95 f
  Delay3_out1_reg[62]/D (DFFX1_RVT)        0.00      12.95 f
  data arrival time                                  12.95

  clock clk (rise edge)                  110.00     110.00
  clock network delay (ideal)              0.00     110.00
  Delay3_out1_reg[62]/CLK (DFFX1_RVT)      0.00     110.00 r
  library setup time                      -0.14     109.86
  data required time                                109.86
  -----------------------------------------------------------
  data required time                                109.86
  data arrival time                                 -12.95
  -----------------------------------------------------------
  slack (MET)                                        96.90


1
