// Seed: 1458686195
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    input supply0 id_2,
    output wor id_3,
    input wand id_4
    , id_7,
    input tri1 id_5
);
  wire id_8;
  assign module_1.type_17 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri1 id_3,
    output supply0 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output supply1 id_8,
    output tri0 id_9
);
  int id_11, id_12, id_13, id_14, id_15, id_16;
  xor primCall (id_4, id_16, id_0, id_14, id_6, id_5, id_12, id_11, id_13, id_15);
  module_0 modCall_1 (
      id_6,
      id_9,
      id_2,
      id_8,
      id_1,
      id_3
  );
endmodule
