0.7
2020.2
May 21 2025
22:59:56
/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_02/4bit_adder/4bit_adder.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
/home/jc2409/Projects/Comp_Arch_Onur_Labs/Lab_02/4bit_adder/4bit_adder.srcs/sources_1/new/FullAdder.v,1758359324,systemVerilog,,,,FullAdder,,uvm,../../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef,,,,,
