Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Feb 11 04:04:38 2025
| Host         : YourMum running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (23)
7. checking multiple_clock (73)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (73)
-------------------------------
 There are 73 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.153        0.000                      0                  146        0.144        0.000                      0                  146        3.000        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_25MHz_clk_mmcm    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_mmcm     {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_25MHz_clk_mmcm_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_mmcm_1   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_25MHz_clk_mmcm         35.153        0.000                      0                  146        0.241        0.000                      0                  146       19.500        0.000                       0                    75  
  clkfbout_clk_mmcm                                                                                                                                                       7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_25MHz_clk_mmcm_1       35.156        0.000                      0                  146        0.241        0.000                      0                  146       19.500        0.000                       0                    75  
  clkfbout_clk_mmcm_1                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25MHz_clk_mmcm_1  clk_25MHz_clk_mmcm         35.153        0.000                      0                  146        0.144        0.000                      0                  146  
clk_25MHz_clk_mmcm    clk_25MHz_clk_mmcm_1       35.153        0.000                      0                  146        0.144        0.000                      0                  146  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_25MHz_clk_mmcm                          
(none)                clk_25MHz_clk_mmcm_1                        
(none)                clkfbout_clk_mmcm                           
(none)                clkfbout_clk_mmcm_1                         
(none)                                      clk_25MHz_clk_mmcm    
(none)                                      clk_25MHz_clk_mmcm_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_out/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_out/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_out/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_out/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_out/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_out/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_mmcm
  To Clock:  clk_25MHz_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       35.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.153ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm rise@40.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.171%)  route 3.314ns (78.829%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.965     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[20]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.098    38.999    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    38.475    vga_control/moving_inst/count_value_reg[20]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.153    

Slack (MET) :             35.153ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm rise@40.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.171%)  route 3.314ns (78.829%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.965     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[21]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.098    38.999    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    38.475    vga_control/moving_inst/count_value_reg[21]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.153    

Slack (MET) :             35.153ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm rise@40.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.171%)  route 3.314ns (78.829%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.965     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[22]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.098    38.999    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    38.475    vga_control/moving_inst/count_value_reg[22]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.153    

Slack (MET) :             35.153ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm rise@40.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.171%)  route 3.314ns (78.829%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.965     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[23]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.098    38.999    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    38.475    vga_control/moving_inst/count_value_reg[23]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.153    

Slack (MET) :             35.153ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm rise@40.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.172%)  route 3.314ns (78.828%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.964     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[16]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.098    38.999    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.524    38.475    vga_control/moving_inst/count_value_reg[16]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.153    

Slack (MET) :             35.153ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm rise@40.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.172%)  route 3.314ns (78.828%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.964     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[17]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.098    38.999    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.524    38.475    vga_control/moving_inst/count_value_reg[17]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.153    

Slack (MET) :             35.153ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm rise@40.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.172%)  route 3.314ns (78.828%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.964     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[18]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.098    38.999    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.524    38.475    vga_control/moving_inst/count_value_reg[18]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.153    

Slack (MET) :             35.153ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm rise@40.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.172%)  route 3.314ns (78.828%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.964     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[19]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.098    38.999    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.524    38.475    vga_control/moving_inst/count_value_reg[19]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.153    

Slack (MET) :             35.289ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/block_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm rise@40.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.890ns (21.503%)  route 3.249ns (78.497%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.790     2.449    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     2.573 r  vga_control/moving_inst/move_counter[3]_i_1/O
                         net (fo=8, routed)           0.684     3.258    vga_control/moving_inst/move_counter[3]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  vga_control/moving_inst/block_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    38.510    vga_control/moving_inst/CLK
    SLICE_X4Y28          FDRE                                         r  vga_control/moving_inst/block_y_reg[5]/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.098    38.976    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.429    38.547    vga_control/moving_inst/block_y_reg[5]
  -------------------------------------------------------------------
                         required time                         38.547    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                 35.289    

Slack (MET) :             35.289ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/block_y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm rise@40.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.890ns (21.503%)  route 3.249ns (78.497%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.790     2.449    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     2.573 r  vga_control/moving_inst/move_counter[3]_i_1/O
                         net (fo=8, routed)           0.684     3.258    vga_control/moving_inst/move_counter[3]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  vga_control/moving_inst/block_y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    38.510    vga_control/moving_inst/CLK
    SLICE_X4Y28          FDRE                                         r  vga_control/moving_inst/block_y_reg[6]/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.098    38.976    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.429    38.547    vga_control/moving_inst/block_y_reg[6]
  -------------------------------------------------------------------
                         required time                         38.547    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                 35.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga_control/vga_ctrl/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vga_ctrl/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm rise@0.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.528%)  route 0.161ns (46.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.589    -0.592    vga_control/vga_ctrl/CLK
    SLICE_X3Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga_control/vga_ctrl/hcounter_reg[5]/Q
                         net (fo=10, routed)          0.161    -0.290    vga_control/vga_ctrl/hcount[5]
    SLICE_X1Y32          LUT6 (Prop_lut6_I3_O)        0.045    -0.245 r  vga_control/vga_ctrl/hcounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    vga_control/vga_ctrl/hcounter[8]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.858    -0.832    vga_control/vga_ctrl/CLK
    SLICE_X1Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[8]/C
                         clock pessimism              0.253    -0.578    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.092    -0.486    vga_control/vga_ctrl/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga_control/vga_ctrl/vcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vga_ctrl/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm rise@0.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.609%)  route 0.160ns (43.391%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.584    -0.597    vga_control/vga_ctrl/CLK
    SLICE_X6Y29          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  vga_control/vga_ctrl/vcounter_reg[10]/Q
                         net (fo=8, routed)           0.160    -0.273    vga_control/vga_ctrl/Q[9]
    SLICE_X6Y29          LUT4 (Prop_lut4_I0_O)        0.045    -0.228 r  vga_control/vga_ctrl/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.228    vga_control/vga_ctrl/plusOp[10]
    SLICE_X6Y29          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.853    -0.837    vga_control/vga_ctrl/CLK
    SLICE_X6Y29          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[10]/C
                         clock pessimism              0.239    -0.597    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.121    -0.476    vga_control/vga_ctrl/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_control/vga_ctrl/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vga_ctrl/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm rise@0.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.499%)  route 0.161ns (43.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.584    -0.597    vga_control/vga_ctrl/CLK
    SLICE_X6Y29          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  vga_control/vga_ctrl/vcounter_reg[6]/Q
                         net (fo=12, routed)          0.161    -0.272    vga_control/vga_ctrl/Q[5]
    SLICE_X6Y29          LUT6 (Prop_lut6_I1_O)        0.045    -0.227 r  vga_control/vga_ctrl/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga_control/vga_ctrl/plusOp[9]
    SLICE_X6Y29          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.853    -0.837    vga_control/vga_ctrl/CLK
    SLICE_X6Y29          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[9]/C
                         clock pessimism              0.239    -0.597    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.121    -0.476    vga_control/vga_ctrl/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_control/vga_ctrl/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vga_ctrl/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm rise@0.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.583    -0.598    vga_control/vga_ctrl/CLK
    SLICE_X6Y28          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  vga_control/vga_ctrl/vcounter_reg[5]/Q
                         net (fo=10, routed)          0.161    -0.273    vga_control/vga_ctrl/vcount[5]
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.045    -0.228 r  vga_control/vga_ctrl/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    vga_control/vga_ctrl/plusOp[5]
    SLICE_X6Y28          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.852    -0.838    vga_control/vga_ctrl/CLK
    SLICE_X6Y28          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[5]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X6Y28          FDRE (Hold_fdre_C_D)         0.121    -0.477    vga_control/vga_ctrl/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_control/moving_inst/move_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/move_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm rise@0.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.586    -0.595    vga_control/moving_inst/CLK
    SLICE_X4Y31          FDRE                                         r  vga_control/moving_inst/move_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_control/moving_inst/move_counter_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.282    vga_control/moving_inst/move_counter_reg_n_0_[0]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.043    -0.239 r  vga_control/moving_inst/move_counter[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.239    vga_control/moving_inst/p_0_in[3]
    SLICE_X4Y31          FDRE                                         r  vga_control/moving_inst/move_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.855    -0.835    vga_control/moving_inst/CLK
    SLICE_X4Y31          FDRE                                         r  vga_control/moving_inst/move_counter_reg[3]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.107    -0.488    vga_control/moving_inst/move_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_control/vga_ctrl/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vga_ctrl/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm rise@0.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.428%)  route 0.115ns (33.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.589    -0.592    vga_control/vga_ctrl/CLK
    SLICE_X3Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  vga_control/vga_ctrl/hcounter_reg[2]/Q
                         net (fo=8, routed)           0.115    -0.350    vga_control/vga_ctrl/hcount[2]
    SLICE_X3Y32          LUT6 (Prop_lut6_I1_O)        0.099    -0.251 r  vga_control/vga_ctrl/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    vga_control/vga_ctrl/plusOp__0[5]
    SLICE_X3Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.858    -0.832    vga_control/vga_ctrl/CLK
    SLICE_X3Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[5]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.091    -0.501    vga_control/vga_ctrl/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg_inst/an_driver/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_inst/an_driver/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm rise@0.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.585    -0.596    seg_inst/an_driver/CLK
    SLICE_X65Y21         FDRE                                         r  seg_inst/an_driver/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  seg_inst/an_driver/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.347    seg_inst/an_driver/cnt_reg_n_0_[11]
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.239 r  seg_inst/an_driver/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.239    seg_inst/an_driver/cnt_reg[8]_i_1_n_4
    SLICE_X65Y21         FDRE                                         r  seg_inst/an_driver/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.854    -0.836    seg_inst/an_driver/CLK
    SLICE_X65Y21         FDRE                                         r  seg_inst/an_driver/cnt_reg[11]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X65Y21         FDRE (Hold_fdre_C_D)         0.105    -0.491    seg_inst/an_driver/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg_inst/an_driver/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_inst/an_driver/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm rise@0.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.587    -0.594    seg_inst/an_driver/CLK
    SLICE_X65Y19         FDRE                                         r  seg_inst/an_driver/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  seg_inst/an_driver/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.345    seg_inst/an_driver/cnt_reg_n_0_[3]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.237 r  seg_inst/an_driver/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.237    seg_inst/an_driver/cnt_reg[0]_i_2_n_4
    SLICE_X65Y19         FDRE                                         r  seg_inst/an_driver/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.856    -0.834    seg_inst/an_driver/CLK
    SLICE_X65Y19         FDRE                                         r  seg_inst/an_driver/cnt_reg[3]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X65Y19         FDRE (Hold_fdre_C_D)         0.105    -0.489    seg_inst/an_driver/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg_inst/an_driver/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_inst/an_driver/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm rise@0.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.586    -0.595    seg_inst/an_driver/CLK
    SLICE_X65Y20         FDRE                                         r  seg_inst/an_driver/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  seg_inst/an_driver/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.346    seg_inst/an_driver/cnt_reg_n_0_[7]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.238 r  seg_inst/an_driver/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.238    seg_inst/an_driver/cnt_reg[4]_i_1_n_4
    SLICE_X65Y20         FDRE                                         r  seg_inst/an_driver/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.855    -0.835    seg_inst/an_driver/CLK
    SLICE_X65Y20         FDRE                                         r  seg_inst/an_driver/cnt_reg[7]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X65Y20         FDRE (Hold_fdre_C_D)         0.105    -0.490    seg_inst/an_driver/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg_inst/an_driver/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_inst/an_driver/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm rise@0.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.585    -0.596    seg_inst/an_driver/CLK
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  seg_inst/an_driver/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.350    seg_inst/an_driver/cnt_reg_n_0_[12]
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.235 r  seg_inst/an_driver/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.235    seg_inst/an_driver/cnt_reg[12]_i_1_n_7
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.853    -0.837    seg_inst/an_driver/CLK
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[12]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.105    -0.491    seg_inst/an_driver/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz_clk_mmcm
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_out/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_out/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_out/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y19     seg_inst/an_driver/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y21     seg_inst/an_driver/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y21     seg_inst/an_driver/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y22     seg_inst/an_driver/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y22     seg_inst/an_driver/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y22     seg_inst/an_driver/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y22     seg_inst/an_driver/cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y19     seg_inst/an_driver/cnt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_out/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y19     seg_inst/an_driver/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y19     seg_inst/an_driver/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y21     seg_inst/an_driver/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y21     seg_inst/an_driver/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y21     seg_inst/an_driver/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y21     seg_inst/an_driver/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y22     seg_inst/an_driver/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y22     seg_inst/an_driver/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y22     seg_inst/an_driver/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y22     seg_inst/an_driver/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y19     seg_inst/an_driver/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y19     seg_inst/an_driver/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y21     seg_inst/an_driver/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y21     seg_inst/an_driver/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y21     seg_inst/an_driver/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y21     seg_inst/an_driver/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y22     seg_inst/an_driver/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y22     seg_inst/an_driver/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y22     seg_inst/an_driver/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y22     seg_inst/an_driver/cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_mmcm
  To Clock:  clkfbout_clk_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_out/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_out/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_out/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_out/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_out/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_out/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_out/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_out/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_out/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_out/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_out/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_out/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_mmcm_1
  To Clock:  clk_25MHz_clk_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       35.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.156ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm_1 rise@40.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.171%)  route 3.314ns (78.829%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.965     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[20]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.094    39.002    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    38.478    vga_control/moving_inst/count_value_reg[20]
  -------------------------------------------------------------------
                         required time                         38.478    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.156    

Slack (MET) :             35.156ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm_1 rise@40.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.171%)  route 3.314ns (78.829%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.965     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[21]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.094    39.002    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    38.478    vga_control/moving_inst/count_value_reg[21]
  -------------------------------------------------------------------
                         required time                         38.478    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.156    

Slack (MET) :             35.156ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm_1 rise@40.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.171%)  route 3.314ns (78.829%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.965     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[22]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.094    39.002    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    38.478    vga_control/moving_inst/count_value_reg[22]
  -------------------------------------------------------------------
                         required time                         38.478    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.156    

Slack (MET) :             35.156ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm_1 rise@40.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.171%)  route 3.314ns (78.829%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.965     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[23]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.094    39.002    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    38.478    vga_control/moving_inst/count_value_reg[23]
  -------------------------------------------------------------------
                         required time                         38.478    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.156    

Slack (MET) :             35.156ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm_1 rise@40.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.172%)  route 3.314ns (78.828%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.964     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[16]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.094    39.002    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.524    38.478    vga_control/moving_inst/count_value_reg[16]
  -------------------------------------------------------------------
                         required time                         38.478    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.156    

Slack (MET) :             35.156ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm_1 rise@40.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.172%)  route 3.314ns (78.828%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.964     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[17]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.094    39.002    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.524    38.478    vga_control/moving_inst/count_value_reg[17]
  -------------------------------------------------------------------
                         required time                         38.478    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.156    

Slack (MET) :             35.156ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm_1 rise@40.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.172%)  route 3.314ns (78.828%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.964     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[18]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.094    39.002    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.524    38.478    vga_control/moving_inst/count_value_reg[18]
  -------------------------------------------------------------------
                         required time                         38.478    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.156    

Slack (MET) :             35.156ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm_1 rise@40.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.172%)  route 3.314ns (78.828%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.964     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[19]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.094    39.002    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.524    38.478    vga_control/moving_inst/count_value_reg[19]
  -------------------------------------------------------------------
                         required time                         38.478    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.156    

Slack (MET) :             35.293ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/block_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm_1 rise@40.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.890ns (21.503%)  route 3.249ns (78.497%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.790     2.449    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     2.573 r  vga_control/moving_inst/move_counter[3]_i_1/O
                         net (fo=8, routed)           0.684     3.258    vga_control/moving_inst/move_counter[3]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  vga_control/moving_inst/block_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    38.510    vga_control/moving_inst/CLK
    SLICE_X4Y28          FDRE                                         r  vga_control/moving_inst/block_y_reg[5]/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.094    38.979    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.429    38.550    vga_control/moving_inst/block_y_reg[5]
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                 35.293    

Slack (MET) :             35.293ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/block_y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm_1 rise@40.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.890ns (21.503%)  route 3.249ns (78.497%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.790     2.449    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     2.573 r  vga_control/moving_inst/move_counter[3]_i_1/O
                         net (fo=8, routed)           0.684     3.258    vga_control/moving_inst/move_counter[3]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  vga_control/moving_inst/block_y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    38.510    vga_control/moving_inst/CLK
    SLICE_X4Y28          FDRE                                         r  vga_control/moving_inst/block_y_reg[6]/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.094    38.979    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.429    38.550    vga_control/moving_inst/block_y_reg[6]
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                 35.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga_control/vga_ctrl/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vga_ctrl/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm_1 rise@0.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.528%)  route 0.161ns (46.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.589    -0.592    vga_control/vga_ctrl/CLK
    SLICE_X3Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga_control/vga_ctrl/hcounter_reg[5]/Q
                         net (fo=10, routed)          0.161    -0.290    vga_control/vga_ctrl/hcount[5]
    SLICE_X1Y32          LUT6 (Prop_lut6_I3_O)        0.045    -0.245 r  vga_control/vga_ctrl/hcounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    vga_control/vga_ctrl/hcounter[8]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.858    -0.832    vga_control/vga_ctrl/CLK
    SLICE_X1Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[8]/C
                         clock pessimism              0.253    -0.578    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.092    -0.486    vga_control/vga_ctrl/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga_control/vga_ctrl/vcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vga_ctrl/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm_1 rise@0.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.609%)  route 0.160ns (43.391%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.584    -0.597    vga_control/vga_ctrl/CLK
    SLICE_X6Y29          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  vga_control/vga_ctrl/vcounter_reg[10]/Q
                         net (fo=8, routed)           0.160    -0.273    vga_control/vga_ctrl/Q[9]
    SLICE_X6Y29          LUT4 (Prop_lut4_I0_O)        0.045    -0.228 r  vga_control/vga_ctrl/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.228    vga_control/vga_ctrl/plusOp[10]
    SLICE_X6Y29          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.853    -0.837    vga_control/vga_ctrl/CLK
    SLICE_X6Y29          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[10]/C
                         clock pessimism              0.239    -0.597    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.121    -0.476    vga_control/vga_ctrl/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_control/vga_ctrl/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vga_ctrl/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm_1 rise@0.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.499%)  route 0.161ns (43.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.584    -0.597    vga_control/vga_ctrl/CLK
    SLICE_X6Y29          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  vga_control/vga_ctrl/vcounter_reg[6]/Q
                         net (fo=12, routed)          0.161    -0.272    vga_control/vga_ctrl/Q[5]
    SLICE_X6Y29          LUT6 (Prop_lut6_I1_O)        0.045    -0.227 r  vga_control/vga_ctrl/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga_control/vga_ctrl/plusOp[9]
    SLICE_X6Y29          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.853    -0.837    vga_control/vga_ctrl/CLK
    SLICE_X6Y29          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[9]/C
                         clock pessimism              0.239    -0.597    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.121    -0.476    vga_control/vga_ctrl/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_control/vga_ctrl/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vga_ctrl/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm_1 rise@0.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.583    -0.598    vga_control/vga_ctrl/CLK
    SLICE_X6Y28          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  vga_control/vga_ctrl/vcounter_reg[5]/Q
                         net (fo=10, routed)          0.161    -0.273    vga_control/vga_ctrl/vcount[5]
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.045    -0.228 r  vga_control/vga_ctrl/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    vga_control/vga_ctrl/plusOp[5]
    SLICE_X6Y28          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.852    -0.838    vga_control/vga_ctrl/CLK
    SLICE_X6Y28          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[5]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X6Y28          FDRE (Hold_fdre_C_D)         0.121    -0.477    vga_control/vga_ctrl/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_control/moving_inst/move_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/move_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm_1 rise@0.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.586    -0.595    vga_control/moving_inst/CLK
    SLICE_X4Y31          FDRE                                         r  vga_control/moving_inst/move_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_control/moving_inst/move_counter_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.282    vga_control/moving_inst/move_counter_reg_n_0_[0]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.043    -0.239 r  vga_control/moving_inst/move_counter[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.239    vga_control/moving_inst/p_0_in[3]
    SLICE_X4Y31          FDRE                                         r  vga_control/moving_inst/move_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.855    -0.835    vga_control/moving_inst/CLK
    SLICE_X4Y31          FDRE                                         r  vga_control/moving_inst/move_counter_reg[3]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.107    -0.488    vga_control/moving_inst/move_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_control/vga_ctrl/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vga_ctrl/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm_1 rise@0.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.428%)  route 0.115ns (33.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.589    -0.592    vga_control/vga_ctrl/CLK
    SLICE_X3Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  vga_control/vga_ctrl/hcounter_reg[2]/Q
                         net (fo=8, routed)           0.115    -0.350    vga_control/vga_ctrl/hcount[2]
    SLICE_X3Y32          LUT6 (Prop_lut6_I1_O)        0.099    -0.251 r  vga_control/vga_ctrl/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    vga_control/vga_ctrl/plusOp__0[5]
    SLICE_X3Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.858    -0.832    vga_control/vga_ctrl/CLK
    SLICE_X3Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[5]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.091    -0.501    vga_control/vga_ctrl/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg_inst/an_driver/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_inst/an_driver/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm_1 rise@0.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.585    -0.596    seg_inst/an_driver/CLK
    SLICE_X65Y21         FDRE                                         r  seg_inst/an_driver/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  seg_inst/an_driver/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.347    seg_inst/an_driver/cnt_reg_n_0_[11]
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.239 r  seg_inst/an_driver/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.239    seg_inst/an_driver/cnt_reg[8]_i_1_n_4
    SLICE_X65Y21         FDRE                                         r  seg_inst/an_driver/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.854    -0.836    seg_inst/an_driver/CLK
    SLICE_X65Y21         FDRE                                         r  seg_inst/an_driver/cnt_reg[11]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X65Y21         FDRE (Hold_fdre_C_D)         0.105    -0.491    seg_inst/an_driver/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg_inst/an_driver/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_inst/an_driver/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm_1 rise@0.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.587    -0.594    seg_inst/an_driver/CLK
    SLICE_X65Y19         FDRE                                         r  seg_inst/an_driver/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  seg_inst/an_driver/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.345    seg_inst/an_driver/cnt_reg_n_0_[3]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.237 r  seg_inst/an_driver/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.237    seg_inst/an_driver/cnt_reg[0]_i_2_n_4
    SLICE_X65Y19         FDRE                                         r  seg_inst/an_driver/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.856    -0.834    seg_inst/an_driver/CLK
    SLICE_X65Y19         FDRE                                         r  seg_inst/an_driver/cnt_reg[3]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X65Y19         FDRE (Hold_fdre_C_D)         0.105    -0.489    seg_inst/an_driver/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg_inst/an_driver/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_inst/an_driver/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm_1 rise@0.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.586    -0.595    seg_inst/an_driver/CLK
    SLICE_X65Y20         FDRE                                         r  seg_inst/an_driver/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  seg_inst/an_driver/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.346    seg_inst/an_driver/cnt_reg_n_0_[7]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.238 r  seg_inst/an_driver/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.238    seg_inst/an_driver/cnt_reg[4]_i_1_n_4
    SLICE_X65Y20         FDRE                                         r  seg_inst/an_driver/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.855    -0.835    seg_inst/an_driver/CLK
    SLICE_X65Y20         FDRE                                         r  seg_inst/an_driver/cnt_reg[7]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X65Y20         FDRE (Hold_fdre_C_D)         0.105    -0.490    seg_inst/an_driver/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg_inst/an_driver/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_inst/an_driver/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm_1 rise@0.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.585    -0.596    seg_inst/an_driver/CLK
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  seg_inst/an_driver/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.350    seg_inst/an_driver/cnt_reg_n_0_[12]
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.235 r  seg_inst/an_driver/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.235    seg_inst/an_driver/cnt_reg[12]_i_1_n_7
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.853    -0.837    seg_inst/an_driver/CLK
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[12]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.105    -0.491    seg_inst/an_driver/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz_clk_mmcm_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_out/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_out/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_out/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y19     seg_inst/an_driver/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y21     seg_inst/an_driver/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y21     seg_inst/an_driver/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y22     seg_inst/an_driver/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y22     seg_inst/an_driver/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y22     seg_inst/an_driver/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y22     seg_inst/an_driver/cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y19     seg_inst/an_driver/cnt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_out/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y19     seg_inst/an_driver/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y19     seg_inst/an_driver/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y21     seg_inst/an_driver/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y21     seg_inst/an_driver/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y21     seg_inst/an_driver/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y21     seg_inst/an_driver/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y22     seg_inst/an_driver/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y22     seg_inst/an_driver/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y22     seg_inst/an_driver/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y22     seg_inst/an_driver/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y19     seg_inst/an_driver/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y19     seg_inst/an_driver/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y21     seg_inst/an_driver/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y21     seg_inst/an_driver/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y21     seg_inst/an_driver/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y21     seg_inst/an_driver/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y22     seg_inst/an_driver/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y22     seg_inst/an_driver/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y22     seg_inst/an_driver/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y22     seg_inst/an_driver/cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_mmcm_1
  To Clock:  clkfbout_clk_mmcm_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_mmcm_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_out/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_out/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_out/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_out/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_out/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_out/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_mmcm_1
  To Clock:  clk_25MHz_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       35.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.153ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm rise@40.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.171%)  route 3.314ns (78.829%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.965     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[20]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.098    38.999    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    38.475    vga_control/moving_inst/count_value_reg[20]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.153    

Slack (MET) :             35.153ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm rise@40.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.171%)  route 3.314ns (78.829%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.965     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[21]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.098    38.999    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    38.475    vga_control/moving_inst/count_value_reg[21]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.153    

Slack (MET) :             35.153ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm rise@40.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.171%)  route 3.314ns (78.829%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.965     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[22]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.098    38.999    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    38.475    vga_control/moving_inst/count_value_reg[22]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.153    

Slack (MET) :             35.153ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm rise@40.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.171%)  route 3.314ns (78.829%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.965     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[23]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.098    38.999    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    38.475    vga_control/moving_inst/count_value_reg[23]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.153    

Slack (MET) :             35.153ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm rise@40.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.172%)  route 3.314ns (78.828%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.964     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[16]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.098    38.999    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.524    38.475    vga_control/moving_inst/count_value_reg[16]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.153    

Slack (MET) :             35.153ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm rise@40.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.172%)  route 3.314ns (78.828%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.964     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[17]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.098    38.999    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.524    38.475    vga_control/moving_inst/count_value_reg[17]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.153    

Slack (MET) :             35.153ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm rise@40.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.172%)  route 3.314ns (78.828%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.964     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[18]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.098    38.999    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.524    38.475    vga_control/moving_inst/count_value_reg[18]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.153    

Slack (MET) :             35.153ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm rise@40.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.172%)  route 3.314ns (78.828%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.964     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[19]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.098    38.999    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.524    38.475    vga_control/moving_inst/count_value_reg[19]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.153    

Slack (MET) :             35.289ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/block_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm rise@40.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.890ns (21.503%)  route 3.249ns (78.497%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.790     2.449    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     2.573 r  vga_control/moving_inst/move_counter[3]_i_1/O
                         net (fo=8, routed)           0.684     3.258    vga_control/moving_inst/move_counter[3]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  vga_control/moving_inst/block_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    38.510    vga_control/moving_inst/CLK
    SLICE_X4Y28          FDRE                                         r  vga_control/moving_inst/block_y_reg[5]/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.098    38.976    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.429    38.547    vga_control/moving_inst/block_y_reg[5]
  -------------------------------------------------------------------
                         required time                         38.547    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                 35.289    

Slack (MET) :             35.289ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/block_y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm rise@40.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.890ns (21.503%)  route 3.249ns (78.497%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.790     2.449    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     2.573 r  vga_control/moving_inst/move_counter[3]_i_1/O
                         net (fo=8, routed)           0.684     3.258    vga_control/moving_inst/move_counter[3]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  vga_control/moving_inst/block_y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    38.510    vga_control/moving_inst/CLK
    SLICE_X4Y28          FDRE                                         r  vga_control/moving_inst/block_y_reg[6]/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.098    38.976    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.429    38.547    vga_control/moving_inst/block_y_reg[6]
  -------------------------------------------------------------------
                         required time                         38.547    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                 35.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 vga_control/vga_ctrl/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vga_ctrl/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm rise@0.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.528%)  route 0.161ns (46.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.589    -0.592    vga_control/vga_ctrl/CLK
    SLICE_X3Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga_control/vga_ctrl/hcounter_reg[5]/Q
                         net (fo=10, routed)          0.161    -0.290    vga_control/vga_ctrl/hcount[5]
    SLICE_X1Y32          LUT6 (Prop_lut6_I3_O)        0.045    -0.245 r  vga_control/vga_ctrl/hcounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    vga_control/vga_ctrl/hcounter[8]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.858    -0.832    vga_control/vga_ctrl/CLK
    SLICE_X1Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[8]/C
                         clock pessimism              0.253    -0.578    
                         clock uncertainty            0.098    -0.481    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.092    -0.389    vga_control/vga_ctrl/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 vga_control/vga_ctrl/vcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vga_ctrl/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm rise@0.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.609%)  route 0.160ns (43.391%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.584    -0.597    vga_control/vga_ctrl/CLK
    SLICE_X6Y29          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  vga_control/vga_ctrl/vcounter_reg[10]/Q
                         net (fo=8, routed)           0.160    -0.273    vga_control/vga_ctrl/Q[9]
    SLICE_X6Y29          LUT4 (Prop_lut4_I0_O)        0.045    -0.228 r  vga_control/vga_ctrl/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.228    vga_control/vga_ctrl/plusOp[10]
    SLICE_X6Y29          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.853    -0.837    vga_control/vga_ctrl/CLK
    SLICE_X6Y29          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[10]/C
                         clock pessimism              0.239    -0.597    
                         clock uncertainty            0.098    -0.500    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.121    -0.379    vga_control/vga_ctrl/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 vga_control/vga_ctrl/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vga_ctrl/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm rise@0.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.499%)  route 0.161ns (43.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.584    -0.597    vga_control/vga_ctrl/CLK
    SLICE_X6Y29          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  vga_control/vga_ctrl/vcounter_reg[6]/Q
                         net (fo=12, routed)          0.161    -0.272    vga_control/vga_ctrl/Q[5]
    SLICE_X6Y29          LUT6 (Prop_lut6_I1_O)        0.045    -0.227 r  vga_control/vga_ctrl/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga_control/vga_ctrl/plusOp[9]
    SLICE_X6Y29          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.853    -0.837    vga_control/vga_ctrl/CLK
    SLICE_X6Y29          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[9]/C
                         clock pessimism              0.239    -0.597    
                         clock uncertainty            0.098    -0.500    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.121    -0.379    vga_control/vga_ctrl/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga_control/vga_ctrl/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vga_ctrl/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm rise@0.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.583    -0.598    vga_control/vga_ctrl/CLK
    SLICE_X6Y28          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  vga_control/vga_ctrl/vcounter_reg[5]/Q
                         net (fo=10, routed)          0.161    -0.273    vga_control/vga_ctrl/vcount[5]
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.045    -0.228 r  vga_control/vga_ctrl/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    vga_control/vga_ctrl/plusOp[5]
    SLICE_X6Y28          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.852    -0.838    vga_control/vga_ctrl/CLK
    SLICE_X6Y28          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[5]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.098    -0.501    
    SLICE_X6Y28          FDRE (Hold_fdre_C_D)         0.121    -0.380    vga_control/vga_ctrl/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga_control/moving_inst/move_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/move_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm rise@0.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.586    -0.595    vga_control/moving_inst/CLK
    SLICE_X4Y31          FDRE                                         r  vga_control/moving_inst/move_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_control/moving_inst/move_counter_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.282    vga_control/moving_inst/move_counter_reg_n_0_[0]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.043    -0.239 r  vga_control/moving_inst/move_counter[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.239    vga_control/moving_inst/p_0_in[3]
    SLICE_X4Y31          FDRE                                         r  vga_control/moving_inst/move_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.855    -0.835    vga_control/moving_inst/CLK
    SLICE_X4Y31          FDRE                                         r  vga_control/moving_inst/move_counter_reg[3]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.098    -0.498    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.107    -0.391    vga_control/moving_inst/move_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga_control/vga_ctrl/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vga_ctrl/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm rise@0.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.428%)  route 0.115ns (33.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.589    -0.592    vga_control/vga_ctrl/CLK
    SLICE_X3Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  vga_control/vga_ctrl/hcounter_reg[2]/Q
                         net (fo=8, routed)           0.115    -0.350    vga_control/vga_ctrl/hcount[2]
    SLICE_X3Y32          LUT6 (Prop_lut6_I1_O)        0.099    -0.251 r  vga_control/vga_ctrl/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    vga_control/vga_ctrl/plusOp__0[5]
    SLICE_X3Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.858    -0.832    vga_control/vga_ctrl/CLK
    SLICE_X3Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[5]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.098    -0.495    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.091    -0.404    vga_control/vga_ctrl/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 seg_inst/an_driver/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_inst/an_driver/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm rise@0.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.585    -0.596    seg_inst/an_driver/CLK
    SLICE_X65Y21         FDRE                                         r  seg_inst/an_driver/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  seg_inst/an_driver/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.347    seg_inst/an_driver/cnt_reg_n_0_[11]
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.239 r  seg_inst/an_driver/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.239    seg_inst/an_driver/cnt_reg[8]_i_1_n_4
    SLICE_X65Y21         FDRE                                         r  seg_inst/an_driver/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.854    -0.836    seg_inst/an_driver/CLK
    SLICE_X65Y21         FDRE                                         r  seg_inst/an_driver/cnt_reg[11]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.098    -0.499    
    SLICE_X65Y21         FDRE (Hold_fdre_C_D)         0.105    -0.394    seg_inst/an_driver/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 seg_inst/an_driver/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_inst/an_driver/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm rise@0.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.587    -0.594    seg_inst/an_driver/CLK
    SLICE_X65Y19         FDRE                                         r  seg_inst/an_driver/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  seg_inst/an_driver/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.345    seg_inst/an_driver/cnt_reg_n_0_[3]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.237 r  seg_inst/an_driver/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.237    seg_inst/an_driver/cnt_reg[0]_i_2_n_4
    SLICE_X65Y19         FDRE                                         r  seg_inst/an_driver/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.856    -0.834    seg_inst/an_driver/CLK
    SLICE_X65Y19         FDRE                                         r  seg_inst/an_driver/cnt_reg[3]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.098    -0.497    
    SLICE_X65Y19         FDRE (Hold_fdre_C_D)         0.105    -0.392    seg_inst/an_driver/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 seg_inst/an_driver/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_inst/an_driver/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm rise@0.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.586    -0.595    seg_inst/an_driver/CLK
    SLICE_X65Y20         FDRE                                         r  seg_inst/an_driver/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  seg_inst/an_driver/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.346    seg_inst/an_driver/cnt_reg_n_0_[7]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.238 r  seg_inst/an_driver/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.238    seg_inst/an_driver/cnt_reg[4]_i_1_n_4
    SLICE_X65Y20         FDRE                                         r  seg_inst/an_driver/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.855    -0.835    seg_inst/an_driver/CLK
    SLICE_X65Y20         FDRE                                         r  seg_inst/an_driver/cnt_reg[7]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.098    -0.498    
    SLICE_X65Y20         FDRE (Hold_fdre_C_D)         0.105    -0.393    seg_inst/an_driver/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 seg_inst/an_driver/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_inst/an_driver/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm rise@0.000ns - clk_25MHz_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.585    -0.596    seg_inst/an_driver/CLK
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  seg_inst/an_driver/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.350    seg_inst/an_driver/cnt_reg_n_0_[12]
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.235 r  seg_inst/an_driver/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.235    seg_inst/an_driver/cnt_reg[12]_i_1_n_7
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.853    -0.837    seg_inst/an_driver/CLK
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[12]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.098    -0.499    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.105    -0.394    seg_inst/an_driver/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_mmcm
  To Clock:  clk_25MHz_clk_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       35.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.153ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm_1 rise@40.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.171%)  route 3.314ns (78.829%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.965     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[20]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.098    38.999    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    38.475    vga_control/moving_inst/count_value_reg[20]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.153    

Slack (MET) :             35.153ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm_1 rise@40.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.171%)  route 3.314ns (78.829%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.965     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[21]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.098    38.999    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    38.475    vga_control/moving_inst/count_value_reg[21]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.153    

Slack (MET) :             35.153ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm_1 rise@40.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.171%)  route 3.314ns (78.829%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.965     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[22]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.098    38.999    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    38.475    vga_control/moving_inst/count_value_reg[22]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.153    

Slack (MET) :             35.153ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm_1 rise@40.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.171%)  route 3.314ns (78.829%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.965     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[23]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.098    38.999    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.524    38.475    vga_control/moving_inst/count_value_reg[23]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.153    

Slack (MET) :             35.153ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm_1 rise@40.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.172%)  route 3.314ns (78.828%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.964     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[16]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.098    38.999    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.524    38.475    vga_control/moving_inst/count_value_reg[16]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.153    

Slack (MET) :             35.153ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm_1 rise@40.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.172%)  route 3.314ns (78.828%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.964     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[17]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.098    38.999    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.524    38.475    vga_control/moving_inst/count_value_reg[17]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.153    

Slack (MET) :             35.153ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm_1 rise@40.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.172%)  route 3.314ns (78.828%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.964     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[18]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.098    38.999    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.524    38.475    vga_control/moving_inst/count_value_reg[18]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.153    

Slack (MET) :             35.153ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/count_value_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm_1 rise@40.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.890ns (21.172%)  route 3.314ns (78.828%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.574     2.234    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.124     2.358 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.964     3.322    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    38.519    vga_control/moving_inst/CLK
    SLICE_X2Y35          FDRE                                         r  vga_control/moving_inst/count_value_reg[19]/C
                         clock pessimism              0.578    39.096    
                         clock uncertainty           -0.098    38.999    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.524    38.475    vga_control/moving_inst/count_value_reg[19]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 35.153    

Slack (MET) :             35.289ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/block_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm_1 rise@40.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.890ns (21.503%)  route 3.249ns (78.497%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.790     2.449    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     2.573 r  vga_control/moving_inst/move_counter[3]_i_1/O
                         net (fo=8, routed)           0.684     3.258    vga_control/moving_inst/move_counter[3]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  vga_control/moving_inst/block_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    38.510    vga_control/moving_inst/CLK
    SLICE_X4Y28          FDRE                                         r  vga_control/moving_inst/block_y_reg[5]/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.098    38.976    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.429    38.547    vga_control/moving_inst/block_y_reg[5]
  -------------------------------------------------------------------
                         required time                         38.547    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                 35.289    

Slack (MET) :             35.289ns  (required time - arrival time)
  Source:                 vga_control/moving_inst/count_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/block_y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm_1 rise@40.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.890ns (21.503%)  route 3.249ns (78.497%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.630    -0.882    vga_control/moving_inst/CLK
    SLICE_X2Y33          FDRE                                         r  vga_control/moving_inst/count_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -0.364 f  vga_control/moving_inst/count_value_reg[8]/Q
                         net (fo=2, routed)           0.828     0.464    vga_control/moving_inst/count_value_reg[8]
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.124     0.588 f  vga_control/moving_inst/count_value[0]_i_7/O
                         net (fo=1, routed)           0.947     1.535    vga_control/moving_inst/count_value[0]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     1.659 f  vga_control/moving_inst/count_value[0]_i_3/O
                         net (fo=3, routed)           0.790     2.449    vga_control/moving_inst/count_value[0]_i_3_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I1_O)        0.124     2.573 r  vga_control/moving_inst/move_counter[3]_i_1/O
                         net (fo=8, routed)           0.684     3.258    vga_control/moving_inst/move_counter[3]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  vga_control/moving_inst/block_y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.505    38.510    vga_control/moving_inst/CLK
    SLICE_X4Y28          FDRE                                         r  vga_control/moving_inst/block_y_reg[6]/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.098    38.976    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.429    38.547    vga_control/moving_inst/block_y_reg[6]
  -------------------------------------------------------------------
                         required time                         38.547    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                 35.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 vga_control/vga_ctrl/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vga_ctrl/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm_1 rise@0.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.528%)  route 0.161ns (46.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.589    -0.592    vga_control/vga_ctrl/CLK
    SLICE_X3Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga_control/vga_ctrl/hcounter_reg[5]/Q
                         net (fo=10, routed)          0.161    -0.290    vga_control/vga_ctrl/hcount[5]
    SLICE_X1Y32          LUT6 (Prop_lut6_I3_O)        0.045    -0.245 r  vga_control/vga_ctrl/hcounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    vga_control/vga_ctrl/hcounter[8]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.858    -0.832    vga_control/vga_ctrl/CLK
    SLICE_X1Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[8]/C
                         clock pessimism              0.253    -0.578    
                         clock uncertainty            0.098    -0.481    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.092    -0.389    vga_control/vga_ctrl/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 vga_control/vga_ctrl/vcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vga_ctrl/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm_1 rise@0.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.609%)  route 0.160ns (43.391%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.584    -0.597    vga_control/vga_ctrl/CLK
    SLICE_X6Y29          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  vga_control/vga_ctrl/vcounter_reg[10]/Q
                         net (fo=8, routed)           0.160    -0.273    vga_control/vga_ctrl/Q[9]
    SLICE_X6Y29          LUT4 (Prop_lut4_I0_O)        0.045    -0.228 r  vga_control/vga_ctrl/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.228    vga_control/vga_ctrl/plusOp[10]
    SLICE_X6Y29          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.853    -0.837    vga_control/vga_ctrl/CLK
    SLICE_X6Y29          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[10]/C
                         clock pessimism              0.239    -0.597    
                         clock uncertainty            0.098    -0.500    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.121    -0.379    vga_control/vga_ctrl/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 vga_control/vga_ctrl/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vga_ctrl/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm_1 rise@0.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.499%)  route 0.161ns (43.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.584    -0.597    vga_control/vga_ctrl/CLK
    SLICE_X6Y29          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  vga_control/vga_ctrl/vcounter_reg[6]/Q
                         net (fo=12, routed)          0.161    -0.272    vga_control/vga_ctrl/Q[5]
    SLICE_X6Y29          LUT6 (Prop_lut6_I1_O)        0.045    -0.227 r  vga_control/vga_ctrl/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga_control/vga_ctrl/plusOp[9]
    SLICE_X6Y29          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.853    -0.837    vga_control/vga_ctrl/CLK
    SLICE_X6Y29          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[9]/C
                         clock pessimism              0.239    -0.597    
                         clock uncertainty            0.098    -0.500    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.121    -0.379    vga_control/vga_ctrl/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga_control/vga_ctrl/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vga_ctrl/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm_1 rise@0.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.583    -0.598    vga_control/vga_ctrl/CLK
    SLICE_X6Y28          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  vga_control/vga_ctrl/vcounter_reg[5]/Q
                         net (fo=10, routed)          0.161    -0.273    vga_control/vga_ctrl/vcount[5]
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.045    -0.228 r  vga_control/vga_ctrl/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    vga_control/vga_ctrl/plusOp[5]
    SLICE_X6Y28          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.852    -0.838    vga_control/vga_ctrl/CLK
    SLICE_X6Y28          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[5]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.098    -0.501    
    SLICE_X6Y28          FDRE (Hold_fdre_C_D)         0.121    -0.380    vga_control/vga_ctrl/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga_control/moving_inst/move_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/moving_inst/move_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm_1 rise@0.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.586    -0.595    vga_control/moving_inst/CLK
    SLICE_X4Y31          FDRE                                         r  vga_control/moving_inst/move_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_control/moving_inst/move_counter_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.282    vga_control/moving_inst/move_counter_reg_n_0_[0]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.043    -0.239 r  vga_control/moving_inst/move_counter[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.239    vga_control/moving_inst/p_0_in[3]
    SLICE_X4Y31          FDRE                                         r  vga_control/moving_inst/move_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.855    -0.835    vga_control/moving_inst/CLK
    SLICE_X4Y31          FDRE                                         r  vga_control/moving_inst/move_counter_reg[3]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.098    -0.498    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.107    -0.391    vga_control/moving_inst/move_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga_control/vga_ctrl/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vga_ctrl/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm_1 rise@0.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.428%)  route 0.115ns (33.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.589    -0.592    vga_control/vga_ctrl/CLK
    SLICE_X3Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  vga_control/vga_ctrl/hcounter_reg[2]/Q
                         net (fo=8, routed)           0.115    -0.350    vga_control/vga_ctrl/hcount[2]
    SLICE_X3Y32          LUT6 (Prop_lut6_I1_O)        0.099    -0.251 r  vga_control/vga_ctrl/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    vga_control/vga_ctrl/plusOp__0[5]
    SLICE_X3Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.858    -0.832    vga_control/vga_ctrl/CLK
    SLICE_X3Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[5]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.098    -0.495    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.091    -0.404    vga_control/vga_ctrl/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 seg_inst/an_driver/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_inst/an_driver/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm_1 rise@0.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.585    -0.596    seg_inst/an_driver/CLK
    SLICE_X65Y21         FDRE                                         r  seg_inst/an_driver/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  seg_inst/an_driver/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.347    seg_inst/an_driver/cnt_reg_n_0_[11]
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.239 r  seg_inst/an_driver/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.239    seg_inst/an_driver/cnt_reg[8]_i_1_n_4
    SLICE_X65Y21         FDRE                                         r  seg_inst/an_driver/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.854    -0.836    seg_inst/an_driver/CLK
    SLICE_X65Y21         FDRE                                         r  seg_inst/an_driver/cnt_reg[11]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.098    -0.499    
    SLICE_X65Y21         FDRE (Hold_fdre_C_D)         0.105    -0.394    seg_inst/an_driver/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 seg_inst/an_driver/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_inst/an_driver/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm_1 rise@0.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.587    -0.594    seg_inst/an_driver/CLK
    SLICE_X65Y19         FDRE                                         r  seg_inst/an_driver/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  seg_inst/an_driver/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.345    seg_inst/an_driver/cnt_reg_n_0_[3]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.237 r  seg_inst/an_driver/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.237    seg_inst/an_driver/cnt_reg[0]_i_2_n_4
    SLICE_X65Y19         FDRE                                         r  seg_inst/an_driver/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.856    -0.834    seg_inst/an_driver/CLK
    SLICE_X65Y19         FDRE                                         r  seg_inst/an_driver/cnt_reg[3]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.098    -0.497    
    SLICE_X65Y19         FDRE (Hold_fdre_C_D)         0.105    -0.392    seg_inst/an_driver/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 seg_inst/an_driver/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_inst/an_driver/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm_1 rise@0.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.586    -0.595    seg_inst/an_driver/CLK
    SLICE_X65Y20         FDRE                                         r  seg_inst/an_driver/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  seg_inst/an_driver/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.346    seg_inst/an_driver/cnt_reg_n_0_[7]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.238 r  seg_inst/an_driver/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.238    seg_inst/an_driver/cnt_reg[4]_i_1_n_4
    SLICE_X65Y20         FDRE                                         r  seg_inst/an_driver/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.855    -0.835    seg_inst/an_driver/CLK
    SLICE_X65Y20         FDRE                                         r  seg_inst/an_driver/cnt_reg[7]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.098    -0.498    
    SLICE_X65Y20         FDRE (Hold_fdre_C_D)         0.105    -0.393    seg_inst/an_driver/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 seg_inst/an_driver/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_inst/an_driver/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm_1 rise@0.000ns - clk_25MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.585    -0.596    seg_inst/an_driver/CLK
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  seg_inst/an_driver/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.350    seg_inst/an_driver/cnt_reg_n_0_[12]
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.235 r  seg_inst/an_driver/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.235    seg_inst/an_driver/cnt_reg[12]_i_1_n_7
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.853    -0.837    seg_inst/an_driver/CLK
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[12]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.098    -0.499    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.105    -0.394    seg_inst/an_driver/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.159    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.083ns  (logic 5.218ns (51.757%)  route 4.864ns (48.243%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=6, routed)           1.867     3.318    vga_control/vga_ctrl/btnR_IBUF
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.442 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.681     4.122    vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.124     4.246 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.317     6.563    vgaRed_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.083 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.083    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.044ns  (logic 5.224ns (52.008%)  route 4.820ns (47.992%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=6, routed)           1.867     3.318    vga_control/vga_ctrl/btnR_IBUF
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.442 f  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.667     4.108    vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I0_O)        0.124     4.232 r  vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.287     6.520    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    10.044 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.044    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.946ns  (logic 5.223ns (52.512%)  route 4.723ns (47.488%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=6, routed)           1.867     3.318    vga_control/vga_ctrl/btnR_IBUF
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.442 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.681     4.122    vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.124     4.246 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.176     6.422    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     9.946 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.946    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.882ns  (logic 5.202ns (52.647%)  route 4.679ns (47.353%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=6, routed)           1.867     3.318    vga_control/vga_ctrl/btnR_IBUF
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.442 f  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.667     4.108    vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I0_O)        0.124     4.232 r  vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.146     6.379    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503     9.882 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.882    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.746ns  (logic 5.218ns (53.537%)  route 4.528ns (46.463%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=6, routed)           1.867     3.318    vga_control/vga_ctrl/btnR_IBUF
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.442 f  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.667     4.108    vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I0_O)        0.124     4.232 r  vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.995     6.228    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519     9.746 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.746    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.701ns  (logic 5.116ns (52.732%)  route 4.586ns (47.268%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           1.782     3.244    vga_control/vga_ctrl/sw_IBUF[1]
    SLICE_X2Y30          LUT6 (Prop_lut6_I2_O)        0.124     3.368 r  vga_control/vga_ctrl/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.803     6.171    vgaGreen_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530     9.701 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.701    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.653ns  (logic 5.223ns (54.109%)  route 4.430ns (45.891%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=6, routed)           1.867     3.318    vga_control/vga_ctrl/btnR_IBUF
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.442 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.681     4.122    vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.124     4.246 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.882     6.129    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524     9.653 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.653    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.572ns  (logic 5.194ns (54.267%)  route 4.378ns (45.733%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=6, routed)           1.867     3.318    vga_control/vga_ctrl/btnR_IBUF
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.442 f  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.667     4.108    vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I0_O)        0.124     4.232 r  vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.844     6.077    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     9.572 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.572    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.428ns  (logic 5.202ns (55.172%)  route 4.226ns (44.828%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=6, routed)           1.867     3.318    vga_control/vga_ctrl/btnR_IBUF
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.124     3.442 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.681     4.122    vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.124     4.246 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.679     5.925    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502     9.428 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.428    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.198ns  (logic 5.091ns (55.347%)  route 4.107ns (44.653%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           1.782     3.244    vga_control/vga_ctrl/sw_IBUF[1]
    SLICE_X2Y30          LUT6 (Prop_lut6_I2_O)        0.124     3.368 r  vga_control/vga_ctrl/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.325     5.693    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505     9.198 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.198    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.454ns  (logic 1.478ns (60.222%)  route 0.976ns (39.778%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           0.632     0.862    vga_control/vga_ctrl/sw_IBUF[1]
    SLICE_X2Y30          LUT4 (Prop_lut4_I1_O)        0.045     0.907 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.344     1.251    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     2.454 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.454    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.566ns  (logic 1.499ns (58.430%)  route 1.067ns (41.570%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           0.632     0.862    vga_control/vga_ctrl/sw_IBUF[1]
    SLICE_X2Y30          LUT4 (Prop_lut4_I1_O)        0.045     0.907 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.434     1.341    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     2.566 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.566    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.577ns  (logic 1.488ns (57.743%)  route 1.089ns (42.257%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           0.685     0.906    vga_control/vga_ctrl/sw_IBUF[0]
    SLICE_X2Y30          LUT6 (Prop_lut6_I1_O)        0.045     0.951 r  vga_control/vga_ctrl/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.404     1.355    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     2.577 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.577    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.640ns  (logic 1.462ns (55.387%)  route 1.178ns (44.613%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           0.769     0.990    vga_control/vga_ctrl/sw_IBUF[0]
    SLICE_X2Y30          LUT5 (Prop_lut5_I3_O)        0.045     1.035 r  vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.409     1.444    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     2.640 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.640    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.695ns  (logic 1.499ns (55.621%)  route 1.196ns (44.379%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           0.632     0.862    vga_control/vga_ctrl/sw_IBUF[1]
    SLICE_X2Y30          LUT4 (Prop_lut4_I1_O)        0.045     0.907 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.564     1.470    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     2.695 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.695    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.710ns  (logic 1.496ns (55.207%)  route 1.214ns (44.793%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           0.685     0.906    vga_control/vga_ctrl/sw_IBUF[0]
    SLICE_X2Y30          LUT6 (Prop_lut6_I1_O)        0.045     0.951 r  vga_control/vga_ctrl/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.529     1.480    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     2.710 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.710    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.729ns  (logic 1.486ns (54.450%)  route 1.243ns (45.550%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           0.769     0.990    vga_control/vga_ctrl/sw_IBUF[0]
    SLICE_X2Y30          LUT5 (Prop_lut5_I3_O)        0.045     1.035 r  vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.474     1.509    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     2.729 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.729    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.746ns  (logic 1.495ns (54.435%)  route 1.251ns (45.565%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           0.632     0.862    vga_control/vga_ctrl/sw_IBUF[1]
    SLICE_X2Y30          LUT4 (Prop_lut4_I1_O)        0.045     0.907 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.619     1.525    vgaRed_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.220     2.746 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.746    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.751ns  (logic 1.473ns (53.522%)  route 1.279ns (46.478%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           0.685     0.906    vga_control/vga_ctrl/sw_IBUF[0]
    SLICE_X2Y30          LUT6 (Prop_lut6_I1_O)        0.045     0.951 r  vga_control/vga_ctrl/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.594     1.545    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.207     2.751 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.751    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.778ns  (logic 1.470ns (52.927%)  route 1.308ns (47.073%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           0.769     0.990    vga_control/vga_ctrl/sw_IBUF[0]
    SLICE_X2Y30          LUT5 (Prop_lut5_I3_O)        0.045     1.035 r  vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.539     1.574    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     2.778 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.778    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25MHz_clk_mmcm
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_control/vga_ctrl/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.121ns  (logic 5.490ns (54.245%)  route 4.631ns (45.755%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.623    -0.889    vga_control/vga_ctrl/CLK
    SLICE_X6Y30          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.371 f  vga_control/vga_ctrl/vcounter_reg[1]/Q
                         net (fo=12, routed)          0.967     0.596    vga_control/vga_ctrl/Q[1]
    SLICE_X5Y28          LUT1 (Prop_lut1_I0_O)        0.124     0.720 r  vga_control/vga_ctrl/_carry_i_3/O
                         net (fo=1, routed)           0.000     0.720    vga_control/moving_inst/_carry__0_0[1]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  vga_control/moving_inst/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.270    vga_control/moving_inst/_carry_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.384 r  vga_control/moving_inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.384    vga_control/moving_inst/_carry__0_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.612 f  vga_control/moving_inst/_carry__1/CO[2]
                         net (fo=1, routed)           0.667     2.279    vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1_0[0]
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.313     2.592 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.681     3.273    vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.124     3.397 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.317     5.714    vgaRed_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519     9.233 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.233    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_ctrl/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.083ns  (logic 5.496ns (54.505%)  route 4.587ns (45.495%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.623    -0.889    vga_control/vga_ctrl/CLK
    SLICE_X6Y30          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.371 f  vga_control/vga_ctrl/vcounter_reg[1]/Q
                         net (fo=12, routed)          0.967     0.596    vga_control/vga_ctrl/Q[1]
    SLICE_X5Y28          LUT1 (Prop_lut1_I0_O)        0.124     0.720 r  vga_control/vga_ctrl/_carry_i_3/O
                         net (fo=1, routed)           0.000     0.720    vga_control/moving_inst/_carry__0_0[1]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  vga_control/moving_inst/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.270    vga_control/moving_inst/_carry_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.384 r  vga_control/moving_inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.384    vga_control/moving_inst/_carry__0_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.612 r  vga_control/moving_inst/_carry__1/CO[2]
                         net (fo=1, routed)           0.667     2.279    vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1_0[0]
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.313     2.592 f  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.667     3.259    vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I0_O)        0.124     3.383 r  vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.287     5.670    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525     9.195 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.195    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_ctrl/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.985ns  (logic 5.495ns (55.031%)  route 4.490ns (44.969%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.623    -0.889    vga_control/vga_ctrl/CLK
    SLICE_X6Y30          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.371 f  vga_control/vga_ctrl/vcounter_reg[1]/Q
                         net (fo=12, routed)          0.967     0.596    vga_control/vga_ctrl/Q[1]
    SLICE_X5Y28          LUT1 (Prop_lut1_I0_O)        0.124     0.720 r  vga_control/vga_ctrl/_carry_i_3/O
                         net (fo=1, routed)           0.000     0.720    vga_control/moving_inst/_carry__0_0[1]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  vga_control/moving_inst/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.270    vga_control/moving_inst/_carry_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.384 r  vga_control/moving_inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.384    vga_control/moving_inst/_carry__0_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.612 f  vga_control/moving_inst/_carry__1/CO[2]
                         net (fo=1, routed)           0.667     2.279    vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1_0[0]
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.313     2.592 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.681     3.273    vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.124     3.397 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.176     5.573    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     9.096 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.096    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_ctrl/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.921ns  (logic 5.474ns (55.181%)  route 4.446ns (44.819%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.623    -0.889    vga_control/vga_ctrl/CLK
    SLICE_X6Y30          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.371 f  vga_control/vga_ctrl/vcounter_reg[1]/Q
                         net (fo=12, routed)          0.967     0.596    vga_control/vga_ctrl/Q[1]
    SLICE_X5Y28          LUT1 (Prop_lut1_I0_O)        0.124     0.720 r  vga_control/vga_ctrl/_carry_i_3/O
                         net (fo=1, routed)           0.000     0.720    vga_control/moving_inst/_carry__0_0[1]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  vga_control/moving_inst/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.270    vga_control/moving_inst/_carry_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.384 r  vga_control/moving_inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.384    vga_control/moving_inst/_carry__0_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.612 r  vga_control/moving_inst/_carry__1/CO[2]
                         net (fo=1, routed)           0.667     2.279    vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1_0[0]
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.313     2.592 f  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.667     3.259    vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I0_O)        0.124     3.383 r  vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.146     5.529    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503     9.032 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.032    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_ctrl/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.868ns  (logic 4.496ns (45.567%)  route 5.371ns (54.433%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.629    -0.883    vga_control/vga_ctrl/CLK
    SLICE_X1Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.419    -0.464 f  vga_control/vga_ctrl/hcounter_reg[7]/Q
                         net (fo=10, routed)          1.071     0.608    vga_control/vga_ctrl/hcount[7]
    SLICE_X3Y30          LUT3 (Prop_lut3_I1_O)        0.299     0.907 r  vga_control/vga_ctrl/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.844     1.750    vga_control/vga_ctrl/vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.874 r  vga_control/vga_ctrl/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.653     2.527    vga_control/vga_ctrl/vgaGreen_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.124     2.651 r  vga_control/vga_ctrl/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.803     5.455    vgaGreen_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530     8.985 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.985    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_ctrl/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.785ns  (logic 5.490ns (56.103%)  route 4.295ns (43.897%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.623    -0.889    vga_control/vga_ctrl/CLK
    SLICE_X6Y30          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.371 f  vga_control/vga_ctrl/vcounter_reg[1]/Q
                         net (fo=12, routed)          0.967     0.596    vga_control/vga_ctrl/Q[1]
    SLICE_X5Y28          LUT1 (Prop_lut1_I0_O)        0.124     0.720 r  vga_control/vga_ctrl/_carry_i_3/O
                         net (fo=1, routed)           0.000     0.720    vga_control/moving_inst/_carry__0_0[1]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  vga_control/moving_inst/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.270    vga_control/moving_inst/_carry_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.384 r  vga_control/moving_inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.384    vga_control/moving_inst/_carry__0_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.612 r  vga_control/moving_inst/_carry__1/CO[2]
                         net (fo=1, routed)           0.667     2.279    vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1_0[0]
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.313     2.592 f  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.667     3.259    vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I0_O)        0.124     3.383 r  vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.995     5.378    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519     8.897 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.897    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_ctrl/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.692ns  (logic 5.495ns (56.698%)  route 4.197ns (43.302%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.623    -0.889    vga_control/vga_ctrl/CLK
    SLICE_X6Y30          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.371 f  vga_control/vga_ctrl/vcounter_reg[1]/Q
                         net (fo=12, routed)          0.967     0.596    vga_control/vga_ctrl/Q[1]
    SLICE_X5Y28          LUT1 (Prop_lut1_I0_O)        0.124     0.720 r  vga_control/vga_ctrl/_carry_i_3/O
                         net (fo=1, routed)           0.000     0.720    vga_control/moving_inst/_carry__0_0[1]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  vga_control/moving_inst/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.270    vga_control/moving_inst/_carry_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.384 r  vga_control/moving_inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.384    vga_control/moving_inst/_carry__0_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.612 f  vga_control/moving_inst/_carry__1/CO[2]
                         net (fo=1, routed)           0.667     2.279    vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1_0[0]
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.313     2.592 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.681     3.273    vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.124     3.397 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.882     5.279    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524     8.803 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.803    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_ctrl/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.611ns  (logic 5.466ns (56.877%)  route 4.144ns (43.123%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.623    -0.889    vga_control/vga_ctrl/CLK
    SLICE_X6Y30          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.371 f  vga_control/vga_ctrl/vcounter_reg[1]/Q
                         net (fo=12, routed)          0.967     0.596    vga_control/vga_ctrl/Q[1]
    SLICE_X5Y28          LUT1 (Prop_lut1_I0_O)        0.124     0.720 r  vga_control/vga_ctrl/_carry_i_3/O
                         net (fo=1, routed)           0.000     0.720    vga_control/moving_inst/_carry__0_0[1]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  vga_control/moving_inst/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.270    vga_control/moving_inst/_carry_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.384 r  vga_control/moving_inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.384    vga_control/moving_inst/_carry__0_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.612 r  vga_control/moving_inst/_carry__1/CO[2]
                         net (fo=1, routed)           0.667     2.279    vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1_0[0]
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.313     2.592 f  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.667     3.259    vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I0_O)        0.124     3.383 r  vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.844     5.227    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     8.722 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.722    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_ctrl/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.467ns  (logic 5.473ns (57.818%)  route 3.993ns (42.182%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.623    -0.889    vga_control/vga_ctrl/CLK
    SLICE_X6Y30          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.371 f  vga_control/vga_ctrl/vcounter_reg[1]/Q
                         net (fo=12, routed)          0.967     0.596    vga_control/vga_ctrl/Q[1]
    SLICE_X5Y28          LUT1 (Prop_lut1_I0_O)        0.124     0.720 r  vga_control/vga_ctrl/_carry_i_3/O
                         net (fo=1, routed)           0.000     0.720    vga_control/moving_inst/_carry__0_0[1]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  vga_control/moving_inst/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.270    vga_control/moving_inst/_carry_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.384 r  vga_control/moving_inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.384    vga_control/moving_inst/_carry__0_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.612 f  vga_control/moving_inst/_carry__1/CO[2]
                         net (fo=1, routed)           0.667     2.279    vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1_0[0]
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.313     2.592 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.681     3.273    vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.124     3.397 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.679     5.076    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502     8.578 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.578    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_ctrl/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.364ns  (logic 4.471ns (47.749%)  route 4.893ns (52.251%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.629    -0.883    vga_control/vga_ctrl/CLK
    SLICE_X1Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.419    -0.464 f  vga_control/vga_ctrl/hcounter_reg[7]/Q
                         net (fo=10, routed)          1.071     0.608    vga_control/vga_ctrl/hcount[7]
    SLICE_X3Y30          LUT3 (Prop_lut3_I1_O)        0.299     0.907 r  vga_control/vga_ctrl/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.844     1.750    vga_control/vga_ctrl/vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.874 r  vga_control/vga_ctrl/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.653     2.527    vga_control/vga_ctrl/vgaGreen_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.124     2.651 r  vga_control/vga_ctrl/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.325     4.976    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505     8.482 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.482    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_control/vga_ctrl/HS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.664ns  (logic 1.339ns (80.434%)  route 0.326ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.588    -0.593    vga_control/vga_ctrl/CLK
    SLICE_X3Y31          FDRE                                         r  vga_control/vga_ctrl/HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_control/vga_ctrl/HS_reg/Q
                         net (fo=1, routed)           0.326    -0.127    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.071 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.071    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_ctrl/VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.682ns  (logic 1.345ns (79.998%)  route 0.336ns (20.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.587    -0.594    vga_control/vga_ctrl/CLK
    SLICE_X1Y30          FDRE                                         r  vga_control/vga_ctrl/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  vga_control/vga_ctrl/VS_reg/Q
                         net (fo=1, routed)           0.336    -0.117    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.087 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.087    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_ctrl/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 1.413ns (71.780%)  route 0.555ns (28.220%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.587    -0.594    vga_control/vga_ctrl/CLK
    SLICE_X2Y30          FDRE                                         r  vga_control/vga_ctrl/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.430 f  vga_control/vga_ctrl/blank_reg/Q
                         net (fo=3, routed)           0.211    -0.219    vga_control/vga_ctrl/blank
    SLICE_X2Y30          LUT4 (Prop_lut4_I3_O)        0.045    -0.174 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.344     0.170    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.374 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.374    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_ctrl/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.010ns  (logic 1.431ns (71.180%)  route 0.579ns (28.820%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.587    -0.594    vga_control/vga_ctrl/CLK
    SLICE_X2Y30          FDRE                                         r  vga_control/vga_ctrl/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.430 f  vga_control/vga_ctrl/blank_reg/Q
                         net (fo=3, routed)           0.175    -0.255    vga_control/vga_ctrl/blank
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.045    -0.210 r  vga_control/vga_ctrl/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.404     0.194    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.416 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.416    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_inst/an_driver/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.416ns (70.361%)  route 0.597ns (29.639%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.585    -0.596    seg_inst/an_driver/CLK
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  seg_inst/an_driver/cnt_reg[15]/Q
                         net (fo=8, routed)           0.253    -0.202    seg_inst/an_driver/cnt_reg[15]
    SLICE_X64Y22         LUT3 (Prop_lut3_I1_O)        0.045    -0.157 r  seg_inst/an_driver/seg_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.343     0.186    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     1.416 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.416    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_inst/an_driver/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 1.407ns (69.397%)  route 0.620ns (30.603%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.585    -0.596    seg_inst/an_driver/CLK
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  seg_inst/an_driver/cnt_reg[15]/Q
                         net (fo=8, routed)           0.253    -0.202    seg_inst/an_driver/cnt_reg[15]
    SLICE_X64Y22         LUT3 (Prop_lut3_I1_O)        0.045    -0.157 r  seg_inst/an_driver/seg_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.367     0.210    seg_OBUF[1]
    U5                   OBUF (Prop_obuf_I_O)         1.221     1.431 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.431    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_inst/an_driver/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.049ns  (logic 1.397ns (68.210%)  route 0.651ns (31.790%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.585    -0.596    seg_inst/an_driver/CLK
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  seg_inst/an_driver/cnt_reg[14]/Q
                         net (fo=8, routed)           0.287    -0.168    seg_inst/an_driver/cnt_reg[14]
    SLICE_X65Y24         LUT3 (Prop_lut3_I0_O)        0.045    -0.123 r  seg_inst/an_driver/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.364     0.241    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     1.452 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.452    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_ctrl/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.051ns  (logic 1.406ns (68.525%)  route 0.646ns (31.475%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.587    -0.594    vga_control/vga_ctrl/CLK
    SLICE_X2Y30          FDRE                                         r  vga_control/vga_ctrl/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.430 f  vga_control/vga_ctrl/blank_reg/Q
                         net (fo=3, routed)           0.236    -0.194    vga_control/vga_ctrl/blank
    SLICE_X2Y30          LUT5 (Prop_lut5_I1_O)        0.045    -0.149 r  vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.409     0.260    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.457 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.457    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_ctrl/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.434ns (68.948%)  route 0.646ns (31.052%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.587    -0.594    vga_control/vga_ctrl/CLK
    SLICE_X2Y30          FDRE                                         r  vga_control/vga_ctrl/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.430 f  vga_control/vga_ctrl/blank_reg/Q
                         net (fo=3, routed)           0.211    -0.219    vga_control/vga_ctrl/blank
    SLICE_X2Y30          LUT4 (Prop_lut4_I3_O)        0.045    -0.174 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.434     0.260    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.485 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.485    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_ctrl/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.139ns  (logic 1.429ns (66.788%)  route 0.711ns (33.212%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.587    -0.594    vga_control/vga_ctrl/CLK
    SLICE_X2Y30          FDRE                                         r  vga_control/vga_ctrl/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.430 f  vga_control/vga_ctrl/blank_reg/Q
                         net (fo=3, routed)           0.236    -0.194    vga_control/vga_ctrl/blank
    SLICE_X2Y30          LUT5 (Prop_lut5_I1_O)        0.045    -0.149 r  vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.474     0.325    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.545 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.545    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25MHz_clk_mmcm_1
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_control/vga_ctrl/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.121ns  (logic 5.490ns (54.245%)  route 4.631ns (45.755%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.623    -0.889    vga_control/vga_ctrl/CLK
    SLICE_X6Y30          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.371 f  vga_control/vga_ctrl/vcounter_reg[1]/Q
                         net (fo=12, routed)          0.967     0.596    vga_control/vga_ctrl/Q[1]
    SLICE_X5Y28          LUT1 (Prop_lut1_I0_O)        0.124     0.720 r  vga_control/vga_ctrl/_carry_i_3/O
                         net (fo=1, routed)           0.000     0.720    vga_control/moving_inst/_carry__0_0[1]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  vga_control/moving_inst/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.270    vga_control/moving_inst/_carry_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.384 r  vga_control/moving_inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.384    vga_control/moving_inst/_carry__0_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.612 f  vga_control/moving_inst/_carry__1/CO[2]
                         net (fo=1, routed)           0.667     2.279    vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1_0[0]
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.313     2.592 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.681     3.273    vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.124     3.397 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.317     5.714    vgaRed_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519     9.233 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.233    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_ctrl/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.083ns  (logic 5.496ns (54.505%)  route 4.587ns (45.495%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.623    -0.889    vga_control/vga_ctrl/CLK
    SLICE_X6Y30          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.371 f  vga_control/vga_ctrl/vcounter_reg[1]/Q
                         net (fo=12, routed)          0.967     0.596    vga_control/vga_ctrl/Q[1]
    SLICE_X5Y28          LUT1 (Prop_lut1_I0_O)        0.124     0.720 r  vga_control/vga_ctrl/_carry_i_3/O
                         net (fo=1, routed)           0.000     0.720    vga_control/moving_inst/_carry__0_0[1]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  vga_control/moving_inst/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.270    vga_control/moving_inst/_carry_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.384 r  vga_control/moving_inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.384    vga_control/moving_inst/_carry__0_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.612 r  vga_control/moving_inst/_carry__1/CO[2]
                         net (fo=1, routed)           0.667     2.279    vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1_0[0]
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.313     2.592 f  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.667     3.259    vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I0_O)        0.124     3.383 r  vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.287     5.670    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525     9.195 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.195    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_ctrl/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.985ns  (logic 5.495ns (55.031%)  route 4.490ns (44.969%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.623    -0.889    vga_control/vga_ctrl/CLK
    SLICE_X6Y30          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.371 f  vga_control/vga_ctrl/vcounter_reg[1]/Q
                         net (fo=12, routed)          0.967     0.596    vga_control/vga_ctrl/Q[1]
    SLICE_X5Y28          LUT1 (Prop_lut1_I0_O)        0.124     0.720 r  vga_control/vga_ctrl/_carry_i_3/O
                         net (fo=1, routed)           0.000     0.720    vga_control/moving_inst/_carry__0_0[1]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  vga_control/moving_inst/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.270    vga_control/moving_inst/_carry_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.384 r  vga_control/moving_inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.384    vga_control/moving_inst/_carry__0_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.612 f  vga_control/moving_inst/_carry__1/CO[2]
                         net (fo=1, routed)           0.667     2.279    vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1_0[0]
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.313     2.592 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.681     3.273    vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.124     3.397 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.176     5.573    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     9.096 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.096    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_ctrl/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.921ns  (logic 5.474ns (55.181%)  route 4.446ns (44.819%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.623    -0.889    vga_control/vga_ctrl/CLK
    SLICE_X6Y30          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.371 f  vga_control/vga_ctrl/vcounter_reg[1]/Q
                         net (fo=12, routed)          0.967     0.596    vga_control/vga_ctrl/Q[1]
    SLICE_X5Y28          LUT1 (Prop_lut1_I0_O)        0.124     0.720 r  vga_control/vga_ctrl/_carry_i_3/O
                         net (fo=1, routed)           0.000     0.720    vga_control/moving_inst/_carry__0_0[1]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  vga_control/moving_inst/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.270    vga_control/moving_inst/_carry_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.384 r  vga_control/moving_inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.384    vga_control/moving_inst/_carry__0_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.612 r  vga_control/moving_inst/_carry__1/CO[2]
                         net (fo=1, routed)           0.667     2.279    vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1_0[0]
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.313     2.592 f  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.667     3.259    vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I0_O)        0.124     3.383 r  vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.146     5.529    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503     9.032 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.032    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_ctrl/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.868ns  (logic 4.496ns (45.567%)  route 5.371ns (54.433%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.629    -0.883    vga_control/vga_ctrl/CLK
    SLICE_X1Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.419    -0.464 f  vga_control/vga_ctrl/hcounter_reg[7]/Q
                         net (fo=10, routed)          1.071     0.608    vga_control/vga_ctrl/hcount[7]
    SLICE_X3Y30          LUT3 (Prop_lut3_I1_O)        0.299     0.907 r  vga_control/vga_ctrl/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.844     1.750    vga_control/vga_ctrl/vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.874 r  vga_control/vga_ctrl/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.653     2.527    vga_control/vga_ctrl/vgaGreen_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.124     2.651 r  vga_control/vga_ctrl/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.803     5.455    vgaGreen_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530     8.985 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.985    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_ctrl/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.785ns  (logic 5.490ns (56.103%)  route 4.295ns (43.897%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.623    -0.889    vga_control/vga_ctrl/CLK
    SLICE_X6Y30          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.371 f  vga_control/vga_ctrl/vcounter_reg[1]/Q
                         net (fo=12, routed)          0.967     0.596    vga_control/vga_ctrl/Q[1]
    SLICE_X5Y28          LUT1 (Prop_lut1_I0_O)        0.124     0.720 r  vga_control/vga_ctrl/_carry_i_3/O
                         net (fo=1, routed)           0.000     0.720    vga_control/moving_inst/_carry__0_0[1]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  vga_control/moving_inst/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.270    vga_control/moving_inst/_carry_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.384 r  vga_control/moving_inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.384    vga_control/moving_inst/_carry__0_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.612 r  vga_control/moving_inst/_carry__1/CO[2]
                         net (fo=1, routed)           0.667     2.279    vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1_0[0]
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.313     2.592 f  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.667     3.259    vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I0_O)        0.124     3.383 r  vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.995     5.378    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519     8.897 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.897    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_ctrl/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.692ns  (logic 5.495ns (56.698%)  route 4.197ns (43.302%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.623    -0.889    vga_control/vga_ctrl/CLK
    SLICE_X6Y30          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.371 f  vga_control/vga_ctrl/vcounter_reg[1]/Q
                         net (fo=12, routed)          0.967     0.596    vga_control/vga_ctrl/Q[1]
    SLICE_X5Y28          LUT1 (Prop_lut1_I0_O)        0.124     0.720 r  vga_control/vga_ctrl/_carry_i_3/O
                         net (fo=1, routed)           0.000     0.720    vga_control/moving_inst/_carry__0_0[1]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  vga_control/moving_inst/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.270    vga_control/moving_inst/_carry_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.384 r  vga_control/moving_inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.384    vga_control/moving_inst/_carry__0_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.612 f  vga_control/moving_inst/_carry__1/CO[2]
                         net (fo=1, routed)           0.667     2.279    vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1_0[0]
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.313     2.592 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.681     3.273    vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.124     3.397 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.882     5.279    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524     8.803 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.803    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_ctrl/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.611ns  (logic 5.466ns (56.877%)  route 4.144ns (43.123%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.623    -0.889    vga_control/vga_ctrl/CLK
    SLICE_X6Y30          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.371 f  vga_control/vga_ctrl/vcounter_reg[1]/Q
                         net (fo=12, routed)          0.967     0.596    vga_control/vga_ctrl/Q[1]
    SLICE_X5Y28          LUT1 (Prop_lut1_I0_O)        0.124     0.720 r  vga_control/vga_ctrl/_carry_i_3/O
                         net (fo=1, routed)           0.000     0.720    vga_control/moving_inst/_carry__0_0[1]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  vga_control/moving_inst/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.270    vga_control/moving_inst/_carry_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.384 r  vga_control/moving_inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.384    vga_control/moving_inst/_carry__0_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.612 r  vga_control/moving_inst/_carry__1/CO[2]
                         net (fo=1, routed)           0.667     2.279    vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1_0[0]
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.313     2.592 f  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.667     3.259    vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I0_O)        0.124     3.383 r  vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.844     5.227    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     8.722 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.722    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_ctrl/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.467ns  (logic 5.473ns (57.818%)  route 3.993ns (42.182%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.623    -0.889    vga_control/vga_ctrl/CLK
    SLICE_X6Y30          FDRE                                         r  vga_control/vga_ctrl/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.371 f  vga_control/vga_ctrl/vcounter_reg[1]/Q
                         net (fo=12, routed)          0.967     0.596    vga_control/vga_ctrl/Q[1]
    SLICE_X5Y28          LUT1 (Prop_lut1_I0_O)        0.124     0.720 r  vga_control/vga_ctrl/_carry_i_3/O
                         net (fo=1, routed)           0.000     0.720    vga_control/moving_inst/_carry__0_0[1]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.270 r  vga_control/moving_inst/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.270    vga_control/moving_inst/_carry_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.384 r  vga_control/moving_inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.384    vga_control/moving_inst/_carry__0_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.612 f  vga_control/moving_inst/_carry__1/CO[2]
                         net (fo=1, routed)           0.667     2.279    vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1_0[0]
    SLICE_X3Y30          LUT6 (Prop_lut6_I4_O)        0.313     2.592 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.681     3.273    vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.124     3.397 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.679     5.076    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502     8.578 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.578    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_ctrl/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.364ns  (logic 4.471ns (47.749%)  route 4.893ns (52.251%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.629    -0.883    vga_control/vga_ctrl/CLK
    SLICE_X1Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.419    -0.464 f  vga_control/vga_ctrl/hcounter_reg[7]/Q
                         net (fo=10, routed)          1.071     0.608    vga_control/vga_ctrl/hcount[7]
    SLICE_X3Y30          LUT3 (Prop_lut3_I1_O)        0.299     0.907 r  vga_control/vga_ctrl/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.844     1.750    vga_control/vga_ctrl/vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.874 r  vga_control/vga_ctrl/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.653     2.527    vga_control/vga_ctrl/vgaGreen_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.124     2.651 r  vga_control/vga_ctrl/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.325     4.976    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505     8.482 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.482    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_control/vga_ctrl/HS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.664ns  (logic 1.339ns (80.434%)  route 0.326ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.588    -0.593    vga_control/vga_ctrl/CLK
    SLICE_X3Y31          FDRE                                         r  vga_control/vga_ctrl/HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_control/vga_ctrl/HS_reg/Q
                         net (fo=1, routed)           0.326    -0.127    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.071 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.071    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_ctrl/VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.682ns  (logic 1.345ns (79.998%)  route 0.336ns (20.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.587    -0.594    vga_control/vga_ctrl/CLK
    SLICE_X1Y30          FDRE                                         r  vga_control/vga_ctrl/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  vga_control/vga_ctrl/VS_reg/Q
                         net (fo=1, routed)           0.336    -0.117    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.087 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.087    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_ctrl/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 1.413ns (71.780%)  route 0.555ns (28.220%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.587    -0.594    vga_control/vga_ctrl/CLK
    SLICE_X2Y30          FDRE                                         r  vga_control/vga_ctrl/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.430 f  vga_control/vga_ctrl/blank_reg/Q
                         net (fo=3, routed)           0.211    -0.219    vga_control/vga_ctrl/blank
    SLICE_X2Y30          LUT4 (Prop_lut4_I3_O)        0.045    -0.174 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.344     0.170    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.374 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.374    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_ctrl/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.010ns  (logic 1.431ns (71.180%)  route 0.579ns (28.820%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.587    -0.594    vga_control/vga_ctrl/CLK
    SLICE_X2Y30          FDRE                                         r  vga_control/vga_ctrl/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.430 f  vga_control/vga_ctrl/blank_reg/Q
                         net (fo=3, routed)           0.175    -0.255    vga_control/vga_ctrl/blank
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.045    -0.210 r  vga_control/vga_ctrl/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.404     0.194    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.416 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.416    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_inst/an_driver/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.416ns (70.361%)  route 0.597ns (29.639%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.585    -0.596    seg_inst/an_driver/CLK
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  seg_inst/an_driver/cnt_reg[15]/Q
                         net (fo=8, routed)           0.253    -0.202    seg_inst/an_driver/cnt_reg[15]
    SLICE_X64Y22         LUT3 (Prop_lut3_I1_O)        0.045    -0.157 r  seg_inst/an_driver/seg_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.343     0.186    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     1.416 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.416    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_inst/an_driver/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 1.407ns (69.397%)  route 0.620ns (30.603%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.585    -0.596    seg_inst/an_driver/CLK
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  seg_inst/an_driver/cnt_reg[15]/Q
                         net (fo=8, routed)           0.253    -0.202    seg_inst/an_driver/cnt_reg[15]
    SLICE_X64Y22         LUT3 (Prop_lut3_I1_O)        0.045    -0.157 r  seg_inst/an_driver/seg_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.367     0.210    seg_OBUF[1]
    U5                   OBUF (Prop_obuf_I_O)         1.221     1.431 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.431    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_inst/an_driver/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.049ns  (logic 1.397ns (68.210%)  route 0.651ns (31.790%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.585    -0.596    seg_inst/an_driver/CLK
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  seg_inst/an_driver/cnt_reg[14]/Q
                         net (fo=8, routed)           0.287    -0.168    seg_inst/an_driver/cnt_reg[14]
    SLICE_X65Y24         LUT3 (Prop_lut3_I0_O)        0.045    -0.123 r  seg_inst/an_driver/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.364     0.241    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     1.452 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.452    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_ctrl/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.051ns  (logic 1.406ns (68.525%)  route 0.646ns (31.475%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.587    -0.594    vga_control/vga_ctrl/CLK
    SLICE_X2Y30          FDRE                                         r  vga_control/vga_ctrl/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.430 f  vga_control/vga_ctrl/blank_reg/Q
                         net (fo=3, routed)           0.236    -0.194    vga_control/vga_ctrl/blank
    SLICE_X2Y30          LUT5 (Prop_lut5_I1_O)        0.045    -0.149 r  vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.409     0.260    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.457 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.457    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_ctrl/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.434ns (68.948%)  route 0.646ns (31.052%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.587    -0.594    vga_control/vga_ctrl/CLK
    SLICE_X2Y30          FDRE                                         r  vga_control/vga_ctrl/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.430 f  vga_control/vga_ctrl/blank_reg/Q
                         net (fo=3, routed)           0.211    -0.219    vga_control/vga_ctrl/blank
    SLICE_X2Y30          LUT4 (Prop_lut4_I3_O)        0.045    -0.174 r  vga_control/vga_ctrl/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.434     0.260    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.485 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.485    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_ctrl/blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.139ns  (logic 1.429ns (66.788%)  route 0.711ns (33.212%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.587    -0.594    vga_control/vga_ctrl/CLK
    SLICE_X2Y30          FDRE                                         r  vga_control/vga_ctrl/blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.430 f  vga_control/vga_ctrl/blank_reg/Q
                         net (fo=3, routed)           0.236    -0.194    vga_control/vga_ctrl/blank
    SLICE_X2Y30          LUT5 (Prop_lut5_I1_O)        0.045    -0.149 r  vga_control/vga_ctrl/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.474     0.325    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.545 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.545    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_mmcm
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_mmcm'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_out/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_mmcm fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clk_out/inst/clk_in1_clk_mmcm
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clk_out/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clk_out/inst/clkfbout_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clk_out/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clk_out/inst/clkfbout_buf_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_out/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_mmcm'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_out/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_out/inst/clk_in1_clk_mmcm
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_out/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_out/inst/clkfbout_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_out/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_out/inst/clkfbout_buf_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_out/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_mmcm_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_mmcm_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_out/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_mmcm_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clk_out/inst/clk_in1_clk_mmcm
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clk_out/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clk_out/inst/clkfbout_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clk_out/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clk_out/inst/clkfbout_buf_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_out/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_mmcm_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_out/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_out/inst/clk_in1_clk_mmcm
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_out/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_out/inst/clkfbout_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_out/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_out/inst/clkfbout_buf_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_out/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25MHz_clk_mmcm

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_control/vga_ctrl/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.438ns  (logic 0.124ns (2.280%)  route 5.314ns (97.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          4.218     4.218    vga_control/vga_ctrl/locked
    SLICE_X5Y31          LUT2 (Prop_lut2_I1_O)        0.124     4.342 r  vga_control/vga_ctrl/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.096     5.438    vga_control/vga_ctrl/hcounter[10]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.512    -1.483    vga_control/vga_ctrl/CLK
    SLICE_X3Y33          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[0]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_control/vga_ctrl/hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.438ns  (logic 0.124ns (2.280%)  route 5.314ns (97.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          4.218     4.218    vga_control/vga_ctrl/locked
    SLICE_X5Y31          LUT2 (Prop_lut2_I1_O)        0.124     4.342 r  vga_control/vga_ctrl/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.096     5.438    vga_control/vga_ctrl/hcounter[10]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.512    -1.483    vga_control/vga_ctrl/CLK
    SLICE_X3Y33          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[1]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_control/vga_ctrl/hcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.438ns  (logic 0.124ns (2.280%)  route 5.314ns (97.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          4.218     4.218    vga_control/vga_ctrl/locked
    SLICE_X5Y31          LUT2 (Prop_lut2_I1_O)        0.124     4.342 r  vga_control/vga_ctrl/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.096     5.438    vga_control/vga_ctrl/hcounter[10]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.512    -1.483    vga_control/vga_ctrl/CLK
    SLICE_X3Y33          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[3]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_control/vga_ctrl/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.438ns  (logic 0.124ns (2.280%)  route 5.314ns (97.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          4.218     4.218    vga_control/vga_ctrl/locked
    SLICE_X5Y31          LUT2 (Prop_lut2_I1_O)        0.124     4.342 r  vga_control/vga_ctrl/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.096     5.438    vga_control/vga_ctrl/hcounter[10]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.512    -1.483    vga_control/vga_ctrl/CLK
    SLICE_X3Y33          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[4]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_control/vga_ctrl/hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.148ns  (logic 0.124ns (2.409%)  route 5.024ns (97.591%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          4.218     4.218    vga_control/vga_ctrl/locked
    SLICE_X5Y31          LUT2 (Prop_lut2_I1_O)        0.124     4.342 r  vga_control/vga_ctrl/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.806     5.148    vga_control/vga_ctrl/hcounter[10]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.511    -1.484    vga_control/vga_ctrl/CLK
    SLICE_X3Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[2]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_control/vga_ctrl/hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.148ns  (logic 0.124ns (2.409%)  route 5.024ns (97.591%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          4.218     4.218    vga_control/vga_ctrl/locked
    SLICE_X5Y31          LUT2 (Prop_lut2_I1_O)        0.124     4.342 r  vga_control/vga_ctrl/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.806     5.148    vga_control/vga_ctrl/hcounter[10]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.511    -1.484    vga_control/vga_ctrl/CLK
    SLICE_X3Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[5]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_control/moving_inst/count_value_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.089ns  (logic 0.124ns (2.437%)  route 4.965ns (97.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          4.000     4.000    vga_control/moving_inst/locked
    SLICE_X4Y31          LUT2 (Prop_lut2_I0_O)        0.124     4.124 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.965     5.089    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    -1.481    vga_control/moving_inst/CLK
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[20]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_control/moving_inst/count_value_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.089ns  (logic 0.124ns (2.437%)  route 4.965ns (97.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          4.000     4.000    vga_control/moving_inst/locked
    SLICE_X4Y31          LUT2 (Prop_lut2_I0_O)        0.124     4.124 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.965     5.089    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    -1.481    vga_control/moving_inst/CLK
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[21]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_control/moving_inst/count_value_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.089ns  (logic 0.124ns (2.437%)  route 4.965ns (97.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          4.000     4.000    vga_control/moving_inst/locked
    SLICE_X4Y31          LUT2 (Prop_lut2_I0_O)        0.124     4.124 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.965     5.089    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    -1.481    vga_control/moving_inst/CLK
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[22]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_control/moving_inst/count_value_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.089ns  (logic 0.124ns (2.437%)  route 4.965ns (97.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          4.000     4.000    vga_control/moving_inst/locked
    SLICE_X4Y31          LUT2 (Prop_lut2_I0_O)        0.124     4.124 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.965     5.089    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    -1.481    vga_control/moving_inst/CLK
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            seg_inst/an_driver/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.045ns (4.617%)  route 0.930ns (95.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          0.741     0.741    seg_inst/an_driver/locked
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.786 r  seg_inst/an_driver/cnt[0]_i_1/O
                         net (fo=16, routed)          0.189     0.975    seg_inst/an_driver/cnt[0]_i_1_n_0
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.853    -0.837    seg_inst/an_driver/CLK
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[12]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            seg_inst/an_driver/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.045ns (4.617%)  route 0.930ns (95.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          0.741     0.741    seg_inst/an_driver/locked
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.786 r  seg_inst/an_driver/cnt[0]_i_1/O
                         net (fo=16, routed)          0.189     0.975    seg_inst/an_driver/cnt[0]_i_1_n_0
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.853    -0.837    seg_inst/an_driver/CLK
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[13]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            seg_inst/an_driver/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.045ns (4.617%)  route 0.930ns (95.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          0.741     0.741    seg_inst/an_driver/locked
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.786 r  seg_inst/an_driver/cnt[0]_i_1/O
                         net (fo=16, routed)          0.189     0.975    seg_inst/an_driver/cnt[0]_i_1_n_0
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.853    -0.837    seg_inst/an_driver/CLK
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[14]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            seg_inst/an_driver/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.045ns (4.617%)  route 0.930ns (95.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          0.741     0.741    seg_inst/an_driver/locked
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.786 r  seg_inst/an_driver/cnt[0]_i_1/O
                         net (fo=16, routed)          0.189     0.975    seg_inst/an_driver/cnt[0]_i_1_n_0
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.853    -0.837    seg_inst/an_driver/CLK
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[15]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            seg_inst/an_driver/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.045ns (4.295%)  route 1.003ns (95.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          0.741     0.741    seg_inst/an_driver/locked
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.786 r  seg_inst/an_driver/cnt[0]_i_1/O
                         net (fo=16, routed)          0.262     1.048    seg_inst/an_driver/cnt[0]_i_1_n_0
    SLICE_X65Y21         FDRE                                         r  seg_inst/an_driver/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.854    -0.836    seg_inst/an_driver/CLK
    SLICE_X65Y21         FDRE                                         r  seg_inst/an_driver/cnt_reg[10]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            seg_inst/an_driver/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.045ns (4.295%)  route 1.003ns (95.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          0.741     0.741    seg_inst/an_driver/locked
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.786 r  seg_inst/an_driver/cnt[0]_i_1/O
                         net (fo=16, routed)          0.262     1.048    seg_inst/an_driver/cnt[0]_i_1_n_0
    SLICE_X65Y21         FDRE                                         r  seg_inst/an_driver/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.854    -0.836    seg_inst/an_driver/CLK
    SLICE_X65Y21         FDRE                                         r  seg_inst/an_driver/cnt_reg[11]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            seg_inst/an_driver/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.045ns (4.295%)  route 1.003ns (95.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          0.741     0.741    seg_inst/an_driver/locked
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.786 r  seg_inst/an_driver/cnt[0]_i_1/O
                         net (fo=16, routed)          0.262     1.048    seg_inst/an_driver/cnt[0]_i_1_n_0
    SLICE_X65Y21         FDRE                                         r  seg_inst/an_driver/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.854    -0.836    seg_inst/an_driver/CLK
    SLICE_X65Y21         FDRE                                         r  seg_inst/an_driver/cnt_reg[8]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            seg_inst/an_driver/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.045ns (4.295%)  route 1.003ns (95.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          0.741     0.741    seg_inst/an_driver/locked
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.786 r  seg_inst/an_driver/cnt[0]_i_1/O
                         net (fo=16, routed)          0.262     1.048    seg_inst/an_driver/cnt[0]_i_1_n_0
    SLICE_X65Y21         FDRE                                         r  seg_inst/an_driver/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.854    -0.836    seg_inst/an_driver/CLK
    SLICE_X65Y21         FDRE                                         r  seg_inst/an_driver/cnt_reg[9]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            seg_inst/an_driver/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.045ns (4.274%)  route 1.008ns (95.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          0.741     0.741    seg_inst/an_driver/locked
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.786 r  seg_inst/an_driver/cnt[0]_i_1/O
                         net (fo=16, routed)          0.267     1.053    seg_inst/an_driver/cnt[0]_i_1_n_0
    SLICE_X65Y20         FDRE                                         r  seg_inst/an_driver/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.855    -0.835    seg_inst/an_driver/CLK
    SLICE_X65Y20         FDRE                                         r  seg_inst/an_driver/cnt_reg[4]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            seg_inst/an_driver/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.045ns (4.274%)  route 1.008ns (95.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          0.741     0.741    seg_inst/an_driver/locked
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.786 r  seg_inst/an_driver/cnt[0]_i_1/O
                         net (fo=16, routed)          0.267     1.053    seg_inst/an_driver/cnt[0]_i_1_n_0
    SLICE_X65Y20         FDRE                                         r  seg_inst/an_driver/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.855    -0.835    seg_inst/an_driver/CLK
    SLICE_X65Y20         FDRE                                         r  seg_inst/an_driver/cnt_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25MHz_clk_mmcm_1

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_control/vga_ctrl/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.438ns  (logic 0.124ns (2.280%)  route 5.314ns (97.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          4.218     4.218    vga_control/vga_ctrl/locked
    SLICE_X5Y31          LUT2 (Prop_lut2_I1_O)        0.124     4.342 r  vga_control/vga_ctrl/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.096     5.438    vga_control/vga_ctrl/hcounter[10]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.512    -1.483    vga_control/vga_ctrl/CLK
    SLICE_X3Y33          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[0]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_control/vga_ctrl/hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.438ns  (logic 0.124ns (2.280%)  route 5.314ns (97.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          4.218     4.218    vga_control/vga_ctrl/locked
    SLICE_X5Y31          LUT2 (Prop_lut2_I1_O)        0.124     4.342 r  vga_control/vga_ctrl/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.096     5.438    vga_control/vga_ctrl/hcounter[10]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.512    -1.483    vga_control/vga_ctrl/CLK
    SLICE_X3Y33          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[1]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_control/vga_ctrl/hcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.438ns  (logic 0.124ns (2.280%)  route 5.314ns (97.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          4.218     4.218    vga_control/vga_ctrl/locked
    SLICE_X5Y31          LUT2 (Prop_lut2_I1_O)        0.124     4.342 r  vga_control/vga_ctrl/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.096     5.438    vga_control/vga_ctrl/hcounter[10]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.512    -1.483    vga_control/vga_ctrl/CLK
    SLICE_X3Y33          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[3]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_control/vga_ctrl/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.438ns  (logic 0.124ns (2.280%)  route 5.314ns (97.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          4.218     4.218    vga_control/vga_ctrl/locked
    SLICE_X5Y31          LUT2 (Prop_lut2_I1_O)        0.124     4.342 r  vga_control/vga_ctrl/hcounter[10]_i_1/O
                         net (fo=11, routed)          1.096     5.438    vga_control/vga_ctrl/hcounter[10]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.512    -1.483    vga_control/vga_ctrl/CLK
    SLICE_X3Y33          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[4]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_control/vga_ctrl/hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.148ns  (logic 0.124ns (2.409%)  route 5.024ns (97.591%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          4.218     4.218    vga_control/vga_ctrl/locked
    SLICE_X5Y31          LUT2 (Prop_lut2_I1_O)        0.124     4.342 r  vga_control/vga_ctrl/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.806     5.148    vga_control/vga_ctrl/hcounter[10]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.511    -1.484    vga_control/vga_ctrl/CLK
    SLICE_X3Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[2]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_control/vga_ctrl/hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.148ns  (logic 0.124ns (2.409%)  route 5.024ns (97.591%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          4.218     4.218    vga_control/vga_ctrl/locked
    SLICE_X5Y31          LUT2 (Prop_lut2_I1_O)        0.124     4.342 r  vga_control/vga_ctrl/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.806     5.148    vga_control/vga_ctrl/hcounter[10]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.511    -1.484    vga_control/vga_ctrl/CLK
    SLICE_X3Y32          FDRE                                         r  vga_control/vga_ctrl/hcounter_reg[5]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_control/moving_inst/count_value_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.089ns  (logic 0.124ns (2.437%)  route 4.965ns (97.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          4.000     4.000    vga_control/moving_inst/locked
    SLICE_X4Y31          LUT2 (Prop_lut2_I0_O)        0.124     4.124 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.965     5.089    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    -1.481    vga_control/moving_inst/CLK
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[20]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_control/moving_inst/count_value_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.089ns  (logic 0.124ns (2.437%)  route 4.965ns (97.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          4.000     4.000    vga_control/moving_inst/locked
    SLICE_X4Y31          LUT2 (Prop_lut2_I0_O)        0.124     4.124 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.965     5.089    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    -1.481    vga_control/moving_inst/CLK
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[21]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_control/moving_inst/count_value_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.089ns  (logic 0.124ns (2.437%)  route 4.965ns (97.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          4.000     4.000    vga_control/moving_inst/locked
    SLICE_X4Y31          LUT2 (Prop_lut2_I0_O)        0.124     4.124 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.965     5.089    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    -1.481    vga_control/moving_inst/CLK
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[22]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_control/moving_inst/count_value_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.089ns  (logic 0.124ns (2.437%)  route 4.965ns (97.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          4.000     4.000    vga_control/moving_inst/locked
    SLICE_X4Y31          LUT2 (Prop_lut2_I0_O)        0.124     4.124 r  vga_control/moving_inst/count_value[0]_i_1/O
                         net (fo=24, routed)          0.965     5.089    vga_control/moving_inst/count_value[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    -1.481    vga_control/moving_inst/CLK
    SLICE_X2Y36          FDRE                                         r  vga_control/moving_inst/count_value_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            seg_inst/an_driver/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.045ns (4.617%)  route 0.930ns (95.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          0.741     0.741    seg_inst/an_driver/locked
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.786 r  seg_inst/an_driver/cnt[0]_i_1/O
                         net (fo=16, routed)          0.189     0.975    seg_inst/an_driver/cnt[0]_i_1_n_0
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.853    -0.837    seg_inst/an_driver/CLK
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[12]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            seg_inst/an_driver/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.045ns (4.617%)  route 0.930ns (95.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          0.741     0.741    seg_inst/an_driver/locked
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.786 r  seg_inst/an_driver/cnt[0]_i_1/O
                         net (fo=16, routed)          0.189     0.975    seg_inst/an_driver/cnt[0]_i_1_n_0
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.853    -0.837    seg_inst/an_driver/CLK
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[13]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            seg_inst/an_driver/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.045ns (4.617%)  route 0.930ns (95.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          0.741     0.741    seg_inst/an_driver/locked
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.786 r  seg_inst/an_driver/cnt[0]_i_1/O
                         net (fo=16, routed)          0.189     0.975    seg_inst/an_driver/cnt[0]_i_1_n_0
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.853    -0.837    seg_inst/an_driver/CLK
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[14]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            seg_inst/an_driver/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.045ns (4.617%)  route 0.930ns (95.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          0.741     0.741    seg_inst/an_driver/locked
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.786 r  seg_inst/an_driver/cnt[0]_i_1/O
                         net (fo=16, routed)          0.189     0.975    seg_inst/an_driver/cnt[0]_i_1_n_0
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.853    -0.837    seg_inst/an_driver/CLK
    SLICE_X65Y22         FDRE                                         r  seg_inst/an_driver/cnt_reg[15]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            seg_inst/an_driver/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.045ns (4.295%)  route 1.003ns (95.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          0.741     0.741    seg_inst/an_driver/locked
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.786 r  seg_inst/an_driver/cnt[0]_i_1/O
                         net (fo=16, routed)          0.262     1.048    seg_inst/an_driver/cnt[0]_i_1_n_0
    SLICE_X65Y21         FDRE                                         r  seg_inst/an_driver/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.854    -0.836    seg_inst/an_driver/CLK
    SLICE_X65Y21         FDRE                                         r  seg_inst/an_driver/cnt_reg[10]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            seg_inst/an_driver/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.045ns (4.295%)  route 1.003ns (95.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          0.741     0.741    seg_inst/an_driver/locked
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.786 r  seg_inst/an_driver/cnt[0]_i_1/O
                         net (fo=16, routed)          0.262     1.048    seg_inst/an_driver/cnt[0]_i_1_n_0
    SLICE_X65Y21         FDRE                                         r  seg_inst/an_driver/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.854    -0.836    seg_inst/an_driver/CLK
    SLICE_X65Y21         FDRE                                         r  seg_inst/an_driver/cnt_reg[11]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            seg_inst/an_driver/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.045ns (4.295%)  route 1.003ns (95.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          0.741     0.741    seg_inst/an_driver/locked
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.786 r  seg_inst/an_driver/cnt[0]_i_1/O
                         net (fo=16, routed)          0.262     1.048    seg_inst/an_driver/cnt[0]_i_1_n_0
    SLICE_X65Y21         FDRE                                         r  seg_inst/an_driver/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.854    -0.836    seg_inst/an_driver/CLK
    SLICE_X65Y21         FDRE                                         r  seg_inst/an_driver/cnt_reg[8]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            seg_inst/an_driver/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.045ns (4.295%)  route 1.003ns (95.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          0.741     0.741    seg_inst/an_driver/locked
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.786 r  seg_inst/an_driver/cnt[0]_i_1/O
                         net (fo=16, routed)          0.262     1.048    seg_inst/an_driver/cnt[0]_i_1_n_0
    SLICE_X65Y21         FDRE                                         r  seg_inst/an_driver/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.854    -0.836    seg_inst/an_driver/CLK
    SLICE_X65Y21         FDRE                                         r  seg_inst/an_driver/cnt_reg[9]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            seg_inst/an_driver/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.045ns (4.274%)  route 1.008ns (95.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          0.741     0.741    seg_inst/an_driver/locked
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.786 r  seg_inst/an_driver/cnt[0]_i_1/O
                         net (fo=16, routed)          0.267     1.053    seg_inst/an_driver/cnt[0]_i_1_n_0
    SLICE_X65Y20         FDRE                                         r  seg_inst/an_driver/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.855    -0.835    seg_inst/an_driver/CLK
    SLICE_X65Y20         FDRE                                         r  seg_inst/an_driver/cnt_reg[4]/C

Slack:                    inf
  Source:                 clk_out/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            seg_inst/an_driver/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.045ns (4.274%)  route 1.008ns (95.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_out/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          0.741     0.741    seg_inst/an_driver/locked
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.786 r  seg_inst/an_driver/cnt[0]_i_1/O
                         net (fo=16, routed)          0.267     1.053    seg_inst/an_driver/cnt[0]_i_1_n_0
    SLICE_X65Y20         FDRE                                         r  seg_inst/an_driver/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_out/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_out/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_out/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_out/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_out/inst/clk_25MHz_clk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_out/inst/clkout1_buf/O
                         net (fo=73, routed)          0.855    -0.835    seg_inst/an_driver/CLK
    SLICE_X65Y20         FDRE                                         r  seg_inst/an_driver/cnt_reg[5]/C





