{
    "0": {
        "addresses": {
            "DIS_LEARN": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "bit[8]: Port 8.\nbit[7]: Port 7. bit[5:0]: Port 5-0  1: Disable learning, when disable, the hardware won't do the following items:  a. learn entries to ARL. b. refresh entries to ARL. c. support software learning.  0: Enable Learning.  ", 
                        "name": "DIS_LEARN"
                    }
                }, 
                "description": "Disable Learning Register", 
                "offset": 60, 
                "word-length": 2
            }, 
            "FAST_AGE_CTRL": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Set 1'b1 to Age out Static Entry.\n", 
                        "name": "EN_FAST_AGE_STATIC"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Set 1'b1 to Age out Dynamic Entry.\n", 
                        "name": "EN_AGE_DYNAMIC"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Set 1'b1 to Check Port ID\n", 
                        "name": "EN_AGE_PORT"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Set 1'b1 to Check VLAN ID.\n", 
                        "name": "EN_AGE_VLAN"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Set 1'b1 to check spanning Tree ID (refer to\nEN_802_1S/MSPT_AGE_MAP at page/address = 43h/00h,02-05h) ", 
                        "name": "EN_AGE_SPT"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable Aging Multicast entry\n1: Aging multicast entries in ARL table 0: Disable aging multicast entries in ARL table *** Note that the EN_AGE_MCAST and the EN_AGE_PORT can't enable (set to 1'b1) at same time. ", 
                        "name": "EN_AGE_MCAST"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Set 1'b1 to trigger fast ageing process.\nWhen Fast aging process is done, this bit is cleared to 1'b0. ", 
                        "name": "FAST_AGE_STR_DONE"
                    }
                }, 
                "description": "Fast Ageing Control Register", 
                "offset": 136, 
                "word-length": 1
            }, 
            "FAST_AGE_PORT": {
                "bits": {
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Select Fast Ageing Source Port.\nSelect a specified Port ID to be aged-out. ", 
                        "name": "AGE_PORT"
                    }, 
                    "7:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Fast Ageing Port Control Register", 
                "offset": 137, 
                "word-length": 1
            }, 
            "FAST_AGE_VID": {
                "bits": {
                    "11:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Select Fast Ageing VLAN ID\nSelect a specified VLAN ID to be aged-out. ", 
                        "name": "AGE_VID"
                    }, 
                    "15:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Fast Ageing VID Control Register", 
                "offset": 138, 
                "word-length": 2
            }, 
            "IMP Port State Override Register": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Link Status\n0: Link fail 1: Link pass ", 
                        "name": "LINK_STS"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Software Duplex Mode Setting\n0: Half Duplex 1: Full Duplex ", 
                        "name": "DUPLX_MODE"
                    }, 
                    "3:2": {
                        "R/W": "R/W", 
                        "default": 2, 
                        "description": "Speed\n00: 10 Mb/s 01: 100 Mb/s 10: 1000 Mb/s (or 2500 Mb/s) 11: Reserved ", 
                        "name": "SPEED"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Link Partner Flow Control Capability\n0: Not PAUSE capable 1: PAUSE capable ", 
                        "name": "RXFLOW_CNTL"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Link Partner Flow Control Capability\n0: Not PAUSE capable 1: PAUSE capable ", 
                        "name": "TXFLOW_CNTL"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "MII Software Override\n0: Use MII hardware pin status 1: Use contents of this register ", 
                        "name": "MII_SW_OR"
                    }
                }, 
                "description": "IMP Port States Override Register", 
                "offset": 14, 
                "word-length": 1
            }, 
            "IMP Port Traffic Control Register": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RX_DIS"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "TX_DIS"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Receive Broadcast Enable.\nAllow broadcast frames to be forwarded to the IMP, when the IMP is configured as the Frame Management Port. When cleared, multicast frames that meet the Mirror Ingress/Egress Rules will still be forwarded to the Frame Management Port. Ignored if the IMP is not selected as the Frame Management Port. ", 
                        "name": "RX_BCST_EN"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Receive Multicast Enable.\nAllow multicast frames to be forwarded to the IMP, when the IMP is configured as the Frame Management Port, and the frame was flooded due to no matching address table entry. When cleared, multicast frames that meet the Mirror Ingress/Egress Rules will still be forwarded to the Frame Management Port. Ignored if the IMP is not selected as the Frame Management Port. ", 
                        "name": "RX_MCST_EN"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Receive Unicast Enable.\nAllow unicast frames to be forwarded to the IMP, when the IMP is configured as the Frame Management Port, and the frame was flooded due to no matching address table entry. When cleared, unicast frames that meet the Mirror Ingress/Egress Rules will still be forwarded to the Frame Management Port. Ignored if the IMP is not selected as the Frame Management Port. ", 
                        "name": "RX_UCST_EN"
                    }, 
                    "7:5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "IMP Port Control Register", 
                "offset": 8, 
                "word-length": 1
            }, 
            "IMP_RGMII_CTL_REG": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1: RGMII tx_clk delayed timing mode (Delay\nMode) 0: RGMII tx_clk aligned timing mode (Normal Mode) ", 
                        "name": "EN_RGMII_DLL_TXC"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1: Clock delay by DLL is enabled (Delay Mode)\n0: Clock delay by DLL is disabled (Normal Mode) ", 
                        "name": "EN_RGMII_DLL_RXC"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "BYPASS_2NS_DEL"
                    }, 
                    "7:3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "IMP RGMII Control register", 
                "offset": 96, 
                "word-length": 1
            }, 
            "LED Enable Port Map Register": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 31, 
                        "description": "Per port enable function bit,\n1: Enable LED function 0: Disable LED function bit[8]: port8. bit[7:6] reserved. bit[5:0]: port5 - port0. ", 
                        "name": "LED_EN_MAP"
                    }
                }, 
                "description": "LED Enable Map register", 
                "offset": 22, 
                "word-length": 2
            }, 
            "LED Function 0 Control Register": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 544, 
                        "description": "Bit 15:PHYLED3\nBit 14:AVB link Bit 13:1G/ACT Bit 12:10/100M/ACT (blink in auto_mode) Bit 11:100M/ACT Bit 10:10M/ACT Bit 9:SPD1G Bit 8:SPD100M Bit 7:SPD10M Bit 6:DPX/COL Bit 5:LNK/ACT Bit 4:COL Bit 3:ACT Bit 2:DPX Bit 1:LNK Bit 0:PHYLED4 ", 
                        "name": "LED_FUNC0"
                    }
                }, 
                "description": "LED Function 0 control register", 
                "offset": 16, 
                "word-length": 2
            }, 
            "LED Function 1 Control Register": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 804, 
                        "description": "Bit 15:PHYLED3\nBit 14:AVB link Bit 13:1G/ACT Bit 12:10/100M/ACT (blink in auto_mode) Bit 11:100M/ACT Bit 10:10M/ACT Bit 9:SPD1G Bit 8:SPD100M Bit 7:SPD10M Bit 6:DPX/COL Bit 5:LNK/ACT Bit 4:COL Bit 3:ACT Bit 2:DPX Bit 1:LNK Bit 0:PHYLED4 ", 
                        "name": "LED_FUNC1"
                    }
                }, 
                "description": "LED Function 1 control register", 
                "offset": 18, 
                "word-length": 2
            }, 
            "LED Function Map Register": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 511, 
                        "description": "Per port select function bit.\n1: select function 1, 0: select function 0. ", 
                        "name": "LED_FUNC_MAP"
                    }
                }, 
                "description": "LED Function Map register", 
                "offset": 20, 
                "word-length": 2
            }, 
            "LED Mode Map 0 Register": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 511, 
                        "description": "Combine with LED_MODEMAP1 to decide per\nport LED output, Mode[1:0] 00: OFF, 01: ON, 10: BLINK, 11: AUTO ", 
                        "name": "LED_MODE_MAP0"
                    }
                }, 
                "description": "LED Mode map 0 register", 
                "offset": 24, 
                "word-length": 2
            }, 
            "LED Mode Map 1 Register": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 511, 
                        "description": "Combine with LED_MODEMAP1 to decide per\nport LED output, Mode[1:0] 00: OFF, 01: ON, 10: BLINK, 11: AUTO ", 
                        "name": "LED_MODE_MAP1"
                    }
                }, 
                "description": "LED Mode map 1 register", 
                "offset": 26, 
                "word-length": 2
            }, 
            "LED Refresh Register": {
                "bits": {
                    "2:0": {
                        "R/W": "R/W", 
                        "default": 3, 
                        "description": "LED reflsh control register.\nreflsh time = (N+1)*10ns 000: no reflsh; 001: 20 ms/25 Hz; 010: 30 ms/16 Hz; 011: 40 ms/12 Hz; 100: 50 ms/10 Hz; 101: 60 ms/8 Hz; 110: 70 ms/7 Hz; 111: 80 ms/6 Hz. ", 
                        "name": "LED_RFS_STOP"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Write 1 to active cable diag in normal mode.\n", 
                        "name": "LED_NORM_CD_EN"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Write 1 to active cable diag after POST.\n", 
                        "name": "LED_POST_CD_EN"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Write 1 to active port scan during POST.\n", 
                        "name": "LED_PSCAN_EN"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Write 1 to re-start POST.\n", 
                        "name": "LED_POST_EXEC"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Enable LED.\n", 
                        "name": "LED_EN"
                    }
                }, 
                "description": "LED Configuration Register", 
                "offset": 15, 
                "word-length": 1
            }, 
            "LED_FUNC0_EXTD_CTL": {
                "bits": {
                    "15:2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "1:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Bit 1:200M/ACT\nBit 0:SPD200M ", 
                        "name": "LED_FUNC0_EXTD"
                    }
                }, 
                "description": "LED Function 0 Extended Control Register", 
                "offset": 144, 
                "word-length": 2
            }, 
            "LED_FUNC1_EXTD_CTL": {
                "bits": {
                    "15:2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "1:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Bit 1:200M/ACT\nBit 0:SPD200M ", 
                        "name": "LED_FUNC1_EXTD"
                    }
                }, 
                "description": "LED Function 1 Extended Control Register", 
                "offset": 146, 
                "word-length": 2
            }, 
            "LOW_POWER_CTRL": {
                "bits": {
                    "15:7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "4:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Disable switch timers for core-level.\n1'b1: disable timer 1'b0: normal mode (timer running) ", 
                        "name": "TIMER_DISABLE"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Writing 1'b1 to this bit will disable switch core\nsystem clock. Switch core is put into sleep mode. Programming interfaces and SPI are still active. 1'b1: sleep mode 1'b0: normal mode ", 
                        "name": "SLEEP_SYS"
                    }
                }, 
                "description": "Core-Level LOW Power Control Register", 
                "offset": 222, 
                "word-length": 2
            }, 
            "LOW_PWR_EXP_Register": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }, 
                    "24:16": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Set 1'b1 to bit field gates off the corresponding\nport's MAC TX/RX clocks. Bits [24:16]: Port8 - Port0 ", 
                        "name": "SLEEP_MACCLK_PORT"
                    }, 
                    "31:25": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Set 1'b1 to bit field gates off the corresponding\nport's system clock. Bits [8:0]: Port8 - Port0 ", 
                        "name": "SLEEP_SYSCLK_PORT"
                    }
                }, 
                "description": "Low Power Expansion Register", 
                "offset": 64, 
                "word-length": 4
            }, 
            "MDIO_DIRECT_ACCESS": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "This bit is applied to software handshake\nprotocol when two CPUs (internal CPU and external CPU) access to internal PHY register (assume the external CPU programming interface is MDIO).  1: MDIO direct access is enabled. In this condition, MDIO IO pad will connect to internal PHY.   0: MDIO direct access is disabled. In this condition, the path from MDIO IO pad to internal PHY is cut off.  ", 
                        "name": "MDIO_DIRECT_ACCESS"
                    }, 
                    "7:1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "MDIO Direct Access Enable Register", 
                "offset": 111, 
                "word-length": 1
            }, 
            "MDIO_IMP_ADDR": {
                "bits": {
                    "4:0": {
                        "R/W": "R/W", 
                        "default": 24, 
                        "description": "Port IMP MDIO Scan ADDRESS.\n", 
                        "name": "ADDR_IMP"
                    }, 
                    "7:5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "MDIO Port IMP Address Register", 
                "offset": 120, 
                "word-length": 1
            }, 
            "MDIO_P5_ADDR": {
                "bits": {
                    "4:0": {
                        "R/W": "R/W", 
                        "default": 21, 
                        "description": "P5-Port MDIO Scan ADDRESS.\n", 
                        "name": "ADDR_P5"
                    }, 
                    "7:5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "MDIO P5 Address Register", 
                "offset": 117, 
                "word-length": 1
            }, 
            "MLF Packet Fwd Map Register": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Multicast Lookup Failed Forward Map.\nWhen Multicast lookup failed Drop is enabled (Page 00, Offset 21h) and Lookup failure happen, ARL will forward the frame according to the register setting. ", 
                        "name": "MUL_LOOKUP_FAIL_FRW_M"
                    }
                }, 
                "description": "Multicast Lookup Failed Forward Map Register", 
                "offset": 52, 
                "word-length": 2
            }, 
            "MLF_IPMC_FWD_MAP": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "IPMC Forward map.\n", 
                        "name": "MLF_IPMC_FWD_MAP"
                    }
                }, 
                "description": "IPMC Forward Map Register", 
                "offset": 54, 
                "word-length": 2
            }, 
            "PAUSE Capability Register": {
                "bits": {
                    "17:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Software setting for the capability of Receiving\nPause Frame. Bit 17 = Port 8, Bits 14:9 = Port 5- Port 0. ", 
                        "name": "RX_PAUSE_CAP"
                    }, 
                    "22:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "23": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Force the contents of the register to be used.\n", 
                        "name": "EN_OVERRIDE"
                    }, 
                    "31:24": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Software setting for the capability of Transmitting 0x\nPause Frame. Bit 8 = Port 8. Bits 5:0 = Port 5 - Port 0. ", 
                        "name": "TX_PAUSE_CAP"
                    }
                }, 
                "description": "PAUSE Capability Register", 
                "offset": 40, 
                "word-length": 4
            }, 
            "PAUSE_FRM_CTRL": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Pause_ignore_DA\n0: Check DA field on Pause Frame detection 1: Ignore DA field on Pause Frame detection ", 
                        "name": "PAUSE_IGNORE_DA"
                    }, 
                    "2:1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved, Should SET 2'b00 for correct\noperation ", 
                        "name": "RESERVED_1"
                    }, 
                    "7:3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_2"
                    }
                }, 
                "description": "Pause Frame Detection Control Register", 
                "offset": 128, 
                "word-length": 1
            }, 
            "PAUSE_ST_ADDR": {
                "bits": {
                    "47:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "PAUSE_ST_ADDR"
                    }
                }, 
                "description": "PAUSE Frame DA Address", 
                "offset": 129, 
                "word-length": 6
            }, 
            "PLL_STS": {
                "bits": {
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "QPHY_PLL_LOCK"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "SOC_PLL_LOCK"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "SRDS_PLL_LOCK"
                    }, 
                    "7:6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }
                }, 
                "description": "PLL Status Register", 
                "offset": 221, 
                "word-length": 1
            }, 
            "PORT5_RGMII_CTL_REG": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1: RGMII tx_clk delayed timing mode (Delay\nMode) 0: RGMII tx_clk aligned timing mode (Normal Mode) ", 
                        "name": "EN_RGMII_DLL_TXC"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1: Clock delay by DLL is enabled (Delay Mode)\n0: Clock delay by DLL is disabled (Normal Mode) ", 
                        "name": "EN_RGMII_DLL_RXC"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "BYPASS_2NS_DEL"
                    }, 
                    "7:3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 5 RGMII Control register", 
                "offset": 101, 
                "word-length": 1
            }, 
            "Port Forward Control Register": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Reserved\n", 
                        "name": "IP_MC"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Out of Range Error Discard\nWhen enabled, the ingress port will discard the frames with length field between 1500 and 1536 (exclude 1500 and 1536) and with good CRC. This option only controls the length field checking but not the frame length checking. ", 
                        "name": "OUTRANGEERR_DISCARD"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "In Range Error Discard\nWhen enabled, the ingress port will discard the frames with Length field mismatch the frame length. Following is the definition of InRangeErros. InRangeErrors Frames: The frames received with good CRC and one of the following. The value of Length/Type field is between 46 and 1500 inclusive, and does not match the number of (MAC Client Data + PAD) data octets received, OR The value of Length/Type field is less than 46, and the number of data octets received is greater than 46 (which does not require padding). ", 
                        "name": "INRANGEERR_DISCARD"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "If the cable length is less than the setting value, \nthe green mode setting (cable diagnostic) will enable. 0: 10 meters. 1: 30 meters. ", 
                        "name": "CABLE_DIAG_LEN"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Override the default setting for enabling the auto \npower-down work-around. 0: Not override. 1: Override. ", 
                        "name": "OVERRIDE_AUTO_PD_WAR"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable auto power-down work-around when the \nbit OVERRIDE_AUTO_PD_WAR is set. 0: Disable. 1: Enable. ", 
                        "name": "EN_AUTO_PD_WAR"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Unicast Forward Enable when ARL Miss.\n1: To enable DFL packet with unicast destination address to forward to ports defined as page 0,offset 32h. ", 
                        "name": "UC_FWD_EN"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Multicast Forward Enable when ARL Miss.\n1: To enable DFL packet with multicast destination address to forward to the ports defined as page 0,offset 34h. ", 
                        "name": "MC_FWD_EN"
                    }
                }, 
                "description": "per traffic forward control register", 
                "offset": 33, 
                "word-length": 1
            }, 
            "Port Traffic Control Register (ports 0-3)": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Disables the receive function of the port at the\nMAC level. ", 
                        "name": "RX_DIS"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Disables the transmit function of the port at the\nMAC level. ", 
                        "name": "TX_DIS"
                    }, 
                    "4:2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "7:5": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "CPU writes the current computed states of its\nSpanning Tree Algorithm for this port. 3b'b000: No Spanning Tree (default by HW_FWDG_EN). 3b'b001: Disable State (default by ~HW_FWDG_EN). 3b'b010: Blocking State. 3b'b011: Listening State. 3b'b100: Learning State. 3b'b101: Forwarding State. 3b'b110 - 3b'b111: Reserved Programmed from the HW_FWDG_EN Strap Option. Can be overwritten subsequently. ", 
                        "name": "G_MISTP_STATE"
                    }
                }, 
                "description": "Port N 10/100/1000 Control Register", 
                "offset": 0, 
                "word-length": 1
            }, 
            "Post LED Control Register": {
                "bits": {
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 15, 
                        "description": " Note: Post LED Control.\nThe 4 bits control the LED on/off state during POST to allow dual-color LED to be tested. [3:0] control LED0~LED3 of each port. When '1', the LED pin is activated during POST, when '0', the LED pin is deactivated during POST. Note: The chip supports up to 4 LEDs per port. If there are only 3 bit are selected in the LED Function Control Register, LED0~LED2 are selected in the POST_LED_TRIGGER Register. ", 
                        "name": "POST_LED_TRIGGER"
                    }, 
                    "6:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Reserved\n", 
                        "name": "ACT_LED_TRIGGER"
                    }
                }, 
                "description": "Post LED Control Register", 
                "offset": 29, 
                "word-length": 1
            }, 
            "Protected Port Selection Register": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Protected Port Selection.\nWhen set, the Port will be the protected Port. Protected Ports will not be able to Transmit/ Receive Frame to/from each other. ", 
                        "name": "PORT_SEL"
                    }
                }, 
                "description": "Protected Port Select Register. Selected ports cannot forward traffic to each other.", 
                "offset": 36, 
                "word-length": 2
            }, 
            "Reserved Multicast Control Register": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "bit[0]: 01-80-C2-00-00-00.(Can be set in\nUnmanaged mode only) 0: Forward (default). 1: Drop. ", 
                        "name": "EN_MUL_0"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "bit[1]: 01-80-C2-00-00-02 ~ 01-80-C2-00-00-\n0F.(Can be set in Unmanaged mode only) 0: Forward 1: Drop (default) ", 
                        "name": "EN_MUL_1"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "bit[2]: 01-80-C2-00-00-10.(Can be set in\nUnmanaged mode only) 0: Forward (default). 1: Drop. ", 
                        "name": "EN_MUL_2"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "bit[3]: 1-80-C2-00-00-11 ~ 01-80-C2-00-00-\n1F.(Can be set in Unmanaged mode only) 0: Forward (default). 1: Drop.]: ", 
                        "name": "EN_MUL_3"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "bit[4]: 01-80-C2-00-00-20 ~ 01-80-C2-00-00-2F. \n(Can be set in Unmanaged mode only). 0: Forward (default). 1: Drop. ", 
                        "name": "EN_MUL_4"
                    }, 
                    "6:5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "bit[7]: en_reserved_McastDA_learn.\n0: Do not learn (default) 1: Learn ", 
                        "name": "EN_RES_MUL_LEARN"
                    }
                }, 
                "description": "Reserved Multicast Register", 
                "offset": 47, 
                "word-length": 1
            }, 
            "Rx Pause Pass Through Register": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "RX pause pass through map.\nbit[7]: Port 7. bit[5:0]: Port 5-0 1: ignore 802.3x. 0: comply with 802.3x pause frame receiving. ", 
                        "name": "RX_PAUSE_PASS"
                    }, 
                    "8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved, it is illegal to write to '1'.\n", 
                        "name": "RESERVED_0"
                    }
                }, 
                "description": "Pause pass Through for RX Register", 
                "offset": 56, 
                "word-length": 2
            }, 
            "SCAN_RSLT_GP": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1: Link Up\n0: Link Down ", 
                        "name": "LINK_STS"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Software Duplex Mode Setting,\n0: Half Duplex, 1: Full Duplex. ", 
                        "name": "DUPLX_MODE"
                    }, 
                    "3:2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Speed Mode.\n2'b10: 1000M; 2'b01: 100M; 2'b00: 10M. ", 
                        "name": "SPEED"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Software Rx Flow Control Enable.\n", 
                        "name": "RXFLOW_CNTL"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Software Tx Flow Control Enable.\n", 
                        "name": "TXFLOW_CNTL"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "PHY scan register will be override.\n", 
                        "name": "SCAN_TIMEOUR_ERR"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }
                }, 
                "description": "MII Port X Scan Result Register", 
                "offset": 80, 
                "word-length": 1
            }, 
            "SFT_LRN_CTL Register": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "bit[8]: Port 8.\nbit[7]: Port 7. bit[5:0]: Port 5-0.  1: Software learning control enabled. The behaviors are as follows.  a. Forwarding behavior: Incoming packet with unknown SA will be copied to CPU port. b. Learning behavior: Allow S/W to decide whether incoming packet learn or not. In S/W learning mode, the H/W learning mechanism will be disabled automatically. c. Refreshed behavior: Allow refreshed mechanism to operate properly even through the H/W learning had been disabled. This field makes no effect if the disable learning is enable (page 00h, address 3Ch) It is not allowed to enable software learning for WAN port, since all frames from WAN port are already sent to IMP port.  0: Software learning control disabled. Forwarding/Learning/Refreshed behavior to keep hardware operation.  ", 
                        "name": "SW_LEARN_CNTL"
                    }
                }, 
                "description": "Software Learning Control", 
                "offset": 62, 
                "word-length": 2
            }, 
            "STS_OVERRIDE_P5": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "1: Link Up\n0: Link Down ", 
                        "name": "LINK_STS"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Software Duplex Mode Setting\n0: Half Duplex 1: Full Duplex ", 
                        "name": "DUPLX_MODE"
                    }, 
                    "3:2": {
                        "R/W": "R/W", 
                        "default": 2, 
                        "description": "Software Port Speed setting\n2'b10: 1000 Mb/s (or 2500 Mb/s) 2'b01: 100 Mb/s 2'b00: 10 Mb/s 2'b11: Reserved ", 
                        "name": "SPEED"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Software Rx Flow Control Enable\n", 
                        "name": "RXFLOW_CNTL"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Software Tx Flow Control Enable\n", 
                        "name": "TXFLOW_CNTL"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "CPU set software Override bit to 1 to make bit\n[5:0] affected. PHY scan register will be override. ", 
                        "name": "SW_OVERRIDE"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }
                }, 
                "description": "Port 5 GMII Port States Override Register", 
                "offset": 93, 
                "word-length": 1
            }, 
            "Switch Control Register": {
                "bits": {
                    "15:7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "5:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "To include port8 (IMP) for forwarding in dumb\nmode. ", 
                        "name": "MII_DUMB_FWDG_EN"
                    }
                }, 
                "description": "Switch Control Register", 
                "offset": 34, 
                "word-length": 2
            }, 
            "Switch Mode Register": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Software Forwarding Mode.\nStrapped from the inverse of the HW_FWDG_EN pin at power-on. Can be overwritten subsequently. 0 = Unmanaged Mode. 1 = Managed Mode The ARL treats Reserved Multicast addresses differently dependent on this selection. See Table 3 for a precise definition. ", 
                        "name": "SW_FWDG_MODE"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Software Forwarding Enable\nSW_FWDG_EN = 1: Frame forwarding is enabled. SW_FWDG_EN = 0: Frame forwarding is disabled. Read from HW_FWDG_EN pin on power-on. Can be overwritten subsequently. For managed switch implementations (5388 mode), the switch should be configured to disable forwarding on power-on, to allow the processor to configure the internal address table and other parameters, before frame forwarding is enabled. ", 
                        "name": "SW_FWDG_EN"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Reserved\n", 
                        "name": "RTRY_LMT_DIS"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "FAST_TXDESC_RERURN"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "NOBLKCD"
                    }, 
                    "7:5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Switch Mode Register", 
                "offset": 11, 
                "word-length": 1
            }, 
            "TCAM_CHKSUM_STS": {
                "bits": {
                    "14:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "CFP TCAM checksum error.\n1 = checksum error and the error address is stored in the field \"CFP_TCAM_CHKSUM_ADDR\". This error can be cleared by writing new values to the error address. 0 = no error. ", 
                        "name": "CFP_TCAM_CHKSUM_ERR"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "CFP TCAM checksum address [7:0].\n", 
                        "name": "CFP_TCAM_CHKSUM_ADDR"
                    }
                }, 
                "description": "TCAM Checksum Status Register", 
                "offset": 234, 
                "word-length": 2
            }, 
            "TCAM_CTRL": {
                "bits": {
                    "6:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1 = To enable TCAM checksum.\n", 
                        "name": "EN_TCAM_CHKSUM"
                    }
                }, 
                "description": "TCAM Control Register", 
                "offset": 232, 
                "word-length": 1
            }, 
            "Tx Pause Pass Through Register": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TX pause pass through map.\nbit[8]: Port 8. bit[7]: Port 7. bit[5:0]: Port 5-0 1: ignore 802.3x. 0: comply with 802.3x pause frame receiving. ", 
                        "name": "TX_PAUSE_PASS"
                    }
                }, 
                "description": "Pause pass Through for TX Register", 
                "offset": 58, 
                "word-length": 2
            }, 
            "ULF Packet Fwd Map Register": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Unicast Lookup Failed Forward Map.\nWhen unicast lookup failed Drop is enabled (Page 00, Offset 21h) and Lookup failure happen, ARL will forward the frame according to the register. ", 
                        "name": "UNI_LOOKUP_FAIL_FWD_MA"
                    }
                }, 
                "description": "Unicast Lookup Failed Forward Map Register", 
                "offset": 50, 
                "word-length": 2
            }, 
            "WAN Port Select Register": {
                "bits": {
                    "15:10": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "WAN Ports Selection\nThis field selects the WAN ports. when set to '1', the corresponding port is the WAN port. bit5: Port 5 can be selected as WAN port only when IMP1 is disabled. bit6: reserved. ", 
                        "name": "WAN_SELECT"
                    }, 
                    "8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }, 
                    "9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "0: mgmt-port only uses egress direct frame to\nWAN-port.  1: mgmt-port could send non-egress direct frame to WAN-port. ", 
                        "name": "EN_MAN2WAN"
                    }
                }, 
                "description": "WAN Port select Register. WAN port traffic will be forwarded to a management port.", 
                "offset": 38, 
                "word-length": 2
            }, 
            "WATCH_DOG_CTRL": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "EN_RST_SWITCH"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "EN_RST_REGFILE"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "EN_RELOAD_EEPROM"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "EN_AUTO_RST"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable Switch Software Reset.\nSet 1'b1 to reset switch only. All switch's registers will be reset to their default values, and memory clear will be performed. *** Reset Process except Strap value, BCMREG and PLL. ", 
                        "name": "EN_SW_RESET"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable Chip Software Reset.\nSet 1'b1 to reset both switch and SoC. All registers (including SoC PLL's control registers) in both SoC and switch will be reset to their default values, the EEPROM will be reloaded, memory clear will be performed, and the ARM core will reboot. ", 
                        "name": "EN_CHIP_RST"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Global Software Reset. (EN_SW_RST or\nEN_CHIP_RST must be enabled as well). Set 1'b1 to trigger reset process. When reset process is done, this bit is cleared to 1'b0. ", 
                        "name": "SOFTWARE_RESET"
                    }
                }, 
                "description": "Watch Dog Control Register", 
                "offset": 121, 
                "word-length": 1
            }
        }
    }, 
    "1": {
        "addresses": {
            "BIST_STS0": {
                "bits": {
                    "47:0": {
                        "R/W": "RO", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "BIST_STS0"
                    }
                }, 
                "description": "BIST Status Register 0", 
                "offset": 70, 
                "word-length": 6
            }, 
            "BIST_STS1": {
                "bits": {
                    "15:0": {
                        "R/W": "RO", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "BIST_STS1"
                    }
                }, 
                "description": "BIST Status Register 1", 
                "offset": 76, 
                "word-length": 2
            }, 
            "DIRECT_INPUT_CTRL_VALUE": {
                "bits": {
                    "2:0": {
                        "R/W": "RO", 
                        "default": 0, 
                        "description": "Display Direct Input Control Value\nThe detail definition refer to the pin definition in strap_pin_list_revx_2009xxxx.xls Bit 2 Bit 1 Bit 0 ", 
                        "name": "DIRECT_INPUT_CTRL_VALU"
                    }, 
                    "7:3": {
                        "R/W": "RO", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Direct Input Control Value Register", 
                "offset": 128, 
                "word-length": 1
            }, 
            "DUPSTS": {
                "bits": {
                    "15:9": {
                        "R/W": "RO", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "RO", 
                        "default": 447, 
                        "description": "Duplex State.\n9 bit field indicating the half/full duplex state for each 10/100/1000BASE-T port. (bits 0-5 = 10/100/1000BASE-T ports, bit 7 = port 7, bit 8 = imp port). 0 1 ", 
                        "name": "DUP_STS"
                    }
                }, 
                "description": "Duplex status Summary Register", 
                "offset": 8, 
                "word-length": 2
            }, 
            "LNKSTS": {
                "bits": {
                    "15:9": {
                        "R/W": "RO", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "RO", 
                        "default": 0, 
                        "description": "Link Status.\n9bit field indicating the Link Status for each 10/ 100/1000 BASE-T port, (bits 0-7 = 10/100/1000 BASE-T, bit 8 IMP port). 0 1 ", 
                        "name": "LNK_STS"
                    }
                }, 
                "description": "Link Status Summary Register", 
                "offset": 0, 
                "word-length": 2
            }, 
            "LNKSTSCHG": {
                "bits": {
                    "15:9": {
                        "R/W": "RO", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "RO", 
                        "default": 511, 
                        "description": "Link Status Change.\n9 bit field indicating that the Link Status for an individual 10/100/1000BASE-T port had changed since the last read operation (bits 0-23  = 10/100/1000BASE- T ports, bit 8 = IMP port). Upon change of link status, a bit remains set until cleared by a read operation.  0 = Link Status Constant, 1 = Link Status Change. ", 
                        "name": "LNK_STS_CHG"
                    }
                }, 
                "description": "Link Status Change Register", 
                "offset": 2, 
                "word-length": 2
            }, 
            "LSA_MII_PORT": {
                "bits": {
                    "47:0": {
                        "R/W": "RO", 
                        "default": 0, 
                        "description": "Last Source Address\n", 
                        "name": "LST_ADDR"
                    }
                }, 
                "description": "Port 8 Last Source Address", 
                "offset": 64, 
                "word-length": 6
            }, 
            "LSA_PORT": {
                "bits": {
                    "47:0": {
                        "R/W": "RO", 
                        "default": 0, 
                        "description": "Last Source Address\n", 
                        "name": "LST_ADDR"
                    }
                }, 
                "description": "Port N Last Source Address", 
                "offset": 16, 
                "word-length": 6
            }, 
            "PAUSESTS": {
                "bits": {
                    "17:0": {
                        "R/W": "RO", 
                        "default": 147744, 
                        "description": "PAUSE State.\n18 bit field indicating the PAUSE state for each 10/100/1000BASE-T port and IMP port. Bit 8- 0 = IMP port, Port 7 - Port 0 Transmit Pause Capability Bit 17-9 = IMP port, Port 7 - Port 0 Receive Pause Capability 0 = Disabled 1 = Enabled ", 
                        "name": "PAUSE_STS"
                    }, 
                    "31:18": {
                        "R/W": "RO", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Pause Status Summary Register", 
                "offset": 10, 
                "word-length": 4
            }, 
            "RESET_STATUS": {
                "bits": {
                    "15:10": {
                        "R/W": "RO", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "7:0": {
                        "R/W": "RO", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }, 
                    "8": {
                        "R/W": "RO", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "SW_REG_RST_STS"
                    }, 
                    "9": {
                        "R/W": "RO", 
                        "default": 0, 
                        "description": "Switch Core Reset Status\n1'b1 indicates switch core is in reset state. ", 
                        "name": "SW_CORE_RST_STS"
                    }
                }, 
                "description": "Reset Status Register", 
                "offset": 144, 
                "word-length": 2
            }, 
            "SPDSTS": {
                "bits": {
                    "17:0": {
                        "R/W": "RO", 
                        "default": 166570, 
                        "description": "Port Speed.\n18 bit field indicating the operating speed for each 10/100/1000BASE-T port. Bit 17:16 = Port 8 (IMP Port) Bit 15:14 = Port 7 Bit 11:0 = Port 5 - Port 0 (Bit[1:0] for Port 0, and Bit[11:10] for Port 5) 00 01 10 11 ", 
                        "name": "PORT_SPD"
                    }, 
                    "31:18": {
                        "R/W": "RO", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port Speed Summary Register", 
                "offset": 4, 
                "word-length": 4
            }, 
            "SRCADRCHG": {
                "bits": {
                    "15:9": {
                        "R/W": "RO", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "RO", 
                        "default": 0, 
                        "description": "Source Address Change.\n9 bit field indicating that the value loaded into the Last Source Address register was not the same 48-bit value as the previous value. A 1 value indicates a dedicated link segment, a value greater than 1 generally indicates a mixing (repeated) segment. Upon change of SA, a bit remains set until cleared by a read operation. 0 = Source Address Constant 1 = Source Address Changed ", 
                        "name": "SRC_ADDR_CHANGE"
                    }
                }, 
                "description": "Source Address Change Register", 
                "offset": 14, 
                "word-length": 2
            }, 
            "STRAP_PIN_STATUS": {
                "bits": {
                    "20:0": {
                        "R/W": "RO", 
                        "default": 0, 
                        "description": "Display Strap Pin Value\nThe detail definition refer to the pin definition in strap_pin_list_revx_2009xxxx.xls Bit 20 = Reserved Bit 19 = Reserved Bit 18 = strap_en_EEE Bit 17 = strap_CLKREF_SEL Bit 16 Bit 15 Bit 14 Bit 13 Bit 12 = strap_ledmode1 Bit 11 = strap_ledmode0 Bit 10 = strap_imp_vol_sel Bit 9 = strap_imp_mode Bit 8 = strap_hw_fwdg_en Bit 7 = strap_bist_clrmem_sel Bit 6 = strap_wan_mode Bit 5 = strap_gmii_led_sel Bit 4 = strap_en_loop_detect Bit 3 = strap_en_8051 Bit 2 = strap_cpu_eeprom_sel Bit 1 = strap_clock_freq[1] Bit 0 = strap_clock_freq[0] ", 
                        "name": "STRAP_VALUE_VECTOR"
                    }, 
                    "31:21": {
                        "R/W": "RO", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }
                }, 
                "description": "Strap Pin Status Register", 
                "offset": 112, 
                "word-length": 4
            }
        }
    }, 
    "2": {
        "addresses": {
            "BRCM_HDR_CTRL": {
                "bits": {
                    "2:0": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Broadcom Header enable\nbit 2: enable BRCM header for Port7 bit 1: enable BRCM header for Port5 bit 0: enable BRCM header for Port8  1: Additional header information is inserted into the Original frame, between SA field and Type/ Length field. The tag includes the BRCM header field.   0: Without additional header information. Default value is determined by hw_fwdg_en strap pin.  When hw_fwdg_en = 1, default 3'b000 When hw_fwdg_en = 0, default 3'b001 (only port-8 is enabled) ", 
                        "name": "BRCM_HDR_EN"
                    }, 
                    "7:3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "BRCM Header Control Register", 
                "offset": 3, 
                "word-length": 1
            }, 
            "BRCM_HDR_CTRL2": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "4:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Broadcom Header Enable\nAdditional header information is inserted into the Original frame, between SA field and Type/ Length field. The tag includes the BRCM header field. 1: Enabled (with additional header information) 0: Disabled (without additional header information). Bit 4: enable BRCM header for Port 4 Bit 3: enable BRCM header for Port 3 Bit 2: enable BRCM header for Port 2 Bit 1: enable BRCM header for Port 1 Bit 0: enable BRCM header for Port 0 Note: The reason code in the BRCM header should be set to 0 and it is useless (invalid) in these ports. ", 
                        "name": "BRCM_HDR_EN"
                    }, 
                    "8:5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }
                }, 
                "description": "BRCM Header Control 2 Register", 
                "offset": 10, 
                "word-length": 2
            }, 
            "CHIP_REVID": {
                "bits": {
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Chip Version ID.\nBit 3:0 - Revision ID 0000 - A0 0001 - B0 0010 - B1 00xx - Any further revisions ", 
                        "name": "REVID"
                    }
                }, 
                "description": "Chip Version ID Register", 
                "offset": 64, 
                "word-length": 1
            }, 
            "DEVICE_ID": {
                "bits": {
                    "31:0": {
                        "R/W": "RO", 
                        "default": 0, 
                        "description": "Device ID\n", 
                        "name": "Device ID"
                    }
                }, 
                "description": "Device ID", 
                "offset": 48, 
                "word-length": 4
            }, 
            "EGMIRCTL": {
                "bits": {
                    "12:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Egress Divider Enable.\nMirror every nth transmitted frame (n = OUT_MIRROR_DIV + 1) that has passed through the OUT_MIRROR_FILTER. ", 
                        "name": "OUT_DIV_EN"
                    }, 
                    "15:14": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Egress Mirror Filter.\nDefines the conditions under which frames transmitted on a port that has been selected in the OUT_MRROR_MASK[10:0], will be compared in order to determine if they should be forwarded to the MIRROR_CAPTURE_PORT. 00: Mirror all egress frames. 01: Mirror all transmitted frames with DA = OUT_MIROR_MAC. 10: Mirror all transmitted frames with SA = OUT_MIRROR_MAC. 11: Reserved ", 
                        "name": "OUT_MIR_FLTR"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Egress Mirror Port Mask.\n9 bit mask which selectively allows any port with its corresponding bit set, to be mirrored to the port identified by the MIRROR_CAPTURE_PORT value. Note that while multiple bits in a device may be set, severe congestion and/or frame loss may occur if excessive bandwidth from the mirrored port(s) is directed to the MIRROR_CAPTURE_PORT. Bits 0-5 = Port0-5 Bit 7 = Port7 Bit 8 = IMP Port. ", 
                        "name": "OUT_MIR_MSK"
                    }
                }, 
                "description": "Egress Mirror Control Register", 
                "offset": 28, 
                "word-length": 2
            }, 
            "EGMIRDIV": {
                "bits": {
                    "15:10": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "9:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Egress Mirror Divider.\nTransmit frames that have passed the OUT_MIRROR_FILTER rule can further be pruned to reduce the overall number of frames returned to the MIRROR_CAPTURE_PORT. When the OUT_DIV_EN bit in the Egress Mirror Control register is set, frames that pass the OUT_MIRROR_FILTER rule are further divided by the value loaded into this register, so that only cp reg_profile.dat reg_profile.dat.julia6one in n frames (where n = OUT_MIRROR_DIV + 1) will be mirrored. ", 
                        "name": "OUT_MIR_DIV"
                    }
                }, 
                "description": "Egress Mirror Divider Register", 
                "offset": 30, 
                "word-length": 2
            }, 
            "EGMIRMAC": {
                "bits": {
                    "47:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Egress Mirror MAC Address.\nMAC address that will be compared against egress frames in accordance with the OUT_MIRROR_FILTER rules. ", 
                        "name": "OUT_MIR_MAC"
                    }
                }, 
                "description": "Egress Mirror MAC Address Register", 
                "offset": 32, 
                "word-length": 6
            }, 
            "GMNGCFG": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Resets all MIB counters for all ports to zero\n(Pages 20h-28h), also including MIB Snapshot counters (Page 71h). The host must set the bit and then clear the bit in successive write cycles to activate the reset operation. Another per port reset enable bit must be set as well (Page 02h, Offset 54h, Bits 8-0; Page 70h, Offset 0h, Bit 4) ", 
                        "name": "RST_MIB_CNT"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Receive BPDU Enable.\nEnables all ports to receive BPDUs and forward to the defined Physical Management Port. Management CPU must set this bit to globally allow BPDUs to be received. ", 
                        "name": "RXBPDU_EN"
                    }, 
                    "5:2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "7:6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "IMP Port Enable\nThis field enables the IMP(In-band Management Port) function under management mode. 00 = No IMP Port 01 = Reserved 10 = Enable IMP Port(IMP0) only All traffic to CPU from LAN ports and WAN ports will be forwarded to IMP0. 11 = Enable Dual-IMP ports (both IMP0 and IMP1) All traffic to CPU from LAN ports will be forwarded to IMP0; and All traffic from WAN ports will be forwarded to IMP1. These bits are ignored when SW_FWD_MODE = Unmanaged in the Switch Mode Register, and the device will behave as if there is no defined management port. In the chip, IMP0 is Port 8 and IMP1 is Port 5. When only IMP0 is enabled,(FRM_MNGT_PORT = 10), IMP0 is also called IMP port. ", 
                        "name": "FRM_MNGP"
                    }
                }, 
                "description": "Global Management Configuration Register", 
                "offset": 0, 
                "word-length": 1
            }, 
            "HL_PRTC_CTRL": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ARP Snooping Enable\n 1: ARP frames will be forwarded by L2 result and also copied to CPU.   0: ARP frames will be forwarded by L2 result.  ", 
                        "name": "ARP_EN"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "RARP Snooping Enable\n 1: RARP frames will be forwarded by L2 result and also copied to CPU.   0: RARP frames will be forwarded by L2 result.  ", 
                        "name": "RARP_EN"
                    }, 
                    "10": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "IGMP Report/Leave Message Forwarding Mode \n1: IGMP Report/Leave Message frames will be trapped to CPU port only. 0: IGMP Report/Leave Message frames will be forwarded by L2 result and also copied to CPU. ", 
                        "name": "IGMP_RPTLVE_FWD_MODE"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "IGMP Query Message Snooping/Redirect\nEnable 1: Enable IGMP Query Message Snooping/ Redirect. 0: Disable. ", 
                        "name": "IGMP_QRY_EN"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "IGMP Query Message Forwarding Mode\n1: IGMP Query Message frames will be trapped to CPU port only. 0: IGMP Query Message frames will be forwarded by L2 result and also copied to CPU. ", 
                        "name": "IGMP_QRY_FWD_MODE"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "IGMP Unknown Message Snooping/Redirect\nEnable 1: Enable IGMP Unknown Message Snooping/ Redirect. 0: Disable. ", 
                        "name": "IGMP_UKN_EN"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "IGMP Unknown Message Forwarding Mode\n1: IGMP Unknown Message frames will be trapped to CPU port only. 0: IGMP Unknown Message frames will be forwarded by L2 result and also copied to CPU. ", 
                        "name": "IGMP_UKN_FWD_MODE"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "MLD Report/Done Message Snooping/Redirect \nEnable 1: Enable MLD Report/Done Message Snooping/Redirect. 0: Disable. ", 
                        "name": "MLD_RPTDONE_EN"
                    }, 
                    "16": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "MLD Report/Done Message Forwarding Mode\n1: MLD Report/Done Message frames will be trapped to CPU port only. 0: MLD Report/Done Message frames will be forwarded by L2 result and also copied to CPU. ", 
                        "name": "MLD_RPTDONE_FWD_MODE"
                    }, 
                    "17": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "MLD Query Message Snooping/Redirect Enable \n1: Enable MLD Query Message Snooping/ Redirect. 0: Disable. ", 
                        "name": "MLD_QRY_EN"
                    }, 
                    "18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "MLD Query Message Forwarding Mode\n 1: MLD Query Message frames will be trapped to CPU port only.   0: MLD Query Message frames will be forwarded by L2 result and also copied to CPU.  ", 
                        "name": "MLD_QRY_FWD_MODE"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DHCP Snooping Enable\n 1: DHCP frames will be forwarded by L2 result and also copied to CPU.   0: DHCP frames will be forwarded by L2 result.  ", 
                        "name": "DHCP_EN"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ICMPv4 Snooping Enable\n 1: ICMPv4 frames will be forwarded by L2 result and also copied to CPU.   0: ICMPv4 frames will be forwarded by L2 result.  ", 
                        "name": "ICMPV4_EN"
                    }, 
                    "31:19": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ICMPv6(exclude MLD) Snooping/ Redirect\nEnable ICMPv6, with a next header value of 58, will be classified by IPv6 datagram. ", 
                        "name": "ICMPV6_EN"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ICMPv6(exclude MLD) Forwarding Mode\n1: ICMPv6 frames will be trapped to CPU port only. 0: ICMPv6 frames will be forwarded by L2 result and also copied to CPU. ", 
                        "name": "ICMPv6_FWD_MODE"
                    }, 
                    "7:6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }, 
                    "8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "IGMP L3 DIP Checking Enable\nIn addition to the IP datagram with a protocol value of 2, IGMP will be classified by matching its DIP with the Class D IP address (224.0.0.0 ~ 239.255.255.255). ", 
                        "name": "IGMP_DIP_EN"
                    }, 
                    "9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "IGMP Report/Leave Message Snooping/\nRedirect Enable 1: Enable IGMP Report/Leave Message Snooping/Redirect. 0: Disable. ", 
                        "name": "IGMP_RPTLVE_EN"
                    }
                }, 
                "description": "High Level Protocol Control Register", 
                "offset": 80, 
                "word-length": 4
            }, 
            "IGMIRCTL": {
                "bits": {
                    "12:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Ingress Divider Enable.\nMirror every nth received frame (n = IN_MIRROR_DIV + 1) that has passed through the IN_MIRROR_FILTER. ", 
                        "name": "IN_DIV_EN"
                    }, 
                    "15:14": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Ingress Mirror Filter.\nDefines the conditions under which frames received on a port that has been selected in the IN_MRROR_MASK[10:0], will be compared in order to determine if they should be forwarded to the MIRROR_CAPTURE_PORT. 00: Mirror all ingress frames. 01: Mirror all received frames with DA = IN_MIRROR_MAC. 10: Mirror all received frames with SA = IN_MIRROR_MAC. 11: Reserved ", 
                        "name": "IN_MIR_FLTR"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Ingress Mirror Port Mask.\n9 bit mask which selectively allows any port with its corresponding bit set, to be mirrored to the port identified by the MIRROR_CAPTURE_PORT value. Note that while multiple bits in a device may be set, severe congestion and/or frame loss may occur if excessive bandwidth from the mirrored port(s) is directed to the MIRROR_CAPTURE_PORT. Bits 0-5 = Port 0-5 Bit 7 = Port 7 Bit 8 = IMP Port. ", 
                        "name": "IN_MIR_MSK"
                    }
                }, 
                "description": "Ingress Mirror Control Register", 
                "offset": 18, 
                "word-length": 2
            }, 
            "IGMIRDIV": {
                "bits": {
                    "15:10": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "9:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Ingress Mirror Divider.\nReceive frames that have passed the IN_MIRROR_FILTER rule can further be pruned to reduce the overall number of frames returned to the MIRROR_CAPTURE_PORT. When the IN_DIV_EN bit in the Ingress Mirror Control register is set, frames that pass the IN_MIRROR_FILTER rule are further divided by the value loaded into this register, so that only one in n frames (where n = IN_MIRROR_DIV + 1) will be mirrored. ", 
                        "name": "IN_MIR_DIV"
                    }
                }, 
                "description": "Ingress Mirror Divider Register", 
                "offset": 20, 
                "word-length": 2
            }, 
            "IGMIRMAC": {
                "bits": {
                    "47:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Ingress Mirror MAC Address\nMAC address that will be compared against ingress frames in accordance with the IN_MIRROR_FILTER rules. ", 
                        "name": "IN_MIR_MAC"
                    }
                }, 
                "description": "Ingress Mirror Mac Address Register", 
                "offset": 22, 
                "word-length": 6
            }, 
            "IMP0_PRT_ID": {
                "bits": {
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 8, 
                        "description": "IMP/IMP0 Port ID\nThis field specifies the port ID of the IMP/IMP0 port. In the chip, IMP/IMP0 is fixed at Port 8. ", 
                        "name": "IMP0_PRT_ID"
                    }, 
                    "7:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "IMP/IMP0 Port ID Register", 
                "offset": 1, 
                "word-length": 1
            }, 
            "IPG_SHRNK_CTRL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "IPG Shrink Control\nThis field specifies the IPG for each port. IPG shrinking at Egress.  00: No IPG shrinking (default)   01: IPG shrinking of 1-byte  10: IPG shrinking of 4-byte  11: IPG shrinking of 5-byte bit[17:16] = Port 8(IMP port) bit[15:14] = Port 7 bit[13:12] = Reserved bit[11:0] = Port 5 ~ Port 0 Note: For 2G mode, only port 8 supports 1-byte or 4-byte IPG shrinking (excluding 5-byte), and port 5/7 doesn't support any IPG shrinking. ", 
                        "name": "IPG_SHKCTRL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "IPG Shrink Control Register", 
                "offset": 12, 
                "word-length": 4
            }, 
            "MIRCAPCTL": {
                "bits": {
                    "13:6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When Enabled, all traffic to Mirror_Capture_Port\nwill be blocked except mirror traffic. ", 
                        "name": "BLK_NOT_MIR"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Global enable/disable for all mirroring on this\nchip. When reset, mirroring is disabled. When set, mirroring is enabled according to the ingress and egress control rules, to the port designated by the MIRROR_CAPTURE_PORT. ", 
                        "name": "MIR_EN"
                    }, 
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Mirror Capture Port ID.\nPort ID which identifies the single unique port which is designated as the port to which all ingress and/or egress traffic is mirrored on this chip/system. ", 
                        "name": "SMIR_CAP_PORT"
                    }, 
                    "5:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }
                }, 
                "description": "Mirror Capture Control Register", 
                "offset": 16, 
                "word-length": 2
            }, 
            "RST_MIB_CNT_EN": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 15, 
                        "description": "Use the enable port map to determine whether or 0x1F\nnot reset the port based MIB counters at page 0x20-0x28. When the bit of port is set and RST_MIB_CNT (page 0x2, offset 0x0, bit 0) is triggered, the port based MIB counters would be reset to 0. Bit 0-5: Port 0-5 Bit 7: Port 7 Bit 8: Port 8(IMP port) ", 
                        "name": "RST_MIB_CNT_EN"
                    }
                }, 
                "description": "Reset MIB Counter Enable Register", 
                "offset": 84, 
                "word-length": 2
            }, 
            "SPTAGT": {
                "bits": {
                    "19:0": {
                        "R/W": "R/W", 
                        "default": 300, 
                        "description": "Specifies the aging time in seconds for\ndynamically learned address. Maximum age time is 1,048,575s. Note that while 802.1D specifies a range of values of 10 - 1,000,000 s, this register does not enforce this range. Setting the AGE_TIME to zero disables the aging process. ", 
                        "name": "AGE_TIME"
                    }, 
                    "20": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Set 1 to Change Aging Timer by\nAGE_TIME[19:0]. ", 
                        "name": "AGE_CHANGE_EN"
                    }, 
                    "31:21": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Aging Time Control Register", 
                "offset": 6, 
                "word-length": 4
            }
        }
    }, 
    "3": {
        "addresses": {
            "CPU_DATA_SHARE": {
                "bits": {
                    "63:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Data to be shared by internal CPU and external 0x\nCPU. ", 
                        "name": "CPU_DATA_SHARE"
                    }
                }, 
                "description": "CPU Data Share Register", 
                "offset": 80, 
                "word-length": 8
            }, 
            "CPU_DATA_SHARE_1": {
                "bits": {
                    "63:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Data to be shared by internal CPU and external 0x\nCPU. ", 
                        "name": "CPU_DATA_SHARE"
                    }
                }, 
                "description": "CPU Data Share 1 Register", 
                "offset": 88, 
                "word-length": 8
            }, 
            "CPU_RESOURCE_ARBITER": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "GNT signal for external CPU.\n1 ", 
                        "name": "EXT_CPU_GNT"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "REQ signal for external CPU.\nWhen CPU need to access critical section, it asserts REQ signal for arbitration. When granted by arbiter, the GNT signal will be asserted to inform the requester. The requester keeps asserting the REQ signal to lock the arbiter. When done, the requester deasserts REQ to give chance to the other requester. 1 0 ", 
                        "name": "EXT_CPU_REQ"
                    }, 
                    "7:2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "CPU Resource Arbiter Register", 
                "offset": 64, 
                "word-length": 1
            }, 
            "ENG_DET_INT_EN": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "4:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "It is used to gate energy detect status interrupt\nset \"1\" to enable interrupt Bit 0 map to port 0 Energy detection ..... Bit 4 map to port 4 Energy detection ", 
                        "name": "ENG_DET_INT_EN"
                    }, 
                    "8:5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }
                }, 
                "description": "Energy Detection Interrupt Enable Register", 
                "offset": 40, 
                "word-length": 2
            }, 
            "IMP_SLEEP_TIMER": {
                "bits": {
                    "12:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "IMP Sleep Timer.\nThe configuration value of IMP port (port 8) sleep timer to indicate the desired sleep recovery time(i.e. wake-up time). When the timer is set by the CPU to a non-zero value. it puts the IMP port to sleep. The wake-up time is the set value decrease 1. The unit is 1 us ", 
                        "name": "IMP_SLEEP_TIMER"
                    }, 
                    "15:13": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "IMP Port (port 8) Sleep Timer Register", 
                "offset": 16, 
                "word-length": 2
            }, 
            "INT_EN": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Interrupt Enable Register.\nTo control individual interrupt enable bits for each interrupt type 1 = enable 0 = disable Bit 31:25 - Reserved Bit 24:16 - linkStatusChangeEnable[8:0]. 9 bit field indicating that the link status change interrupt is enable or not. -Bit 20:16 = port 4 - port 0 -Bit 24:21 = Reserved Bit 15 - LPI Status Change Interrupt Enable Bits 14:9 - Reserved Bit 8 - arbiter GNT interrupt 1 bit field indicating arbiter grant interrupt is enable or not. Bits 7 - Internal Memory 2-bit Error Detection Interrupt Enable Bit 6 - Port 7 Sleep Timer Interrupt Enable Bit 5 - ReservedBit 4 - Time Sync(1588) interrupt enable Bit 3 - Internal CPU to External Host Mailbox Doorbell Interrupt Bit 2 - Internal CPU to External Host Semaphore Interrupt 1 bit field indicating internal CPU trigger an interrupt to external CPU is enable or not. Bit 1:0 - impSleepTimerRunningEnable[1:0] 2 bit field indicating that IMP sleep interrupt is enable or not. -Bit 1 = IMP1 Port (WAN / Port 5) -Bit 0 = IMP0 Port (Port 8) ", 
                        "name": "INT_EN"
                    }
                }, 
                "description": "External Host Interrupt Enable Register", 
                "offset": 8, 
                "word-length": 4
            }, 
            "INT_STS": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Interrupt Status Register.\nThis register contains the raw interrupt status bits. Only those active interrupt status bits which are enabled in page 03h, addr 04h will generate the interrupt to the host. The status bits with interrupt disabled won't generate the interrupt. CPU write a \"1\" to the interrupt status register to clear the corresponding interrupt status bit. Bit 31:25 - Reserved Bit 24:16 - linkStatusChangeInterrupt[8:0]. 9 bit field indicating that the its link status has changed. (enable by page: 0x03, Offset: 0x24-0x25 linkStatusChangeInterrupt Enable register or by page: 0x03, Offset: 0x28-0x29 Energy detection Interrupt Enable register) -Bit 20:16 = port 4 - port 0 -Bit 24:21 = Reserved Bit 15 - LPI Status Change Interrupt Bits 14:9 - Reserved Bit 8 - arbiter GNT interrupt 1 bit field indicating resource arbiter grant interrupt when catch the rising edge of the external CPU GNT signal. Bit 7 - Internal Memory 2-bit Error Detection Interrupt Bit 6 - Port 7 Sleep Timer Interrupt Bit 5 - ReservedBit 4 - Time Sync(1588) interrupt Bit 3 - Internal CPU to External Host Mailbox Doorbell Interrupt Bit 2 - Internal CPU to External Host Semaphore Interrupt 1 bit field indicating internal CPU trigger an interrupt to external CPU. Bit 1:0 - impSleepTimerRunningInterrupt[1:0] 2 bit field indicating which of the timers has been triggered. -Bit 1 = IMP1 Port (WAN / Port 5) -Bit 0 = IMP0 Port (Port 8) ", 
                        "name": "INT_STS"
                    }
                }, 
                "description": "External Host Raw Interrupt Status Register", 
                "offset": 0, 
                "word-length": 4
            }, 
            "INT_TRIGGER": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "external-to-internal CPU Semaphore interrupt.\nWhen the bit is set to 1, external CPU trigger an interrupt to internal CPU. Hardware self-clear. ", 
                        "name": "EXT_CPU_INT"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "EXT CPU to INT CPU Mailbox doorbell interrupt \nWhen the bit is set to 1, external CPU trigger an interrupt to internal CPU for Mailbox doorbell. Hardware self-clear. ", 
                        "name": "EXT_CPU_DOORBELL"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "INT CPU to EXT CPU Mailbox doorbell interrupt \nWhen the bit is set to 1, internal CPU trigger an interrupt to external CPU for Mailbox doorbell. Hardware self-clear. ", 
                        "name": "INT_CPU_DOORBELL"
                    }, 
                    "31:3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Interrupt Trigger Register", 
                "offset": 32, 
                "word-length": 4
            }, 
            "LINK_STS_INT_EN": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 511, 
                        "description": "It is used to gate link status interrupt\nset \"1\" to enable interrupt Bit 0 map to port 0 link status ..... Bit 8 map to port 8 link status ", 
                        "name": "LINK_STS_INT_EN"
                    }
                }, 
                "description": "Link Status Interrupt Enable Register", 
                "offset": 36, 
                "word-length": 2
            }, 
            "LPI_STS_CHG_INT_EN": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 511, 
                        "description": "It is used to gate LPI Status Change Interrupt.\nLPI Status Change Interrupt is only used to inform internal CPU that at least one of the ports has LPI status change.  1: Enable Interrupt.   0: Disable Interrupt. Bit [0:5]: Port 0 - Port 5 Bit 6: Reserved  Bit 7: Port 7 Bit 8: Port 8 (IMP port) ", 
                        "name": "LPI_STS_CHG_INT_EN"
                    }
                }, 
                "description": "LPI Status Change Interrupt Enable Register", 
                "offset": 42, 
                "word-length": 2
            }, 
            "PORT_SLEEP_STS": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "IMP Port(port8) Sleep Status.\n0 = IMP port is not in IMP_Sleep mode whenever either reset or the counter of IMP SLEEP Timer is equal to zero.(Note: the port is in IMP_SLEEP INIT state) 1 = IMP port is in IMP_Sleep mode when the counter of IMP Sleep Timer is not equal to zero.(Note: the port is not in IMP_SLEEP INIT state) ", 
                        "name": "IMP_PORT_SLEEP_STS"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "WAN Port(port5) Sleep Status.\n0 = WAN port is not in IMP_Sleep mode whenever either reset or the counter of WAN SLEEP Timer is equal to zero.(Note: the port is in IMP_SLEEP INIT state) 1 = WAN port is in IMP_Sleep mode when the counter of WAN Sleep Timer is not equal to zero.(Note: the port is not in IMP_SLEEP INIT state) ", 
                        "name": "WAN_PORT_SLEEP_STS"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port 7 Sleep Status.\n0 = port 7 is not in IMP_Sleep mode whenever either reset or the counter of port 7 Sleep Timer is equal to zero.(Note: the port is in IMP_SLEEP INIT state) 1 = port7 is in IMP_Sleep mode when the counter of port 7 Sleep Timer is not equal to zero.(Note: the port is not in IMP_SLEEP INIT state) ", 
                        "name": "PORT7_SLEEP_STS"
                    }, 
                    "7:3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port Sleep Status Register", 
                "offset": 24, 
                "word-length": 1
            }, 
            "PPPOE_SESSION_PARSE_EN": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 34916, 
                        "description": "This EtherType value is used by the parser to\nidentify a PPPOE Session stage packet with 0, 1, or 2 VLAN headers and IPV4/IPV6 PPP payload. The field is used only when hardware parsing of PPPOE Session packets is enabled. ", 
                        "name": "PPPOE_SESSION_ETYPE"
                    }, 
                    "24:16 PPPOE_SESSION_PARSE_E": {
                        "R/W": "This configuration bit can be set by software to", 
                        "default": 0, 
                        "description": "0x\nenable parsing of PPPOE Session stage packets from each ingress port. 1: Enable parsing of PPPOE Session Stage version 1 and type 1 packets 0: Disable parsing of PPPOE Session Stage version 1 and type 1 packets (legacy) Bit[24]: Port 8 (IMP Port) Bit[23]: Port 7 Bit[22]: Reserved Bit[21:16]: Port 5 - Port 0 ", 
                        "name": "R/W"
                    }, 
                    "31:25": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "PPPoE Session Packet Parsing Enable Register", 
                "offset": 128, 
                "word-length": 4
            }, 
            "WAN_SLEEP_TIMER": {
                "bits": {
                    "12:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "WAN Sleep Timer.\nThe configuration value of port 5 sleep timer to indicate the desired sleep recovery time(i.e. wake-up time). When the timer is set by the CPU to a non-zero value. it puts the corresponding WAN port to sleep. The wake-up time is the set value decrease 1. The unit is 1 us ", 
                        "name": "WAN_SLEEP_TIMER"
                    }, 
                    "15:13": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "WAN Port Sleep Timer Register", 
                "offset": 20, 
                "word-length": 2
            }
        }
    }, 
    "4": {
        "addresses": {
            "ARL_BIN_FULL_CNTR": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ARL Bin Full Counter\nWhen there is no room to insert this SA into the ARL entry in current SA learning stage, this counter will increase one to indicate. At the same time, whether this packet is copied to the IMP port with reason code \"SA_Learning\" depend on the ARL_BIN_FULL_FWD_EN is enabled or not. This counter is shared for all ingress ports. ", 
                        "name": "ARL_BIN_FUL_CNTR"
                    }
                }, 
                "description": "ARL Bin Full Counter Register", 
                "offset": 112, 
                "word-length": 4
            }, 
            "ARL_BIN_FULL_FWD": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ARL Bin Full Forward Enable\n0: Disable When there is no room to insert this SA into the ARL entry in current SA learning stage, this packet will not be copied to the IMP port. 1: Enable When there is no room to insert this SA into the ARL entry in current SA learning stage, this packet will be copied to the IMP port with reason code \"SA_Learning\". ", 
                        "name": "ARL_BIN_FULL_FWD_EN"
                    }, 
                    "15:1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "Reserved"
                    }
                }, 
                "description": "ARL Bin Full Forward Enable Register", 
                "offset": 116, 
                "word-length": 2
            }, 
            "BPDU_MCADDR": {
                "bits": {
                    "47:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "BPDU Multicast Address 1.\nReset Value: 0x180c2000000 (not release to customer). Defaults to the 802.1 defined reserved multicast address for the Bridge Group #Address. Programming to an alternate value allows support of proprietary #protocols in place of the normal Spanning Tree Protocol. Frames with a matching #DA to this address will be forwarded only to the designated management port #(IMP). ", 
                        "name": "BPDU_MC_ADDR"
                    }
                }, 
                "description": "BPDU Multicast Address Register", 
                "offset": 4, 
                "word-length": 6
            }, 
            "GARLCFG": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Disable The hash function for the ARL such that \nentries are direct mapped to the table. The hash function is enabled as the default for the chip ARL, but can be disabled by setting this bit. ", 
                        "name": "HASH_DISABLE"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Age Accelerate, test only.\n1: Accelerate 109 times for age process. 0: Keep original age process. ", 
                        "name": "AGE_ACC"
                    }, 
                    "7:3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }
                }, 
                "description": "Global ARL Configuration Register", 
                "offset": 0, 
                "word-length": 1
            }, 
            "MPORTVEC0": {
                "bits": {
                    "31:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Multiport Vector 0.\nA bit mask corresponding to the physical ports on the chip. A frame with a DA matching the content of the Multiport Address 0 register will be forwarded to each port with a bit set in the Multiport Vector 0 bit map. Bits 0-5: Port 0-5. Bit 6: reserved. Bit 7: Port 7. Bit 8: Port 8 (IMP). ", 
                        "name": "PORT_VCTR"
                    }
                }, 
                "description": "Multiport Vector 0 Register", 
                "offset": 24, 
                "word-length": 4
            }, 
            "MPORTVEC1": {
                "bits": {
                    "31:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Multiport Vector 1\nA bit mask corresponding to the physical ports on the chip. A frame with a DA matching the content of the Multiport Address 1 register will be forwarded to each port with a bit set in the Multiport Vector 1 bit map. Bits 0-5: Port 0-5. Bit 6: reserved. Bit 7: Port 7. Bit 8: Port 8(IMP) ", 
                        "name": "PORT_VCTR"
                    }
                }, 
                "description": "Multiport Vector 1 Register", 
                "offset": 40, 
                "word-length": 4
            }, 
            "MPORTVEC2": {
                "bits": {
                    "31:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Multiport Vector 2.\nA bit mask corresponding to the physical ports on the chip. A frame with a DA matching the content of the Multiport Address 2 register will be forwarded to each port with a bit set in the Multiport Vector 2 bit map. Bits 0-5: Port 0-5. Bit 6: reserved. Bit 7: Port 7. Bit 8: Port 8(IMP). ", 
                        "name": "PORT_VCTR"
                    }
                }, 
                "description": "Multiport Vector 2 Register", 
                "offset": 56, 
                "word-length": 4
            }, 
            "MPORTVEC3": {
                "bits": {
                    "31:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Multiport Vector 3.\nA bit mask corresponding to the physical ports on the chip. A frame with a DA matching the content of the Multiport Address 3 register will be forwarded to each port with a bit set in the Multiport Vector 3 bit map. Bits 0-5: Port 0-5. Bit 6: reserved. Bit 7: Port 7. Bit 8: Port 8(IMP). ", 
                        "name": "PORT_VCTR"
                    }
                }, 
                "description": "Multiport Vector 3 Register", 
                "offset": 72, 
                "word-length": 4
            }, 
            "MPORTVEC4": {
                "bits": {
                    "31:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Multiport Vector 4.\nA bit mask corresponding to the physical ports on the chip. A frame with a DA matching the content of the Multiport Address 4 register will be forwarded to each port with a bit set in the Multiport Vector 4 bit map. Bits 0-5: Port 0-5. Bit 6: reserved. Bit 7: Port 7. Bit 8: Port 8(IMP). ", 
                        "name": "PORT_VCTR"
                    }
                }, 
                "description": "Multiport Vector 4 Register", 
                "offset": 88, 
                "word-length": 4
            }, 
            "MPORTVEC5": {
                "bits": {
                    "31:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Multiport Vector 5.\nA bit mask corresponding to the physical ports on the chip. A frame with a DA matching the content of the Multiport Address 5 register will be forwarded to each port with a bit set in the Multiport Vector 5 bit map. Bits 0-5: Port 0-5. Bit 6: reserved. Bit 7: Port 7. Bit 8: Port 8(IMP). ", 
                        "name": "PORT_VCTR"
                    }
                }, 
                "description": "Multiport Vector 5 Register", 
                "offset": 104, 
                "word-length": 4
            }, 
            "MULTIPORT_ADDR0": {
                "bits": {
                    "47:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Multiport Address 0.\nAllows a frames with a matching DA to this address to be forwarded to any programmable group of ports on the chip, as defined in the bit map in the Multiport Vector 0 register. ", 
                        "name": "MPORT_ADDR"
                    }, 
                    "63:48": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Multiport Ethernet Type 0\nAllows a frames with a matching MPORT_E_TYPE to this Length Type field to be forwarded to any programmable group of ports on the chip, as defined in the bit map in the Multiport Vector 0 register. Must be enabled using the MPORT_CTRL0 bit in the MultiPort Control register. ", 
                        "name": "MPORT_E_TYPE"
                    }
                }, 
                "description": "Multiport Address 0 Register (Default for TS)", 
                "offset": 16, 
                "word-length": 8
            }, 
            "MULTIPORT_ADDR1": {
                "bits": {
                    "47:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Multiport Address 1.\nAllows a frames with a matching DA to this address to be forwarded to any programmable group of ports on the chip, as defined in the bit map in the Multiport Vector 1 register. ", 
                        "name": "MPORT_ADDR"
                    }, 
                    "63:48": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Multiport Ethernet Type 1\nAllows a frames with a matching MPORT_E_TYPE to this Length Type field to be forwarded to any programmable group of ports on the chip, as defined in the bit map in the Multiport Vector 1 register. Must be enabled using the MPORT_CTRL1 bit in the MultiPort Control register. ", 
                        "name": "MPORT_E_TYPE"
                    }
                }, 
                "description": "Multiport Address 1 Register", 
                "offset": 32, 
                "word-length": 8
            }, 
            "MULTIPORT_ADDR2": {
                "bits": {
                    "47:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Multiport Address 2.\nAllows a frames with a matching DA to this address to be forwarded to any programmable group of ports on the chip, as defined in the bit map in the Multiport Vector 2 register. ", 
                        "name": "MPORT_ADDR"
                    }, 
                    "63:48": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Multiport Ethernet Type 2\nAllows a frames with a matching MPORT_E_TYPE to this Length Type field to be forwarded to any programmable group of ports on the chip, as defined in the bit map in the Multiport Vector 2 register. Must be enabled using the MPORT_CTRL2 bit in the MultiPort Control register. ", 
                        "name": "MPORT_E_TYPE"
                    }
                }, 
                "description": "Multiport Address 2 Register", 
                "offset": 48, 
                "word-length": 8
            }, 
            "MULTIPORT_ADDR3": {
                "bits": {
                    "47:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Multiport Address 3.\nAllows a frames with a matching DA to this address to be forwarded to any programmable group of ports on the chip, as defined in the bit map in the Multiport Vector 3 register. ", 
                        "name": "MPORT_ADDR"
                    }, 
                    "63:48": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Multiport Ethernet Type 3\nAllows a frames with a matching MPORT_E_TYPE to this Length Type field to be forwarded to any programmable group of ports on the chip, as defined in the bit map in the Multiport Vector 3 register. Must be enabled using the MPORT_CTRL3 bit in the MultiPort Control register. ", 
                        "name": "MPORT_E_TYPE"
                    }
                }, 
                "description": "Multiport Address 3 Register", 
                "offset": 64, 
                "word-length": 8
            }, 
            "MULTIPORT_ADDR4": {
                "bits": {
                    "47:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Multiport Address 4.\nAllows a frames with a matching DA to this address to be forwarded to any programmable group of ports on the chip, as defined in the bit map in the Multiport Vector 4 register. ", 
                        "name": "MPORT_ADDR"
                    }, 
                    "63:48": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Multiport Ethernet Type 4\nAllows a frames with a matching MPORT_E_TYPE to this Length Type field to be forwarded to any programmable group of ports on the chip, as defined in the bit map in the Multiport Vector 4 register. Must be enabled using the MPORT_CTRL4 bit in the MultiPort Control register. ", 
                        "name": "MPORT_E_TYPE"
                    }
                }, 
                "description": "Multiport Address 4 Register", 
                "offset": 80, 
                "word-length": 8
            }, 
            "MULTIPORT_ADDR5": {
                "bits": {
                    "47:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Multiport Address 5.\nAllows a frames with a matching DA to this address to be forwarded to any programmable group of ports on the chip, as defined in the bit map in the Multiport Vector 5 register. ", 
                        "name": "MPORT_ADDR"
                    }, 
                    "63:48": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Multiport Ethernet Type 5\nAllows a frames with a matching MPORT_E_TYPE to this Length Type field to be forwarded to any programmable group of ports on the chip, as defined in the bit map in the Multiport Vector 5 register. Must be enabled using the MPORT_CTRL5 bit in the MultiPort Control register. ", 
                        "name": "MPORT_E_TYPE"
                    }
                }, 
                "description": "Multiport Address 5 Register", 
                "offset": 96, 
                "word-length": 8
            }, 
            "MULTI_PORT_CTL": {
                "bits": {
                    "11:10": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Multiport 5 Control.\n2'b00: Disable Multiport 5 Forward 2'b10: Compare MPORT_ADD5 only, Forward based on MPORT_Vector 5 if matched 2'b01: Compare MPORT_ETYPE5 only, Forward based on MPORT_Vector 5 if matched 2'b11: Compare MPORT_ETYPE5 and MPORT_ADD5, Forward based on MPORT_Vector 5 if matched ", 
                        "name": "MPORT_CTRL5"
                    }, 
                    "13:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "MPORT_DA_HIT_EN"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Mport 0 Time Sync Enable\n 1: Packet will be time stamped if forwarded to CPU. MPORT_VECTOR0 should be programed to CPU only if the bit is set   0: Packet will not be time-stamped ", 
                        "name": "MPORT0_TS_EN"
                    }, 
                    "1:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Multiport 0 Control.\n2'b00: Disable Multiport 0 Forward 2'b10: Compare MPORT_ADD0 only, Forward based on MPORT_Vector 0 if matched 2'b01: Compare MPORT_ETYPE0 only, Forward based on MPORT_Vector 0 if matched 2'b11: Compare MPORT_ETYPE0 and MPORT_ADD0, Forward based on MPORT_Vector 0 if matched ", 
                        "name": "MPORT_CTRL0"
                    }, 
                    "3:2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Multiport 1 Control.\n2'b00: Disable Multiport 1 Forward 2'b10: Compare MPORT_ADD1 only, Forward based on MPORT_Vector 1 if matched 2'b01: Compare MPORT_ETYPE1 only, Forward based on MPORT_Vector 1 if matched 2'b11: Compare MPORT_ETYPE1 and MPORT_ADD1, Forward based on MPORT_Vector 1 if matched ", 
                        "name": "MPORT_CTRL1"
                    }, 
                    "5:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Multiport 2 Control.\n2'b00: Disable Multiport 2 Forward 2'b10: Compare MPORT_ADD2 only, Forward based on MPORT_Vector 2 if matched 2'b01: Compare MPORT_ETYPE2 only, Forward based on MPORT_Vector 2 if matched 2'b11: Compare MPORT_ETYPE2 and MPORT_ADD2, Forward based on MPORT_Vector 2 if matched ", 
                        "name": "MPORT_CTRL2"
                    }, 
                    "7:6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Multiport 3 Control.\n2'b00: Disable Multiport 3 Forward 2'b10: Compare MPORT_ADD3 only, Forward based on MPORT_Vector 3 if matched 2'b01: Compare MPORT_ETYPE3 only, Forward based on MPORT_Vector 3 if matched 2'b11: Compare MPORT_ETYPE3 and MPORT_ADD3, Forward based on MPORT_Vector 3 if matched ", 
                        "name": "MPORT_CTRL3"
                    }, 
                    "9:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Multiport 4 Control.\n2'b00: Disable Multiport 4 Forward 2'b10: Compare MPORT_ADD4 only, Forward based on MPORT_Vector 4 if matched 2'b01: Compare MPORT_ETYPE4 only, Forward based on MPORT_Vector 4 if matched 2'b11: Compare MPORT_ETYPE4 and MPORT_ADD4, Forward based on MPORT_Vector 4 if matched ", 
                        "name": "MPORT_CTRL4"
                    }
                }, 
                "description": "Multiport Control Register", 
                "offset": 14, 
                "word-length": 2
            }
        }
    }, 
    "5": {
        "addresses": {
            "ARLA_FWD_ENTRY0": {
                "bits": {
                    "10:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ARL MODE\n00: Forward according to FWD_MAP only.  01: Drop if the entry is matched as a destination.   10: Drop if the entry is matched as a source.   11: Copy to CPU, in addition to forwarding according to FWD_MAP.  01,10 and 11 can only be used when the entry is Static. 8:0 PORTID Bit[8]: CPU Port/MII Port Bit[7:0]: Port 7~0 If system turn off multicast address scheme and MAC address is unicast type and, the bit[3:0] stands for Unicast Forward PortID. Bit[8:4]: Reserved Bit[3:0]: Port ID/Port Number which identifies where the station with unique MACADDR_N is connected. ", 
                        "name": "ARL_CON"
                    }, 
                    "13:11": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Priority Bit for DA MAC based QoS\n", 
                        "name": "ARL_PRI"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Aging\nSet to indicate that an address entry has been learned or accessed. Reset by the internal aging algorithm. If the internal aging process detects a Valid entry has remained unused for period set by the AGE_TIME, and the entry has not been marked as Static, the entry will have the Valid bit cleared. The Age bit is ignored if the entry has been marked as Static. ", 
                        "name": "ARL_AGE"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Static.\nSet to indicate that the entry is controlled by the external management processor, and automatic learning and aging of the entry will not take place. When cleared, the internal learning and aging process will control the validity of the entry. ", 
                        "name": "ARL_STATIC"
                    }, 
                    "16": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Valid.\nSet to indicate that a valid MAC address is stored in the MACADDR0 field, and that the entry has not aged out or been freed by the management processor. Reset when an entry is empty, the address has been aged out by the internal aging process, or the external management processor has invalidated the entry. Automatic learning will take place if an address location is not valid and has not been marked as static. ", 
                        "name": "ARL_VALID"
                    }, 
                    "31:17": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "ARL FWD Entry 0 Register", 
                "offset": 24, 
                "word-length": 4
            }, 
            "ARLA_FWD_ENTRY1": {
                "bits": {
                    "10:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ARL MODE\n00: Forward according to FWD_MAP only.  01: Drop if the entry is matched as a destination.   10: Drop if the entry is matched as a source.   11: Copy to CPU, in addition to forwarding according to FWD_MAP.  01,10 and 11 can only be used when the entry is Static. 8:0 PORTID Bit[8]: CPU Port/MII Port Bit[7:0]: Port 7~0 If system turn off multicast address scheme and MAC address is unicast type and, the bit[3:0] stands for Unicast Forward PortID. Bit[8:4]: Reserved Bit[3:0]: Port ID/Port Number which identifies where the station with unique MACADDR_N is connected. ", 
                        "name": "ARL_CON"
                    }, 
                    "13:11": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Priority Bit for DA MAC based QoS\n", 
                        "name": "ARL_PRI"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Aging\nSet to indicate that an address entry has been learned or accessed. Reset by the internal aging algorithm. If the internal aging process detects a Valid entry has remained unused for period set by the AGE_TIME, and the entry has not been marked as Static, the entry will have the Valid bit cleared. The Age bit is ignored if the entry has been marked as Static. ", 
                        "name": "ARL_AGE"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Static.\nSet to indicate that the entry is controlled by the external management processor, and automatic learning and aging of the entry will not take place. When cleared, the internal learning and aging process will control the validity of the entry. ", 
                        "name": "ARL_STATIC"
                    }, 
                    "16": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Valid.\nSet to indicate that a valid MAC address is stored in the MACADDR1 field, and that the entry has not aged out or been freed by the management processor. Reset when an entry is empty, the address has been aged out by the internal aging process, or the external management processor has invalidated the entry. Automatic learning will take place if an address location is not valid and has not been marked as static. ", 
                        "name": "ARL_VALID"
                    }, 
                    "31:17": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "ARL FWD Entry 1 Register", 
                "offset": 40, 
                "word-length": 4
            }, 
            "ARLA_FWD_ENTRY2": {
                "bits": {
                    "10:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ARL MODE\n00: Forward according to FWD_MAP only.  01: Drop if the entry is matched as a destination.   10: Drop if the entry is matched as a source.   11: Copy to CPU, in addition to forwarding according to FWD_MAP.  01,10 and 11 can only be used when the entry is Static. 8:0 PORTID Bit[8]: CPU Port/MII Port Bit[7:0]: Port 7~0 If system turn off multicast address scheme and MAC address is unicast type and, the bit[3:0] stands for Unicast Forward PortID. Bit[8:4]: Reserved Bit[3:0]: Port ID/Port Number which identifies where the station with unique MACADDR_N is connected. ", 
                        "name": "ARL_CON"
                    }, 
                    "13:11": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Priority Bit for DA MAC based QoS\n", 
                        "name": "ARL_PRI"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Aging\nSet to indicate that an address entry has been learned or accessed. Reset by the internal aging algorithm. If the internal aging process detects a Valid entry has remained unused for period set by the AGE_TIME, and the entry has not been marked as Static, the entry will have the Valid bit cleared. The Age bit is ignored if the entry has been marked as Static. ", 
                        "name": "ARL_AGE"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Static.\nSet to indicate that the entry is controlled by the external management processor, and automatic learning and aging of the entry will not take place. When cleared, the internal learning and aging process will control the validity of the entry. ", 
                        "name": "ARL_STATIC"
                    }, 
                    "16": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Valid.\nSet to indicate that a valid MAC address is stored in the MACADDR2 field, and that the entry has not aged out or been freed by the management processor. Reset when an entry is empty, the address has been aged out by the internal aging process, or the external management processor has invalidated the entry. Automatic learning will take place if an address location is not valid and has not been marked as static. ", 
                        "name": "ARL_VALID"
                    }, 
                    "31:17": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "ARL FWD Entry 2 Register", 
                "offset": 56, 
                "word-length": 4
            }, 
            "ARLA_FWD_ENTRY3": {
                "bits": {
                    "10:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ARL MODE\n00: Forward according to FWD_MAP only.  01: Drop if the entry is matched as a destination.   10: Drop if the entry is matched as a source.   11: Copy to CPU, in addition to forwarding according to FWD_MAP.  01,10 and 11 can only be used when the entry is Static. 8:0 PORTID Bit[8]: CPU Port/MII Port Bit[7:0]: Port 7~0 If system turn off multicast address scheme and MAC address is unicast type and, the bit[3:0] stands for Unicast Forward PortID. Bit[8:4]: Reserved Bit[3:0]: Port ID/Port Number which identifies where the station with unique MACADDR_N is connected. ", 
                        "name": "ARL_CON"
                    }, 
                    "13:11": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Priority Bit for DA MAC based QoS\n", 
                        "name": "ARL_PRI"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Aging\nSet to indicate that an address entry has been learned or accessed. Reset by the internal aging algorithm. If the internal aging process detects a Valid entry has remained unused for period set by the AGE_TIME, and the entry has not been marked as Static, the entry will have the Valid bit cleared. The Age bit is ignored if the entry has been marked as Static. ", 
                        "name": "ARL_AGE"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Static.\nSet to indicate that the entry is controlled by the external management processor, and automatic learning and aging of the entry will not take place. When cleared, the internal learning and aging process will control the validity of the entry. ", 
                        "name": "ARL_STATIC"
                    }, 
                    "16": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Valid.\nSet to indicate that a valid MAC address is stored in the MACADDR3 field, and that the entry has not aged out or been freed by the management processor. Reset when an entry is empty, the address has been aged out by the internal aging process, or the external management processor has invalidated the entry. Automatic learning will take place if an address location is not valid and has not been marked as static. ", 
                        "name": "ARL_VALID"
                    }, 
                    "31:17": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "ARL FWD Entry 3 Register", 
                "offset": 72, 
                "word-length": 4
            }, 
            "ARLA_MAC": {
                "bits": {
                    "47:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "MAC Address Index.\nThe MAC address for which status is to be read or written. By writing the 48 bit SA or DA address, and initiating a read command, the complete ARL bin location is returned in the ARL Entry 0/1/2/3 locations. These entries are 64 bits wide. Initiating a write command will write the contents of ARL Entry 0/1/2/3 to the specified bin location (4 entries deep) and will overwrite the current contents of the bin, regardless of the status of the Valid bit(s) in each entry. ", 
                        "name": "MAC_ADDR_INDX"
                    }
                }, 
                "description": "MAC Address Index Register", 
                "offset": 2, 
                "word-length": 6
            }, 
            "ARLA_MACVID_ENTRY0": {
                "bits": {
                    "47:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "MAC Address 0.\n", 
                        "name": "ARL_MACADDR"
                    }, 
                    "59:48": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "VID0.\nThe VID0 register is used to write VID field of ARL table, or to read VID field of ARL table entry ARL FWD Entry 0 Register and MAC/VID Entry 0 Register compose a complete Entry in ARL Table while 802.1Q enabled Note: When the global SVL mode (Page 0x34, Address 0x00) or per port SVLmode (Page 0x34, Address 0x52-0x53) is selected and ARL_RW is \"Write\" in ARL Read/Write Control Register, the VID0 should be programmed to 0. ", 
                        "name": "VID"
                    }, 
                    "63:60": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "ARL MAC/VID Entry 0 Register", 
                "offset": 16, 
                "word-length": 8
            }, 
            "ARLA_MACVID_ENTRY1": {
                "bits": {
                    "47:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "MAC Address 1.\n", 
                        "name": "ARL_MACADDR"
                    }, 
                    "59:48": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "VID1.\nThe VID1 register is used to write VID field of ARL table, or to read VID field of ARL table entry ARL FWD Entry 1 Register and MAC/VID Entry 1 Register compose a complete Entry in ARL Table while 802.1Q enabled Note: When the global SVL mode (Page 0x34, Address 0x00) or per port SVL mode (Page 0x34, Address 0x52-0x53) is selected and ARL_RW is \"Write\" in ARL Read/Write Control Register, the VID1 should be programmed to 0. ", 
                        "name": "VID"
                    }, 
                    "63:60": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "ARL MAC/VID Entry 1 Register", 
                "offset": 32, 
                "word-length": 8
            }, 
            "ARLA_MACVID_ENTRY2": {
                "bits": {
                    "47:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "MAC Address 2.\n", 
                        "name": "ARL_MACADDR"
                    }, 
                    "59:48": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "VID2.\nThe VID2 register is used to write VID field of ARL table, or to read VID field of ARL table entry ARL FWD Entry 2 Register and MAC/VID Entry 2 Register compose a complete Entry in ARL Table while 802.1Q enabled Note: When the global SVL mode (Page 0x34, Address 0x00) or per port SVL mode (Page 0x34, Address 0x52-0x53) is selected and ARL_RW is \"Write\" in ARL Read/Write Control Register, the VID2 should be programmed to 0. ", 
                        "name": "VID"
                    }, 
                    "63:60": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "ARL MAC/VID Entry 2 Register", 
                "offset": 48, 
                "word-length": 8
            }, 
            "ARLA_MACVID_ENTRY3": {
                "bits": {
                    "47:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "MAC Address 3.\n", 
                        "name": "ARL_MACADDR"
                    }, 
                    "59:48": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "VID3.\nThe VID3 register is used to write VID field of ARL table, or to read VID field of ARL table entry ARL FWD Entry 3 Register and MAC/VID Entry 3 Register compose a complete Entry in ARL Table while 802.1Q enabled Note: When the global SVL mode (Page 0x34, Address 0x00) or per port SVL mode (Page 0x34, Address 0x52-0x53) is selected and ARL_RW is \"Write\" in ARL Read/Write Control Register, the VID3 should be programmed to 0. ", 
                        "name": "VID"
                    }, 
                    "63:60": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "ARL MAC/VID Entry 3 Register", 
                "offset": 64, 
                "word-length": 8
            }, 
            "ARLA_RWCTL": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ARL Read/Write.\n1 = Read, 0 = Write. ", 
                        "name": "ARL_RW"
                    }, 
                    "5:1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "IVL_SVL_SELECT"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Start/Done Command.\nWrite as 1 to initiate a read or write command, after first loading the MAC_ADDR_INDX register with the MAC address for which the ARL entry is to be read or written. The chip will reset the bit to indicate a write operation completed, or a read operation has completed and data from the bin entry is available in ARL Entry 0/1 Note that both ARL Entry 0 and 1 are both always read/written by the chip when accessing the address table locations in memory. ", 
                        "name": "ARL_STRTDN"
                    }
                }, 
                "description": "ARL Read/Write Control Register", 
                "offset": 0, 
                "word-length": 1
            }, 
            "ARLA_SRCH_ADR": {
                "bits": {
                    "14:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ARL Address.\n15 bit internal representation of the address of the ARL entry currently being accessed by the ARL search routine. This is not a direct address of the ARL location, and is intended for factory test/diagnostic use only. ", 
                        "name": "ARLA_SRCH_ADDRESS"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ARL Address Valid.\nIndicates the lower 15 bits of this register contain a valid internal representation of the ARL entry currently being accessed. Intended for factory test/diagnostic use only. ", 
                        "name": "ARLA_SRCH_ADR_VALID"
                    }
                }, 
                "description": "ARL Search Address Register", 
                "offset": 81, 
                "word-length": 2
            }, 
            "ARLA_SRCH_CTL": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ARL Search Result Valid\nAvailable in the ARL Search Result register. Reset by a host read to the ARL Search Result register 1, which will cause the ARL search process to continue through the ARL entries until the next entry is found with a Valid bit is set.(Note: should not reset by a host read to ARL Search VID Result Register. The correct process of reading a ARL Entry after having searched a valid one: Read ARL Search VID Result Register : Read ARL Search Result Register 1) ", 
                        "name": "ARLA_SRCH_VLID"
                    }, 
                    "6:1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Start/Done.\nWrite as 1 to initiate a sequential search of the ARL entries, returning each entry that is currently occupied (Valid = 1 and AGE = 0) in the ARL Search Result register. Reading the ARL Search Result Register causes the ARL search to continue. The chip will clear this bit to indicate the entire ARL entry database has been searched.) ", 
                        "name": "ARLA_SRCH_STDN"
                    }
                }, 
                "description": "ARL Search Control Register", 
                "offset": 80, 
                "word-length": 1
            }, 
            "ARLA_SRCH_RSLT_0": {
                "bits": {
                    "10:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ARL control bit for ARL control mode\nenhancement ", 
                        "name": "ARL_CON_0"
                    }, 
                    "13:11": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Priority Bit For MAC based QoS.\n", 
                        "name": "ARLA_SRCH_RSLT_PRI_0"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Age.\nSet to indicate that an address entry has been learned or accessed. Reset by the internal aging algorithm. If the internal aging process detects a Valid entry has remained unused for the period set by the AGE_TIME, and the entry has not been marked as Static, the entry will have the Valid bit cleared. The Age bit is ignored if the entry has been marked as Static. ", 
                        "name": "ARLA_SRCH_RSLT_AGE_0"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Static.\nSet to indicate that the entry is controlled by the external management processor, and automatic learning and aging of the entry will not take place. When cleared, the internal learning and aging process will control the validity of the entry. ", 
                        "name": "ARLA_SRCH_RSLT_STATIC_"
                    }, 
                    "16": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Valid.\nSet to indicate that a valid MAC address is stored in the MACADDR field, and that the entry has not aged out or been freed by the management processor. Reset when an entry is empty, the address has been aged out by the internal aging process, or the external management processor has invalidated the entry. Automatic learning will take place if an address location is not valid and has not been marked as static. ", 
                        "name": "ARLA_SRCH_RSLT_VLID_0"
                    }, 
                    "31:17": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port Identification\nIf system turn on multicast address scheme and MAC address is multicast type and, the bit[8:0] stands for Multicast Group Forward Portmap. Bit[8]: CPU Port/MII Port Bit[7:0]: Port 7~0 If system turn off multicast address scheme and MAC address is unicast type and, the bit[3:0] stands for Unicast Forward PortID. Bit[8:4]: Reserved Bit[3:0]: Port ID/Port Number which identifies where the station with unique MACADDR_N is connected. ", 
                        "name": "PORTID_0"
                    }
                }, 
                "description": "ARL Search Result 0 Register", 
                "offset": 104, 
                "word-length": 4
            }, 
            "ARLA_SRCH_RSLT_0_MACVID": {
                "bits": {
                    "47:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "MAC Address.\n", 
                        "name": "ARLA_SRCH_MACADDR_0"
                    }, 
                    "59:48": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ARL SEARCH VID RESULT.\nThe ARL Search VID Result Registers Keep the VID field in Valid ARL Entry indicated by ARL Search Function. ", 
                        "name": "ARLA_SRCH_RSLT_VID_0"
                    }, 
                    "63:60": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "ARL Search MAC/VID Result 0 Register", 
                "offset": 96, 
                "word-length": 8
            }, 
            "ARLA_SRCH_RSLT_1": {
                "bits": {
                    "10:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ARL control bit for ARL control mode\nenhancement ", 
                        "name": "ARL_CON_1"
                    }, 
                    "13:11": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Priority Bit For MAC based QoS.\n", 
                        "name": "ARLA_SRCH_RSLT_PRI_1"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Age.\nSet to indicate that an address entry has been learned or accessed. Reset by the internal aging algorithm. If the internal aging process detects a Valid entry has remained unused for the period set by the AGE_TIME, and the entry has not been marked as Static, the entry will have the Valid bit cleared. The Age bit is ignored if the entry has been marked as Static. ", 
                        "name": "ARLA_SRCH_RSLT_AGE_1"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Static.\nSet to indicate that the entry is controlled by the external management processor, and automatic learning and aging of the entry will not take place. When cleared, the internal learning and aging process will control the validity of the entry. ", 
                        "name": "ARLA_SRCH_RSLT_STATIC_"
                    }, 
                    "16": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Valid.\nSet to indicate that a valid MAC address is stored in the MACADDR field, and that the entry has not aged out or been freed by the management processor. Reset when an entry is empty, the address has been aged out by the internal aging process, or the external management processor has invalidated the entry. Automatic learning will take place if an address location is not valid and has not been marked as static. ", 
                        "name": "ARLA_SRCH_RSLT_VLID_1"
                    }, 
                    "31:17": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port Identification\nIf system turn on multicast address scheme and MAC address is multicast type and, the bit[8:0] stands for Multicast Group Forward Portmap. Bit[8]: CPU Port/MII Port Bit[7:0]: Port 7~0 If system turn off multicast address scheme and MAC address is unicast type and, the bit[3:0] stands for Unicast Forward PortID. Bit[8:4]: Reserved Bit[3:0]: Port ID/Port Number which identifies where the station with unique MACADDR_N is connected. ", 
                        "name": "PORTID_1"
                    }
                }, 
                "description": "ARL Search Result 1 Register", 
                "offset": 120, 
                "word-length": 4
            }, 
            "ARLA_SRCH_RSLT_1_MACVID": {
                "bits": {
                    "47:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "MAC Address.\n", 
                        "name": "ARLA_SRCH_MACADDR_1"
                    }, 
                    "59:48": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ARL SEARCH VID RESULT.\nThe ARL Search VID Result Registers Keep the VID field in Valid ARL Entry indicated by ARL Search Function. ", 
                        "name": "ARLA_SRCH_RSLT_VID_1"
                    }, 
                    "63:60": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "ARL Search MAC/VID Result 1 Register", 
                "offset": 112, 
                "word-length": 8
            }, 
            "ARLA_VID": {
                "bits": {
                    "11:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "VID Index.\nThe MAC address for which status is to be read or written. By writing the 48 bit SA or DA address upon MAC Address Index, upon 12 bit VID Index Register if 802.1Q is enabled, and initiating a read command, the complete ARL bin location is returned in the ARL Entry 0 locations and VID Entry0. Both ARL entries are 64 bits wide. Both VID entries are 12 bits wide.Initiating a write command will write the contents of ARL Entry 0/ 1 and VID Entry 0/1 to the specified bin location and will overwrite the current contents of the bin, regardless of the status of the Valid bit(s) in each entry. Note: When software need to access the ARL entries in global SVL mode (Page 0x34, Address 0x00) or per port SVL mode (Page 0x34, Address 0x52-0x53), the VID index should be programmed to 0. ", 
                        "name": "ARLA_VIDTAB_INDX"
                    }, 
                    "15:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "ARLA_VIDTAB_RSRV0"
                    }
                }, 
                "description": "VID Index Register", 
                "offset": 8, 
                "word-length": 2
            }, 
            "ARLA_VTBL_ADDR": {
                "bits": {
                    "11:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "VLAN Table Address Index.\nThe VLAN Table Address Index Register is used to access VLAN Table Entry. Note: When \"Per Port IVL or SVL\" is selected by the Port IVL or SVL Control Register (Page 0x34, Address 0x52-0x53),  1. the VIDs are used in SVL ports MUST NOT be used in IVL ports.   2. the VID (0) should be programmed for the SVL ports.  ", 
                        "name": "VTBL_ADDR_INDEX"
                    }, 
                    "15:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "VTBL Address Index Register", 
                "offset": 129, 
                "word-length": 2
            }, 
            "ARLA_VTBL_ENTRY": {
                "bits": {
                    "17:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Untag Port Map.\nThe VLAN-tagged Frame forward to the destination ports corresponding bits set in the Map will be untagged. Bit [17]: Port 8(IMP), Bit [16]: Port 7, Bit [15]: Reserved, Bits [14:9]: Port 5-0. ", 
                        "name": "UNTAG_MAP"
                    }, 
                    "20:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Index for 8 spanning tree.\n", 
                        "name": "MSPT_INDEX"
                    }, 
                    "21": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "It indicate whether the packet forwarding should \nbe based on VLAN membership of based on ARL flow. 1: Based on VLAN membership (excluding ingress port) 0: Based on ARL flow. Note that the VLAN membership based forwarding mode is only used for certain ISP tagged packets received from ISP port when Falcon is operating in Double Tag mode. ", 
                        "name": "FWD_MODE"
                    }, 
                    "31:22": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Forward PORT MAP.\nThe VLAN-tagged Frame is allowed to be forwarded to the destination ports corresponding bits set in the Map. Bit [8]: Port 8(IMP), Bit [7]: Port 7, Bit [6]: Reserved, Bits [5:0]: Port 5-0. ", 
                        "name": "FWD_MAP"
                    }
                }, 
                "description": "VTBL Entry Register", 
                "offset": 131, 
                "word-length": 4
            }, 
            "ARLA_VTBL_RWCTRL": {
                "bits": {
                    "1:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "VTBL Read/Write/Clear-table\n11 10 01 00 ", 
                        "name": "ARLA_VTBL_RW_CLR"
                    }, 
                    "6:2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Start/Done.\nWrite as 1 to initiate a read or write or clear-table command. For Read or Write Command, the VTBL Address Index register should be loaded with the VLAN ID for which the VTBL entry is to be read or written. chip will reset the bit to indicate a write operation completed or a read operation has completed and data from the bin entry is available in VTBL Entry, or a clear-table operation has completed. ", 
                        "name": "ARLA_VTBL_STDN"
                    }
                }, 
                "description": "VTBL Read/Write/Clear Control Register", 
                "offset": 128, 
                "word-length": 1
            }
        }
    }, 
    "16": {
        "addresses": {
            "G_ANADV": {
                "bits": {
                    "10": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "ADV_PAUSE_CAP"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "ASY_PAUSE"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "write as 0, ignore on read.\n", 
                        "name": "RESERVED_1"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "REMOTE_FAULT"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "write as 0, ignore on read.\n", 
                        "name": "RESERVED_2"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "NEXT_PAGE"
                    }, 
                    "4:0": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "00001 = IEEE 802.3 CSMA/CD.\n", 
                        "name": "PROTOCOL_SEL"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "ADV_B10T"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "ADV_B10T_FDX"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "ADV_B100X"
                    }, 
                    "8": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "ADV_B100_FDX"
                    }, 
                    "9": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B100T4"
                    }
                }, 
                "description": "Auto-Negotiation Advertisement Register", 
                "offset": 8, 
                "word-length": 2
            }, 
            "G_ANEXP": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "LP_AN_ABI"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "PAGE_REC"
                    }, 
                    "15:7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ignore on read.\n", 
                        "name": "RESERVED_1"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "NEXT_PAGE_ABI"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "LP_NEXT_PAGE_ABI"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "PAR_DET_FAIL"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "NEXT_PAGE"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\nlocation, 0 receive location. ", 
                        "name": "NEXT_PAGE_ABLE"
                    }
                }, 
                "description": "Auto-Negotiation Expansion Register", 
                "offset": 12, 
                "word-length": 2
            }, 
            "G_ANLPA": {
                "bits": {
                    "10": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "PAUSE_CAP"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "link partners asymmetric pause bit.\n", 
                        "name": "LK_PAR_ASYM_CAP"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "write as 0, ignore on read.\n", 
                        "name": "RESERVED_1"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "REMOTE_FAULT"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 = link partner has not received link code word. ", 
                        "name": "ACKNOWLEDGE"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "NEXT_PAGE"
                    }, 
                    "4:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "link partners protocol selector (see IEEE spec for 0x\nencodings) ", 
                        "name": "PROTOCOL_SEL"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1\n0 capable. ", 
                        "name": "B10T_HD_CAP"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 capable. ", 
                        "name": "B10T_FD_CAP"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\ncapable 0 capable. ", 
                        "name": "B100_TXHD_CAP"
                    }, 
                    "8": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\ncapable 0 capable. ", 
                        "name": "B100_TXFD_CAP"
                    }, 
                    "9": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B100T4_CAP"
                    }
                }, 
                "description": "Auto-Negotiation Link Partner (LP) Ability Register", 
                "offset": 10, 
                "word-length": 2
            }, 
            "G_ANNXP": {
                "bits": {
                    "10:0": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "message code field or unformatted code field.\n", 
                        "name": "CODE_FIELD"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\nlocation, 0 receive location. ", 
                        "name": "TOGGLE"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n1000Base-T next pages) 0 ", 
                        "name": "ACKNOWLEDGE_2"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "MES_PAGE"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ignore on read.\n", 
                        "name": "RESERVED_1"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1 = additional next pages will follow,\n0 ", 
                        "name": "NEXT_PAGE"
                    }
                }, 
                "description": "Auto-Negotiation Next Page Transmit Register", 
                "offset": 14, 
                "word-length": 2
            }, 
            "G_AUX_CTL": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Shadow Registers:\n001 : 10 BASE-T 010 : Power Control 011 : IP Phone 100 : Misc Test 101 : Misc Test 2 110 : Manual IP Phone seed 111 : Misc Control ", 
                        "name": "SHADOW_REG"
                    }
                }, 
                "description": "Auxiliary Control Register", 
                "offset": 48, 
                "word-length": 2
            }, 
            "G_AUX_STS": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "No Description.", 
                        "name": "AUX_STS"
                    }
                }, 
                "description": "Auxiliary Status Register", 
                "offset": 50, 
                "word-length": 2
            }, 
            "G_B1000T_CTL": {
                "bits": {
                    "10": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "REPEATER_DTE"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "MAST_SLV_CONG_VALUE"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "MAST_SLV_CONG_EN"
                    }, 
                    "15:13": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1xx = Test Mode 4\n011 = Test Mode 3 010 = Test Mode 2 001 = Test Mode 1 000 = Normal Operation. ", 
                        "name": "TEST_MODE"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "write as 0, ignore on read.\n", 
                        "name": "RESERVED"
                    }, 
                    "8": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 capable. ", 
                        "name": "ADV_B1000T_HD"
                    }, 
                    "9": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 capable. ", 
                        "name": "ADV_B1000T_FD"
                    }
                }, 
                "description": "1000Base-T Control Register", 
                "offset": 18, 
                "word-length": 2
            }, 
            "G_B1000T_STS": {
                "bits": {
                    "10": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\ncapable, 0 capable. ", 
                        "name": "LP_B1000T_HD_CAP"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\ncapable, 0 capable. ", 
                        "name": "LP_B1000T_FD_CAP"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "REMOTE_REC_STS"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "LOCAL_REC_STS"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "MAST_SLV_CONG_STS"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 (cleared by restart_an, an_complete or reg read) ", 
                        "name": "MAST_SLV_CONG_FAULT"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Number of idle errors since last read.\n", 
                        "name": "IDLE_ERR_CNT"
                    }, 
                    "9:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ignore on read.\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "1000Base-T Status Register", 
                "offset": 20, 
                "word-length": 2
            }, 
            "G_DSP_COEFFICIENT": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "No Description\n", 
                        "name": "DSP_COEFFICIENT"
                    }
                }, 
                "description": "DSP Coefficient Read/Write Port Register", 
                "offset": 42, 
                "word-length": 2
            }, 
            "G_DSP_COEFFICIENT_ADDR": {
                "bits": {
                    "11:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "select DSP filter for coefficient read/write:\n1111 1110 1101 1100 1011 1010 1001 1000 0111 0110 0101 0100 0011 0010 0001 0000 note: NEXT[n] does not exist for channel n. If NEXT[n] is selected for channel n, all NEXT cancellers for that channel are selected when writing control bits. BIT 12 (CONTROL ALL FILTERS) MUST BE ZERO IN ORDER TO SELECT MISC, DCOFFSET, or FFE. ", 
                        "name": "FILTER_SEL"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "when this bit is set, writes to per-filter control bits \naffect all filters in the specified channel, regardless of bits 11:8 (when bit 15 is also set, writes to DSP control bits affect all echo, next, and dfe filters in the chip) ", 
                        "name": "ALL_FILTER_CTL"
                    }, 
                    "14:13": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "channel select for DSP coefficient read/writes\nand per-channel control/status register bits (marked by *): 11 = channel 3 10 = channel 2 01 = channel 1 00 = channel 0 ", 
                        "name": "CHANNEL_SEL"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "when this bit is set, writes to per-channel control \nbits affect all channels, regardless of bits 14:13 ", 
                        "name": "ALL_CHANNEL_CTL"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "selects which tap is to be read/written within the 0x\nselected filter (taps are numbered from 0 to n in chronological order (earliest to latest)) when filter select = 000 (misc. receiver regs): 0 = AGC A Register 1 = AGC B & IPRF Register 2 = MSE/Pair Status Register 3 = Soft Decision Register 4 = Phase Register 5 = WireMap/Skew & ECHO/NEXT & TX & ADC Register 6 -8 = reserved 9 = Frequency Register 10 = PLL Bandwidth and Path Metric Register 11 = PLL Phase Offset Register...to 31, 61:63 ", 
                        "name": "TAP_NUM"
                    }
                }, 
                "description": "DSP Coefficient Address Register", 
                "offset": 46, 
                "word-length": 2
            }, 
            "G_EXT_STS": {
                "bits": {
                    "11:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ignore on read.\n", 
                        "name": "RESERVED"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B1000T_HD_CAP"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B1000T_FD_CAP"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B1000X_HD_CAP"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B1000X_FD_CAP"
                    }
                }, 
                "description": "Extended Status Register", 
                "offset": 30, 
                "word-length": 2
            }, 
            "G_FALSE_CARR_CNT": {
                "bits": {
                    "15:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Number of invalid code groups received while\nsync_status = 1 since last cleared. Cleared by writing expansion register 4D bit 15 = 1. ", 
                        "name": "SERDES_BER_CNT"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Number of false carrier sense events since last\nread. Counts packets received with transmit error codes when TXERVIS bit in test register is set. Freezes at FFh. (Counts SerDes errors when register 1ch shadow 11011 bit 9 = 1 otherwise copper errors) ", 
                        "name": "REC_ERR_CNT"
                    }
                }, 
                "description": "False Carrier Sense Counter", 
                "offset": 38, 
                "word-length": 2
            }, 
            "G_INTERRUPT_MSK": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "No Description.", 
                        "name": "INTERRUPT_MSK"
                    }
                }, 
                "description": "Interrupt Mask Register", 
                "offset": 54, 
                "word-length": 2
            }, 
            "G_INTERRUPT_STS": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "No Description.", 
                        "name": "INTERRUPT_STS"
                    }
                }, 
                "description": "Interrupt Status Register", 
                "offset": 52, 
                "word-length": 2
            }, 
            "G_LPNXP": {
                "bits": {
                    "10:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "message code field or unformatted code field.\n", 
                        "name": "CODE_FIELD"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "TOGGLE"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n1000Base-T next pages) 0 ", 
                        "name": "ACKNOWLEDGE_2"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "MES_PAGE"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "ACK"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1 = additional next pages will follow,\n0 ", 
                        "name": "NEXT_PAGE"
                    }
                }, 
                "description": "Link Partner next Page Ability Register", 
                "offset": 16, 
                "word-length": 2
            }, 
            "G_MASTER_SLAVE_SEED": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Shadow Register:\n1 : HCD Status ", 
                        "name": "SEED"
                    }
                }, 
                "description": "Master/Slave Seed Register", 
                "offset": 58, 
                "word-length": 2
            }, 
            "G_MIICTL": {
                "bits": {
                    "10": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1: Electrically isolate PHY from MII.\n0: Normal operation. ", 
                        "name": "ISOLATE"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1: low power mode,\n0: Normal operation. ", 
                        "name": "PWR_DOWN"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "1: Auto-Negotiation Enable.\n0: Auto-Negotiation disable. ", 
                        "name": "AN_EN"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "{SPD_SEL_MSB, SPD_SEL_LSB}\n11 10 01 00 ", 
                        "name": "SPD_SEL_LSB"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1: Loopback mode.\n0: Normal operation. ", 
                        "name": "LOOPBACK"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1: PHY reset.\n0: Normal operation. ", 
                        "name": "RESET"
                    }, 
                    "5:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Ignore when read.\n", 
                        "name": "RESERVED"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "{SPD_SEL_MSB, SPD_SEL_LSB}\n11 10 01 00 ", 
                        "name": "SPD_SEL_MSB"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1 = Collision test mode enabled,\n0 = Collision test mode disabled. ", 
                        "name": "COL_TEST"
                    }, 
                    "8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1: Full Duplex.\n0: Half Duplex. ", 
                        "name": "DUPLEX_MOD"
                    }, 
                    "9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "RESTART AUTO-NEGOTIATION.\n1: Restart Auto-Negotiation process. 0: Normal operation. ", 
                        "name": "RE_AN"
                    }
                }, 
                "description": "MII Control Register", 
                "offset": 0, 
                "word-length": 2
            }, 
            "G_MIISTS": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "EXT_CAP"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "JABBER_DET"
                    }, 
                    "10": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B100T2_FD_CAP"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B10T_CAP"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B10T_FDX_CAP"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B100TX_CAP"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B100TX_FDX_CAP"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B100T4_CAP"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "LINK_STA"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "AUTO_NEGO_CAP"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "REMOTE_FAULT"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "AUTO_NEGO_COMP"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\npreamble suppressed 0 with preamble suppressed ", 
                        "name": "MF_PRE_SUP"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved.\n", 
                        "name": "RESERVED"
                    }, 
                    "8": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "EXT_STS"
                    }, 
                    "9": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B100T2_HD_CAP"
                    }
                }, 
                "description": "MII Status Register", 
                "offset": 2, 
                "word-length": 2
            }, 
            "G_MISC_SHADOW": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "00000 : Cabletron LED modes\n00001 : DLL Control 00010 : Spare Control 1 00011 : Clock Aligner 00100 : Spare Control 2 00101 : Spare Control 3 00110 : TDR Control 1 00111 : TDR Control 2 01000 : Led Status 01001 : Led Control 01010 : Auto-Power Down 01011 : External Control 1 01100 : External Control 2 01101 : LED Selector 1 01110 : LED Selector 2 01111 : LED GPIO Control/Status 10000 : CISCO Enhanced Linkstatus Mode Control 10001 : SerDes 100-FX Status 10010 : SerDes 100-FX Test 10011 : SerDes 100-FX Control 10100 : External SerDes Control 10101 : SGMII Slave Control 10110 : Misc 1000X Control 2 10111 : Misc 1000X Control 11000 : Auto-Detect SGMII/GBIC 11001 : Test 1000X 11010 : Autoneg 1000X Debug 11011 : Auxiliary 1000X Control 11100 : Auxiliary 1000X Status 11101 : Misc 1000X Status 11110 : Auto-Detect Medium 11111 : Mode Control ", 
                        "name": "INTERRUPT_MSK"
                    }
                }, 
                "description": "Miscellaneous Shadow Registers", 
                "offset": 56, 
                "word-length": 2
            }, 
            "G_PHYIDH": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 44546, 
                        "description": "Bits 3:18 of organizationally unique identifier.\n", 
                        "name": "OUI"
                    }
                }, 
                "description": "PHY ID High Register", 
                "offset": 4, 
                "word-length": 2
            }, 
            "G_PHYIDL": {
                "bits": {
                    "15:10": {
                        "R/W": "R/W", 
                        "default": 20, 
                        "description": "Bits 19:24 of organizationally unique identifier.\n", 
                        "name": "OUI"
                    }, 
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Device revision number (metal programmable).\n", 
                        "name": "REVISION"
                    }, 
                    "9:4": {
                        "R/W": "R/W", 
                        "default": 32, 
                        "description": "Device model number (metal programmable).\n", 
                        "name": "MODEL"
                    }
                }, 
                "description": "PHY ID LOW Register", 
                "offset": 6, 
                "word-length": 2
            }, 
            "G_PHY_EXT_CTL": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B1000T_PCS_TRANS_FIFO"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "\n1 ", 
                        "name": "GMII_FIFO_MOD"
                    }, 
                    "10": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "BYPASS_ENCODE"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "FORCE_INTERRUPT"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "INTERRUPT_DIS"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "TRANSMIT_DIS"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "DIS_AUTO_MDI_CROS"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "MAC_PHY_MODE"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1\n100Base-TX mode, 0 ", 
                        "name": "BLK_TXEN_MOD"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "FORCE_LED_OFF"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "FORCE_LED_ON"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "EN_LED_TRAFFIC_MOD"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "RST_SCRAMBLER"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "BYPASS_ALIGNMENT"
                    }, 
                    "8": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "BYPASS_NRZI_MLT3"
                    }, 
                    "9": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "BYPASS_SCRAMBLER"
                    }
                }, 
                "description": "PHY Extended Control Register", 
                "offset": 32, 
                "word-length": 2
            }, 
            "G_PHY_EXT_STS": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "MLT3_ERR_DET"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "LCK_ERR_DET"
                    }, 
                    "10": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "LOCAL_REC_STS"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "REMOTE_REC_STS"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "INTERRUPT_STS"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "MDI_CROS_STATE"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 09h. ", 
                        "name": "WIRESPEED_DOWNGRADE"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\nmismatched advertised selector field since last read 0 ", 
                        "name": "AN_PAGE_SEL_MISMATCH"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1\n0 ", 
                        "name": "TRMIT_ERR_DET"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1 = receive coding error detected since last read, \n0 ", 
                        "name": "REC_ERR_DET"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "BAD_ESD_DET"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "BAD_SSD_DET"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 = no carrier ext. error detected since last read. ", 
                        "name": "CARR_ERR_DET"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "CRC_ERR_DET"
                    }, 
                    "8": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "LINK_STS"
                    }, 
                    "9": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "LOCK"
                    }
                }, 
                "description": "PHY Extended Status Register", 
                "offset": 34, 
                "word-length": 2
            }, 
            "G_REC_ERR_CNT": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Number of non-collision packets with receive\nerrors since last read. Freezes at FFFFh. (Counts SerDes errors when register 1ch shadow 11011 bit 9 = 1 otherwise copper errors) ", 
                        "name": "REC_ERR_CNT"
                    }
                }, 
                "description": "Receive Error Counter", 
                "offset": 36, 
                "word-length": 2
            }, 
            "G_REC_NOTOK_CNT": {
                "bits": {
                    "15:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "since last read. Freezes at FFh.\n", 
                        "name": "LOCAL_REC_NOTOK_CNT"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "number of times remote receiver status was not 0x\nOK since last read. Freezes at FFh. ", 
                        "name": "REMOTE_REC_NOTOK_CNT"
                    }
                }, 
                "description": "Local/Remote Receiver NOT_OK Counters", 
                "offset": 40, 
                "word-length": 2
            }, 
            "G_TEST1": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "No Description.", 
                        "name": "TEST"
                    }
                }, 
                "description": "Test Register 1", 
                "offset": 60, 
                "word-length": 2
            }, 
            "G_TEST2": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "-\n", 
                        "name": "TEST"
                    }
                }, 
                "description": "Test Register 2", 
                "offset": 62, 
                "word-length": 2
            }
        }
    }, 
    "32": {
        "addresses": {
            "EEE_LPI_DURATION": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "EEE low-power idle duration.\nIn symmetric mode, this counter accumulates the number of microseconds that the associated MAC/PHY is in the low-power idle state. In asymmetric mode, this counter accumulates the number of microseconds that the associated MAC is in the low-power idle state. The unit is 1 usec. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "EEE Low-Power Idle Duration Registers", 
                "offset": 188, 
                "word-length": 4
            }, 
            "EEE_LPI_EVENT": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "EEE low-power idle event\nIn asymmetric mode, this is simply a count of the number of times that the lowPowerAssert control signal has been asserted for each MAC. In symmetric mode, this is the count of the number of times both lowPowerAssert and the lowPowerIndicate (from the receive path) are asserted simultaneously. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "EEE Low-Power Idle Event Registers", 
                "offset": 184, 
                "word-length": 4
            }, 
            "InRangeErrCount": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of frames received with good CRC 0x\nand the following conditions. The value of Length/Type field is between 46 and 1500 inclusive, and does not match the number or (MAC Client Data + PAD) data octets received, OR The value of Length/Type field is less than 46, and the number of data octets received is greater than 46 (which does not require padding). ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "InRangeErrCount Counter", 
                "offset": 176, 
                "word-length": 4
            }, 
            "OutRangeErrCount": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of frames received with good CRC 0x\nand the value of Length/Type field is greater than 1500 and less than 1536. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "OutRangeErrCount Counter", 
                "offset": 180, 
                "word-length": 4
            }, 
            "RxAlignmentErrors": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of packets received by a port that\nhave a length (excluding framing bits, but including FCS) between 64 and standard max frame size, inclusive, and have a bad FCS with a nonintegral number of bytes. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Alignment Error Counter", 
                "offset": 128, 
                "word-length": 4
            }, 
            "RxBroadcastPkts": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of good packets received by a port 0x\nthat are directed to the broadcast address. This counter does not include error broadcast packets or valid multicast packets. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Broadcast Packet Counter", 
                "offset": 156, 
                "word-length": 4
            }, 
            "RxDiscard": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of good packets received by a port 0x\nthat were discarded by the Forwarding Process. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Discard Counter", 
                "offset": 192, 
                "word-length": 4
            }, 
            "RxDropPkts": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of good packets received by a port 0x\nthat were dropped due to lack of resources (such as lack of input buffers) or were dropped due to lack of resources before a determination of the validity of the packet was able to be made (such as receive FIFO overflow). The counter is increased only if the receive error was not counted by the RxAlignmentErrors or the RxFCSErrors counters. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Drop Packet Counter", 
                "offset": 144, 
                "word-length": 4
            }, 
            "RxFCSErrors": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of packets received by a port that\nhave a length (excluding framing bits, but including FCS) between 64 and standard max frame size, inclusive, and have a bad FCS with an integral number of bytes. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx FCS Error Counter", 
                "offset": 132, 
                "word-length": 4
            }, 
            "RxFragments": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of packets received by a port that\nare less than 64 bytes (excluding framing bits) and have either an FCS error or an alignment error. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Fragment Counter", 
                "offset": 164, 
                "word-length": 4
            }, 
            "RxGoodOctets": {
                "bits": {
                    "63:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of bytes in all good packets\nreceived by a port (excluding framing bits but including FCS). ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Good Packet Octet Counter", 
                "offset": 136, 
                "word-length": 8
            }, 
            "RxJabbers": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of packets received by a port that\nmeet below frame length condition and have either an FCS error or an alignment error.  1. standard max frame size is 2000 bytes: frame length is longer than 2000 bytes.   2. standard max frame size is 1518 bytes: frame length is longer than 1518 bytes, when disable double tag, or ingress frame is untagged. frame length is longer than 1522 bytes, when enable double tag and ingress frame is single tagged, or ingress frame is 1Q frame.  frame length is longer than 1526 bytes, when enable double tag and ingress frame is double tagged. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Jabber Packet Counter", 
                "offset": 124, 
                "word-length": 4
            }, 
            "RxJumboPkt": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of frames received with frame size\ngreater than the Standard Maximum Size and less than or equal to the Jumbo Frame Size, regardless of CRC or Alignment errors. Note: InFrame count should count the JumboPkt count with good CRC. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Jumbo Packet Counter", 
                "offset": 168, 
                "word-length": 4
            }, 
            "RxMulticastPkts": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of good packets received by a port 0x\nthat are directed to a multicast address. This counter does not include error multicast packets or valid broadcast packets. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Multicast Packet Counter", 
                "offset": 152, 
                "word-length": 4
            }, 
            "RxOctets": {
                "bits": {
                    "63:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of bytes of data received by a port\n(excluding preamble, but including FCS), including bad packets. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Packet Octets Counter", 
                "offset": 80, 
                "word-length": 8
            }, 
            "RxOversizePkts": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of good packets received by a port 0x\nthat are greater than standard max frame size. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Over Size Packet Counter", 
                "offset": 120, 
                "word-length": 4
            }, 
            "RxPausePkts": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of PAUSE frames received by a\nport. The PAUSE frame must have a valid MAC control frame EtherType field (8808h), have a destination MAC address of either the MAC control frame reserved multicast address (01-80- C2-00-00-01) or the unique MAC address associated with the specific port, a valid PAUSE Opcode (0001), be a minimum of 64 bytes in length (excluding preamble but including FCS), and have a valid CRC. Although an IEEE 802.3- compliant MAC is permitted to transmit PAUSE frames only when in full-duplex mode with flow control enabled and with the transfer of PAUSE frames determined by the result of auto- negotiation, an IEEE 802.3 MAC receiver is required to count all received PAUSE frames, regardless of its half/full-duplex status. An indication that a MAC is in half-duplex with the RxPausePkts incrementing indicates a noncompliant transmitting device on the network. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Pause Packet Counter", 
                "offset": 92, 
                "word-length": 4
            }, 
            "RxPkts1024toMaxPktOctets": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of received packets (including error 0x\npackets) that are between 1024 and MaxPacket bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx 1024 to MaxPkt Bytes Octets Counter", 
                "offset": 116, 
                "word-length": 4
            }, 
            "RxPkts128to255Octets": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of received packets (including error 0x\npackets) that are between 128 and 255 bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx 128 to 255 Bytes Octets Counter", 
                "offset": 104, 
                "word-length": 4
            }, 
            "RxPkts256to511Octets": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of received packets (including error 0x\npackets) that are between 256 and 511 bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx 256 to 511 Bytes Octets Counter", 
                "offset": 108, 
                "word-length": 4
            }, 
            "RxPkts512to1023Octets": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of received packets (including error 0x\npackets) that are between 512 and 1023 bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx 512 to 1023 Bytes Octets Counter", 
                "offset": 112, 
                "word-length": 4
            }, 
            "RxPkts64Octets": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of received packets (including error 0x\npackets) that are 64 bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx 64 Bytes Octets Counter", 
                "offset": 96, 
                "word-length": 4
            }, 
            "RxPkts65to127Octets": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of received packets (including error 0x\npackets) that are between 65 and 127 bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx 65 to 127 Bytes Octets Counter", 
                "offset": 100, 
                "word-length": 4
            }, 
            "RxSAChanges": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of times the SA of good receive\npackets has changed from the previous value. A count greater than 1 generally indicates the port is connected to a repeater-based network. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx SA Change Counter", 
                "offset": 160, 
                "word-length": 4
            }, 
            "RxSymblErr": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of times a valid length packet\nwas received at a port and at least one invalid data symbol was detected. Counter increments only once per carrier event and does not increment on detection of collision during the carrier event. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Symbol Error Counter", 
                "offset": 172, 
                "word-length": 4
            }, 
            "RxUndersizePkts": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of good packets received by a port 0x\nthat are less than 64 bytes long (excluding framing bits, but including the FCS). ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Under Size Packet Octets Counter", 
                "offset": 88, 
                "word-length": 4
            }, 
            "RxUnicastPkts": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of good packets received by a port 0x\nthat are addressed to a unicast address. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Unicast Packet Counter", 
                "offset": 148, 
                "word-length": 4
            }, 
            "TxBroadcastPkts": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of good packets transmitted by a\nport that are directed to a broadcast address. This counter does not include error broadcast packets or valid multicast packets. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Broadcast Packet Counter", 
                "offset": 16, 
                "word-length": 4
            }, 
            "TxCollisions": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of collisions experienced by a port\nduring packet transmissions. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Collision Counter", 
                "offset": 28, 
                "word-length": 4
            }, 
            "TxDeferredTransmit": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of packets transmitted by a port for 0x\nwhich the first transmission attempt is delayed because the medium is busy. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Deferred Transmit Counter", 
                "offset": 40, 
                "word-length": 4
            }, 
            "TxDropPkts": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "This counter is increased every time a transmit\npacket is dropped due to lack of resources (such as transmit FIFO underflow), or an internal MAC sublayer transmit error not counted by either the TxLateCollision or the TxExcessiveCollision counters. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Drop Packet Counter", 
                "offset": 8, 
                "word-length": 4
            }, 
            "TxExcessiveCollision": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of packets that are not transmitted\nfrom a port because the packet experienced 16 transmission attempts. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Excessive Collision Counter", 
                "offset": 48, 
                "word-length": 4
            }, 
            "TxFrameInDisc": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of valid packets received that are\ndiscarded by the forwarding process due to lack of space on an output queue. (Not maintained or reported in the MIB counters and located in the congestion management registers, page 0Ah.) This attribute increments only if a network device is not acting in compliance with a flow-control request, or the chip internal flow control/buffering scheme has been misconfigured. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Fram IN Disc Counter", 
                "offset": 52, 
                "word-length": 4
            }, 
            "TxLateCollision": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of times that a collision is detected\nlater than 512 bit-times into the transmission of a packet. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Late Collision Counter", 
                "offset": 44, 
                "word-length": 4
            }, 
            "TxMulticastPkts": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of good packets transmitted by a\nport that are directed to a multicast address. This counter does not include error multicast packets or valid broadcast packets. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Multicast Packet Counter", 
                "offset": 20, 
                "word-length": 4
            }, 
            "TxMultipleCollision": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of packets successfully transmitted 0x\nby a port that experienced more than one collision. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Multiple collsion Counter", 
                "offset": 36, 
                "word-length": 4
            }, 
            "TxOctets": {
                "bits": {
                    "63:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of good bytes of data\ntransmitted by a port (excluding preamble, but including FCS). ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "TxOctets", 
                "offset": 0, 
                "word-length": 8
            }, 
            "TxPausePkts": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of PAUSE events on a given port.\n", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Pause Packet Counter", 
                "offset": 56, 
                "word-length": 4
            }, 
            "TxPkts1024toMaxPktOctets": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of transmitted packets (including\nerror packets) that are between 1024 and MaxPacket bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx 1024 to MaxPkt Bytes Octets Counter", 
                "offset": 228, 
                "word-length": 4
            }, 
            "TxPkts128to255Octets": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of transmitted packets (including\nerror packets) that are between 128 and 255 bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx 128 to 255 Bytes Octets Counter", 
                "offset": 216, 
                "word-length": 4
            }, 
            "TxPkts256to511Octets": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of transmitted packets (including\nerror packets) that are between 256 and 511 bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx 256 to 511 Bytes Octets Counter", 
                "offset": 220, 
                "word-length": 4
            }, 
            "TxPkts512to1023Octets": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of transmitted packets (including\nerror packets) that are between 512 and 1023 bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx 512 to 1023 Bytes Octets Counter", 
                "offset": 224, 
                "word-length": 4
            }, 
            "TxPkts64Octets": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of transmitted packets (including\nerror packets) that are 64 bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx 64 Bytes Octets Counter", 
                "offset": 208, 
                "word-length": 4
            }, 
            "TxPkts65to127Octets": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of transmitted packets (including\nerror packets) that are between 65 and 127 bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx 65 to 127 Bytes Octets Counter", 
                "offset": 212, 
                "word-length": 4
            }, 
            "TxQPKTQ0": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of good packets transmitted on 0x\nCOS0, which is specified in MIB queue select register when QoS is enabled. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Q0 Packet Counter", 
                "offset": 12, 
                "word-length": 4
            }, 
            "TxQPKTQ1": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of good packets transmitted on 0x\nCOS1, which is specified in MIB queue select register when QoS is enabled. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Q1 Packet Counter", 
                "offset": 60, 
                "word-length": 4
            }, 
            "TxQPKTQ2": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of good packets transmitted on 0x\nCOS2, which is specified in MIB queue select register when QoS is enabled. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Q2 Packet Counter", 
                "offset": 64, 
                "word-length": 4
            }, 
            "TxQPKTQ3": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of good packets transmitted on 0x\nCOS3, which is specified in MIB queue select register when QoS is enabled. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Q3 Packet Counter", 
                "offset": 68, 
                "word-length": 4
            }, 
            "TxQPKTQ4": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of good packets transmitted on 0x\nCOS4, which is specified in MIB queue select register when QoS is enabled. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Q4 Packet Counter", 
                "offset": 72, 
                "word-length": 4
            }, 
            "TxQPKTQ5": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of good packets transmitted on 0x\nCOS5, which is specified in MIB queue select register when QoS is enabled. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Q5 Packet Counter", 
                "offset": 76, 
                "word-length": 4
            }, 
            "TxQPKTQ6": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of good packets transmitted on 0x\nCOS6, which is specified in MIB queue select register when QoS is enabled. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Q6 Packet Counter", 
                "offset": 200, 
                "word-length": 4
            }, 
            "TxQPKTQ7": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of good packets transmitted on 0x\nCOS6, which is specified in MIB queue select register when QoS is enabled. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Q7 Packet Counter", 
                "offset": 204, 
                "word-length": 4
            }, 
            "TxSingleCollision": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of packets successfully transmitted 0x\nby a port that experienced exactly one collision. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Single Collision Counter", 
                "offset": 32, 
                "word-length": 4
            }, 
            "TxUnicastPkts": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of good packets transmitted by a\nport that are addressed to a unicast address. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Unicast Packet Counter", 
                "offset": 24, 
                "word-length": 4
            }
        }
    }, 
    "40": {
        "addresses": {
            "EEE_LPI_DURATION_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "EEE low-power idle duration.\nIn symmetric mode, this counter accumulates the number of microseconds that the associated MAC/PHY is in the low-power idle state. In asymmetric mode, this counter accumulates the number of microseconds that the associated MAC is in the low-power idle state. The unit is 1 usec. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "EEE Low-Power Idle Duration Registers", 
                "offset": 188, 
                "word-length": 4
            }, 
            "EEE_LPI_EVENT_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "EEE low-power idle event\nIn asymmetric mode, this is simply a count of the number of times that the lowPowerAssert control signal has been asserted for each MAC. In symmetric mode, this is the count of the number of times both lowPowerAssert and the lowPowerIndicate (from the receive path) are asserted simultaneously. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "EEE Low-Power Idle Event Registers", 
                "offset": 184, 
                "word-length": 4
            }, 
            "InRangeErrCount_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of frames received with good CRC 0x\nand the following conditions. The value of Length/Type field is between 46 and 1500 inclusive, and does not match the number or (MAC Client Data + PAD) data octets received, OR The value of Length/Type field is less than 46, and the number of data octets received is greater than 46 (which does not require padding). ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "InRangeErrCount Counter", 
                "offset": 176, 
                "word-length": 4
            }, 
            "OutRangeErrCount_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of frames received with good CRC 0x\nand the value of Length/Type field is greater than 1500 and less than 1536. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "OutRangeErrCount Counter", 
                "offset": 180, 
                "word-length": 4
            }, 
            "RxAlignmentErrors_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of packets received by a port that\nhave a length (excluding framing bits, but including FCS) between 64 and standard max frame size, inclusive, and have a bad FCS with a nonintegral number of bytes. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Alignment Error Counter", 
                "offset": 128, 
                "word-length": 4
            }, 
            "RxBroadcastPkts_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of good packets received by a port 0x\nthat are directed to the broadcast address. This counter does not include error broadcast packets or valid multicast packets. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Broadcast Packet Counter", 
                "offset": 156, 
                "word-length": 4
            }, 
            "RxDiscard_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of good packets received by a port 0x\nthat were discarded by the Forwarding Process. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Discard Counter", 
                "offset": 192, 
                "word-length": 4
            }, 
            "RxDropPkts_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of good packets received by a port 0x\nthat were dropped due to lack of resources (such as lack of input buffers) or were dropped due to lack of resources before a determination of the validity of the packet was able to be made (such as receive FIFO overflow). The counter is incremented only if the receive error was not counted by the RxAlignmentErrors or the RxFCSErrors counters. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Drop Packet Counter", 
                "offset": 144, 
                "word-length": 4
            }, 
            "RxFCSErrors_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of packets received by a port that\nhave a length (excluding framing bits, but including FCS) between 64 and standard max frame size, inclusive, and have a bad FCS with an integral number of bytes. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx FCS Error Counter", 
                "offset": 132, 
                "word-length": 4
            }, 
            "RxFragments_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of packets received by a port that\nare less than 64 bytes (excluding framing bits) and have either an FCS error or an alignment error. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Fragment Counter", 
                "offset": 164, 
                "word-length": 4
            }, 
            "RxGoodOctets_IMP": {
                "bits": {
                    "63:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of bytes in all good packets\nreceived by a port (excluding framing bits but including FCS). ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Good Packet Octet Counter", 
                "offset": 136, 
                "word-length": 8
            }, 
            "RxJabbers_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of packets received by a port that\nmeet below frame length condition and have either an FCS error or an alignment error.  1. standard max frame size is 2000 bytes: frame length is longer than 2000 bytes.   2. standard max frame size is 1518 bytes: frame length is longer than 1518 bytes, when disable double tag, or ingress frame is untagged. frame length is longer than 1522 bytes, when enable double tag and ingress frame is single tagged, or ingress frame is 1Q frame.  frame length is longer than 1526 bytes, when enable double tag and ingress frame is double tagged. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Jabber Packet Counter", 
                "offset": 124, 
                "word-length": 4
            }, 
            "RxJumboPkt_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of frames received with frame size\ngreater than the Standard Maximum Size and less than or equal to the Jumbo Frame Size, regardless of CRC or Alignment errors. Note: InFrame count should count the JumboPkt count with good CRC. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Jumbo Packet Counter", 
                "offset": 168, 
                "word-length": 4
            }, 
            "RxMulticastPkts_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of good packets received by a port 0x\nthat are directed to a multicast address. This counter does not include error multicast packets or valid broadcast packets. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Multicast Packet Counter", 
                "offset": 152, 
                "word-length": 4
            }, 
            "RxOctets_IMP": {
                "bits": {
                    "63:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of bytes of data received by a port\n(excluding preamble, but including FCS), including bad packets. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Packet Octets Counter", 
                "offset": 80, 
                "word-length": 8
            }, 
            "RxOversizePkts_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of good packets received by a port 0x\nthat are greater than standard max frame size. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Over Size Packet Counter", 
                "offset": 120, 
                "word-length": 4
            }, 
            "RxPausePkts_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of PAUSE frames received by a\nport. The PAUSE frame must have a valid MAC control frame EtherType field (8808h), have a destination MAC address of either the MAC control frame reserved multicast address (01-80- C2-00-00-01) or the unique MAC address associated with the specific port, a valid PAUSE Opcode (0001), be a minimum of 64 bytes in length (excluding preamble but including FCS), and have a valid CRC. Although an IEEE 802.3- compliant MAC is permitted to transmit PAUSE frames only when in full-duplex mode with flow control enabled and with the transfer of PAUSE frames determined by the result of auto- negotiation, an IEEE 802.3 MAC receiver is required to count all received PAUSE frames, regardless of its half/full-duplex status. An indication that a MAC is in half-duplex with the RxPausePkts incrementing indicates a noncompliant transmitting device on the network. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Pause Packet Counter", 
                "offset": 92, 
                "word-length": 4
            }, 
            "RxPkts1024toMaxPktOctets_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of received packets (including error 0x\npackets) that are between 1024 and MaxPacket bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx 1024 to MaxPkt Bytes Octets Counter", 
                "offset": 116, 
                "word-length": 4
            }, 
            "RxPkts128to255Octets_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of received packets (including error 0x\npackets) that are between 128 and 255 bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx 128 to 255 Bytes Octets Counter", 
                "offset": 104, 
                "word-length": 4
            }, 
            "RxPkts256to511Octets_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of received packets (including error 0x\npackets) that are between 256 and 511 bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx 256 to 511 Bytes Octets Counter", 
                "offset": 108, 
                "word-length": 4
            }, 
            "RxPkts512to1023Octets_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of received packets (including error 0x\npackets) that are between 512 and 1023 bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx 512 to 1023 Bytes Octets Counter", 
                "offset": 112, 
                "word-length": 4
            }, 
            "RxPkts64Octets_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of received packets (including error 0x\npackets) that are 64 bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx 64 Bytes Octets Counter", 
                "offset": 96, 
                "word-length": 4
            }, 
            "RxPkts65to127Octets_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of received packets (including error 0x\npackets) that are between 65 and 127 bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx 65 to 127 Bytes Octets Counter", 
                "offset": 100, 
                "word-length": 4
            }, 
            "RxSAChanges_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of times the SA of good receive\npackets has changed from the previous value. A count greater than 1 generally indicates the port is connected to a repeater-based network. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx SA Change Counter", 
                "offset": 160, 
                "word-length": 4
            }, 
            "RxSymblErr_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of times a valid length packet\nwas received at a port and at least one invalid data symbol was detected. Counter increments only once per carrier event and does not increment on detection of collision during the carrier event. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Symbol Error Counter", 
                "offset": 172, 
                "word-length": 4
            }, 
            "RxUndersizePkts_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of good packets received by a port 0x\nthat are less than 64 bytes long (excluding framing bits, but including the FCS). ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Under Size Packet Octets Counter", 
                "offset": 88, 
                "word-length": 4
            }, 
            "RxUnicastPkts_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of good packets received by a port 0x\nthat are addressed to a unicast address. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Unicast Packet Counter", 
                "offset": 148, 
                "word-length": 4
            }, 
            "TxBroadcastPkts_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of good packets transmitted by a\nport that are directed to a broadcast address. This counter does not include error broadcast packets or valid multicast packets. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Broadcast Packet Counter", 
                "offset": 16, 
                "word-length": 4
            }, 
            "TxCollisions_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of collisions experienced by a port\nduring packet transmissions. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Collision Counter", 
                "offset": 28, 
                "word-length": 4
            }, 
            "TxDeferredTransmit_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of packets transmitted by a port for 0x\nwhich the first transmission attempt is delayed because the medium is busy. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Deferred Transmit Counter", 
                "offset": 40, 
                "word-length": 4
            }, 
            "TxDropPkts_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "This counter is increased every time a transmit\npacket is dropped due to lack of resources (such as transmit FIFO underflow), or an internal MAC sublayer transmit error not counted by either the TxLateCollision or the TxExcessiveCollision counters. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Drop Packet Counter", 
                "offset": 8, 
                "word-length": 4
            }, 
            "TxExcessiveCollision_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of packets that are not transmitted\nfrom a port because the packet experienced 16 transmission attempts. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Excessive Collision Counter", 
                "offset": 48, 
                "word-length": 4
            }, 
            "TxFrameInDisc_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of valid packets received that are\ndiscarded by the forwarding process due to lack of space on an output queue. (Not maintained or reported in the MIB counters and located in the congestion management registers, page 0Ah.) This attribute increments only if a network device is not acting in compliance with a flow-control request, or the chip internal flow control/buffering scheme has been misconfigured. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Fram IN Disc Counter", 
                "offset": 52, 
                "word-length": 4
            }, 
            "TxLateCollision_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of times that a collision is detected\nlater than 512 bit-times into the transmission of a packet. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Late Collision Counter", 
                "offset": 44, 
                "word-length": 4
            }, 
            "TxMulticastPkts_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of good packets transmitted by a\nport that are directed to a multicast address. This counter does not include error multicast packets or valid broadcast packets. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Multicast Packet Counter", 
                "offset": 20, 
                "word-length": 4
            }, 
            "TxMultipleCollision_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of packets successfully transmitted 0x\nby a port that experienced more than one collision. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Multiple collision Counter", 
                "offset": 36, 
                "word-length": 4
            }, 
            "TxOctets_IMP": {
                "bits": {
                    "63:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of good bytes of data\ntransmitted by a port (excluding preamble, but including FCS). ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "TxOctets", 
                "offset": 0, 
                "word-length": 8
            }, 
            "TxPausePkts_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of PAUSE events on a given port.\n", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Pause Packet Counter", 
                "offset": 56, 
                "word-length": 4
            }, 
            "TxPkts1024toMaxPktOctets_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of transmitted packets (including\nerror packets) that are between 1024 and MaxPacket bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx 1024 to MaxPkt Bytes Octets Counter", 
                "offset": 228, 
                "word-length": 4
            }, 
            "TxPkts128to255Octets_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of transmitted packets (including\nerror packets) that are between 128 and 255 bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx 128 to 255 Bytes Octets Counter", 
                "offset": 216, 
                "word-length": 4
            }, 
            "TxPkts256to511Octets_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of transmitted packets (including\nerror packets) that are between 256 and 511 bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx 256 to 511 Bytes Octets Counter", 
                "offset": 220, 
                "word-length": 4
            }, 
            "TxPkts512to1023Octets_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of transmitted packets (including\nerror packets) that are between 512 and 1023 bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx 512 to 1023 Bytes Octets Counter", 
                "offset": 224, 
                "word-length": 4
            }, 
            "TxPkts64Octets_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of transmitted packets (including\nerror packets) that are 64 bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx 64 Bytes Octets Counter", 
                "offset": 208, 
                "word-length": 4
            }, 
            "TxPkts65to127Octets_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of transmitted packets (including\nerror packets) that are between 65 and 127 bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx 65 to 127 Bytes Octets Counter", 
                "offset": 212, 
                "word-length": 4
            }, 
            "TxQPKTQ0_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of good packets transmitted on 0x\nCOS0, which is specified in MIB queue select register when QoS is enabled. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Q0 Packet Counter", 
                "offset": 12, 
                "word-length": 4
            }, 
            "TxQPKTQ1_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of good packets transmitted on 0x\nCOS1, which is specified in MIB queue select register when QoS is enabled. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Q1 Packet Counter", 
                "offset": 60, 
                "word-length": 4
            }, 
            "TxQPKTQ2_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of good packets transmitted on 0x\nCOS2, which is specified in MIB queue select register when QoS is enabled. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Q2 Packet Counter", 
                "offset": 64, 
                "word-length": 4
            }, 
            "TxQPKTQ3_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of good packets transmitted on 0x\nCOS3, which is specified in MIB queue select register when QoS is enabled. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Q3 Packet Counter", 
                "offset": 68, 
                "word-length": 4
            }, 
            "TxQPKTQ4_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of good packets transmitted on 0x\nCOS4, which is specified in MIB queue select register when QoS is enabled. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Q4 Packet Counter", 
                "offset": 72, 
                "word-length": 4
            }, 
            "TxQPKTQ5_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of good packets transmitted on 0x\nCOS5, which is specified in MIB queue select register when QoS is enabled. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Q5 Packet Counter", 
                "offset": 76, 
                "word-length": 4
            }, 
            "TxQPKTQ6_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of good packets transmitted on 0x\nCOS6, which is specified in MIB queue select register when QoS is enabled. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Q6 Packet Counter", 
                "offset": 200, 
                "word-length": 4
            }, 
            "TxQPKTQ7_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of good packets transmitted on 0x\nCOS6, which is specified in MIB queue select register when QoS is enabled. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Q7 Packet Counter", 
                "offset": 204, 
                "word-length": 4
            }, 
            "TxSingleCollision_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of packets successfully transmitted 0x\nby a port that experienced exactly one collision. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Single Collision Counter", 
                "offset": 32, 
                "word-length": 4
            }, 
            "TxUnicastPkts_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of good packets transmitted by a\nport that are addressed to a unicast address. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Unicast Packet Counter", 
                "offset": 24, 
                "word-length": 4
            }
        }
    }, 
    "48": {
        "addresses": {
            "CPU2COS_MAP": {
                "bits": {
                    "11:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The packet forwarded to the CPU for Protocol\nTermination reason. The COS selection is based on the highest COS values among all the reasons for the packet. ", 
                        "name": "PRTC_TRMNT"
                    }, 
                    "14:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The packet forwarded to the CPU for Protocol\nSnooping reason. The COS selection is based on the highest COS values among all the reasons for the packet. ", 
                        "name": "PRTC_SNOOP"
                    }, 
                    "17:15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The packet forwarded to the CPU for Exception 0x\nProcessing reason. The COS selection is based on the highest COS values among all the reasons for the packet. ", 
                        "name": "EXCPT_PRCS"
                    }, 
                    "2:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The packet forwarded to the CPU for mirroring\nreason. The COS selection is based on the highest COS values among all the reasons for the packet. ", 
                        "name": "MIRROR"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "5:3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The packet forwarded to the CPU for SA\nLearning reason.The COS selection is based on the highest COS values among all the reasons for the packet. ", 
                        "name": "SA_LRN"
                    }, 
                    "8:6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The packet forwarded to the CPU for Switching/ 0x\nFlooding reason. The COS selection is based on the highest COS values among all the reasons for the packet. ", 
                        "name": "SW_FLD"
                    }
                }, 
                "description": "CPU to COS Mapping Register", 
                "offset": 100, 
                "word-length": 4
            }, 
            "IMP_PCP2TC_DEI0": {
                "bits": {
                    "11:9": {
                        "R/W": "R/W", 
                        "default": 3, 
                        "description": "Priority Map for DEI is equal to 0.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 011 ", 
                        "name": "TAG011_PRI_MAP"
                    }, 
                    "14:12": {
                        "R/W": "R/W", 
                        "default": 4, 
                        "description": "Priority Map for DEI is equal to 0.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 100 ", 
                        "name": "TAG100_PRI_MAP"
                    }, 
                    "17:15": {
                        "R/W": "R/W", 
                        "default": 5, 
                        "description": "Priority Map for DEI is equal to 0.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 101 ", 
                        "name": "TAG101_PRI_MAP"
                    }, 
                    "20:18": {
                        "R/W": "R/W", 
                        "default": 6, 
                        "description": "Priority Map for DEI is equal to 0.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 110 ", 
                        "name": "TAG110_PRI_MAP"
                    }, 
                    "23:21": {
                        "R/W": "R/W", 
                        "default": 7, 
                        "description": "Priority Map for DEI is equal to 0.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 111 ", 
                        "name": "TAG111_PRI_MAP"
                    }, 
                    "2:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Priority Map for DEI is equal to 0.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 000 ", 
                        "name": "TAG000_PRI_MAP"
                    }, 
                    "31:24": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "5:3": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Priority Map for DEI is equal to 0.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 001 ", 
                        "name": "TAG001_PRI_MAP"
                    }, 
                    "8:6": {
                        "R/W": "R/W", 
                        "default": 2, 
                        "description": "Priority Map for DEI is equal to 0.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 010 ", 
                        "name": "TAG010_PRI_MAP"
                    }
                }, 
                "description": "Port 8 (IMP) PCP to TC Map for DEI 0 Register", 
                "offset": 44, 
                "word-length": 4
            }, 
            "IMP_PCP2TC_DEI1": {
                "bits": {
                    "11:9": {
                        "R/W": "R/W", 
                        "default": 3, 
                        "description": "Priority Map for DEI is equal to 1.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 011 ", 
                        "name": "TAG011_PRI_MAP"
                    }, 
                    "14:12": {
                        "R/W": "R/W", 
                        "default": 4, 
                        "description": "Priority Map for DEI is equal to 1.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 100 ", 
                        "name": "TAG100_PRI_MAP"
                    }, 
                    "17:15": {
                        "R/W": "R/W", 
                        "default": 5, 
                        "description": "Priority Map for DEI is equal to 1.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 101 ", 
                        "name": "TAG101_PRI_MAP"
                    }, 
                    "20:18": {
                        "R/W": "R/W", 
                        "default": 6, 
                        "description": "Priority Map for DEI is equal to 1.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 110 ", 
                        "name": "TAG110_PRI_MAP"
                    }, 
                    "23:21": {
                        "R/W": "R/W", 
                        "default": 7, 
                        "description": "Priority Map for DEI is equal to 1.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 111 ", 
                        "name": "TAG111_PRI_MAP"
                    }, 
                    "2:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Priority Map for DEI is equal to 1.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 000 ", 
                        "name": "TAG000_PRI_MAP"
                    }, 
                    "31:24": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "5:3": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Priority Map for DEI is equal to 1.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 001 ", 
                        "name": "TAG001_PRI_MAP"
                    }, 
                    "8:6": {
                        "R/W": "R/W", 
                        "default": 2, 
                        "description": "Priority Map for DEI is equal to 1.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 010 ", 
                        "name": "TAG010_PRI_MAP"
                    }
                }, 
                "description": "Port 8 (IMP) PCP to TC Map for DEI 1 Register", 
                "offset": 204, 
                "word-length": 4
            }, 
            "IMP_TC2COS_MAP": {
                "bits": {
                    "11:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Priority ID 011 mapped to TX Queue ID.\n", 
                        "name": "PRT011_TO_QID"
                    }, 
                    "14:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Priority ID 100 mapped to TX Queue ID.\n", 
                        "name": "PRT100_TO_QID"
                    }, 
                    "17:15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Priority ID 101 mapped to TX Queue ID.\n", 
                        "name": "PRT101_TO_QID"
                    }, 
                    "20:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Priority ID 110 mapped to TX Queue ID.\n", 
                        "name": "PRT110_TO_QID"
                    }, 
                    "23:21": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "*** Note that ***\nQueue ID 0: 000 Queue ID 1: 001 Queue ID 2: 010 Queue ID 3: 011 Queue ID 4: 100 Queue ID 5: 101 Priority ID 111 mapped to TX Queue ID. ", 
                        "name": "PRT111_TO_QID"
                    }, 
                    "2:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Priority ID 000 mapped to TX Queue ID.\n", 
                        "name": "PRT000_TO_QID"
                    }, 
                    "31:24": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Broadcast and DLF Packet Drop Control for\neach TC When the bit is enabled, the broadcast and DLF (Unicast and Multicast) packet for this TC will be dropped. 0: Drop Disable 1: Drop Enable Bit[31]: TC is 7 Bit[30]: TC is 6 Bit[29]: TC is 5 Bit[28]: TC is 4 Bit[27]: TC is 3 Bit[26]: TC is 2 Bit[25]: TC is 1 Bit[24]: TC is 0 ", 
                        "name": "BCAST_DLF_DROP_TC"
                    }, 
                    "5:3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Priority ID 001 mapped to TX Queue ID.\n", 
                        "name": "PRT001_TO_QID"
                    }, 
                    "8:6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Priority ID 010 mapped to TX Queue ID.\n", 
                        "name": "PRT010_TO_QID"
                    }
                }, 
                "description": "Port 8 TC to COS Mapping Register", 
                "offset": 144, 
                "word-length": 4
            }, 
            "IMP_TC_SEL_TABLE": {
                "bits": {
                    "11:10": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "A lookup table is indexed by the internal flags,\nincluding IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. ", 
                        "name": "TC_SEL_5"
                    }, 
                    "13:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "A lookup table is indexed by the internal flags,\nincluding IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. ", 
                        "name": "TC_SEL_6"
                    }, 
                    "15:14": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "A lookup table is indexed by the internal flags,\nincluding IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. ", 
                        "name": "TC_SEL_7"
                    }, 
                    "1:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "A lookup table is indexed by the internal flags,\nincluding IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. ", 
                        "name": "TC_SEL_0"
                    }, 
                    "3:2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "A lookup table is indexed by the internal flags,\nincluding IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. ", 
                        "name": "TC_SEL_1"
                    }, 
                    "5:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "A lookup table is indexed by the internal flags,\nincluding IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. ", 
                        "name": "TC_SEL_2"
                    }, 
                    "7:6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "A lookup table is indexed by the internal flags,\nincluding IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. ", 
                        "name": "TC_SEL_3"
                    }, 
                    "9:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "A lookup table is indexed by the internal flags,\nincluding IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. ", 
                        "name": "TC_SEL_4"
                    }
                }, 
                "description": "Port 8 TC Select Table Register", 
                "offset": 96, 
                "word-length": 2
            }, 
            "PID2TC": {
                "bits": {
                    "26:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port to TC mapping table entry corresponding to 0x\nthe ingress port on which the packet was received. bit[26:24]: TC mapping for port 8. bit[23:21]: TC mapping for port 7. bit[20:18]: reserved. bit[17:15]: TC mapping for port 5. bit[14:12]: TC mapping for port 4. bit[11:9]: TC mapping for port 3. bit[8:6]: TC mapping for port 2. bit[5:3]: TC mapping for port 1. bit[2:0]: TC mapping for port 0. ", 
                        "name": "PID2TC"
                    }, 
                    "31:27": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port ID to TC Map Register", 
                "offset": 72, 
                "word-length": 4
            }, 
            "PN_PCP2TC_DEI0": {
                "bits": {
                    "11:9": {
                        "R/W": "R/W", 
                        "default": 3, 
                        "description": "Priority Map for DEI is equal to 0.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 011 ", 
                        "name": "TAG011_PRI_MAP"
                    }, 
                    "14:12": {
                        "R/W": "R/W", 
                        "default": 4, 
                        "description": "Priority Map for DEI is equal to 0.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 100 ", 
                        "name": "TAG100_PRI_MAP"
                    }, 
                    "17:15": {
                        "R/W": "R/W", 
                        "default": 5, 
                        "description": "Priority Map for DEI is equal to 0.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 101 ", 
                        "name": "TAG101_PRI_MAP"
                    }, 
                    "20:18": {
                        "R/W": "R/W", 
                        "default": 6, 
                        "description": "Priority Map for DEI is equal to 0.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 110 ", 
                        "name": "TAG110_PRI_MAP"
                    }, 
                    "23:21": {
                        "R/W": "R/W", 
                        "default": 7, 
                        "description": "Priority Map for DEI is equal to 0.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 111 ", 
                        "name": "TAG111_PRI_MAP"
                    }, 
                    "2:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Priority Map for DEI is equal to 0.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 000 ", 
                        "name": "TAG000_PRI_MAP"
                    }, 
                    "31:24": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "5:3": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Priority Map for DEI is equal to 0.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 001 ", 
                        "name": "TAG001_PRI_MAP"
                    }, 
                    "8:6": {
                        "R/W": "R/W", 
                        "default": 2, 
                        "description": "Priority Map for DEI is equal to 0.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 010 ", 
                        "name": "TAG010_PRI_MAP"
                    }
                }, 
                "description": "Port N PCP to TC Map for DEI 0 Register", 
                "offset": 16, 
                "word-length": 4
            }, 
            "PN_PCP2TC_DEI1": {
                "bits": {
                    "11:9": {
                        "R/W": "R/W", 
                        "default": 3, 
                        "description": "Priority Map for DEI is equal to 1.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 011 ", 
                        "name": "TAG011_PRI_MAP"
                    }, 
                    "14:12": {
                        "R/W": "R/W", 
                        "default": 4, 
                        "description": "Priority Map for DEI is equal to 1.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 100 ", 
                        "name": "TAG100_PRI_MAP"
                    }, 
                    "17:15": {
                        "R/W": "R/W", 
                        "default": 5, 
                        "description": "Priority Map for DEI is equal to 1.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 101 ", 
                        "name": "TAG101_PRI_MAP"
                    }, 
                    "20:18": {
                        "R/W": "R/W", 
                        "default": 6, 
                        "description": "Priority Map for DEI is equal to 1.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 110 ", 
                        "name": "TAG110_PRI_MAP"
                    }, 
                    "23:21": {
                        "R/W": "R/W", 
                        "default": 7, 
                        "description": "Priority Map for DEI is equal to 1.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 111 ", 
                        "name": "TAG111_PRI_MAP"
                    }, 
                    "2:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Priority Map for DEI is equal to 1.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 000 ", 
                        "name": "TAG000_PRI_MAP"
                    }, 
                    "31:24": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "5:3": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Priority Map for DEI is equal to 1.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 001 ", 
                        "name": "TAG001_PRI_MAP"
                    }, 
                    "8:6": {
                        "R/W": "R/W", 
                        "default": 2, 
                        "description": "Priority Map for DEI is equal to 1.\nThe TC value is mapped from the 802.1P/1Q Priority Tag field with 010 ", 
                        "name": "TAG010_PRI_MAP"
                    }
                }, 
                "description": "Port N PCP to TC Map for DEI 1 Register", 
                "offset": 176, 
                "word-length": 4
            }, 
            "PN_TC2COS_MAP": {
                "bits": {
                    "11:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Priority ID 011 mapped to TX Queue ID.\n", 
                        "name": "PRT011_TO_QID"
                    }, 
                    "14:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Priority ID 100 mapped to TX Queue ID.\n", 
                        "name": "PRT100_TO_QID"
                    }, 
                    "17:15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Priority ID 101 mapped to TX Queue ID.\n", 
                        "name": "PRT101_TO_QID"
                    }, 
                    "20:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Priority ID 110 mapped to TX Queue ID.\n", 
                        "name": "PRT110_TO_QID"
                    }, 
                    "23:21": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "*** Note that ***\nQueue ID 0: 000 Queue ID 1: 001 Queue ID 2: 010 Queue ID 3: 011 Queue ID 4: 100 Queue ID 5: 101 Priority ID 111 mapped to TX Queue ID. ", 
                        "name": "PRT111_TO_QID"
                    }, 
                    "2:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Priority ID 000 mapped to TX Queue ID.\n", 
                        "name": "PRT000_TO_QID"
                    }, 
                    "31:24": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Broadcast and DLF Packet Drop Control for\neach TC When the bit is enabled, the broadcast and DLF (Unicast and Multicast) packet for this TC will be dropped. 0: Drop Disable 1: Drop Enable Bit[31]: TC is 7 Bit[30]: TC is 6 Bit[29]: TC is 5 Bit[28]: TC is 4 Bit[27]: TC is 3 Bit[26]: TC is 2 Bit[25]: TC is 1 Bit[24]: TC is 0 ", 
                        "name": "BCAST_DLF_DROP_TC"
                    }, 
                    "5:3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Priority ID 001 mapped to TX Queue ID.\n", 
                        "name": "PRT001_TO_QID"
                    }, 
                    "8:6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Priority ID 010 mapped to TX Queue ID.\n", 
                        "name": "PRT010_TO_QID"
                    }
                }, 
                "description": "Port N TC to COS Mapping Register", 
                "offset": 112, 
                "word-length": 4
            }, 
            "QOS_DIFF_DSCP0": {
                "bits": {
                    "11:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 000011 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_000011"
                    }, 
                    "14:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 000100 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_000100"
                    }, 
                    "17:15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 000101 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_000101"
                    }, 
                    "20:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 000110 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_000110"
                    }, 
                    "23:21": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 000111 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_000111"
                    }, 
                    "26:24": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 001000 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_001000"
                    }, 
                    "29:27": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 001001 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_001001"
                    }, 
                    "2:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 000000 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_000000"
                    }, 
                    "32:30": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 001010 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_001010"
                    }, 
                    "35:33": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 001011 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_001011"
                    }, 
                    "38:36": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 001100 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_001100"
                    }, 
                    "41:39": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 001101 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_001101"
                    }, 
                    "44:42": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 001110 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_001110"
                    }, 
                    "47:45": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 001111 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_001111"
                    }, 
                    "5:3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 000001 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_000001"
                    }, 
                    "8:6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 000010 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_000010"
                    }
                }, 
                "description": "DiffServ Priority Map 0 Register", 
                "offset": 48, 
                "word-length": 6
            }, 
            "QOS_DIFF_DSCP1": {
                "bits": {
                    "11:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 010011 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_010011"
                    }, 
                    "14:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 010100 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_010100"
                    }, 
                    "17:15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 010101 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_010101"
                    }, 
                    "20:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 010110 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_010110"
                    }, 
                    "23:21": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 010111 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_010111"
                    }, 
                    "26:24": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 011000 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_011000"
                    }, 
                    "29:27": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 011001 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_011001"
                    }, 
                    "2:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 010000 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_010000"
                    }, 
                    "32:30": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 011010 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_011010"
                    }, 
                    "35:33": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 011011 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_011011"
                    }, 
                    "38:36": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 011100 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_011100"
                    }, 
                    "41:39": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 011101 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_011101"
                    }, 
                    "44:42": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 011110 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_011110"
                    }, 
                    "47:45": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 011111 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_011111"
                    }, 
                    "5:3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 010001 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_010001"
                    }, 
                    "8:6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 010010 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_010010"
                    }
                }, 
                "description": "DiffServ Priority Map 1 Register", 
                "offset": 54, 
                "word-length": 6
            }, 
            "QOS_DIFF_DSCP2": {
                "bits": {
                    "11:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 100011 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_100011"
                    }, 
                    "14:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 100100 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_100100"
                    }, 
                    "17:15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 100101 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_100101"
                    }, 
                    "20:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 100110 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_100110"
                    }, 
                    "23:21": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 000111 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_100111"
                    }, 
                    "26:24": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 101000 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_101000"
                    }, 
                    "29:27": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 101001 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_101001"
                    }, 
                    "2:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 100000 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_100000"
                    }, 
                    "32:30": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 101010 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_101010"
                    }, 
                    "35:33": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 101011 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_101011"
                    }, 
                    "38:36": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 101100 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_101100"
                    }, 
                    "41:39": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 101101 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_101101"
                    }, 
                    "44:42": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 101110 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_101110"
                    }, 
                    "47:45": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 101111 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_101111"
                    }, 
                    "5:3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 100001 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_100001"
                    }, 
                    "8:6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 100010 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_100010"
                    }
                }, 
                "description": "DiffServ Priority Map 2 Register", 
                "offset": 60, 
                "word-length": 6
            }, 
            "QOS_DIFF_DSCP3": {
                "bits": {
                    "11:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 110011 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_110011"
                    }, 
                    "14:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 110100 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_110100"
                    }, 
                    "17:15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 110101 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_110101"
                    }, 
                    "20:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 110110 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_110110"
                    }, 
                    "23:21": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 110111 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_110111"
                    }, 
                    "26:24": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 111000 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_111000"
                    }, 
                    "29:27": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 111001 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_111001"
                    }, 
                    "2:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 110000 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_110000"
                    }, 
                    "32:30": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 111010 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_111010"
                    }, 
                    "35:33": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 111011 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_111011"
                    }, 
                    "38:36": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 111100 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_111100"
                    }, 
                    "41:39": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 111101 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_111101"
                    }, 
                    "44:42": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 111110 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_111110"
                    }, 
                    "47:45": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 111111 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_111111"
                    }, 
                    "5:3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 110001 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_110001"
                    }, 
                    "8:6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DiffServ DSCP== 110010 to Priority ID map\nRegister. ", 
                        "name": "PRI_DSCP_110010"
                    }
                }, 
                "description": "DiffServ Priority Map 3 Register", 
                "offset": 66, 
                "word-length": 6
            }, 
            "QOS_EN_DIFFSERV": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable DiffServ priority for individual ports.\nBit 8:0 = Port 8~ Port 0. ", 
                        "name": "QOS_EN_DIFFSERV"
                    }
                }, 
                "description": "QoS DiffServ Enable Register", 
                "offset": 6, 
                "word-length": 2
            }, 
            "QOS_GLOBAL_CTRL": {
                "bits": {
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When set the Port5 operated as the uplink port to \nthe upstream network processor and the COS is decided from the TC based the normal packet classification flow. Otherwise, the Port5 operates as the interface to the management CPU, and the COS is decided based on the reasons for forwarding the packet to the CPU. ", 
                        "name": "P5_AGGREGATION_MODE"
                    }, 
                    "6:5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When set the IMP operated as the uplink port to \nthe upstream network processor and the COS is decided from the TC based the normal packet classification flow. Otherwise, the IMP operates as the interface to the management CPU, and the COS is decided based on the reasons for forwarding the packet to the CPU. ", 
                        "name": "P8_AGGREGATION_MODE"
                    }
                }, 
                "description": "QoS Global Control Register", 
                "offset": 0, 
                "word-length": 1
            }, 
            "QoS IEEE 802.1p Enable Register": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable 802.1p priority for individual ports.\nBit 8:0 = Port 8~ Port 0. ", 
                        "name": "QOS_1P_EN"
                    }
                }, 
                "description": "QoS 802.1P Enable Register", 
                "offset": 4, 
                "word-length": 2
            }, 
            "TC_SEL_TABLE": {
                "bits": {
                    "11:10": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "A lookup table is indexed by the internal flags,\nincluding IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. ", 
                        "name": "TC_SEL_5"
                    }, 
                    "13:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "A lookup table is indexed by the internal flags,\nincluding IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. ", 
                        "name": "TC_SEL_6"
                    }, 
                    "15:14": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "A lookup table is indexed by the internal flags,\nincluding IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. ", 
                        "name": "TC_SEL_7"
                    }, 
                    "1:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "A lookup table is indexed by the internal flags,\nincluding IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. ", 
                        "name": "TC_SEL_0"
                    }, 
                    "3:2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "A lookup table is indexed by the internal flags,\nincluding IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. ", 
                        "name": "TC_SEL_1"
                    }, 
                    "5:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "A lookup table is indexed by the internal flags,\nincluding IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. ", 
                        "name": "TC_SEL_2"
                    }, 
                    "7:6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "A lookup table is indexed by the internal flags,\nincluding IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. ", 
                        "name": "TC_SEL_3"
                    }, 
                    "9:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "A lookup table is indexed by the internal flags,\nincluding IP packet, trusted tagged packet, and static MAC destination to select the TC decision source. 2'b11: PID2TC. 2'b10: DA2TC. 2'b01: PCP2TC. 2'b00: DSCP2TC. ", 
                        "name": "TC_SEL_4"
                    }
                }, 
                "description": "Port N TC Select Table Register", 
                "offset": 80, 
                "word-length": 2
            }
        }
    }, 
    "49": {
        "addresses": {
            "PORT_VLAN_CTL": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 511, 
                        "description": "Per bit per port VLAN forwarding vector.\nA bit mask corresponding to the physical ports on the chip. Set corresponding bit to '1' to enable forwarding to the egress port. Set '0' inhibit the forwarding. Bit 8: IMP port. Bit 5: Port 5. Bit 0-3: Port 0-3. ", 
                        "name": "PORT_EGRESS_EN"
                    }
                }, 
                "description": "PORT N VLAN Control Register", 
                "offset": 0, 
                "word-length": 2
            }, 
            "PORT_VLAN_CTL_IMP": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 511, 
                        "description": "Per bit per port VLAN forwarding vector.\nA bit mask corresponding to the physical ports on the chip. Set corresponding bit to '1' to enable forwarding to the egress port. Set '0' inhibit the forwarding. Bit 8: IMP port. Bit 5: Port 5. Bit 0-3: Port 0-3. ", 
                        "name": "PORT_EGRESS_EN"
                    }
                }, 
                "description": "PORT 8 VLAN Control Register", 
                "offset": 16, 
                "word-length": 2
            }
        }
    }, 
    "50": {
        "addresses": {
            "MAC_TRUNK_CTL": {
                "bits": {
                    "1:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "index selection\n00 = Use hash ((VLAN_ID + MAC_DA) ^ (VLAN_ID + MAC_SA)) to generate index. 01 = Use hash (VLAN_ID + MAC_DA) to generate index. 10 = Use hash (VLAN_ID + MAC_SA) to generate index. 11 = Illegal state. ", 
                        "name": "HASH_SEL"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "SERVER_0"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable Mac trunking.\nThe chip support 2 trunking groups. The trunking group can support up to 4 ports as defined trunking group register. ", 
                        "name": "EN_TRUNK_LOCAL"
                    }, 
                    "7:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "SERVER_1"
                    }
                }, 
                "description": "MAC Trunk Control Register", 
                "offset": 0, 
                "word-length": 1
            }, 
            "TRUNK_GRP_CTL": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Trunk Group Enable\n1 0 Bit 8: IMP port. Bit 7: port 7. Bits[5:0]: port 5-0. ", 
                        "name": "EN_TRUNK_GRP"
                    }
                }, 
                "description": "Trunk N Group Control Register", 
                "offset": 16, 
                "word-length": 2
            }
        }
    }, 
    "52": {
        "addresses": {
            "DEFAULT_1Q_TAG": {
                "bits": {
                    "11:0": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Default VLAN ID('h0 and 'hfff are illegal setting). 0x\nWhen incoming packet is non-1Q tagged frame or priority tagged frame, Default VLAN ID will be used as the VID for the port if VLAN_1Q enabled. ", 
                        "name": "VID"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Canonical Form Indicator (The chip don't care\nthis bit). ", 
                        "name": "CFI"
                    }, 
                    "15:13": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Default IEEE 802.1Q priority\nIf an ISP-tag or a customer tag is added to any incoming frame, these bits are the default priority value for the new tag. ", 
                        "name": "PRI"
                    }
                }, 
                "description": "Port N 802.1Q Default Tag Registers", 
                "offset": 16, 
                "word-length": 2
            }, 
            "DEFAULT_1Q_TAG_IMP": {
                "bits": {
                    "11:0": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Default VLAN ID.('h0 and 'hfff are illegal setting). 0x\nWhen incoming packet is non-1Q tagged frame or priority tagged frame, Default VLAN ID will be used as the VID for the port if VLAN_1Q enabled. ", 
                        "name": "VID"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Canonical Form Indicator (The chip don't care\nthis bit). ", 
                        "name": "CFI"
                    }, 
                    "15:13": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Default IEEE 802.1Q priority\nIf an ISP-tag or a customer tag is added to any incoming frame, these bits are the default priority value for the new tag. ", 
                        "name": "PRI"
                    }
                }, 
                "description": "Port 8 802.1Q Default Tag Registers", 
                "offset": 32, 
                "word-length": 2
            }, 
            "DTAG_TPID": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 34984, 
                        "description": "TPID used to identify double tagged frame or\nnot. ", 
                        "name": "ISP_TPID"
                    }
                }, 
                "description": "Double Tagging TPID Registers", 
                "offset": 48, 
                "word-length": 2
            }, 
            "EGRESS_VID_RMK_TBL_ACS": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Operation Start\nSoftware set this bit to start the operation after having configured all the necessary operation related information to the registers. Hardware automatically clear this bit when the operation is done. For read and write operation, this bit is clear when a single read or write operation is done. ", 
                        "name": "START_DONE"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Operation\n1'b0: Read operation (the data read from the table is specified in the Egress VID remarking Table DATA Register) 1'b1: Write operation (the data to be written to the table is specified in the Egress VID remarking Table Data Register) ", 
                        "name": "OP"
                    }, 
                    "15:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "VID remarking table address\nThis field define the address of the VID remarking table, from address 0 to address 255. ", 
                        "name": "TBL_ADDR"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Clear All EVT Tables\nWhen this bit is set, it reset sll the EVT tables. This bit will be auto-cleared by hardware when the reset is done. ", 
                        "name": "RESET_EVT"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED2"
                    }, 
                    "30:16": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED1"
                    }, 
                    "31": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "GLOBAL_WR_EN"
                    }, 
                    "7:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Egress Port Select\nThis field selects which egress port of the VID remarking table is selected for the access. 4'b0000: port 0 4'b0001: port 1 4'b0010: port 2 4'b0011: port 3 4'b0100: port 4 4'b0101: port 5 4'b0111: port 7 4'b1000: port 8(IMP port) Others: reserved ", 
                        "name": "EGRESS_PORT"
                    }
                }, 
                "description": "Egress VID Remarking Table Access Register", 
                "offset": 64, 
                "word-length": 4
            }, 
            "EGRESS_VID_RMK_TBL_DATA": {
                "bits": {
                    "11:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Inner VID for modification\nThis field specifies the VID of the inner tag remarking. This field is only valid when the operation is set to '11', other than that this field is don't care. ", 
                        "name": "INNER_VID"
                    }, 
                    "13:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Inner Tag Operation\nThis field specifies how the inner tag is modified. 00: as is 01: as received 10: removed 11: VID remarking ", 
                        "name": "INNER_OP"
                    }, 
                    "15:14": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED2"
                    }, 
                    "27:16": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Outer VID for modification\nThis field specifies the VID of the outer tag remarking. This field is only valid when the operation is set to '11', other than that this field is don't care. ", 
                        "name": "OUTER_VID"
                    }, 
                    "29:28": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Outer Tag Operation\nThis field specifies how the outer tag is modified. 00: as is 01: as received 10: removed 11: VID remarking ", 
                        "name": "OUTER_OP"
                    }, 
                    "31:30": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED1"
                    }
                }, 
                "description": "Egress VID Remarking Table Data Register", 
                "offset": 68, 
                "word-length": 4
            }, 
            "ISP_SEL_PORTMAP": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Bitmap to define which port as ISP-port.\n", 
                        "name": "ISP_PORTMAP"
                    }
                }, 
                "description": "ISP Port Selection Port map Registers", 
                "offset": 50, 
                "word-length": 2
            }, 
            "JOIN_ALL_VLAN_EN": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Join All VLAN Enable\nThe VLAN-tagged Frame is always allowed to be forwarded to the destination ports irrespective of the FWD_MAP for the VLAN. In addition, no packet will be untagged if the port has this bit set even if the UNTAG_MAP bit is set for this port. 1: Enable. 0: Disable. Bit 5 - 0: Port 5 - Port 0 Bit 6: Reserved. Bit 7: Port 7. Bit 8: Port 8 Note: This bit is used to set all VLANs into one group for this port and help user can achieve the Transparent VLAN implementation more easier in CTC3.0 ", 
                        "name": "JOIN_ALL_VLAN_EN"
                    }
                }, 
                "description": "Join All VLAN Enable Register", 
                "offset": 80, 
                "word-length": 2
            }, 
            "PORT_IVL_SVL_CTRL": {
                "bits": {
                    "14:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable the Port IVL or SVL Selection\n1: Enable Per Port IVL or SVL Setting  0: Use Global IVL or SVL Setting (Page 0x34, Address 0x00)  Note: When this bit is enabled, the SVL domain and IVL domain will coexist in the switch. Currently, users have to take care the VIDs usage in VLAN table between SVL domain and IVL domain. ", 
                        "name": "PORT_IVL_SVL_EN"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port IVL or SVL Selection\nSelect the SVL or IVL for the ARL table Lookup. 1: Select SVL 0: Select IVL Bit 5 - 0: Port 5 - Port 0 Bit 6: Reserved. Bit 7: Port 7. Bit 8: Port 8 Note: When PORT_IVL_SVL_EN is enabled, 1. the VIDs are used in SVL ports MUST NOT be used in IVL ports. 2. the VID (0) should be programmed for the SVL ports. ", 
                        "name": "PORT_IVL_SVL_SEL"
                    }
                }, 
                "description": "Port IVL or SVL Control Register", 
                "offset": 82, 
                "word-length": 2
            }, 
            "VLAN_CTRL0": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Change Inner 1P VID to PVID\nThis bit controls whether to replace Ingress Inner 1P VID. (ingress VID=12'h000) to PVID For example When this bit is zero: (Falcon DT mode compatible) Do not change the Inner tag VID when this bit is one: For a double tag frame with the inner tag VID==0, change the inner tag VID to PVID. ", 
                        "name": "CHANGE_1P_VID_INNER"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Change Outer 1P VID to PVID\nThis bit controls whether to replace Ingress Outer 1P VID. (ingress VID=12'h000) to PVID For example When this bit is zero: Do not change the Outer tag VID when this bit is one: a.For a single tag frame with VID==0, change the VID to PVID b.For a double tag frame with VID==0, change the outer tag VID to PVID. ", 
                        "name": "CHANGE_1P_VID_OUTER"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Change 1Q VID to PVID\nThis bit controls whether to replace 1Q VID to PVID. (This bit can't be set in iDT_mode) For example, when this bit is zero: No change for 1Q/ISP tag if VID!=0. when this bit is one: a.For a single tag frame with VID!=0, change the VID to PVID. b.For a double tag frame with outer tag VID!=0, change the outer tag VID to PVID. ", 
                        "name": "CHANGE_1Q_VID"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "6:5": {
                        "R/W": "R/W", 
                        "default": 3, 
                        "description": "00: SVL (Shared VLAN Learning Mode) (MAC\nused to hash ARL table). 11:IVL(Individual VLAN Learning Mode) (MAC and VID used to hash ARL table). 10 = illegal Setting. 01 = illegal Setting. This rule applies to 1Q enable mode. dt_mode and idt_mode. Note: When SVL mode (00) is selected, 1. the VID in the ARL table will be learned to 0 in the hardware SA learning stage. 2. the VID (0) should be programmed in the VLAN table. ", 
                        "name": "VLAN_LEARN_MODE"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When set to 1, the 802.1Q VLAN function will be \nenabled. This bit must be set if double tagging (dt_mode or idt_mode) is enable. ", 
                        "name": "VLAN_EN"
                    }
                }, 
                "description": "802.1Q VLAN Control 0 Registers", 
                "offset": 0, 
                "word-length": 1
            }, 
            "VLAN_CTRL1": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Reserved\nIt's illegal to set 0. ", 
                        "name": "RESERVED_1"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When asserted, reserved multicast frames\n(except GMRP and GVRP) will be checked by v_fwdmap. **This rule applies to 1Q enable, dt_mode and idt_mode. ", 
                        "name": "EN_RSV_MCAST_FWDMAP"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When asserted, reserved multicast frames tag/\nuntag will be controlled by v_untagmap. When deasserted, reserved multicast frames will be preserved tagged type of frame as follow, 1.Untagged frame on ingress -> Untagged frame on egress. 2.Tagged frame on ingress -> Tagged frame on egress. **This rule do not apply to MII_manage or idt_mode. **Reserved multicast frames except GMRP amd GVRP. ", 
                        "name": "EN_RSV_MCAST_UNTAG"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\nIt's illegal to set 1. ", 
                        "name": "RESERVED_2"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When asserted will not check IPMC frame with\nV_fwdmap. This rule applies to 1Q enable, dt_mode and idt_mode. ", 
                        "name": "EN_IPMC_BYPASS_FWDMAP"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When deasserted, the IPMC frames tag/untag\nwill be controlled by V_untagmap. When asserted, The IPMC frames will be preserved tagged type of frame as follow, 1.Untagged frame on ingress -> Untagged frame on egress. 2.Tagged frame on ingress -> Tagged frame on egress. **This rule do not apply to MII_manage or idt_mode. ", 
                        "name": "EN_IPMC_BYPASS_UNTAG"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_3"
                    }
                }, 
                "description": "802.1Q VLAN Control 1 Registers", 
                "offset": 1, 
                "word-length": 1
            }, 
            "VLAN_CTRL2": {
                "bits": {
                    "1:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When set to 1, frames reveived by MII_manage \nport will bypass V_fwdmap checking. **This rule applies to 1Q enable, dt_mode and idt_mode. ", 
                        "name": "EN_MIIM_BYPASS_V_FWDM"
                    }, 
                    "4:3": {
                        "R/W": "R/W", 
                        "default": 2, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_2"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When set to 1, GMRP,GVRP will be checked by \nv_fwdmap. ** this rule do not apply to MII_manage EXP and SPI ports. ", 
                        "name": "EN_GMRP_GVRP_V_FWDMA"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When asserted, GMRP/GVRP frames tag/untag \nwill be controlled by v_untagmap. When deasserted,GMRP/GVRP frames will be preserved tagged type of frame as follow, 1.Untagged frame on ingress -> Untagged frame on egress. 2.Tagged frame on ingress -> Tagged frame on egress. **This rule do not apply to MII_manage or idt_mode. ", 
                        "name": "EN_GMRP_GVRP_UNTAG_M"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "No Description.", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "802.1Q VLAN Control 2 Registers", 
                "offset": 2, 
                "word-length": 1
            }, 
            "VLAN_CTRL3": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When enabled, any non_1Q frame will be\ndropped by this port. Ports 8-0 respectively. This field makes no effect under the double tagging modes. This field is ignored by IMP port(s), the IMP port(s) won't drop non 1Q frames even this field is set. ", 
                        "name": "EN_DROP_NON1Q"
                    }
                }, 
                "description": "802.1Q VLAN Control 3 Registers", 
                "offset": 3, 
                "word-length": 2
            }, 
            "VLAN_CTRL4": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When chip is programmed as double tag\nmode(dt_mode and idt_mode) and management mode. 1: flood (include all data port and CPU) reserved mcast based on the VLAN rule. 0: trap reserved mcast to CPU. reserved multicast include 01-80-c2-00-00- (00,02-2f) ", 
                        "name": "RESV_MCAST_FLOOD"
                    }, 
                    "3:2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable double tagging mode.\n0:Disable double tagging mode 01:Enable dt_mode(Falcon double tagging mode) 10:Enable idt_mode(intelligent double tagging mode in Vulcan) when idt_mode is enable, egress VID remarking is achieved by CFP classification ID. 11:Reserved ", 
                        "name": "EN_DOUBLE_TAG"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When set to 1, management port (the port with\nCPU) will be the destination port of GMRP frame. In multiple chip system, a GMRP frame received by a chip without CPU will pass it to expansion port, and eventually it will be forward to CPU. ", 
                        "name": "EN_MGE_REV_GMRP"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When set to 1. management port (the port with\nCPU) will be the destination port of GVRP frame. ", 
                        "name": "EN_MGE_REV_GVRP"
                    }, 
                    "7:6": {
                        "R/W": "R/W", 
                        "default": 3, 
                        "description": "00: forward ingress VID violation frame (VID is\nnot in v_fwdmap). But do not learn in ARL table. 01: Drop frame if frame has VID violation, not Learned. 10: Do not check ingress VID violation.(Forward and Learn as no violation case) 11:Forward ingress VIO violation frame to IMP, but not learn(default) **This field is ignored by IMP port(s), the IMP port(s) won't check ingress VID violation frames. ", 
                        "name": "INGR_VID_CHK"
                    }
                }, 
                "description": "802.1Q VLAN Control 4 Registers", 
                "offset": 5, 
                "word-length": 1
            }, 
            "VLAN_CTRL5": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1:The management port (IMP) will ignore CRC\ncheck. 0:The management port (IMP) with CPU on it will check the CRC. ", 
                        "name": "EN_CPU_RX_BYP_INNER_C"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "0: comply with standard, drop frame.\n1: forward frame. ", 
                        "name": "EN_VID_FFF_FWD"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When set to 1, a frame with V_table miss will be\ndropped. When set to 0, a frame with V_table miss will be forwarded to IMP. ", 
                        "name": "DROP_VTABLE_MISS"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Egress Directed Frame Bypass Trunking Re-\ndirection Enable Set to 1: Egress Directed Frame From Management Port will bypass Re-Trunking Re- directed Rule Set to 0: Egress Directed Frame will From Management Port will follow Trunking Re- directed Rule. ", 
                        "name": "EGRESS_DIR_FRM_BYPASS"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "- en_preserv_non_1q_frame: (default 0)\nWhen set to 1, regardless of untag map in VLAN table, non-1Q frames (including 802.1p frames) will not be changed at TX. This field makes no effect under the double tagged modes (dt_mode and idt_mode). ", 
                        "name": "PRESV_NON1Q"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n#Enable Reserved Multicast Address Learn #1: The frame with reserved multicast DA will be learned. # Either {SA+Default PVID} or {SA + Frame VID} #0: It will not be learned. ", 
                        "name": "RESERVED_2"
                    }
                }, 
                "description": "802.1Q VLAN Control 5 Registers", 
                "offset": 6, 
                "word-length": 1
            }, 
            "VLAN_CTRL6": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "STRICT_SFD_DETECT"
                    }, 
                    "3:1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "DIS_ARL_BUST_LMT"
                    }, 
                    "7:5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }
                }, 
                "description": "802.1Q VLAN Control 6 Registers", 
                "offset": 7, 
                "word-length": 1
            }, 
            "VLAN_MULTI_PORT_ADDR_CTL": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When set to 1, MPORT_ADD0 will be checked\nby v_fwdmap ** this rule do not apply to MII_manage ", 
                        "name": "EN_MPORT0_V_FWD_MAP"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When set to 1, MPORT_ADD0 will be checked\nby v_untagmap ** this rule do not apply to MII_manage ", 
                        "name": "EN_MPORT0_UTG_MAP"
                    }, 
                    "10": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When set to 1, MPORT_ADD5 will be checked\nby v_fwdmap ** this rule do not apply to MII_manage ", 
                        "name": "EN_MPORT5_V_FWD_MAP"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When set to 1, MPORT_ADD5 will be checked\nby v_untagmap  ** this rule do not apply to MII_manage or idt_mode.   ** When set to 0, MPORT_ADDx frames will be preserved tagged type of frames as follows, 1.Untagged frame on ingress -> Untagged frame on egress. 2.Tagged frames on ingress -> tagged frames on egress. 3.1p frame on ingress -> 1Q frame on egress. ", 
                        "name": "EN_MPORT5_UTG_MAP"
                    }, 
                    "15:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When set to 1, MPORT_ADD1 will be checked\nby v_fwdmap ** this rule do not apply to MII_manage ", 
                        "name": "EN_MPORT1_V_FWD_MAP"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When set to 1, MPORT_ADD1 will be checked\nby v_untagmap ** this rule do not apply to MII_manage ", 
                        "name": "EN_MPORT1_UTG_MAP"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When set to 1, MPORT_ADD2 will be checked\nby v_fwdmap ** this rule do not apply to MII_manage ", 
                        "name": "EN_MPORT2_V_FWD_MAP"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When set to 1, MPORT_ADD2 will be checked\nby v_untagmap ** this rule do not apply to MII_manage ", 
                        "name": "EN_MPORT2_UTG_MAP"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When set to 1, MPORT_ADD3 will be checked\nby v_fwdmap ** this rule do not apply to MII_manage ", 
                        "name": "EN_MPORT3_V_FWD_MAP"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When set to 1, MPORT_ADD3 will be checked\nby v_untagmap ** this rule do not apply to MII_manage ", 
                        "name": "EN_MPORT3_UTG_MAP"
                    }, 
                    "8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When set to 1, MPORT_ADD4 will be checked\nby v_fwdmap ** this rule do not apply to MII_manage ", 
                        "name": "EN_MPORT4_V_FWD_MAP"
                    }, 
                    "9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When set to 1, MPORT_ADD4 will be checked\nby v_untagmap ** this rule do not apply to MII_manage ", 
                        "name": "EN_MPORT4_UTG_MAP"
                    }
                }, 
                "description": "VLAN Multiport Address Control Register", 
                "offset": 10, 
                "word-length": 2
            }
        }
    }, 
    "54": {
        "addresses": {
            "DOS_CTRL": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "IP_LAND:IPDA=IPSA in an IP(v4/v6) datagram. \n1 0 ", 
                        "name": "IP_LAND_DROP_EN"
                    }, 
                    "10": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ICMPv4_Fragment:The ICMPv4 protocol data\nunit carrier in a fragmented IPv4 datagram. 1 0 ", 
                        "name": "ICMPV4_FRAGMENT_DROP_"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ICMPv6_Fragment:The ICMPv6 protocol data\nunit carrier in a fragmented IPv6 datagram. 1 0 ", 
                        "name": "ICMPV6_FRAGMENT_DROP_"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ICMPv4_LongPing:The ICMPv4 Ping (Echo\nRequest) protocol data unit carried in an unfragmented IPv4 datagram with its Payload Length indicating a value greater than the MAX_ICMPv4_Size + size of IPv4 heater. 1 0 ", 
                        "name": "ICMPV4_LONG_PING_DROP"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ICMPv6_LongPing:The ICMPv6 Ping (Echo\nRequest) protocol data unit carried in an unfragmented IPv6 datagram with its Payload Length indicating a value greater than the MAX_ICMPv6_Size. 1 0 ", 
                        "name": "ICMPV6_LONG_PING_DROP"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TCP_BLAT:DPort=SPort in a TCP header\ncarried in an unfragmented IP datagram or in the first fragment of a fragmented IP datagram. 1 0 ", 
                        "name": "TCP_BLAT_DROP_EN"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "UDP_BLAT:DPport=SPort in a UDP header\ncarried in an unfragmented IP datagram or in the first fragment of a fragmented IP datagram. 1 0 ", 
                        "name": "UDP_BLAT_DROP_EN"
                    }, 
                    "31:14": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TCP_NULLScan:Seq_Num=0 & All\nTCP_FLAGs=0, in a TCP header carried in an unfragmented IP datagram or in the first fragment of a fragmented IP datagram. 1 0 ", 
                        "name": "TCP_NULL_SCAN_DROP_EN"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TCP_XMASScan:Seq_Num=0 & FIN=1 &\nURG=1 & PSH=1 in a TCP header carried in an unfragmented IP datagram or in the first fragment of a fragmented IP datagram. 1 0 ", 
                        "name": "TCP_XMASS_SCAN_DROP_E"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TCP_SYNFINScan:SYN=1 & FIN=1 in a TCP\nheader carried in an unfragmented IP datagram or in the first fragment of a fragmented IP datagram. 1 0 ", 
                        "name": "TCP_SYNFIN_SCAN_DROP_"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TCP_SYNError:SYN=1 & ACK=0 &\nSRC_Port<1024 in a TCP header carried in an unfragmented IP datagram or in the first fragment of a fragmented IP datagram. 1 0 ", 
                        "name": "TCP_SYN_ERR_DROP_EN"
                    }, 
                    "8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TCP_ShortHDR:The length of a TCP header\ncarried in an unfragmented IP datagram or the first fragment of a fragmented IP datagram is less than MIN_TCP_Header_Size. 1 0 ", 
                        "name": "TCP_SHORT_HDR_DROP_E"
                    }, 
                    "9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TCP_FragError:The Fragment_Offset = 1 in any \nfragment of a fragmented IP datagram carrying part of TCP data. 1 0 ", 
                        "name": "TCP_FRAG_ERR_DROP_EN"
                    }
                }, 
                "description": "DoS Control Register", 
                "offset": 0, 
                "word-length": 4
            }, 
            "DOS_DIS_LRN_REG": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When this bit is enabled, all frames drop by dos \nprevent module will NOT be learned. ", 
                        "name": "DOS_DIS_LRN"
                    }, 
                    "7:1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "DoS Disable Learn Register", 
                "offset": 16, 
                "word-length": 1
            }, 
            "MAX_ICMPV4_SIZE_REG": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "MAX_ICMPv4_Size is programmable between 0 0x20\nand 9.6 KB, inclusive. The default value is set to 512 bytes. ", 
                        "name": "MAX_ICMPV4_SIZE"
                    }
                }, 
                "description": "Maximum ICMPv4 Size Register", 
                "offset": 8, 
                "word-length": 4
            }, 
            "MAX_ICMPV6_SIZE_REG": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "MAX_ICMPv6_Size is programmable between 0 0x20\nand 9.6 KB, inclusive. The default value is set to 512 bytes. ", 
                        "name": "MAX_ICMPV6_SIZE"
                    }
                }, 
                "description": "Maximum ICMPv6 Size Register", 
                "offset": 12, 
                "word-length": 4
            }, 
            "MINIMUM_TCP_HDR_SZ": {
                "bits": {
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 20, 
                        "description": "MIN_TCP_Header_Size is programmable\nbetween 0 and 255 bytes, inclusive. The default value is set to 20 bytes (TCP header without options). ", 
                        "name": "MIN_TCP_HDR_SZ"
                    }
                }, 
                "description": "Minimum TCP Header Size Register", 
                "offset": 4, 
                "word-length": 1
            }
        }
    }, 
    "64": {
        "addresses": {
            "JUMBO_PORT_MASK": {
                "bits": {
                    "23:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }, 
                    "24": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable 10/100 Port can receive and transmit\njumbo frame. Besides Bit[8:0] Jumbo Frame Port Mask select, it requires to set this bit to enable 10/100 Mb/s port jumbo frame support. ", 
                        "name": "EN_10_100_JUMBO"
                    }, 
                    "31:25": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Jumbo Frame Port Mask.\nPorts defined in the Jumbo Frame Port Mask Register can Receive/Transmit Jumbo Frame (Frame Size over the bytes defined in \"Standard Max. Frame Size\" register and less than 9720B). Bit7:0 = Port 7-0 in chip 0.  0: Disable Jumbo Frame Capability,   1: Enable Jumbo Frame Capability,  Jumbo Frames can be allowed to be delivered among these Ports. Non-Jumbo Frame will not be constrained by the register. It is recommended that no more than two ports be enabled simultaneously to ensure system performance. ", 
                        "name": "JUMBO_FM_PORT_MASK"
                    }
                }, 
                "description": "Jumbo Frame Port Mask Registers", 
                "offset": 1, 
                "word-length": 4
            }, 
            "MIB_GD_FM_MAX_SIZE": {
                "bits": {
                    "13:0": {
                        "R/W": "R/W", 
                        "default": 2000, 
                        "description": "Standard Max. Frame Size.\nThe Register defines the Standard MAX. Frame Size for MAC and MIB counter. The register should be either 14'd1518 or 14'd2000. When jumbo is disable, the MAC and MIB counter use this field to check for good frame size. When this field is 1518, 1. Untagged frames will be dropped if the frame size is larger than 1518 bytes. 2. Single tagged frames will be dropped if the frame size is lager than 1522 bytes. 3. Double tagged frames will be dropped if the frame size is lager than 1526 bytes. On the other hand, when this field is 2000, all untagged, single tagged, and double tagged frames will be dropped if the frame size is larger than 2000 bytes. when jumbo is enable, all the frames will be dropped if the frame size is larger than 9720B. The Register setting will affect those MIB counting including in RxSAChange RxgoodOctets RxUnicastPkts RxMulticastPkts RxBroadcastPkts RxOverSizePkts For iProc CTP MAC, The maximum Jumbo size support in the internal CTP MAC for port 5/port 7/port 8 is 2500 byte. More than the packet size will be dropped in the internal CTF MAC. ", 
                        "name": "MAX_SIZE"
                    }, 
                    "15:14": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Jumbo MIB Good Frame Max Size Registers", 
                "offset": 5, 
                "word-length": 2
            }
        }
    }, 
    "65": {
        "addresses": {
            "BC_SUP_PKTDROP_CNT_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Packet Dropped Count.\nRecord the Dropped packet count for Suppression Drop Count or Jumbo Filtered Count. Reset after the Register has been read. ", 
                        "name": "PK_DROP_CNT"
                    }
                }, 
                "description": "Port 8 Suppressed Packet Drop Counter Register", 
                "offset": 112, 
                "word-length": 4
            }, 
            "BC_SUP_PKTDROP_CNT_P": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Packet Dropped Count.\nRecord the Dropped packet count for Suppression Drop Count or Jumbo Filtered Count. Reset after the Register has been read. ", 
                        "name": "PK_DROP_CNT"
                    }
                }, 
                "description": "Port N Suppressed Packet Drop Counter Register", 
                "offset": 80, 
                "word-length": 4
            }, 
            "BC_SUP_RATECTRL_1_IMP": {
                "bits": {
                    "14:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Packet Mask for Bucket 1\nBit 8: Unicast lookup hit Bit 9: Multicast lookup hit Bit 10: Reserved Mac Address Frame(01-80-C2- 00-00-00 ~ 01-80-C2-00-00-2F) Bit 11: Broadcast Bit 12: Multicast lookup fail Bit 13: Unicast lookup fail Bit 14: Reserved Note: PKT_MSK1 and PKT_MSK0 shouldn't have any overlaps on packet type selection. Otherwise, the accuracy of rate would be affected. ", 
                        "name": "PKT_MSK1"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Bit Rate Mode Selection for Bucket 1\n0: Rx rate excluding Preamble and IFG (20B) 1: Rx rate including Preamble and IFG (20B) ", 
                        "name": "IFG_BYTES1"
                    }, 
                    "6:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Packet Mask for Bucket 0\nBit 0: Unicast lookup hit Bit 1: Multicast lookup hit Bit 2: Reserved Mac Address Frame(01-80-C2- 00-00-00 ~ 01-80-C2-00-00-2F) Bit 3: Broadcast Bit 4: Multicast lookup fail Bit 5: Unicast lookup fail Bit 6: Reserved Note: PKT_MSK1 and PKT_MSK0 shouldn't have any overlaps on packet type selection. Otherwise, the accuracy of rate would be affected. ", 
                        "name": "PKT_MSK0"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Bit Rate Mode Selection for Bucket 0\n0: Rx rate excluding Preamble and IFG (20B) 1: Rx rate including Preamble and IFG (20B) ", 
                        "name": "IFG_BYTES0"
                    }
                }, 
                "description": "Port 8 Receive Rate Control 1 Register", 
                "offset": 67, 
                "word-length": 2
            }, 
            "BC_SUP_RATECTRL_1_P": {
                "bits": {
                    "14:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Packet Mask for Bucket 1\nBit 8: Unicast lookup hit Bit 9: Multicast lookup hit Bit 10: Reserved Mac Address Frame(01-80-C2- 00-00-00 ~ 01-80-C2-00-00-2F) Bit 11: Broadcast Bit 12: Multicast lookup fail Bit 13: Unicast lookup fail Bit 14: Reserved Note: PKT_MSK1 and PKT_MSK0 shouldn't have any overlaps on packet type selection. Otherwise, the accuracy of rate would be affected. ", 
                        "name": "PKT_MSK1"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Bit Rate Mode Selection for Bucket 1\n0: Rx rate excluding Preamble and IFG (20B) 1: Rx rate including Preamble and IFG (20B) ", 
                        "name": "IFG_BYTES1"
                    }, 
                    "6:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Packet Mask for Bucket 0\nBit 0: Unicast lookup hit Bit 1: Multicast lookup hit Bit 2: Reserved Mac Address Frame(01-80-C2- 00-00-00 ~ 01-80-C2-00-00-2F) Bit 3: Broadcast Bit 4: Multicast lookup fail Bit 5: Unicast lookup fail Bit 6: Reserved Note: PKT_MSK1 and PKT_MSK0 shouldn't have any overlaps on packet type selection. Otherwise, the accuracy of rate would be affected. ", 
                        "name": "PKT_MSK0"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Bit Rate Mode Selection for Bucket 0\n0: Rx rate excluding Preamble and IFG (20B) 1: Rx rate including Preamble and IFG (20B) ", 
                        "name": "IFG_BYTES0"
                    }
                }, 
                "description": "Port N Receive Rate Control 1 Registers", 
                "offset": 52, 
                "word-length": 2
            }, 
            "BC_SUP_RATECTRL_IMP": {
                "bits": {
                    "10:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Bucket Size for Bucket 0.\nBucket Size will affect the burst traffic. 3'b000: 4 KB 3'b001: 8 KB 3'b010: 16 KB 3'b011: 32 KB 3'b100: 64 KB others: 488 KB ", 
                        "name": "BUCKET0_SIZE"
                    }, 
                    "18:11": {
                        "R/W": "R/W", 
                        "default": 16, 
                        "description": "Refresh Count in Bucket 1.\nRefresh Count Define allowing Incoming Packet Bit Rate For those Packets Defined in Suppressed Packet Type Mask in Port 8 Receive Rate Control 1 Register When Bit Rate Mode Selection is 0(Absolute Bit Rate Mode) 1~28: Bit Rate = Refresh Count*8*1024/125, that's Bit Rate is 64 Kb ~1.792 Mb with Resolution 64 Kb 29~127: Bit Rate = (Refresh Count-27)*1024, that's Bit Rate is 2 Mb~100 Mb with Resolution 1 Mb 128~240: Bit Rate = (Refresh Count - 115)*1024*8, that's Bit Rate is 104 Mb~1000 Mb with Resolution 8 Mb When Bit Rate Mode Selection is 1(Bit Rate Related to Link Speed Mode) 1~125: when 10M speed Bit Rate = Refresh Count * 8 * 1024 /100, that's Bit Rate is 0.08 Mb~10 Mb with Resolution 0.08 Mb 1~125: when 100M speed Bit Rate = Refresh Count * 8 * 1024/10, that's Bit Rate is 0.8 Mb~100 Mb with Resolution 0.8 Mb 1~125: when 1000M Speed Bit Rate = Refresh Count * 8 * 1024, that's Bit Rate is 8 Mb~1000 Mb with Resolution 8 Mb ", 
                        "name": "BUCKET1_REF_CNT"
                    }, 
                    "21:19": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Bucket Size for Bucket 1.\nBucket Size will affect the burst traffic. 3'b000: 4 KB 3'b001: 8 KB 3'b010: 16 KB 3'b011: 32 KB 3'b100: 64 KB others: 488 KB ", 
                        "name": "BUCKET1_SIZE"
                    }, 
                    "22": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable Rate Control of the Ingress Port, Bucket \n0 1:Enable, 0:Disable. ", 
                        "name": "EN_BUCKET0"
                    }, 
                    "23": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable Rate Control of the Ingress Port, Bucket \n1 1:Enable, 0:Disable. ", 
                        "name": "EN_BUCKET1"
                    }, 
                    "28:24": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }, 
                    "29": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Ingress Rate Control Mode Selection for Bucket \n0. 1:The incoming packet will be dropped if the allowed bandwidth for those packets defined in Packet Type Mask is up. 0:The Pause Frame/Jamming Frame will be transmitted depend on Full/HalfDuplex Mode if the allowed bandwidth for those packets defined in Packet Type Mask is up. Note: Bucket 0 can be configured as Policer or Shaper and Bucket 1 is fixed to Policer. ", 
                        "name": "BUCKET_MODE0"
                    }, 
                    "30": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "31": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 16, 
                        "description": "Refresh Count in Bucket 0.\nRefresh Count Define allowing Incoming Packet Bit Rate For those Packets Defined in Suppressed Packet Type Mask in Port 8 Receive Rate Control 1 Register When Bit Rate Mode Selection is 0 (Absolute Bit Rate Mode) 1~28: Bit Rate = Refresh Count*8*1024/125, that's Bit Rate is 64 Kb ~1.792 Mb with Resolution 64 Kb 29~127: Bit Rate = (Refresh Count-27)*1024, that's Bit Rate is 2 Mb~100 Mb with Resolution 1 Mb 128~240: Bit Rate = (Refresh Count - 115)*1024*8, that's Bit Rate is 104 Mb~1000 Mb with Resolution 8 Mb When Bit Rate Mode Selection is 1(Bit Rate Related to Link Speed Mode) 1~125: when 10M speed Bit Rate = Refresh Count * 8 * 1024 /100, that's Bit Rate is 0.08 Mb~10 Mb with Resolution 0.08 Mb 1~125: when 100M speed Bit Rate = Refresh Count * 8 * 1024/10, that's Bit Rate is 0.8 Mb~100 Mb with Resolution 0.8 Mb 1~125: when 1000M Speed Bit Rate = Refresh Count * 8 * 1024, that's Bit Rate is 8 Mb~1000 Mb with Resolution 8 Mb ", 
                        "name": "BUCKET0_REF_CNT"
                    }
                }, 
                "description": "Port 8 Receive Rate Control Registers", 
                "offset": 48, 
                "word-length": 4
            }, 
            "BC_SUP_RATECTRL_P": {
                "bits": {
                    "10:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Bucket Size for Bucket 0.\nBucket Size will affect the burst traffic. 3'b000: 4 KB 3'b001: 8 KB 3'b010: 16 KB 3'b011: 32 KB 3'b100: 64 KB others: 488 KB ", 
                        "name": "BUCKET0_SIZE"
                    }, 
                    "18:11": {
                        "R/W": "R/W", 
                        "default": 16, 
                        "description": "Refresh Count in Bucket 1.\nRefresh Count Define allowing Incoming Packet Bit Rate For those Packets Defined in Suppressed Packet Type Mask in Port Receive Rate Control 1 Register When Bit Rate Mode Selection is 0(Absolute Bit Rate Mode) 1~28: Bit Rate = Refresh Count*8*1024/125, that's Bit Rate is 64 Kb ~1.792 Mb with Resolution 64 Kb 29~127: Bit Rate = (Refresh Count-27)*1024, that's Bit Rate is 2 Mb~100 Mb with Resolution 1Mb 128~240: Bit Rate = (Refresh Count - 115)*1024*8, that's Bit Rate is 104 Mb~1000 Mb with Resolution 8Mb When Bit Rate Mode Selection is 1(Bit Rate Related to Link Speed Mode) 1~125: when 10M speed Bit Rate = Refresh Count * 8 * 1024 /100, that's Bit Rate is 0.08 Mb~10 Mb with Resolution 0.08Mb 1~125: when 100M speed Bit Rate = Refresh Count * 8 * 1024/10, that's Bit Rate is 0.8 Mb~100 Mb with Resolution 0.8Mb 1~125: when 1000M Speed Bit Rate = Refresh Count * 8 * 1024, that's Bit Rate is 8 Mb~1000 Mb with Resolution 8 Mb ", 
                        "name": "BUCKET1_REF_CNT"
                    }, 
                    "21:19": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Bucket Size for Bucket 1.\nBucket Size will affect the burst traffic. 3'b000: 4 KB 3'b001: 8 KB 3'b010: 16 KB 3'b011: 32 KB 3'b100: 64 KB others: 488 KB ", 
                        "name": "BUCKET1_SIZE"
                    }, 
                    "22": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable Rate Control of the Ingress Port, Bucket \n0 1:Enable, 0:Disable. ", 
                        "name": "EN_BUCKET0"
                    }, 
                    "23": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable Rate Control of the Ingress Port, Bucket \n1 1:Enable, 0:Disable. ", 
                        "name": "EN_BUCKET1"
                    }, 
                    "28:24": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }, 
                    "29": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Ingress Rate Control Mode Selection for Bucket \n0. 1:The incoming packet will be dropped if the allowed bandwidth for those packets defined in Packet Type Mask is up. 0:The Pause Frame/Jamming Frame will be transmitted depend on Full/HalfDuplex Mode if the allowed bandwidth for those packets defined in Packet Type Mask is up. Note: Bucket 0 can be configured as Policer or Shaper and Bucket 1 is fixed to Policer. ", 
                        "name": "BUCKET_MODE0"
                    }, 
                    "30": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Reserved\n", 
                        "name": "BUCKET_MODE1"
                    }, 
                    "31": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 16, 
                        "description": "Refresh Count in Bucket 0.\nRefresh Count Define allowing Incoming Packet Bit Rate For those Packets Defined in Suppressed Packet Type Mask in Port Receive Rate Control 1 Register When Bit Rate Mode Selection is 0(Absolute Bit Rate Mode) 1~28: Bit Rate = Refresh Count*8*1024/125, that's Bit Rate is 64 Kb ~1.792 Mb with Resolution 64Kb 29~127: Bit Rate = (Refresh Count-27)*1024, that's Bit Rate is 2 Mb~100 Mb with Resolution 1Mb 128~240: Bit Rate = (Refresh Count - 115)*1024*8, that's Bit Rate is 104 Mb~1000 Mb with Resolution 8Mb When Bit Rate Mode Selection is 1(Bit Rate Related to Link Speed Mode) 1~125: when 10M speed Bit Rate = Refresh Count * 8 * 1024 /100, that's Bit Rate is 0.08 Mb~10 Mb with Resolution 0.08Mb 1~125: when 100M speed Bit Rate = Refresh Count * 8 * 1024/10, that's Bit Rate is 0.8 Mb~100 Mb with Resolution 0.8Mb 1~125: when 1000M Speed Bit Rate = Refresh Count * 8 * 1024, that's Bit Rate is 8 Mb~1000 Mb with Resolution 8 Mb ", 
                        "name": "BUCKET0_REF_CNT"
                    }
                }, 
                "description": "Port N Receive Rate Control Registers", 
                "offset": 16, 
                "word-length": 4
            }, 
            "COMM_IRC_CON": {
                "bits": {
                    "16:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "17": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Bit Rate Mode selection for Bucket 1.\n0:Absolute Bit Rate Mode Incoming Bit Rate is Defined in Refresh Count in per Ingress Port Rate Control Register with Absolute amount and Nothing about Link Speed. 1:Bit Rate Related to Link Speed Mode Incoming Bit Rate is Define in Refresh Count in Per Ingress Port Rate Control Register with Related Amount to Link Speed ", 
                        "name": "RATE_TYPE1"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_2"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }, 
                    "8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Bit Rate Mode selection for Bucket 0.\n0:Absolute Bit Rate Mode Incoming Bit Rate is Defined in Refresh Count in per Ingress Port Rate Control Register with Absolute amount and Nothing about Link Speed. 1:Bit Rate Related to Link Speed Mode Incoming Bit Rate is Define in Refresh Count in Per Ingress Port Rate Control Register with Related Amount to Link Speed ", 
                        "name": "RATE_TYPE0"
                    }
                }, 
                "description": "Common Ingress rate Control Configuration Registers", 
                "offset": 0, 
                "word-length": 4
            }
        }
    }, 
    "66": {
        "addresses": {
            "EAP_DIP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "EAP destination IP mask register N\n", 
                        "name": "DIP_MASK_REG"
                    }, 
                    "63:32": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "EAP destination IP subnet register N\n", 
                        "name": "DIP_SUB_REG"
                    }
                }, 
                "description": "EAP Destination IP Registers", 
                "offset": 2, 
                "word-length": 8
            }, 
            "EAP_GLO_CON": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1'b1: 2 subnet destination IP defined in\nEAP_DIP0_MASK & EAP_DIP1_MASK are allowed to pass 1'b0: drop ", 
                        "name": "EN_2_DIP"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1'b1: allow ARP to pass\n1'b0: drop ARP ", 
                        "name": "EN_ARP"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1'b1: allow DHCP to pass\n1'b0: drop DHCP ", 
                        "name": "EN_DHCP"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When EAP_BLK_MODE is set,\n1'b1: allow DA = 01-80-C2-00-00-02, 04-0F to pass 1'b0: drop DA = 01-80-C2-00-00-02, 04-0F ", 
                        "name": "EN_RMC"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When EAP_BLK_MODE is set,\n1'b1: allow BPDU to pass 1'b0: drop BPDU ", 
                        "name": "EN_BPDU"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1'b1: allow RARP to pass\n1'b0: drop RARP ", 
                        "name": "EN_RARP"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }
                }, 
                "description": "EAP Global Configuration Registers", 
                "offset": 0, 
                "word-length": 1
            }, 
            "EAP_MULTI_ADDR_CTRL": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1'b1: allow multiport address define at Page/\nOffset = 04/10h to pass 1'b0: drop ", 
                        "name": "EN_MPORT0"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1'b1: allow multiport address define at Page/\nOffset = 04/20h to pass 1'b0: drop ", 
                        "name": "EN_MPORT1"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1'b1: allow multiport address define at Page/\nOffset = 04/30h to pass 1'b0: drop ", 
                        "name": "EN_MPORT2"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1'b1: allow multiport address define at Page/\nOffset = 04/40h to pass 1'b0: drop ", 
                        "name": "EN_MPORT3"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1'b1: allow multiport address define at Page/\nOffset = 04/50h to pass 1'b0: drop ", 
                        "name": "EN_MPORT4"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1'b1: allow multiport address define at Page/\nOffset = 04/60h to pass 1'b0: drop ", 
                        "name": "EN_MPORT5"
                    }, 
                    "7:6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "EAP Multiport Address Control Register", 
                "offset": 1, 
                "word-length": 1
            }, 
            "PORT_EAP_CON": {
                "bits": {
                    "47:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "EAP frame DA register.\n", 
                        "name": "EAP_UNI_DA"
                    }, 
                    "48": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "enable EAP frame with DA.\n", 
                        "name": "EAP_EN_UNI_DA"
                    }, 
                    "50:49": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "00: Do not check EAP_BLK_MODE.\n01: Check EAP_BLK_MODE on ingress port, only frame defined in EAP_GCFG will be forwarded. Otherwise frame will be dropped. 10: Reserved 11: Check EAP_BLK_MODE on both ingress and egress port, only frame defined in EAP_GCFG will be forwarded. Especially, the forwarding process will check whether each egress port is at block mode or not. ", 
                        "name": "EAP_BLK_MODE"
                    }, 
                    "52:51": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "00: Basic mode, do not check SA,\n01: Reserved  10: Extend mode, check SA & port-number. Drop if SA is unknown.  11: Simplified mode, check SA & port-number. Trap to mgnt-port if SA is unknown. ", 
                        "name": "EAP_MODE"
                    }, 
                    "63:53": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N EAP Configuration Registers", 
                "offset": 32, 
                "word-length": 8
            }, 
            "PORT_EAP_CON_IMP": {
                "bits": {
                    "47:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "EAP frame DA register.\n", 
                        "name": "EAP_UNI_DA"
                    }, 
                    "48": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "enable EAP frame with DA.\n", 
                        "name": "EAP_EN_UNI_DA"
                    }, 
                    "50:49": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "00: Do not check EAP_BLK_MODE.\n01: Check EAP_BLK_MODE on ingress port, only frame defined in EAP_GCFG will be forwarded. Otherwise frame will be dropped. 10: Reserved 11: Check EAP_BLK_MODE on both ingress and egress port, only frame defined in EAP_GCFG will be forwarded. Especially, the forwarding process will check whether each egress port is at block mode or not. ", 
                        "name": "EAP_BLK_MODE"
                    }, 
                    "52:51": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "00: Basic mode, do not check SA,\n01: Reserved  10: Extend mode, check SA & port-number. Drop if SA is unknown.  11: Simplified mode, check SA & port-number. Trap to mgnt-port if SA is unknown. ", 
                        "name": "EAP_MODE"
                    }, 
                    "63:53": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "IMP EAP Configuration Registers", 
                "offset": 96, 
                "word-length": 8
            }
        }
    }, 
    "67": {
        "addresses": {
            "MST_AGE": {
                "bits": {
                    "31:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Per-spanning tree aging enable.\n", 
                        "name": "AGE_EN_PRT"
                    }
                }, 
                "description": "MST Ageing Control Register", 
                "offset": 2, 
                "word-length": 4
            }, 
            "MST_CON": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1: Enable 802.1s\n0: Only one spanning tree support ", 
                        "name": "EN_802_1S"
                    }, 
                    "7:1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "MST Control Registers", 
                "offset": 0, 
                "word-length": 1
            }, 
            "MST_TAB": {
                "bits": {
                    "11:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Spanning tree state for port 3.\n000: no spanning tree, 001: disable, 010: blocking, 011: listening, 100: learning, 101: forwarding, 110-111: reserved. ", 
                        "name": "SPT_STA3"
                    }, 
                    "14:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Spanning tree state for port 4.\n000: no spanning tree, 001: disable, 010: blocking, 011: listening, 100: learning, 101: forwarding, 110-111: reserved. ", 
                        "name": "SPT_STA4"
                    }, 
                    "17:15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Spanning tree state for port 5.\n000: no spanning tree, 001: disable, 010: blocking, 011: listening, 100: learning, 101: forwarding, 110-111: reserved. ", 
                        "name": "SPT_STA5"
                    }, 
                    "20:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }, 
                    "23:21": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Spanning tree state for port 7.\n000: no spanning tree, 001: disable, 010: blocking, 011: listening, 100: learning, 101: forwarding, 110-111: reserved. ", 
                        "name": "SPT_STA7"
                    }, 
                    "26:24": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "2:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Spanning tree state for port 0.\n000: no spanning tree, 001: disable, 010: blocking, 011: listening, 100: learning, 101: forwarding, 110-111: reserved. ", 
                        "name": "SPT_STA0"
                    }, 
                    "31:27": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "MST_TAB_RSRV"
                    }, 
                    "5:3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Spanning tree state for port 1.\n000: no spanning tree, 001: disable, 010: blocking, 011: listening, 100: learning, 101: forwarding, 110-111: reserved. ", 
                        "name": "SPT_STA1"
                    }, 
                    "8:6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Spanning tree state for port 2.\n000: no spanning tree, 001: disable, 010: blocking, 011: listening, 100: learning, 101: forwarding, 110-111: reserved. ", 
                        "name": "SPT_STA2"
                    }
                }, 
                "description": "MST Table N Enable Registers", 
                "offset": 16, 
                "word-length": 4
            }, 
            "SPT_MULTI_ADDR_BPS_CTRL": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1'b0: The MPORT_ADD0 will not be checked by \nSPT Status 1'b1: The MPORT_ADD0 will be checked by SPT Status ", 
                        "name": "EN_MPORT0_BYPASS_SPT"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1'b0: The MPORT_ADD1 will not be checked by \nSPT Status 1'b1: The MPORT_ADD1 will be checked by SPT Status ", 
                        "name": "EN_MPORT1_BYPASS_SPT"
                    }, 
                    "15:6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1'b0: The MPORT_ADD2 will not be checked by \nSPT Status 1'b1: The MPORT_ADD2 will be checked by SPT Status ", 
                        "name": "EN_MPORT2_BYPASS_SPT"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1'b0: The MPORT_ADD3 will not be checked by \nSPT Status 1'b1: The MPORT_ADD3 will be checked by SPT Status ", 
                        "name": "EN_MPORT3_BYPASS_SPT"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1'b0: The MPORT_ADD4 will not be checked by \nSPT Status 1'b1: The MPORT_ADD4 will be checked by SPT Status ", 
                        "name": "EN_MPORT4_BYPASS_SPT"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1'b0: The MPORT_ADD5 will not be checked by \nSPT Status 1'b1: The MPORT_ADD5 will be checked by SPT Status ", 
                        "name": "EN_MPORT5_BYPASS_SPT"
                    }
                }, 
                "description": "STP Multiport Address Bypass Control Register", 
                "offset": 80, 
                "word-length": 2
            }
        }
    }, 
    "69": {
        "addresses": {
            "PORT_8_SA_LIMIT_CTL": {
                "bits": {
                    "12:0": {
                        "R/W": "R/W", 
                        "default": 1024, 
                        "description": "Port SA Learned Limit\nIt defines the maximum number of MAC addresses allowed to learn on the ingress port. The configured value of 0 will mean no dynamic address will be learned on the chip. When the maximum limit is set, it can't over 4096. If it is written above 4096, it will be set to the 4096. ", 
                        "name": "SA_LRN_CNT_LIM"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "15:14": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Indicates the actions after CFP when the MAC\nAddress Limit of the port is reached.  00: Normal ACL based forwarding process will be followed and increment SA_OVER_LIMIT_CNTR.   01: Drop the packet and increment SA_OVER_LIMIT_CNTR.  If the CFP action, MAC_Limit_Bypass, is configured and applied, it will override the drop decision.  10: Copy to CPU and increment SA_OVER_LIMIT_CNTR.  The incoming packet will be copied to CPU port according to COPY_REDIRCT_PORT_ID configuration.  11: Redirect to CPU, and increment SA_OVER_LIMIT_CNTR.  The incoming packet will be redirected to CPU port according to COPY_REDIRCT_PORT_ID configuration. ", 
                        "name": "OVER_LIMIT_ACTIONS"
                    }
                }, 
                "description": "Port 8 SA Limit Control Register", 
                "offset": 34, 
                "word-length": 2
            }, 
            "PORT_8_SA_LRN_CNTR": {
                "bits": {
                    "12:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of SA MAC addresses learned on\nthe ingress port. (Software should be able to reset the counter) This counter can't over the value programmed in SA_LRN_CNT_LIM. ", 
                        "name": "SA_LRN_CNT_NO"
                    }, 
                    "15:13": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8 SA Learned Counter Register", 
                "offset": 66, 
                "word-length": 2
            }, 
            "PORT_8_SA_OVERLIMIT_CNTR": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of packets exceeded the port SA\nlimit. (Software should be able to reset the counter) ", 
                        "name": "SA_OVER_LIMIT_CNTR"
                    }
                }, 
                "description": "Port 8 SA Over Limit Counter Register", 
                "offset": 112, 
                "word-length": 4
            }, 
            "PORT_N_SA_LIMIT_CTL": {
                "bits": {
                    "12:0": {
                        "R/W": "R/W", 
                        "default": 1024, 
                        "description": "Port SA Learned Limit\nIt defines the maximum number of MAC addresses allowed to learn on the ingress port. The configured value of 0 will mean no dynamic address will be learned on the chip. When the maximum limit is set, it can't over 4096. If it is written above 4096, it will be set to the 4096. ", 
                        "name": "SA_LRN_CNT_LIM"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "15:14": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Indicates the actions after CFP when the MAC\nAddress Limit of the port is reached.  00: Normal ACL based forwarding process will be followed and increment SA_OVER_LIMIT_CNTR.   01: Drop the packet and increment SA_OVER_LIMIT_CNTR.  If the CFP action, MAC_Limit_Bypass, is configured and applied, it will override the drop decision.  10: Copy to CPU and increment SA_OVER_LIMIT_CNTR.  The incoming packet will be copied to CPU port according to COPY_REDIRCT_PORT_ID configuration.  11: Redirect to CPU, and increment SA_OVER_LIMIT_CNTR.  The incoming packet will be redirected to CPU port according to COPY_REDIRCT_PORT_ID configuration. ", 
                        "name": "OVER_LIMIT_ACTIONS"
                    }
                }, 
                "description": "Port N SA Limit Control Register", 
                "offset": 18, 
                "word-length": 2
            }, 
            "PORT_N_SA_LRN_CNTR": {
                "bits": {
                    "12:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of SA MAC addresses learned on\nthe ingress port. (Software should be able to reset the counter) This counter can't over the value programmed in SA_LRN_CNT_LIM. ", 
                        "name": "SA_LRN_CNT_NO"
                    }, 
                    "15:13": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N SA Learned Counter Register", 
                "offset": 50, 
                "word-length": 2
            }, 
            "PORT_N_SA_OVERLIMIT_CNTR": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of packets exceeded the port SA\nlimit. (Software should be able to reset the counter) ", 
                        "name": "SA_OVER_LIMIT_CNTR"
                    }
                }, 
                "description": "Port N SA Over Limit Counter Register", 
                "offset": 80, 
                "word-length": 4
            }, 
            "SA_LIMIT_ENABLE": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enables MAC Address Limit feature.\nBit 5 - 0: Port 5 - Port 0 Bit 6: Reserved. Bit 7: Port 7. Bit 8: Port 8 Note: For each trunk port, this feature should be disabled. ", 
                        "name": "SA_LIMIT_EN"
                    }
                }, 
                "description": "SA Limit Enable Register", 
                "offset": 0, 
                "word-length": 2
            }, 
            "SA_LRN_CNTR_RST": {
                "bits": {
                    "14:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Total SA Learned Counter Reset\nNote:  1. When the Total SA Learned Counter is reset, the total SA learned in the ARL table will be inconsistent with the Total SA Learned Counter.   2. Strong recommend to use this register in debugging purpose.  ", 
                        "name": "TOTAL_SA_LRN_CNTR_RST"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port SA Learned Counter Reset:\nBit 5 - 0: Port 5 - Port 0 Bit 6: Reserved. Bit 7: Port 7. Bit 8: Port 8. Note:  1. When the Port SA Learned Counter is reset, the per port SA learned in the ARL table will be inconsistent with the Port SA Learned Counter.   2. Strong recommend to use this register in debugging purpose.  ", 
                        "name": "PORT_SA_LRN_CNTR_RST"
                    }
                }, 
                "description": "SA Learned Counters Reset Register", 
                "offset": 2, 
                "word-length": 2
            }, 
            "SA_OVERLIMIT_CNTR_RST": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port SA Over Limit Counter Reset:\nBit 5 - 0: Port 5 - Port 0 Bit 6: Reserved. Bit 7: Port 7. Bit 8: Port 8 ", 
                        "name": "PORT_SA_OVER_LIMIT_CNT"
                    }
                }, 
                "description": "SA Over Limit Counters Reset Register", 
                "offset": 4, 
                "word-length": 2
            }, 
            "SA_OVER_LIMIT_COPY_REDIRECT": {
                "bits": {
                    "15:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 8, 
                        "description": "Defines the COPY/REDIRCT PORT ID. When\nthe SA MAC Address limit is reached and the Over Limit Action is configured to COPY or REDIRECT, the incoming packet will be forwarded according to COPY_REDIRCT_PORT_ID. 0000 - 0100: Reserved 0101: Reserved 0110: Reserved 0111: Reserved 1000: Port 8 ", 
                        "name": "COPY_REDIRECT_PORT_ID"
                    }
                }, 
                "description": "SA Over Limit Actions Config Register", 
                "offset": 116, 
                "word-length": 2
            }, 
            "TOTAL_SA_LIMIT_CTL": {
                "bits": {
                    "12:0": {
                        "R/W": "R/W", 
                        "default": 4096, 
                        "description": "Total SA Learned Limit\nIt defines the maximum number of MAC addresses allowed to learn on all ports. The configured value of 0 will mean no dynamic address will be learned on the chip. When the maximum limit is set, it can't over the maximum ARL table size (4096). If it is written above the maximum ARL table size (4096), it will be to set to the maximum ARL table size (4096). ", 
                        "name": "TOTAL_SA_LRN_CNT_LIM"
                    }, 
                    "15:13": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Total SA Limit Control Register", 
                "offset": 16, 
                "word-length": 2
            }, 
            "TOTAL_SA_LRN_CNTR": {
                "bits": {
                    "12:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of SA MAC addresses learned on all 0x\nports. (Software should be able to reset the counter) This counter can't over the value programmed in TOTAL_SA_LRN_CNT_LIM. ", 
                        "name": "TOTAL_SA_LRN_CNT_NO"
                    }, 
                    "15:13": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Total SA Learned Counter Register", 
                "offset": 48, 
                "word-length": 2
            }
        }
    }, 
    "70": {
        "addresses": {
            "IMP_QOS_PRI_CTL": {
                "bits": {
                    "2:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Select QoS scheduling algorithm for Q7 - Q0.\n[Bit2, Bit1, Bit0]: 000: for all Q7 - Q0 are Strict Priority (SP) 001: for Q7 is (SP) and Q6-Q0 are (WDRR/ WRR) 010: for Q7-Q6 are (SP) and Q5-Q0 are (WDRR/ WRR) 011: for Q7-Q5 are (SP) and Q4-Q0 are (WDRR/ WRR) 100: for Q7-Q4 are (SP) and Q3-Q0 are (WDRR/ WRR) 101: for all Q7 - Q0 are Weighted Deplicit Round- Robin (WDRR/WRR) ", 
                        "name": "SCHEDULER_SELECT"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Granularity selector for WDRR weight or WRR\nweight 1: The unit of WRR weight is in term of packet. 0: The unit of WDRR weight is in term of 256- bytes. ", 
                        "name": "WDRR_GRANULARITY"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Enable the bursting packet transmits from the\nserviced queue before next arbitration with Round-Robin scheduling. It only affects on any queue configured with WDRR/WRR scheduling.  1: Successive packets will be serviced before the next arbitration.   0: It represents only one packet being serviced before next arbitration.  ", 
                        "name": "ROUNDROBIN_BURST_MOD"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Disable the clear action whenever the TXQ\nempty status is received with the negative credit. 1: Disable the clear action When TXQ empty status is received, the negative credit will not be clear. 0: Enable the clear action When TXQ empty status is received, the negative credit will be clear. ", 
                        "name": "NEGATIVE_CREDIT_CLR_DIS"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Transmit queue empty status selection for\nscheduler reference  1: Use the empty status gated by the egress queue shaper  When the maximum queue shaping rate is reached, the empty status will been sent to scheduler for reference.  0: Use the empty status directly generated by the transmit queue  If the transmit queue is not empty, the empty status will never been sent to scheduler. ", 
                        "name": "TXQ_EMPTY_STATUS_SELE"
                    }
                }, 
                "description": "Port 8, QoS Priority Control Register", 
                "offset": 8, 
                "word-length": 1
            }, 
            "IMP_QOS_WEIGHT": {
                "bits": {
                    "15:8": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Queue 1 Weight.\n", 
                        "name": "Q1_WEIGHT"
                    }, 
                    "23:16": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Queue 2 Weight.\n", 
                        "name": "Q2_WEIGHT"
                    }, 
                    "31:24": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Queue 3 Weight.\n", 
                        "name": "Q3_WEIGHT"
                    }, 
                    "39:32": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Queue 4 Weight.\n", 
                        "name": "Q4_WEIGHT"
                    }, 
                    "47:40": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Queue 5 Weight.\n", 
                        "name": "Q5_WEIGHT"
                    }, 
                    "55:48": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Queue 6 Weight.\n", 
                        "name": "Q6_WEIGHT"
                    }, 
                    "63:56": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Queue N Weight Register.\n***Service Weight unit is in term of packet count or 256-bytes count*** This field defines the service weight for Queen N if the QoS is under weight round robin mode. If it is strict priority mode, this field doesn't affect the QoS scheduler. User should program higher Queue with higher weight. And this field mustn't be programmed as zero. Queue 7 Weight. ", 
                        "name": "Q7_WEIGHT"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Queue 0 Weight.\n", 
                        "name": "Q0_WEIGHT"
                    }
                }, 
                "description": "Port 8, QoS Weight Register", 
                "offset": 80, 
                "word-length": 8
            }, 
            "PN_QOS_PRI_CTL": {
                "bits": {
                    "2:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Select QoS scheduling algorithm for Q7 - Q0.\n[Bit2, Bit1, Bit0]: 000: for all Q7 - Q0 are Strict Priority (SP) 001: for Q7 is (SP) and Q6-Q0 are (WDRR/ WRR) 010: for Q7-Q6 are (SP) and Q5-Q0 are (WDRR/ WRR) 011: for Q7-Q5 are (SP) and Q4-Q0 are (WDRR/ WRR) 100: for Q7-Q4 are (SP) and Q3-Q0 are (WDRR/ WRR) 101: for all Q7 - Q0 are Weighted Deplicit Round- Robin (WDRR/WRR) ", 
                        "name": "SCHEDULER_SELECT"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Granularity selector for WDRR weight or WRR\nweight 1: The unit of WRR weight is in term of packet. 0: The unit of WDRR weight is in term of 256- bytes. ", 
                        "name": "WDRR_GRANULARITY"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Enable the bursting packet transmits from the\nserviced queue before next arbitration with Round-Robin scheduling. It only affects on any queue configured with WDRR/WRR scheduling. 1: Successive packets will be serviced before the next arbitration. 0: It represents only one packet being serviced before next arbitration. ", 
                        "name": "ROUNDROBIN_BURST_MOD"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Disable the clear action whenever the TXQ\nempty status is received with the negative credit. 1: Disable the clear action When TXQ empty status is received, the negative credit will not be clear. 0: Enable the clear action When TXQ empty status is received, the negative credit will be clear. ", 
                        "name": "NEGATIVE_CREDIT_CLR_DIS"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Transmit queue empty status selection for\nscheduler reference  1: Use the empty status gated by the egress queue shaper  When the maximum queue shaping rate is reached, the empty status will been sent to scheduler for reference.  0: Use the empty status directly generated by the transmit queue  If the transmit queue is not empty, the empty status will never been sent to scheduler. ", 
                        "name": "TXQ_EMPTY_STATUS_SELE"
                    }
                }, 
                "description": "Port N, QoS Priority Control Register", 
                "offset": 0, 
                "word-length": 1
            }
        }
    }, 
    "71": {
        "addresses": {
            "IFG_BYTES": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable/Disable IFG correction for each egress\nport.  0: Exclude the preamble and the IFG bytes from the shaping counter.   1: Include the preamble and the IFG bytes in the shaping counter.  Preamble is counted as 8 bytes. IFG is counted as 12 bytes by default, but when IFG shrinking is enabled, it should reflect the actual IFG count in the shaping counter. bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "IFG_BYTES"
                    }
                }, 
                "description": "IFG Correction Control Register", 
                "offset": 238, 
                "word-length": 2
            }, 
            "IMP_PORT_SHAPER_BYTE_BASED_MAX_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Byte-Based, Port Shaper Shaping Rate Configure Register", 
                "offset": 32, 
                "word-length": 4
            }, 
            "IMP_PORT_SHAPER_BYTE_BASED_MAX_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in byte-based mode.\nBurst size = MAX_THD_SEL * 64B ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Byte-Based, Port Shaper Burst Size Configure Register", 
                "offset": 80, 
                "word-length": 4
            }, 
            "IMP_PORT_SHAPER_PACKET_BASED_MAX_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Packet-Based, Port Shaper Shaping Rate Configure Register", 
                "offset": 176, 
                "word-length": 4
            }, 
            "IMP_PORT_SHAPER_PACKET_BASED_MAX_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in packet-based mode.\nBurst size = MAX_THD_SEL * 1 packet ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Packet-Based, Port Shaper Burst Size Configure Register", 
                "offset": 224, 
                "word-length": 4
            }, 
            "IMP_PORT_SHAPER_STS": {
                "bits": {
                    "28:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Current count of the number of tokens in the\nbucket. Bit 28 is overflow bit. ", 
                        "name": "BUCKET_CNT"
                    }, 
                    "30:29": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "31": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Indicates the current state of the maximum\nbandwidth shaper 1: In profile 0: Out-of-profile ", 
                        "name": "IN_PROFILE_FLAG"
                    }
                }, 
                "description": "Port 8, PORT Shaper Status Register", 
                "offset": 128, 
                "word-length": 4
            }, 
            "PN_PORT_SHAPER_BYTE_BASED_MAX_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Byte-Based, Port Shaper Shaping Rate Configure Register", 
                "offset": 0, 
                "word-length": 4
            }, 
            "PN_PORT_SHAPER_BYTE_BASED_MAX_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in byte-based mode.\nBurst size = MAX_THD_SEL * 64B ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Byte-Based, Port Shaper Burst Size Configure Register", 
                "offset": 48, 
                "word-length": 4
            }, 
            "PN_PORT_SHAPER_PACKET_BASED_MAX_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Packet-Based, Port Shaper Shaping Rate Configure Register", 
                "offset": 144, 
                "word-length": 4
            }, 
            "PN_PORT_SHAPER_PACKET_BASED_MAX_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in packet-based mode.\nBurst size = MAX_THD_SEL * 1 packet ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Packet-Based, Port Shaper Burst Size Configure Register", 
                "offset": 192, 
                "word-length": 4
            }, 
            "PN_PORT_SHAPER_STS": {
                "bits": {
                    "28:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Current count of the number of tokens in the\nbucket. Bit 28 is overflow bit. ", 
                        "name": "BUCKET_CNT"
                    }, 
                    "30:29": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "31": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Indicates the current state of the maximum\nbandwidth shaper 1: In profile 0: Out-of-profile ", 
                        "name": "IN_PROFILE_FLAG"
                    }
                }, 
                "description": "Port N, PORT Shaper Status Register", 
                "offset": 96, 
                "word-length": 4
            }, 
            "PORT_SHAPER_AVB_SHAPING_MODE": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable/Disable port shaper AVB Shaping mode 0x\nfor each egress port. 0: Disable AVB Shaping mode 1: Enable AVB Shaping mode bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "PORT_SHAPER_AVB_SHAPI"
                    }
                }, 
                "description": "Port Shaper AVB Shaping Mode Control Register", 
                "offset": 228, 
                "word-length": 2
            }, 
            "PORT_SHAPER_BLOCKING": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Blocking or non-blocking on the Port Shaper for 0x\neach egress port. 0: No action on the Shaper 1: Blocking the Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "PORT_SHAPER_BLOCKING"
                    }
                }, 
                "description": "Port Shaper Blocking Control Register", 
                "offset": 234, 
                "word-length": 2
            }, 
            "PORT_SHAPER_BUCKET_COUNT_SELECT": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Select byte-based or packet-based bucket count 0x\nin port Shaper. 0: Select byte-based bucket count 1: Select packet-based bucket count bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "PORT_SHAPER_BUCKET_CO"
                    }
                }, 
                "description": "Port Shaper Bucket Count Select Register", 
                "offset": 232, 
                "word-length": 2
            }, 
            "PORT_SHAPER_ENABLE": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable/Disable port Shaper for each egress\nport. 0: Disable Shaper 1: Enable Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "PORT_SHAPER_ENABLE"
                    }
                }, 
                "description": "Port Shaper Enable Register", 
                "offset": 230, 
                "word-length": 2
            }
        }
    }, 
    "72": {
        "addresses": {
            "IMP_QUEUE0_MAX_PACKET_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Packet-based Queue 0 Shaping Rate Configure Register", 
                "offset": 176, 
                "word-length": 4
            }, 
            "IMP_QUEUE0_MAX_PACKET_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in packet-based mode.\nBurst size = MAX_THD_SEL * 1 packet ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Packet-based Queue 0 Burst Size Configure Register", 
                "offset": 224, 
                "word-length": 4
            }, 
            "IMP_QUEUE0_MAX_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5bit/7.8125us (= 64 Kb/s), (one token = 0.5bit) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Byte-based Queue 0 Shaping Rate Configure Register", 
                "offset": 32, 
                "word-length": 4
            }, 
            "IMP_QUEUE0_MAX_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in byte-based mode.\nBurst size = MAX_THD_SEL * 64B ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Byte-based Queue 0 Burst Size Configure Register", 
                "offset": 80, 
                "word-length": 4
            }, 
            "IMP_QUEUE0_SHAPER_STS": {
                "bits": {
                    "28:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Current count of the number of tokens in the\nbucket. Bit 28 is overflow bit. ", 
                        "name": "BUCKET_CNT"
                    }, 
                    "30:29": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "31": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Indicates the current state of the maximum\nbandwidth shaper 1: In profile 0: Out-of-profile ", 
                        "name": "IN_PROFILE_FLAG"
                    }
                }, 
                "description": "Port 8, Queue 0 Shaper Status Register", 
                "offset": 128, 
                "word-length": 4
            }, 
            "PN_QUEUE0_MAX_PACKET_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Packet-based Queue 0 Shaping Rate Configure Register", 
                "offset": 144, 
                "word-length": 4
            }, 
            "PN_QUEUE0_MAX_PACKET_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in packet-based mode.\nBurst size = MAX_THD_SEL * 1 packet ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Packet-based Queue 0 Burst Size Configure Register", 
                "offset": 192, 
                "word-length": 4
            }, 
            "PN_QUEUE0_MAX_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Byte-based Queue 0 Shaping Rate Configure Register", 
                "offset": 0, 
                "word-length": 4
            }, 
            "PN_QUEUE0_MAX_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in byte-based mode.\nBurst size = MAX_THD_SEL * 64B ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Byte-based Queue 0 Burst Size Configure Register", 
                "offset": 48, 
                "word-length": 4
            }, 
            "PN_QUEUE0_SHAPER_STS": {
                "bits": {
                    "28:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Current count of the number of tokens in the\nbucket. Bit 28 is overflow bit. ", 
                        "name": "BUCKET_CNT"
                    }, 
                    "30:29": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "31": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Indicates the current state of the maximum\nbandwidth shaper 1: In profile 0: Out-of-profile ", 
                        "name": "IN_PROFILE_FLAG"
                    }
                }, 
                "description": "Port N, Queue 0 Shaper Status Register", 
                "offset": 96, 
                "word-length": 4
            }, 
            "QUEUE0_AVB_SHAPING_MODE": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable/Disable queue 0 AVB Shaping mode for 0x\neach egress port. 0: Disable AVB Shaping mode 1: Enable AVB Shaping mode bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE0_AVB_SHAPING_MO"
                    }
                }, 
                "description": "Queue 0 AVB Shaping Mode Control Register", 
                "offset": 228, 
                "word-length": 2
            }, 
            "QUEUE0_SHAPER_BLOCKING": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Blocking or non-blocking on queue 0 Shaper for 0x\neach egress port. 0: No action on the Shaper 1: Blocking the Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE0_SHAPER_BLOCKIN"
                    }
                }, 
                "description": "Queue 0 Shaper Blocking Control Register", 
                "offset": 234, 
                "word-length": 2
            }, 
            "QUEUE0_SHAPER_BUCKET_COUNT_SELECT": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Select byte-based or packet-based bucket count 0x\nin queue 0 Shaper. 0: Select byte-based bucket count 1: Select packet-based bucket count bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE0_SHAPER_BUCKET_"
                    }
                }, 
                "description": "Queue 0 Bucket Count Select Register", 
                "offset": 232, 
                "word-length": 2
            }, 
            "QUEUE0_SHAPER_ENABLE": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable/Disable queue 0 Shaper for each egress 0x\nport. 0: Disable Shaper 1: Enable Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE0_SHAPER_ENABLE"
                    }
                }, 
                "description": "Queue 0 Shaper Enable Register", 
                "offset": 230, 
                "word-length": 2
            }
        }
    }, 
    "73": {
        "addresses": {
            "IMP_QUEUE1_MAX_PACKET_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Packet-based Queue 1 Shaping Rate Configure Register", 
                "offset": 176, 
                "word-length": 4
            }, 
            "IMP_QUEUE1_MAX_PACKET_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in packet-based mode.\nBurst size = MAX_THD_SEL * 1 packet ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Packet-based Queue 1 Burst Size Configure Register", 
                "offset": 224, 
                "word-length": 4
            }, 
            "IMP_QUEUE1_MAX_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Byte-based Queue 1 Shaping Rate Configure Register", 
                "offset": 32, 
                "word-length": 4
            }, 
            "IMP_QUEUE1_MAX_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in byte-based mode.\nBurst size = MAX_THD_SEL * 64B ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Byte-based Queue 1 Burst Size Configure Register", 
                "offset": 80, 
                "word-length": 4
            }, 
            "IMP_QUEUE1_SHAPER_STS": {
                "bits": {
                    "28:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Current count of the number of tokens in the\nbucket. Bit 28 is overflow bit. ", 
                        "name": "BUCKET_CNT"
                    }, 
                    "30:29": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "31": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Indicates the current state of the maximum\nbandwidth shaper 1: In profile 0: Out-of-profile ", 
                        "name": "IN_PROFILE_FLAG"
                    }
                }, 
                "description": "Port 8, Queue 1 Shaper Status Register", 
                "offset": 128, 
                "word-length": 4
            }, 
            "PN_QUEUE1_MAX_PACKET_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Packet-based Queue 1 Shaping Rate Configure Register", 
                "offset": 144, 
                "word-length": 4
            }, 
            "PN_QUEUE1_MAX_PACKET_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in packet-based mode.\nBurst size = MAX_THD_SEL * 1 packet ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Packet-based Queue 1 Burst Size Configure Register", 
                "offset": 192, 
                "word-length": 4
            }, 
            "PN_QUEUE1_MAX_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5bit) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Byte-based Queue 1 Shaping Rate Configure Register", 
                "offset": 0, 
                "word-length": 4
            }, 
            "PN_QUEUE1_MAX_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in byte-based mode.\nBurst size = MAX_THD_SEL * 64B ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Byte-based Queue 1 Burst Size Configure Register", 
                "offset": 48, 
                "word-length": 4
            }, 
            "PN_QUEUE1_SHAPER_STS": {
                "bits": {
                    "28:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Current count of the number of tokens in the\nbucket. Bit 28 is overflow bit. ", 
                        "name": "BUCKET_CNT"
                    }, 
                    "30:29": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "31": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Indicates the current state of the maximum\nbandwidth shaper 1: In profile 0: Out-of-profile ", 
                        "name": "IN_PROFILE_FLAG"
                    }
                }, 
                "description": "Port N, Queue 1 Shaper Status Register", 
                "offset": 96, 
                "word-length": 4
            }, 
            "QUEUE1_AVB_SHAPING_MODE": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable/Disable queue 1 AVB Shaping mode for 0x\neach egress port. 0: Disable AVB Shaping mode 1: Enable AVB Shaping mode bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE1_AVB_SHAPING_MO"
                    }
                }, 
                "description": "Queue 1 AVB Shaping Mode Control Register", 
                "offset": 228, 
                "word-length": 2
            }, 
            "QUEUE1_SHAPER_BLOCKING": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Blocking or non-blocking on queue 1 Shaper for 0x\neach egress port. 0: No action on the Shaper 1: Blocking the Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE1_SHAPER_BLOCKIN"
                    }
                }, 
                "description": "Queue 1 Shaper Blocking Control Register", 
                "offset": 234, 
                "word-length": 2
            }, 
            "QUEUE1_SHAPER_BUCKET_COUNT_SELECT": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Select byte-based or packet-based bucket count 0x\nin queue 1 Shaper. 0: Select byte-based bucket count 1: Select packet-based bucket count bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE1_SHAPER_BUCKET_"
                    }
                }, 
                "description": "Queue 1 Bucket Count Select Register", 
                "offset": 232, 
                "word-length": 2
            }, 
            "QUEUE1_SHAPER_ENABLE": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable/Disable queue 1 Shaper for each egress 0x\nport. 0: Disable Shaper 1: Enable Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE1_SHAPER_ENABLE"
                    }
                }, 
                "description": "Queue 1 Shaper Enable Register", 
                "offset": 230, 
                "word-length": 2
            }
        }
    }, 
    "74": {
        "addresses": {
            "IMP_QUEUE2_MAX_PACKET_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Packet-based Queue 2 Shaping Rate Configure Register", 
                "offset": 176, 
                "word-length": 4
            }, 
            "IMP_QUEUE2_MAX_PACKET_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in packet-based mode.\nBurst size = MAX_THD_SEL * 1 packet ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Packet-based Queue 2 Burst Size Configure Register", 
                "offset": 224, 
                "word-length": 4
            }, 
            "IMP_QUEUE2_MAX_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Byte-based Queue 2 Shaping Rate Configure Register", 
                "offset": 32, 
                "word-length": 4
            }, 
            "IMP_QUEUE2_MAX_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in byte-based mode.\nBurst size = MAX_THD_SEL * 64B ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Byte-based Queue 2 Burst Size Configure Register", 
                "offset": 80, 
                "word-length": 4
            }, 
            "IMP_QUEUE2_SHAPER_STS": {
                "bits": {
                    "28:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Current count of the number of tokens in the\nbucket. Bit 28 is overflow bit. ", 
                        "name": "BUCKET_CNT"
                    }, 
                    "30:29": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "31": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Indicates the current state of the maximum\nbandwidth shaper 1: In profile 0: Out-of-profile ", 
                        "name": "IN_PROFILE_FLAG"
                    }
                }, 
                "description": "Port 8, Queue 2 Shaper Status Register", 
                "offset": 128, 
                "word-length": 4
            }, 
            "PN_QUEUE2_MAX_PACKET_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Packet-based Queue 2 Shaping Rate Configure Register", 
                "offset": 144, 
                "word-length": 4
            }, 
            "PN_QUEUE2_MAX_PACKET_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in packet-based mode.\nBurst size = MAX_THD_SEL * 1 packet ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Packet-based Queue 2 Burst Size Configure Register", 
                "offset": 192, 
                "word-length": 4
            }, 
            "PN_QUEUE2_MAX_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token =0.5 bit) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Byte-based Queue 2 Shaping Rate Configure Register", 
                "offset": 0, 
                "word-length": 4
            }, 
            "PN_QUEUE2_MAX_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in byte-based mode.\nBurst size = MAX_THD_SEL * 64B ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Byte-based Queue 2 Burst Size Configure Register", 
                "offset": 48, 
                "word-length": 4
            }, 
            "PN_QUEUE2_SHAPER_STS": {
                "bits": {
                    "28:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Current count of the number of tokens in the\nbucket. Bit 28 is overflow bit. ", 
                        "name": "BUCKET_CNT"
                    }, 
                    "30:29": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "31": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Indicates the current state of the maximum\nbandwidth shaper 1: In profile 0: Out-of-profile ", 
                        "name": "IN_PROFILE_FLAG"
                    }
                }, 
                "description": "Port N, Queue 2 Shaper Status Register", 
                "offset": 96, 
                "word-length": 4
            }, 
            "QUEUE2_AVB_SHAPING_MODE": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable/Disable queue 2 AVB Shaping mode for 0x\neach egress port. 0: Disable AVB Shaping mode 1: Enable AVB Shaping mode bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE2_AVB_SHAPING_MO"
                    }
                }, 
                "description": "Queue 2 AVB Shaping Mode Control Register", 
                "offset": 228, 
                "word-length": 2
            }, 
            "QUEUE2_SHAPER_BLOCKING": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Blocking or non-blocking on queue 2 Shaper for 0x\neach egress port. 0: No action on the Shaper 1: Blocking the Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE2_SHAPER_BLOCKIN"
                    }
                }, 
                "description": "Queue 2 Shaper Blocking Control Register", 
                "offset": 234, 
                "word-length": 2
            }, 
            "QUEUE2_SHAPER_BUCKET_COUNT_SELECT": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Select byte-based or packet-based bucket count 0x\nin queue 2 Shaper. 0: Select byte-based bucket count 1: Select packet-based bucket count bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE2_SHAPER_BUCKET_"
                    }
                }, 
                "description": "Queue 2 Bucket Count Select Register", 
                "offset": 232, 
                "word-length": 2
            }, 
            "QUEUE2_SHAPER_ENABLE": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable/Disable queue 2 Shaper for each egress 0x\nport. 0: Disable Shaper 1: Enable Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE2_SHAPER_ENABLE"
                    }
                }, 
                "description": "Queue 2 Shaper Enable Register", 
                "offset": 230, 
                "word-length": 2
            }
        }
    }, 
    "75": {
        "addresses": {
            "IMP_QUEUE3_MAX_PACKET_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Packet-based Queue 3 Shaping Rate Configure Register", 
                "offset": 176, 
                "word-length": 4
            }, 
            "IMP_QUEUE3_MAX_PACKET_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in packet-based mode.\nBurst size = MAX_THD_SEL * 1 packet ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Packet-based Queue 3 Burst Size Configure Register", 
                "offset": 224, 
                "word-length": 4
            }, 
            "IMP_QUEUE3_MAX_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Byte-based Queue 3 Shaping Rate Configure Register", 
                "offset": 32, 
                "word-length": 4
            }, 
            "IMP_QUEUE3_MAX_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in byte-based mode.\nBurst size = MAX_THD_SEL * 64B ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Byte-based Queue 3 Burst Size Configure Register", 
                "offset": 80, 
                "word-length": 4
            }, 
            "IMP_QUEUE3_SHAPER_STS": {
                "bits": {
                    "28:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Current count of the number of tokens in the\nbucket. Bit 28 is overflow bit. ", 
                        "name": "BUCKET_CNT"
                    }, 
                    "30:29": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "31": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Indicates the current state of the maximum\nbandwidth shaper 1: In profile 0: Out-of-profile ", 
                        "name": "IN_PROFILE_FLAG"
                    }
                }, 
                "description": "Port 8, Queue 3 Shaper Status Register", 
                "offset": 128, 
                "word-length": 4
            }, 
            "PN_QUEUE3_MAX_PACKET_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Packet-based Queue 3 Shaping Rate Configure Register", 
                "offset": 144, 
                "word-length": 4
            }, 
            "PN_QUEUE3_MAX_PACKET_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in packet-based mode.\nBurst size = MAX_THD_SEL * 1 packet ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Packet-based Queue 3 Burst Size Configure Register", 
                "offset": 192, 
                "word-length": 4
            }, 
            "PN_QUEUE3_MAX_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Byte-based Queue 3 Shaping Rate Configure Register", 
                "offset": 0, 
                "word-length": 4
            }, 
            "PN_QUEUE3_MAX_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in byte-based mode.\nBurst size = MAX_THD_SEL * 64B ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Byte-based Queue 3 Burst Size Configure Register", 
                "offset": 48, 
                "word-length": 4
            }, 
            "PN_QUEUE3_SHAPER_STS": {
                "bits": {
                    "28:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Current count of the number of tokens in the\nbucket. Bit 28 is overflow bit. ", 
                        "name": "BUCKET_CNT"
                    }, 
                    "30:29": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "31": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Indicates the current state of the maximum\nbandwidth shaper 1: In profile 0: Out-of-profile ", 
                        "name": "IN_PROFILE_FLAG"
                    }
                }, 
                "description": "Port N, Queue 3 Shaper Status Register", 
                "offset": 96, 
                "word-length": 4
            }, 
            "QUEUE3_AVB_SHAPING_MODE": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable/Disable queue 3 AVB Shaping mode for 0x\neach egress port. 0: Disable AVB Shaping mode 1: Enable AVB Shaping mode bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE3_AVB_SHAPING_MO"
                    }
                }, 
                "description": "Queue 3 AVB Shaping Mode Control Register", 
                "offset": 228, 
                "word-length": 2
            }, 
            "QUEUE3_SHAPER_BLOCKING": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Blocking or non-blocking on queue 3 Shaper for 0x\neach egress port. 0: No action on the Shaper 1: Blocking the Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE3_SHAPER_BLOCKIN"
                    }
                }, 
                "description": "Queue 3 Shaper Blocking Control Register", 
                "offset": 234, 
                "word-length": 2
            }, 
            "QUEUE3_SHAPER_BUCKET_COUNT_SELECT": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Select byte-based or packet-based bucket count 0x\nin queue 3 Shaper. 0: Select byte-based bucket count 1: Select packet-based bucket count bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE3_SHAPER_BUCKET_"
                    }
                }, 
                "description": "Queue 3 Bucket Count Select Register", 
                "offset": 232, 
                "word-length": 2
            }, 
            "QUEUE3_SHAPER_ENABLE": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable/Disable queue 3 Shaper for each egress 0x\nport. 0: Disable Shaper 1: Enable Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE3_SHAPER_ENABLE"
                    }
                }, 
                "description": "Queue 3 Shaper Enable Register", 
                "offset": 230, 
                "word-length": 2
            }
        }
    }, 
    "76": {
        "addresses": {
            "IMP_QUEUE4_MAX_PACKET_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Packet-based Queue 4 Shaping Rate Configure Register", 
                "offset": 176, 
                "word-length": 4
            }, 
            "IMP_QUEUE4_MAX_PACKET_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in packet-based mode.\nBurst size = MAX_THD_SEL * 1 packet ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Packet-based Queue 4 Burst Size Configure Register", 
                "offset": 224, 
                "word-length": 4
            }, 
            "IMP_QUEUE4_MAX_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Byte-based Queue 4 Shaping Rate Configure Register", 
                "offset": 32, 
                "word-length": 4
            }, 
            "IMP_QUEUE4_MAX_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in byte-based mode.\nBurst size = MAX_THD_SEL * 64B ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Byte-based Queue 4 Burst Size Configure Register", 
                "offset": 80, 
                "word-length": 4
            }, 
            "IMP_QUEUE4_SHAPER_STS": {
                "bits": {
                    "28:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Current count of the number of tokens in the\nbucket. Bit 28 is overflow bit. ", 
                        "name": "BUCKET_CNT"
                    }, 
                    "30:29": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "31": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Indicates the current state of the maximum\nbandwidth shaper 1: In profile 0: Out-of-profile ", 
                        "name": "IN_PROFILE_FLAG"
                    }
                }, 
                "description": "Port 8, Queue 4 Shaper Status Register", 
                "offset": 128, 
                "word-length": 4
            }, 
            "PN_QUEUE4_MAX_PACKET_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Packet-based Queue 4 Shaping Rate Configure Register", 
                "offset": 144, 
                "word-length": 4
            }, 
            "PN_QUEUE4_MAX_PACKET_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in packet-based mode.\nBurst size = MAX_THD_SEL * 1 packet ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Packet-based Queue 4 Burst Size Configure Register", 
                "offset": 192, 
                "word-length": 4
            }, 
            "PN_QUEUE4_MAX_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Byte-based Queue 4 Shaping Rate Configure Register", 
                "offset": 0, 
                "word-length": 4
            }, 
            "PN_QUEUE4_MAX_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in byte-based mode.\nBurst size = MAX_THD_SEL * 64B ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Byte-based Queue 4 Burst Size Configure Register", 
                "offset": 48, 
                "word-length": 4
            }, 
            "PN_QUEUE4_SHAPER_STS": {
                "bits": {
                    "28:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Current count of the number of tokens in the\nbucket. Bit 28 is overflow bit. ", 
                        "name": "BUCKET_CNT"
                    }, 
                    "30:29": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "31": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Indicates the current state of the maximum\nbandwidth shaper 1: In profile 0: Out-of-profile ", 
                        "name": "IN_PROFILE_FLAG"
                    }
                }, 
                "description": "Port N, Queue 4 Shaper Status Register", 
                "offset": 96, 
                "word-length": 4
            }, 
            "QUEUE4_AVB_SHAPING_MODE": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable/Disable queue 4 AVB Shaping mode for 0x\neach egress port. 0: Disable AVB Shaping mode 1: Enable AVB Shaping mode bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE4_AVB_SHAPING_MO"
                    }
                }, 
                "description": "Queue 4 AVB Shaping Mode Control Register", 
                "offset": 228, 
                "word-length": 2
            }, 
            "QUEUE4_SHAPER_BLOCKING": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Blocking or non-blocking on queue 4 Shaper for 0x\neach egress port. 0: No action on the Shaper 1: Blocking the Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE4_SHAPER_BLOCKIN"
                    }
                }, 
                "description": "Queue 4 Shaper Blocking Control Register", 
                "offset": 234, 
                "word-length": 2
            }, 
            "QUEUE4_SHAPER_BUCKET_COUNT_SELECT": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Select byte-based or packet-based bucket count 0x\nin queue 4 Shaper. 0: Select byte-based bucket count 1: Select packet-based bucket count bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE4_SHAPER_BUCKET_"
                    }
                }, 
                "description": "Queue 4 Bucket Count Select Register", 
                "offset": 232, 
                "word-length": 2
            }, 
            "QUEUE4_SHAPER_ENABLE": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable/Disable queue 4 Shaper for each egress 0x\nport. 0: Disable Shaper 1: Enable Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE4_SHAPER_ENABLE"
                    }
                }, 
                "description": "Queue 4 Shaper Enable Register", 
                "offset": 230, 
                "word-length": 2
            }
        }
    }, 
    "77": {
        "addresses": {
            "IMP_QUEUE5_MAX_PACKET_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Packet-based Queue 5 Shaping Rate Configure Register", 
                "offset": 176, 
                "word-length": 4
            }, 
            "IMP_QUEUE5_MAX_PACKET_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in packet-based mode.\nBurst size = MAX_THD_SEL * 1 packet ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Packet-based Queue 5 Burst Size Configure Register", 
                "offset": 224, 
                "word-length": 4
            }, 
            "IMP_QUEUE5_MAX_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Byte-based Queue 5 Shaping Rate Configure Register", 
                "offset": 32, 
                "word-length": 4
            }, 
            "IMP_QUEUE5_MAX_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in byte-based mode.\nBurst size = MAX_THD_SEL * 64B ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Byte-based Queue 5 Burst Size Configure Register", 
                "offset": 80, 
                "word-length": 4
            }, 
            "IMP_QUEUE5_SHAPER_STS": {
                "bits": {
                    "28:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Current count of the number of tokens in the\nbucket. Bit 28 is overflow bit. ", 
                        "name": "BUCKET_CNT"
                    }, 
                    "30:29": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "31": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Indicates the current state of the maximum\nbandwidth shaper 1: In profile 0: Out-of-profile ", 
                        "name": "IN_PROFILE_FLAG"
                    }
                }, 
                "description": "Port 8, Queue 5 Shaper Status Register", 
                "offset": 128, 
                "word-length": 4
            }, 
            "PN_QUEUE5_MAX_PACKET_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Packet-based Queue 5 Shaping Rate Configure Register", 
                "offset": 144, 
                "word-length": 4
            }, 
            "PN_QUEUE5_MAX_PACKET_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in packet-based mode.\nBurst size = MAX_THD_SEL * 1 packet ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Packet-based Queue 5 Burst Size Configure Register", 
                "offset": 192, 
                "word-length": 4
            }, 
            "PN_QUEUE5_MAX_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Byte-based Queue 5 Shaping Rate Configure Register", 
                "offset": 0, 
                "word-length": 4
            }, 
            "PN_QUEUE5_MAX_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in byte-based mode.\nBurst size = MAX_THD_SEL * 64B ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Byte-based Queue 5 Burst Size Configure Register", 
                "offset": 48, 
                "word-length": 4
            }, 
            "PN_QUEUE5_SHAPER_STS": {
                "bits": {
                    "28:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Current count of the number of tokens in the\nbucket. Bit 28 is overflow bit. ", 
                        "name": "BUCKET_CNT"
                    }, 
                    "30:29": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "31": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Indicates the current state of the maximum\nbandwidth shaper 1: In profile 0: Out-of-profile ", 
                        "name": "IN_PROFILE_FLAG"
                    }
                }, 
                "description": "Port N, Queue 5 Shaper Status Register", 
                "offset": 96, 
                "word-length": 4
            }, 
            "QUEUE5_AVB_SHAPING_MODE": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable/Disable queue 5 AVB Shaping mode for 0x\neach egress port. 0: Disable AVB Shaping mode 1: Enable AVB Shaping mode bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE5_AVB_SHAPING_MO"
                    }
                }, 
                "description": "Queue 5 AVB Shaping Mode Control Register", 
                "offset": 228, 
                "word-length": 2
            }, 
            "QUEUE5_SHAPER_BLOCKING": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Blocking or non-blocking on queue 5 Shaper for 0x\neach egress port. 0: No action on the Shaper 1: Blocking the Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE5_SHAPER_BLOCKIN"
                    }
                }, 
                "description": "Queue 5 Shaper Blocking Control Register", 
                "offset": 234, 
                "word-length": 2
            }, 
            "QUEUE5_SHAPER_BUCKET_COUNT_SELECT": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Select byte-based or packet-based bucket count 0x\nin queue 5 Shaper. 0: Select byte-based bucket count 1: Select packet-based bucket count bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE5_SHAPER_BUCKET_"
                    }
                }, 
                "description": "Queue 5 Bucket Count Select Register", 
                "offset": 232, 
                "word-length": 2
            }, 
            "QUEUE5_SHAPER_ENABLE": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable/Disable queue 5 Shaper for each egress 0x\nport. 0: Disable Shaper 1: Enable Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE5_SHAPER_ENABLE"
                    }
                }, 
                "description": "Queue 5 Shaper Enable Register", 
                "offset": 230, 
                "word-length": 2
            }
        }
    }, 
    "78": {
        "addresses": {
            "IMP_QUEUE6_MAX_PACKET_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Packet-based Queue 6 Shaping Rate Configure Register", 
                "offset": 176, 
                "word-length": 4
            }, 
            "IMP_QUEUE6_MAX_PACKET_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in packet-based mode.\nBurst size = MAX_THD_SEL * 1 packet ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Packet-based Queue 6 Burst Size Configure Register", 
                "offset": 224, 
                "word-length": 4
            }, 
            "IMP_QUEUE6_MAX_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5bit) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Byte-based Queue 6 Shaping Rate Configure Register", 
                "offset": 32, 
                "word-length": 4
            }, 
            "IMP_QUEUE6_MAX_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in byte-based mode.\nBurst size = MAX_THD_SEL * 64B ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Byte-based Queue 6 Burst Size Configure Register", 
                "offset": 80, 
                "word-length": 4
            }, 
            "IMP_QUEUE6_SHAPER_STS": {
                "bits": {
                    "28:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Current count of the number of tokens in the\nbucket. Bit 28 is overflow bit. ", 
                        "name": "BUCKET_CNT"
                    }, 
                    "30:29": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "31": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Indicates the current state of the maximum\nbandwidth shaper 1: In profile 0: Out-of-profile ", 
                        "name": "IN_PROFILE_FLAG"
                    }
                }, 
                "description": "Port 8, Queue 6 Shaper Status Register", 
                "offset": 128, 
                "word-length": 4
            }, 
            "PN_QUEUE6_MAX_PACKET_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Packet-based Queue 6 Shaping Rate Configure Register", 
                "offset": 144, 
                "word-length": 4
            }, 
            "PN_QUEUE6_MAX_PACKET_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in packet-based mode.\nBurst size = MAX_THD_SEL * 1 packet ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Packet-based Queue 6 Burst Size Configure Register", 
                "offset": 192, 
                "word-length": 4
            }, 
            "PN_QUEUE6_MAX_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5bit) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Byte-based Queue 6 Shaping Rate Configure Register", 
                "offset": 0, 
                "word-length": 4
            }, 
            "PN_QUEUE6_MAX_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in byte-based mode.\nBurst size = MAX_THD_SEL * 64B ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Byte-based Queue 6 Burst Size Configure Register", 
                "offset": 48, 
                "word-length": 4
            }, 
            "PN_QUEUE6_SHAPER_STS": {
                "bits": {
                    "28:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Current count of the number of tokens in the\nbucket. Bit 28 is overflow bit. ", 
                        "name": "BUCKET_CNT"
                    }, 
                    "30:29": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "31": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Indicates the current state of the maximum\nbandwidth shaper 1: In profile 0: Out-of-profile ", 
                        "name": "IN_PROFILE_FLAG"
                    }
                }, 
                "description": "Port N, Queue 6 Shaper Status Register", 
                "offset": 96, 
                "word-length": 4
            }, 
            "QUEUE6_AVB_SHAPING_MODE": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable/Disable queue 6 AVB Shaping mode for 0x\neach egress port. 0: Disable AVB Shaping mode 1: Enable AVB Shaping mode bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE6_AVB_SHAPING_MO"
                    }
                }, 
                "description": "Queue 6 AVB Shaping Mode Control Register", 
                "offset": 228, 
                "word-length": 2
            }, 
            "QUEUE6_SHAPER_BLOCKING": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Blocking or non-blocking on queue 6 Shaper for 0x\neach egress port. 0: No action on the Shaper 1: Blocking the Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE6_SHAPER_BLOCKIN"
                    }
                }, 
                "description": "Queue 6 Shaper Blocking Control Register", 
                "offset": 234, 
                "word-length": 2
            }, 
            "QUEUE6_SHAPER_BUCKET_COUNT_SELECT": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Select byte-based or packet-based bucket count 0x\nin queue 6 Shaper. 0: Select byte-based bucket count 1: Select packet-based bucket count bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE6_SHAPER_BUCKET_"
                    }
                }, 
                "description": "Queue 6 Bucket Count Select Register", 
                "offset": 232, 
                "word-length": 2
            }, 
            "QUEUE6_SHAPER_ENABLE": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable/Disable queue 6 Shaper for each egress 0x\nport. 0: Disable Shaper 1: Enable Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE6_SHAPER_ENABLE"
                    }
                }, 
                "description": "Queue 6 Shaper Enable Register", 
                "offset": 230, 
                "word-length": 2
            }
        }
    }, 
    "79": {
        "addresses": {
            "IMP_QUEUE7_MAX_PACKET_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Packet-based Queue 7 Shaping Rate Configure Register", 
                "offset": 176, 
                "word-length": 4
            }, 
            "IMP_QUEUE7_MAX_PACKET_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in packet-based mode.\nBurst size = MAX_THD_SEL * 1 packet ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Packet-based Queue 7 Burst Size Configure Register", 
                "offset": 224, 
                "word-length": 4
            }, 
            "IMP_QUEUE7_MAX_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Byte-based Queue 7 Shaping Rate Configure Register", 
                "offset": 32, 
                "word-length": 4
            }, 
            "IMP_QUEUE7_MAX_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in byte-based mode.\nBurst size = MAX_THD_SEL * 64B ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port 8, Byte-based Queue 7 Burst Size Configure Register", 
                "offset": 80, 
                "word-length": 4
            }, 
            "IMP_QUEUE7_SHAPER_STS": {
                "bits": {
                    "28:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Current count of the number of tokens in the\nbucket. Bit 28 is overflow bit. ", 
                        "name": "BUCKET_CNT"
                    }, 
                    "30:29": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "31": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Indicates the current state of the maximum\nbandwidth shaper 1: In profile 0: Out-of-profile ", 
                        "name": "IN_PROFILE_FLAG"
                    }
                }, 
                "description": "Port 8, Queue 7 Shaper Status Register", 
                "offset": 128, 
                "word-length": 4
            }, 
            "PN_QUEUE7_MAX_PACKET_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for packet-based mode. The shaping rate is determined by MAX_REFRESH * 2^-10 packet * 128 kHz (= 125 pps), (one token = 2^-10 packet) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Packet-based Queue 7 Shaping Rate Configure Register", 
                "offset": 144, 
                "word-length": 4
            }, 
            "PN_QUEUE7_MAX_PACKET_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in packet-based mode.\nBurst size = MAX_THD_SEL * 1 packet ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Packet-based Queue 7 Burst Size Configure Register", 
                "offset": 192, 
                "word-length": 4
            }, 
            "PN_QUEUE7_MAX_REFRESH": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of tokens removed from the bucket 0x\nin each refresh interval for byte-based mode. The shaping rate is determined by MAX_REFRESH * 0.5 bit/7.8125 us (= 64 Kb/s), (one token = 0.5 bit) ", 
                        "name": "MAX_REFRESH"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Byte-based Queue 7 Shaping Rate Configure Register", 
                "offset": 0, 
                "word-length": 4
            }, 
            "PN_QUEUE7_MAX_THD_SEL": {
                "bits": {
                    "17:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Burst size of the meter in byte-based mode.\nBurst size = MAX_THD_SEL * 64B ", 
                        "name": "MAX_THD_SEL"
                    }, 
                    "31:18": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Port N, Byte-based Queue 7 Burst Size Configure Register", 
                "offset": 48, 
                "word-length": 4
            }, 
            "PN_QUEUE7_SHAPER_STS": {
                "bits": {
                    "28:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Current count of the number of tokens in the\nbucket. Bit 28 is overflow bit. ", 
                        "name": "BUCKET_CNT"
                    }, 
                    "30:29": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "31": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Indicates the current state of the maximum\nbandwidth shaper 1: In profile 0: Out-of-profile ", 
                        "name": "IN_PROFILE_FLAG"
                    }
                }, 
                "description": "Port N, Queue 7 Shaper Status Register", 
                "offset": 96, 
                "word-length": 4
            }, 
            "QUEUE7_AVB_SHAPING_MODE": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable/Disable queue 7 AVB Shaping mode for 0x\neach egress port. 0: Disable AVB Shaping mode 1: Enable AVB Shaping mode bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE7_AVB_SHAPING_MO"
                    }
                }, 
                "description": "Queue 7 AVB Shaping Mode Control Register", 
                "offset": 228, 
                "word-length": 2
            }, 
            "QUEUE7_SHAPER_BLOCKING": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Blocking or non-blocking on queue 7 Shaper for 0x\neach egress port. 0: No action on the Shaper 1: Blocking the Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE7_SHAPER_BLOCKIN"
                    }
                }, 
                "description": "Queue 7 Shaper Blocking Control Register", 
                "offset": 234, 
                "word-length": 2
            }, 
            "QUEUE7_SHAPER_BUCKET_COUNT_SELECT": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Select byte-based or packet-based bucket count 0x\nin queue 7 Shaper. 0: Select byte-based bucket count 1: Select packet-based bucket count bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE7_SHAPER_BUCKET_"
                    }
                }, 
                "description": "Queue 7 Bucket Count Select Register", 
                "offset": 232, 
                "word-length": 2
            }, 
            "QUEUE7_SHAPER_ENABLE": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable/Disable queue 7 Shaper for each egress 0x\nport. 0: Disable Shaper 1: Enable Shaper bit[8:7]: port8 ~ port7. bit[6]: reserved. bit[5:0]: port5 ~ port0. ", 
                        "name": "QUEUE7_SHAPER_ENABLE"
                    }
                }, 
                "description": "Queue 7 Shaper Enable Register", 
                "offset": 230, 
                "word-length": 2
            }
        }
    }, 
    "112": {
        "addresses": {
            "MIB_SNAPSHOT_CTL": {
                "bits": {
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port number for MIB snapshot function.\n", 
                        "name": "SNAPSHOT_PORT"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "When the bit is set and RST_MIB_CNT (page\n0x2, offset 0x0, bit 0) is triggered, the MIB snapshot counters at page 0x71 would be reset to 0. ", 
                        "name": "RST_MIB_SNAPSHOT_CNT_"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "No Description.", 
                        "name": "RESERVED"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1'b1: enable read address to port MIB, but data\nfrom MIB snapshot memory. 1'b0: enable to read from port MIB memory. ", 
                        "name": "SNAPSHOT_MIRROR"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Write 1'b1 to initiate MIB snapshot access clear\nto 1'b0 when MIB snapshot access is done. ", 
                        "name": "SNAPSHOT_STDONE"
                    }
                }, 
                "description": "MIB Snapshot Control Register", 
                "offset": 0, 
                "word-length": 1
            }
        }
    }, 
    "113": {
        "addresses": {
            "S_EEE_LPI_DURATION": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "EEE low-power idle duration.\nIn symmetric mode, this counter accumulates the number of microseconds that the associated MAC/PHY is in the low-power idle state. In asymmetric mode, this counter accumulates the number of microseconds that the associated MAC is in the low-power idle state. The unit is 1 usec. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "EEE Low-Power Idle Duration Registers", 
                "offset": 188, 
                "word-length": 4
            }, 
            "S_EEE_LPI_EVENT": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "EEE low-power idle event\nIn asymmetric mode, this is simply a count of the number of times that the lowPowerAssert control signal has been asserted for each MAC. In symmetric mode, this is the count of the number of times both lowPowerAssert and the lowPowerIndicate(from the receive path) are asserted simultaneously. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "EEE Low-Power Idle Event Registers", 
                "offset": 184, 
                "word-length": 4
            }, 
            "S_InRangeErrCount": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of frames received with good CRC 0x\nand the following conditions. The value of Length/Type field is between 46 and 1500 inclusive, and does not match the number or (MAC Client Data + PAD) data octets received, OR The value of Length/Type field is less than 46, and the number of data octets received is greater than 46 (which does not require padding). ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "InRangeErrCount Counter", 
                "offset": 176, 
                "word-length": 4
            }, 
            "S_OutRangeErrCount": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of frames received with good CRC 0x\nand the value of Length/Type field is greater than 1500 and less than 1536. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "OutRangeErrCount Counter", 
                "offset": 180, 
                "word-length": 4
            }, 
            "S_RxAlignmentErrors": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of packets received by a port that\nhave a length (excluding framing bits, but including FCS) between 64 and standard max frame size, inclusive, and have a bad FCS with a nonintegral number of bytes. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Alignment Error Counter", 
                "offset": 128, 
                "word-length": 4
            }, 
            "S_RxBroadcastPkts": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of good packets received by a port 0x\nthat are directed to the broadcast address. This counter does not include error broadcast packets or valid multicast packets. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Broadcast Packet Counter", 
                "offset": 156, 
                "word-length": 4
            }, 
            "S_RxDiscard": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of good packets received by a port 0x\nthat were discarded by the Forwarding Process. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Discard Counter", 
                "offset": 192, 
                "word-length": 4
            }, 
            "S_RxDropPkts": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of good packets received by a port 0x\nthat were dropped due to lack of resources (such as lack of input buffers) or were dropped due to lack of resources before a determination of the validity of the packet was able to be made (such as receive FIFO overflow). The counter is increased only if the receive error was not counted by the RxAlignmentErrors or the RxFCSErrors counters. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Drop Packet Counter", 
                "offset": 144, 
                "word-length": 4
            }, 
            "S_RxFCSErrors": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of packets received by a port that\nhave a length (excluding framing bits, but including FCS) between 64 and standard max frame size, inclusive, and have a bad FCS with an integral number of bytes. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx FCS Error Counter", 
                "offset": 132, 
                "word-length": 4
            }, 
            "S_RxFragments": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of packets received by a port that\nare less than 64 bytes (excluding framing bits) and have either an FCS error or an alignment error. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Fragment Counter", 
                "offset": 164, 
                "word-length": 4
            }, 
            "S_RxGoodOctets": {
                "bits": {
                    "63:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of bytes in all good packets\nreceived by a port (excluding framing bits but including FCS). ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Good Packet Octet Counter", 
                "offset": 136, 
                "word-length": 8
            }, 
            "S_RxJabbers": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of packets received by a port that\nmeet below frame length condition and have either an FCS error or an alignment error.  1. standard max frame size is 2000 bytes: frame length is longer than 2000 bytes.   2. standard max frame size is 1518 bytes: frame length is longer than 1518 bytes, when disable double tag, or ingress frame is untagged. frame length is longer than 1522 bytes, when enable double tag and ingress frame is single tagged, or ingress frame is 1Q frame.  frame length is longer than 1526 bytes, when enable double tag and ingress frame is double tagged. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Jabber Packet Counter", 
                "offset": 124, 
                "word-length": 4
            }, 
            "S_RxJumboPkt": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of frames received with frame size\ngreater than the Standard Maximum Size and less than or equal to the Jumbo Frame Size, regardless of CRC or Alignment errors. Note: InFrame count should count the JumboPkt count with good CRC. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Jumbo Packet Counter", 
                "offset": 168, 
                "word-length": 4
            }, 
            "S_RxMulticastPkts": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of good packets received by a port 0x\nthat are directed to a multicast address. This counter does not include error multicast packets or valid broadcast packets. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Multicast Packet Counter", 
                "offset": 152, 
                "word-length": 4
            }, 
            "S_RxOctets": {
                "bits": {
                    "63:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of bytes of data received by a port\n(excluding preamble, but including FCS), including bad packets. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Packet Octets Counter", 
                "offset": 80, 
                "word-length": 8
            }, 
            "S_RxOversizePkts": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of good packets received by a port 0x\nthat are greater than standard max frame size. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Over Size Packet Counter", 
                "offset": 120, 
                "word-length": 4
            }, 
            "S_RxPausePkts": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of PAUSE frames received by a\nport. The PAUSE frame must have a valid MAC control frame EtherType field (8808h), have a destination MAC address of either the MAC control frame reserved multicast address (01-80- C2-00-00-01) or the unique MAC address associated with the specific port, a valid PAUSE Opcode (0001), be a minimum of 64 bytes in length (excluding preamble but including FCS), and have a valid CRC. Although an IEEE 802.3- compliant MAC is permitted to transmit PAUSE frames only when in full-duplex mode with flow control enabled and with the transfer of PAUSE frames determined by the result of auto- negotiation, an IEEE 802.3 MAC receiver is required to count all received PAUSE frames, regardless of its half/full-duplex status. An indication that a MAC is in half-duplex with the RxPausePkts incrementing indicates a noncompliant transmitting device on the network. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Pause Packet Counter", 
                "offset": 92, 
                "word-length": 4
            }, 
            "S_RxPkts1024toMaxPktOctets": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of received packets (including error 0x\npackets) that are between 1024 and MaxPacket bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx 1024 to MaxPkt Bytes Octets Counter", 
                "offset": 116, 
                "word-length": 4
            }, 
            "S_RxPkts128to255Octets": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of received packets (including error 0x\npackets) that are between 128 and 255 bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx 128 to 255 Bytes Octets Counter", 
                "offset": 104, 
                "word-length": 4
            }, 
            "S_RxPkts256to511Octets": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of received packets (including error 0x\npackets) that are between 256 and 511 bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx 256 to 511 Bytes Octets Counter", 
                "offset": 108, 
                "word-length": 4
            }, 
            "S_RxPkts512to1023Octets": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of received packets (including error 0x\npackets) that are between 512 and 1023 bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx 512 to 1023 Bytes Octets Counter", 
                "offset": 112, 
                "word-length": 4
            }, 
            "S_RxPkts64Octets": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of received packets (including error 0x\npackets) that are 64 bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx 64 Bytes Octets Counter", 
                "offset": 96, 
                "word-length": 4
            }, 
            "S_RxPkts65to127Octets": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of received packets (including error 0x\npackets) that are between 65 and 127 bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx 65 to 127 Bytes Octets Counter", 
                "offset": 100, 
                "word-length": 4
            }, 
            "S_RxSAChanges": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of times the SA of good receive\npackets has changed from the previous value. A count greater than 1 generally indicates the port is connected to a repeater-based network. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx SA Change Counter", 
                "offset": 160, 
                "word-length": 4
            }, 
            "S_RxSymblErr": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of times a valid length packet\nwas received at a port and at least one invalid data symbol was detected. Counter increments only once per carrier event and does not increment on detection of collision during the carrier event. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Symbol Error Counter", 
                "offset": 172, 
                "word-length": 4
            }, 
            "S_RxUndersizePkts": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of good packets received by a port 0x\nthat are less than 64 bytes long (excluding framing bits, but including the FCS). ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Under Size Packet Octets Counter", 
                "offset": 88, 
                "word-length": 4
            }, 
            "S_RxUnicastPkts": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of good packets received by a port 0x\nthat are addressed to a unicast address. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Rx Unicast Packet Counter", 
                "offset": 148, 
                "word-length": 4
            }, 
            "S_TxBroadcastPkts": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of good packets transmitted by a\nport that are directed to a broadcast address. This counter does not include error broadcast packets or valid multicast packets. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Broadcast Packet Counter", 
                "offset": 16, 
                "word-length": 4
            }, 
            "S_TxCollisions": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of collisions experienced by a port\nduring packet transmissions. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Collision Counter", 
                "offset": 28, 
                "word-length": 4
            }, 
            "S_TxDeferredTransmit": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of packets transmitted by a port for 0x\nwhich the first transmission attempt is delayed because the medium is busy. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Deferred Transmit Counter", 
                "offset": 40, 
                "word-length": 4
            }, 
            "S_TxDropPkts": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "This counter is increased every time a transmit\npacket is dropped due to lack of resources (such as transmit FIFO underflow), or an internal MAC sublayer transmit error not counted by either the TxLateCollision or the TxExcessiveCollision counters. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Drop Packet Counter", 
                "offset": 8, 
                "word-length": 4
            }, 
            "S_TxExcessiveCollision": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of packets that are not transmitted\nfrom a port because the packet experienced 16 transmission attempts. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Excessive Collision Counter", 
                "offset": 48, 
                "word-length": 4
            }, 
            "S_TxFrameInDisc": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of valid packets received that are\ndiscarded by the forwarding process due to lack of space on an output queue. (Not maintained or reported in the MIB counters and located in the congestion management registers, page 0Ah.) This attribute increments only if a network device is not acting in compliance with a flow-control request, or the chip internal flow control/buffering scheme has been misconfigured. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Fram IN Disc Counter", 
                "offset": 52, 
                "word-length": 4
            }, 
            "S_TxLateCollision": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of times that a collision is detected\nlater than 512 bit-times into the transmission of a packet. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Late Collision Counter", 
                "offset": 44, 
                "word-length": 4
            }, 
            "S_TxMulticastPkts": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of good packets transmitted by a\nport that are directed to a multicast address. This counter does not include error multicast packets or valid broadcast packets. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Multicast Packet Counter", 
                "offset": 20, 
                "word-length": 4
            }, 
            "S_TxMultipleCollision": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of packets successfully transmitted 0x\nby a port that experienced more than one collision. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Multiple collision Counter", 
                "offset": 36, 
                "word-length": 4
            }, 
            "S_TxOctets": {
                "bits": {
                    "63:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of good bytes of data\ntransmitted by a port (excluding preamble, but including FCS). ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "TxOctets", 
                "offset": 0, 
                "word-length": 8
            }, 
            "S_TxPausePkts": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of PAUSE events on a given port.\n", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Pause Packet Counter", 
                "offset": 56, 
                "word-length": 4
            }, 
            "S_TxPkts1024toMaxPktOctets": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of transmitted packets (including\nerror packets) that are between 1024 and MaxPacket bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx 1024 to MaxPkt Bytes Octets Counter", 
                "offset": 228, 
                "word-length": 4
            }, 
            "S_TxPkts128to255Octets": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of transmitted packets (including\nerror packets) that are between 128 and 255 bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx 128 to 255 Bytes Octets Counter", 
                "offset": 216, 
                "word-length": 4
            }, 
            "S_TxPkts256to511Octets": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of transmitted packets (including\nerror packets) that are between 256 and 511 bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx 256 to 511 Bytes Octets Counter", 
                "offset": 220, 
                "word-length": 4
            }, 
            "S_TxPkts512to1023Octets": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of transmitted packets (including\nerror packets) that are between 512 and 1023 bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx 512 to 1023 Bytes Octets Counter", 
                "offset": 224, 
                "word-length": 4
            }, 
            "S_TxPkts64Octets": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of transmitted packets (including\nerror packets) that are 64 bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx 64 Bytes Octets Counter", 
                "offset": 208, 
                "word-length": 4
            }, 
            "S_TxPkts65to127Octets": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of transmitted packets (including\nerror packets) that are between 65 and 127 bytes long. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx 65 to 127 Bytes Octets Counter", 
                "offset": 212, 
                "word-length": 4
            }, 
            "S_TxQPKTQ0": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of good packets transmitted on 0x\nCOS0, which is specified in MIB queue select register when QoS is enabled. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Q0 Packet Counter", 
                "offset": 12, 
                "word-length": 4
            }, 
            "S_TxQPKTQ1": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of good packets transmitted on 0x\nCOS1, which is specified in MIB queue select register when QoS is enabled. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Q1 Packet Counter", 
                "offset": 60, 
                "word-length": 4
            }, 
            "S_TxQPKTQ2": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of good packets transmitted on 0x\nCOS2, which is specified in MIB queue select register when QoS is enabled. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Q2 Packet Counter", 
                "offset": 64, 
                "word-length": 4
            }, 
            "S_TxQPKTQ3": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of good packets transmitted on 0x\nCOS3, which is specified in MIB queue select register when QoS is enabled. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Q3 Packet Counter", 
                "offset": 68, 
                "word-length": 4
            }, 
            "S_TxQPKTQ4": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of good packets transmitted on 0x\nCOS4, which is specified in MIB queue select register when QoS is enabled. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Q4 Packet Counter", 
                "offset": 72, 
                "word-length": 4
            }, 
            "S_TxQPKTQ5": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of good packets transmitted on 0x\nCOS5, which is specified in MIB queue select register when QoS is enabled. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Q5 Packet Counter", 
                "offset": 76, 
                "word-length": 4
            }, 
            "S_TxQPKTQ6": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of good packets transmitted on 0x\nCOS6, which is specified in MIB queue select register when QoS is enabled. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Q6 Packet Counter", 
                "offset": 200, 
                "word-length": 4
            }, 
            "S_TxQPKTQ7": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The total number of good packets transmitted on 0x\nCOS6, which is specified in MIB queue select register when QoS is enabled. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Q7 Packet Counter", 
                "offset": 204, 
                "word-length": 4
            }, 
            "S_TxSingleCollision": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of packets successfully transmitted 0x\nby a port that experienced exactly one collision. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Single Collision Counter", 
                "offset": 32, 
                "word-length": 4
            }, 
            "S_TxUnicastPkts": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of good packets transmitted by a\nport that are addressed to a unicast address. ", 
                        "name": "COUNT"
                    }
                }, 
                "description": "Tx Unicast Packet Counter", 
                "offset": 24, 
                "word-length": 4
            }
        }
    }, 
    "114": {
        "addresses": {
            "DF_TIMER": {
                "bits": {
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "From 1 sec to 15 sec,\n4'h0: 1 sec . . 4'hE: 15 sec scale = 1 sec ", 
                        "name": "DF_TIME"
                    }, 
                    "7:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "Discovery Frame Timer Registers", 
                "offset": 2, 
                "word-length": 1
            }, 
            "LED_PORTMAP": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "LED indication for loop detection found\nbit 8 for IMP bit 7:0 for port 7-0 ", 
                        "name": "LED_WARNING_PORTMAP"
                    }
                }, 
                "description": "LED Warning Port map Registers", 
                "offset": 3, 
                "word-length": 2
            }, 
            "LPDET_CFG": {
                "bits": {
                    "10:3": {
                        "R/W": "R/W", 
                        "default": 4, 
                        "description": "specify how many times we can miss discovery\ntime before we reset LED_warning_portmap. ", 
                        "name": "LED_RST_CTL"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1'b1: IMP support loop detection feature.\n1'b0: IMP do not support loop detection feature. ", 
                        "name": "LOOP_IMP_SEL"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1b1: enable loop detection feature.\n(Starfighter-2 support for unmanaged mode only) 1b0: disable loop detection feature. ", 
                        "name": "EN_LPDET"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1b1:when EN LPDET and act loop detect are\nactive, LoopDetect frame would send out even if prefetch fifo is occupied by low-Q frame. 1b0:follow OV PAUSE ON (bit-2) setting ", 
                        "name": "EN_TXPASS"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "specify which queue to be put for received\ndiscovery frame. This bit has to combine with DFQ_SEL to select which Queue will be used. {DFQ_SEL2, DFQ_SEL}: 000: Queue 0 001: Queue 1 010: Queue 2 011: Queue 3 100: Queue 4 101: Queue 5 110: Queue 6 111: Queue 7 ", 
                        "name": "DFQ_SEL2"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "1:0": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "specify which queue to be put for received\ndiscovery frame. These bits have to combine with DFQ_SEL2 to select which Queue will be used. {DFQ_SEL2, DFQ_SEL}: 000: Queue 0 001: Queue 1 010: Queue 2 011: Queue 3 100: Queue 4 101: Queue 5 110: Queue 6 111: Queue 7 ", 
                        "name": "DFQ_SEL"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "1'b1: transmit frame in highest queue even the\nport is in pause on state (might not work if prefetch fifo is occupied by low-Q frame). 1'b0: transmit frame follow the pause state rule. ", 
                        "name": "OV_PAUSE_ON"
                    }
                }, 
                "description": "Loop Detection Configuration Registers", 
                "offset": 0, 
                "word-length": 2
            }, 
            "LPDET_SA": {
                "bits": {
                    "47:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Loop Detection Frame SA.Reset Value:\n0x180c2000001 ", 
                        "name": "LPDET_SA"
                    }
                }, 
                "description": "Loop Detect Frame SA Registers", 
                "offset": 17, 
                "word-length": 6
            }, 
            "MODULE_ID0": {
                "bits": {
                    "47:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "48 bit SA for module ID.\n", 
                        "name": "MID_SA"
                    }
                }, 
                "description": "Module ID 0 Registers", 
                "offset": 5, 
                "word-length": 6
            }, 
            "MODULE_ID1": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "32 bits CRC for module ID.\n", 
                        "name": "MID_CRC"
                    }, 
                    "39:32": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "8 bit portnum for module ID.\n", 
                        "name": "MID_PORTNUM"
                    }, 
                    "46:40": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "47": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "module ID available, once 1 st packet received. \n1: available. 0: unavailable, wait for 1st packet. ", 
                        "name": "MID_AVAIL"
                    }
                }, 
                "description": "Module ID 1 Registers", 
                "offset": 11, 
                "word-length": 6
            }
        }
    }, 
    "133": {
        "addresses": {
            "G_ANADV_EXT_P5": {
                "bits": {
                    "10": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "ADV_PAUSE_CAP"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "ASY_PAUSE"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "write as 0, ignore on read.\n", 
                        "name": "RESERVED_1"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "REMOTE_FAULT"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "write as 0, ignore on read.\n", 
                        "name": "RESERVED_2"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "NEXT_PAGE"
                    }, 
                    "4:0": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "00001 = IEEE 802.3 CSMA/CD.\n", 
                        "name": "PROTOCOL_SEL"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "ADV_B10T"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "ADV_B10T_FDX"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "ADV_B100X"
                    }, 
                    "8": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "ADV_B100_FDX"
                    }, 
                    "9": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B100T4"
                    }
                }, 
                "description": "External Auto-Negotiation Advertisement Register", 
                "offset": 8, 
                "word-length": 2
            }, 
            "G_ANEXP_EXT_P5": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "LP_AN_ABI"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "PAGE_REC"
                    }, 
                    "15:7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ignore on read.\n", 
                        "name": "RESERVED_1"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "NEXT_PAGE_ABI"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "LP_NEXT_PAGE_ABI"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "PAR_DET_FAIL"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "NEXT_PAGE"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\nlocation, 0 receive location. ", 
                        "name": "NEXT_PAGE_ABLE"
                    }
                }, 
                "description": "External Auto-Negotiation Expansion Register", 
                "offset": 12, 
                "word-length": 2
            }, 
            "G_ANLPA_EXT_P5": {
                "bits": {
                    "10": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "PAUSE_CAP"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "link partners asymmetric pause bit.\n", 
                        "name": "LK_PAR_ASYM_CAP"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "write as 0, ignore on read.\n", 
                        "name": "RESERVED_1"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "REMOTE_FAULT"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 = link partner has not received link code word. ", 
                        "name": "ACKNOWLEDGE"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "NEXT_PAGE"
                    }, 
                    "4:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "link partners protocol selector (see IEEE spec for 0x\nencoding) ", 
                        "name": "PROTOCOL_SEL"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1\n0 capable. ", 
                        "name": "B10T_HD_CAP"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 capable. ", 
                        "name": "B10T_FD_CAP"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\ncapable 0 capable. ", 
                        "name": "B100_TXHD_CAP"
                    }, 
                    "8": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\ncapable 0 capable. ", 
                        "name": "B100_TXFD_CAP"
                    }, 
                    "9": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B100T4_CAP"
                    }
                }, 
                "description": "External Auto-Negotiation Link Partner (LP) Ability Register", 
                "offset": 10, 
                "word-length": 2
            }, 
            "G_ANNXP_EXT_P5": {
                "bits": {
                    "10:0": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "message code field or unformatted code field.\n", 
                        "name": "CODE_FIELD"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\nlocation, 0 receive location. ", 
                        "name": "TOGGLE"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n1000Base-T next pages) 0 ", 
                        "name": "ACKNOWLEDGE_2"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "MES_PAGE"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ignore on read.\n", 
                        "name": "RESERVED_1"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1 = additional next pages will follow,\n0 ", 
                        "name": "NEXT_PAGE"
                    }
                }, 
                "description": "External Auto-Negotiation Next Page Transmit Register", 
                "offset": 14, 
                "word-length": 2
            }, 
            "G_AUX_CTL_EXT_P5": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Shadow Registers:\n001 : 10 BASE-T 010 : Power Control 011 : IP Phone 100 : Misc Test 101 : Misc Test 2 110 : Manual IP Phone seed 111 : Misc Control ", 
                        "name": "SHADOW_REG"
                    }
                }, 
                "description": "External Auxiliary Control Register", 
                "offset": 48, 
                "word-length": 2
            }, 
            "G_AUX_STS_EXT_P5": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "No Description.", 
                        "name": "AUX_STS"
                    }
                }, 
                "description": "External Auxiliary Status Register", 
                "offset": 50, 
                "word-length": 2
            }, 
            "G_B1000T_CTL_EXT_P5": {
                "bits": {
                    "10": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "REPEATER_DTE"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "MAST_SLV_CONG_VALUE"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "MAST_SLV_CONG_EN"
                    }, 
                    "15:13": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1xx = Test Mode 4\n011 = Test Mode 3 010 = Test Mode 2 001 = Test Mode 1 000 = Normal Operation. ", 
                        "name": "TEST_MODE"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "write as 0, ignore on read.\n", 
                        "name": "RESERVED"
                    }, 
                    "8": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 capable. ", 
                        "name": "ADV_B1000T_HD"
                    }, 
                    "9": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 capable. ", 
                        "name": "ADV_B1000T_FD"
                    }
                }, 
                "description": "External 1000Base-T Control Register", 
                "offset": 18, 
                "word-length": 2
            }, 
            "G_B1000T_STS_EXT_P5": {
                "bits": {
                    "10": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\ncapable, 0 capable. ", 
                        "name": "LP_B1000T_HD_CAP"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\ncapable, 0 capable. ", 
                        "name": "LP_B1000T_FD_CAP"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "REMOTE_REC_STS"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "LOCAL_REC_STS"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "MAST_SLV_CONG_STS"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 (cleared by restart_an, an_complete or reg read) ", 
                        "name": "MAST_SLV_CONG_FAULT"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Number of idle errors since last read.\n", 
                        "name": "IDLE_ERR_CNT"
                    }, 
                    "9:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ignore on read.\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "External 1000Base-T Status Register", 
                "offset": 20, 
                "word-length": 2
            }, 
            "G_DSP_COEFFICIENT_ADDR_EXT_P5": {
                "bits": {
                    "11:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "select DSP filter for coefficient read/write:\n1111 1110 1101 1100 1011 1010 1001 1000 0111 0110 0101 0100 0011 0010 0001 0000 note: NEXT[n] does not exist for channel n. If NEXT[n] is selected for channel n, all NEXT cancellers for that channel are selected when writing control bits. BIT 12 (CONTROL ALL FILTERS) MUST BE ZERO IN ORDER TO SELECT MISC, DCOFFSET, or FFE. ", 
                        "name": "FILTER_SEL"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "when this bit is set, writes to per-filter control bits \naffect all filters in the specified channel, regardless of bits 11:8 (when bit 15 is also set, writes to DSP control bits affect all echo, next, and dfe filters in the chip) ", 
                        "name": "ALL_FILTER_CTL"
                    }, 
                    "14:13": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "channel select for DSP coefficient read/writes\nand per-channel control/status register bits (marked by *): 11 = channel 3 10 = channel 2 01 = channel 1 00 = channel 0 ", 
                        "name": "CHANNEL_SEL"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "when this bit is set, writes to per-channel control \nbits affect all channels, regardless of bits 14:13 ", 
                        "name": "ALL_CHANNEL_CTL"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "selects which tap is to be read/written within the 0x\nselected filter (taps are numbered from 0 to n in chronological order (earliest to latest)) when filter select = 000 (misc. receiver regs): 0 = AGC A Register 1 = AGC B & IPRF Register 2 = MSE/Pair Status Register 3 = Soft Decision Register 4 = Phase Register 5 = WireMap/Skew & ECHO/NEXT & TX & ADC Register 6 -8 = reserved 9 = Frequency Register 10 = PLL Bandwidth & Path Metric Register 11 = PLL Phase Offset Register...to 31, 61:63 ", 
                        "name": "TAP_NUM"
                    }
                }, 
                "description": "External DSP Coefficient Address Register", 
                "offset": 46, 
                "word-length": 2
            }, 
            "G_DSP_COEFFICIENT_EXT_P5": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "No Description.", 
                        "name": "DSP_COEFFICIENT"
                    }
                }, 
                "description": "External DSP Coefficient Read/Write Port Register", 
                "offset": 42, 
                "word-length": 2
            }, 
            "G_EXT_STS_EXT_P5": {
                "bits": {
                    "11:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ignore on read.\n", 
                        "name": "RESERVED"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B1000T_HD_CAP"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B1000T_FD_CAP"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B1000X_HD_CAP"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B1000X_FD_CAP"
                    }
                }, 
                "description": "External Extended Status Register", 
                "offset": 30, 
                "word-length": 2
            }, 
            "G_FALSE_CARR_CNT_EXT_P5": {
                "bits": {
                    "15:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Number of invalid code groups received while\nsync_status = 1 since last cleared. Cleared by writing expansion register 4D bit 15 = 1. ", 
                        "name": "SERDES_BER_CNT"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Number of false carrier sense events since last\nread. Counts packets received with transmit error codes when TXERVIS bit in test register is set. Freezes at FFh. (Counts SerDes errors when register 1ch shadow 11011 bit 9 = 1 otherwise copper errors) ", 
                        "name": "REC_ERR_CNT"
                    }
                }, 
                "description": "External False Carrier Sense Counter", 
                "offset": 38, 
                "word-length": 2
            }, 
            "G_INTERRUPT_MSK_EXT_P5": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "No Description.", 
                        "name": "INTERRUPT_MSK"
                    }
                }, 
                "description": "External Interrupt Mask Register", 
                "offset": 54, 
                "word-length": 2
            }, 
            "G_INTERRUPT_STS_EXT_P5": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "No Description.", 
                        "name": "INTERRUPT_STS"
                    }
                }, 
                "description": "External Interrupt Status Register", 
                "offset": 52, 
                "word-length": 2
            }, 
            "G_LPNXP_EXT_P5": {
                "bits": {
                    "10:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "message code field or unformatted code field.\n", 
                        "name": "CODE_FIELD"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "TOGGLE"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n1000Base-T next pages) 0 ", 
                        "name": "ACKNOWLEDGE_2"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "MES_PAGE"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "ACK"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1 = additional next pages will follow,\n0 ", 
                        "name": "NEXT_PAGE"
                    }
                }, 
                "description": "External Link Partner next Page Ability Register", 
                "offset": 16, 
                "word-length": 2
            }, 
            "G_MASTER_SLAVE_SEED_EXT_P5": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Shadow Register:\n1 : HCD Status ", 
                        "name": "SEED"
                    }
                }, 
                "description": "External Master/Slave Seed Register", 
                "offset": 58, 
                "word-length": 2
            }, 
            "G_MIICTL_EXT_P5": {
                "bits": {
                    "10": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1: Electrically isolate PHY from MII.\n0: Normal operation. ", 
                        "name": "ISOLATE"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1:low power mode,\n0:Normal operation. ", 
                        "name": "PWR_DOWN"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "1: Auto-Negotiation Enable.\n0: Auto-Negotiation disable. ", 
                        "name": "AN_EN"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "{SPD_SEL_MSB, SPD_SEL_LSB}\n11 10 01 00 ", 
                        "name": "SPD_SEL_LSB"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1: Loopback mode.\n0: Normal operation. ", 
                        "name": "LOOPBACK"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1: PHY reset.\n0: Normal operation. ", 
                        "name": "RESET"
                    }, 
                    "5:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "External Ignore when read.\n", 
                        "name": "RESERVED"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "{SPD_SEL_MSB, SPD_SEL_LSB}\n11 10 01 00 ", 
                        "name": "SPD_SEL_MSB"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1 = Collision test mode enabled,\n0 = Collision test mode disabled. ", 
                        "name": "COL_TEST"
                    }, 
                    "8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1: Full Duplex.\n0: Half Duplex. ", 
                        "name": "DUPLEX_MOD"
                    }, 
                    "9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "RESTART AUTO-NEGOTIATION.\n1: Restart Auto-Negotiation process. 0: Normal operation. ", 
                        "name": "RE_AN"
                    }
                }, 
                "description": "External MII Control Register", 
                "offset": 0, 
                "word-length": 2
            }, 
            "G_MIISTS_EXT_P5": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "EXT_CAP"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "JABBER_DET"
                    }, 
                    "10": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B100T2_FD_CAP"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B10T_CAP"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B10T_FDX_CAP"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B100TX_CAP"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B100TX_FDX_CAP"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B100T4_CAP"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "LINK_STA"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "AUTO_NEGO_CAP"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "REMOTE_FAULT"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "AUTO_NEGO_COMP"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\npreamble suppressed 0 with preamble suppressed ", 
                        "name": "MF_PRE_SUP"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "EXT_STS"
                    }, 
                    "9": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B100T2_HD_CAP"
                    }
                }, 
                "description": "External MII Status Register", 
                "offset": 2, 
                "word-length": 2
            }, 
            "G_MISC_SHADOW_EXT_P5": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "00000 : Cabletron LED modes\n00001 : DLL Control 00010 : Spare Control 1 00011 : Clock Aligner 00100 : Spare Control 2 00101 : Spare Control 3 00110 : TDR Control 1 00111 : TDR Control 2 01000 : Led Status 01001 : Led Control 01010 : Auto-Power Down 01011 : External Control 1 01100 : External Control 2 01101 : LED Selector 1 01110 : LED Selector 2 01111 : LED GPIO Control/Status 10000 : CISCO Enhanced Link status Mode Control 10001 : SerDes 100-FX Status 10010 : SerDes 100-FX Test 10011 : SerDes 100-FX Control 10100 : External SerDes Control 10101 : SGMII Slave Control 10110 : Misc 1000X Control 2 10111 : Misc 1000X Control 11000 : Auto-Detect SGMII/GBIC 11001 : Test 1000X 11010 : Autoneg 1000X Debug 11011 : Auxiliary 1000X Control 11100 : Auxiliary 1000X Status 11101 : Misc 1000X Status 11110 : Auto-Detect Medium 11111 : Mode Control ", 
                        "name": "INTERRUPT_MSK"
                    }
                }, 
                "description": "External Miscellaneous Shadow Registers", 
                "offset": 56, 
                "word-length": 2
            }, 
            "G_PHYIDH_EXT_P5": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 323, 
                        "description": "Bits 3:18 of organizationally unique identifier.\n", 
                        "name": "OUI"
                    }
                }, 
                "description": "External PHY ID High Register", 
                "offset": 4, 
                "word-length": 2
            }, 
            "G_PHYIDL_EXT_P5": {
                "bits": {
                    "15:10": {
                        "R/W": "R/W", 
                        "default": 47, 
                        "description": "Bits 19:24 of organizationally unique identifier.\n", 
                        "name": "OUI"
                    }, 
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Device revision number (metal programmable).\nNote: this register read value come from external PHY. ", 
                        "name": "REVISION"
                    }, 
                    "9:4": {
                        "R/W": "R/W", 
                        "default": 13, 
                        "description": "Device model number (metal programmable).\nNote: this register read value come from external PHY. ", 
                        "name": "MODEL"
                    }
                }, 
                "description": "External PHY ID LOW Register", 
                "offset": 6, 
                "word-length": 2
            }, 
            "G_PHY_EXT_CTL_EXT_P5": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B1000T_PCS_TRANS_FIFO"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "0=new synchronous mode,\n1=old asynchronous mode. ", 
                        "name": "GMII_FIFO_MOD"
                    }, 
                    "10": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "BYPASS_ENCODE"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "FORCE_INTERRUPT"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "INTERRUPT_DIS"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "TRANSMIT_DIS"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "DIS_AUTO_MDI_CROS"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "MAC_PHY_MODE"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1\n100Base-TX mode, 0 ", 
                        "name": "BLK_TXEN_MOD"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "FORCE_LED_OFF"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "FORCE_LED_ON"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "EN_LED_TRAFFIC_MOD"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "RST_SCRAMBLER"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "BYPASS_ALIGNMENT"
                    }, 
                    "8": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "BYPASS_NRZI_MLT3"
                    }, 
                    "9": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "BYPASS_SCRAMBLER"
                    }
                }, 
                "description": "External PHY Extended Control Register", 
                "offset": 32, 
                "word-length": 2
            }, 
            "G_PHY_EXT_STS_EXT_P5": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "MLT3_ERR_DET"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "LCK_ERR_DET"
                    }, 
                    "10": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "LOCAL_REC_STS"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "REMOTE_REC_STS"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "INTERRUPT_STS"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "MDI_CROS_STATE"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 09h. ", 
                        "name": "WIRESPEED_DOWNGRADE"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\nmismatched advertised selector field since last read 0 ", 
                        "name": "AN_PAGE_SEL_MISMATCH"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1\n0 ", 
                        "name": "TRMIT_ERR_DET"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1 = receive coding error detected since last read, \n0 ", 
                        "name": "REC_ERR_DET"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "BAD_ESD_DET"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "BAD_SSD_DET"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 = no carrier ext. error detected since last read. ", 
                        "name": "CARR_ERR_DET"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "CRC_ERR_DET"
                    }, 
                    "8": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "LINK_STS"
                    }, 
                    "9": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "LOCK"
                    }
                }, 
                "description": "External PHY Extended Status Register", 
                "offset": 34, 
                "word-length": 2
            }, 
            "G_REC_ERR_CNT_EXT_P5": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Number of non-collision packets with receive\nerrors since last read. Freezes at FFFFh. (Counts SerDes errors when register 1ch shadow 11011 bit 9 = 1 otherwise copper errors) ", 
                        "name": "REC_ERR_CNT"
                    }
                }, 
                "description": "External Receive Error Counter", 
                "offset": 36, 
                "word-length": 2
            }, 
            "G_REC_NOTOK_CNT_EXT_P5": {
                "bits": {
                    "15:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "since last read. Freezes at FFh.\n", 
                        "name": "LOCAL_REC_NOTOK_CNT"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "number of times remote receiver status was not 0x\nOK since last read. Freezes at FFh. ", 
                        "name": "REMOTE_REC_NOTOK_CNT"
                    }
                }, 
                "description": "External Local/Remote Receiver NOT_OK Counters", 
                "offset": 40, 
                "word-length": 2
            }, 
            "G_TEST1_EXT_P5": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "No Description.", 
                        "name": "TEST"
                    }
                }, 
                "description": "External Test Register 1", 
                "offset": 60, 
                "word-length": 2
            }, 
            "G_TEST2_EXT_P5": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "No Description.", 
                        "name": "TEST"
                    }
                }, 
                "description": "External Test Register 2", 
                "offset": 62, 
                "word-length": 2
            }
        }
    }, 
    "136": {
        "addresses": {
            "G_ANADV_EXT": {
                "bits": {
                    "10": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "ADV_PAUSE_CAP"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "ASY_PAUSE"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "write as 0, ignore on read.\n", 
                        "name": "RESERVED_1"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "REMOTE_FAULT"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "write as 0, ignore on read.\n", 
                        "name": "RESERVED_2"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "NEXT_PAGE"
                    }, 
                    "4:0": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "00001 = IEEE 802.3 CSMA/CD.\n", 
                        "name": "PROTOCOL_SEL"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "ADV_B10T"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "ADV_B10T_FDX"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "ADV_B100X"
                    }, 
                    "8": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "ADV_B100_FDX"
                    }, 
                    "9": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B100T4"
                    }
                }, 
                "description": "External Auto-Negotiation Advertisement Register", 
                "offset": 8, 
                "word-length": 2
            }, 
            "G_ANEXP_EXT": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "LP_AN_ABI"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "PAGE_REC"
                    }, 
                    "15:7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ignore on read.\n", 
                        "name": "RESERVED_1"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "NEXT_PAGE_ABI"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "LP_NEXT_PAGE_ABI"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "PAR_DET_FAIL"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "NEXT_PAGE"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\nlocation, 0 receive location. ", 
                        "name": "NEXT_PAGE_ABLE"
                    }
                }, 
                "description": "External Auto-Negotiation Expansion Register", 
                "offset": 12, 
                "word-length": 2
            }, 
            "G_ANLPA_EXT": {
                "bits": {
                    "10": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "PAUSE_CAP"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "link partners asymmetric pause bit.\n", 
                        "name": "LK_PAR_ASYM_CAP"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "write as 0, ignore on read.\n", 
                        "name": "RESERVED_1"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "REMOTE_FAULT"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 = link partner has not received link code word. ", 
                        "name": "ACKNOWLEDGE"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "NEXT_PAGE"
                    }, 
                    "4:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "link partners protocol selector (see IEEE spec for 0x\nencoding) ", 
                        "name": "PROTOCOL_SEL"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1\n0 capable. ", 
                        "name": "B10T_HD_CAP"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 capable. ", 
                        "name": "B10T_FD_CAP"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\ncapable 0 capable. ", 
                        "name": "B100_TXHD_CAP"
                    }, 
                    "8": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\ncapable 0 capable. ", 
                        "name": "B100_TXFD_CAP"
                    }, 
                    "9": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B100T4_CAP"
                    }
                }, 
                "description": "External Auto-Negotiation Link Partner (LP) Ability Register", 
                "offset": 10, 
                "word-length": 2
            }, 
            "G_ANNXP_EXT": {
                "bits": {
                    "10:0": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "message code field or unformatted code field.\n", 
                        "name": "CODE_FIELD"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\nlocation, 0 receive location. ", 
                        "name": "TOGGLE"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n1000Base-T next pages) 0 ", 
                        "name": "ACKNOWLEDGE_2"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "MES_PAGE"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ignore on read.\n", 
                        "name": "RESERVED_1"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1 = additional next pages will follow,\n0 ", 
                        "name": "NEXT_PAGE"
                    }
                }, 
                "description": "External Auto-Negotiation Next Page Transmit Register", 
                "offset": 14, 
                "word-length": 2
            }, 
            "G_AUX_CTL_EXT": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Shadow Registers:\n001 : 10 BASE-T 010 : Power Control 011 : IP Phone 100 : Misc Test 101 : Misc Test 2 110 : Manual IP Phone seed 111 : Misc Control ", 
                        "name": "SHADOW_REG"
                    }
                }, 
                "description": "External Auxiliary Control Register", 
                "offset": 48, 
                "word-length": 2
            }, 
            "G_AUX_STS_EXT": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "No Description.", 
                        "name": "AUX_STS"
                    }
                }, 
                "description": "External Auxiliary Status Register", 
                "offset": 50, 
                "word-length": 2
            }, 
            "G_B1000T_CTL_EXT": {
                "bits": {
                    "10": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "REPEATER_DTE"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "MAST_SLV_CONG_VALUE"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "MAST_SLV_CONG_EN"
                    }, 
                    "15:13": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1xx = Test Mode 4\n011 = Test Mode 3 010 = Test Mode 2 001 = Test Mode 1 000 = Normal Operation. ", 
                        "name": "TEST_MODE"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "write as 0, ignore on read.\n", 
                        "name": "RESERVED"
                    }, 
                    "8": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 capable. ", 
                        "name": "ADV_B1000T_HD"
                    }, 
                    "9": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 capable. ", 
                        "name": "ADV_B1000T_FD"
                    }
                }, 
                "description": "External 1000Base-T Control Register", 
                "offset": 18, 
                "word-length": 2
            }, 
            "G_B1000T_STS_EXT": {
                "bits": {
                    "10": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\ncapable, 0 capable. ", 
                        "name": "LP_B1000T_HD_CAP"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\ncapable, 0 capable. ", 
                        "name": "LP_B1000T_FD_CAP"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "REMOTE_REC_STS"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "LOCAL_REC_STS"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "MAST_SLV_CONG_STS"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 (cleared by restart_an, an_complete or reg read) ", 
                        "name": "MAST_SLV_CONG_FAULT"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Number of idle errors since last read.\n", 
                        "name": "IDLE_ERR_CNT"
                    }, 
                    "9:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ignore on read.\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "External 1000Base-T Status Register", 
                "offset": 20, 
                "word-length": 2
            }, 
            "G_DSP_COEFFICIENT_ADDR_EXT": {
                "bits": {
                    "11:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Select DSP filter for coefficient read/write:\n1111 1110 1101 1100 1011 1010 1001 1000 0111 0110 0101 0100 0011 0010 0001 0000 note: NEXT[n] does not exist for channel n. If NEXT[n] is selected for channel n, all NEXT cancellers for that channel are selected when writing control bits. BIT 12 (CONTROL ALL FILTERS) MUST BE ZERO IN ORDER TO SELECT MISC, DCOFFSET, or FFE. ", 
                        "name": "FILTER_SEL"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When this bit is set, writes to per-filter control bits \naffect all filters in the specified channel, regardless of bits 11:8 (when bit 15 is also set, writes to DSP control bits affect all echo, next, and dfe filters in the chip) ", 
                        "name": "ALL_FILTER_CTL"
                    }, 
                    "14:13": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Channel select for DSP coefficient read/writes\nand per-channel control/status register bits (marked by *): 11 = channel 3 10 = channel 2 01 = channel 1 00 = channel 0 ", 
                        "name": "CHANNEL_SEL"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When this bit is set, writes to per-channel control \nbits affect all channels, regardless of bits 14:13 ", 
                        "name": "ALL_CHANNEL_CTL"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Selects which tap is to be read/written within the 0x\nselected filter (taps are numbered from 0 to n in chronological order (earliest to latest)) when filter select = 000 (misc. receiver regs): 0 = AGC A Register 1 = AGC B & IPRF Register 2 = MSE/Pair Status Register 3 = Soft Decision Register 4 = Phase Register 5 = WireMap/Skew & ECHO/NEXT & TX & ADC Register 6 -8 = reserved 9 = Frequency Register 10 = PLL Bandwidth & Path Metric Register 11 = PLL Phase Offset Register...to 31, 61:63 ", 
                        "name": "TAP_NUM"
                    }
                }, 
                "description": "External DSP Coefficient Address Register", 
                "offset": 46, 
                "word-length": 2
            }, 
            "G_DSP_COEFFICIENT_EXT": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "No Description.", 
                        "name": "DSP_COEFFICIENT"
                    }
                }, 
                "description": "External DSP Coefficient Read/Write Port Register", 
                "offset": 42, 
                "word-length": 2
            }, 
            "G_EXT_STS_EXT": {
                "bits": {
                    "11:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "ignore on read.\n", 
                        "name": "RESERVED"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B1000T_HD_CAP"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B1000T_FD_CAP"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B1000X_HD_CAP"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B1000X_FD_CAP"
                    }
                }, 
                "description": "External Extended Status Register", 
                "offset": 30, 
                "word-length": 2
            }, 
            "G_FALSE_CARR_CNT_EXT": {
                "bits": {
                    "15:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Number of invalid code groups received while\nsync_status = 1 since last cleared. Cleared by writing expansion register 4D bit 15 = 1. ", 
                        "name": "SERDES_BER_CNT"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Number of false carrier sense events since last\nread. Counts packets received with transmit error codes when TXERVIS bit in test register is set. Freezes at FFh. (Counts SerDes errors when register 1ch shadow 11011 bit 9 = 1 otherwise copper errors) ", 
                        "name": "REC_ERR_CNT"
                    }
                }, 
                "description": "External False Carrier Sense Counter", 
                "offset": 38, 
                "word-length": 2
            }, 
            "G_INTERRUPT_MSK_EXT": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "No Description.", 
                        "name": "INTERRUPT_MSK"
                    }
                }, 
                "description": "External Interrupt Mask Register", 
                "offset": 54, 
                "word-length": 2
            }, 
            "G_INTERRUPT_STS_EXT": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "No Description.", 
                        "name": "INTERRUPT_STS"
                    }
                }, 
                "description": "External Interrupt Status Register", 
                "offset": 52, 
                "word-length": 2
            }, 
            "G_LPNXP_EXT": {
                "bits": {
                    "10:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "message code field or unformatted code field.\n", 
                        "name": "CODE_FIELD"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "TOGGLE"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n1000Base-T next pages) 0 ", 
                        "name": "ACKNOWLEDGE_2"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "MES_PAGE"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "ACK"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1 = additional next pages will follow,\n0 ", 
                        "name": "NEXT_PAGE"
                    }
                }, 
                "description": "External Link Partner next Page Ability Register", 
                "offset": 16, 
                "word-length": 2
            }, 
            "G_MASTER_SLAVE_SEED_EXT": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Shadow Register:\n1 : HCD Status ", 
                        "name": "SEED"
                    }
                }, 
                "description": "External Master/Slave Seed Register", 
                "offset": 58, 
                "word-length": 2
            }, 
            "G_MIICTL_EXT": {
                "bits": {
                    "10": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1: Electrically isolate PHY from MII.\n0: Normal operation. ", 
                        "name": "ISOLATE"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1: Low power mode,\n0:Normal operation. ", 
                        "name": "PWR_DOWN"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "1: Auto-Negotiation enable.\n0: Auto-Negotiation disable. ", 
                        "name": "AN_EN"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "{SPD_SEL_MSB, SPD_SEL_LSB}\n11 10 01 00 ", 
                        "name": "SPD_SEL_LSB"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1: Loopback mode.\n0: Normal operation. ", 
                        "name": "LOOPBACK"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1: PHY reset.\n0: Normal operation. ", 
                        "name": "RESET"
                    }, 
                    "5:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "External Ignore when read.\n", 
                        "name": "RESERVED"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "{SPD_SEL_MSB, SPD_SEL_LSB}\n11 10 01 00 ", 
                        "name": "SPD_SEL_MSB"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1 = Collision test mode enabled,\n0 = Collision test mode disabled. ", 
                        "name": "COL_TEST"
                    }, 
                    "8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1: Full Duplex.\n0: Half Duplex. ", 
                        "name": "DUPLEX_MOD"
                    }, 
                    "9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "RESTART AUTO-NEGOTIATION.\n1: Restart Auto-Negotiation process. 0: Normal operation. ", 
                        "name": "RE_AN"
                    }
                }, 
                "description": "External MII Control Register", 
                "offset": 0, 
                "word-length": 2
            }, 
            "G_MIISTS_EXT": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "EXT_CAP"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "JABBER_DET"
                    }, 
                    "10": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B100T2_FD_CAP"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B10T_CAP"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B10T_FDX_CAP"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B100TX_CAP"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B100TX_FDX_CAP"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B100T4_CAP"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "LINK_STA"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "AUTO_NEGO_CAP"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "REMOTE_FAULT"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "AUTO_NEGO_COMP"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\npreamble suppressed 0 with preamble suppressed ", 
                        "name": "MF_PRE_SUP"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "EXT_STS"
                    }, 
                    "9": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B100T2_HD_CAP"
                    }
                }, 
                "description": "External MII Status Register", 
                "offset": 2, 
                "word-length": 2
            }, 
            "G_MISC_SHADOW_EXT": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "00000 : Cabletron LED modes\n00001 : DLL Control 00010 : Spare Control 1 00011 : Clock Aligner 00100 : Spare Control 2 00101 : Spare Control 3 00110 : TDR Control 1 00111 : TDR Control 2 01000 : Led Status 01001 : Led Control 01010 : Auto-Power Down 01011 : External Control 1 01100 : External Control 2 01101 : LED Selector 1 01110 : LED Selector 2 01111 : LED GPIO Control/Status 10000 : CISCO Enhanced Links tat us Mode Control 10001 : SerDes 100-FX Status 10010 : SerDes 100-FX Test 10011 : SerDes 100-FX Control 10100 : External SerDes Control 10101 : SGMII Slave Control 10110 : Misc 1000X Control 2 10111 : Misc 1000X Control 11000 : Auto-Detect SGMII/GBIC 11001 : Test 1000X 11010 : Autoneg 1000X Debug 11011 : Auxiliary 1000X Control 11100 : Auxiliary 1000X Status 11101 : Misc 1000X Status 11110 : Auto-Detect Medium 11111 : Mode Control ", 
                        "name": "INTERRUPT_MSK"
                    }
                }, 
                "description": "External Miscellaneous Shadow Registers", 
                "offset": 56, 
                "word-length": 2
            }, 
            "G_PHYIDH_EXT": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 323, 
                        "description": "Bits 3:18 of organizationally unique identifier.\n", 
                        "name": "OUI"
                    }
                }, 
                "description": "External PHY ID High Register", 
                "offset": 4, 
                "word-length": 2
            }, 
            "G_PHYIDL_EXT": {
                "bits": {
                    "15:10": {
                        "R/W": "R/W", 
                        "default": 47, 
                        "description": "Bits 19:24 of organizationally unique identifier.\n", 
                        "name": "OUI"
                    }, 
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Device revision number (metal programmable).\nNote: this register read value come from external PHY. ", 
                        "name": "REVISION"
                    }, 
                    "9:4": {
                        "R/W": "R/W", 
                        "default": 13, 
                        "description": "Device model number (metal programmable).\nNote: this register read value come from external PHY. ", 
                        "name": "MODEL"
                    }
                }, 
                "description": "External PHY ID LOW Register", 
                "offset": 6, 
                "word-length": 2
            }, 
            "G_PHY_EXT_CTL_EXT": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "B1000T_PCS_TRANS_FIFO"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "\n1 ", 
                        "name": "GMII_FIFO_MOD"
                    }, 
                    "10": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "BYPASS_ENCODE"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "FORCE_INTERRUPT"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "INTERRUPT_DIS"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "TRANSMIT_DIS"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "DIS_AUTO_MDI_CROS"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "MAC_PHY_MODE"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1\n100Base-TX mode, 0 ", 
                        "name": "BLK_TXEN_MOD"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "FORCE_LED_OFF"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "FORCE_LED_ON"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "EN_LED_TRAFFIC_MOD"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "RST_SCRAMBLER"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "BYPASS_ALIGNMENT"
                    }, 
                    "8": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "BYPASS_NRZI_MLT3"
                    }, 
                    "9": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "BYPASS_SCRAMBLER"
                    }
                }, 
                "description": "External PHY Extended Control Register", 
                "offset": 32, 
                "word-length": 2
            }, 
            "G_PHY_EXT_STS_EXT": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "MLT3_ERR_DET"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "LCK_ERR_DET"
                    }, 
                    "10": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "LOCAL_REC_STS"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "REMOTE_REC_STS"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "INTERRUPT_STS"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "MDI_CROS_STATE"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 09h. ", 
                        "name": "WIRESPEED_DOWNGRADE"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\nmismatched advertised selector field since last read 0 ", 
                        "name": "AN_PAGE_SEL_MISMATCH"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1\n0 ", 
                        "name": "TRMIT_ERR_DET"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1 = receive coding error detected since last read, \n0 ", 
                        "name": "REC_ERR_DET"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "BAD_ESD_DET"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "BAD_SSD_DET"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 = no carrier ext. error detected since last read. ", 
                        "name": "CARR_ERR_DET"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "CRC_ERR_DET"
                    }, 
                    "8": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "LINK_STS"
                    }, 
                    "9": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "\n0 ", 
                        "name": "LOCK"
                    }
                }, 
                "description": "External PHY Extended Status Register", 
                "offset": 34, 
                "word-length": 2
            }, 
            "G_REC_ERR_CNT_EXT": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Number of non-collision packets with receive\nerrors since last read. Freezes at FFFFh. (Counts SerDes errors when register 1ch shadow 11011 bit 9 = 1 otherwise copper errors) ", 
                        "name": "REC_ERR_CNT"
                    }
                }, 
                "description": "External Receive Error Counter", 
                "offset": 36, 
                "word-length": 2
            }, 
            "G_REC_NOTOK_CNT_EXT": {
                "bits": {
                    "15:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Since last read. Freezes at FFh.\n", 
                        "name": "LOCAL_REC_NOTOK_CNT"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Number of times remote receiver status was not 0x\nOK Since last read. Freezes at FFh. ", 
                        "name": "REMOTE_REC_NOTOK_CNT"
                    }
                }, 
                "description": "External Local/Remote Receiver NOT_OK Counters", 
                "offset": 40, 
                "word-length": 2
            }, 
            "G_TEST1_EXT": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "No Description.", 
                        "name": "TEST"
                    }
                }, 
                "description": "External Test Register 1", 
                "offset": 60, 
                "word-length": 2
            }, 
            "G_TEST2_EXT": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "No Description.", 
                        "name": "TEST"
                    }
                }, 
                "description": "External Test Register 2", 
                "offset": 62, 
                "word-length": 2
            }
        }
    }, 
    "145": {
        "addresses": {
            "IMP_EGRESS_PKT_TC2CPCP_MAP": {
                "bits": {
                    "10:8": {
                        "R/W": "R/W", 
                        "default": 2, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {0,2}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This is field used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV0_TC2"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_2"
                    }, 
                    "14:12": {
                        "R/W": "R/W", 
                        "default": 3, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {0,3}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV0_TC3"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_3"
                    }, 
                    "18:16": {
                        "R/W": "R/W", 
                        "default": 4, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {0,4}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV0_TC4"
                    }, 
                    "19": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_4"
                    }, 
                    "22:20": {
                        "R/W": "R/W", 
                        "default": 5, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {0,5}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV0_TC5"
                    }, 
                    "23": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_5"
                    }, 
                    "26:24": {
                        "R/W": "R/W", 
                        "default": 6, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {0,6}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV0_TC6"
                    }, 
                    "27": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_6"
                    }, 
                    "2:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {0,0}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV0_TC0"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }, 
                    "30:28": {
                        "R/W": "R/W", 
                        "default": 7, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {0,7}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV0_TC7"
                    }, 
                    "31": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_7"
                    }, 
                    "34:32": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {1,0}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV1_TC0"
                    }, 
                    "35": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_8"
                    }, 
                    "38:36": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {1,1}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV1_TC1"
                    }, 
                    "39": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_9"
                    }, 
                    "42:40": {
                        "R/W": "R/W", 
                        "default": 2, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {1,2}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV1_TC2"
                    }, 
                    "43": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_10"
                    }, 
                    "46:44": {
                        "R/W": "R/W", 
                        "default": 3, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {1,3}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV1_TC3"
                    }, 
                    "47": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_11"
                    }, 
                    "50:48": {
                        "R/W": "R/W", 
                        "default": 4, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {1,4}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV1_TC4"
                    }, 
                    "51": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_12"
                    }, 
                    "54:52": {
                        "R/W": "R/W", 
                        "default": 5, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {1,5}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV1_TC5"
                    }, 
                    "55": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_13"
                    }, 
                    "58:56": {
                        "R/W": "R/W", 
                        "default": 6, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {1,6}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV1_TC6"
                    }, 
                    "59": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_14"
                    }, 
                    "62:60": {
                        "R/W": "R/W", 
                        "default": 7, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {1,7}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV1_TC7"
                    }, 
                    "63": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_15"
                    }, 
                    "6:4": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {0,1}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV0_TC1"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }
                }, 
                "description": "Port 8, Egress TC to CPCP mapping Register", 
                "offset": 160, 
                "word-length": 8
            }, 
            "IMP_EGRESS_PKT_TC2PCP_MAP": {
                "bits": {
                    "11:8": {
                        "R/W": "R/W", 
                        "default": 2, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {0,2}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV0_TC2"
                    }, 
                    "15:12": {
                        "R/W": "R/W", 
                        "default": 3, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {0,3}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV0_TC3"
                    }, 
                    "19:16": {
                        "R/W": "R/W", 
                        "default": 4, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {0,4}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV0_TC4"
                    }, 
                    "23:20": {
                        "R/W": "R/W", 
                        "default": 5, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {0,5}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV0_TC5"
                    }, 
                    "27:24": {
                        "R/W": "R/W", 
                        "default": 6, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {0,6}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV0_TC6"
                    }, 
                    "31:28": {
                        "R/W": "R/W", 
                        "default": 7, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {0,7}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV0_TC7"
                    }, 
                    "35:32": {
                        "R/W": "R/W", 
                        "default": 8, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {1,0}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV1_TC0"
                    }, 
                    "39:36": {
                        "R/W": "R/W", 
                        "default": 9, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {1,1}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV1_TC1"
                    }, 
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {0,0}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV0_TC0"
                    }, 
                    "43:40": {
                        "R/W": "R/W", 
                        "default": 10, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {1,2}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV1_TC2"
                    }, 
                    "47:44": {
                        "R/W": "R/W", 
                        "default": 11, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {1,3}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV1_TC3"
                    }, 
                    "51:48": {
                        "R/W": "R/W", 
                        "default": 12, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {1,4}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV1_TC4"
                    }, 
                    "55:52": {
                        "R/W": "R/W", 
                        "default": 13, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {1,5}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV1_TC5"
                    }, 
                    "59:56": {
                        "R/W": "R/W", 
                        "default": 14, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {1,6}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV1_TC6"
                    }, 
                    "63:60": {
                        "R/W": "R/W", 
                        "default": 15, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {1,7}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV1_TC7"
                    }, 
                    "7:4": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {0,1}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV0_TC1"
                    }
                }, 
                "description": "Port 8, Egress TC to PCP mapping Register", 
                "offset": 80, 
                "word-length": 8
            }, 
            "PN_EGRESS_PKT_TC2CPCP_MAP": {
                "bits": {
                    "10:8": {
                        "R/W": "R/W", 
                        "default": 2, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {0,2}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This is field used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV0_TC2"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_2"
                    }, 
                    "14:12": {
                        "R/W": "R/W", 
                        "default": 3, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {0,3}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV0_TC3"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_3"
                    }, 
                    "18:16": {
                        "R/W": "R/W", 
                        "default": 4, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {0,4}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV0_TC4"
                    }, 
                    "19": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_4"
                    }, 
                    "22:20": {
                        "R/W": "R/W", 
                        "default": 5, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {0,5}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV0_TC5"
                    }, 
                    "23": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_5"
                    }, 
                    "26:24": {
                        "R/W": "R/W", 
                        "default": 6, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {0,6}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV0_TC6"
                    }, 
                    "27": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_6"
                    }, 
                    "2:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {0,0}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV0_TC0"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }, 
                    "30:28": {
                        "R/W": "R/W", 
                        "default": 7, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {0,7}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV0_TC7"
                    }, 
                    "31": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_7"
                    }, 
                    "34:32": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {1,0}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV1_TC0"
                    }, 
                    "35": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_8"
                    }, 
                    "38:36": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {1,1}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV1_TC1"
                    }, 
                    "39": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_9"
                    }, 
                    "42:40": {
                        "R/W": "R/W", 
                        "default": 2, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {1,2}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV1_TC2"
                    }, 
                    "43": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_10"
                    }, 
                    "46:44": {
                        "R/W": "R/W", 
                        "default": 3, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {1,3}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV1_TC3"
                    }, 
                    "47": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_11"
                    }, 
                    "50:48": {
                        "R/W": "R/W", 
                        "default": 4, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {1,4}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV1_TC4"
                    }, 
                    "51": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_12"
                    }, 
                    "54:52": {
                        "R/W": "R/W", 
                        "default": 5, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {1,5}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV1_TC5"
                    }, 
                    "55": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_13"
                    }, 
                    "58:56": {
                        "R/W": "R/W", 
                        "default": 6, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {1,6}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV1_TC6"
                    }, 
                    "59": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_14"
                    }, 
                    "62:60": {
                        "R/W": "R/W", 
                        "default": 7, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {1,7}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV1_TC7"
                    }, 
                    "63": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_15"
                    }, 
                    "6:4": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "The Customer Tag PCP Field for {RV,TC} = {0,1}; 0x\nwhere RV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN =0 and C_PCP_RMK_EN = 1. ", 
                        "name": "CPCP_FOR_RV0_TC1"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }
                }, 
                "description": "Port N, Egress TC to CPCP mapping Register", 
                "offset": 96, 
                "word-length": 8
            }, 
            "PN_EGRESS_PKT_TC2PCP_MAP": {
                "bits": {
                    "11:8": {
                        "R/W": "R/W", 
                        "default": 2, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {0,2}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV0_TC2"
                    }, 
                    "15:12": {
                        "R/W": "R/W", 
                        "default": 3, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {0,3}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV0_TC3"
                    }, 
                    "19:16": {
                        "R/W": "R/W", 
                        "default": 4, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {0,4}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV0_TC4"
                    }, 
                    "23:20": {
                        "R/W": "R/W", 
                        "default": 5, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {0,5}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV0_TC5"
                    }, 
                    "27:24": {
                        "R/W": "R/W", 
                        "default": 6, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {0,6}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV0_TC6"
                    }, 
                    "31:28": {
                        "R/W": "R/W", 
                        "default": 7, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {0,7}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV0_TC7"
                    }, 
                    "35:32": {
                        "R/W": "R/W", 
                        "default": 8, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {1,0}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV1_TC0"
                    }, 
                    "39:36": {
                        "R/W": "R/W", 
                        "default": 9, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {1,1}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV1_TC1"
                    }, 
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {0,0}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV0_TC0"
                    }, 
                    "43:40": {
                        "R/W": "R/W", 
                        "default": 10, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {1,2}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV1_TC2"
                    }, 
                    "47:44": {
                        "R/W": "R/W", 
                        "default": 11, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {1,3}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV1_TC3"
                    }, 
                    "51:48": {
                        "R/W": "R/W", 
                        "default": 12, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {1,4}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV1_TC4"
                    }, 
                    "55:52": {
                        "R/W": "R/W", 
                        "default": 13, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {1,5}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV1_TC5"
                    }, 
                    "59:56": {
                        "R/W": "R/W", 
                        "default": 14, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {1,6}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV1_TC6"
                    }, 
                    "63:60": {
                        "R/W": "R/W", 
                        "default": 15, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {1,7}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero. This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV1_TC7"
                    }, 
                    "7:4": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "The {CFI,PCP} Field for {RV,TC} = {0,1}; where 0x\nRV means the CFP rate violations. When the packet doesn't go through CFP lookup, the RV is zero.This field is used when PCP_RMK_EN = 1 or (PCP_RMK_EN = 0 and S_PCP_RMK_EN = 1). ", 
                        "name": "PCP_FOR_RV0_TC1"
                    }
                }, 
                "description": "Port N, Egress TC to PCP mapping Register", 
                "offset": 16, 
                "word-length": 8
            }, 
            "TRREG_CTRL0": {
                "bits": {
                    "15:9 RESERVED_0": {
                        "R/W": "Reserved", 
                        "default": 0, 
                        "description": "0x\n", 
                        "name": "R/W"
                    }, 
                    "24:16": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "PCP Remark Enable\nA bitmap representing one bit per port. If a bit is set, the outer PCP of the corresponding port can be re-marked by hardware. This per-port configuration, along with the per- flow SPCP_RMK_DISABLE or CPCP_RMK_DISABLE bit in CFP actions decides whether the PCP field in the packet is remarked. Bit[24]: Port 8 (IMP port) Bit[23]: Port 7 Bit[22]: Reserved Bit[21:16]: Port 5 - Port 0 Note:  1. When the SPCP_RMK_DISABLE and CPCP_RMK_DISABLE are set to 0 in CFP action, this bit will OR with S_PCP_RMK_EN or C_PCP_RMK_EN. This will be backward compatible with BCM53125 family.   2. When the SPCP_RMK_DISABLE or  CPCP_RMK_DISABLE is set to 1 in CFP action, the PCP Remarking will also be disabled (no matter this bit is enabled or disabled) depends on the PCP field whether in the outmost tag. ", 
                        "name": "PCP_RMK_EN"
                    }, 
                    "31:25": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "CFI/DEI Remark Enable\nA bitmap representing one bit per port. If a bit is set, the CFI (in C-Tag) or the DEI (in S- Tag) bit in the outer tag of the corresponding egress port can be re-marked by hardware. In a double-tagged packet the CFI bit in the inner tag is not modified. Bit[8]: Port 8 (IMP Port) Bit[7]: Port 7 Bit[6]: Reserved Bit[5:0]: Port 5 - Port 0 Note: 1. When DEI_RMK_DISABLE is set to 0 in CFP action, this bit will OR with DEI_RMK_EN. This will be backward compatible with BCM53125 family. 2. When DEI_RMK_DISABLE is set to 1 in CFP action, this bit will control whether the DEI/CFI is remarked or not. ", 
                        "name": "CFI_RMK_EN"
                    }
                }, 
                "description": "Traffic Remarking Control 0 Register", 
                "offset": 0, 
                "word-length": 4
            }, 
            "TRREG_CTRL1": {
                "bits": {
                    "14:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DSCP remaking enable for IP within PPPoE\nSession Packet This configuration bit can be set by software to enable remarking of the DSCP field in a PPPOE packet. 1: Enable remarking of the DSCP field in PPPOE Session Stage version 1 and type 1 packets 0: Disable remarking of the DSCP field in PPPOE Session Stage version 1 and type 1 packets. ", 
                        "name": "PPPOE_DSCP_RMK_EN"
                    }, 
                    "24:16": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DEI Remark Enable in Egress Port\nEnable DEI marking of all S-tagged packets transmitted on the egress port. Bit[24]: Port 8 (IMP port) Bit[23]: Port 7 Bit[22]: Reserved Bit[21:16]: Port 5 - Port 0 Note:  1. When DEI_RMK_DISABLE is set to 0 in CFP action, this bit will OR with CFI_RMK_EN in DEI remarking of S-TAG. This will be backward compatible with BCM53125 family.  2. When DEI_RMK_DISABLE is set to 1 in CFP action, this bit will be disabled.  ", 
                        "name": "DEI_RMK_EN"
                    }, 
                    "31:25": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 511, 
                        "description": "DSCP Remark Enable in Egress Port\nEnable DSCP marking of IP packets transmitted on the egress port Bit[8]: Port 8 (IMP Port) Bit[7]: Port 7 Bit[6]: Reserved Bit[5:0]: Port 5 - Port 0 ", 
                        "name": "DSCP_RMK_EN"
                    }
                }, 
                "description": "Traffic Remarking Control 1 Register", 
                "offset": 4, 
                "word-length": 4
            }, 
            "TRREG_CTRL2": {
                "bits": {
                    "15:9 RESERVED_0": {
                        "R/W": "Reserved", 
                        "default": 0, 
                        "description": "0x\n", 
                        "name": "R/W"
                    }, 
                    "24:16": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "C-Tag PCP Remark Enable in Egress Port\nEnable C-PCP remarking of all 802.1Q packets or the inner C-PCP remarking of double-tagged packets on the egress port. Bit[24]: Port 8 (IMP port) Bit[23]: Port 7 Bit[22]: Reserved Bit[21:16]: Port 5 - Port 0 Note:  1. When the CPCP_RMK_DISABLE is set to 0 in CFP action, this bit will OR with PCP_RMK_EN for the C-PCP remarking. This will be backward compatible with BCM53125 family.  2. When the CPCP_RMK_DISABLE is set to 1 in CFP action, the C-PCP Remarking will also be disabled (no matter this bit is enabled or disabled). ", 
                        "name": "C_PCP_RMK_EN"
                    }, 
                    "31:25": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "S-Tag PCP Remark Enable in Egress Port\nEnable S-PCP marking of all S-tagged packets transmitted on the egress port. Bit[8]: Port 8 (IMP Port) Bit[7]: Port 7 Bit[6]: Reserved Bit[5:0]: Port 5 - Port 0 Note:  1. When the SPCP_RMK_DISABLE is set to 0 in CFP action, this bit will OR with PCP_RMK_EN. This will be backward compatible with BCM53125 family.   2. When the SPCP_RMK_DISABLE is set to 1 in CFP action, the S-PCP Remarking will also be disabled (no matter this bit is enabled or disabled). ", 
                        "name": "S_PCP_RMK_EN"
                    }
                }, 
                "description": "Traffic Remarking Control 2 Register", 
                "offset": 8, 
                "word-length": 4
            }
        }
    }, 
    "146": {
        "addresses": {
            "EEE_EN_CTRL": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enable/Disable EEE\n 9 bit field to enable/disable EEE.(bit 0-5 = port 0- port 5, bit 7 = port 7, bit 8 = IMP port)  1 = Enable EEE   0 = Disable EEE  The port 0 ~ port 4(internal PHY) default value read from en_eee strap pin on power-on. Can be overwritten subsequently. For unmanaged switch, the default value is suggested to enable EEE on power-on(i.e. en_eee_pin = 1). For managed switch, the default value is suggested to disable EEE on power-on(i.e. en_eee_pin = 0). to allow the processor to initial application and configuration, before EEE is enable. ", 
                        "name": "EN_EEE"
                    }
                }, 
                "description": "EEE Enable Control Registers", 
                "offset": 0, 
                "word-length": 2
            }, 
            "EEE_GLB_CONG_TH": {
                "bits": {
                    "10:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "EEE Global packet buffer congestion threshold. 0x10\nIf this threshold is set to zero, then EEE is effectively disabled, if this threshold is set equal to or greater than the number of cells implemented in the packet buffer, then protections against packet loss are disabled. The unit is \"Buffer Cell Size\": 256-byte cell. The initial value is selected by the HW strap pin: mmu_mem_sel. If (mmu_mem_sel = 0), then MMU is 128 KB size and the threshold is 0x100. If (mmu_mem_sel = 1), then MMU is 384 KB size and the threshold is 0x300. ", 
                        "name": "GLB_CONG_TH"
                    }, 
                    "15:11": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "EEE Global Congestion Threshold Registers", 
                "offset": 196, 
                "word-length": 2
            }, 
            "EEE_LPI_ASSERT": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Low Power Assert input signal status.\n9 bit indicating that a lowPowerAssert input signal that commands the transmit MAC to generate low-power idle symbols to the PHY once the transmit MAC is done transmitting any in-process packet.(bit 0-5 = port 0- port 5, bit 7 = port 7, bit 8 = IMP port) 1 = asserted 0 = deasserted ", 
                        "name": "LPI_ASSERT"
                    }
                }, 
                "description": "EEE Low Power Assert Status Registers", 
                "offset": 2, 
                "word-length": 2
            }, 
            "EEE_LPI_INDICATE": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "lowPowerIndicate output signal status.\n9 bit indicating that a lowPowerIndicate output that is asserted whenever the receive PHY is sending low-power idle symbols to the receive MAC.(bit 0-5 = port 0- port 5, bit 7 = port 7, bit 8 = IMP port) 1 0 ", 
                        "name": "LPI_INDICATE"
                    }
                }, 
                "description": "EEE Low Power Indicate Status Registers", 
                "offset": 4, 
                "word-length": 2
            }, 
            "EEE_MIN_LP_TIMER_G": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 50, 
                        "description": "EEE minimum low-power duration delay timer\nload value for 1G operation. The unit is 1us. ", 
                        "name": "MIN_LP_TIMER_G"
                    }
                }, 
                "description": "EEE Port Minimum Low-Power Duration Timer - 1G Registers", 
                "offset": 88, 
                "word-length": 4
            }, 
            "EEE_MIN_LP_TIMER_G_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 50, 
                        "description": "EEE minimum low-power duration delay timer\nload value for 1G operation. The unit is 1us. ", 
                        "name": "MIN_LP_TIMER_G_IMP"
                    }
                }, 
                "description": "EEE Port 8(IMP) Minimum Low-Power Duration Timer Registers", 
                "offset": 120, 
                "word-length": 4
            }, 
            "EEE_MIN_LP_TIMER_H": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 500, 
                        "description": "EEE minimum low-power duration delay timer\nload value for 100M operation. The unit is 1us. ", 
                        "name": "MIN_LP_TIMER_H"
                    }
                }, 
                "description": "EEE Port Minimum Low-Power Duration Timer - 100M Registers", 
                "offset": 124, 
                "word-length": 4
            }, 
            "EEE_MIN_LP_TIMER_H_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 500, 
                        "description": "EEE minimum low-power duration delay timer\nload value for 100M operation. The unit is 1us. ", 
                        "name": "MIN_LP_TIMER_H_IMP"
                    }
                }, 
                "description": "EEE Port 8(IMP) Minimum Low-Power Duration Timer - 100M Registers", 
                "offset": 156, 
                "word-length": 4
            }, 
            "EEE_PIPELINE_TIMER": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 32, 
                        "description": "EEE pipeline delay timer load value.\nThe unit is system clock rate (ex. If system clock = 100 MHz, unit = 10 ns). ", 
                        "name": "PIPELINE_TIMER"
                    }
                }, 
                "description": "EEE Pipeline Delay Timer Registers", 
                "offset": 12, 
                "word-length": 4
            }, 
            "EEE_RX_IDLE_SYMBOL": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "receivingIdleSymbols output signal status.\n9 bit indicating that a receivingIdleSymbols output that is asserted whenever the receive PHY is sending normal idle symbols to the receive MAC.(bit 0-5 = port 0- port 5, bit 7 = port 7, bit 8 = IMP port) 1 = asserted 0 = deasserted ", 
                        "name": "RX_IDLE_SYMBOL"
                    }
                }, 
                "description": "EEE Receiving Idle Symbols Status Registers", 
                "offset": 6, 
                "word-length": 2
            }, 
            "EEE_SLEEP_TIMER_G": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 400, 
                        "description": "EEE sleep delay timer load value for 1G\noperation. The unit is 1us. ", 
                        "name": "SLEEP_TIMER_G"
                    }
                }, 
                "description": "EEE Port N Sleep Delay Timer - 1G Registers", 
                "offset": 16, 
                "word-length": 4
            }, 
            "EEE_SLEEP_TIMER_H_IMP": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 4000, 
                        "description": "EEE sleep delay timer load value for 100M\noperation. The unit is 1us. ", 
                        "name": "SLEEP_TIMER_H_IMP"
                    }
                }, 
                "description": "EEE Port 8(IMP) Sleep Delay Timer - 100M Registers", 
                "offset": 84, 
                "word-length": 4
            }, 
            "EEE_TXQ_CONG_TH": {
                "bits": {
                    "10:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "EEE TXQ packet buffer congestion threshold.\nIf this threshold is set to zero, then EEE for queue N is effectively disabled, if this threshold is set equal to or greater than the number of cells implemented in the packet buffer, then protections against packet loss are disabled. The unit is \"Buffer Cell Size\": 256-byte cell. The initial value is selected by the HW strap pin: mmu_mem_sel. If (mmu_mem_sel = 0), then MMU is 128 KB size and the thresholds for each queue N are [0x01F,0x01F,0x01F,0x001,0x001,0x001]. If (mmu_mem_sel = 1), then MMU is 384 KB size and the thresholds for each queue N are [0x050,0x050,0x050,0x050,0x050,0x001]. ", 
                        "name": "TXQ_CONG_TH"
                    }, 
                    "15:11": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "EEE TXQ N Congestion Threshold Registers", 
                "offset": 198, 
                "word-length": 2
            }, 
            "EEE_TXQ_CONG_TH6": {
                "bits": {
                    "10:0": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "EEE TXQ packet buffer congestion threshold.\nIf this threshold is set to zero, then EEE for queue 6 is effectively disabled, if this threshold is set equal to or greater than the number of cells implemented in the packet buffer, then protections against packet loss are disabled. The unit is \"Buffer Cell Size\": 256-byte cell. The inital value is selected by the HW strap pin: mmu_mem_sel. If (mmu_mem_sel = 0), then MMU is 64 KB size and the threshold is 0x001. If (mmu_mem_sel = 1), then MMU is 384 KB size and the threshold is 0x001. ", 
                        "name": "TXQ_CONG_TH"
                    }, 
                    "15:11": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "EEE TXQ 6 Congestion Threshold Registers", 
                "offset": 211, 
                "word-length": 2
            }, 
            "EEE_TXQ_CONG_TH7": {
                "bits": {
                    "10:0": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "EEE TXQ packet buffer congestion threshold.\nIf this threshold is set to zero, then EEE for queue 7 is effectively disabled, if this threshold is set equal to or greater than the number of cells implemented in the packet buffer, then protections against packet loss are disabled. The unit is \"Buffer Cell Size\": 256-byte cell. The inital value is selected by the HW strap pin: mmu_mem_sel. If (mmu_mem_sel = 0), then MMU is 64 KB size and the threshold is 0x001. If (mmu_mem_sel = 1), then MMU is 384 KB size and the threshold is 0x001. ", 
                        "name": "TXQ_CONG_TH"
                    }, 
                    "15:11": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "EEE TXQ 7 Congestion Threshold Registers", 
                "offset": 213, 
                "word-length": 2
            }, 
            "EEE_WAKE_TIMER_G": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 17, 
                        "description": "EEE wake transition delay timer load value for\n1G operation. The unit is 1us. ", 
                        "name": "WAKE_TIMER_G"
                    }
                }, 
                "description": "EEE Port N Wake Transition Timer - 1G Registers", 
                "offset": 160, 
                "word-length": 2
            }, 
            "EEE_WAKE_TIMER_G_IMP": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 17, 
                        "description": "EEE wake transition delay timer load value for\n1G operation. The unit is 1us. ", 
                        "name": "WAKE_TIMER_G_IMP"
                    }
                }, 
                "description": "EEE Port 8(IMP) Wake Transition Timer - 1G Registers", 
                "offset": 176, 
                "word-length": 2
            }, 
            "EEE_WAKE_TIMER_H": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 36, 
                        "description": "EEE wake transition delay timer load value for\n100M operation. The unit is 1us. ", 
                        "name": "WAKE_TIMER_H"
                    }
                }, 
                "description": "EEE Port N Wake Transition Timer - 100M Registers", 
                "offset": 178, 
                "word-length": 2
            }, 
            "EEE_WAKE_TIMER_H_IMP": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 36, 
                        "description": "EEE wake transition delay timer load value for\n100M operation. The unit is 1us. ", 
                        "name": "WAKE_TIMER_H_IMP"
                    }
                }, 
                "description": "EEE Port 8(IMP) Wake Transition Timer - 100M Registers", 
                "offset": 194, 
                "word-length": 2
            }
        }
    }, 
    "147": {
        "addresses": {
            "NSE_DPLL_1": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DPLL select mode\n0 - phase lock mode 1 - frequency lock mode ", 
                        "name": "DPLL_SELECT_MODE"
                    }, 
                    "11:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "TS_DEBUG"
                    }, 
                    "15:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "SPARE_REG1"
                    }, 
                    "5:1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "TEST_BUS_SEL"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "SPARE_REG0"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RX_TEST_SEL"
                    }, 
                    "8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "TS_DEBUG_EN"
                    }
                }, 
                "description": "NSE DPLL Register 1", 
                "offset": 172, 
                "word-length": 2
            }, 
            "NSE_DPLL_2_N": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DPLL initial reference phase\nREF_PHASE = {REF_PHASE_2, REF_PHASE_1, REF_PHASE_0} ", 
                        "name": "REF_PHASE_N"
                    }
                }, 
                "description": "NSE DPLL Register 2_ N", 
                "offset": 174, 
                "word-length": 2
            }, 
            "NSE_DPLL_3_N": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DPLL initial reference delta phase\nREF_PHASE_DELTA = {REF_PHASE_DELTA_1, REF_PHASE_DELTA_0} ", 
                        "name": "REF_PHASE_DELTA_N"
                    }
                }, 
                "description": "NSE DPLL Register 3_ N", 
                "offset": 180, 
                "word-length": 2
            }, 
            "NSE_DPLL_4": {
                "bits": {
                    "15:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DPLL K1\n", 
                        "name": "DPLL_K1"
                    }
                }, 
                "description": "NSE DPLL Register 4", 
                "offset": 184, 
                "word-length": 2
            }, 
            "NSE_DPLL_5": {
                "bits": {
                    "15:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DPLL K2\n", 
                        "name": "DPLL_K2"
                    }
                }, 
                "description": "NSE DPLL Register 5", 
                "offset": 186, 
                "word-length": 2
            }, 
            "NSE_DPLL_6": {
                "bits": {
                    "15:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DPLL K3\n", 
                        "name": "DPLL_K3"
                    }
                }, 
                "description": "NSE DPLL Register 6", 
                "offset": 188, 
                "word-length": 2
            }, 
            "NSE_DPLL_7_N": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "DPLL initial loop filter value\nLOOP_FILTER = {LOOP_FILTER_3, LOOP_FILTER_2, LOOP_FILTER_1, LOOP_FILTER_0} ", 
                        "name": "LOOP_FILTER_N"
                    }
                }, 
                "description": "NSE DPLL Register7_ N", 
                "offset": 190, 
                "word-length": 2
            }, 
            "NSE_NCO_1_N": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Frequency stepping control registers. Only valid 0x\nwhen freq_mdio_sel is set to be 1'b1. NSE_REG_NCO_FREQCNTRL = {NSE_REG_NCO_FREQCNTRL_1, NSE_REG_NCO_FREQCNTRL_0} ", 
                        "name": "NSE_REG_NCO_FREQCNTR"
                    }
                }, 
                "description": "NSE NCO Register 1_ N", 
                "offset": 198, 
                "word-length": 2
            }, 
            "NSE_NCO_2_N": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Register to control upper 44 bits of local timer\nLOCAL_TIME_UP = {LOCAL_TIME_UP_2[11:0], LOCAL_TIME_UP_1, LOCAL_TIME_UP_0} LOCAL_TIME_UP_2[15]:reserved. LOCAL_TIME_UP_2[14]: FREQ_MDIO_SEL 1'b1: Use NCO_FREQCNTRL_REG as input for NCO adder. 1'b0: Use DPLL as input for NCO adder. LOCAL_TIME_UP_2[13:12]:reserved. ", 
                        "name": "LOCAL_TIME_UP_N"
                    }
                }, 
                "description": "NSE NCO Register 2_ N", 
                "offset": 202, 
                "word-length": 2
            }, 
            "NSE_NCO_3_0": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Specifies the interval length between two synout 0x8\npulses. Align at nco[32:3]. unit=8ns. INTERVAL_LENGTH = {INTERVAL_LENGTH_1, INTERVAL_LENGTH_0} ", 
                        "name": "INTERVAL_LENGTH_0"
                    }
                }, 
                "description": "NSE NCO Register 3_ 0", 
                "offset": 208, 
                "word-length": 2
            }, 
            "NSE_NCO_3_1": {
                "bits": {
                    "13:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Specifies the interval length between two synout 0x\npulses. Align at nco[32:3]. unit=8ns. INTERVAL_LENGTH = {INTERVAL_LENGTH_1, INTERVAL_LENGTH_0} ", 
                        "name": "INTERVAL_LENGTH_1"
                    }, 
                    "15:14": {
                        "R/W": "R/W", 
                        "default": 2, 
                        "description": "Specifies the width of the first synout pulse. Align 0x\nat nco[11:3]. unit=8ns. PULSE_TRAIN_LENGTH = {PULSE_TRAIN_LENGTH_1, PULSE_TRAIN_LENGTH_0} ", 
                        "name": "PULSE_TRAIN_LENGTH_0"
                    }
                }, 
                "description": "NSE NCO Register 3_ 1", 
                "offset": 210, 
                "word-length": 2
            }, 
            "NSE_NCO_3_2": {
                "bits": {
                    "15:7": {
                        "R/W": "R/W", 
                        "default": 4, 
                        "description": "Specifies the width of the second synout pulse.\nAlign at nco[11:3]. unit=8ns. ", 
                        "name": "FRMSYNC_PULSE_LENGTH"
                    }, 
                    "6:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Specifies the width of the first synout pulse. Align 0x\nat nco[11:3]. unit=8ns. PULSE_TRAIN_LENGTH = {PULSE_TRAIN_LENGTH_1, PULSE_TRAIN_LENGTH_0} ", 
                        "name": "PULSE_TRAIN_LENGTH_1"
                    }
                }, 
                "description": "NSE NCO Register 3_ 2", 
                "offset": 212, 
                "word-length": 2
            }, 
            "NSE_NCO_4": {
                "bits": {
                    "11:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Divider for syncin. If it is set to 4, TS will generate 0x\none pulse to latch local time into ts_sync_time_reg every 4 syncin pulses. ", 
                        "name": "NSE_REG_TS_DIVIDER"
                    }, 
                    "15:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "NSE NCO Register 4", 
                "offset": 214, 
                "word-length": 2
            }, 
            "NSE_NCO_5_0": {
                "bits": {
                    "15:4": {
                        "R/W": "R/W", 
                        "default": 16, 
                        "description": "When local timer is equal to synout_ts_reg, a\none-time pulse will be generated on syncout. Note only [47:4] are used here. SYNOUT_TS_REG = {SYNOUT_TS_REG_2, SYNOUT_TS_REG_1, SYNOUT_TS_REG_0} ", 
                        "name": "SYNOUT_TS_REG_0"
                    }, 
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\nSince the lower 4 bits will change depend on freq control register, we do not compare the lower 4 bits. It can be used as reserved register. ", 
                        "name": "SPARE_REG"
                    }
                }, 
                "description": "NSE NCO Register 5_0", 
                "offset": 216, 
                "word-length": 2
            }, 
            "NSE_NCO_5_1": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When local timer is equal to synout_ts_reg, a\none-time pulse will be generated on syncout. Note only [47:4] are used here. SYNOUT_TS_REG = {SYNOUT_TS_REG_2, SYNOUT_TS_REG_1, SYNOUT_TS_REG_0} ", 
                        "name": "SYNOUT_TS_REG_1"
                    }
                }, 
                "description": "NSE NCO Register 5_1", 
                "offset": 218, 
                "word-length": 2
            }, 
            "NSE_NCO_5_2": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When local timer is equal to synout_ts_reg, a\none-time pulse will be generated on syncout. Note only [47:4] are used here. SYNOUT_TS_REG = {SYNOUT_TS_REG_2, SYNOUT_TS_REG_1, SYNOUT_TS_REG_0} ", 
                        "name": "SYNOUT_TS_REG_2"
                    }
                }, 
                "description": "NSE NCO Register 5_2", 
                "offset": 220, 
                "word-length": 2
            }, 
            "NSE_NCO_6": {
                "bits": {
                    "10": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "SPARE_REG1"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Disable syncout treat as local sync in when\nsynin_mode equal to 3 or 4 ", 
                        "name": "M34_LOCAL_SYNC_DIS"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1 - Initialize NSE block\n", 
                        "name": "NSE_INIT"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1 - enable time stamp to be captured by\nts_capture_time on the next frame sync event 0 - no time stamp will be captured by ts_capture_time register on the next frame sync event ", 
                        "name": "TS_CAPTURE"
                    }, 
                    "15:14": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Global synchronization mode selection\n2'b01: Assumes that all PHYs in the system share the same TX clock. No hot plugging. NCO is set to nominal Frequency (equivalent to free- running). SyncIn0 is used as a One-Time reset signal, or alternatively power up reset. 2'b10: Assumes that PHYs do not share the same TX clock. No hot plugging. Assumes that CPU is not involved in synchronization process. No MDIO initialization is required. SyncIn0 is used to distribute a reference clock to all PHYs. FrameSync only, at rate = 1 kHz. DPLL is used to lock to SyncIn0 signal. 2'b11: Assumes that PHYs do not share the same TX clock. Hot plugging allowed. Assumes that a CPU is involved: CPU can control the SyncIn0/1 signal going to the PHYs (via some simple FPGA, or using SyncOut on one of the PHYs). CPU will issue MDIO commands, to be executed on next FrameSync (on SyncIn0 or SyncIn1 inputs). DPLL is used to lock to SyncIn0 Signal. ", 
                        "name": "GMODE"
                    }, 
                    "1:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Sync out mode selection\n2'b00: power-up default. sync_out pin functions as sync_in1. 2'b01: generate a one time output pulse on a match with synout_ts_reg 2'b10: generate a pulse train. Detailed pulse train specification is in NSE NCO Register 4. 2'b11: generate a pulse train and insert a one time frame sync event, under sync out mode1 condition. ", 
                        "name": "SYNOUT_MODE"
                    }, 
                    "5:2": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Only valid when gmode is set to 2'b11. Used\nwhen CPU is involved in the system. bit[2]: use long pulse on syncin0 for frame sync bit[3]: use syncin1 as frame sync bit[4]: use internal syncout as frame sync bit[5]: cpu trigger immediate frame sync ", 
                        "name": "FRAMESYN_MODE"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "SPARE_REG0"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Diagnostic purpose only: reset sync FSM back to \nidle state ", 
                        "name": "RESET_SYNC_STATE"
                    }, 
                    "8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Diagnostic purpose only: reset syncin FSM back \nto idle state ", 
                        "name": "RESET_SYNCIN_STATE"
                    }, 
                    "9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Diagnostic purpose only: reset lock FSM back to \nidle state ", 
                        "name": "RESET_LOCK_STATE"
                    }
                }, 
                "description": "NSE NCO Register 6", 
                "offset": 222, 
                "word-length": 2
            }, 
            "NSE_NCO_7_0": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 4, 
                        "description": "Length to specify frame sync condition. Align at 0x\nNCO[18:3]. ", 
                        "name": "LENGTH_THRESHOLD"
                    }
                }, 
                "description": "NSE NCO Register 7_0", 
                "offset": 224, 
                "word-length": 2
            }, 
            "NSE_NCO_7_1": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 8, 
                        "description": "Offset timer for frame sync to kick off. Align at\nNCO[18:3]. ", 
                        "name": "EVENT_OFFSET"
                    }
                }, 
                "description": "NSE NCO Register 7_1", 
                "offset": 226, 
                "word-length": 2
            }, 
            "PORT_ENABLE": {
                "bits": {
                    "15:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enables the 1588 RX slice.\nBit 15 -- enable RX port 8 Bit 14 -- enable RX port 7 Bit 13 -- enable RX port 5 Bit 12 -- enable RX port 4 Bit 11 -- enable RX port 3 Bit 10 -- enable RX port 2 Bit 9 Bit 8 ", 
                        "name": "RX_PORT_1588_EN"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enables the 1588 TX slice.\nBit 7 Bit 6 Bit 5 -- enable TX port 5 Bit 4 -- enable TX port 4 Bit 3 -- enable TX port 3 Bit 2 -- enable TX port 2 Bit 1 -- enable TX port 1 Bit 0 -- enable TX port 0 ", 
                        "name": "TX_PORT_1588_EN"
                    }
                }, 
                "description": "Port Enable Control Registers", 
                "offset": 0, 
                "word-length": 2
            }, 
            "RX_COUNTER": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of packets into RX side.\n", 
                        "name": "RX_COUNTER"
                    }
                }, 
                "description": "RX Counter Register", 
                "offset": 230, 
                "word-length": 2
            }, 
            "RX_CTL": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Enables the 1588 L4/UDP IPV6 packet detection \nin receiving side. ", 
                        "name": "RX_IPV6_UDP_EN"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Enables the 1588 L4/UDP IPV4 packet detection \nin receiving side. ", 
                        "name": "RX_IPV4_UDP_EN"
                    }, 
                    "15:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Enables the 1588 L2 packet detection in\nreceiving side. ", 
                        "name": "RX_L2_EN"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Enables the 802.1as packet detection in\nreceiving side. ", 
                        "name": "RX_AS_EN"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enables the Layer4 IP address check when 1588\ndetection in receiving side. ", 
                        "name": "RX_L4_IPV6_ADDRESS_EN"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enables the Layer4 IP address check when 1588\ndetection in receiving side. ", 
                        "name": "RX_L4_IP_ADDRESS_EN"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enables the Layer2 MAC DA check when 1588\ndetection in receiving side. 48'h011b_1900_0000 or 48'h0180_c200_000e ", 
                        "name": "RX_L2_DA_EN"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Enables the 802.1as MAC DA check when 1588\ndetection in receiving side. 48'h0180_c200_000e ", 
                        "name": "RX_AS_DA_EN"
                    }
                }, 
                "description": "Receive Control Registers", 
                "offset": 162, 
                "word-length": 2
            }, 
            "RX_MODE_PORT": {
                "bits": {
                    "15:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "1:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "RX Port mode selection -- event message 0\nExample: {bit1, bit0} 2'b00: event 0 message - NA 2'b01: event 0 message - update correction field 2'b10: event 0 message - insert timestamp 2'b11: event 0 message - insert internal IEEE time code[63:0] or \u00e2\u20ac\u0153previous frame sync time stamp\u00ef\u00bf\u00bd? ", 
                        "name": "RX_MODE1_M0"
                    }, 
                    "3:2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "RX Port mode selection -- event message 1\n", 
                        "name": "RX_MODE1_M1"
                    }, 
                    "5:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "RX Port mode selection -- event message 2\n", 
                        "name": "RX_MODE1_M2"
                    }, 
                    "7:6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "RX Port mode selection -- event message 3\n", 
                        "name": "RX_MODE1_M3"
                    }
                }, 
                "description": "Port N RX Event Message Mode1 Selection Registers", 
                "offset": 18, 
                "word-length": 2
            }, 
            "RX_MODE_PORT_IMP": {
                "bits": {
                    "15:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "1:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "RX Port mode selection -- event message 0\nExample: {bit1, bit0} 2'b00: event 0 message - NA 2'b01: event 0 message - update correction field 2'b10: event 0 message - insert timestamp 2'b11: event 0 message - insert internal IEEE time code[63:0] or \u00e2\u20ac\u0153previous frame sync time stamp\u00ef\u00bf\u00bd? ", 
                        "name": "RX_MODE1_M0"
                    }, 
                    "3:2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "RX Port mode selection -- event message 1\n", 
                        "name": "RX_MODE1_M1"
                    }, 
                    "5:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "RX Port mode selection -- event message 2\n", 
                        "name": "RX_MODE1_M2"
                    }, 
                    "7:6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "RX Port mode selection -- event message 3\n", 
                        "name": "RX_MODE1_M3"
                    }
                }, 
                "description": "Port 8 RX Event Message Mode1 Selection Registers", 
                "offset": 32, 
                "word-length": 2
            }, 
            "RX_PORT_0_LINK_DELAY_LSB": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port RX link delay register, the unit is signed ns. 0x\nThe final port RX link delay = {RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB} ", 
                        "name": "RX_LINK_DELAY_LSB"
                    }
                }, 
                "description": "Port 0 RX PORT Link delay LSB Registers", 
                "offset": 40, 
                "word-length": 2
            }, 
            "RX_PORT_0_LINK_DELAY_MSB": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port RX link delay register, the unit is signed ns. 0x\nThe final port RX link delay = {RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB} ", 
                        "name": "RX_LINK_DELAY_MSB"
                    }
                }, 
                "description": "Port 0 RX PORT Link delay MSB Registers", 
                "offset": 42, 
                "word-length": 2
            }, 
            "RX_PORT_0_TS_OFFSET_LSB": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port RX timestamp offset register, the unit is\nsigned ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port RX timestamp = NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB} ", 
                        "name": "TS_OFFSET_RX_LSB"
                    }
                }, 
                "description": "Port 0 RX Timestamp Offset LSB Registers", 
                "offset": 72, 
                "word-length": 2
            }, 
            "RX_PORT_0_TS_OFFSET_MSB": {
                "bits": {
                    "11:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TS_CAP Port TX timestamp event message\ncapture. bit[11] Normal mode event message 3 capture TS enable bit[10] Normal mode event message 2 capture TS enable bit[9] Normal mode event message 1 capture TS enable bit[8] Normal mode event message 0 capture TS enable ", 
                        "name": "TS_CAP"
                    }, 
                    "15:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port RX timestamp offset register, the unit is\nsigned ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port RX timestamp = NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB} ", 
                        "name": "TS_OFFSET_RX_MSB"
                    }, 
                    "7:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }
                }, 
                "description": "Port 0 RX Timestamp Offset MSB Registers", 
                "offset": 74, 
                "word-length": 2
            }, 
            "RX_PORT_1_LINK_DELAY_LSB": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port RX link delay register, the unit is signed ns. 0x\nThe final port RX link delay = {RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB} ", 
                        "name": "RX_LINK_DELAY_LSB"
                    }
                }, 
                "description": "Port 1 RX PORT Link delay LSB Registers", 
                "offset": 44, 
                "word-length": 2
            }, 
            "RX_PORT_1_LINK_DELAY_MSB": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port RX link delay register, the unit is signed ns. 0x\nThe final port RX link delay = {RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB} ", 
                        "name": "RX_LINK_DELAY_MSB"
                    }
                }, 
                "description": "Port 1 RX PORT Link delay MSB Registers", 
                "offset": 46, 
                "word-length": 2
            }, 
            "RX_PORT_1_TS_OFFSET_LSB": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port RX timestamp offset register, the unit is\nsigned ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port RX timestamp = NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB} ", 
                        "name": "TS_OFFSET_RX_LSB"
                    }
                }, 
                "description": "Port 1 RX Timestamp Offset LSB Registers", 
                "offset": 76, 
                "word-length": 2
            }, 
            "RX_PORT_1_TS_OFFSET_MSB": {
                "bits": {
                    "11:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TS_CAP Port TX timestamp event message\ncapture. bit[11] Normal mode event message 3 capture TS enable bit[10] Normal mode event message 2 capture TS enable bit[9] Normal mode event message 1 capture TS enable bit[8] Normal mode event message 0 capture TS enable ", 
                        "name": "TS_CAP"
                    }, 
                    "15:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port RX timestamp offset register, the unit is\nsigned ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port RX timestamp = NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB} ", 
                        "name": "TS_OFFSET_RX_MSB"
                    }, 
                    "7:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }
                }, 
                "description": "Port 1 RX Timestamp Offset MSB Registers", 
                "offset": 78, 
                "word-length": 2
            }, 
            "RX_PORT_2_LINK_DELAY_LSB": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port RX link delay register, the unit is signed ns. 0x\nThe final port RX link delay = {RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB} ", 
                        "name": "RX_LINK_DELAY_LSB"
                    }
                }, 
                "description": "Port 2 RX PORT Link delay LSB Registers", 
                "offset": 48, 
                "word-length": 2
            }, 
            "RX_PORT_2_LINK_DELAY_MSB": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port RX link delay register, the unit is signed ns. 0x\nThe final port RX link delay = {RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB} ", 
                        "name": "RX_LINK_DELAY_MSB"
                    }
                }, 
                "description": "Port 2 RX PORT Link delay MSB Registers", 
                "offset": 50, 
                "word-length": 2
            }, 
            "RX_PORT_2_TS_OFFSET_LSB": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port RX timestamp offset register, the unit is\nsigned ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port RX timestamp = NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB} ", 
                        "name": "TS_OFFSET_RX_LSB"
                    }
                }, 
                "description": "Port 2 RX Timestamp Offset LSB Registers", 
                "offset": 80, 
                "word-length": 2
            }, 
            "RX_PORT_2_TS_OFFSET_MSB": {
                "bits": {
                    "11:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TS_CAP Port TX timestamp event message\ncapture. bit[11] Normal mode event message 3 capture TS enable bit[10] Normal mode event message 2 capture TS enable bit[9] Normal mode event message 1 capture TS enable bit[8] Normal mode event message 0 capture TS enable ", 
                        "name": "TS_CAP"
                    }, 
                    "15:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port RX timestamp offset register, the unit is\nsigned ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port RX timestamp = NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB} ", 
                        "name": "TS_OFFSET_RX_MSB"
                    }, 
                    "7:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }
                }, 
                "description": "Port 2 RX Timestamp Offset MSB Registers", 
                "offset": 82, 
                "word-length": 2
            }, 
            "RX_PORT_3_LINK_DELAY_LSB": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port RX link delay register, the unit is signed ns. 0x\nThe final port RX link delay = {RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB} ", 
                        "name": "RX_LINK_DELAY_LSB"
                    }
                }, 
                "description": "Port 3 RX PORT Link delay LSB Registers", 
                "offset": 52, 
                "word-length": 2
            }, 
            "RX_PORT_3_LINK_DELAY_MSB": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port RX link delay register, the unit is signed ns. 0x\nThe final port RX link delay = {RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB} ", 
                        "name": "RX_LINK_DELAY_MSB"
                    }
                }, 
                "description": "Port 3 RX PORT Link delay MSB Registers", 
                "offset": 54, 
                "word-length": 2
            }, 
            "RX_PORT_3_TS_OFFSET_LSB": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port RX timestamp offset register, the unit is\nsigned ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port RX timestamp = NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB} ", 
                        "name": "TS_OFFSET_RX_LSB"
                    }
                }, 
                "description": "Port 3 RX Timestamp Offset LSB Registers", 
                "offset": 84, 
                "word-length": 2
            }, 
            "RX_PORT_3_TS_OFFSET_MSB": {
                "bits": {
                    "11:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TS_CAP Port TX timestamp event message\ncapture. bit[11] Normal mode event message 3 capture TS enable bit[10] Normal mode event message 2 capture TS enable bit[9] Normal mode event message 1 capture TS enable bit[8] Normal mode event message 0 capture TS enable ", 
                        "name": "TS_CAP"
                    }, 
                    "15:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port RX timestamp offset register, the unit is\nsigned ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port RX timestamp = NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB} ", 
                        "name": "TS_OFFSET_RX_MSB"
                    }, 
                    "7:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }
                }, 
                "description": "Port 3 RX Timestamp Offset MSB Registers", 
                "offset": 86, 
                "word-length": 2
            }, 
            "RX_PORT_4_LINK_DELAY_LSB": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port RX link delay register, the unit is signed ns. 0x\nThe final port RX link delay = {RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB} ", 
                        "name": "RX_LINK_DELAY_LSB"
                    }
                }, 
                "description": "Port 4 RX PORT Link delay LSB Registers", 
                "offset": 56, 
                "word-length": 2
            }, 
            "RX_PORT_4_LINK_DELAY_MSB": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port RX link delay register, the unit is signed ns. 0x\nThe final port RX link delay = {RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB} ", 
                        "name": "RX_LINK_DELAY_MSB"
                    }
                }, 
                "description": "Port 4 RX PORT Link delay MSB Registers", 
                "offset": 58, 
                "word-length": 2
            }, 
            "RX_PORT_4_TS_OFFSET_LSB": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port RX timestamp offset register, the unit is\nsigned ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port RX timestamp = NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB} ", 
                        "name": "TS_OFFSET_RX_LSB"
                    }
                }, 
                "description": "Port 4 RX Timestamp Offset LSB Registers", 
                "offset": 88, 
                "word-length": 2
            }, 
            "RX_PORT_4_TS_OFFSET_MSB": {
                "bits": {
                    "11:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TS_CAP Port TX timestamp event message\ncapture. bit[11] Normal mode event message 3 capture TS enable bit[10] Normal mode event message 2 capture TS enable bit[9] Normal mode event message 1 capture TS enable bit[8] Normal mode event message 0 capture TS enable ", 
                        "name": "TS_CAP"
                    }, 
                    "15:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port RX timestamp offset register, the unit is\nsigned ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port RX timestamp = NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB} ", 
                        "name": "TS_OFFSET_RX_MSB"
                    }, 
                    "7:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }
                }, 
                "description": "Port 4 RX Timestamp Offset MSB Registers", 
                "offset": 90, 
                "word-length": 2
            }, 
            "RX_PORT_5_LINK_DELAY_LSB": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port RX link delay register, the unit is signed ns. 0x\nThe final port RX link delay = {RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB} ", 
                        "name": "RX_LINK_DELAY_LSB"
                    }
                }, 
                "description": "Port 5 RX PORT Link delay LSB Registers", 
                "offset": 60, 
                "word-length": 2
            }, 
            "RX_PORT_5_LINK_DELAY_MSB": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port RX link delay register, the unit is signed ns. 0x\nThe final port RX link delay = {RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB} ", 
                        "name": "RX_LINK_DELAY_MSB"
                    }
                }, 
                "description": "Port 5 RX PORT Link delay MSB Registers", 
                "offset": 62, 
                "word-length": 2
            }, 
            "RX_PORT_5_TS_OFFSET_LSB": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port RX timestamp offset register, the unit is\nsigned ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port RX timestamp = NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB} ", 
                        "name": "TS_OFFSET_RX_LSB"
                    }
                }, 
                "description": "Port 5 RX Timestamp Offset LSB Registers", 
                "offset": 92, 
                "word-length": 2
            }, 
            "RX_PORT_5_TS_OFFSET_MSB": {
                "bits": {
                    "11:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TS_CAP Port TX timestamp event message\ncapture. bit[11] Normal mode event message 3 capture TS enable bit[10] Normal mode event message 2 capture TS enable bit[9] Normal mode event message 1 capture TS enable bit[8] Normal mode event message 0 capture TS enable ", 
                        "name": "TS_CAP"
                    }, 
                    "15:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port RX timestamp offset register, the unit is\nsigned ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port RX timestamp = NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB} ", 
                        "name": "TS_OFFSET_RX_MSB"
                    }, 
                    "7:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }
                }, 
                "description": "Port 5 RX Timestamp Offset MSB Registers", 
                "offset": 94, 
                "word-length": 2
            }, 
            "RX_PORT_8_LINK_DELAY_LSB": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port RX link delay register, the unit is signed ns. 0x\nThe final port RX link delay = {RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB} ", 
                        "name": "RX_LINK_DELAY_LSB"
                    }
                }, 
                "description": "Port 8 RX PORT Link delay LSB Registers", 
                "offset": 68, 
                "word-length": 2
            }, 
            "RX_PORT_8_LINK_DELAY_MSB": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port RX link delay register, the unit is signed ns. 0x\nThe final port RX link delay = {RX0_LINK_DELAY_MSB,RX0_LINK_DELAY_ LSB} ", 
                        "name": "RX_LINK_DELAY_MSB"
                    }
                }, 
                "description": "Port 8 RX PORT Link delay MSB Registers", 
                "offset": 70, 
                "word-length": 2
            }, 
            "RX_PORT_8_TS_OFFSET_LSB": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port RX timestamp offset register, the unit is\nsigned ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port RX timestamp = NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB} ", 
                        "name": "TS_OFFSET_RX_LSB"
                    }
                }, 
                "description": "Port 8 RX Timestamp Offset LSB Registers", 
                "offset": 100, 
                "word-length": 2
            }, 
            "RX_PORT_8_TS_OFFSET_MSB": {
                "bits": {
                    "11:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TS_CAP Port TX timestamp event message\ncapture. bit[11] Normal mode event message 3 capture TS enable bit[10] Normal mode event message 2 capture TS enable bit[9] Normal mode event message 1 capture TS enable bit[8] Normal mode event message 0 capture TS enable ", 
                        "name": "TS_CAP"
                    }, 
                    "15:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port RX timestamp offset register, the unit is\nsigned ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port RX timestamp = NCO timestamp + {TS_OFFSET_RX_MSB, TS_OFFSET_RX_LSB} ", 
                        "name": "TS_OFFSET_RX_MSB"
                    }, 
                    "7:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }
                }, 
                "description": "Port 8 RX Timestamp Offset MSB Registers", 
                "offset": 102, 
                "word-length": 2
            }, 
            "RX_TS_CAP": {
                "bits": {
                    "15:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RX_CS_DIS"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Individual bits enable the timestamp capture of\nthe appropriate RX port bit 7 -- enable RX port 8 bit 6 -- enable RX port 7 bit 5 -- enable RX port 5 bit 4 -- enable RX port 4 bit 3 -- enable RX port 3 bit 2 -- enable RX port 2 bit 1 -- enable RX port 1 bit 0 -- enable RX port 0 ", 
                        "name": "RX_TS_CAP"
                    }
                }, 
                "description": "RX SOP Timestamp Capture Enable Registers", 
                "offset": 36, 
                "word-length": 2
            }, 
            "RX_TX_CTL": {
                "bits": {
                    "15:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "2:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Selects the Layer4 IP address check when 1588 0x\ndetection in receiving side. 3'b100 - 32'224.0.1.129 3'b010 - reserved 3'b001 - 32'224.0.0.107 ", 
                        "name": "RX_L4_IP_ADDRESS_SEL"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Enable the CRC check in PTP detection\nreceiving side. 1 0 ", 
                        "name": "RX_CRC_EN"
                    }, 
                    "6:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Selects the Layer4 IP address check when 1588 0x\ndetection in transmission side. 3'b100 - 32'224.0.1.129 3'b010 - reserved 3'b001 - 32'224.0.0.107 ", 
                        "name": "TX_L4_IP_ADDRESS_SEL"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 1, 
                        "description": "Enable the CRC check in PTP detection\ntransmission side. 1 0 ", 
                        "name": "TX_CRC_EN"
                    }
                }, 
                "description": "Receive and Transmit Control Registers", 
                "offset": 164, 
                "word-length": 2
            }, 
            "TIME_CODE_N": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Original time code value that will be used in\negress port for sync, delay_req and Pdelay_req message. TIME_CODE={TIME_CODE_4, TIME_CODE_3, TIME_CODE_2, TIME_CODE_1, TIME_CODE_0} ", 
                        "name": "TIME_CODE_N"
                    }
                }, 
                "description": "Original Time Code N Registers", 
                "offset": 136, 
                "word-length": 2
            }, 
            "TX_COUNTER": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The number of packets into TX side.\n", 
                        "name": "TX_COUNTER"
                    }
                }, 
                "description": "TX Counter Register", 
                "offset": 228, 
                "word-length": 2
            }, 
            "TX_MODE_PORT": {
                "bits": {
                    "15:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "1:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TX Port mode selection -- event message 0\nExample: {bit1, bit0} 2'b00: event 0 message - NA 2'b01: event 0 message - update correction field 2'b10: event 0 message - replace correction field and origin timestamp field, original timestamp would be replaced by 80bits original time code registers at page 0x93, offset 0x88-0x91. 2'b11: event 0 message - replace origin timestamp field by 80bits local updated time code. ", 
                        "name": "TX_MODE1_M0"
                    }, 
                    "3:2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TX Port mode selection -- event message 1\n", 
                        "name": "TX_MODE1_M1"
                    }, 
                    "5:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TX Port mode selection -- event message 2\n", 
                        "name": "TX_MODE1_M2"
                    }, 
                    "7:6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TX Port mode selection -- event message 3\n", 
                        "name": "TX_MODE1_M3"
                    }
                }, 
                "description": "Port N TX Event Message Mode1 Selection Registers", 
                "offset": 2, 
                "word-length": 2
            }, 
            "TX_MODE_PORT_IMP": {
                "bits": {
                    "15:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "1:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TX Port mode selection -- event message 0\nExample: {bit1, bit0} 2'b00: event 0 message - NA 2'b01: event 0 message - update correction field 2'b10: event 0 message - replace correction field and origin timestamp field, original timestamp would be replaced by 80bits original time code registers at page 0x93, offset 0x88-0x91. 2'b11: event 0 message - replace origin timestamp field by 80bits local updated time code. ", 
                        "name": "TX_MODE1_M0"
                    }, 
                    "3:2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TX Port mode selection -- event message 1\n", 
                        "name": "TX_MODE1_M1"
                    }, 
                    "5:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TX Port mode selection -- event message 2\n", 
                        "name": "TX_MODE1_M2"
                    }, 
                    "7:6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TX Port mode selection -- event message 3\n", 
                        "name": "TX_MODE1_M3"
                    }
                }, 
                "description": "Port 8 TX Event Message Mode1 Selection Registers", 
                "offset": 16, 
                "word-length": 2
            }, 
            "TX_PORT_0_TS_OFFSET_LSB": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port TX timestamp offset register, the unit is\nsigned ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port TX timestamp = NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB} ", 
                        "name": "TS_OFFSET_TX_LSB"
                    }
                }, 
                "description": "Port 0 TX Timestamp Offset LSB Registers", 
                "offset": 104, 
                "word-length": 2
            }, 
            "TX_PORT_0_TS_OFFSET_MSB": {
                "bits": {
                    "11:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TS_CAP Port RX timestamp event message\ncapture. bit[11] Normal mode event message 3 capture TS enable bit[10] Normal mode event message 2 capture TS enable bit[9] Normal mode event message 1 capture TS enable bit[8] Normal mode event message 0 capture TS enable ", 
                        "name": "TS_CAP"
                    }, 
                    "15:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port TX timestamp offset register, the unit is\nsigned ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port TX timestamp = NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB} ", 
                        "name": "TS_OFFSET_TX_MSB"
                    }, 
                    "7:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TS_LD Port RX timestamp event message link\ndelay. bit[7] Normal mode event message 3 Link Delay enable bit[6] Normal mode event message 2 Link Delay enable bit[5] Normal mode event message 1 Link Delay enable bit[4] Normal mode event message 0 Link Delay enable ", 
                        "name": "TS_LD"
                    }
                }, 
                "description": "Port 0 TX Timestamp Offset MSB Registers", 
                "offset": 106, 
                "word-length": 2
            }, 
            "TX_PORT_1_TS_OFFSET_LSB": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port TX timestamp offset register, the unit is\nsigned ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port TX timestamp = NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB} ", 
                        "name": "TS_OFFSET_TX_LSB"
                    }
                }, 
                "description": "Port 1 TX Timestamp Offset LSB Registers", 
                "offset": 108, 
                "word-length": 2
            }, 
            "TX_PORT_1_TS_OFFSET_MSB": {
                "bits": {
                    "11:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TS_CAP Port RX timestamp event message\ncapture. bit[11] Normal mode event message 3 capture TS enable bit[10] Normal mode event message 2 capture TS enable bit[9] Normal mode event message 1 capture TS enable bit[8] Normal mode event message 0 capture TS enable ", 
                        "name": "TS_CAP"
                    }, 
                    "15:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port TX timestamp offset register, the unit is\nsigned ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port TX timestamp = NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB} ", 
                        "name": "TS_OFFSET_TX_MSB"
                    }, 
                    "7:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TS_LD Port RX timestamp event message link\ndelay. bit[7] Normal mode event message 3 Link Delay enable bit[6] Normal mode event message 2 Link Delay enable bit[5] Normal mode event message 1 Link Delay enable bit[4] Normal mode event message 0 Link Delay enable ", 
                        "name": "TS_LD"
                    }
                }, 
                "description": "Port 1 TX Timestamp Offset MSB Registers", 
                "offset": 110, 
                "word-length": 2
            }, 
            "TX_PORT_2_TS_OFFSET_LSB": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port TX timestamp offset register, the unit is\nsigned ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port TX timestamp = NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB} ", 
                        "name": "TS_OFFSET_TX_LSB"
                    }
                }, 
                "description": "Port 2 TX Timestamp Offset LSB Registers", 
                "offset": 112, 
                "word-length": 2
            }, 
            "TX_PORT_2_TS_OFFSET_MSB": {
                "bits": {
                    "11:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TS_CAP Port RX timestamp event message\ncapture. bit[11] Normal mode event message 3 capture TS enable bit[10] Normal mode event message 2 capture TS enable bit[9] Normal mode event message 1 capture TS enable bit[8] Normal mode event message 0 capture TS enable ", 
                        "name": "TS_CAP"
                    }, 
                    "15:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port TX timestamp offset register, the unit is\nsigned ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port TX timestamp = NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB} ", 
                        "name": "TS_OFFSET_TX_MSB"
                    }, 
                    "7:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TS_LD Port RX timestamp event message link\ndelay. bit[7] Normal mode event message 3 Link Delay enable bit[6] Normal mode event message 2 Link Delay enable bit[5] Normal mode event message 1 Link Delay enable bit[4] Normal mode event message 0 Link Delay enable ", 
                        "name": "TS_LD"
                    }
                }, 
                "description": "Port 2 TX Timestamp Offset MSB Registers", 
                "offset": 114, 
                "word-length": 2
            }, 
            "TX_PORT_3_TS_OFFSET_LSB": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port TX timestamp offset register, the unit is\nsigned ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port TX timestamp = NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB} ", 
                        "name": "TS_OFFSET_TX_LSB"
                    }
                }, 
                "description": "Port 3 TX Timestamp Offset LSB Registers", 
                "offset": 116, 
                "word-length": 2
            }, 
            "TX_PORT_3_TS_OFFSET_MSB": {
                "bits": {
                    "11:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TS_CAP Port RX timestamp event message\ncapture. bit[11] Normal mode event message 3 capture TS enable bit[10] Normal mode event message 2 capture TS enable bit[9] Normal mode event message 1 capture TS enable bit[8] Normal mode event message 0 capture TS enable ", 
                        "name": "TS_CAP"
                    }, 
                    "15:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port TX timestamp offset register, the unit is\nsigned ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port TX timestamp = NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB} ", 
                        "name": "TS_OFFSET_TX_MSB"
                    }, 
                    "7:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TS_LD Port RX timestamp event message link\ndelay. bit[7] Normal mode event message 3 Link Delay enable bit[6] Normal mode event message 2 Link Delay enable bit[5] Normal mode event message 1 Link Delay enable bit[4] Normal mode event message 0 Link Delay enable ", 
                        "name": "TS_LD"
                    }
                }, 
                "description": "Port 3 TX Timestamp Offset MSB Registers", 
                "offset": 118, 
                "word-length": 2
            }, 
            "TX_PORT_4_TS_OFFSET_LSB": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port TX timestamp offset register, the unit is\nsigned ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port TX timestamp = NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB} ", 
                        "name": "TS_OFFSET_TX_LSB"
                    }
                }, 
                "description": "Port 4 TX Timestamp Offset LSB Registers", 
                "offset": 120, 
                "word-length": 2
            }, 
            "TX_PORT_4_TS_OFFSET_MSB": {
                "bits": {
                    "11:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TS_CAP Port RX timestamp event message\ncapture. bit[11] Normal mode event message 3 capture TS enable bit[10] Normal mode event message 2 capture TS enable bit[9] Normal mode event message 1 capture TS enable bit[8] Normal mode event message 0 capture TS enable ", 
                        "name": "TS_CAP"
                    }, 
                    "15:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port TX timestamp offset register, the unit is\nsigned ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port TX timestamp = NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB} ", 
                        "name": "TS_OFFSET_TX_MSB"
                    }, 
                    "7:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TS_LD Port RX timestamp event message link\ndelay. bit[7] Normal mode event message 3 Link Delay enable bit[6] Normal mode event message 2 Link Delay enable bit[5] Normal mode event message 1 Link Delay enable bit[4] Normal mode event message 0 Link Delay enable ", 
                        "name": "TS_LD"
                    }
                }, 
                "description": "Port 4 TX Timestamp Offset MSB Registers", 
                "offset": 122, 
                "word-length": 2
            }, 
            "TX_PORT_5_TS_OFFSET_LSB": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port TX timestamp offset register, the unit is\nsigned ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port TX timestamp = NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB} ", 
                        "name": "TS_OFFSET_TX_LSB"
                    }
                }, 
                "description": "Port 5 TX Timestamp Offset LSB Registers", 
                "offset": 124, 
                "word-length": 2
            }, 
            "TX_PORT_5_TS_OFFSET_MSB": {
                "bits": {
                    "11:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TS_CAP Port RX timestamp event message\ncapture. bit[11] Normal mode event message 3 capture TS enable bit[10] Normal mode event message 2 capture TS enable bit[9] Normal mode event message 1 capture TS enable bit[8] Normal mode event message 0 capture TS enable ", 
                        "name": "TS_CAP"
                    }, 
                    "15:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port TX timestamp offset register, the unit is\nsigned ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port TX timestamp = NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB} ", 
                        "name": "TS_OFFSET_TX_MSB"
                    }, 
                    "7:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TS_LD Port RX timestamp event message link\ndelay. bit[7] Normal mode event message 3 Link Delay enable bit[6] Normal mode event message 2 Link Delay enable bit[5] Normal mode event message 1 Link Delay enable bit[4] Normal mode event message 0 Link Delay enable ", 
                        "name": "TS_LD"
                    }
                }, 
                "description": "Port 5 TX Timestamp Offset MSB Registers", 
                "offset": 126, 
                "word-length": 2
            }, 
            "TX_PORT_8_TS_OFFSET_LSB": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port TX timestamp offset register, the unit is\nsigned ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port TX timestamp = NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB} ", 
                        "name": "TS_OFFSET_TX_LSB"
                    }
                }, 
                "description": "Port 8 TX Timestamp Offset LSB Registers", 
                "offset": 132, 
                "word-length": 2
            }, 
            "TX_PORT_8_TS_OFFSET_MSB": {
                "bits": {
                    "11:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TS_CAP Port RX timestamp event message\ncapture. bit[11] Normal mode event message 3 capture TS enable bit[10] Normal mode event message 2 capture TS enable bit[9] Normal mode event message 1 capture TS enable bit[8] Normal mode event message 0 capture TS enable ", 
                        "name": "TS_CAP"
                    }, 
                    "15:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Port TX timestamp offset register, the unit is\nsigned ns. This register compensates the delay of analog front end or MACSEC and EEE buffer delay. The final port TX timestamp = NCO timestamp + {TS_OFFSET_TX_MSB, TS_OFFSET_TX_LSB} ", 
                        "name": "TS_OFFSET_TX_MSB"
                    }, 
                    "7:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TS_LD Port RX timestamp event message link\ndelay. bit[7] Normal mode event message 3 Link Delay enable bit[6] Normal mode event message 2 Link Delay enable bit[5] Normal mode event message 1 Link Delay enable bit[4] Normal mode event message 0 Link Delay enable ", 
                        "name": "TS_LD"
                    }
                }, 
                "description": "Port 8 TX Timestamp Offset MSB Registers", 
                "offset": 134, 
                "word-length": 2
            }, 
            "TX_TS_CAP": {
                "bits": {
                    "15:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "TX_CS_DIS"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Individual bits enable the timestamp capture of\nthe appropriate TX port bit 7 -- enable TX port 8 bit 6 -- enable TX port 7 bit 5 -- enable TX port 5 bit 4 -- enable TX port 4 bit 3 -- enable TX port 3 bit 2 -- enable TX port 2 bit 1 -- enable TX port 1 bit 0 -- enable TX port 0 ", 
                        "name": "TX_TS_CAP"
                    }
                }, 
                "description": "TX SOP Timestamp Capture Enable Registers", 
                "offset": 34, 
                "word-length": 2
            }, 
            "VLAN_ITPID": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 33024, 
                        "description": "The ITPID of VLAN tags packet.\n", 
                        "name": "ITPID"
                    }
                }, 
                "description": "VLAN 1tags ITPID Registers", 
                "offset": 166, 
                "word-length": 2
            }
        }
    }, 
    "148": {
        "addresses": {
            "CNTR_DBG": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "RST_TX_CNTR\n", 
                        "name": "RST_TX_CNTR"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "RST_RX_CNTR\n", 
                        "name": "RST_RX_CNTR"
                    }, 
                    "11:10": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "heartbeat read start and end bit\nbit[11]: end bit[10]: start ", 
                        "name": "HB_CNTL"
                    }, 
                    "15:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "4:2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "CNTR_SLICE_SEL\n", 
                        "name": "CNTR_SLICE_SEL"
                    }, 
                    "6:5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "80 bits time code counter control\nbit[6] - A command set by the CPU. Equivalent to Increment by 2 on the next time. Afterwards revert to default behavior. bit[5] - A command set by the CPU. Equivalent to Increment by 0 on the next time. Afterwards revert to default behavior. ", 
                        "name": "TC_80_LEAP"
                    }, 
                    "9:7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TS_SLICE_SEL\n", 
                        "name": "TS_SLICE_SEL"
                    }
                }, 
                "description": "Control and Debug Registers", 
                "offset": 18, 
                "word-length": 2
            }, 
            "HEARTBEAT_N": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Output of the snapshot of the time stamp, when 0x\nTS_CAPTURE is enabled and frame sync is triggered. TS_CAPTURE is located at NSE_NCO_6[13]. frame sync source is selected by the setting of NSE_NCO_6[5:2]. HEARTBEAT = {HEARTBEAT_2, HEARTBEAT_1, HEARTBEAT_0} ", 
                        "name": "HEARTBEAT_N"
                    }
                }, 
                "description": "Heartbeat Register N", 
                "offset": 2, 
                "word-length": 2
            }, 
            "RX_CF_SPEC": {
                "bits": {
                    "15:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Individual bits enable CF update when\ntimestamp insertion enable in RX port bit 7 -- enable RX port 8 bit 6 -- enable RX port 7 bit 5 -- enable RX port 5 bit 4 -- enable RX port 4 bit 3 -- enable RX port 3 bit 2 -- enable RX port 2 bit 1 -- enable RX port 1 bit 0 -- enable RX port 0 ", 
                        "name": "RX_CF_SPEC"
                    }
                }, 
                "description": "Enable RX CF update Registers", 
                "offset": 118, 
                "word-length": 2
            }, 
            "TIMECODE_SEL": {
                "bits": {
                    "15:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "RX time code select\nbit[7:6]: port8-port7 bit[5:0]: port5-port0 1'b1: internal IEEE time code[63:0] is stored at time stamp register 0~3. 1'b0: time stamp[47:0] is stored at time stamp register 0~2. ", 
                        "name": "RX_TIMECODE_SEL"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TX time code select\nbit[7:6]: port8-port7 bit[5:0]: port5-port0 1'b1: internal IEEE time code[63:0] is stored at time stamp register 0~3. 1'b0: time stamp[47:0] is stored at time stamp register 0~2. ", 
                        "name": "TX_TIMECODE_SEL"
                    }
                }, 
                "description": "TX RX Time Code Select Registers", 
                "offset": 124, 
                "word-length": 2
            }, 
            "TIME_STAMP_3": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When RX_TIMECODE_SEL or\nTX_TIMECODE_SEL is set, TIME_STAMP_3 represents internal IEEE time code[63:48]. Otherwise, don't care this register. ", 
                        "name": "TIME_STAMP_3"
                    }
                }, 
                "description": "Time Stamp Register 3", 
                "offset": 126, 
                "word-length": 2
            }, 
            "TIME_STAMP_INFO_N": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Output SOP Time Stamp Info\nINFO_0 INFO_1 RX(1'b0), port number[2:0], sequence ID[15:8]} ", 
                        "name": "TIME_STAMP_INFO_N"
                    }
                }, 
                "description": "Time Stamp Register Info N", 
                "offset": 14, 
                "word-length": 2
            }, 
            "TIME_STAMP_N": {
                "bits": {
                    "15:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Output of the timestamp of 1588 rx/tx packet.\nEach port has 16-entry FIFO to store the time stamp. TIME_STAMP = {TIME_STAMP_2, TIME_STAMP_1, TIME_STAMP_0} ", 
                        "name": "TIME_STAMP_N"
                    }
                }, 
                "description": "Time Stamp Register N", 
                "offset": 8, 
                "word-length": 2
            }, 
            "TS_READ_START_END": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Write 1 to start the time stamp reading.\n", 
                        "name": "PORT0_TS_READ_START"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Write 1 to end the time stamp reading.\n", 
                        "name": "PORT0_TS_READ_END"
                    }, 
                    "10": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Write 1 to start the time stamp reading.\n", 
                        "name": "PORT5_TS_READ_START"
                    }, 
                    "11": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Write 1 to end the time stamp reading.\n", 
                        "name": "PORT5_TS_READ_END"
                    }, 
                    "12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Write 1 to start the time stamp reading.\n", 
                        "name": "PORT7_TS_READ_START"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Write 1 to end the time stamp reading.\n", 
                        "name": "PORT7_TS_READ_END"
                    }, 
                    "14": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Write 1 to start the time stamp reading.\n", 
                        "name": "PORT8_TS_READ_START"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Write 1 to end the time stamp reading.\n", 
                        "name": "PORT8_TS_READ_END"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Write 1 to start the time stamp reading.\n", 
                        "name": "PORT1_TS_READ_START"
                    }, 
                    "3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Write 1 to end the time stamp reading.\n", 
                        "name": "PORT1_TS_READ_END"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Write 1 to start the time stamp reading.\n", 
                        "name": "PORT2_TS_READ_START"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Write 1 to end the time stamp reading.\n", 
                        "name": "PORT2_TS_READ_END"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Write 1 to start the time stamp reading.\n", 
                        "name": "PORT3_TS_READ_START"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Write 1 to end the time stamp reading.\n", 
                        "name": "PORT3_TS_READ_END"
                    }, 
                    "8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Write 1 to start the time stamp reading.\n", 
                        "name": "PORT4_TS_READ_START"
                    }, 
                    "9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Write 1 to end the time stamp reading.\n", 
                        "name": "PORT4_TS_READ_END"
                    }
                }, 
                "description": "Timestamp READ START and END Register", 
                "offset": 0, 
                "word-length": 2
            }
        }
    }, 
    "149": {
        "addresses": {
            "IMP_PORT_RED_BYTE_DROP_CNTR": {
                "bits": {
                    "63:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Frames are dropped by RED function in this\negress port (Counted by Bytes). ", 
                        "name": "RED_BYTE_DROP_CNTR"
                    }
                }, 
                "description": "PORT 8 RED Byte Drop Counter Register", 
                "offset": 224, 
                "word-length": 8
            }, 
            "IMP_PORT_RED_PKT_DROP_CNTR": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Frames are dropped by RED function in this\negress port (Counted by Packets). ", 
                        "name": "RED_PKT_DROP_CNTR"
                    }
                }, 
                "description": "PORT 8 RED Packet Drop Counter Register", 
                "offset": 144, 
                "word-length": 4
            }, 
            "PN_PORT_RED_BYTE_DROP_CNTR": {
                "bits": {
                    "63:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Frames are dropped by RED function in this\negress port (Counted by Bytes). ", 
                        "name": "RED_BYTE_DROP_CNTR"
                    }
                }, 
                "description": "PORT N RED Byte Drop Counter Register", 
                "offset": 160, 
                "word-length": 8
            }, 
            "PN_PORT_RED_PKT_DROP_CNTR": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Frames are dropped by RED function in this\negress port (Counted by Packets). ", 
                        "name": "RED_PKT_DROP_CNTR"
                    }
                }, 
                "description": "PORT N RED Packet Drop Counter Register", 
                "offset": 112, 
                "word-length": 4
            }, 
            "RED_AQD_CONTROL": {
                "bits": {
                    "11:8": {
                        "R/W": "R/W", 
                        "default": 8, 
                        "description": "Period (0us~150us) for AQD calculation,\nunit:10us. ", 
                        "name": "AQD_PERIOD"
                    }, 
                    "15:12": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_2"
                    }, 
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "RED Fast Correction\nThis bit is used to decided whether AQD should be forced to be equal to QD when the computed value is greater than QD. 1: Force AQD to be equal to QD when AQD is greater than QD. 0: Does not force AQD to be equal to QD when AQD is greater than QD. ", 
                        "name": "RED_FAST_CORR"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Set 1 to reset AQD calculation for all ports and all \nqueues. ", 
                        "name": "AQD_RST"
                    }, 
                    "7:6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }
                }, 
                "description": "RED AQD Control Register", 
                "offset": 6, 
                "word-length": 2
            }, 
            "RED_CONTROL": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Ingress Port RED Function Enable\n1: Enable RED in this ingress port. 0: Disable RED in this ingress port. Bit 5 - 0: Port 5 - Port 0 Bit 6: Reserved. Bit 7: Port 7. Bit 8: Port 8 ", 
                        "name": "RED_EN"
                    }
                }, 
                "description": "RED Control Register", 
                "offset": 0, 
                "word-length": 2
            }, 
            "RED_DROP_ADD_TO_MIB": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 511, 
                        "description": "Port RED Dropped Numbers are added to MIB\nCounter Enable When this bit is enabled, the frames are dropped by RED function will add the dropped numbers (RED_PKT_DROP_CNTR) to the TxFrameInDisc MIB counters in each egress port. 1: Enable RED Dropped Numbers are added to MIB Counter. 0: Disable RED Dropped Numbers are added to MIB Counter. Bit 5 - 0: Port 5 - Port 0 Bit 6: Reserved. Bit 7: Port 7. Bit 8: Port 8 ", 
                        "name": "RED_DROP_ADD_TO_MIB"
                    }
                }, 
                "description": "RED Drop Add to MIB Register", 
                "offset": 10, 
                "word-length": 2
            }, 
            "RED_DROP_CNTR_RST": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1: Reset RED drop counter.\n0: Don't reset RED drop counter. Bit 5 - 0: Port 5 - Port 0. Bit 6: Reserved. Bit 7: Port 7. Bit 8: Port 8. ", 
                        "name": "RED_DROP_CNTR_RST"
                    }
                }, 
                "description": "RED Drop Counter Reset Register", 
                "offset": 108, 
                "word-length": 2
            }, 
            "RED_EGRESS_BYPASS": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 128, 
                        "description": "Bypass RED drop at egress side.\nBit 5 - 0: Port 5 - Port 0 Bit 6: Reserved. Bit 7: Port 7. Bit 8: Port 8 ", 
                        "name": "RED_EGRESS_BYPASS"
                    }
                }, 
                "description": "RED Egress Bypass Register", 
                "offset": 4, 
                "word-length": 2
            }, 
            "RED_EXPONENT": {
                "bits": {
                    "15:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 5, 
                        "description": "RED_EXPONENT: Weighted factor for AQD\ncalculation. ", 
                        "name": "RED_EXPONENT"
                    }
                }, 
                "description": "RED AQD Weighted Factor Register", 
                "offset": 8, 
                "word-length": 2
            }, 
            "RED_PROFILE_DEFAULT": {
                "bits": {
                    "31:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Default RED profile number.\nWhen RED_DEFAULT from CFP Action is set, the default RED profile number is used to select the RED profile. This override can be used for UDP streams as well as non-IP traffic that do not react to WRED. ", 
                        "name": "RED_PROFILE_DEFAULT"
                    }
                }, 
                "description": "Default RED profile Register", 
                "offset": 16, 
                "word-length": 4
            }, 
            "RED_PROFILE_N": {
                "bits": {
                    "10:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Minimum Threshold of RED profile.\nA value that must be configured to be lower or the same as the maximum depth of the queue and RED_MAX_THD ", 
                        "name": "RED_MIN_THD"
                    }, 
                    "21:11": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Maximum Threshold of RED profile.\nA value that must be configured to be lower or the same as the maximum depth of the queue and higher than or equal to RED_MIN_THD ", 
                        "name": "RED_MAX_THD"
                    }, 
                    "25:22": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Drop Probability of RED profile.\nIndicates drop probability compared to R (middle 8 bits from Random Number Generator). A lower value configured in the RED_DROP_PROB will result in a lower probability of packet drops when a queue is congested. ", 
                        "name": "RED_DROP_PROB"
                    }, 
                    "31:26": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "RED profile N Register", 
                "offset": 32, 
                "word-length": 4
            }, 
            "TC2RED_PROFILE_TABLE": {
                "bits": {
                    "12:4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TC2RED Profile table entry index:\nBit[12:9]: Ingress Port Number, 0~8: port 0~8, others: reserved. Bit[8:6]: TC[2:0] Bit [5]: DEI Bit. Bit [4]: Flow Mark, Yellow frames or Legacy RED frame marked by Flow Policer. ", 
                        "name": "TC2RED_TABLE_ADDR"
                    }, 
                    "14:13": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "1: Write table.\n0: Read table This is a write-clear bit. ", 
                        "name": "TC2RED_TABLE_WR_RD"
                    }, 
                    "3:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TC2RED Profile Table Read or Write data\n", 
                        "name": "TC2RED_TABLE_DATA"
                    }
                }, 
                "description": "RED Table Configuration Register", 
                "offset": 2, 
                "word-length": 2
            }
        }
    }, 
    "160": {
        "addresses": {
            "ACT_POL_DATA0": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "It indicates whether the CFP generated\nforwarding decision is subject to the VLAN based filing. ", 
                        "name": "VLAN_BYP"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "It indicates whether the CFP generated\nforwarding decision is subject to the 802.1x EAP port state based filing. ", 
                        "name": "EAP_BYP"
                    }, 
                    "12:10": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "It indicates whether the packet is allowed to be\nforwarded to the port it is originally received from. ", 
                        "name": "NEW_TC"
                    }, 
                    "13": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "It indicates whether to enforce new traffic class\nfor the matched packet to be queue with the corresponding COS at its egress Ethernet port(s) (excluding IMP port) before being transmitted. (To be used together with TC2COS mapping at each egress port) ", 
                        "name": "CHANGE_TC"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "It indicates whether the CFP generated\nforwarding decision is subject to the STP port state based filing. ", 
                        "name": "STP_BYP"
                    }, 
                    "23:14": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "It indicates the port(s) to which the packet is\nforwarded or removed. Bits [23:22]: reserved, Bit [21]: port 8(IMP), Bit [20]: port 7, Bits [19:14]: port 5 - port 0. ", 
                        "name": "DST_MAP_IB"
                    }, 
                    "25:24": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "It indicates whether to enforce new egress\ndirection for the matched packet. 00: No destination changes to the ARL derived destination. 01: Removing ARL destinations (port list) according to the DST_Map setting. 10: Replacing ARL derived destinations with the DST_Map derived dest. 11: Adding the DST_Map derived destinations to the ARL derived destinations. ", 
                        "name": "CHANGE_FWRD_MAP_IB"
                    }, 
                    "31:26": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "New_DSCP value.\n(In IPv4 header, this field is called TOS field, and the IP checksum field needs to be updated accordingly. In IPv6 header, this field is called TrafficClass field, and there is no IP checksum to be updated) ", 
                        "name": "NEW_DSCP_IB"
                    }, 
                    "8:3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "It indicates the reasons why the packet is\nforwarded to CPU, when the corresponding Change_FWD action indicates packet forwarding to CPU. ", 
                        "name": "REASON_CODE"
                    }, 
                    "9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "It indicates whether the packet is allowed to be\nforwarded to the port it is originally received from. ", 
                        "name": "LOOP_BK_EN"
                    }
                }, 
                "description": "CFP Action/Policy Data 0 Registers", 
                "offset": 80, 
                "word-length": 4
            }, 
            "ACT_POL_DATA1": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "packet based on the New_DSCP value.\n", 
                        "name": "CHANGE_DSCP_IB"
                    }, 
                    "10:1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "It indicates the port(s) to which the packet is\nforwarded or removed. Bits [10:9]: reserved, Bit [8]: port 8(IMP), Bit [7]: port 7, Bits [6:1]: port 5 - port 0. ", 
                        "name": "DST_MAP_OB"
                    }, 
                    "12:11": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "It indicates whether to enforce new egress\ndirection for the matched packet. 00: No destination changes to the ARL derived destination. 01: Removing ARL destinations (portmap) according to the DST_Map setting. 10: Replacing ARL derived destinations with the DST_Map derived dest. 11: Adding the DST_Map derived destinations to the ARL derived destinations. ", 
                        "name": "CHANGE_FWRD_MAP_OB"
                    }, 
                    "18:13": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "New_DSCP value.\n(In IPv4 header, this field is called TOS field, and the IP checksum field needs to be updated accordingly. In IPv6 header, this field is called TrafficClass field, and there is no IP checksum to be updated) ", 
                        "name": "NEW_DSCP_OB"
                    }, 
                    "19": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "It indicates whether to modify the IP DSCP field\nof the matched packet based on the New_DSCP value. ", 
                        "name": "CHANGE_DSCP_OB"
                    }, 
                    "27:20": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "If it is the result of Slice 0 chained search.\nit indicates the ChainID to be used as part of Chain slice key. 0x00 indicates no valid ChainID. Otherwise, it indicates the Classification ID if the packet needs to be forwarded to CPU. 0x00 indicates no valid Classification ID ", 
                        "name": "CHAIN_ID"
                    }, 
                    "28": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "It indicates whether to modify the flow-policer\ninput color. Set 1'b1 to change color. ", 
                        "name": "CHANGE_COLOR"
                    }, 
                    "30:29": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "New color value to replace original flow-policer\ninput color. 00: Green 01: Yellow 10: Red 11: Reserved ", 
                        "name": "NEW_COLOR"
                    }, 
                    "31": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "It indicates whether to use RED/WRED default\nprofile. Set 1'b1 to use RED default profile. The default profile, RED_PROFILE_DEFAULT, is configured at page 0x95, offset 0x10. ", 
                        "name": "RED_DEFAULT"
                    }
                }, 
                "description": "CFP Action/Policy Data 1 Registers", 
                "offset": 84, 
                "word-length": 4
            }, 
            "ACT_POL_DATA2": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "If the MAC Address Limit feature is enabled on a \nport and the OVER_LIMIT_ACTIONS is set to 1, then the MAC_Limit_Bypass action will override the drop decision because of the MAC address limit. ", 
                        "name": "MAC_LIMIT_BYPASS"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "It indicates whether save the new traffic class\n(New_TC_O) for the matched packet to be saved in the queue at its egress Ethernet port(s) instead of the TC that was used for determining the packets color, COS, and RED/WRED profile. The saved TC_O in the packet is used for optionally re-mark a packet's PCP and DEI before it is transmitted. ", 
                        "name": "CHANGE_TC_O"
                    }, 
                    "31:8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "4:2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "If the Change_TC_O action is chosen for a\npacket matching the CFP rule, then this field indicates the new Traffic Class to be used for determining the PCP and DEI of a packet after it is scheduled for transmission on an Egress Ethernet or an IMP port. ", 
                        "name": "NEW_TC_O"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "It indicates whether the PCP field in the S-TAG\nshould be remarked at the egress port if the per- port PCP remarking (PCP_RMK_EN or S_ PCP_RMK_EN) is enabled. If set, this per-flow configuration disables remarking of PCP field of S-TAG in the packet even when the per-port (PCP_RMK_EN or S_ PCP_RMK_EN) configuration bit is enabled. ", 
                        "name": "SPCP_RMK_DISABLE"
                    }, 
                    "6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "It indicates whether the PCP field in the C-TAG\nshould be remarked at the egress port if the per- port PCP remarking (PCP_RMK_EN or C_ PCP_RMK_EN) is enabled. If set, this per-flow configuration disables remarking of PCP field of C-TAG in the packet even when the per-port (PCP_RMK_EN or C_ PCP_RMK_EN) configuration bit is enabled. ", 
                        "name": "CPCP_RMK_DISABLE"
                    }, 
                    "7": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "It indicates whether the DEI field in the S-TAG\nshould be remarked at the egress port if the per- port DEI remarking (DEI_RMK_EN) is enabled. If set, this per-flow configuration disables the DEI remarking (DEI_RMK_EN) only. Note: If the DEI field in the S-TAG is enabled by CFI_RMK_EN (Legacy application), the DEI_RMK_DISABLE can't disable it. ", 
                        "name": "DEI_RMK_DISABLE"
                    }
                }, 
                "description": "CFP Action/Policy Data 2 Registers", 
                "offset": 88, 
                "word-length": 4
            }, 
            "CFP_ACC": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Operation Start.\nSoftware set this bit to start the operation after having configured all the necessary operation related information to the registers. Hardware automatically clear this bit when the operation is done. For read and write operation, this bit is clear when a single read or write operation is done. For search operation, this bit is clear only when all the searches are done. For TCAM reset, software needn't to set this bit to start the reset. ", 
                        "name": "OP_STR_DONE"
                    }, 
                    "14:10": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "RAM Selection.\nThis field selects the target of the operation. 5'b1_1000: Red Statistic RAM 5'b1_0000: Yellow Statistic RAM 5'b0_1000: Green Statistic RAM 5'b0_0100: Rate Meter RAM 5'b0_0010: Action/policy RAM 5'b0_0001: TCAM 5'b0_0000: no operation others: not allowed ", 
                        "name": "RAM_SEL"
                    }, 
                    "15": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TCAM Reset.\nSoftware set this bit to reset all the valid bit of all entries of the TCAM. It is necessary that software to perform TCAM reset before start to programming the TCAM, if software is not going to program all the entries in the TCAM. Software can only reset the TCAM while CFP is in disable state, i.e., no any port is enabled to request CFP lookup. Software is not allowed to reset TCAM in the middle of CFP lookup. Hardware automatically clear this bit when the reset operation is done. ", 
                        "name": "TCAM_RST"
                    }, 
                    "23:16": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Access Address.\nThis field indicates the address offset of the RAM blocks for the operation. For read and write operation, this is the target address for the TCAM and RAM blocks. For search operation, this is the initial search address which set by the software. This field contains the address of a valid content when the search_status is set. Hardware finishes search operation whenever it reaches the last entry of the TCAM. ", 
                        "name": "XCESS_ADDR"
                    }, 
                    "26:24": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_1"
                    }, 
                    "27": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Search Status.\nThis field indicates the status of search operation. Hardware will set this bit whenever a valid search content has been updated at the TCAM data register 0-7, and the address has been updated at the address bits of this register. Hardware will auto clear this bit whenever software read this register. After software read this bit as '1', software need to read TCAM_DATA0_REG to TCAM_DATA7_REG, and TCAM_MASK0_REG to TCAM_MASK7_REG. Hardware uses the \"read operation\" of TCAM_DATA7_REG as the signal of starting search again, in this case, software need to be carefully arrange the order of reading the TCAM data and mask registers. The TCAM_DATA7_REG need to the last one to read, otherwise, the TCAM data or mask registers might be overwritten by the next valid entry. ", 
                        "name": "SERCH_STS"
                    }, 
                    "31:28": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Read Status.\nThis field indicates the status of read operation. 1 means read data valid, 0 means read data not yet valid. Hardware will auto clear this bit whenever software read this register. 4'b1000: Statistic RAM 4'b0100: Rate Meter RAM 4'b0010: Action/policy RAM 4'b0001: TCAM 4'b0000: Not ready Others: not allowed ", 
                        "name": "RD_STS"
                    }, 
                    "3:1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Operational Select.\n3'b000: No op 3'b001: Read operation (for TCAM and RAM) 3'b010: Write operation (for TCAM and RAM) 3'b100: Search operation (for TCAM only) others: reserved ", 
                        "name": "OP_SEL"
                    }, 
                    "4": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "CFP RAM Clear\nWhen this bit is set, the CFP Action RAM, Rate Meter, and Static counters will be clear. This bit will be auto-cleared by hardware when the clear is done. ", 
                        "name": "CFP_RAM_CLEAR"
                    }, 
                    "5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "KEY_0_1_RAW_ENC"
                    }, 
                    "9:6": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED_0"
                    }
                }, 
                "description": "CFP Access Registers", 
                "offset": 0, 
                "word-length": 4
            }, 
            "CFP_DATA": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TCAM Data.\nThe rule data (refer to slice format) to be read from or write to the TCAM data. Whenever the mask is enabled (1'b0) for the corresponding key data, and then the read back key data would be ignored. Note that the bit [1:0] of this register are the valid bits of the rule. These two bits should be both '1' to validate this entry. The rule's LSB is in this register bit[2]. CFP_DATA0[31:0] for tcam_data[31:0] CFP_DATA1[31:0] for tcam_data[63:32] CFP_DATA2[31:0] for tcam_data[95:64] CFP_DATA3[31:0] for tcam_data[127:96] CFP_DATA4[31:0] for tcam_data[159:128] CFP_DATA5[31:0] for tcam_data[191:160] CFP_DATA6[31:0] for tcam_data[223:192] CFP_DATA7[31:0] for tcam_data[231:224] CFP_DATA7[31:8] for Reserved ", 
                        "name": "TCAM_DATA"
                    }
                }, 
                "description": "CFP TCAM Data X Registers", 
                "offset": 16, 
                "word-length": 4
            }, 
            "CFP_MASK": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TCAM Data.\nThe mask data to be read from or write to the TCAM mask. Note that the bit [1:0] of this register are the valid bits of the rule. These two bits should be both '1' to validate this entry. The mask's LSB is in this register bit[2]. CFP_MASK0[31:0] for tcam_mask[31:0] CFP_MASK1[31:0] for tcam_mask[63:32] CFP_MASK2[31:0] for tcam_mask[95:64] CFP_MASK3[31:0] for tcam_mask[127:96] CFP_MASK4[31:0] for tcam_mask[159:128] CFP_MASK5[24:0] for tcam_mask[185:160] CFP_MASK6[31:0] for tcam_mask[223:192] CFP_MASK7[31:0] for tcam_mask[231:224] CFP_MASK7[31:8] for Reserved ", 
                        "name": "TCAM_MASK"
                    }
                }, 
                "description": "CFP TCAM Mask X Registers", 
                "offset": 48, 
                "word-length": 4
            }, 
            "RATE_METER0": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Color Mode Selection\n0: Color-Aware Mode Selected 1: Color-Blind Mode Selected. ", 
                        "name": "CM"
                    }, 
                    "1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "When the Policer_Mode is neither MEF nor\nDisable, this bit indicates the action to be taken for packets that will be marked Red by the Policer Algorithm in either the color-aware or the color-blind mode. Otherwise, when the Policer_Mode is MEF or Disable, this bit is ignored. This bit is used to select the *_IB or *_OB in CFP Action Table when GREEN, YELLOW or RED packet marked by Policer. When this bit is 0, GREEN packets: the *_IB actions in the CFP Action Table are taken YELLOW packets: the *_OB actions are in the CFP Action Table are taken RED packets: dropped When this bit is 1, GREEN packets: the *_IB actions in the CFP Action Table are taken YELLOW packets: the *_OB actions are in the CFP Action Table are taken RED packets: the *_OB actions are in the CFP Action Table are taken. RED/WRED profile for Yellow packets are used. ", 
                        "name": "POLICER_ACTION"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Coupling_Flag\nWhen the Policer_Mode is MEF, this bit indicates the Coupling Flag described in MEF6.1 and MEF10.2. When the bit is set, tokens added to cirTokenBucket are diverted to eirTokenBucket when cirTokenBucket is full. dropped. When the PolicerMode is not MEF, this bit is ignored. ", 
                        "name": "CF"
                    }, 
                    "31:5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "4:3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Policer Mode Selection\n2'b00: RFC2698 Mode. Indicates that the Policer is compliant with RFC2698 2'b01: RFC4115 Mode. Indicates that the Policer is compliant with RFC4115 2'b10: MEF Mode. Indicates that the Policer is compliant with MEF (MEF6.1, 10.2) and, as a special case, that the Policer is also compliant with RFC2697 when EIR = 0 and CF = 1 2'b11: Disable mode. In this mode the metering function is disabled and the traffic is not subjected to any metering. The color of a disabled flow is marked Green by the Flow Policer function. ", 
                        "name": "POLICER_MODE"
                    }
                }, 
                "description": "CFP RATE METER DATA 0 Registers", 
                "offset": 96, 
                "word-length": 4
            }, 
            "RATE_METER1": {
                "bits": {
                    "22:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "EIR Token Bucket\nThe cumulative Peak/excess token bucket in bits. Note: Excess or Peak (depending on the RFC selected in Policer Mode) ", 
                        "name": "EIR_TK_BKT"
                    }, 
                    "31:23": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "CFP RATE METER DATA 1 Registers", 
                "offset": 100, 
                "word-length": 4
            }, 
            "RATE_METER2": {
                "bits": {
                    "19:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "EIR Token Limit\nExcess or Peak Burst Size in bytes. The maximum value/depth of EIR Token Bucket Note: Excess or Peak (depending on the RFC selected in Policer Mode) ", 
                        "name": "EIR_BKT_SIZE"
                    }, 
                    "31:20": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "CFP RATE METER DATA 2 Registers", 
                "offset": 104, 
                "word-length": 4
            }, 
            "RATE_METER3": {
                "bits": {
                    "18:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "EIR Meter Rate\nInformation Rate in bits, amount by which EIR Token Bucket is increased each unit of time (250 us) Support Max rate = 2 Gb/s. Note: Excess or Peak (depending on the RFC selected in Policer Mode) ", 
                        "name": "EIR_REF_CNT"
                    }, 
                    "31:19": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "CFP RATE METER DATA 3 Registers", 
                "offset": 108, 
                "word-length": 4
            }, 
            "RATE_METER4": {
                "bits": {
                    "22:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "CIR Token Bucket\nThe cumulative committed token bucket maintained by hardware in bits ", 
                        "name": "CIR_TK_BKT"
                    }, 
                    "31:23": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "CFP RATE METER DATA 4 Registers", 
                "offset": 112, 
                "word-length": 4
            }, 
            "RATE_METER5": {
                "bits": {
                    "19:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "CIR Token Limit\nCommitted Burst Size in bytes. The maximum value/depth of cirTokenBucket ", 
                        "name": "CIR_BKT_SIZE"
                    }, 
                    "31:20": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "CFP RATE METER DATA 5 Registers", 
                "offset": 116, 
                "word-length": 4
            }, 
            "RATE_METER6": {
                "bits": {
                    "18:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "CIR Meter Rate\nCommitted Information Rate in bits. Amount by which CIR Token Bucket is increased each unit of time(250 us). Support Max rate =2 Gb/s. ", 
                        "name": "CIR_REF_CNT"
                    }, 
                    "31:19": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "CFP RATE METER DATA 6 Registers", 
                "offset": 120, 
                "word-length": 4
            }, 
            "RATE_METER_GLOBAL_CTL": {
                "bits": {
                    "15:3": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "1:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Packet Length Correction (Global control)\n2'b00: No packet length correction for the flow meter computations 2'b01: Add Preamble and SFD length (8 bytes) to the packet length for the flow meter computations 2'b10: Add IFG, Preamble, and SFD lengths (20 bytes) to the packet length for the flow meter computations 2'b11: Reserved (Not Allowed) ", 
                        "name": "PKT_LEN_CORR"
                    }, 
                    "2": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Rate Meter Refresh Enable.\nThis field enables hardware for rate meter refresh. Software should set this bit after the rate meter RAM has been initialized, and software would like to start rate meter refresh (Global control). ", 
                        "name": "RATE_REFRESH_EN"
                    }
                }, 
                "description": "CFP RATE METER Global Control Registers", 
                "offset": 4, 
                "word-length": 2
            }, 
            "STAT_GREEN_CNTR": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "This field contains the data to read from or write 0x\nto the GREEN counter of Policer statistic RAM. ", 
                        "name": "GREEN_CNTR"
                    }
                }, 
                "description": "Policer Green color statistic counter", 
                "offset": 128, 
                "word-length": 4
            }, 
            "STAT_RED_CNTR": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "This field contains the data to read from or write 0x\nto the RED counter of Policer statistic RAM. ", 
                        "name": "RED_CNTR"
                    }
                }, 
                "description": "Policer RED color statistic counter", 
                "offset": 136, 
                "word-length": 4
            }, 
            "STAT_YELLOW_CNTR": {
                "bits": {
                    "31:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "This field contains the data to read from or write 0x\nto the Yellow counter of Policer statistic RAM. ", 
                        "name": "YELLOW_CNTR"
                    }
                }, 
                "description": "Policer Yellow color statistic counter", 
                "offset": 132, 
                "word-length": 4
            }, 
            "TC2COLOR": {
                "bits": {
                    "0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "TC2COLOR Table Read/Write Access\n1: Write TC2COLOR MAP register 0: Read TC2COLOR MAP register ", 
                        "name": "TC2COLOR_MAP_RW"
                    }, 
                    "10:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Specify COLOR of TC2COLOR MAP according 0x\nto ING_PORT/TC/DEI value 00: Green 01: Yellow 10: Red 11: Reserved ", 
                        "name": "TC2COLOR_MAP_COLOR"
                    }, 
                    "15:11": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "4:1": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Specify Ingress Port number of TC2COLOR\nMAP table ", 
                        "name": "TC2COLOR_MAP_ING_PORT"
                    }, 
                    "7:5": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Specify TC value of TC2COLOR MAP table\n", 
                        "name": "TC2COLOR_MAP_TC"
                    }, 
                    "8": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Specify DEI value of TC2COLOR MAP table\n", 
                        "name": "TC2COLOR_MAP_DEI"
                    }
                }, 
                "description": "TC to COLOR Mapping Registers", 
                "offset": 124, 
                "word-length": 2
            }
        }
    }, 
    "161": {
        "addresses": {
            "CFP_CTL_REG": {
                "bits": {
                    "15:9": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Reserved\n", 
                        "name": "RESERVED"
                    }, 
                    "8:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "The bitmap to enable CFP function. When set to 0x\none, the corresponding port CFP feature is enabled. ", 
                        "name": "CFP_EN_MAP"
                    }
                }, 
                "description": "CFP Control Registers", 
                "offset": 0, 
                "word-length": 2
            }, 
            "UDF_0_A_0_8": {
                "bits": {
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "UDF Configuration\nEach byte of this field represents the configuration of each UDF_n_X[N], where n = 0,1,2; X = A,B,C,D and [N] = 0-11. The configuration of UDF_n_X0 is in the lowest byte and the configuration of UDF_n_X1 is in the second lowest byte and so on. Following are the UDF definition. .UDF_n_A0,.......,UDF_n_A8: These UDFs are used by IPv4 packets for Slice n.(n = 0,1 or 2) .UDF_n_B0,.......,UDF_n_B8: These UDFs are used by IPv6 packets for Slice n.(n = 0,1 or 2) .UDF_n_C0,.......,UDF_n_C8: These UDFs are used by Non-IP packets for Slice n.(n = 0,1 or 2) .UDF_n_D0,.......,UDF_n_D11: These UDFs are used by IPv6 packet for the Chain Slice. Cfg_UDF_n_X[N][7:5]: the offset base 000: Start of frame; 010: End of L2; 011: End of L3; Others: Reserved Cfg_UDF_n_X[N][4:0]: the offset=N indicate the UDF starts from the location 2N bytes after the location implied by the offset base. ", 
                        "name": "CFG_UDF_0_A_0_8"
                    }
                }, 
                "description": "UDFs of slice 0 for IPv4 packet Registers", 
                "offset": 16, 
                "word-length": 1
            }, 
            "UDF_0_B_0_8": {
                "bits": {
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "UDF Configuration\nEach byte of this field represents the configuration of each UDF_n_X[N], where n = 0,1,2; X = A,B,C,D and [N] = 0-11. The configuration of UDF_n_X0 is in the lowest byte and the configuration of UDF_n_X1 is in the second lowest byte and so on. Following are the UDF definition. .UDF_n_A0,.......,UDF_n_A8: These UDFs are used by IPv4 packets for Slice n.(n = 0,1 or 2) .UDF_n_B0,.......,UDF_n_B8: These UDFs are used by IPv6 packets for Slice n.(n = 0,1 or 2) .UDF_n_C0,.......,UDF_n_C8: These UDFs are used by Non-IP packets for Slice n.(n = 0,1 or 2) .UDF_n_D0,.......,UDF_n_D11: These UDFs are used by IPv6 packet for the Chain Slice. Cfg_UDF_n_X[N][7:5]: the offset base 000: Start of frame; 010: End of L2; 011: End of L3; Others: Reserved Cfg_UDF_n_X[N][4:0]: the offset=N indicate the UDF starts from the location 2N bytes after the location implied by the offset base. ", 
                        "name": "CFG_UDF_0_B_0_8"
                    }
                }, 
                "description": "UDFs of slice 0 for IPv6 packet Registers", 
                "offset": 64, 
                "word-length": 1
            }, 
            "UDF_0_C_0_8": {
                "bits": {
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "UDF Configuration\nEach byte of this field represents the configuration of each UDF_n_X[N], where n = 0,1,2; X = A,B,C,D and [N] = 0-11. The configuration of UDF_n_X0 is in the lowest byte and the configuration of UDF_n_X1 is in the second lowest byte and so on. Following are the UDF definition. .UDF_n_A0,.......,UDF_n_A8: These UDFs are used by IPv4 packets for Slice n.(n = 0,1 or 2) .UDF_n_B0,.......,UDF_n_B8: These UDFs are used by IPv6 packets for Slice n.(n = 0,1 or 2) .UDF_n_C0,.......,UDF_n_C8: These UDFs are used by Non-IP packets for Slice n.(n = 0,1 or 2) .UDF_n_D0,.......,UDF_n_D11: These UDFs are used by IPv6 packet for the Chain Slice. Cfg_UDF_n_X[N][7:5]: the offset base 000: Start of frame; 010: End of L2; 011: End of L3; Others: Reserved Cfg_UDF_n_X[N][4:0]: the offset=N indicate the UDF starts from the location 2N bytes after the location implied by the offset base. ", 
                        "name": "CFG_UDF_0_C_0_8"
                    }
                }, 
                "description": "UDFs of slice 0 for none-IP Registers", 
                "offset": 112, 
                "word-length": 1
            }, 
            "UDF_0_D_0_11": {
                "bits": {
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "UDF Configuration\nEach byte of this field represents the configuration of each UDF_n_X[N], where n = 0,1,2; X = A,B,C,D and [N] = 0-11. The configuration of UDF_n_X0 is in the lowest byte and the configuration of UDF_n_X1 is in the second lowest byte and so on. Following are the UDF definition. .UDF_n_A0,.......,UDF_n_A8: These UDFs are used by IPv4 packets for Slice n.(n = 0,1 or 2) .UDF_n_B0,.......,UDF_n_B8: These UDFs are used by IPv6 packets for Slice n.(n = 0,1 or 2) .UDF_n_C0,.......,UDF_n_C8: These UDFs are used by Non-IP packets for Slice n.(n = 0,1 or 2) .UDF_n_D0,.......,UDF_n_D11: These UDFs are used by IPv6 packet for the Chain Slice. Cfg_UDF_n_X[N][7:5]: the offset base 000: Start of frame; 010: End of L2; 011: End of L3; Others: Reserved Cfg_UDF_n_X[N][4:0]: the offset=N indicate the UDF starts from the location 2N bytes after the location implied by the offset base. ", 
                        "name": "CFG_UDF_0_D_0_11"
                    }
                }, 
                "description": "UDFs for IPv6 Chain Rule Registers", 
                "offset": 160, 
                "word-length": 1
            }, 
            "UDF_1_A_0_8": {
                "bits": {
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "UDF Configuration\nEach byte of this field represents the configuration of each UDF_n_X[N], where n = 0,1,2; X = A,B,C,D and [N] = 0-11. The configuration of UDF_n_X0 is in the lowest byte and the configuration of UDF_n_X1 is in the second lowest byte and so on. Following are the UDF definition. .UDF_n_A0,.......,UDF_n_A8: These UDFs are used by IPv4 packets for Slice n.(n = 0,1 or 2) .UDF_n_B0,.......,UDF_n_B8: These UDFs are used by IPv6 packets for Slice n.(n = 0,1 or 2) .UDF_n_C0,.......,UDF_n_C8: These UDFs are used by Non-IP packets for Slice n.(n = 0,1 or 2) .UDF_n_D0,.......,UDF_n_D11: These UDFs are used by IPv6 packet for the Chain Slice. Cfg_UDF_n_X[N][7:5]: the offset base 000: Start of frame; 010: End of L2; 011: End of L3; Others: Reserved Cfg_UDF_n_X[N][4:0]: the offset=N indicate the UDF starts from the location 2N bytes after the location implied by the offset base. ", 
                        "name": "CFG_UDF_1_A_0_8"
                    }
                }, 
                "description": "UDFs of slice 1 for IPv4 packet Registers", 
                "offset": 32, 
                "word-length": 1
            }, 
            "UDF_1_B_0_8": {
                "bits": {
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "UDF Configuration\nEach byte of this field represents the configuration of each UDF_n_X[N], where n = 0,1,2; X = A,B,C,D and [N] = 0-11. The configuration of UDF_n_X0 is in the lowest byte and the configuration of UDF_n_X1 is in the second lowest byte and so on. Following are the UDF definition. .UDF_n_A0,.......,UDF_n_A8: These UDFs are used by IPv4 packets for Slice n.(n = 0,1 or 2) .UDF_n_B0,.......,UDF_n_B8: These UDFs are used by IPv6 packets for Slice n.(n = 0,1 or 2) .UDF_n_C0,.......,UDF_n_C8: These UDFs are used by Non-IP packets for Slice n.(n = 0,1 or 2) .UDF_n_D0,.......,UDF_n_D11: These UDFs are used by IPv6 packet for the Chain Slice. Cfg_UDF_n_X[N][7:5]: the offset base 000: Start of frame; 010: End of L2; 011: End of L3; Others: Reserved Cfg_UDF_n_X[N][4:0]: the offset=N indicate the UDF starts from the location 2N bytes after the location implied by the offset base. ", 
                        "name": "CFG_UDF_1_B_0_8"
                    }
                }, 
                "description": "UDFs of slice 1 for IPv6 Registers", 
                "offset": 80, 
                "word-length": 1
            }, 
            "UDF_1_C_0_8": {
                "bits": {
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "UDF Configuration\nEach byte of this field represents the configuration of each UDF_n_X[N], where n = 0,1,2; X = A,B,C,D and [N] = 0-11. The configuration of UDF_n_X0 is in the lowest byte and the configuration of UDF_n_X1 is in the second lowest byte and so on. Following are the UDF definition. .UDF_n_A0,.......,UDF_n_A8: These UDFs are used by IPv4 packets for Slice n.(n = 0,1 or 2) .UDF_n_B0,.......,UDF_n_B8: These UDFs are used by IPv6 packets for Slice n.(n = 0,1 or 2) .UDF_n_C0,.......,UDF_n_C8: These UDFs are used by Non-IP packets for Slice n.(n = 0,1 or 2) .UDF_n_D0,.......,UDF_n_D11: These UDFs are used by IPv6 packet for the Chain Slice. Cfg_UDF_n_X[N][7:5]: the offset base 000: Start of frame; 010: End of L2; 011: End of L3; Others: Reserved Cfg_UDF_n_X[N][4:0]: the offset=N indicate the UDF starts from the location 2N bytes after the location implied by the offset base. ", 
                        "name": "CFG_UDF_1_C_0_8"
                    }
                }, 
                "description": "UDFs of slice 1 for none-IP Registers", 
                "offset": 128, 
                "word-length": 1
            }, 
            "UDF_2_A_0_8": {
                "bits": {
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "UDF Configuration\nEach byte of this field represents the configuration of each UDF_n_X[N], where n = 0,1,2; X = A,B,C,D and [N] = 0-11. The configuration of UDF_n_X0 is in the lowest byte and the configuration of UDF_n_X1 is in the second lowest byte and so on. Following are the UDF definition. .UDF_n_A0,.......,UDF_n_A8: These UDFs are used by IPv4 packets for Slice n.(n = 0,1 or 2) .UDF_n_B0,.......,UDF_n_B8: These UDFs are used by IPv6 packets for Slice n.(n = 0,1 or 2) .UDF_n_C0,.......,UDF_n_C8: These UDFs are used by Non-IP packets for Slice n.(n = 0,1 or 2) .UDF_n_D0,.......,UDF_n_D11: These UDFs are used by IPv6 packet for the Chain Slice. Cfg_UDF_n_X[N][7:5]: the offset base 000: Start of frame; 010: End of L2; 011: End of L3; Others: Reserved Cfg_UDF_n_X[N][4:0]: the offset=N indicate the UDF starts from the location 2N bytes after the location implied by the offset base. ", 
                        "name": "CFG_UDF_2_A_0_8"
                    }
                }, 
                "description": "UDFs of slice 2 for IPv4 packet Registers", 
                "offset": 48, 
                "word-length": 1
            }, 
            "UDF_2_B_0_8": {
                "bits": {
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "UDF Configuration\nEach byte of this field represents the configuration of each UDF_n_X[N], where n = 0,1,2; X = A,B,C,D and [N] = 0-11. The configuration of UDF_n_X0 is in the lowest byte and the configuration of UDF_n_X1 is in the second lowest byte and so on. Following are the UDF definition. .UDF_n_A0,.......,UDF_n_A8: These UDFs are used by IPv4 packets for Slice n.(n = 0,1 or 2) .UDF_n_B0,.......,UDF_n_B8: These UDFs are used by IPv6 packets for Slice n.(n = 0,1 or 2) .UDF_n_C0,.......,UDF_n_C8: These UDFs are used by Non-IP packets for Slice n.(n = 0,1 or 2) .UDF_n_D0,.......,UDF_n_D11: These UDFs are used by IPv6 packet for the Chain Slice. Cfg_UDF_n_X[N][7:5]: the offset base 000: Start of frame; 010: End of L2; 011: End of L3; Others: Reserved Cfg_UDF_n_X[N][4:0]: the offset=N indicate the UDF starts from the location 2N bytes after the location implied by the offset base. ", 
                        "name": "CFG_UDF_2_B_0_8"
                    }
                }, 
                "description": "UDFs of slice 2 for IPv6 Registers", 
                "offset": 96, 
                "word-length": 1
            }, 
            "UDF_2_C_0_8": {
                "bits": {
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "UDF Configuration\nEach byte of this field represents the configuration of each UDF_n_X[N], where n = 0,1,2; X = A,B,C,D and [N] = 0-11. The configuration of UDF_n_X0 is in the lowest byte and the configuration of UDF_n_X1 is in the second lowest byte and so on. Following are the UDF definition. .UDF_n_A0,.......,UDF_n_A8: These UDFs are used by IPv4 packets for Slice n.(n = 0,1 or 2) .UDF_n_B0,.......,UDF_n_B8: These UDFs are used by IPv6 packets for Slice n.(n = 0,1 or 2) .UDF_n_C0,.......,UDF_n_C8: These UDFs are used by Non-IP packets for Slice n.(n = 0,1 or 2) .UDF_n_D0,.......,UDF_n_D11: These UDFs are used by IPv6 packet for the Chain Slice. Cfg_UDF_n_X[N][7:5]: the offset base 000: Start of frame; 010: End of L2; 011: End of L3; Others: Reserved Cfg_UDF_n_X[N][4:0]: the offset=N indicate the UDF starts from the location 2N bytes after the location implied by the offset base. ", 
                        "name": "CFG_UDF_1_C_0_8"
                    }
                }, 
                "description": "UDFs of slice 2 for none-IP Registers", 
                "offset": 144, 
                "word-length": 1
            }
        }
    }, 
    "255": {
        "addresses": {
            "PAGEREG": {
                "bits": {
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "Next Page\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "PAGE Control Register", 
                "offset": 255, 
                "word-length": 1
            }, 
            "SPICTL": {
                "bits": {
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "SPI control information.\nbit 7: (SPIF) SPI bit 6: (WCOL) SPI Write Collision bit 5: (RACK) SPI read data ready ack (self- clearing) bit 4: (MODF) SPI Mode Fault Flag bit 3: ( ) None defined bit 2: (SHDT) Short Data Bytes bit 1: (TXRDY) SMP Tx Ready Flag - should check it every 8 bytes bit 0: (RXRDY) SMP Rx Ready Flag - should check it every 8 bytes ", 
                        "name": "SPICTL"
                    }
                }, 
                "description": "SPI Control Register", 
                "offset": 253, 
                "word-length": 1
            }, 
            "SPIDIO0": {
                "bits": {
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "SPI Data I/O 0\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "SPI Data I/O Register 0", 
                "offset": 240, 
                "word-length": 1
            }, 
            "SPIDIO1": {
                "bits": {
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "SPI Data I/O 1\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "SPI Data I/O Register 1", 
                "offset": 241, 
                "word-length": 1
            }, 
            "SPIDIO2": {
                "bits": {
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "SPI Data I/O 2\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "SPI Data I/O Register 2", 
                "offset": 242, 
                "word-length": 1
            }, 
            "SPIDIO3": {
                "bits": {
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "SPI Data I/O 3\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "SPI Data I/O Register 3", 
                "offset": 243, 
                "word-length": 1
            }, 
            "SPIDIO4": {
                "bits": {
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "SPI Data I/O 4\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "SPI Data I/O Register 4", 
                "offset": 244, 
                "word-length": 1
            }, 
            "SPIDIO5": {
                "bits": {
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "SPI Data I/O 5\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "SPI Data I/O Register 5", 
                "offset": 245, 
                "word-length": 1
            }, 
            "SPIDIO6": {
                "bits": {
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "SPI Data I/O 6\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "SPI Data I/O Register 6", 
                "offset": 246, 
                "word-length": 1
            }, 
            "SPIDIO7": {
                "bits": {
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "SPI Data I/O 7\n", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "SPI Data I/O Register 7", 
                "offset": 247, 
                "word-length": 1
            }, 
            "SPISTS": {
                "bits": {
                    "7:0": {
                        "R/W": "R/W", 
                        "default": 0, 
                        "description": "bit[7](SPIF): SPI Read/Write Complete Flag\nbit[6](RESERVED_1): Reserved bit[5](RACK): SPI Read Data Ready Acknowledgement (self-cleaning) bit[4:0](RESERVED_0): Reserved ", 
                        "name": "RESERVED"
                    }
                }, 
                "description": "SPI Status Register", 
                "offset": 254, 
                "word-length": 1
            }
        }
    }
}