$date
	Sun Oct 23 07:18:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#427647
b10100 !
1"
#427650
b10100 &
b10100 %
1$
#427651
0"
#427654
b1010 &
b1010 %
#427658
b101 &
b101 %
#427662
b10000 &
b10000 %
#427666
b1000 &
b1000 %
#427670
b100 &
b100 %
#427674
b10 &
b10 %
#427678
b1 &
1#
b1 %
#427682
b0 &
b0 %
0#
0$
#1374307
b10 !
1"
#1374310
b10 &
b10 %
1$
#1374311
0"
#1374314
b1 &
b1 %
1#
#1374318
b0 &
0#
b0 %
0$
#2368033
b11100 !
1"
#2368034
b11100 &
b11100 %
1$
#2368035
0"
#2368038
b1110 &
b1110 %
#2368042
b111 &
b111 %
#2368046
b10110 &
b10110 %
#2368050
b1011 &
b1011 %
#2368054
b100010 &
b100010 %
#2368058
b10001 &
b10001 %
#2368062
b110100 &
b110100 %
#2368066
b11010 &
b11010 %
#2368070
b1101 &
b1101 %
#2368074
b101000 &
b101000 %
#2368078
b10100 &
b10100 %
#2368082
b1010 &
b1010 %
#2368086
b101 &
b101 %
#2368090
b10000 &
b10000 %
#2368094
b1000 &
b1000 %
#2368098
b100 &
b100 %
#2368102
b10 &
b10 %
#2368106
b1 &
b1 %
1#
#2368110
b0 &
0#
b0 %
0$
#4500012
