Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Nov 20 11:53:12 2023
| Host         : DESKTOP-V1MUKKM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file LCD_cursor_timing_summary_routed.rpt -pb LCD_cursor_timing_summary_routed.pb -rpx LCD_cursor_timing_summary_routed.rpx -warn_on_violation
| Design       : LCD_cursor
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  55          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (55)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (138)
5. checking no_input_delay (14)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (55)
-------------------------
 There are 55 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (138)
--------------------------------------------------
 There are 138 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  156          inf        0.000                      0                  156           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           156 Endpoints
Min Delay           156 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.637ns  (logic 5.136ns (48.281%)  route 5.501ns (51.719%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    LCD_E_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  LCD_E_OBUF_BUFG_inst/O
                         net (fo=56, routed)          3.186     7.098    LCD_E_OBUF_BUFG
    A6                   OBUF (Prop_obuf_I_O)         3.540    10.637 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    10.637    LCD_E
    A6                                                                r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[2]
                            (input port)
  Destination:            LCD_DATA_reg[0]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.196ns  (logic 2.212ns (26.992%)  route 5.984ns (73.008%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  number_btn[2] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[2]
    J2                   IBUF (Prop_ibuf_I_O)         1.486     1.486 f  number_btn_IBUF[2]_inst/O
                         net (fo=13, routed)          2.059     3.545    number_btn_IBUF[2]
    SLICE_X84Y132        LUT3 (Prop_lut3_I2_O)        0.150     3.695 r  LCD_DATA[7]_C_i_4/O
                         net (fo=4, routed)           1.132     4.828    LCD_DATA[7]_C_i_4_n_0
    SLICE_X84Y129        LUT6 (Prop_lut6_I3_O)        0.328     5.156 r  LCD_RS_i_7/O
                         net (fo=3, routed)           1.197     6.353    LCD_RS_i_7_n_0
    SLICE_X84Y130        LUT5 (Prop_lut5_I1_O)        0.124     6.477 f  LCD_RS_i_4/O
                         net (fo=4, routed)           1.033     7.510    LCD_RS_i_4_n_0
    SLICE_X82Y129        LUT6 (Prop_lut6_I3_O)        0.124     7.634 r  LCD_RS_i_1/O
                         net (fo=9, routed)           0.562     8.196    LCD_RS_i_1_n_0
    SLICE_X85Y130        FDPE                                         r  LCD_DATA_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[2]
                            (input port)
  Destination:            LCD_DATA_reg[1]_C/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.190ns  (logic 2.212ns (27.011%)  route 5.978ns (72.989%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  number_btn[2] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[2]
    J2                   IBUF (Prop_ibuf_I_O)         1.486     1.486 f  number_btn_IBUF[2]_inst/O
                         net (fo=13, routed)          2.059     3.545    number_btn_IBUF[2]
    SLICE_X84Y132        LUT3 (Prop_lut3_I2_O)        0.150     3.695 r  LCD_DATA[7]_C_i_4/O
                         net (fo=4, routed)           1.132     4.828    LCD_DATA[7]_C_i_4_n_0
    SLICE_X84Y129        LUT6 (Prop_lut6_I3_O)        0.328     5.156 r  LCD_RS_i_7/O
                         net (fo=3, routed)           1.197     6.353    LCD_RS_i_7_n_0
    SLICE_X84Y130        LUT5 (Prop_lut5_I1_O)        0.124     6.477 f  LCD_RS_i_4/O
                         net (fo=4, routed)           1.033     7.510    LCD_RS_i_4_n_0
    SLICE_X82Y129        LUT6 (Prop_lut6_I3_O)        0.124     7.634 r  LCD_RS_i_1/O
                         net (fo=9, routed)           0.556     8.190    LCD_RS_i_1_n_0
    SLICE_X83Y131        FDCE                                         r  LCD_DATA_reg[1]_C/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[2]
                            (input port)
  Destination:            LCD_DATA_reg[2]_C/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.190ns  (logic 2.212ns (27.011%)  route 5.978ns (72.989%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  number_btn[2] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[2]
    J2                   IBUF (Prop_ibuf_I_O)         1.486     1.486 f  number_btn_IBUF[2]_inst/O
                         net (fo=13, routed)          2.059     3.545    number_btn_IBUF[2]
    SLICE_X84Y132        LUT3 (Prop_lut3_I2_O)        0.150     3.695 r  LCD_DATA[7]_C_i_4/O
                         net (fo=4, routed)           1.132     4.828    LCD_DATA[7]_C_i_4_n_0
    SLICE_X84Y129        LUT6 (Prop_lut6_I3_O)        0.328     5.156 r  LCD_RS_i_7/O
                         net (fo=3, routed)           1.197     6.353    LCD_RS_i_7_n_0
    SLICE_X84Y130        LUT5 (Prop_lut5_I1_O)        0.124     6.477 f  LCD_RS_i_4/O
                         net (fo=4, routed)           1.033     7.510    LCD_RS_i_4_n_0
    SLICE_X82Y129        LUT6 (Prop_lut6_I3_O)        0.124     7.634 r  LCD_RS_i_1/O
                         net (fo=9, routed)           0.556     8.190    LCD_RS_i_1_n_0
    SLICE_X83Y131        FDCE                                         r  LCD_DATA_reg[2]_C/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[2]
                            (input port)
  Destination:            LCD_DATA_reg[3]_C/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.190ns  (logic 2.212ns (27.011%)  route 5.978ns (72.989%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  number_btn[2] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[2]
    J2                   IBUF (Prop_ibuf_I_O)         1.486     1.486 f  number_btn_IBUF[2]_inst/O
                         net (fo=13, routed)          2.059     3.545    number_btn_IBUF[2]
    SLICE_X84Y132        LUT3 (Prop_lut3_I2_O)        0.150     3.695 r  LCD_DATA[7]_C_i_4/O
                         net (fo=4, routed)           1.132     4.828    LCD_DATA[7]_C_i_4_n_0
    SLICE_X84Y129        LUT6 (Prop_lut6_I3_O)        0.328     5.156 r  LCD_RS_i_7/O
                         net (fo=3, routed)           1.197     6.353    LCD_RS_i_7_n_0
    SLICE_X84Y130        LUT5 (Prop_lut5_I1_O)        0.124     6.477 f  LCD_RS_i_4/O
                         net (fo=4, routed)           1.033     7.510    LCD_RS_i_4_n_0
    SLICE_X82Y129        LUT6 (Prop_lut6_I3_O)        0.124     7.634 r  LCD_RS_i_1/O
                         net (fo=9, routed)           0.556     8.190    LCD_RS_i_1_n_0
    SLICE_X83Y131        FDCE                                         r  LCD_DATA_reg[3]_C/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[2]
                            (input port)
  Destination:            LCD_RS_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.146ns  (logic 2.212ns (27.155%)  route 5.934ns (72.845%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  number_btn[2] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[2]
    J2                   IBUF (Prop_ibuf_I_O)         1.486     1.486 f  number_btn_IBUF[2]_inst/O
                         net (fo=13, routed)          2.059     3.545    number_btn_IBUF[2]
    SLICE_X84Y132        LUT3 (Prop_lut3_I2_O)        0.150     3.695 r  LCD_DATA[7]_C_i_4/O
                         net (fo=4, routed)           1.132     4.828    LCD_DATA[7]_C_i_4_n_0
    SLICE_X84Y129        LUT6 (Prop_lut6_I3_O)        0.328     5.156 r  LCD_RS_i_7/O
                         net (fo=3, routed)           1.197     6.353    LCD_RS_i_7_n_0
    SLICE_X84Y130        LUT5 (Prop_lut5_I1_O)        0.124     6.477 f  LCD_RS_i_4/O
                         net (fo=4, routed)           1.033     7.510    LCD_RS_i_4_n_0
    SLICE_X82Y129        LUT6 (Prop_lut6_I3_O)        0.124     7.634 r  LCD_RS_i_1/O
                         net (fo=9, routed)           0.513     8.146    LCD_RS_i_1_n_0
    SLICE_X84Y129        FDCE                                         r  LCD_RS_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[2]
                            (input port)
  Destination:            LCD_RS_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.138ns  (logic 2.212ns (27.183%)  route 5.926ns (72.817%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  number_btn[2] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[2]
    J2                   IBUF (Prop_ibuf_I_O)         1.486     1.486 f  number_btn_IBUF[2]_inst/O
                         net (fo=13, routed)          2.059     3.545    number_btn_IBUF[2]
    SLICE_X84Y132        LUT3 (Prop_lut3_I2_O)        0.150     3.695 r  LCD_DATA[7]_C_i_4/O
                         net (fo=4, routed)           1.132     4.828    LCD_DATA[7]_C_i_4_n_0
    SLICE_X84Y129        LUT6 (Prop_lut6_I3_O)        0.328     5.156 r  LCD_RS_i_7/O
                         net (fo=3, routed)           1.197     6.353    LCD_RS_i_7_n_0
    SLICE_X84Y130        LUT5 (Prop_lut5_I1_O)        0.124     6.477 f  LCD_RS_i_4/O
                         net (fo=4, routed)           1.024     7.501    LCD_RS_i_4_n_0
    SLICE_X83Y129        LUT5 (Prop_lut5_I4_O)        0.124     7.625 r  LCD_RS_i_2/O
                         net (fo=1, routed)           0.513     8.138    LCD_RS_i_2_n_0
    SLICE_X84Y129        FDCE                                         r  LCD_RS_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[2]
                            (input port)
  Destination:            LCD_DATA_reg[6]_C/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.133ns  (logic 2.212ns (27.199%)  route 5.921ns (72.801%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  number_btn[2] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[2]
    J2                   IBUF (Prop_ibuf_I_O)         1.486     1.486 f  number_btn_IBUF[2]_inst/O
                         net (fo=13, routed)          2.059     3.545    number_btn_IBUF[2]
    SLICE_X84Y132        LUT3 (Prop_lut3_I2_O)        0.150     3.695 r  LCD_DATA[7]_C_i_4/O
                         net (fo=4, routed)           1.132     4.828    LCD_DATA[7]_C_i_4_n_0
    SLICE_X84Y129        LUT6 (Prop_lut6_I3_O)        0.328     5.156 r  LCD_RS_i_7/O
                         net (fo=3, routed)           1.197     6.353    LCD_RS_i_7_n_0
    SLICE_X84Y130        LUT5 (Prop_lut5_I1_O)        0.124     6.477 f  LCD_RS_i_4/O
                         net (fo=4, routed)           1.033     7.510    LCD_RS_i_4_n_0
    SLICE_X82Y129        LUT6 (Prop_lut6_I3_O)        0.124     7.634 r  LCD_RS_i_1/O
                         net (fo=9, routed)           0.500     8.133    LCD_RS_i_1_n_0
    SLICE_X85Y131        FDCE                                         r  LCD_DATA_reg[6]_C/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[2]
                            (input port)
  Destination:            LCD_DATA_reg[7]_C/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.133ns  (logic 2.212ns (27.199%)  route 5.921ns (72.801%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  number_btn[2] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[2]
    J2                   IBUF (Prop_ibuf_I_O)         1.486     1.486 f  number_btn_IBUF[2]_inst/O
                         net (fo=13, routed)          2.059     3.545    number_btn_IBUF[2]
    SLICE_X84Y132        LUT3 (Prop_lut3_I2_O)        0.150     3.695 r  LCD_DATA[7]_C_i_4/O
                         net (fo=4, routed)           1.132     4.828    LCD_DATA[7]_C_i_4_n_0
    SLICE_X84Y129        LUT6 (Prop_lut6_I3_O)        0.328     5.156 r  LCD_RS_i_7/O
                         net (fo=3, routed)           1.197     6.353    LCD_RS_i_7_n_0
    SLICE_X84Y130        LUT5 (Prop_lut5_I1_O)        0.124     6.477 f  LCD_RS_i_4/O
                         net (fo=4, routed)           1.033     7.510    LCD_RS_i_4_n_0
    SLICE_X82Y129        LUT6 (Prop_lut6_I3_O)        0.124     7.634 r  LCD_RS_i_1/O
                         net (fo=9, routed)           0.500     8.133    LCD_RS_i_1_n_0
    SLICE_X85Y131        FDCE                                         r  LCD_DATA_reg[7]_C/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[2]
                            (input port)
  Destination:            LCD_DATA_reg[5]_C/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.001ns  (logic 2.212ns (27.650%)  route 5.788ns (72.350%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  number_btn[2] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[2]
    J2                   IBUF (Prop_ibuf_I_O)         1.486     1.486 f  number_btn_IBUF[2]_inst/O
                         net (fo=13, routed)          2.059     3.545    number_btn_IBUF[2]
    SLICE_X84Y132        LUT3 (Prop_lut3_I2_O)        0.150     3.695 r  LCD_DATA[7]_C_i_4/O
                         net (fo=4, routed)           1.132     4.828    LCD_DATA[7]_C_i_4_n_0
    SLICE_X84Y129        LUT6 (Prop_lut6_I3_O)        0.328     5.156 r  LCD_RS_i_7/O
                         net (fo=3, routed)           1.197     6.353    LCD_RS_i_7_n_0
    SLICE_X84Y130        LUT5 (Prop_lut5_I1_O)        0.124     6.477 f  LCD_RS_i_4/O
                         net (fo=4, routed)           1.033     7.510    LCD_RS_i_4_n_0
    SLICE_X82Y129        LUT6 (Prop_lut6_I3_O)        0.124     7.634 r  LCD_RS_i_1/O
                         net (fo=9, routed)           0.367     8.001    LCD_RS_i_1_n_0
    SLICE_X82Y131        FDCE                                         r  LCD_DATA_reg[5]_C/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 O1/btn_reg_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDCE                         0.000     0.000 r  O1/btn_reg_reg[11]/C
    SLICE_X85Y128        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  O1/btn_reg_reg[11]/Q
                         net (fo=1, routed)           0.087     0.228    O1/btn_reg[11]
    SLICE_X84Y128        LUT2 (Prop_lut2_I1_O)        0.045     0.273 r  O1/btn_trig[11]_i_1/O
                         net (fo=1, routed)           0.000     0.273    O1/btn_trig[11]_i_1_n_0
    SLICE_X84Y128        FDCE                                         r  O1/btn_trig_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDCE                         0.000     0.000 r  O1/btn_reg_reg[7]/C
    SLICE_X85Y127        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[7]/Q
                         net (fo=1, routed)           0.054     0.182    O1/btn_reg[7]
    SLICE_X85Y127        LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  O1/btn_trig[7]_i_1/O
                         net (fo=1, routed)           0.000     0.281    O1/btn_trig[7]_i_1_n_0
    SLICE_X85Y127        FDCE                                         r  O1/btn_trig_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.227ns (78.877%)  route 0.061ns (21.123%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDCE                         0.000     0.000 r  O1/btn_reg_reg[1]/C
    SLICE_X82Y128        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[1]/Q
                         net (fo=1, routed)           0.061     0.189    O1/btn_reg[1]
    SLICE_X82Y128        LUT2 (Prop_lut2_I1_O)        0.099     0.288 r  O1/btn_trig[1]_i_1/O
                         net (fo=1, routed)           0.000     0.288    O1/btn_trig[1]_i_1_n_0
    SLICE_X82Y128        FDCE                                         r  O1/btn_trig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y127        FDCE                         0.000     0.000 r  O1/btn_reg_reg[3]/C
    SLICE_X84Y127        FDCE (Prop_fdce_C_Q)         0.148     0.148 f  O1/btn_reg_reg[3]/Q
                         net (fo=1, routed)           0.059     0.207    O1/btn_reg[3]
    SLICE_X84Y127        LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  O1/btn_trig[3]_i_1/O
                         net (fo=1, routed)           0.000     0.305    O1/btn_trig[3]_i_1_n_0
    SLICE_X84Y127        FDCE                                         r  O1/btn_trig_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDCE                         0.000     0.000 r  O1/btn_reg_reg[4]/C
    SLICE_X83Y130        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  O1/btn_reg_reg[4]/Q
                         net (fo=1, routed)           0.136     0.277    O1/btn_reg[4]
    SLICE_X83Y130        LUT2 (Prop_lut2_I1_O)        0.045     0.322 r  O1/btn_trig[4]_i_1/O
                         net (fo=1, routed)           0.000     0.322    O1/btn_trig[4]_i_1_n_0
    SLICE_X83Y130        FDCE                                         r  O1/btn_trig_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDCE                         0.000     0.000 r  O1/btn_reg_reg[5]/C
    SLICE_X85Y128        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  O1/btn_reg_reg[5]/Q
                         net (fo=1, routed)           0.139     0.280    O1/btn_reg[5]
    SLICE_X84Y128        LUT2 (Prop_lut2_I1_O)        0.045     0.325 r  O1/btn_trig[5]_i_1/O
                         net (fo=1, routed)           0.000     0.325    O1/btn_trig[5]_i_1_n_0
    SLICE_X84Y128        FDCE                                         r  O1/btn_trig_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.072%)  route 0.146ns (43.928%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y127        FDCE                         0.000     0.000 r  state_reg[2]/C
    SLICE_X81Y127        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  state_reg[2]/Q
                         net (fo=32, routed)          0.146     0.287    O1/state_reg[1]_0
    SLICE_X80Y127        LUT6 (Prop_lut6_I3_O)        0.045     0.332 r  O1/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.332    O1_n_0
    SLICE_X80Y127        FDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (55.994%)  route 0.146ns (44.006%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y128        FDCE                         0.000     0.000 r  O1/btn_reg_reg[10]/C
    SLICE_X83Y128        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  O1/btn_reg_reg[10]/Q
                         net (fo=1, routed)           0.146     0.287    O1/btn_reg[10]
    SLICE_X82Y128        LUT2 (Prop_lut2_I1_O)        0.045     0.332 r  O1/btn_trig[10]_i_1/O
                         net (fo=1, routed)           0.000     0.332    O1/btn_trig[10]_i_1_n_0
    SLICE_X82Y128        FDCE                                         r  O1/btn_trig_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.226ns (67.929%)  route 0.107ns (32.071%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDCE                         0.000     0.000 r  O1/btn_reg_reg[2]/C
    SLICE_X82Y128        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[2]/Q
                         net (fo=1, routed)           0.107     0.235    O1/btn_reg[2]
    SLICE_X82Y128        LUT2 (Prop_lut2_I1_O)        0.098     0.333 r  O1/btn_trig[2]_i_1/O
                         net (fo=1, routed)           0.000     0.333    O1/btn_trig[2]_i_1_n_0
    SLICE_X82Y128        FDCE                                         r  O1/btn_trig_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.212ns (62.473%)  route 0.127ns (37.527%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y127        FDCE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X80Y127        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  state_reg[1]/Q
                         net (fo=35, routed)          0.127     0.291    state_reg_n_0_[1]
    SLICE_X81Y127        LUT5 (Prop_lut5_I4_O)        0.048     0.339 r  state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.339    state[2]_i_1_n_0
    SLICE_X81Y127        FDCE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------





