 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type summary
Design : ORCA_TOP
Version: P-2019.03-SP1-VAL
Date   : Wed May 13 14:59:20 2020
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================
==== Summary Reporting for Corner Cmax ====
===========================================

================================================== Summary Table for Corner Cmax ===================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func_worst
SDRAM_CLK                               M,D      2860     14       92    447.55    475.76      1.29      0.21         0         1
 SD_DDR_CLK                               G         0      0        0      0.00      0.00        --        --         0         0
 SD_DDR_CLKn                              G         0      0        0      0.00      0.00        --        --         0         0
SYS_2x_CLK                              M,D      1928     17      116    480.08    620.87      1.53      0.38         0         0
 SYS_CLK                                  G      1724     11       75    343.35    373.08      1.23      0.34         0         0
PCI_CLK                                 M,D       394     11       29    110.30    125.04      1.12      0.20         0         0
### Mode: test, Scenario: test_worst
ate_clk                                 M,D      5162     13      218    992.69   1167.79      1.26      0.19         0         1
SDRAM_CLK                               M,D      2860     14       92    447.55    475.76      1.29      0.21         0         1
 SD_DDR_CLK                               G         0      0        0      0.00      0.00        --        --         0         0
 SD_DDR_CLKn                              G         0      0        0      0.00      0.00        --        --         0         0
SYS_2x_CLK                              M,D      1928     17      116    480.08    620.87      1.53      0.38         0         0
 SYS_CLK                                  G      1724     11       75    343.35    373.08      1.23      0.34         0         0
PCI_CLK                                 M,D       394     11       29    110.30    125.04      1.12      0.20         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                       5194     17      267   1111.63   1320.79      1.53      0.38         0         1


===========================================
==== Summary Reporting for Corner Cmin ====
===========================================

================================================== Summary Table for Corner Cmin ===================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func_best
SDRAM_CLK                               M,D      2860     14       92    447.55    475.76      0.28      0.06         0         1
 SD_DDR_CLK                               G         0      0        0      0.00      0.00        --        --         0         0
 SD_DDR_CLKn                              G         0      0        0      0.00      0.00        --        --         0         0
SYS_2x_CLK                              M,D      1928     17      116    480.08    620.87      0.35      0.13         0         0
 SYS_CLK                                  G      1724     11       75    343.35    373.08      0.25      0.08         0         0
PCI_CLK                                 M,D       394     11       29    110.30    125.04      0.23      0.05         0         0
### Mode: test, Scenario: test_best
ate_clk                                 M,D      5162     13      218    992.69   1167.79      0.29      0.09         0         1
SDRAM_CLK                               M,D      2860     14       92    447.55    475.76      0.28      0.06         0         1
 SD_DDR_CLK                               G         0      0        0      0.00      0.00        --        --         0         0
 SD_DDR_CLKn                              G         0      0        0      0.00      0.00        --        --         0         0
SYS_2x_CLK                              M,D      1928     17      116    480.08    620.87      0.35      0.13         0         0
 SYS_CLK                                  G      1724     11       75    343.35    373.08      0.25      0.08         0         0
PCI_CLK                                 M,D       394     11       29    110.30    125.04      0.23      0.05         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                       5194     17      267   1111.63   1320.79      0.35      0.13         0         1


1
