--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf pines.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    9.405(R)|      SLOW  |   -0.178(R)|      SLOW  |clk_BUFGP         |   0.000|
rx          |    3.414(R)|      SLOW  |   -0.022(R)|      SLOW  |clk_BUFGP         |   0.000|
start       |    4.763(R)|      SLOW  |   -0.782(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
anodoSieteSeg<0>|         8.266(R)|      SLOW  |         4.209(R)|      FAST  |clk_BUFGP         |   0.000|
anodoSieteSeg<1>|         8.279(R)|      SLOW  |         4.223(R)|      FAST  |clk_BUFGP         |   0.000|
anodoSieteSeg<2>|         8.770(R)|      SLOW  |         4.550(R)|      FAST  |clk_BUFGP         |   0.000|
anodoSieteSeg<3>|         8.783(R)|      SLOW  |         4.564(R)|      FAST  |clk_BUFGP         |   0.000|
hsync           |         7.934(R)|      SLOW  |         4.198(R)|      FAST  |clk_BUFGP         |   0.000|
led             |        10.272(R)|      SLOW  |         5.669(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<0>          |         7.737(R)|      SLOW  |         4.055(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<1>          |         7.749(R)|      SLOW  |         4.075(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<2>          |         7.633(R)|      SLOW  |         3.997(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<3>          |         7.474(R)|      SLOW  |         3.876(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<4>          |         7.510(R)|      SLOW  |         3.920(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<5>          |         7.672(R)|      SLOW  |         4.026(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<6>          |         7.858(R)|      SLOW  |         4.135(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<7>          |         7.739(R)|      SLOW  |         4.042(R)|      FAST  |clk_BUFGP         |   0.000|
seg<0>          |        17.280(R)|      SLOW  |         4.424(R)|      FAST  |clk_BUFGP         |   0.000|
seg<1>          |        17.700(R)|      SLOW  |         4.376(R)|      FAST  |clk_BUFGP         |   0.000|
seg<2>          |        17.924(R)|      SLOW  |         4.786(R)|      FAST  |clk_BUFGP         |   0.000|
seg<3>          |        17.419(R)|      SLOW  |         4.494(R)|      FAST  |clk_BUFGP         |   0.000|
seg<4>          |        19.737(R)|      SLOW  |         4.867(R)|      FAST  |clk_BUFGP         |   0.000|
seg<5>          |        16.889(R)|      SLOW  |         5.107(R)|      FAST  |clk_BUFGP         |   0.000|
seg<6>          |        17.657(R)|      SLOW  |         5.006(R)|      FAST  |clk_BUFGP         |   0.000|
vsync           |         7.763(R)|      SLOW  |         4.099(R)|      FAST  |clk_BUFGP         |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.144|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Nov 06 17:50:47 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 232 MB



