;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit FALU : 
  module FALU : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip input1 : UInt<32>, flip input2 : UInt<32>, flip aluCtl : UInt<4>, flip rmm : UInt<3>, result : UInt<32>}
    
    node _signBitIn1_T = bits(io.input1, 31, 31) @[FALU.scala 14:40]
    wire signBitIn1 : UInt<1>
    signBitIn1 <= _signBitIn1_T
    node _signBitIn2_T = bits(io.input2, 31, 31) @[FALU.scala 15:40]
    wire signBitIn2 : UInt<1>
    signBitIn2 <= _signBitIn2_T
    wire expBitIn1 : UInt<8> @[FALU.scala 17:25]
    node _expBitIn1_T = bits(io.input1, 30, 23) @[FALU.scala 18:27]
    expBitIn1 <= _expBitIn1_T @[FALU.scala 18:15]
    wire expBitIn2 : UInt<8> @[FALU.scala 19:25]
    node _expBitIn2_T = bits(io.input2, 30, 23) @[FALU.scala 20:27]
    expBitIn2 <= _expBitIn2_T @[FALU.scala 20:15]
    wire fracBitIn1 : UInt<23> @[FALU.scala 22:26]
    node _fracBitIn1_T = bits(io.input1, 22, 0) @[FALU.scala 23:28]
    fracBitIn1 <= _fracBitIn1_T @[FALU.scala 23:16]
    wire fracBitIn2 : UInt<23> @[FALU.scala 24:26]
    node _fracBitIn2_T = bits(io.input2, 22, 0) @[FALU.scala 25:28]
    fracBitIn2 <= _fracBitIn2_T @[FALU.scala 25:16]
    wire res : UInt<24> @[FALU.scala 27:19]
    wire extraRes : UInt<24> @[FALU.scala 28:24]
    node _extraRes_T = cat(signBitIn1, fracBitIn1) @[Cat.scala 30:58]
    node _extraRes_T_1 = cat(signBitIn2, fracBitIn2) @[Cat.scala 30:58]
    node _extraRes_T_2 = add(_extraRes_T, _extraRes_T_1) @[FALU.scala 29:45]
    node _extraRes_T_3 = tail(_extraRes_T_2, 1) @[FALU.scala 29:45]
    extraRes <= _extraRes_T_3 @[FALU.scala 29:14]
    node _res_T = bits(extraRes, 23, 23) @[FALU.scala 32:24]
    node _res_T_1 = and(_res_T, UInt<1>("h01")) @[FALU.scala 32:29]
    node _res_T_2 = eq(UInt<1>("h00"), _res_T_1) @[FALU.scala 32:29]
    node res_hi = bits(extraRes, 23, 23) @[FALU.scala 32:59]
    node _res_T_3 = bits(extraRes, 22, 0) @[FALU.scala 32:73]
    node res_lo = dshr(_res_T_3, UInt<1>("h01")) @[FALU.scala 32:81]
    node _res_T_4 = cat(res_hi, res_lo) @[Cat.scala 30:58]
    node _res_T_5 = bits(extraRes, 23, 23) @[FALU.scala 33:33]
    node _res_T_6 = and(_res_T_5, UInt<1>("h01")) @[FALU.scala 33:38]
    node _res_T_7 = eq(UInt<1>("h01"), _res_T_6) @[FALU.scala 33:38]
    node res_hi_1 = bits(extraRes, 23, 23) @[FALU.scala 33:68]
    node res_lo_1 = bits(extraRes, 22, 0) @[FALU.scala 33:82]
    node _res_T_8 = cat(res_hi_1, res_lo_1) @[Cat.scala 30:58]
    node _res_T_9 = dshr(_res_T_8, UInt<1>("h01")) @[FALU.scala 33:91]
    node res_hi_2 = bits(extraRes, 23, 23) @[FALU.scala 34:33]
    node _res_T_10 = bits(extraRes, 22, 0) @[FALU.scala 34:47]
    node res_lo_2 = dshr(_res_T_10, UInt<1>("h01")) @[FALU.scala 34:55]
    node _res_T_11 = cat(res_hi_2, res_lo_2) @[Cat.scala 30:58]
    node _res_T_12 = mux(_res_T_7, _res_T_9, _res_T_11) @[FALU.scala 33:24]
    node _res_T_13 = mux(_res_T_2, _res_T_4, _res_T_12) @[FALU.scala 32:15]
    res <= _res_T_13 @[FALU.scala 32:9]
    wire resSignBit : UInt<2> @[FALU.scala 36:26]
    node _resSignBit_T = bits(res, 23, 22) @[FALU.scala 37:22]
    resSignBit <= _resSignBit_T @[FALU.scala 37:16]
    node _expP1_T = add(expBitIn1, UInt<1>("h01")) @[FALU.scala 40:36]
    node _expP1_T_1 = tail(_expP1_T, 1) @[FALU.scala 40:36]
    wire expP1 : UInt
    expP1 <= _expP1_T_1
    node _T = eq(expBitIn1, expBitIn2) @[FALU.scala 44:20]
    when _T : @[FALU.scala 44:34]
      node _io_result_T = eq(io.aluCtl, UInt<4>("h0a")) @[FALU.scala 48:28]
      node _io_result_T_1 = and(resSignBit, UInt<2>("h03")) @[FALU.scala 49:36]
      node _io_result_T_2 = eq(UInt<1>("h00"), _io_result_T_1) @[FALU.scala 49:36]
      node io_result_hi_hi = bits(res, 23, 23) @[FALU.scala 49:62]
      node io_result_lo = bits(res, 22, 0) @[FALU.scala 49:78]
      node io_result_hi = cat(io_result_hi_hi, expP1) @[Cat.scala 30:58]
      node _io_result_T_3 = cat(io_result_hi, io_result_lo) @[Cat.scala 30:58]
      node _io_result_T_4 = and(resSignBit, UInt<2>("h03")) @[FALU.scala 50:36]
      node _io_result_T_5 = eq(UInt<1>("h01"), _io_result_T_4) @[FALU.scala 50:36]
      node io_result_hi_hi_1 = bits(res, 23, 23) @[FALU.scala 50:62]
      node io_result_lo_1 = bits(res, 22, 0) @[FALU.scala 50:78]
      node io_result_hi_1 = cat(io_result_hi_hi_1, expP1) @[Cat.scala 30:58]
      node _io_result_T_6 = cat(io_result_hi_1, io_result_lo_1) @[Cat.scala 30:58]
      node _io_result_T_7 = and(resSignBit, UInt<2>("h03")) @[FALU.scala 51:36]
      node _io_result_T_8 = eq(UInt<2>("h02"), _io_result_T_7) @[FALU.scala 51:36]
      node io_result_hi_hi_2 = bits(res, 23, 23) @[FALU.scala 51:62]
      node io_result_lo_2 = bits(res, 22, 0) @[FALU.scala 51:78]
      node io_result_hi_2 = cat(io_result_hi_hi_2, expP1) @[Cat.scala 30:58]
      node _io_result_T_9 = cat(io_result_hi_2, io_result_lo_2) @[Cat.scala 30:58]
      node _io_result_T_10 = and(resSignBit, UInt<2>("h03")) @[FALU.scala 52:36]
      node _io_result_T_11 = eq(UInt<2>("h03"), _io_result_T_10) @[FALU.scala 52:36]
      node io_result_hi_hi_3 = bits(res, 23, 23) @[FALU.scala 52:62]
      node io_result_lo_3 = bits(res, 22, 0) @[FALU.scala 52:78]
      node io_result_hi_3 = cat(io_result_hi_hi_3, expP1) @[Cat.scala 30:58]
      node _io_result_T_12 = cat(io_result_hi_3, io_result_lo_3) @[Cat.scala 30:58]
      node _io_result_T_13 = mux(_io_result_T_11, _io_result_T_12, UInt<1>("h00")) @[FALU.scala 52:24]
      node _io_result_T_14 = mux(_io_result_T_8, _io_result_T_9, _io_result_T_13) @[FALU.scala 51:24]
      node _io_result_T_15 = mux(_io_result_T_5, _io_result_T_6, _io_result_T_14) @[FALU.scala 50:24]
      node _io_result_T_16 = mux(_io_result_T_2, _io_result_T_3, _io_result_T_15) @[FALU.scala 49:24]
      node _io_result_T_17 = mux(_io_result_T, _io_result_T_16, UInt<1>("h00")) @[Mux.scala 98:16]
      io.result <= _io_result_T_17 @[FALU.scala 45:19]
      skip @[FALU.scala 44:34]
    else : @[FALU.scala 67:15]
      io.result is invalid @[FALU.scala 68:19]
      skip @[FALU.scala 67:15]
    
