Voltageboard settings: [1.15, 1, 0, 0, 1, 1.1, 0, 0]
Digital: {'interrupt_pushpull': 1, 'En_Inj1': 0, 'En_Inj2': 0, 'En_Inj3': 0, 'En_Inj4': 0, 'En_Inj5': 0, 'En_Inj6': 0, 'En_Inj7': 0, 'En_Inj8': 0, 'En_Inj9': 0, 'En_Inj10': 0, 'En_Inj11': 0, 'En_Inj12': 0, 'En_Inj13': 0, 'En_Inj14': 0, 'En_Inj15': 0, 'En_Inj16': 0, 'En_Inj17': 0, 'En_Inj18': 0, 'ResetB': 0, 'Extrabit0': 1, 'Extrabit1': 1, 'Extrabit2': 1, 'Extrabit3': 1, 'Extrabit4': 1, 'Extrabit5': 1, 'Extrabit6': 1, 'Extrabit7': 1, 'Extrabit8': 0, 'Extrabit9': 0, 'Extrabit10': 0, 'Extrabit11': 0, 'Extrabit12': 0, 'Extrabit13': 0, 'Extrabit14': 0}
Biasblock: {'DisHiDR': 0, 'q01': 0, 'qon0': 0, 'qon1': 1, 'qon2': 0, 'qon3': 1}
DAC: {'blres': 0, 'nu1': 0, 'vn1': 20, 'vnfb': 1, 'vnfoll': 10, 'nu5': 0, 'nu6': 0, 'nu7': 0, 'nu8': 0, 'vn2': 0, 'vnfoll2': 1, 'vnbias': 0, 'vpload': 5, 'nu13': 0, 'vncomp': 2, 'vpfoll': 60, 'nu16': 0, 'vprec': 30, 'vnrec': 30}
Receiver: {'ColConfig0': 274877644793, 'ColConfig1': 68719476734, 'ColConfig2': 68719476734, 'ColConfig3': 68719476734, 'ColConfig4': 68719476734, 'ColConfig5': 68719476734, 'ColConfig6': 68719476734, 'ColConfig7': 68719476734, 'ColConfig8': 68719476734, 'ColConfig9': 68719476734, 'ColConfig10': 68719476734, 'ColConfig11': 68719476734, 'ColConfig12': 68719476734, 'ColConfig13': 68719476734, 'ColConfig14': 68719476734, 'ColConfig15': 68719476734, 'ColConfig16': 68719476734, 'ColConfig17': 68719476734, 'ColConfig18': 68719476734, 'ColConfig19': 68719476734, 'ColConfig20': 68719476734, 'ColConfig21': 68719476734, 'ColConfig22': 68719476734, 'ColConfig23': 68719476734, 'ColConfig24': 68719476734, 'ColConfig25': 68719476734, 'ColConfig26': 68719476734, 'ColConfig27': 68719476734, 'ColConfig28': 68719476734, 'ColConfig29': 68719476734, 'ColConfig30': 68719476734, 'ColConfig31': 68719476734, 'ColConfig32': 68719476734, 'ColConfig33': 68719476734, 'ColConfig34': 68719476734}

NEvent	ChipId	Payload	Locatn	Row/Col	tStamp	MSB	LSB	ToT	ToT(us)	RealTime
0	0	 4	 0	Row	116	 5	203 	 1483 	 14.83	1656113727.4923308 
0	0	 4	 1	Row	116	 2	194 	 706 	 7.06	1656113727.4923308 
0	0	 4	 17	Row	116	 11	110 	 2926 	 29.26	1656113727.4923308 
0	0	 4	 0	Col	116	 7	82 	 1874 	 18.74	1656113727.4923308 
0	[0;31;40m7[0m	 [0;31;40m5[0m	 61	Row	110	 4	128 	 1152 	 11.52	1656113727.4923308 
0	[0;31;40m14[0m	 4	 7	Row	82	 13	61 	 3389 	 33.89	1656113727.4923308 
0	0	 4	 0	Row	13	 7	180 	 1972 	 19.72	1656113727.4923308 
0	0	 4	 0	Col	12	 7	152 	 1944 	 19.44	1656113727.4923308 
1	0	 4	 0	Row	137	 2	121 	 633 	 6.33	1656113728.0387003 
1	0	 4	 0	Col	137	 2	124 	 636 	 6.36	1656113728.0387003 
2	0	 4	 0	Row	6	 3	233 	 1001 	 10.01	1656113728.5374446 
2	0	 4	 0	Col	6	 3	233 	 1001 	 10.01	1656113728.5374446 
3	0	 4	 0	Row	4	 5	76 	 1356 	 13.56	1656113729.021356 
3	0	 4	 0	Col	3	 5	76 	 1356 	 13.56	1656113729.021356 
4	0	 4	 0	Row	1	 2	59 	 571 	 5.71	1656113729.5179489 
4	0	 4	 0	Col	1	 2	51 	 563 	 5.63	1656113729.5179489 
5	0	 4	 0	Row	254	 3	193 	 961 	 9.61	1656113729.9961808 
5	0	 4	 0	Col	254	 3	183 	 951 	 9.51	1656113729.9961808 
6	0	 4	 0	Row	123	 3	192 	 960 	 9.6	1656113730.492615 
6	0	 4	 0	Col	123	 3	188 	 956 	 9.56	1656113730.492615 
7	0	 4	 0	Row	120	 3	167 	 935 	 9.35	1656113730.9949708 
7	0	 4	 0	Col	120	 3	159 	 927 	 9.27	1656113730.9949708 
8	0	 4	 0	Row	245	 7	216 	 2008 	 20.08	1656113731.4764795 
8	0	 4	 0	Col	245	 7	206 	 1998 	 19.98	1656113731.4764795 
9	0	 4	 0	Row	242	 0	20 	 20 	 0.2	1656113731.974934 
9	0	 4	 0	Col	242	 0	21 	 21 	 0.21	1656113731.974934 
10	0	 4	 0	Row	111	 6	213 	 1749 	 17.49	1656113732.481419 
10	0	 4	 0	Col	111	 6	198 	 1734 	 17.34	1656113732.481419 
11	0	 4	 0	Row	109	 14	249 	 3833 	 38.33	1656113732.9629996 
11	0	 4	 0	Col	108	 14	244 	 3828 	 38.28	1656113732.9629996 
12	0	 4	 0	Row	106	 8	213 	 2261 	 22.61	1656113733.4277592 
12	0	 4	 0	Col	106	 8	185 	 2233 	 22.33	1656113733.4277592 
13	0	 4	 0	Row	103	 1	59 	 315 	 3.15	1656113733.9185042 
13	0	 4	 0	Col	103	 1	60 	 316 	 3.16	1656113733.9185042 
