"""Integration test for end-to-end FPGA flow (Xilinx 7-Series / Artix-7)."""

from pathlib import Path
import pytest
from axsys.flow import AxcFlow

REPO_ROOT = Path(__file__).resolve().parent.parent
MAC_VLOG = REPO_ROOT / "benchmarks" / "mac" / "mac.v"


def test_fpga_end_to_end_flow_mac(tmp_path: Path):
    out_dir = tmp_path / "mac_fpga_run"

    flow = AxcFlow(
        input_verilog=MAC_VLOG,
        output_dir=out_dir,
        target="fpga",
        fpga_family="xc7",
        fpga_device="xc7a35t",
        fpga_nodsp=True,
        clk_port="clk",
        clk_period_ns=10.0,
        sim_samples=100,
        verify_cycles=100,
        axc_method="inouts",
        override_bound=64.0,
        enable_formal=True,
        use_realistic_traces=True,
    )

    summary = flow.run()

    assert summary["flow_status"] == "SUCCESS"
    assert summary["target"] == "fpga"
    assert summary["formal_control_status"] == "PROVEN"

    # Check FPGA metrics
    assert "fpga" in summary
    fpga = summary["fpga"]
    assert fpga["family"] == "xc7"
    assert fpga["device"] == "xc7a35t"
    assert fpga["exact"]["total_luts"] > 0
    assert fpga["approx"]["total_luts"] > 0
    # Logic cells or LUTs should show reduction or preservation within bound
    assert fpga["lcs_saved"] >= 0
    assert fpga["exact"]["carry4"] > 0
