
# Risc V mini

![vsd RISC V mini board](https://github.com/avinashjaiswal1598/Risc-V-mini/assets/160040323/a337a837-a17e-4e93-b4a2-79b9323bd2ca)

## This is my first github repository Intended to update weekly progress


# The first meeting was held on 16th FEB 2024

## Task-

- Create Github repository
- install YOSIS
- install iverilog
- install gtkwave

## Graywolf
![Screenshot from 2024-02-22 12-30-19](https://github.com/avinashjaiswal1598/Risc-V-mini/assets/160040323/2e601ec6-695f-4fa8-9ada-6d2ba518f49d)

## YOSYS
![Screenshot from 2024-02-22 12-25-19](https://github.com/avinashjaiswal1598/Risc-V-mini/assets/160040323/f76091dc-f0a8-47b4-afed-9e21992825c1)


# 2nd call was held on 20th FEB 
# TASK-
- Mark the input output ports along with input output waveforms for your project

 My project for this interniship is-
# Synchronous First In First Out for Memory Storage and Processing
![Synchronous FIFO pdf](https://github.com/avinashjaiswal1598/Risc-V-mini/assets/160040323/f2cc94e1-feac-4f9c-bbbe-b52f01479df5)


input output Waveform 
![Screenshot from 2024-02-26 17-33-33](https://github.com/avinashjaiswal1598/Risc-V-mini/assets/160040323/12013901-0785-4613-9dc6-0c0fb84bfc68)




# 3rd call was held on 22nd FEB
# Task
- Learn how to use iverilog and gtkwave
- Perform the lab and update github repo
- Analyse how does hardware behaves
  
  Verilog Files contains all the design associated with testbench
  ![image](https://github.com/avinashjaiswal1598/Risc-V-mini/assets/160040323/036085aa-366b-482a-9fc7-a6658cb372f2)
  Let us load the MUX into the simulator
  
  iverilog good_mux.v tb_good_mux.v
  
  I observe the MUX
 
![Screenshot from 2024-02-26 17-33-33](https://github.com/avinashjaiswal1598/Risc-V-mini/assets/160040323/ccdc1920-d62f-4838-bf4e-54906abd05d7)

  # 4th call was held on 27th FEB
  ## Task
  - Using YOSYS create GLS design for MUX
  - create waveform
  - Both Functional Design waveform and GLS waveform should match

 ---
 
![Screenshot from 2024-03-02 11-16-12](https://github.com/avinashjaiswal1598/Risc-V-mini/assets/160040323/61f7316d-8081-41bd-bcf3-ff9adf8b9d4e)


![Screenshot from 2024-03-01 12-03-00](https://github.com/avinashjaiswal1598/Risc-V-mini/assets/160040323/b47b511e-e841-4124-96bc-d61b2e5c10db)



![gvim](https://github.com/avinashjaiswal1598/Risc-V-mini/assets/160040323/7a6a68b4-1020-4d32-8465-f63359ef9c63)


### GLS Design Waveform

![Screenshot from 2024-03-02 11-17-23](https://github.com/avinashjaiswal1598/Risc-V-mini/assets/160040323/244f3ae5-3294-4e13-86f7-4834e3de7d08)

### Functional Design Waveform


![GLS DEsign](https://github.com/avinashjaiswal1598/Risc-V-mini/assets/160040323/a1a6e96f-42be-4e26-8621-a0bcbc227c51)


### _Both Functional and GLS Design waveform match_!

---

# 5th call was held on 29th FEB
## It was about discussion and doubt session call
### _Design files been shared _
## Functional design for Synchronous FIFO

![Screenshot from ![Screenshot from 2024-03-07 16-57-20](https://github.com/avinashjaiswal1598/Risc-V-mini/assets/160040323/976b2291-eb5d-49cc-b438-9d097259bf68)
2024-03-07 16-59-28](https://github.com/avinashjaiswal1598/Risc-V-mini/assets/160040323/d8e39823-9b99-452a-877e-3a3ae5036344)

## GLS 

![Screenshot from 2024-03-07 16-58-53](https://github.com/avinashjaiswal1598/Risc-V-mini/assets/160040323/eee77db6-08a8-40fa-929a-25c66fefdb85)
![Screenshot from 2024-03-07 16-56-30](https://github.com/avinashjaiswal1598/Risc-V-mini/assets/160040323/d4ff5ffe-f591-4da6-a31f-355badaf2291)

