{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573479840102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573479840118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 13:43:59 2019 " "Processing started: Mon Nov 11 13:43:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573479840118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573479840118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off All2 -c All2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off All2 -c All2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573479840118 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573479841301 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573479841301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file all2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 All2 " "Found entity 1: All2" {  } { { "All2.bdf" "" { Schematic "D:/Second Year/Quartus projects/Traffic lights/All2/All2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573479849901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573479849901 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "All2 " "Elaborating entity \"All2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573479850009 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/second year/quartus projects/traffic lights/lightdecoder/lightdecoder.bdf 1 1 " "Using design file /second year/quartus projects/traffic lights/lightdecoder/lightdecoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LightDecoder " "Found entity 1: LightDecoder" {  } { { "lightdecoder.bdf" "" { Schematic "d:/second year/quartus projects/traffic lights/lightdecoder/lightdecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573479850067 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573479850067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LightDecoder LightDecoder:inst13 " "Elaborating entity \"LightDecoder\" for hierarchy \"LightDecoder:inst13\"" {  } { { "All2.bdf" "inst13" { Schematic "D:/Second Year/Quartus projects/Traffic lights/All2/All2.bdf" { { 8 368 504 168 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573479850068 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/second year/quartus projects/traffic lights/tlc2/tlc2.bdf 1 1 " "Using design file /second year/quartus projects/traffic lights/tlc2/tlc2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TLC2 " "Found entity 1: TLC2" {  } { { "tlc2.bdf" "" { Schematic "d:/second year/quartus projects/traffic lights/tlc2/tlc2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573479850100 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573479850100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLC2 TLC2:inst " "Elaborating entity \"TLC2\" for hierarchy \"TLC2:inst\"" {  } { { "All2.bdf" "inst" { Schematic "D:/Second Year/Quartus projects/Traffic lights/All2/All2.bdf" { { 152 128 304 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573479850108 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst10 " "Primitive \"NOT\" of instance \"inst10\" not used" {  } { { "tlc2.bdf" "" { Schematic "d:/second year/quartus projects/traffic lights/tlc2/tlc2.bdf" { { 632 984 1032 664 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1573479850112 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/second year/quartus projects/traffic lights/delayout/delayout.bdf 1 1 " "Using design file /second year/quartus projects/traffic lights/delayout/delayout.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DelayOut " "Found entity 1: DelayOut" {  } { { "delayout.bdf" "" { Schematic "d:/second year/quartus projects/traffic lights/delayout/delayout.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573479850186 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573479850186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayOut TLC2:inst\|DelayOut:inst21 " "Elaborating entity \"DelayOut\" for hierarchy \"TLC2:inst\|DelayOut:inst21\"" {  } { { "tlc2.bdf" "inst21" { Schematic "d:/second year/quartus projects/traffic lights/tlc2/tlc2.bdf" { { 744 360 456 880 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573479850187 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Primitive \"NOT\" of instance \"inst\" not used" {  } { { "delayout.bdf" "" { Schematic "d:/second year/quartus projects/traffic lights/delayout/delayout.bdf" { { 40 512 560 72 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1573479850188 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/second year/quartus projects/traffic lights/carcounter/carcounter.bdf 1 1 " "Using design file /second year/quartus projects/traffic lights/carcounter/carcounter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 carCounter " "Found entity 1: carCounter" {  } { { "carcounter.bdf" "" { Schematic "d:/second year/quartus projects/traffic lights/carcounter/carcounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573479850222 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573479850222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carCounter carCounter:inst12 " "Elaborating entity \"carCounter\" for hierarchy \"carCounter:inst12\"" {  } { { "All2.bdf" "inst12" { Schematic "D:/Second Year/Quartus projects/Traffic lights/All2/All2.bdf" { { 384 192 360 512 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573479850227 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Primitive \"NOT\" of instance \"inst\" not used" {  } { { "carcounter.bdf" "" { Schematic "d:/second year/quartus projects/traffic lights/carcounter/carcounter.bdf" { { 40 512 560 72 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1573479850252 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/second year/quartus projects/traffic lights/delay/delay.bdf 1 1 " "Using design file /second year/quartus projects/traffic lights/delay/delay.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Delay " "Found entity 1: Delay" {  } { { "delay.bdf" "" { Schematic "d:/second year/quartus projects/traffic lights/delay/delay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573479850311 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573479850311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay Delay:inst2 " "Elaborating entity \"Delay\" for hierarchy \"Delay:inst2\"" {  } { { "All2.bdf" "inst2" { Schematic "D:/Second Year/Quartus projects/Traffic lights/All2/All2.bdf" { { 200 368 512 328 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573479850313 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DFF inst15 " "Block or symbol \"DFF\" of instance \"inst15\" overlaps another block or symbol" {  } { { "delay.bdf" "" { Schematic "d:/second year/quartus projects/traffic lights/delay/delay.bdf" { { 280 168 248 344 "inst15" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1573479850314 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/second year/quartus projects/seven seg/full/7seg/7seg.bdf 1 1 " "Using design file /second year/quartus projects/seven seg/full/7seg/7seg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 7seg " "Found entity 1: 7seg" {  } { { "7seg.bdf" "" { Schematic "d:/second year/quartus projects/seven seg/full/7seg/7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573479850337 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573479850337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7seg 7seg:inst17 " "Elaborating entity \"7seg\" for hierarchy \"7seg:inst17\"" {  } { { "All2.bdf" "inst17" { Schematic "D:/Second Year/Quartus projects/Traffic lights/All2/All2.bdf" { { -56 208 304 104 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573479850338 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Primitive \"NOT\" of instance \"inst\" not used" {  } { { "7seg.bdf" "" { Schematic "d:/second year/quartus projects/seven seg/full/7seg/7seg.bdf" { { 360 512 544 408 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1573479850339 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tlc2.bdf" "" { Schematic "d:/second year/quartus projects/traffic lights/tlc2/tlc2.bdf" { { 792 568 648 856 "inst29" "" } } } } { "tlc2.bdf" "" { Schematic "d:/second year/quartus projects/traffic lights/tlc2/tlc2.bdf" { { 792 688 768 856 "inst28" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1573479850977 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1573479850986 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b3 GND " "Pin \"seg_b3\" is stuck at GND" {  } { { "All2.bdf" "" { Schematic "D:/Second Year/Quartus projects/Traffic lights/All2/All2.bdf" { { 240 648 824 256 "seg_b3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573479851017 "|All2|seg_b3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1573479851017 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573479851076 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573479851783 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573479851783 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573479852070 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573479852070 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573479852070 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573479852070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573479852208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 13:44:12 2019 " "Processing ended: Mon Nov 11 13:44:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573479852208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573479852208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573479852208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573479852208 ""}
