QuestaSim-64 vlog 2020.1_1 Compiler 2020.03 Mar  4 2020
Start time: 21:17:16 on Nov 26,2025
vlog ../src/antilog_conv.sv ../src/base_log_mult.sv ../src/dr_alm_16bit.sv ../src/dr_alm_core.sv ../src/exact_16bit_mult.sv ../src/exact_8bit_mult.sv ../src/hierarchical_lod_16bit.sv ../src/improved_16bit7trunc.sv ../src/improved_dr_alm_16_approx_lod.sv ../src/improved_dr_alm_16.sv ../src/improved_dr_alm.sv ../src/improved_MSB_dr_alm.sv ../src/lod_4bit.sv ../src/lod.sv ../src/log_conv.sv ../src/mitchell_log_mult_core.sv 
-- Compiling module antilog_conv
-- Compiling module base_log_mult
-- Compiling module dr_alm_16
-- Compiling module dr_alm_core
-- Compiling module exact_16bit_mult
-- Compiling module exact_8bit_mult
-- Compiling module hierarchical_lod_16bit
-- Compiling module improved_dr_alm_16_7trunc
-- Compiling module improved_dr_alm_16_approx_lod
-- Compiling module improved_dr_alm_16
-- Compiling module improved_dr_alm
-- Compiling module improved_MSB_dr_alm
-- Compiling module lod4_bit
-- Compiling module lod16
-- Compiling module log_conv
-- Compiling module mitchell_log_mult_core

Top level modules:
	base_log_mult
	dr_alm_16
	dr_alm_core
	exact_16bit_mult
	improved_dr_alm_16_7trunc
	improved_dr_alm_16
	improved_dr_alm
	improved_MSB_dr_alm
	lod16
	mitchell_log_mult_core
End time: 21:17:16 on Nov 26,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2020.1_1 Compiler 2020.03 Mar  4 2020
Start time: 21:17:16 on Nov 26,2025
vlog -define improved_dr_alm_16_approx_lod ../testbench/tb_fullmnist.sv 
-- Compiling package tb_fullmnist_sv_unit
-- Compiling module tb_fullmnist

Top level modules:
	tb_fullmnist
End time: 21:17:16 on Nov 26,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vopt 2020.1_1 Compiler 2020.03 Mar  4 2020
Start time: 21:17:16 on Nov 26,2025
vopt -work work tb_fullmnist -o tb_fullmnist_improved_dr_alm_16_approx_lod_opt 

Top level modules:
	tb_fullmnist

Analyzing design...
-- Loading module tb_fullmnist
-- Loading module improved_dr_alm_16_approx_lod
-- Loading module hierarchical_lod_16bit
-- Loading module lod4_bit
Incremental compilation check found 2 design-units (out of 5) may be reused.
Optimizing 3 design-units (inlining 13/14 module instances):
-- Optimizing package tb_fullmnist_sv_unit(fast)
-- Inlining module lod4_bit(fast)
-- Inlining module hierarchical_lod_16bit(fast)
-- Inlining module improved_dr_alm_16_approx_lod(fast)
-- Optimizing module tb_fullmnist(fast)
Optimized design name is tb_fullmnist_improved_dr_alm_16_approx_lod_opt
End time: 21:17:17 on Nov 26,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
Reading pref.tcl

# 2020.1_1

# vsim -c "+V=improved_dr_alm_16_approx_lod" tb_fullmnist_improved_dr_alm_16_approx_lod_opt -do "run -all" 
# Start time: 21:17:17 on Nov 26,2025
# //  Questa Sim-64
# //  Version 2020.1_1 linux_x86_64 Mar  4 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_fullmnist_sv_unit(fast)
# Loading work.tb_fullmnist(fast)
# run -all
