set NETLIST_CACHE(Adder_32bits,cells) {{schematic Adder_8bits}}
set netlist_props spice
set netlist_level 1000
set NETLIST_CACHE(Adder_32bits,level) main
set NETLIST_CACHE(Adder_32bits,version) MMI_SUE4.4.0
set NETLIST_CACHE(Adder_32bits) {{* start main CELL Adder_32bits} {* .SUBCKT Adder_32bits A[0] A[1] A[2] A[3] A[4] A[5] A[6] A[7] A[8] A[9] } {*+ A[10] A[11] A[12] A[13] A[14] A[15] A[16] A[17] A[18] A[19] A[20] A[21] } {*+ A[22] A[23] A[24] A[25] A[26] A[27] A[28] A[29] A[30] A[31] B[0] B[1] } {*+ B[2] B[3] B[4] B[5] B[6] B[7] B[8] B[9] B[10] B[11] B[12] B[13] B[14] } {*+ B[15] B[16] B[17] B[18] B[19] B[20] B[21] B[22] B[23] B[24] B[25] B[26] } {*+ B[27] B[28] B[29] B[30] B[31] Cin Cout S[0] S[1] S[2] S[3] S[4] S[5] } {*+ S[6] S[7] S[8] S[9] S[10] S[11] S[12] S[13] S[14] S[15] S[16] S[17] } {*+ S[18] S[19] S[20] S[21] S[22] S[23] S[24] S[25] S[26] S[27] S[28] S[29] } {*+ S[30] S[31] } {XAdder_8bits A[0] A[1] A[2] A[3] A[4] A[5] A[6] A[7] B[0] B[1] B[2] B[3] } {+ B[4] B[5] B[6] B[7] Cin net_3 S[0] S[1] S[2] S[3] S[4] S[5] S[6] S[7] } {+ Adder_8bits } {XAdder_8bits_1 A[8] A[9] A[10] A[11] A[12] A[13] A[14] A[15] B[8] B[9] } {+ B[10] B[11] B[12] B[13] B[14] B[15] net_3 net_1 S[8] S[9] S[10] S[11] } {+ S[12] S[13] S[14] S[15] Adder_8bits } {XAdder_8bits_2 A[16] A[17] A[18] A[19] A[20] A[21] A[22] A[23] B[16] B[17] } {+ B[18] B[19] B[20] B[21] B[22] B[23] net_1 net_2 S[16] S[17] S[18] S[19] } {+ S[20] S[21] S[22] S[23] Adder_8bits } {XAdder_8bits_3 A[24] A[25] A[26] A[27] A[28] A[29] A[30] A[31] B[24] B[25] } {+ B[26] B[27] B[28] B[29] B[30] B[31] net_2 Cout S[24] S[25] S[26] S[27] } {+ S[28] S[29] S[30] S[31] Adder_8bits } {* .ENDS	$ Adder_32bits} {}}
set NETLIST_CACHE(Adder_32bits,names) {{380 490 {0 A[23:16]}} {300 510 {1 B[23:16]}} {580 490 {0 net_2}} {380 340 {0 A[15:8]}} {380 180 {0 A[7:0]}} {380 360 {0 B[15:8]}} {580 340 {0 net_1}} {480 360 {0 XAdder_8bits_1}} {300 200 {1 B[7:0]}} {380 640 {0 A[31:24]}} {270 490 {1 A[23:16]}} {580 180 {0 net_3}} {380 380 {0 net_3}} {580 360 {0 S[15:8]} {2 S[15:8]}} {580 640 {0 Cout} {2 Cout}} {380 660 {0 B[31:24]}} {480 660 {0 XAdder_8bits_3}} {270 340 {1 A[15:8]}} {580 660 {0 S[31:24]} {2 S[31:24]}} {380 680 {0 net_2}} {380 510 {0 B[23:16]}} {480 510 {0 XAdder_8bits_2}} {270 180 {1 A[7:0]}} {270 640 {1 A[31:24]}} {580 510 {0 S[23:16]} {2 S[23:16]}} {380 530 {0 net_1}} {300 360 {1 B[15:8]}} {380 200 {0 B[7:0]}} {480 200 {0 XAdder_8bits}} {300 660 {1 B[31:24]}} {380 220 {0 Cin} {2 Cin}} {580 200 {0 S[7:0]} {2 S[7:0]}}}
set NETLIST_CACHE(Adder_32bits,wires) {{270 180 380 180 A[7:0]} {270 340 380 340 A[15:8]} {270 490 380 490 A[23:16]} {270 640 380 640 A[31:24]} {300 200 380 200 B[7:0]} {300 360 380 360 B[15:8]} {300 510 380 510 B[23:16]} {300 660 380 660 B[31:24]} {580 180 630 180 net_3} {630 180 630 280 net_3} {350 280 630 280 net_3} {350 280 350 380 net_3} {350 380 380 380 net_3} {580 340 630 340 net_1} {630 340 630 440 net_1} {350 440 630 440 net_1} {350 440 350 530 net_1} {350 530 380 530 net_1} {580 490 630 490 net_2} {630 490 630 580 net_2} {350 580 630 580 net_2} {350 580 350 680 net_2} {350 680 380 680 net_2}}
