// Seed: 4242226426
module module_0 (
    output id_0,
    input  id_1,
    output id_2
);
  reg id_3;
  reg id_4;
  always @(posedge id_4 or posedge id_1 * 1 * 1'd0) begin
    id_3 <= id_1 * 1 - id_1;
    #1;
  end
  logic id_5;
  always @(posedge 1'd0) begin
    id_2 <= id_4;
  end
  assign id_5 = 1;
  assign id_3 = 1;
endmodule
`define pp_3 0
