xilinx rtfpga
INFO: [Synth 8-3886] merging instance 'cpu_mid/i_0/exe_stage/ds_to_es_bus_r_reg[316]' (FDRE) to 'cpu_mid/i_0/exe_stage/ds_to_es_bus_r_reg[315]'
