Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 15:24:09 2016
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing -file ./reports/timing/21bit_decomposed_rca_timing.rpt
| Design       : decomposed_rca
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            S[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.437ns  (logic 6.034ns (28.146%)  route 15.403ns (71.854%))
  Logic Levels:           22  (IBUF=1 LUT3=18 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  A_IBUF[1]_inst/O
                         net (fo=4, routed)           1.983     2.921    A_IBUF[1]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.124     3.045 r  S_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.806     3.851    nl[2]
    SLICE_X43Y21         LUT4 (Prop_lut4_I2_O)        0.124     3.975 r  S_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.910     4.886    r[0]
    SLICE_X43Y23         LUT3 (Prop_lut3_I1_O)        0.124     5.010 r  S_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.445     5.454    r[1]
    SLICE_X43Y23         LUT3 (Prop_lut3_I1_O)        0.124     5.578 r  S_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           0.683     6.261    r[2]
    SLICE_X43Y25         LUT3 (Prop_lut3_I1_O)        0.124     6.385 r  S_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           0.445     6.830    r[3]
    SLICE_X43Y25         LUT3 (Prop_lut3_I1_O)        0.124     6.954 r  S_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           0.652     7.606    r[4]
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.124     7.730 r  S_OBUF[8]_inst_i_2/O
                         net (fo=2, routed)           0.445     8.175    r[5]
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.124     8.299 r  S_OBUF[9]_inst_i_2/O
                         net (fo=2, routed)           0.832     9.131    r[6]
    SLICE_X42Y29         LUT3 (Prop_lut3_I1_O)        0.124     9.255 r  S_OBUF[10]_inst_i_2/O
                         net (fo=2, routed)           0.556     9.811    r[7]
    SLICE_X43Y31         LUT3 (Prop_lut3_I1_O)        0.124     9.935 r  S_OBUF[11]_inst_i_2/O
                         net (fo=2, routed)           0.445    10.380    r[8]
    SLICE_X43Y31         LUT3 (Prop_lut3_I1_O)        0.124    10.504 r  S_OBUF[12]_inst_i_2/O
                         net (fo=2, routed)           0.881    11.385    r[9]
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.124    11.509 r  S_OBUF[13]_inst_i_2/O
                         net (fo=2, routed)           0.416    11.925    r[10]
    SLICE_X43Y33         LUT3 (Prop_lut3_I1_O)        0.124    12.049 r  S_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           0.300    12.349    r[11]
    SLICE_X43Y34         LUT3 (Prop_lut3_I1_O)        0.124    12.473 r  S_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.445    12.918    r[12]
    SLICE_X43Y34         LUT3 (Prop_lut3_I1_O)        0.124    13.042 r  S_OBUF[16]_inst_i_2/O
                         net (fo=2, routed)           0.805    13.847    r[13]
    SLICE_X43Y35         LUT3 (Prop_lut3_I1_O)        0.124    13.971 r  S_OBUF[17]_inst_i_2/O
                         net (fo=2, routed)           0.300    14.271    r[14]
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.124    14.395 r  S_OBUF[18]_inst_i_2/O
                         net (fo=2, routed)           0.445    14.840    r[15]
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.124    14.964 r  S_OBUF[19]_inst_i_2/O
                         net (fo=2, routed)           0.809    15.773    r[16]
    SLICE_X43Y38         LUT3 (Prop_lut3_I1_O)        0.124    15.897 r  S_OBUF[20]_inst_i_2/O
                         net (fo=1, routed)           0.151    16.048    r[17]
    SLICE_X43Y38         LUT5 (Prop_lut5_I1_O)        0.124    16.172 r  S_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           2.649    18.822    S_OBUF[20]
    F19                  OBUF (Prop_obuf_I_O)         2.615    21.437 r  S_OBUF[20]_inst/O
                         net (fo=0)                   0.000    21.437    S[20]
    F19                                                               r  S[20] (OUT)
  -------------------------------------------------------------------    -------------------




