--- verilog_synth_clean.tmp	2025-07-26 23:51:59.892110753 -0700
+++ uhdm_synth_clean.tmp	2025-07-26 23:51:59.892110753 -0700
@@ -4,7 +4,6 @@
 module simple_fsm(clk, reset, start, done, busy, state);
 wire _0_;
 wire _1_;
-wire _2_;
 (* src = "dut.sv:7.17-7.21" *)
 output busy;
 wire busy;
@@ -14,6 +13,7 @@
 (* src = "dut.sv:6.17-6.21" *)
 input done;
 wire done;
+(* \reg  = 32'd1 *)
 (* src = "dut.sv:17.11-17.21" *)
 wire [1:0] next_state;
 (* src = "dut.sv:4.17-4.22" *)
@@ -25,35 +25,29 @@
 (* src = "dut.sv:8.23-8.28" *)
 output [1:0] state;
 wire [1:0] state;
+\$_ANDNOT_  _2_ (
+.A(state[1]),
+.B(state[0]),
+.Y(_0_)
+);
 \$_NOR_  _3_ (
 .A(state[1]),
 .B(state[0]),
 .Y(_1_)
 );
-\$_ORNOT_  _4_ (
-.A(state[0]),
-.B(state[1]),
-.Y(_2_)
-);
-\$_ANDNOT_  _5_ (
-.A(done),
-.B(_2_),
-.Y(_0_)
-);
-\$_MUX_  _6_ (
-.A(_0_),
-.B(start),
-.S(_1_),
+\$_OR_  _4_ (
+.A(_1_),
+.B(_0_),
 .Y(next_state[0])
 );
-\$_XOR_  _7_ (
+\$_XOR_  _5_ (
 .A(state[1]),
 .B(state[0]),
 .Y(busy)
 );
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:20.1-25.4" *)
-\$_DFF_PP0_  \state_reg[0]  /* _8_ */ (
+\$_SDFF_PP0_  \state_reg[0]  /* _6_ */ (
 .C(clk),
 .D(next_state[0]),
 .Q(state[0]),
@@ -61,7 +55,7 @@
 );
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:20.1-25.4" *)
-\$_DFF_PP0_  \state_reg[1]  /* _9_ */ (
+\$_SDFF_PP0_  \state_reg[1]  /* _7_ */ (
 .C(clk),
 .D(busy),
 .Q(state[1]),
