(declare-fun temp96_1 () (_ BitVec 64))
(declare-fun var68976 () (_ BitVec 64))
(declare-fun temp96_2 () (_ BitVec 64))
(declare-fun temp96_3 () (_ BitVec 64))
(declare-fun temp96_4 () (_ BitVec 64))
(declare-fun ARGNAME_w_ih_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp96_5 () (_ BitVec 64))
(declare-fun temp96_6 () (_ BitVec 64))
(declare-fun temp96_7 () (_ BitVec 64))
(declare-fun temp96_8 () (_ BitVec 64))
(declare-fun temp96_9 () (_ BitVec 64))
(declare-fun temp96_10 () (_ BitVec 64))
(declare-fun temp96_11 () (_ BitVec 64))
(declare-fun temp96_12 () (_ BitVec 64))
(declare-fun temp96_13 () (_ BitVec 64))
(declare-fun temp96_14 () (_ BitVec 64))
(declare-fun temp96_15 () (_ BitVec 64))
(declare-fun temp96_16 () (_ BitVec 64))
(declare-fun temp96_17 () (_ BitVec 64))
(declare-fun temp96_18 () (_ BitVec 64))
(declare-fun temp96_19 () (_ BitVec 64))
(declare-fun temp96_20 () (_ BitVec 64))
(declare-fun temp96_21 () (_ BitVec 64))
(declare-fun temp96_22 () (_ BitVec 64))
(declare-fun var77671 () (_ BitVec 64))
(declare-fun temp96_23 () (_ BitVec 64))
(declare-fun temp96_24 () (_ BitVec 64))
(declare-fun temp96_25 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp96_26 () (_ BitVec 64))
(declare-fun temp96_27 () (_ BitVec 64))
(declare-fun temp96_28 () (_ BitVec 64))
(declare-fun temp96_29 () (_ BitVec 64))
(declare-fun temp96_30 () (_ BitVec 64))
(declare-fun temp96_31 () (_ BitVec 64))
(declare-fun temp96_32 () (_ BitVec 64))
(declare-fun temp96_33 () (_ BitVec 64))
(declare-fun temp96_34 () (_ BitVec 64))
(declare-fun temp96_35 () (_ BitVec 64))
(declare-fun temp96_36 () (_ BitVec 64))
(declare-fun temp96_37 () (_ BitVec 64))
(declare-fun temp96_38 () (_ BitVec 64))
(declare-fun temp96_39 () (_ BitVec 64))
(declare-fun temp96_40 () (_ BitVec 64))
(declare-fun temp96_41 () (_ BitVec 64))
(declare-fun temp96_42 () (_ BitVec 64))
(declare-fun temp96_43 () (_ BitVec 64))
(declare-fun temp96_44 () (_ BitVec 64))
(declare-fun temp96_45 () (_ BitVec 64))
(declare-fun var273184 () (_ BitVec 64))
(declare-fun k!0 () Bool)
(declare-fun ARGNAME_w_ih_NAMEEND_DIM () (_ BitVec 64))
(declare-fun k!1 () (_ BitVec 64))
(declare-fun k!2 () (_ BitVec 64))
(declare-fun k!3 () Bool)
(declare-fun k!4 () Bool)
(declare-fun ARGNAME_input_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp96_46 () (_ BitVec 64))
(declare-fun temp96_47 () (_ BitVec 64))
(declare-fun temp96_48 () (_ BitVec 64))
(declare-fun ARGNAME_w_hh_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp96_49 () (_ BitVec 64))
(declare-fun temp96_50 () (_ BitVec 64))
(declare-fun temp96_51 () (_ BitVec 64))
(declare-fun temp96_52 () (_ BitVec 64))
(declare-fun temp96_53 () (_ BitVec 64))
(declare-fun temp96_54 () (_ BitVec 64))
(declare-fun temp96_55 () (_ BitVec 64))
(declare-fun temp96_56 () (_ BitVec 64))
(declare-fun temp96_57 () (_ BitVec 64))
(declare-fun temp96_58 () (_ BitVec 64))
(declare-fun temp96_59 () (_ BitVec 64))
(declare-fun temp96_60 () (_ BitVec 64))
(declare-fun temp96_61 () (_ BitVec 64))
(declare-fun temp96_62 () (_ BitVec 64))
(declare-fun temp96_63 () (_ BitVec 64))
(declare-fun temp96_64 () (_ BitVec 64))
(declare-fun temp96_65 () (_ BitVec 64))
(declare-fun ARGNAME_w_hh_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp96_66 () (_ BitVec 64))
(declare-fun temp96_67 () (_ BitVec 64))
(declare-fun var77676 () (_ BitVec 64))
(declare-fun temp96_68 () (_ BitVec 64))
(declare-fun temp96_69 () (_ BitVec 64))
(declare-fun temp96_70 () (_ BitVec 64))
(declare-fun temp96_71 () (_ BitVec 64))
(declare-fun temp96_72 () (_ BitVec 64))
(declare-fun ARGNAME_hx_NAMEEND_DIMSIZE () (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp96_73 () (_ BitVec 64))
(declare-fun temp96_74 () (_ BitVec 64))
(declare-fun temp96_75 () (_ BitVec 64))
(declare-fun temp96_76 () (_ BitVec 64))
(declare-fun temp96_77 () (_ BitVec 64))
(declare-fun temp96_78 () (_ BitVec 64))
(declare-fun temp96_79 () (_ BitVec 64))
(declare-fun temp96_80 () (_ BitVec 64))
(declare-fun temp96_81 () (_ BitVec 64))
(declare-fun temp96_82 () (_ BitVec 64))
(declare-fun temp96_83 () (_ BitVec 64))
(declare-fun temp96_84 () (_ BitVec 64))
(declare-fun temp96_85 () (_ BitVec 64))
(declare-fun temp96_86 () (_ BitVec 64))
(declare-fun temp96_87 () (_ BitVec 64))
(declare-fun temp96_88 () (_ BitVec 64))
(declare-fun temp96_89 () (_ BitVec 64))
(declare-fun temp96_90 () (_ BitVec 64))
(declare-fun temp96_91 () (_ BitVec 64))
(declare-fun ARGNAME_hx_NAMEEND_DIM () (_ BitVec 64))
(declare-fun var535496 () (_ BitVec 64))
(declare-fun temp96_92 () (_ BitVec 64))
(declare-fun temp96_93 () (_ BitVec 64))
(declare-fun temp96_94 () (_ BitVec 64))
(declare-fun temp96_95 () (_ BitVec 64))
(declare-fun temp96_96 () (_ BitVec 64))
(declare-fun var535565 () (_ BitVec 64))
(declare-fun temp96_97 () (_ BitVec 64))
(declare-fun temp96_99 () (_ BitVec 64))
(declare-fun temp96_98 () (_ BitVec 64))
(assert (= temp96_1 #x0000000000000001))
(assert (= var68976 temp96_1))
(assert (= temp96_2 #x0000000000000000))
(assert (= temp96_3 temp96_2))
(assert (= temp96_4 (select ARGNAME_w_ih_NAMEEND_DIMSIZE temp96_3)))
(assert (= temp96_5 #x0000000000000001))
(assert (= temp96_6 temp96_5))
(assert (= temp96_7 (select ARGNAME_w_ih_NAMEEND_DIMSIZE temp96_6)))
(assert (= temp96_8 #x0000000000000002))
(assert (= temp96_9 temp96_8))
(assert (= temp96_10 (select ARGNAME_w_ih_NAMEEND_DIMSIZE temp96_9)))
(assert (= temp96_11 #x0000000000000003))
(assert (= temp96_12 temp96_11))
(assert (= temp96_13 (select ARGNAME_w_ih_NAMEEND_DIMSIZE temp96_12)))
(assert (= temp96_14 #x0000000000000004))
(assert (= temp96_15 temp96_14))
(assert (= temp96_16 (select ARGNAME_w_ih_NAMEEND_DIMSIZE temp96_15)))
(assert (= temp96_17 #x0000000000000005))
(assert (= temp96_18 temp96_17))
(assert (= temp96_19 (select ARGNAME_w_ih_NAMEEND_DIMSIZE temp96_18)))
(assert (= temp96_20 #x0000000000000000))
(assert (= temp96_21
   (ite (bvslt var68976 temp96_20)
        (bvadd ARGNAME_w_ih_NAMEEND_DIM var68976)
        var68976)))
(assert (= temp96_22 (select ARGNAME_w_ih_NAMEEND_DIMSIZE temp96_21)))
(assert (= var77671 temp96_22))
(assert (bvslt (ite (bvslt var68976 temp96_20)
            (bvadd ARGNAME_w_ih_NAMEEND_DIM var68976)
            var68976)
       ARGNAME_w_ih_NAMEEND_DIM))
(assert (= temp96_23 #x0000000000000000))
(assert (= temp96_24 temp96_23))
(assert (= temp96_25 (select ARGNAME_input_NAMEEND_DIMSIZE temp96_24)))
(assert (= temp96_26 #x0000000000000001))
(assert (= temp96_27 temp96_26))
(assert (= temp96_28 (select ARGNAME_input_NAMEEND_DIMSIZE temp96_27)))
(assert (= temp96_29 #x0000000000000002))
(assert (= temp96_30 temp96_29))
(assert (= temp96_31 (select ARGNAME_input_NAMEEND_DIMSIZE temp96_30)))
(assert (= temp96_32 #x0000000000000003))
(assert (= temp96_33 temp96_32))
(assert (= temp96_34 (select ARGNAME_input_NAMEEND_DIMSIZE temp96_33)))
(assert (= temp96_35 #x0000000000000004))
(assert (= temp96_36 temp96_35))
(assert (= temp96_37 (select ARGNAME_input_NAMEEND_DIMSIZE temp96_36)))
(assert (= temp96_38 #x0000000000000005))
(assert (= temp96_39 temp96_38))
(assert (= temp96_40 (select ARGNAME_input_NAMEEND_DIMSIZE temp96_39)))
(assert (= temp96_41 #x0000000000000001))
(assert (= temp96_42 temp96_41))
(assert (= temp96_43 (select ARGNAME_input_NAMEEND_DIMSIZE temp96_42)))
(assert (bvsgt ARGNAME_input_NAMEEND_DIM temp96_41))
(assert (bvsge temp96_41 (bvneg ARGNAME_input_NAMEEND_DIM)))
(assert (= temp96_44 var77671))
(assert (= var273184
   (ite (= temp96_43 temp96_44) #x0000000000000001 #x0000000000000000)))
(assert (= temp96_45 #x0000000000000001))
(assert (= var273184 temp96_45))
(assert (= temp96_46 #x0000000000000001))
(assert (= var68976 temp96_46))
(assert (= temp96_47 #x0000000000000000))
(assert (= temp96_48 temp96_47))
(assert (= temp96_49 (select ARGNAME_w_hh_NAMEEND_DIMSIZE temp96_48)))
(assert (= temp96_50 #x0000000000000001))
(assert (= temp96_51 temp96_50))
(assert (= temp96_52 (select ARGNAME_w_hh_NAMEEND_DIMSIZE temp96_51)))
(assert (= temp96_53 #x0000000000000002))
(assert (= temp96_54 temp96_53))
(assert (= temp96_55 (select ARGNAME_w_hh_NAMEEND_DIMSIZE temp96_54)))
(assert (= temp96_56 #x0000000000000003))
(assert (= temp96_57 temp96_56))
(assert (= temp96_58 (select ARGNAME_w_hh_NAMEEND_DIMSIZE temp96_57)))
(assert (= temp96_59 #x0000000000000004))
(assert (= temp96_60 temp96_59))
(assert (= temp96_61 (select ARGNAME_w_hh_NAMEEND_DIMSIZE temp96_60)))
(assert (= temp96_62 #x0000000000000005))
(assert (= temp96_63 temp96_62))
(assert (= temp96_64 (select ARGNAME_w_hh_NAMEEND_DIMSIZE temp96_63)))
(assert (= temp96_65 #x0000000000000000))
(assert (= temp96_66
   (ite (bvslt var68976 temp96_65)
        (bvadd ARGNAME_w_hh_NAMEEND_DIM var68976)
        var68976)))
(assert (= temp96_67 (select ARGNAME_w_hh_NAMEEND_DIMSIZE temp96_66)))
(assert (= var77676 temp96_67))
(assert (bvslt (ite (bvslt var68976 temp96_65)
            (bvadd ARGNAME_w_hh_NAMEEND_DIM var68976)
            var68976)
       ARGNAME_w_hh_NAMEEND_DIM))
(assert (= temp96_68 #x0000000000000000))
(assert (= temp96_69 temp96_68))
(assert (= temp96_70 (select ARGNAME_input_NAMEEND_DIMSIZE temp96_69)))
(assert (bvsgt ARGNAME_input_NAMEEND_DIM temp96_68))
(assert (bvsge temp96_68 (bvneg ARGNAME_input_NAMEEND_DIM)))
(assert (= temp96_71 #x0000000000000000))
(assert (= temp96_72 temp96_71))
(assert (= temp96_73 (select ARGNAME_hx_NAMEEND_DIMSIZE temp96_72)))
(assert (= temp96_74 #x0000000000000001))
(assert (= temp96_75 temp96_74))
(assert (= temp96_76 (select ARGNAME_hx_NAMEEND_DIMSIZE temp96_75)))
(assert (= temp96_77 #x0000000000000002))
(assert (= temp96_78 temp96_77))
(assert (= temp96_79 (select ARGNAME_hx_NAMEEND_DIMSIZE temp96_78)))
(assert (= temp96_80 #x0000000000000003))
(assert (= temp96_81 temp96_80))
(assert (= temp96_82 (select ARGNAME_hx_NAMEEND_DIMSIZE temp96_81)))
(assert (= temp96_83 #x0000000000000004))
(assert (= temp96_84 temp96_83))
(assert (= temp96_85 (select ARGNAME_hx_NAMEEND_DIMSIZE temp96_84)))
(assert (= temp96_86 #x0000000000000005))
(assert (= temp96_87 temp96_86))
(assert (= temp96_88 (select ARGNAME_hx_NAMEEND_DIMSIZE temp96_87)))
(assert (= temp96_89 #x0000000000000000))
(assert (= temp96_90 temp96_89))
(assert (= temp96_91 (select ARGNAME_hx_NAMEEND_DIMSIZE temp96_90)))
(assert (bvsgt ARGNAME_hx_NAMEEND_DIM temp96_89))
(assert (bvsge temp96_89 (bvneg ARGNAME_hx_NAMEEND_DIM)))
(assert (= var535496
   (ite (= temp96_70 temp96_91) #x0000000000000001 #x0000000000000000)))
(assert (= temp96_92 #x0000000000000001))
(assert (= var535496 temp96_92))
(assert (= temp96_93 #x0000000000000001))
(assert (= temp96_94 temp96_93))
(assert (= temp96_95 (select ARGNAME_hx_NAMEEND_DIMSIZE temp96_94)))
(assert (bvsgt ARGNAME_hx_NAMEEND_DIM temp96_93))
(assert (bvsge temp96_93 (bvneg ARGNAME_hx_NAMEEND_DIM)))
(assert (= temp96_96 var77676))
(assert (= var535565
   (ite (= temp96_95 temp96_96) #x0000000000000001 #x0000000000000000)))
(assert (= temp96_97 #x0000000000000001))
(assert (= var535565 temp96_97))
(assert (= temp96_99 #x0000000000000000))
(assert (= temp96_98 temp96_99))
(model-add temp96_1 () (_ BitVec 64) #x0000000000000001)
(model-add var68976 () (_ BitVec 64) #x0000000000000001)
(model-add temp96_2 () (_ BitVec 64) #x0000000000000000)
(model-add temp96_3 () (_ BitVec 64) #x0000000000000000)
(model-add temp96_4
           ()
           (_ BitVec 64)
           (select ARGNAME_w_ih_NAMEEND_DIMSIZE #x0000000000000000))
(model-add temp96_5 () (_ BitVec 64) #x0000000000000001)
(model-add temp96_6 () (_ BitVec 64) #x0000000000000001)
(model-add temp96_7
           ()
           (_ BitVec 64)
           (select ARGNAME_w_ih_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp96_8 () (_ BitVec 64) #x0000000000000002)
(model-add temp96_9 () (_ BitVec 64) #x0000000000000002)
(model-add temp96_10
           ()
           (_ BitVec 64)
           (select ARGNAME_w_ih_NAMEEND_DIMSIZE #x0000000000000002))
(model-add temp96_11 () (_ BitVec 64) #x0000000000000003)
(model-add temp96_12 () (_ BitVec 64) #x0000000000000003)
(model-add temp96_13
           ()
           (_ BitVec 64)
           (select ARGNAME_w_ih_NAMEEND_DIMSIZE #x0000000000000003))
(model-add temp96_14 () (_ BitVec 64) #x0000000000000004)
(model-add temp96_15 () (_ BitVec 64) #x0000000000000004)
(model-add temp96_16
           ()
           (_ BitVec 64)
           (select ARGNAME_w_ih_NAMEEND_DIMSIZE #x0000000000000004))
(model-add temp96_17 () (_ BitVec 64) #x0000000000000005)
(model-add temp96_18 () (_ BitVec 64) #x0000000000000005)
(model-add temp96_19
           ()
           (_ BitVec 64)
           (select ARGNAME_w_ih_NAMEEND_DIMSIZE #x0000000000000005))
(model-add temp96_20 () (_ BitVec 64) #x0000000000000000)
(model-add temp96_21 () (_ BitVec 64) #x0000000000000001)
(model-add temp96_22
           ()
           (_ BitVec 64)
           (select ARGNAME_w_ih_NAMEEND_DIMSIZE #x0000000000000001))
(model-add var77671
           ()
           (_ BitVec 64)
           (select ARGNAME_w_ih_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp96_23 () (_ BitVec 64) #x0000000000000000)
(model-add temp96_24 () (_ BitVec 64) #x0000000000000000)
(model-add temp96_25
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000000))
(model-add temp96_26 () (_ BitVec 64) #x0000000000000001)
(model-add temp96_27 () (_ BitVec 64) #x0000000000000001)
(model-add temp96_28
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp96_29 () (_ BitVec 64) #x0000000000000002)
(model-add temp96_30 () (_ BitVec 64) #x0000000000000002)
(model-add temp96_31
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000002))
(model-add temp96_32 () (_ BitVec 64) #x0000000000000003)
(model-add temp96_33 () (_ BitVec 64) #x0000000000000003)
(model-add temp96_34
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000003))
(model-add temp96_35 () (_ BitVec 64) #x0000000000000004)
(model-add temp96_36 () (_ BitVec 64) #x0000000000000004)
(model-add temp96_37
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000004))
(model-add temp96_38 () (_ BitVec 64) #x0000000000000005)
(model-add temp96_39 () (_ BitVec 64) #x0000000000000005)
(model-add temp96_40
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000005))
(model-add temp96_41 () (_ BitVec 64) #x0000000000000001)
(model-add temp96_42 () (_ BitVec 64) #x0000000000000001)
(model-add temp96_43
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp96_44
           ()
           (_ BitVec 64)
           (select ARGNAME_w_ih_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp96_45 () (_ BitVec 64) #x0000000000000001)
(model-add var273184 () (_ BitVec 64) #x0000000000000001)
(model-del k!0)
(model-add ARGNAME_w_ih_NAMEEND_DIM
           ()
           (_ BitVec 64)
           (ite (or k!0 (= #x0000000000000001 #x7fffffffffffffff))
                #x0000000000000001
                (bvadd #x0000000000000001 #x0000000000000001)))
(model-del k!1)
(model-add ARGNAME_input_NAMEEND_DIMSIZE
           ()
           (Array (_ BitVec 64) (_ BitVec 64))
           ((as const (Array (_ BitVec 64) (_ BitVec 64))) k!1))
(model-del k!2)
(model-add ARGNAME_w_ih_NAMEEND_DIMSIZE
           ()
           (Array (_ BitVec 64) (_ BitVec 64))
           ((as const (Array (_ BitVec 64) (_ BitVec 64))) k!2))
(model-del k!3)
(model-add k!0 () Bool (not k!3))
(model-del k!4)
(model-add k!1 () (_ BitVec 64) (ite k!4 k!2 (bvnot k!2)))






