

================================================================
== Vitis HLS Report for 'spmm_hls_Pipeline_VITIS_LOOP_33_3'
================================================================
* Date:           Wed Sep 10 15:26:31 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_3  |        ?|        ?|        10|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     2502|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      919|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      919|     2606|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+------+------------+------------+
    |       Variable Name       | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+------+------------+------------+
    |add_ln33_1_fu_172_p2       |         +|   0|  0|    71|          64|           1|
    |add_ln33_fu_208_p2         |         +|   0|  0|    71|          64|           1|
    |add_ln35_1_fu_188_p2       |         +|   0|  0|    64|          64|          64|
    |add_ln35_2_fu_246_p2       |         +|   0|  0|    13|           6|           6|
    |add_ln35_3_fu_241_p2       |         +|   0|  0|    13|           6|           6|
    |add_ln35_fu_193_p2         |         +|   0|  0|    64|          64|          64|
    |icmp_ln33_fu_167_p2        |      icmp|   0|  0|    29|          64|          64|
    |lshr_ln35_fu_262_p2        |      lshr|   0|  0|  2171|         512|         512|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|     2|           1|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|     2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|     2|           1|           2|
    +---------------------------+----------+----+---+------+------------+------------+
    |Total                      |          |   0|  0|  2502|         847|         722|
    +---------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_stream_blk_n           |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |gmem0_blk_n_AR           |   9|          2|    1|          2|
    |gmem0_blk_n_R            |   9|          2|    1|          2|
    |i_2_fu_76                |   9|          2|   64|        128|
    |indvar_fu_80             |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|  134|        268|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add_ln35_2_reg_336                |    6|   0|    6|          0|
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg  |    1|   0|    1|          0|
    |gmem0_addr_read_reg_331           |  512|   0|  512|          0|
    |i_2_fu_76                         |   64|   0|   64|          0|
    |indvar_fu_80                      |   64|   0|   64|          0|
    |sext_ln33_1_cast_reg_306          |   64|   0|   64|          0|
    |sext_ln33_2_cast_reg_301          |   64|   0|   64|          0|
    |trunc_ln35_2_reg_320              |   58|   0|   58|          0|
    |trunc_ln35_reg_315                |    3|   0|    3|          0|
    |trunc_ln35_reg_315                |   64|  32|    3|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  919|  32|  858|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  spmm_hls_Pipeline_VITIS_LOOP_33_3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  spmm_hls_Pipeline_VITIS_LOOP_33_3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  spmm_hls_Pipeline_VITIS_LOOP_33_3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  spmm_hls_Pipeline_VITIS_LOOP_33_3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  spmm_hls_Pipeline_VITIS_LOOP_33_3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  spmm_hls_Pipeline_VITIS_LOOP_33_3|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|  512|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|   64|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|  512|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                              gmem0|       pointer|
|A_stream_din          |  out|   64|     ap_fifo|                           A_stream|       pointer|
|A_stream_full_n       |   in|    1|     ap_fifo|                           A_stream|       pointer|
|A_stream_write        |  out|    1|     ap_fifo|                           A_stream|       pointer|
|sext_ln33             |   in|   32|     ap_none|                          sext_ln33|        scalar|
|sext_ln33_1           |   in|   32|     ap_none|                        sext_ln33_1|        scalar|
|A                     |   in|   64|     ap_none|                                  A|        scalar|
|sext_ln33_2           |   in|   35|     ap_none|                        sext_ln33_2|        scalar|
|trunc_ln3             |   in|    6|     ap_none|                          trunc_ln3|        scalar|
|trunc_ln33_1          |   in|    6|     ap_none|                       trunc_ln33_1|        scalar|
+----------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 13 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar = alloca i32 1"   --->   Operation 14 'alloca' 'indvar' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln33_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln33_1"   --->   Operation 15 'read' 'trunc_ln33_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln3_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln3"   --->   Operation 16 'read' 'trunc_ln3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln33_2_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %sext_ln33_2"   --->   Operation 17 'read' 'sext_ln33_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A"   --->   Operation 18 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln33_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln33_1"   --->   Operation 19 'read' 'sext_ln33_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln33_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln33"   --->   Operation 20 'read' 'sext_ln33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln33_2_cast = sext i35 %sext_ln33_2_read"   --->   Operation 21 'sext' 'sext_ln33_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln33_1_cast = sext i32 %sext_ln33_1_read"   --->   Operation 22 'sext' 'sext_ln33_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln33_cast = sext i32 %sext_ln33_read"   --->   Operation 23 'sext' 'sext_ln33_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_stream, void @empty_10, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %indvar"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %sext_ln33_cast, i64 %i_2"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc17.i"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.53>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i = load i64 %i_2" [src/spmm_device_fpga.cpp:33]   --->   Operation 29 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_load = load i64 %indvar" [src/spmm_device_fpga.cpp:35]   --->   Operation 30 'load' 'indvar_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem0"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.06ns)   --->   "%icmp_ln33 = icmp_slt  i64 %i, i64 %sext_ln33_1_cast" [src/spmm_device_fpga.cpp:33]   --->   Operation 32 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.14ns)   --->   "%add_ln33_1 = add i64 %indvar_load, i64 1" [src/spmm_device_fpga.cpp:33]   --->   Operation 33 'add' 'add_ln33_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.body.preheader.exitStub, void %for.inc17.i.split" [src/spmm_device_fpga.cpp:33]   --->   Operation 34 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln35 = shl i64 %indvar_load, i64 3" [src/spmm_device_fpga.cpp:35]   --->   Operation 35 'shl' 'shl_ln35' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i64 %indvar_load" [src/spmm_device_fpga.cpp:35]   --->   Operation 36 'trunc' 'trunc_ln35' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_1 = add i64 %shl_ln35, i64 %A_read" [src/spmm_device_fpga.cpp:35]   --->   Operation 37 'add' 'add_ln35_1' <Predicate = (icmp_ln33)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln35 = add i64 %add_ln35_1, i64 %sext_ln33_2_cast" [src/spmm_device_fpga.cpp:35]   --->   Operation 38 'add' 'add_ln35' <Predicate = (icmp_ln33)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln35_2 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln35, i32 6, i32 63" [src/spmm_device_fpga.cpp:35]   --->   Operation 39 'partselect' 'trunc_ln35_2' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.14ns)   --->   "%add_ln33 = add i64 %i, i64 1" [src/spmm_device_fpga.cpp:33]   --->   Operation 40 'add' 'add_ln33' <Predicate = (icmp_ln33)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln33 = store i64 %add_ln33_1, i64 %indvar" [src/spmm_device_fpga.cpp:33]   --->   Operation 41 'store' 'store_ln33' <Predicate = (icmp_ln33)> <Delay = 0.38>
ST_2 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln33 = store i64 %add_ln33, i64 %i_2" [src/spmm_device_fpga.cpp:33]   --->   Operation 42 'store' 'store_ln33' <Predicate = (icmp_ln33)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i58 %trunc_ln35_2" [src/spmm_device_fpga.cpp:35]   --->   Operation 43 'sext' 'sext_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln35" [src/spmm_device_fpga.cpp:35]   --->   Operation 44 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [7/7] (2.92ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem0_addr, i32 1" [src/spmm_device_fpga.cpp:35]   --->   Operation 45 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 46 [6/7] (2.92ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem0_addr, i32 1" [src/spmm_device_fpga.cpp:35]   --->   Operation 46 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 47 [5/7] (2.92ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem0_addr, i32 1" [src/spmm_device_fpga.cpp:35]   --->   Operation 47 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 48 [4/7] (2.92ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem0_addr, i32 1" [src/spmm_device_fpga.cpp:35]   --->   Operation 48 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 49 [3/7] (2.92ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem0_addr, i32 1" [src/spmm_device_fpga.cpp:35]   --->   Operation 49 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 50 [2/7] (2.92ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem0_addr, i32 1" [src/spmm_device_fpga.cpp:35]   --->   Operation 50 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 51 [1/7] (2.92ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem0_addr, i32 1" [src/spmm_device_fpga.cpp:35]   --->   Operation 51 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln35, i3 0" [src/spmm_device_fpga.cpp:35]   --->   Operation 52 'bitconcatenate' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (2.92ns)   --->   "%gmem0_addr_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i64 %gmem0_addr" [src/spmm_device_fpga.cpp:35]   --->   Operation 53 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_3 = add i6 %trunc_ln3_read, i6 %trunc_ln4" [src/spmm_device_fpga.cpp:35]   --->   Operation 54 'add' 'add_ln35_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 55 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln35_2 = add i6 %add_ln35_3, i6 %trunc_ln33_1_read" [src/spmm_device_fpga.cpp:35]   --->   Operation 55 'add' 'add_ln35_2' <Predicate = true> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.81>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [src/spmm_device_fpga.cpp:34]   --->   Operation 56 'specpipeline' 'specpipeline_ln34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/spmm_device_fpga.cpp:33]   --->   Operation 57 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln35_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln35_2, i3 0" [src/spmm_device_fpga.cpp:35]   --->   Operation 58 'bitconcatenate' 'shl_ln35_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i9 %shl_ln35_1" [src/spmm_device_fpga.cpp:35]   --->   Operation 59 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (1.44ns)   --->   "%lshr_ln35 = lshr i512 %gmem0_addr_read, i512 %zext_ln35" [src/spmm_device_fpga.cpp:35]   --->   Operation 60 'lshr' 'lshr_ln35' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = trunc i512 %lshr_ln35" [src/spmm_device_fpga.cpp:35]   --->   Operation 61 'trunc' 'trunc_ln35_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (1.37ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %A_stream, i64 %trunc_ln35_1" [src/spmm_device_fpga.cpp:35]   --->   Operation 62 'write' 'write_ln35' <Predicate = true> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.inc17.i" [src/spmm_device_fpga.cpp:33]   --->   Operation 63 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln33]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln33_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln33_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln33_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_2               (alloca        ) [ 011000000000]
indvar            (alloca        ) [ 011000000000]
trunc_ln33_1_read (read          ) [ 011111111110]
trunc_ln3_read    (read          ) [ 011111111110]
sext_ln33_2_read  (read          ) [ 000000000000]
A_read            (read          ) [ 011000000000]
sext_ln33_1_read  (read          ) [ 000000000000]
sext_ln33_read    (read          ) [ 000000000000]
sext_ln33_2_cast  (sext          ) [ 011000000000]
sext_ln33_1_cast  (sext          ) [ 011000000000]
sext_ln33_cast    (sext          ) [ 000000000000]
specinterface_ln0 (specinterface ) [ 000000000000]
specinterface_ln0 (specinterface ) [ 000000000000]
store_ln0         (store         ) [ 000000000000]
store_ln0         (store         ) [ 000000000000]
br_ln0            (br            ) [ 000000000000]
i                 (load          ) [ 000000000000]
indvar_load       (load          ) [ 000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000000]
icmp_ln33         (icmp          ) [ 011111111110]
add_ln33_1        (add           ) [ 000000000000]
br_ln33           (br            ) [ 000000000000]
shl_ln35          (shl           ) [ 000000000000]
trunc_ln35        (trunc         ) [ 010111111110]
add_ln35_1        (add           ) [ 000000000000]
add_ln35          (add           ) [ 000000000000]
trunc_ln35_2      (partselect    ) [ 010100000000]
add_ln33          (add           ) [ 000000000000]
store_ln33        (store         ) [ 000000000000]
store_ln33        (store         ) [ 000000000000]
sext_ln35         (sext          ) [ 000000000000]
gmem0_addr        (getelementptr ) [ 010011111110]
gmem0_load_req    (readreq       ) [ 000000000000]
trunc_ln4         (bitconcatenate) [ 000000000000]
gmem0_addr_read   (read          ) [ 010000000001]
add_ln35_3        (add           ) [ 000000000000]
add_ln35_2        (add           ) [ 010000000001]
specpipeline_ln34 (specpipeline  ) [ 000000000000]
specloopname_ln33 (specloopname  ) [ 000000000000]
shl_ln35_1        (bitconcatenate) [ 000000000000]
zext_ln35         (zext          ) [ 000000000000]
lshr_ln35         (lshr          ) [ 000000000000]
trunc_ln35_1      (trunc         ) [ 000000000000]
write_ln35        (write         ) [ 000000000000]
br_ln33           (br            ) [ 000000000000]
ret_ln0           (ret           ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln33">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln33"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln33_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln33_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sext_ln33_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln33_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="trunc_ln3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="trunc_ln33_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln33_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_stream">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_stream"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i35"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i512P1A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i512P1A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="i_2_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="indvar_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="trunc_ln33_1_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="6" slack="0"/>
<pin id="87" dir="1" index="2" bw="6" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln33_1_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="trunc_ln3_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="6" slack="0"/>
<pin id="93" dir="1" index="2" bw="6" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln3_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sext_ln33_2_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="35" slack="0"/>
<pin id="98" dir="0" index="1" bw="35" slack="0"/>
<pin id="99" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln33_2_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="A_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sext_ln33_1_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln33_1_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sext_ln33_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln33_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_readreq_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="512" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem0_load_req/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="gmem0_addr_read_read_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="512" slack="0"/>
<pin id="129" dir="0" index="1" bw="512" slack="7"/>
<pin id="130" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/10 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln35_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="0" index="2" bw="64" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/11 "/>
</bind>
</comp>

<comp id="139" class="1004" name="sext_ln33_2_cast_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="35" slack="0"/>
<pin id="141" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_2_cast/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="sext_ln33_1_cast_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_1_cast/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="sext_ln33_cast_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33_cast/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln0_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="64" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln0_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="1"/>
<pin id="163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="indvar_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="1"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_load/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln33_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="1"/>
<pin id="170" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_ln33_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_1/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="shl_ln35_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="3" slack="0"/>
<pin id="181" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln35/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="trunc_ln35_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln35_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="1"/>
<pin id="191" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln35_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="0"/>
<pin id="195" dir="0" index="1" bw="35" slack="1"/>
<pin id="196" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="trunc_ln35_2_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="58" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="0" index="2" bw="4" slack="0"/>
<pin id="202" dir="0" index="3" bw="7" slack="0"/>
<pin id="203" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln35_2/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln33_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln33_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="1"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln33_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="0" index="1" bw="64" slack="1"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sext_ln35_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="58" slack="1"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="gmem0_addr_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="0" index="1" bw="64" slack="0"/>
<pin id="230" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="trunc_ln4_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="0"/>
<pin id="236" dir="0" index="1" bw="3" slack="8"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln4/10 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln35_3_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="9"/>
<pin id="243" dir="0" index="1" bw="6" slack="0"/>
<pin id="244" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_3/10 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln35_2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="0" index="1" bw="6" slack="9"/>
<pin id="249" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_2/10 "/>
</bind>
</comp>

<comp id="251" class="1004" name="shl_ln35_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="9" slack="0"/>
<pin id="253" dir="0" index="1" bw="6" slack="1"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln35_1/11 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln35_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="9" slack="0"/>
<pin id="260" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/11 "/>
</bind>
</comp>

<comp id="262" class="1004" name="lshr_ln35_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="512" slack="1"/>
<pin id="264" dir="0" index="1" bw="9" slack="0"/>
<pin id="265" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln35/11 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln35_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="512" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35_1/11 "/>
</bind>
</comp>

<comp id="272" class="1005" name="i_2_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="279" class="1005" name="indvar_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="0"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar "/>
</bind>
</comp>

<comp id="286" class="1005" name="trunc_ln33_1_read_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="6" slack="9"/>
<pin id="288" dir="1" index="1" bw="6" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln33_1_read "/>
</bind>
</comp>

<comp id="291" class="1005" name="trunc_ln3_read_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="6" slack="9"/>
<pin id="293" dir="1" index="1" bw="6" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln3_read "/>
</bind>
</comp>

<comp id="296" class="1005" name="A_read_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="1"/>
<pin id="298" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_read "/>
</bind>
</comp>

<comp id="301" class="1005" name="sext_ln33_2_cast_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="1"/>
<pin id="303" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln33_2_cast "/>
</bind>
</comp>

<comp id="306" class="1005" name="sext_ln33_1_cast_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="1"/>
<pin id="308" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln33_1_cast "/>
</bind>
</comp>

<comp id="311" class="1005" name="icmp_ln33_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="8"/>
<pin id="313" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="315" class="1005" name="trunc_ln35_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="3" slack="8"/>
<pin id="317" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln35 "/>
</bind>
</comp>

<comp id="320" class="1005" name="trunc_ln35_2_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="58" slack="1"/>
<pin id="322" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln35_2 "/>
</bind>
</comp>

<comp id="325" class="1005" name="gmem0_addr_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="512" slack="1"/>
<pin id="327" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="331" class="1005" name="gmem0_addr_read_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="512" slack="1"/>
<pin id="333" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

<comp id="336" class="1005" name="add_ln35_2_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="1"/>
<pin id="338" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln35_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="58" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="131"><net_src comp="64" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="74" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="96" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="108" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="114" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="44" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="147" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="164" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="48" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="164" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="50" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="164" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="178" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="188" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="52" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="193" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="54" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="56" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="212"><net_src comp="161" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="48" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="172" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="208" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="231"><net_src comp="2" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="224" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="233"><net_src comp="227" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="239"><net_src comp="60" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="62" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="245"><net_src comp="234" pin="3"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="241" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="72" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="62" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="261"><net_src comp="251" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="258" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="262" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="275"><net_src comp="76" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="278"><net_src comp="272" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="282"><net_src comp="80" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="285"><net_src comp="279" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="289"><net_src comp="84" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="294"><net_src comp="90" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="299"><net_src comp="102" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="304"><net_src comp="139" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="309"><net_src comp="143" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="314"><net_src comp="167" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="184" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="323"><net_src comp="198" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="328"><net_src comp="227" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="334"><net_src comp="127" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="339"><net_src comp="246" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="251" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: A_stream | {11 }
 - Input state : 
	Port: spmm_hls_Pipeline_VITIS_LOOP_33_3 : sext_ln33 | {1 }
	Port: spmm_hls_Pipeline_VITIS_LOOP_33_3 : gmem0 | {3 4 5 6 7 8 9 10 }
	Port: spmm_hls_Pipeline_VITIS_LOOP_33_3 : sext_ln33_1 | {1 }
	Port: spmm_hls_Pipeline_VITIS_LOOP_33_3 : A | {1 }
	Port: spmm_hls_Pipeline_VITIS_LOOP_33_3 : sext_ln33_2 | {1 }
	Port: spmm_hls_Pipeline_VITIS_LOOP_33_3 : trunc_ln3 | {1 }
	Port: spmm_hls_Pipeline_VITIS_LOOP_33_3 : trunc_ln33_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln33 : 1
		add_ln33_1 : 1
		br_ln33 : 2
		shl_ln35 : 1
		trunc_ln35 : 1
		add_ln35_1 : 1
		add_ln35 : 2
		trunc_ln35_2 : 3
		add_ln33 : 1
		store_ln33 : 2
		store_ln33 : 2
	State 3
		gmem0_addr : 1
		gmem0_load_req : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		add_ln35_3 : 1
		add_ln35_2 : 2
	State 11
		zext_ln35 : 1
		lshr_ln35 : 2
		trunc_ln35_1 : 3
		write_ln35 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|   lshr   |       lshr_ln35_fu_262       |    0    |   2171  |
|----------|------------------------------|---------|---------|
|          |       add_ln33_1_fu_172      |    0    |    71   |
|          |       add_ln35_1_fu_188      |    0    |    64   |
|    add   |        add_ln35_fu_193       |    0    |    64   |
|          |        add_ln33_fu_208       |    0    |    71   |
|          |       add_ln35_3_fu_241      |    0    |    13   |
|          |       add_ln35_2_fu_246      |    0    |    13   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln33_fu_167       |    0    |    29   |
|----------|------------------------------|---------|---------|
|          | trunc_ln33_1_read_read_fu_84 |    0    |    0    |
|          |   trunc_ln3_read_read_fu_90  |    0    |    0    |
|          |  sext_ln33_2_read_read_fu_96 |    0    |    0    |
|   read   |      A_read_read_fu_102      |    0    |    0    |
|          | sext_ln33_1_read_read_fu_108 |    0    |    0    |
|          |  sext_ln33_read_read_fu_114  |    0    |    0    |
|          |  gmem0_addr_read_read_fu_127 |    0    |    0    |
|----------|------------------------------|---------|---------|
|  readreq |      grp_readreq_fu_120      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln35_write_fu_132   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    sext_ln33_2_cast_fu_139   |    0    |    0    |
|   sext   |    sext_ln33_1_cast_fu_143   |    0    |    0    |
|          |     sext_ln33_cast_fu_147    |    0    |    0    |
|          |       sext_ln35_fu_224       |    0    |    0    |
|----------|------------------------------|---------|---------|
|    shl   |        shl_ln35_fu_178       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |       trunc_ln35_fu_184      |    0    |    0    |
|          |      trunc_ln35_1_fu_267     |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|      trunc_ln35_2_fu_198     |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|       trunc_ln4_fu_234       |    0    |    0    |
|          |       shl_ln35_1_fu_251      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln35_fu_258       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   2496  |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      A_read_reg_296     |   64   |
|    add_ln35_2_reg_336   |    6   |
| gmem0_addr_read_reg_331 |   512  |
|    gmem0_addr_reg_325   |   512  |
|       i_2_reg_272       |   64   |
|    icmp_ln33_reg_311    |    1   |
|      indvar_reg_279     |   64   |
| sext_ln33_1_cast_reg_306|   64   |
| sext_ln33_2_cast_reg_301|   64   |
|trunc_ln33_1_read_reg_286|    6   |
|   trunc_ln35_2_reg_320  |   58   |
|    trunc_ln35_reg_315   |    3   |
|  trunc_ln3_read_reg_291 |    6   |
+-------------------------+--------+
|          Total          |  1424  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_120 |  p1  |   2  |  512 |  1024  ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  1024  ||  0.387  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  2496  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  1424  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1424  |  2505  |
+-----------+--------+--------+--------+
