Release 14.4 Drc P.49d (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Tue Sep 15 21:03:31 2015

drc -z uart_clock.ncd uart_clock.pcf

INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp Inst_my_dcm/DCM_SP_INST,
   consult the device Interactive Data Sheet.
DRC detected 0 errors and 0 warnings.
