module GPR (
  input  logic [7:0] data_in,
  input  logic [3:0] address,
  input  logic       write_enable,
  input  logic       read_enable,
  input  logic       clk,
  output logic [7:0] data_out
);

  // Register bank: 16 registers, 8-bit wide
  reg [7:0] GPR [0:15];

  always_ff @(posedge clk) begin
    if (write_enable) begin
      GPR[address] <= data_in;
    end

    if (read_enable) begin
      data_out <= GPR[address];
    end else begin
      data_out <= 8'b00000000; // Optional: Clear output when not reading
    end
  end

endmodule