
blink3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e68  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000051c  08005f28  08005f28  00006f28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08006444  08006444  00007444  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08006448  08006448  00007448  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  0800644c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00003064  2000000c  08006458  0000800c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20003070  08006458  00008070  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  0000800c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000e830  00000000  00000000  00008034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00003632  00000000  00000000  00016864  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000d18  00000000  00000000  00019e98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 000009ac  00000000  00000000  0001abb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00007216  00000000  00000000  0001b55c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0001aed3  00000000  00000000  00022772  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0007968e  00000000  00000000  0003d645  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  000b6cd3  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002a48  00000000  00000000  000b6d18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000064  00000000  00000000  000b9760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005f10 	.word	0x08005f10

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08005f10 	.word	0x08005f10

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	3308      	adds	r3, #8
 800022c:	001a      	movs	r2, r3
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	2201      	movs	r2, #1
 8000236:	4252      	negs	r2, r2
 8000238:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	3308      	adds	r3, #8
 800023e:	001a      	movs	r2, r3
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	3308      	adds	r3, #8
 8000248:	001a      	movs	r2, r3
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	2200      	movs	r2, #0
 8000252:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000254:	46c0      	nop			@ (mov r8, r8)
 8000256:	46bd      	mov	sp, r7
 8000258:	b002      	add	sp, #8
 800025a:	bd80      	pop	{r7, pc}

0800025c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b082      	sub	sp, #8
 8000260:	af00      	add	r7, sp, #0
 8000262:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	2200      	movs	r2, #0
 8000268:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800026a:	46c0      	nop			@ (mov r8, r8)
 800026c:	46bd      	mov	sp, r7
 800026e:	b002      	add	sp, #8
 8000270:	bd80      	pop	{r7, pc}

08000272 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8000272:	b580      	push	{r7, lr}
 8000274:	b084      	sub	sp, #16
 8000276:	af00      	add	r7, sp, #0
 8000278:	6078      	str	r0, [r7, #4]
 800027a:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800027c:	683b      	ldr	r3, [r7, #0]
 800027e:	681b      	ldr	r3, [r3, #0]
 8000280:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8000282:	68bb      	ldr	r3, [r7, #8]
 8000284:	3301      	adds	r3, #1
 8000286:	d103      	bne.n	8000290 <vListInsert+0x1e>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	691b      	ldr	r3, [r3, #16]
 800028c:	60fb      	str	r3, [r7, #12]
 800028e:	e00c      	b.n	80002aa <vListInsert+0x38>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	3308      	adds	r3, #8
 8000294:	60fb      	str	r3, [r7, #12]
 8000296:	e002      	b.n	800029e <vListInsert+0x2c>
 8000298:	68fb      	ldr	r3, [r7, #12]
 800029a:	685b      	ldr	r3, [r3, #4]
 800029c:	60fb      	str	r3, [r7, #12]
 800029e:	68fb      	ldr	r3, [r7, #12]
 80002a0:	685b      	ldr	r3, [r3, #4]
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	68ba      	ldr	r2, [r7, #8]
 80002a6:	429a      	cmp	r2, r3
 80002a8:	d2f6      	bcs.n	8000298 <vListInsert+0x26>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80002aa:	68fb      	ldr	r3, [r7, #12]
 80002ac:	685a      	ldr	r2, [r3, #4]
 80002ae:	683b      	ldr	r3, [r7, #0]
 80002b0:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80002b2:	683b      	ldr	r3, [r7, #0]
 80002b4:	685b      	ldr	r3, [r3, #4]
 80002b6:	683a      	ldr	r2, [r7, #0]
 80002b8:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80002ba:	683b      	ldr	r3, [r7, #0]
 80002bc:	68fa      	ldr	r2, [r7, #12]
 80002be:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80002c0:	68fb      	ldr	r3, [r7, #12]
 80002c2:	683a      	ldr	r2, [r7, #0]
 80002c4:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80002c6:	683b      	ldr	r3, [r7, #0]
 80002c8:	687a      	ldr	r2, [r7, #4]
 80002ca:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	1c5a      	adds	r2, r3, #1
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	601a      	str	r2, [r3, #0]
}
 80002d6:	46c0      	nop			@ (mov r8, r8)
 80002d8:	46bd      	mov	sp, r7
 80002da:	b004      	add	sp, #16
 80002dc:	bd80      	pop	{r7, pc}

080002de <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80002de:	b580      	push	{r7, lr}
 80002e0:	b084      	sub	sp, #16
 80002e2:	af00      	add	r7, sp, #0
 80002e4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	691b      	ldr	r3, [r3, #16]
 80002ea:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	685b      	ldr	r3, [r3, #4]
 80002f0:	687a      	ldr	r2, [r7, #4]
 80002f2:	6892      	ldr	r2, [r2, #8]
 80002f4:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	689b      	ldr	r3, [r3, #8]
 80002fa:	687a      	ldr	r2, [r7, #4]
 80002fc:	6852      	ldr	r2, [r2, #4]
 80002fe:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8000300:	68fb      	ldr	r3, [r7, #12]
 8000302:	685b      	ldr	r3, [r3, #4]
 8000304:	687a      	ldr	r2, [r7, #4]
 8000306:	429a      	cmp	r2, r3
 8000308:	d103      	bne.n	8000312 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	689a      	ldr	r2, [r3, #8]
 800030e:	68fb      	ldr	r3, [r7, #12]
 8000310:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	2200      	movs	r2, #0
 8000316:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8000318:	68fb      	ldr	r3, [r7, #12]
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	1e5a      	subs	r2, r3, #1
 800031e:	68fb      	ldr	r3, [r7, #12]
 8000320:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8000322:	68fb      	ldr	r3, [r7, #12]
 8000324:	681b      	ldr	r3, [r3, #0]
}
 8000326:	0018      	movs	r0, r3
 8000328:	46bd      	mov	sp, r7
 800032a:	b004      	add	sp, #16
 800032c:	bd80      	pop	{r7, pc}
	...

08000330 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8000330:	b5b0      	push	{r4, r5, r7, lr}
 8000332:	b084      	sub	sp, #16
 8000334:	af00      	add	r7, sp, #0
 8000336:	6078      	str	r0, [r7, #4]
 8000338:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 800033a:	2301      	movs	r3, #1
 800033c:	60fb      	str	r3, [r7, #12]
    Queue_t * const pxQueue = xQueue;
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	60bb      	str	r3, [r7, #8]

    configASSERT( pxQueue );
 8000342:	68bb      	ldr	r3, [r7, #8]
 8000344:	2b00      	cmp	r3, #0
 8000346:	d106      	bne.n	8000356 <xQueueGenericReset+0x26>
 8000348:	2397      	movs	r3, #151	@ 0x97
 800034a:	005a      	lsls	r2, r3, #1
 800034c:	4b42      	ldr	r3, [pc, #264]	@ (8000458 <xQueueGenericReset+0x128>)
 800034e:	0011      	movs	r1, r2
 8000350:	0018      	movs	r0, r3
 8000352:	f005 f997 	bl	8005684 <vAssertCalled>

    if( ( pxQueue != NULL ) &&
 8000356:	68bb      	ldr	r3, [r7, #8]
 8000358:	2b00      	cmp	r3, #0
 800035a:	d100      	bne.n	800035e <xQueueGenericReset+0x2e>
 800035c:	e06a      	b.n	8000434 <xQueueGenericReset+0x104>
        ( pxQueue->uxLength >= 1U ) &&
 800035e:	68bb      	ldr	r3, [r7, #8]
 8000360:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8000362:	2b00      	cmp	r3, #0
 8000364:	d066      	beq.n	8000434 <xQueueGenericReset+0x104>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8000366:	68bb      	ldr	r3, [r7, #8]
 8000368:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800036a:	68bb      	ldr	r3, [r7, #8]
 800036c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800036e:	2400      	movs	r4, #0
 8000370:	0c15      	lsrs	r5, r2, #16
 8000372:	0c19      	lsrs	r1, r3, #16
 8000374:	b2a8      	uxth	r0, r5
 8000376:	2800      	cmp	r0, #0
 8000378:	d104      	bne.n	8000384 <xQueueGenericReset+0x54>
 800037a:	b288      	uxth	r0, r1
 800037c:	2800      	cmp	r0, #0
 800037e:	d013      	beq.n	80003a8 <xQueueGenericReset+0x78>
 8000380:	1c10      	adds	r0, r2, #0
 8000382:	e004      	b.n	800038e <xQueueGenericReset+0x5e>
 8000384:	b289      	uxth	r1, r1
 8000386:	2900      	cmp	r1, #0
 8000388:	d10d      	bne.n	80003a6 <xQueueGenericReset+0x76>
 800038a:	1c29      	adds	r1, r5, #0
 800038c:	1c18      	adds	r0, r3, #0
 800038e:	b292      	uxth	r2, r2
 8000390:	b29b      	uxth	r3, r3
 8000392:	435a      	muls	r2, r3
 8000394:	b283      	uxth	r3, r0
 8000396:	b289      	uxth	r1, r1
 8000398:	434b      	muls	r3, r1
 800039a:	0c12      	lsrs	r2, r2, #16
 800039c:	189b      	adds	r3, r3, r2
 800039e:	141b      	asrs	r3, r3, #16
 80003a0:	b29b      	uxth	r3, r3
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d000      	beq.n	80003a8 <xQueueGenericReset+0x78>
 80003a6:	2401      	movs	r4, #1
 80003a8:	1e23      	subs	r3, r4, #0
        ( pxQueue->uxLength >= 1U ) &&
 80003aa:	d143      	bne.n	8000434 <xQueueGenericReset+0x104>
    {
        taskENTER_CRITICAL();
 80003ac:	f001 ff60 	bl	8002270 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80003b0:	68bb      	ldr	r3, [r7, #8]
 80003b2:	681a      	ldr	r2, [r3, #0]
 80003b4:	68bb      	ldr	r3, [r7, #8]
 80003b6:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80003b8:	68bb      	ldr	r3, [r7, #8]
 80003ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80003bc:	434b      	muls	r3, r1
 80003be:	18d2      	adds	r2, r2, r3
 80003c0:	68bb      	ldr	r3, [r7, #8]
 80003c2:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80003c4:	68bb      	ldr	r3, [r7, #8]
 80003c6:	2200      	movs	r2, #0
 80003c8:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80003ca:	68bb      	ldr	r3, [r7, #8]
 80003cc:	681a      	ldr	r2, [r3, #0]
 80003ce:	68bb      	ldr	r3, [r7, #8]
 80003d0:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80003d2:	68bb      	ldr	r3, [r7, #8]
 80003d4:	681a      	ldr	r2, [r3, #0]
 80003d6:	68bb      	ldr	r3, [r7, #8]
 80003d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80003da:	1e59      	subs	r1, r3, #1
 80003dc:	68bb      	ldr	r3, [r7, #8]
 80003de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80003e0:	434b      	muls	r3, r1
 80003e2:	18d2      	adds	r2, r2, r3
 80003e4:	68bb      	ldr	r3, [r7, #8]
 80003e6:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 80003e8:	68bb      	ldr	r3, [r7, #8]
 80003ea:	2244      	movs	r2, #68	@ 0x44
 80003ec:	21ff      	movs	r1, #255	@ 0xff
 80003ee:	5499      	strb	r1, [r3, r2]
            pxQueue->cTxLock = queueUNLOCKED;
 80003f0:	68bb      	ldr	r3, [r7, #8]
 80003f2:	2245      	movs	r2, #69	@ 0x45
 80003f4:	21ff      	movs	r1, #255	@ 0xff
 80003f6:	5499      	strb	r1, [r3, r2]

            if( xNewQueue == pdFALSE )
 80003f8:	683b      	ldr	r3, [r7, #0]
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d10d      	bne.n	800041a <xQueueGenericReset+0xea>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80003fe:	68bb      	ldr	r3, [r7, #8]
 8000400:	691b      	ldr	r3, [r3, #16]
 8000402:	2b00      	cmp	r3, #0
 8000404:	d013      	beq.n	800042e <xQueueGenericReset+0xfe>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000406:	68bb      	ldr	r3, [r7, #8]
 8000408:	3310      	adds	r3, #16
 800040a:	0018      	movs	r0, r3
 800040c:	f001 f9ae 	bl	800176c <xTaskRemoveFromEventList>
 8000410:	1e03      	subs	r3, r0, #0
 8000412:	d00c      	beq.n	800042e <xQueueGenericReset+0xfe>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8000414:	f001 ff1c 	bl	8002250 <vPortYield>
 8000418:	e009      	b.n	800042e <xQueueGenericReset+0xfe>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800041a:	68bb      	ldr	r3, [r7, #8]
 800041c:	3310      	adds	r3, #16
 800041e:	0018      	movs	r0, r3
 8000420:	f7ff fefe 	bl	8000220 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8000424:	68bb      	ldr	r3, [r7, #8]
 8000426:	3324      	adds	r3, #36	@ 0x24
 8000428:	0018      	movs	r0, r3
 800042a:	f7ff fef9 	bl	8000220 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 800042e:	f001 ff31 	bl	8002294 <vPortExitCritical>
 8000432:	e001      	b.n	8000438 <xQueueGenericReset+0x108>
    }
    else
    {
        xReturn = pdFAIL;
 8000434:	2300      	movs	r3, #0
 8000436:	60fb      	str	r3, [r7, #12]
    }

    configASSERT( xReturn != pdFAIL );
 8000438:	68fb      	ldr	r3, [r7, #12]
 800043a:	2b00      	cmp	r3, #0
 800043c:	d107      	bne.n	800044e <xQueueGenericReset+0x11e>
 800043e:	2364      	movs	r3, #100	@ 0x64
 8000440:	33ff      	adds	r3, #255	@ 0xff
 8000442:	001a      	movs	r2, r3
 8000444:	4b04      	ldr	r3, [pc, #16]	@ (8000458 <xQueueGenericReset+0x128>)
 8000446:	0011      	movs	r1, r2
 8000448:	0018      	movs	r0, r3
 800044a:	f005 f91b 	bl	8005684 <vAssertCalled>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 800044e:	68fb      	ldr	r3, [r7, #12]
}
 8000450:	0018      	movs	r0, r3
 8000452:	46bd      	mov	sp, r7
 8000454:	b004      	add	sp, #16
 8000456:	bdb0      	pop	{r4, r5, r7, pc}
 8000458:	08005f28 	.word	0x08005f28

0800045c <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 800045c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800045e:	b08b      	sub	sp, #44	@ 0x2c
 8000460:	af02      	add	r7, sp, #8
 8000462:	60f8      	str	r0, [r7, #12]
 8000464:	60b9      	str	r1, [r7, #8]
 8000466:	1dfb      	adds	r3, r7, #7
 8000468:	701a      	strb	r2, [r3, #0]
        Queue_t * pxNewQueue = NULL;
 800046a:	2300      	movs	r3, #0
 800046c:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800046e:	68fb      	ldr	r3, [r7, #12]
 8000470:	2b00      	cmp	r3, #0
 8000472:	d100      	bne.n	8000476 <xQueueGenericCreate+0x1a>
 8000474:	e06d      	b.n	8000552 <xQueueGenericCreate+0xf6>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8000476:	2000      	movs	r0, #0
 8000478:	68bb      	ldr	r3, [r7, #8]
 800047a:	0c19      	lsrs	r1, r3, #16
 800047c:	68bb      	ldr	r3, [r7, #8]
 800047e:	1c1e      	adds	r6, r3, #0
 8000480:	68fb      	ldr	r3, [r7, #12]
 8000482:	0c1b      	lsrs	r3, r3, #16
 8000484:	68fa      	ldr	r2, [r7, #12]
 8000486:	1c15      	adds	r5, r2, #0
 8000488:	b28a      	uxth	r2, r1
 800048a:	2a00      	cmp	r2, #0
 800048c:	d105      	bne.n	800049a <xQueueGenericCreate+0x3e>
 800048e:	b29a      	uxth	r2, r3
 8000490:	2a00      	cmp	r2, #0
 8000492:	d013      	beq.n	80004bc <xQueueGenericCreate+0x60>
 8000494:	1c19      	adds	r1, r3, #0
 8000496:	1c34      	adds	r4, r6, #0
 8000498:	e003      	b.n	80004a2 <xQueueGenericCreate+0x46>
 800049a:	b29b      	uxth	r3, r3
 800049c:	2b00      	cmp	r3, #0
 800049e:	d10c      	bne.n	80004ba <xQueueGenericCreate+0x5e>
 80004a0:	1c2c      	adds	r4, r5, #0
 80004a2:	b2b3      	uxth	r3, r6
 80004a4:	b2aa      	uxth	r2, r5
 80004a6:	435a      	muls	r2, r3
 80004a8:	b2a3      	uxth	r3, r4
 80004aa:	b289      	uxth	r1, r1
 80004ac:	434b      	muls	r3, r1
 80004ae:	0c12      	lsrs	r2, r2, #16
 80004b0:	189b      	adds	r3, r3, r2
 80004b2:	141b      	asrs	r3, r3, #16
 80004b4:	b29b      	uxth	r3, r3
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d000      	beq.n	80004bc <xQueueGenericCreate+0x60>
 80004ba:	2001      	movs	r0, #1
 80004bc:	1e03      	subs	r3, r0, #0
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80004be:	d148      	bne.n	8000552 <xQueueGenericCreate+0xf6>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 80004c0:	68fb      	ldr	r3, [r7, #12]
 80004c2:	68ba      	ldr	r2, [r7, #8]
 80004c4:	4353      	muls	r3, r2
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80004c6:	3351      	adds	r3, #81	@ 0x51
 80004c8:	d843      	bhi.n	8000552 <xQueueGenericCreate+0xf6>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80004ca:	68fb      	ldr	r3, [r7, #12]
 80004cc:	68ba      	ldr	r2, [r7, #8]
 80004ce:	4353      	muls	r3, r2
 80004d0:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80004d2:	69bb      	ldr	r3, [r7, #24]
 80004d4:	3350      	adds	r3, #80	@ 0x50
 80004d6:	0018      	movs	r0, r3
 80004d8:	f001 ff6a 	bl	80023b0 <pvPortMalloc>
 80004dc:	0003      	movs	r3, r0
 80004de:	61fb      	str	r3, [r7, #28]

            if( pxNewQueue != NULL )
 80004e0:	69fb      	ldr	r3, [r7, #28]
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d00f      	beq.n	8000506 <xQueueGenericCreate+0xaa>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80004e6:	69fb      	ldr	r3, [r7, #28]
 80004e8:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80004ea:	697b      	ldr	r3, [r7, #20]
 80004ec:	3350      	adds	r3, #80	@ 0x50
 80004ee:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80004f0:	1dfb      	adds	r3, r7, #7
 80004f2:	781c      	ldrb	r4, [r3, #0]
 80004f4:	697a      	ldr	r2, [r7, #20]
 80004f6:	68b9      	ldr	r1, [r7, #8]
 80004f8:	68f8      	ldr	r0, [r7, #12]
 80004fa:	69fb      	ldr	r3, [r7, #28]
 80004fc:	9300      	str	r3, [sp, #0]
 80004fe:	0023      	movs	r3, r4
 8000500:	f000 f83a 	bl	8000578 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8000504:	e030      	b.n	8000568 <xQueueGenericCreate+0x10c>
            }
            else
            {
                traceQUEUE_CREATE_FAILED( ucQueueType );
 8000506:	1dfb      	adds	r3, r7, #7
 8000508:	781b      	ldrb	r3, [r3, #0]
 800050a:	2b04      	cmp	r3, #4
 800050c:	d01b      	beq.n	8000546 <xQueueGenericCreate+0xea>
 800050e:	dc2b      	bgt.n	8000568 <xQueueGenericCreate+0x10c>
 8000510:	2b03      	cmp	r3, #3
 8000512:	d00c      	beq.n	800052e <xQueueGenericCreate+0xd2>
 8000514:	dc28      	bgt.n	8000568 <xQueueGenericCreate+0x10c>
 8000516:	2b00      	cmp	r3, #0
 8000518:	d002      	beq.n	8000520 <xQueueGenericCreate+0xc4>
 800051a:	2b01      	cmp	r3, #1
 800051c:	d00d      	beq.n	800053a <xQueueGenericCreate+0xde>
            if( pxNewQueue != NULL )
 800051e:	e023      	b.n	8000568 <xQueueGenericCreate+0x10c>
                traceQUEUE_CREATE_FAILED( ucQueueType );
 8000520:	68fb      	ldr	r3, [r7, #12]
 8000522:	001a      	movs	r2, r3
 8000524:	2100      	movs	r1, #0
 8000526:	2041      	movs	r0, #65	@ 0x41
 8000528:	f002 ff3a 	bl	80033a0 <xTraceEventCreate2>
 800052c:	e010      	b.n	8000550 <xQueueGenericCreate+0xf4>
 800052e:	2200      	movs	r2, #0
 8000530:	2100      	movs	r1, #0
 8000532:	2042      	movs	r0, #66	@ 0x42
 8000534:	f002 ff34 	bl	80033a0 <xTraceEventCreate2>
 8000538:	e00a      	b.n	8000550 <xQueueGenericCreate+0xf4>
 800053a:	2200      	movs	r2, #0
 800053c:	2100      	movs	r1, #0
 800053e:	2043      	movs	r0, #67	@ 0x43
 8000540:	f002 ff2e 	bl	80033a0 <xTraceEventCreate2>
 8000544:	e004      	b.n	8000550 <xQueueGenericCreate+0xf4>
 8000546:	2200      	movs	r2, #0
 8000548:	2100      	movs	r1, #0
 800054a:	2047      	movs	r0, #71	@ 0x47
 800054c:	f002 ff28 	bl	80033a0 <xTraceEventCreate2>
            if( pxNewQueue != NULL )
 8000550:	e00a      	b.n	8000568 <xQueueGenericCreate+0x10c>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8000552:	69fb      	ldr	r3, [r7, #28]
 8000554:	2b00      	cmp	r3, #0
 8000556:	d108      	bne.n	800056a <xQueueGenericCreate+0x10e>
 8000558:	23f2      	movs	r3, #242	@ 0xf2
 800055a:	005a      	lsls	r2, r3, #1
 800055c:	4b05      	ldr	r3, [pc, #20]	@ (8000574 <xQueueGenericCreate+0x118>)
 800055e:	0011      	movs	r1, r2
 8000560:	0018      	movs	r0, r3
 8000562:	f005 f88f 	bl	8005684 <vAssertCalled>
 8000566:	e000      	b.n	800056a <xQueueGenericCreate+0x10e>
            if( pxNewQueue != NULL )
 8000568:	46c0      	nop			@ (mov r8, r8)
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 800056a:	69fb      	ldr	r3, [r7, #28]
    }
 800056c:	0018      	movs	r0, r3
 800056e:	46bd      	mov	sp, r7
 8000570:	b009      	add	sp, #36	@ 0x24
 8000572:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000574:	08005f28 	.word	0x08005f28

08000578 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b084      	sub	sp, #16
 800057c:	af00      	add	r7, sp, #0
 800057e:	60f8      	str	r0, [r7, #12]
 8000580:	60b9      	str	r1, [r7, #8]
 8000582:	607a      	str	r2, [r7, #4]
 8000584:	001a      	movs	r2, r3
 8000586:	1cfb      	adds	r3, r7, #3
 8000588:	701a      	strb	r2, [r3, #0]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 800058a:	68bb      	ldr	r3, [r7, #8]
 800058c:	2b00      	cmp	r3, #0
 800058e:	d103      	bne.n	8000598 <prvInitialiseNewQueue+0x20>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8000590:	69bb      	ldr	r3, [r7, #24]
 8000592:	69ba      	ldr	r2, [r7, #24]
 8000594:	601a      	str	r2, [r3, #0]
 8000596:	e002      	b.n	800059e <prvInitialiseNewQueue+0x26>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8000598:	69bb      	ldr	r3, [r7, #24]
 800059a:	687a      	ldr	r2, [r7, #4]
 800059c:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800059e:	69bb      	ldr	r3, [r7, #24]
 80005a0:	68fa      	ldr	r2, [r7, #12]
 80005a2:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80005a4:	69bb      	ldr	r3, [r7, #24]
 80005a6:	68ba      	ldr	r2, [r7, #8]
 80005a8:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80005aa:	69bb      	ldr	r3, [r7, #24]
 80005ac:	2101      	movs	r1, #1
 80005ae:	0018      	movs	r0, r3
 80005b0:	f7ff febe 	bl	8000330 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 80005b4:	69bb      	ldr	r3, [r7, #24]
 80005b6:	1cfa      	adds	r2, r7, #3
 80005b8:	214c      	movs	r1, #76	@ 0x4c
 80005ba:	7812      	ldrb	r2, [r2, #0]
 80005bc:	545a      	strb	r2, [r3, r1]
    {
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 80005be:	69bb      	ldr	r3, [r7, #24]
 80005c0:	224c      	movs	r2, #76	@ 0x4c
 80005c2:	5c9b      	ldrb	r3, [r3, r2]
 80005c4:	2b04      	cmp	r3, #4
 80005c6:	d01d      	beq.n	8000604 <prvInitialiseNewQueue+0x8c>
 80005c8:	dc22      	bgt.n	8000610 <prvInitialiseNewQueue+0x98>
 80005ca:	2b03      	cmp	r3, #3
 80005cc:	d00c      	beq.n	80005e8 <prvInitialiseNewQueue+0x70>
 80005ce:	dc1f      	bgt.n	8000610 <prvInitialiseNewQueue+0x98>
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d002      	beq.n	80005da <prvInitialiseNewQueue+0x62>
 80005d4:	2b01      	cmp	r3, #1
 80005d6:	d00e      	beq.n	80005f6 <prvInitialiseNewQueue+0x7e>
}
 80005d8:	e01a      	b.n	8000610 <prvInitialiseNewQueue+0x98>
    traceQUEUE_CREATE( pxNewQueue );
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	4a0e      	ldr	r2, [pc, #56]	@ (8000618 <prvInitialiseNewQueue+0xa0>)
 80005de:	69b9      	ldr	r1, [r7, #24]
 80005e0:	2011      	movs	r0, #17
 80005e2:	f003 fee3 	bl	80043ac <xTraceObjectRegisterWithoutHandle>
 80005e6:	e013      	b.n	8000610 <prvInitialiseNewQueue+0x98>
 80005e8:	4a0b      	ldr	r2, [pc, #44]	@ (8000618 <prvInitialiseNewQueue+0xa0>)
 80005ea:	69b9      	ldr	r1, [r7, #24]
 80005ec:	2300      	movs	r3, #0
 80005ee:	2012      	movs	r0, #18
 80005f0:	f003 fedc 	bl	80043ac <xTraceObjectRegisterWithoutHandle>
 80005f4:	e00c      	b.n	8000610 <prvInitialiseNewQueue+0x98>
 80005f6:	4a08      	ldr	r2, [pc, #32]	@ (8000618 <prvInitialiseNewQueue+0xa0>)
 80005f8:	69b9      	ldr	r1, [r7, #24]
 80005fa:	2300      	movs	r3, #0
 80005fc:	2013      	movs	r0, #19
 80005fe:	f003 fed5 	bl	80043ac <xTraceObjectRegisterWithoutHandle>
 8000602:	e005      	b.n	8000610 <prvInitialiseNewQueue+0x98>
 8000604:	4a04      	ldr	r2, [pc, #16]	@ (8000618 <prvInitialiseNewQueue+0xa0>)
 8000606:	69b9      	ldr	r1, [r7, #24]
 8000608:	2300      	movs	r3, #0
 800060a:	2017      	movs	r0, #23
 800060c:	f003 fece 	bl	80043ac <xTraceObjectRegisterWithoutHandle>
}
 8000610:	46c0      	nop			@ (mov r8, r8)
 8000612:	46bd      	mov	sp, r7
 8000614:	b004      	add	sp, #16
 8000616:	bd80      	pop	{r7, pc}
 8000618:	08005f3c 	.word	0x08005f3c

0800061c <xQueueGiveFromISR>:

    return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
 8000624:	6039      	str	r1, [r7, #0]
 8000626:	6839      	ldr	r1, [r7, #0]
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	2200      	movs	r2, #0
 800062c:	0018      	movs	r0, r3
 800062e:	f000 f805 	bl	800063c <MyWrapper_xQueueGiveFromISR>
 8000632:	0003      	movs	r3, r0
 8000634:	0018      	movs	r0, r3
 8000636:	46bd      	mov	sp, r7
 8000638:	b002      	add	sp, #8
 800063a:	bd80      	pop	{r7, pc}

0800063c <MyWrapper_xQueueGiveFromISR>:
                              BaseType_t * const pxHigherPriorityTaskWoken )
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b08a      	sub	sp, #40	@ 0x28
 8000640:	af00      	add	r7, sp, #0
 8000642:	60f8      	str	r0, [r7, #12]
 8000644:	60b9      	str	r1, [r7, #8]
 8000646:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8000648:	68fb      	ldr	r3, [r7, #12]
 800064a:	623b      	str	r3, [r7, #32]
     * item size is 0.  Don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */

    configASSERT( pxQueue );
 800064c:	6a3b      	ldr	r3, [r7, #32]
 800064e:	2b00      	cmp	r3, #0
 8000650:	d105      	bne.n	800065e <MyWrapper_xQueueGiveFromISR+0x22>
 8000652:	4a5e      	ldr	r2, [pc, #376]	@ (80007cc <MyWrapper_xQueueGiveFromISR+0x190>)
 8000654:	4b5e      	ldr	r3, [pc, #376]	@ (80007d0 <MyWrapper_xQueueGiveFromISR+0x194>)
 8000656:	0011      	movs	r1, r2
 8000658:	0018      	movs	r0, r3
 800065a:	f005 f813 	bl	8005684 <vAssertCalled>

    /* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
     * if the item size is not 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 800065e:	6a3b      	ldr	r3, [r7, #32]
 8000660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000662:	2b00      	cmp	r3, #0
 8000664:	d005      	beq.n	8000672 <MyWrapper_xQueueGiveFromISR+0x36>
 8000666:	4a5b      	ldr	r2, [pc, #364]	@ (80007d4 <MyWrapper_xQueueGiveFromISR+0x198>)
 8000668:	4b59      	ldr	r3, [pc, #356]	@ (80007d0 <MyWrapper_xQueueGiveFromISR+0x194>)
 800066a:	0011      	movs	r1, r2
 800066c:	0018      	movs	r0, r3
 800066e:	f005 f809 	bl	8005684 <vAssertCalled>

    /* Normally a mutex would not be given from an interrupt, especially if
     * there is a mutex holder, as priority inheritance makes no sense for an
     * interrupts, only tasks. */
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8000672:	6a3b      	ldr	r3, [r7, #32]
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	2b00      	cmp	r3, #0
 8000678:	d103      	bne.n	8000682 <MyWrapper_xQueueGiveFromISR+0x46>
 800067a:	6a3b      	ldr	r3, [r7, #32]
 800067c:	689b      	ldr	r3, [r3, #8]
 800067e:	2b00      	cmp	r3, #0
 8000680:	d101      	bne.n	8000686 <MyWrapper_xQueueGiveFromISR+0x4a>
 8000682:	2301      	movs	r3, #1
 8000684:	e000      	b.n	8000688 <MyWrapper_xQueueGiveFromISR+0x4c>
 8000686:	2300      	movs	r3, #0
 8000688:	2b00      	cmp	r3, #0
 800068a:	d105      	bne.n	8000698 <MyWrapper_xQueueGiveFromISR+0x5c>
 800068c:	4a52      	ldr	r2, [pc, #328]	@ (80007d8 <MyWrapper_xQueueGiveFromISR+0x19c>)
 800068e:	4b50      	ldr	r3, [pc, #320]	@ (80007d0 <MyWrapper_xQueueGiveFromISR+0x194>)
 8000690:	0011      	movs	r1, r2
 8000692:	0018      	movs	r0, r3
 8000694:	f004 fff6 	bl	8005684 <vAssertCalled>
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8000698:	f001 fe1c 	bl	80022d4 <ulSetInterruptMaskFromISR>
 800069c:	0003      	movs	r3, r0
 800069e:	61fb      	str	r3, [r7, #28]
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80006a0:	6a3b      	ldr	r3, [r7, #32]
 80006a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80006a4:	61bb      	str	r3, [r7, #24]

        /* When the queue is used to implement a semaphore no data is ever
         * moved through the queue but it is still valid to see if the queue 'has
         * space'. */
        if( uxMessagesWaiting < pxQueue->uxLength )
 80006a6:	6a3b      	ldr	r3, [r7, #32]
 80006a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80006aa:	69ba      	ldr	r2, [r7, #24]
 80006ac:	429a      	cmp	r2, r3
 80006ae:	d263      	bcs.n	8000778 <MyWrapper_xQueueGiveFromISR+0x13c>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 80006b0:	2317      	movs	r3, #23
 80006b2:	18fb      	adds	r3, r7, r3
 80006b4:	6a3a      	ldr	r2, [r7, #32]
 80006b6:	2145      	movs	r1, #69	@ 0x45
 80006b8:	5c52      	ldrb	r2, [r2, r1]
 80006ba:	701a      	strb	r2, [r3, #0]

            traceQUEUE_SEND_FROM_ISR( pxQueue );
 80006bc:	6a3b      	ldr	r3, [r7, #32]
 80006be:	224c      	movs	r2, #76	@ 0x4c
 80006c0:	5c9b      	ldrb	r3, [r3, r2]
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d004      	beq.n	80006d0 <MyWrapper_xQueueGiveFromISR+0x94>
 80006c6:	db19      	blt.n	80006fc <MyWrapper_xQueueGiveFromISR+0xc0>
 80006c8:	3b02      	subs	r3, #2
 80006ca:	2b01      	cmp	r3, #1
 80006cc:	d816      	bhi.n	80006fc <MyWrapper_xQueueGiveFromISR+0xc0>
 80006ce:	e00d      	b.n	80006ec <MyWrapper_xQueueGiveFromISR+0xb0>
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d101      	bne.n	80006da <MyWrapper_xQueueGiveFromISR+0x9e>
 80006d6:	2059      	movs	r0, #89	@ 0x59
 80006d8:	e000      	b.n	80006dc <MyWrapper_xQueueGiveFromISR+0xa0>
 80006da:	20c3      	movs	r0, #195	@ 0xc3
 80006dc:	6a39      	ldr	r1, [r7, #32]
 80006de:	6a3b      	ldr	r3, [r7, #32]
 80006e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80006e2:	3301      	adds	r3, #1
 80006e4:	001a      	movs	r2, r3
 80006e6:	f002 fe5b 	bl	80033a0 <xTraceEventCreate2>
 80006ea:	e007      	b.n	80006fc <MyWrapper_xQueueGiveFromISR+0xc0>
 80006ec:	6a39      	ldr	r1, [r7, #32]
 80006ee:	6a3b      	ldr	r3, [r7, #32]
 80006f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80006f2:	3301      	adds	r3, #1
 80006f4:	001a      	movs	r2, r3
 80006f6:	205a      	movs	r0, #90	@ 0x5a
 80006f8:	f002 fe52 	bl	80033a0 <xTraceEventCreate2>
             * holder - and if there is a mutex holder then the mutex cannot be
             * given from an ISR.  As this is the ISR version of the function it
             * can be assumed there is no mutex holder and no need to determine if
             * priority disinheritance is needed.  Simply increase the count of
             * messages (semaphores) available. */
            pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80006fc:	69bb      	ldr	r3, [r7, #24]
 80006fe:	1c5a      	adds	r2, r3, #1
 8000700:	6a3b      	ldr	r3, [r7, #32]
 8000702:	639a      	str	r2, [r3, #56]	@ 0x38

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8000704:	2317      	movs	r3, #23
 8000706:	18fb      	adds	r3, r7, r3
 8000708:	781b      	ldrb	r3, [r3, #0]
 800070a:	b25b      	sxtb	r3, r3
 800070c:	3301      	adds	r3, #1
 800070e:	d111      	bne.n	8000734 <MyWrapper_xQueueGiveFromISR+0xf8>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000710:	6a3b      	ldr	r3, [r7, #32]
 8000712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000714:	2b00      	cmp	r3, #0
 8000716:	d02c      	beq.n	8000772 <MyWrapper_xQueueGiveFromISR+0x136>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000718:	6a3b      	ldr	r3, [r7, #32]
 800071a:	3324      	adds	r3, #36	@ 0x24
 800071c:	0018      	movs	r0, r3
 800071e:	f001 f825 	bl	800176c <xTaskRemoveFromEventList>
 8000722:	1e03      	subs	r3, r0, #0
 8000724:	d025      	beq.n	8000772 <MyWrapper_xQueueGiveFromISR+0x136>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 8000726:	68bb      	ldr	r3, [r7, #8]
 8000728:	2b00      	cmp	r3, #0
 800072a:	d022      	beq.n	8000772 <MyWrapper_xQueueGiveFromISR+0x136>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 800072c:	68bb      	ldr	r3, [r7, #8]
 800072e:	2201      	movs	r2, #1
 8000730:	601a      	str	r2, [r3, #0]
 8000732:	e01e      	b.n	8000772 <MyWrapper_xQueueGiveFromISR+0x136>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8000734:	f000 fe0a 	bl	800134c <uxTaskGetNumberOfTasks>
 8000738:	0003      	movs	r3, r0
 800073a:	613b      	str	r3, [r7, #16]
 800073c:	2117      	movs	r1, #23
 800073e:	187b      	adds	r3, r7, r1
 8000740:	781b      	ldrb	r3, [r3, #0]
 8000742:	b25b      	sxtb	r3, r3
 8000744:	693a      	ldr	r2, [r7, #16]
 8000746:	429a      	cmp	r2, r3
 8000748:	d913      	bls.n	8000772 <MyWrapper_xQueueGiveFromISR+0x136>
 800074a:	187b      	adds	r3, r7, r1
 800074c:	781b      	ldrb	r3, [r3, #0]
 800074e:	b25b      	sxtb	r3, r3
 8000750:	2b7f      	cmp	r3, #127	@ 0x7f
 8000752:	d105      	bne.n	8000760 <MyWrapper_xQueueGiveFromISR+0x124>
 8000754:	4a21      	ldr	r2, [pc, #132]	@ (80007dc <MyWrapper_xQueueGiveFromISR+0x1a0>)
 8000756:	4b1e      	ldr	r3, [pc, #120]	@ (80007d0 <MyWrapper_xQueueGiveFromISR+0x194>)
 8000758:	0011      	movs	r1, r2
 800075a:	0018      	movs	r0, r3
 800075c:	f004 ff92 	bl	8005684 <vAssertCalled>
 8000760:	2317      	movs	r3, #23
 8000762:	18fb      	adds	r3, r7, r3
 8000764:	781b      	ldrb	r3, [r3, #0]
 8000766:	3301      	adds	r3, #1
 8000768:	b2db      	uxtb	r3, r3
 800076a:	b259      	sxtb	r1, r3
 800076c:	6a3b      	ldr	r3, [r7, #32]
 800076e:	2245      	movs	r2, #69	@ 0x45
 8000770:	5499      	strb	r1, [r3, r2]
            }

            xReturn = pdPASS;
 8000772:	2301      	movs	r3, #1
 8000774:	627b      	str	r3, [r7, #36]	@ 0x24
 8000776:	e01f      	b.n	80007b8 <MyWrapper_xQueueGiveFromISR+0x17c>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8000778:	6a3b      	ldr	r3, [r7, #32]
 800077a:	224c      	movs	r2, #76	@ 0x4c
 800077c:	5c9b      	ldrb	r3, [r3, r2]
 800077e:	2b00      	cmp	r3, #0
 8000780:	d004      	beq.n	800078c <MyWrapper_xQueueGiveFromISR+0x150>
 8000782:	db17      	blt.n	80007b4 <MyWrapper_xQueueGiveFromISR+0x178>
 8000784:	3b02      	subs	r3, #2
 8000786:	2b01      	cmp	r3, #1
 8000788:	d814      	bhi.n	80007b4 <MyWrapper_xQueueGiveFromISR+0x178>
 800078a:	e00c      	b.n	80007a6 <MyWrapper_xQueueGiveFromISR+0x16a>
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	2b00      	cmp	r3, #0
 8000790:	d101      	bne.n	8000796 <MyWrapper_xQueueGiveFromISR+0x15a>
 8000792:	205c      	movs	r0, #92	@ 0x5c
 8000794:	e000      	b.n	8000798 <MyWrapper_xQueueGiveFromISR+0x15c>
 8000796:	20c4      	movs	r0, #196	@ 0xc4
 8000798:	6a39      	ldr	r1, [r7, #32]
 800079a:	6a3b      	ldr	r3, [r7, #32]
 800079c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800079e:	001a      	movs	r2, r3
 80007a0:	f002 fdfe 	bl	80033a0 <xTraceEventCreate2>
 80007a4:	e006      	b.n	80007b4 <MyWrapper_xQueueGiveFromISR+0x178>
 80007a6:	6a39      	ldr	r1, [r7, #32]
 80007a8:	6a3b      	ldr	r3, [r7, #32]
 80007aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80007ac:	001a      	movs	r2, r3
 80007ae:	205d      	movs	r0, #93	@ 0x5d
 80007b0:	f002 fdf6 	bl	80033a0 <xTraceEventCreate2>
            xReturn = errQUEUE_FULL;
 80007b4:	2300      	movs	r3, #0
 80007b6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 80007b8:	69fb      	ldr	r3, [r7, #28]
 80007ba:	0018      	movs	r0, r3
 80007bc:	f001 fd90 	bl	80022e0 <vClearInterruptMaskFromISR>

    return xReturn;
 80007c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80007c2:	0018      	movs	r0, r3
 80007c4:	46bd      	mov	sp, r7
 80007c6:	b00a      	add	sp, #40	@ 0x28
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	46c0      	nop			@ (mov r8, r8)
 80007cc:	000004c9 	.word	0x000004c9
 80007d0:	08005f28 	.word	0x08005f28
 80007d4:	000004cd 	.word	0x000004cd
 80007d8:	000004d2 	.word	0x000004d2
 80007dc:	00000551 	.word	0x00000551

080007e0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b08a      	sub	sp, #40	@ 0x28
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	60f8      	str	r0, [r7, #12]
 80007e8:	60b9      	str	r1, [r7, #8]
 80007ea:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80007ec:	2300      	movs	r3, #0
 80007ee:	627b      	str	r3, [r7, #36]	@ 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	623b      	str	r3, [r7, #32]

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80007f4:	6a3b      	ldr	r3, [r7, #32]
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d105      	bne.n	8000806 <xQueueReceive+0x26>
 80007fa:	4ab3      	ldr	r2, [pc, #716]	@ (8000ac8 <xQueueReceive+0x2e8>)
 80007fc:	4bb3      	ldr	r3, [pc, #716]	@ (8000acc <xQueueReceive+0x2ec>)
 80007fe:	0011      	movs	r1, r2
 8000800:	0018      	movs	r0, r3
 8000802:	f004 ff3f 	bl	8005684 <vAssertCalled>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000806:	68bb      	ldr	r3, [r7, #8]
 8000808:	2b00      	cmp	r3, #0
 800080a:	d103      	bne.n	8000814 <xQueueReceive+0x34>
 800080c:	6a3b      	ldr	r3, [r7, #32]
 800080e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000810:	2b00      	cmp	r3, #0
 8000812:	d101      	bne.n	8000818 <xQueueReceive+0x38>
 8000814:	2301      	movs	r3, #1
 8000816:	e000      	b.n	800081a <xQueueReceive+0x3a>
 8000818:	2300      	movs	r3, #0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d105      	bne.n	800082a <xQueueReceive+0x4a>
 800081e:	4aac      	ldr	r2, [pc, #688]	@ (8000ad0 <xQueueReceive+0x2f0>)
 8000820:	4baa      	ldr	r3, [pc, #680]	@ (8000acc <xQueueReceive+0x2ec>)
 8000822:	0011      	movs	r1, r2
 8000824:	0018      	movs	r0, r3
 8000826:	f004 ff2d 	bl	8005684 <vAssertCalled>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800082a:	f001 f98d 	bl	8001b48 <xTaskGetSchedulerState>
 800082e:	1e03      	subs	r3, r0, #0
 8000830:	d102      	bne.n	8000838 <xQueueReceive+0x58>
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	2b00      	cmp	r3, #0
 8000836:	d101      	bne.n	800083c <xQueueReceive+0x5c>
 8000838:	2301      	movs	r3, #1
 800083a:	e000      	b.n	800083e <xQueueReceive+0x5e>
 800083c:	2300      	movs	r3, #0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d105      	bne.n	800084e <xQueueReceive+0x6e>
 8000842:	4aa4      	ldr	r2, [pc, #656]	@ (8000ad4 <xQueueReceive+0x2f4>)
 8000844:	4ba1      	ldr	r3, [pc, #644]	@ (8000acc <xQueueReceive+0x2ec>)
 8000846:	0011      	movs	r1, r2
 8000848:	0018      	movs	r0, r3
 800084a:	f004 ff1b 	bl	8005684 <vAssertCalled>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800084e:	f001 fd0f 	bl	8002270 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000852:	6a3b      	ldr	r3, [r7, #32]
 8000854:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000856:	61fb      	str	r3, [r7, #28]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000858:	69fb      	ldr	r3, [r7, #28]
 800085a:	2b00      	cmp	r3, #0
 800085c:	d048      	beq.n	80008f0 <xQueueReceive+0x110>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 800085e:	68ba      	ldr	r2, [r7, #8]
 8000860:	6a3b      	ldr	r3, [r7, #32]
 8000862:	0011      	movs	r1, r2
 8000864:	0018      	movs	r0, r3
 8000866:	f000 f937 	bl	8000ad8 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 800086a:	6a3b      	ldr	r3, [r7, #32]
 800086c:	224c      	movs	r2, #76	@ 0x4c
 800086e:	5c9b      	ldrb	r3, [r3, r2]
 8000870:	2b04      	cmp	r3, #4
 8000872:	d022      	beq.n	80008ba <xQueueReceive+0xda>
 8000874:	dc27      	bgt.n	80008c6 <xQueueReceive+0xe6>
 8000876:	2b03      	cmp	r3, #3
 8000878:	dc25      	bgt.n	80008c6 <xQueueReceive+0xe6>
 800087a:	2b02      	cmp	r3, #2
 800087c:	da0d      	bge.n	800089a <xQueueReceive+0xba>
 800087e:	2b00      	cmp	r3, #0
 8000880:	d002      	beq.n	8000888 <xQueueReceive+0xa8>
 8000882:	2b01      	cmp	r3, #1
 8000884:	d012      	beq.n	80008ac <xQueueReceive+0xcc>
 8000886:	e01e      	b.n	80008c6 <xQueueReceive+0xe6>
 8000888:	6a39      	ldr	r1, [r7, #32]
 800088a:	687a      	ldr	r2, [r7, #4]
 800088c:	6a3b      	ldr	r3, [r7, #32]
 800088e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000890:	3b01      	subs	r3, #1
 8000892:	2060      	movs	r0, #96	@ 0x60
 8000894:	f002 fe00 	bl	8003498 <xTraceEventCreate3>
 8000898:	e015      	b.n	80008c6 <xQueueReceive+0xe6>
 800089a:	6a39      	ldr	r1, [r7, #32]
 800089c:	687a      	ldr	r2, [r7, #4]
 800089e:	6a3b      	ldr	r3, [r7, #32]
 80008a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80008a2:	3b01      	subs	r3, #1
 80008a4:	2061      	movs	r0, #97	@ 0x61
 80008a6:	f002 fdf7 	bl	8003498 <xTraceEventCreate3>
 80008aa:	e00c      	b.n	80008c6 <xQueueReceive+0xe6>
 80008ac:	6a3b      	ldr	r3, [r7, #32]
 80008ae:	687a      	ldr	r2, [r7, #4]
 80008b0:	0019      	movs	r1, r3
 80008b2:	2062      	movs	r0, #98	@ 0x62
 80008b4:	f002 fd74 	bl	80033a0 <xTraceEventCreate2>
 80008b8:	e005      	b.n	80008c6 <xQueueReceive+0xe6>
 80008ba:	6a3b      	ldr	r3, [r7, #32]
 80008bc:	687a      	ldr	r2, [r7, #4]
 80008be:	0019      	movs	r1, r3
 80008c0:	20c7      	movs	r0, #199	@ 0xc7
 80008c2:	f002 fd6d 	bl	80033a0 <xTraceEventCreate2>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80008c6:	69fb      	ldr	r3, [r7, #28]
 80008c8:	1e5a      	subs	r2, r3, #1
 80008ca:	6a3b      	ldr	r3, [r7, #32]
 80008cc:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80008ce:	6a3b      	ldr	r3, [r7, #32]
 80008d0:	691b      	ldr	r3, [r3, #16]
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d008      	beq.n	80008e8 <xQueueReceive+0x108>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80008d6:	6a3b      	ldr	r3, [r7, #32]
 80008d8:	3310      	adds	r3, #16
 80008da:	0018      	movs	r0, r3
 80008dc:	f000 ff46 	bl	800176c <xTaskRemoveFromEventList>
 80008e0:	1e03      	subs	r3, r0, #0
 80008e2:	d001      	beq.n	80008e8 <xQueueReceive+0x108>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80008e4:	f001 fcb4 	bl	8002250 <vPortYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80008e8:	f001 fcd4 	bl	8002294 <vPortExitCritical>
                return pdPASS;
 80008ec:	2301      	movs	r3, #1
 80008ee:	e0e7      	b.n	8000ac0 <xQueueReceive+0x2e0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d12f      	bne.n	8000956 <xQueueReceive+0x176>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80008f6:	f001 fccd 	bl	8002294 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 80008fa:	6a3b      	ldr	r3, [r7, #32]
 80008fc:	224c      	movs	r2, #76	@ 0x4c
 80008fe:	5c9b      	ldrb	r3, [r3, r2]
 8000900:	2b04      	cmp	r3, #4
 8000902:	d020      	beq.n	8000946 <xQueueReceive+0x166>
 8000904:	dc25      	bgt.n	8000952 <xQueueReceive+0x172>
 8000906:	2b03      	cmp	r3, #3
 8000908:	dc23      	bgt.n	8000952 <xQueueReceive+0x172>
 800090a:	2b02      	cmp	r3, #2
 800090c:	da0c      	bge.n	8000928 <xQueueReceive+0x148>
 800090e:	2b00      	cmp	r3, #0
 8000910:	d002      	beq.n	8000918 <xQueueReceive+0x138>
 8000912:	2b01      	cmp	r3, #1
 8000914:	d010      	beq.n	8000938 <xQueueReceive+0x158>
 8000916:	e01c      	b.n	8000952 <xQueueReceive+0x172>
 8000918:	6a39      	ldr	r1, [r7, #32]
 800091a:	687a      	ldr	r2, [r7, #4]
 800091c:	6a3b      	ldr	r3, [r7, #32]
 800091e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000920:	2063      	movs	r0, #99	@ 0x63
 8000922:	f002 fdb9 	bl	8003498 <xTraceEventCreate3>
 8000926:	e014      	b.n	8000952 <xQueueReceive+0x172>
 8000928:	6a39      	ldr	r1, [r7, #32]
 800092a:	687a      	ldr	r2, [r7, #4]
 800092c:	6a3b      	ldr	r3, [r7, #32]
 800092e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000930:	2064      	movs	r0, #100	@ 0x64
 8000932:	f002 fdb1 	bl	8003498 <xTraceEventCreate3>
 8000936:	e00c      	b.n	8000952 <xQueueReceive+0x172>
 8000938:	6a3b      	ldr	r3, [r7, #32]
 800093a:	687a      	ldr	r2, [r7, #4]
 800093c:	0019      	movs	r1, r3
 800093e:	2065      	movs	r0, #101	@ 0x65
 8000940:	f002 fd2e 	bl	80033a0 <xTraceEventCreate2>
 8000944:	e005      	b.n	8000952 <xQueueReceive+0x172>
 8000946:	6a3b      	ldr	r3, [r7, #32]
 8000948:	687a      	ldr	r2, [r7, #4]
 800094a:	0019      	movs	r1, r3
 800094c:	20c8      	movs	r0, #200	@ 0xc8
 800094e:	f002 fd27 	bl	80033a0 <xTraceEventCreate2>
                    return errQUEUE_EMPTY;
 8000952:	2300      	movs	r3, #0
 8000954:	e0b4      	b.n	8000ac0 <xQueueReceive+0x2e0>
                }
                else if( xEntryTimeSet == pdFALSE )
 8000956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000958:	2b00      	cmp	r3, #0
 800095a:	d106      	bne.n	800096a <xQueueReceive+0x18a>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800095c:	2314      	movs	r3, #20
 800095e:	18fb      	adds	r3, r7, r3
 8000960:	0018      	movs	r0, r3
 8000962:	f000 ffdb 	bl	800191c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8000966:	2301      	movs	r3, #1
 8000968:	627b      	str	r3, [r7, #36]	@ 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800096a:	f001 fc93 	bl	8002294 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800096e:	f000 fbdd 	bl	800112c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8000972:	f001 fc7d 	bl	8002270 <vPortEnterCritical>
 8000976:	6a3b      	ldr	r3, [r7, #32]
 8000978:	2244      	movs	r2, #68	@ 0x44
 800097a:	5c9b      	ldrb	r3, [r3, r2]
 800097c:	b25b      	sxtb	r3, r3
 800097e:	3301      	adds	r3, #1
 8000980:	d103      	bne.n	800098a <xQueueReceive+0x1aa>
 8000982:	6a3b      	ldr	r3, [r7, #32]
 8000984:	2244      	movs	r2, #68	@ 0x44
 8000986:	2100      	movs	r1, #0
 8000988:	5499      	strb	r1, [r3, r2]
 800098a:	6a3b      	ldr	r3, [r7, #32]
 800098c:	2245      	movs	r2, #69	@ 0x45
 800098e:	5c9b      	ldrb	r3, [r3, r2]
 8000990:	b25b      	sxtb	r3, r3
 8000992:	3301      	adds	r3, #1
 8000994:	d103      	bne.n	800099e <xQueueReceive+0x1be>
 8000996:	6a3b      	ldr	r3, [r7, #32]
 8000998:	2245      	movs	r2, #69	@ 0x45
 800099a:	2100      	movs	r1, #0
 800099c:	5499      	strb	r1, [r3, r2]
 800099e:	f001 fc79 	bl	8002294 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80009a2:	1d3a      	adds	r2, r7, #4
 80009a4:	2314      	movs	r3, #20
 80009a6:	18fb      	adds	r3, r7, r3
 80009a8:	0011      	movs	r1, r2
 80009aa:	0018      	movs	r0, r3
 80009ac:	f000 ffca 	bl	8001944 <xTaskCheckForTimeOut>
 80009b0:	1e03      	subs	r3, r0, #0
 80009b2:	d14b      	bne.n	8000a4c <xQueueReceive+0x26c>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80009b4:	6a3b      	ldr	r3, [r7, #32]
 80009b6:	0018      	movs	r0, r3
 80009b8:	f000 f912 	bl	8000be0 <prvIsQueueEmpty>
 80009bc:	1e03      	subs	r3, r0, #0
 80009be:	d03e      	beq.n	8000a3e <xQueueReceive+0x25e>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
 80009c0:	6a3b      	ldr	r3, [r7, #32]
 80009c2:	224c      	movs	r2, #76	@ 0x4c
 80009c4:	5c9b      	ldrb	r3, [r3, r2]
 80009c6:	2b04      	cmp	r3, #4
 80009c8:	d020      	beq.n	8000a0c <xQueueReceive+0x22c>
 80009ca:	dc25      	bgt.n	8000a18 <xQueueReceive+0x238>
 80009cc:	2b03      	cmp	r3, #3
 80009ce:	dc23      	bgt.n	8000a18 <xQueueReceive+0x238>
 80009d0:	2b02      	cmp	r3, #2
 80009d2:	da0c      	bge.n	80009ee <xQueueReceive+0x20e>
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d002      	beq.n	80009de <xQueueReceive+0x1fe>
 80009d8:	2b01      	cmp	r3, #1
 80009da:	d010      	beq.n	80009fe <xQueueReceive+0x21e>
 80009dc:	e01c      	b.n	8000a18 <xQueueReceive+0x238>
 80009de:	6a39      	ldr	r1, [r7, #32]
 80009e0:	687a      	ldr	r2, [r7, #4]
 80009e2:	6a3b      	ldr	r3, [r7, #32]
 80009e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80009e6:	2066      	movs	r0, #102	@ 0x66
 80009e8:	f002 fd56 	bl	8003498 <xTraceEventCreate3>
 80009ec:	e014      	b.n	8000a18 <xQueueReceive+0x238>
 80009ee:	6a39      	ldr	r1, [r7, #32]
 80009f0:	687a      	ldr	r2, [r7, #4]
 80009f2:	6a3b      	ldr	r3, [r7, #32]
 80009f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80009f6:	2067      	movs	r0, #103	@ 0x67
 80009f8:	f002 fd4e 	bl	8003498 <xTraceEventCreate3>
 80009fc:	e00c      	b.n	8000a18 <xQueueReceive+0x238>
 80009fe:	6a3b      	ldr	r3, [r7, #32]
 8000a00:	687a      	ldr	r2, [r7, #4]
 8000a02:	0019      	movs	r1, r3
 8000a04:	2068      	movs	r0, #104	@ 0x68
 8000a06:	f002 fccb 	bl	80033a0 <xTraceEventCreate2>
 8000a0a:	e005      	b.n	8000a18 <xQueueReceive+0x238>
 8000a0c:	6a3b      	ldr	r3, [r7, #32]
 8000a0e:	687a      	ldr	r2, [r7, #4]
 8000a10:	0019      	movs	r1, r3
 8000a12:	20f6      	movs	r0, #246	@ 0xf6
 8000a14:	f002 fcc4 	bl	80033a0 <xTraceEventCreate2>
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8000a18:	6a3b      	ldr	r3, [r7, #32]
 8000a1a:	3324      	adds	r3, #36	@ 0x24
 8000a1c:	687a      	ldr	r2, [r7, #4]
 8000a1e:	0011      	movs	r1, r2
 8000a20:	0018      	movs	r0, r3
 8000a22:	f000 fe2d 	bl	8001680 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8000a26:	6a3b      	ldr	r3, [r7, #32]
 8000a28:	0018      	movs	r0, r3
 8000a2a:	f000 f87b 	bl	8000b24 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8000a2e:	f000 fb89 	bl	8001144 <xTaskResumeAll>
 8000a32:	1e03      	subs	r3, r0, #0
 8000a34:	d000      	beq.n	8000a38 <xQueueReceive+0x258>
 8000a36:	e70a      	b.n	800084e <xQueueReceive+0x6e>
                {
                    portYIELD_WITHIN_API();
 8000a38:	f001 fc0a 	bl	8002250 <vPortYield>
 8000a3c:	e707      	b.n	800084e <xQueueReceive+0x6e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8000a3e:	6a3b      	ldr	r3, [r7, #32]
 8000a40:	0018      	movs	r0, r3
 8000a42:	f000 f86f 	bl	8000b24 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8000a46:	f000 fb7d 	bl	8001144 <xTaskResumeAll>
 8000a4a:	e700      	b.n	800084e <xQueueReceive+0x6e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8000a4c:	6a3b      	ldr	r3, [r7, #32]
 8000a4e:	0018      	movs	r0, r3
 8000a50:	f000 f868 	bl	8000b24 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8000a54:	f000 fb76 	bl	8001144 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000a58:	6a3b      	ldr	r3, [r7, #32]
 8000a5a:	0018      	movs	r0, r3
 8000a5c:	f000 f8c0 	bl	8000be0 <prvIsQueueEmpty>
 8000a60:	1e03      	subs	r3, r0, #0
 8000a62:	d100      	bne.n	8000a66 <xQueueReceive+0x286>
 8000a64:	e6f3      	b.n	800084e <xQueueReceive+0x6e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 8000a66:	6a3b      	ldr	r3, [r7, #32]
 8000a68:	224c      	movs	r2, #76	@ 0x4c
 8000a6a:	5c9b      	ldrb	r3, [r3, r2]
 8000a6c:	2b04      	cmp	r3, #4
 8000a6e:	d020      	beq.n	8000ab2 <xQueueReceive+0x2d2>
 8000a70:	dc25      	bgt.n	8000abe <xQueueReceive+0x2de>
 8000a72:	2b03      	cmp	r3, #3
 8000a74:	dc23      	bgt.n	8000abe <xQueueReceive+0x2de>
 8000a76:	2b02      	cmp	r3, #2
 8000a78:	da0c      	bge.n	8000a94 <xQueueReceive+0x2b4>
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d002      	beq.n	8000a84 <xQueueReceive+0x2a4>
 8000a7e:	2b01      	cmp	r3, #1
 8000a80:	d010      	beq.n	8000aa4 <xQueueReceive+0x2c4>
 8000a82:	e01c      	b.n	8000abe <xQueueReceive+0x2de>
 8000a84:	6a39      	ldr	r1, [r7, #32]
 8000a86:	687a      	ldr	r2, [r7, #4]
 8000a88:	6a3b      	ldr	r3, [r7, #32]
 8000a8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000a8c:	2063      	movs	r0, #99	@ 0x63
 8000a8e:	f002 fd03 	bl	8003498 <xTraceEventCreate3>
 8000a92:	e014      	b.n	8000abe <xQueueReceive+0x2de>
 8000a94:	6a39      	ldr	r1, [r7, #32]
 8000a96:	687a      	ldr	r2, [r7, #4]
 8000a98:	6a3b      	ldr	r3, [r7, #32]
 8000a9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000a9c:	2064      	movs	r0, #100	@ 0x64
 8000a9e:	f002 fcfb 	bl	8003498 <xTraceEventCreate3>
 8000aa2:	e00c      	b.n	8000abe <xQueueReceive+0x2de>
 8000aa4:	6a3b      	ldr	r3, [r7, #32]
 8000aa6:	687a      	ldr	r2, [r7, #4]
 8000aa8:	0019      	movs	r1, r3
 8000aaa:	2065      	movs	r0, #101	@ 0x65
 8000aac:	f002 fc78 	bl	80033a0 <xTraceEventCreate2>
 8000ab0:	e005      	b.n	8000abe <xQueueReceive+0x2de>
 8000ab2:	6a3b      	ldr	r3, [r7, #32]
 8000ab4:	687a      	ldr	r2, [r7, #4]
 8000ab6:	0019      	movs	r1, r3
 8000ab8:	20c8      	movs	r0, #200	@ 0xc8
 8000aba:	f002 fc71 	bl	80033a0 <xTraceEventCreate2>
                return errQUEUE_EMPTY;
 8000abe:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8000ac0:	0018      	movs	r0, r3
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	b00a      	add	sp, #40	@ 0x28
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	0000056b 	.word	0x0000056b
 8000acc:	08005f28 	.word	0x08005f28
 8000ad0:	0000056f 	.word	0x0000056f
 8000ad4:	00000574 	.word	0x00000574

08000ad8 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
 8000ae0:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d018      	beq.n	8000b1c <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	68da      	ldr	r2, [r3, #12]
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000af2:	18d2      	adds	r2, r2, r3
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	68da      	ldr	r2, [r3, #12]
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	689b      	ldr	r3, [r3, #8]
 8000b00:	429a      	cmp	r2, r3
 8000b02:	d303      	bcc.n	8000b0c <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681a      	ldr	r2, [r3, #0]
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	68d9      	ldr	r1, [r3, #12]
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b14:	683b      	ldr	r3, [r7, #0]
 8000b16:	0018      	movs	r0, r3
 8000b18:	f005 f9f0 	bl	8005efc <memcpy>
    }
}
 8000b1c:	46c0      	nop			@ (mov r8, r8)
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	b002      	add	sp, #8
 8000b22:	bd80      	pop	{r7, pc}

08000b24 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b084      	sub	sp, #16
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8000b2c:	f001 fba0 	bl	8002270 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8000b30:	230f      	movs	r3, #15
 8000b32:	18fb      	adds	r3, r7, r3
 8000b34:	687a      	ldr	r2, [r7, #4]
 8000b36:	2145      	movs	r1, #69	@ 0x45
 8000b38:	5c52      	ldrb	r2, [r2, r1]
 8000b3a:	701a      	strb	r2, [r3, #0]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8000b3c:	e013      	b.n	8000b66 <prvUnlockQueue+0x42>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d016      	beq.n	8000b74 <prvUnlockQueue+0x50>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	3324      	adds	r3, #36	@ 0x24
 8000b4a:	0018      	movs	r0, r3
 8000b4c:	f000 fe0e 	bl	800176c <xTaskRemoveFromEventList>
 8000b50:	1e03      	subs	r3, r0, #0
 8000b52:	d001      	beq.n	8000b58 <prvUnlockQueue+0x34>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8000b54:	f000 ff50 	bl	80019f8 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8000b58:	210f      	movs	r1, #15
 8000b5a:	187b      	adds	r3, r7, r1
 8000b5c:	781b      	ldrb	r3, [r3, #0]
 8000b5e:	3b01      	subs	r3, #1
 8000b60:	b2da      	uxtb	r2, r3
 8000b62:	187b      	adds	r3, r7, r1
 8000b64:	701a      	strb	r2, [r3, #0]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8000b66:	230f      	movs	r3, #15
 8000b68:	18fb      	adds	r3, r7, r3
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	b25b      	sxtb	r3, r3
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	dce5      	bgt.n	8000b3e <prvUnlockQueue+0x1a>
 8000b72:	e000      	b.n	8000b76 <prvUnlockQueue+0x52>
                    break;
 8000b74:	46c0      	nop			@ (mov r8, r8)
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	2245      	movs	r2, #69	@ 0x45
 8000b7a:	21ff      	movs	r1, #255	@ 0xff
 8000b7c:	5499      	strb	r1, [r3, r2]
    }
    taskEXIT_CRITICAL();
 8000b7e:	f001 fb89 	bl	8002294 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8000b82:	f001 fb75 	bl	8002270 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8000b86:	230e      	movs	r3, #14
 8000b88:	18fb      	adds	r3, r7, r3
 8000b8a:	687a      	ldr	r2, [r7, #4]
 8000b8c:	2144      	movs	r1, #68	@ 0x44
 8000b8e:	5c52      	ldrb	r2, [r2, r1]
 8000b90:	701a      	strb	r2, [r3, #0]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8000b92:	e013      	b.n	8000bbc <prvUnlockQueue+0x98>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	691b      	ldr	r3, [r3, #16]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d016      	beq.n	8000bca <prvUnlockQueue+0xa6>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	3310      	adds	r3, #16
 8000ba0:	0018      	movs	r0, r3
 8000ba2:	f000 fde3 	bl	800176c <xTaskRemoveFromEventList>
 8000ba6:	1e03      	subs	r3, r0, #0
 8000ba8:	d001      	beq.n	8000bae <prvUnlockQueue+0x8a>
                {
                    vTaskMissedYield();
 8000baa:	f000 ff25 	bl	80019f8 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8000bae:	210e      	movs	r1, #14
 8000bb0:	187b      	adds	r3, r7, r1
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	3b01      	subs	r3, #1
 8000bb6:	b2da      	uxtb	r2, r3
 8000bb8:	187b      	adds	r3, r7, r1
 8000bba:	701a      	strb	r2, [r3, #0]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8000bbc:	230e      	movs	r3, #14
 8000bbe:	18fb      	adds	r3, r7, r3
 8000bc0:	781b      	ldrb	r3, [r3, #0]
 8000bc2:	b25b      	sxtb	r3, r3
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	dce5      	bgt.n	8000b94 <prvUnlockQueue+0x70>
 8000bc8:	e000      	b.n	8000bcc <prvUnlockQueue+0xa8>
            }
            else
            {
                break;
 8000bca:	46c0      	nop			@ (mov r8, r8)
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	2244      	movs	r2, #68	@ 0x44
 8000bd0:	21ff      	movs	r1, #255	@ 0xff
 8000bd2:	5499      	strb	r1, [r3, r2]
    }
    taskEXIT_CRITICAL();
 8000bd4:	f001 fb5e 	bl	8002294 <vPortExitCritical>
}
 8000bd8:	46c0      	nop			@ (mov r8, r8)
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	b004      	add	sp, #16
 8000bde:	bd80      	pop	{r7, pc}

08000be0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b084      	sub	sp, #16
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8000be8:	f001 fb42 	bl	8002270 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d102      	bne.n	8000bfa <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	60fb      	str	r3, [r7, #12]
 8000bf8:	e001      	b.n	8000bfe <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8000bfe:	f001 fb49 	bl	8002294 <vPortExitCritical>

    return xReturn;
 8000c02:	68fb      	ldr	r3, [r7, #12]
}
 8000c04:	0018      	movs	r0, r3
 8000c06:	46bd      	mov	sp, r7
 8000c08:	b004      	add	sp, #16
 8000c0a:	bd80      	pop	{r7, pc}

08000c0c <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b084      	sub	sp, #16
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
 8000c14:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8000c16:	2300      	movs	r3, #0
 8000c18:	60bb      	str	r3, [r7, #8]

        configASSERT( xQueue );
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d105      	bne.n	8000c2c <vQueueAddToRegistry+0x20>
 8000c20:	4a20      	ldr	r2, [pc, #128]	@ (8000ca4 <vQueueAddToRegistry+0x98>)
 8000c22:	4b21      	ldr	r3, [pc, #132]	@ (8000ca8 <vQueueAddToRegistry+0x9c>)
 8000c24:	0011      	movs	r1, r2
 8000c26:	0018      	movs	r0, r3
 8000c28:	f004 fd2c 	bl	8005684 <vAssertCalled>

        if( pcQueueName != NULL )
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d025      	beq.n	8000c7e <vQueueAddToRegistry+0x72>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8000c32:	2300      	movs	r3, #0
 8000c34:	60fb      	str	r3, [r7, #12]
 8000c36:	e01f      	b.n	8000c78 <vQueueAddToRegistry+0x6c>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8000c38:	4a1c      	ldr	r2, [pc, #112]	@ (8000cac <vQueueAddToRegistry+0xa0>)
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	00db      	lsls	r3, r3, #3
 8000c3e:	18d3      	adds	r3, r2, r3
 8000c40:	3304      	adds	r3, #4
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	687a      	ldr	r2, [r7, #4]
 8000c46:	429a      	cmp	r2, r3
 8000c48:	d105      	bne.n	8000c56 <vQueueAddToRegistry+0x4a>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	00da      	lsls	r2, r3, #3
 8000c4e:	4b17      	ldr	r3, [pc, #92]	@ (8000cac <vQueueAddToRegistry+0xa0>)
 8000c50:	18d3      	adds	r3, r2, r3
 8000c52:	60bb      	str	r3, [r7, #8]
                    break;
 8000c54:	e013      	b.n	8000c7e <vQueueAddToRegistry+0x72>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8000c56:	68bb      	ldr	r3, [r7, #8]
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d10a      	bne.n	8000c72 <vQueueAddToRegistry+0x66>
 8000c5c:	4b13      	ldr	r3, [pc, #76]	@ (8000cac <vQueueAddToRegistry+0xa0>)
 8000c5e:	68fa      	ldr	r2, [r7, #12]
 8000c60:	00d2      	lsls	r2, r2, #3
 8000c62:	58d3      	ldr	r3, [r2, r3]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d104      	bne.n	8000c72 <vQueueAddToRegistry+0x66>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	00da      	lsls	r2, r3, #3
 8000c6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000cac <vQueueAddToRegistry+0xa0>)
 8000c6e:	18d3      	adds	r3, r2, r3
 8000c70:	60bb      	str	r3, [r7, #8]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	3301      	adds	r3, #1
 8000c76:	60fb      	str	r3, [r7, #12]
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	2b09      	cmp	r3, #9
 8000c7c:	d9dc      	bls.n	8000c38 <vQueueAddToRegistry+0x2c>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8000c7e:	68bb      	ldr	r3, [r7, #8]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d00b      	beq.n	8000c9c <vQueueAddToRegistry+0x90>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8000c84:	68bb      	ldr	r3, [r7, #8]
 8000c86:	683a      	ldr	r2, [r7, #0]
 8000c88:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8000c8a:	68bb      	ldr	r3, [r7, #8]
 8000c8c:	687a      	ldr	r2, [r7, #4]
 8000c8e:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8000c90:	683a      	ldr	r2, [r7, #0]
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	0011      	movs	r1, r2
 8000c96:	0018      	movs	r0, r3
 8000c98:	f003 fba1 	bl	80043de <xTraceObjectSetNameWithoutHandle>
        }
    }
 8000c9c:	46c0      	nop			@ (mov r8, r8)
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	b004      	add	sp, #16
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	00000ad8 	.word	0x00000ad8
 8000ca8:	08005f28 	.word	0x08005f28
 8000cac:	20000028 	.word	0x20000028

08000cb0 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b086      	sub	sp, #24
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	60f8      	str	r0, [r7, #12]
 8000cb8:	60b9      	str	r1, [r7, #8]
 8000cba:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8000cc0:	f001 fad6 	bl	8002270 <vPortEnterCritical>
 8000cc4:	697b      	ldr	r3, [r7, #20]
 8000cc6:	2244      	movs	r2, #68	@ 0x44
 8000cc8:	5c9b      	ldrb	r3, [r3, r2]
 8000cca:	b25b      	sxtb	r3, r3
 8000ccc:	3301      	adds	r3, #1
 8000cce:	d103      	bne.n	8000cd8 <vQueueWaitForMessageRestricted+0x28>
 8000cd0:	697b      	ldr	r3, [r7, #20]
 8000cd2:	2244      	movs	r2, #68	@ 0x44
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	5499      	strb	r1, [r3, r2]
 8000cd8:	697b      	ldr	r3, [r7, #20]
 8000cda:	2245      	movs	r2, #69	@ 0x45
 8000cdc:	5c9b      	ldrb	r3, [r3, r2]
 8000cde:	b25b      	sxtb	r3, r3
 8000ce0:	3301      	adds	r3, #1
 8000ce2:	d103      	bne.n	8000cec <vQueueWaitForMessageRestricted+0x3c>
 8000ce4:	697b      	ldr	r3, [r7, #20]
 8000ce6:	2245      	movs	r2, #69	@ 0x45
 8000ce8:	2100      	movs	r1, #0
 8000cea:	5499      	strb	r1, [r3, r2]
 8000cec:	f001 fad2 	bl	8002294 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8000cf0:	697b      	ldr	r3, [r7, #20]
 8000cf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d106      	bne.n	8000d06 <vQueueWaitForMessageRestricted+0x56>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	3324      	adds	r3, #36	@ 0x24
 8000cfc:	687a      	ldr	r2, [r7, #4]
 8000cfe:	68b9      	ldr	r1, [r7, #8]
 8000d00:	0018      	movs	r0, r3
 8000d02:	f000 fce3 	bl	80016cc <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8000d06:	697b      	ldr	r3, [r7, #20]
 8000d08:	0018      	movs	r0, r3
 8000d0a:	f7ff ff0b 	bl	8000b24 <prvUnlockQueue>
    }
 8000d0e:	46c0      	nop			@ (mov r8, r8)
 8000d10:	46bd      	mov	sp, r7
 8000d12:	b006      	add	sp, #24
 8000d14:	bd80      	pop	{r7, pc}

08000d16 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8000d16:	b590      	push	{r4, r7, lr}
 8000d18:	b08d      	sub	sp, #52	@ 0x34
 8000d1a:	af04      	add	r7, sp, #16
 8000d1c:	60f8      	str	r0, [r7, #12]
 8000d1e:	60b9      	str	r1, [r7, #8]
 8000d20:	603b      	str	r3, [r7, #0]
 8000d22:	1dbb      	adds	r3, r7, #6
 8000d24:	801a      	strh	r2, [r3, #0]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8000d26:	1dbb      	adds	r3, r7, #6
 8000d28:	881b      	ldrh	r3, [r3, #0]
 8000d2a:	009b      	lsls	r3, r3, #2
 8000d2c:	0018      	movs	r0, r3
 8000d2e:	f001 fb3f 	bl	80023b0 <pvPortMalloc>
 8000d32:	0003      	movs	r3, r0
 8000d34:	617b      	str	r3, [r7, #20]

            if( pxStack != NULL )
 8000d36:	697b      	ldr	r3, [r7, #20]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d016      	beq.n	8000d6a <xTaskCreate+0x54>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8000d3c:	2060      	movs	r0, #96	@ 0x60
 8000d3e:	f001 fb37 	bl	80023b0 <pvPortMalloc>
 8000d42:	0003      	movs	r3, r0
 8000d44:	61fb      	str	r3, [r7, #28]

                if( pxNewTCB != NULL )
 8000d46:	69fb      	ldr	r3, [r7, #28]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d009      	beq.n	8000d60 <xTaskCreate+0x4a>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8000d4c:	69fb      	ldr	r3, [r7, #28]
 8000d4e:	2260      	movs	r2, #96	@ 0x60
 8000d50:	2100      	movs	r1, #0
 8000d52:	0018      	movs	r0, r3
 8000d54:	f005 f8a6 	bl	8005ea4 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8000d58:	69fb      	ldr	r3, [r7, #28]
 8000d5a:	697a      	ldr	r2, [r7, #20]
 8000d5c:	631a      	str	r2, [r3, #48]	@ 0x30
 8000d5e:	e006      	b.n	8000d6e <xTaskCreate+0x58>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	0018      	movs	r0, r3
 8000d64:	f001 fb90 	bl	8002488 <vPortFree>
 8000d68:	e001      	b.n	8000d6e <xTaskCreate+0x58>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8000d6e:	69fb      	ldr	r3, [r7, #28]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d016      	beq.n	8000da2 <xTaskCreate+0x8c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8000d74:	1dbb      	adds	r3, r7, #6
 8000d76:	881a      	ldrh	r2, [r3, #0]
 8000d78:	683c      	ldr	r4, [r7, #0]
 8000d7a:	68b9      	ldr	r1, [r7, #8]
 8000d7c:	68f8      	ldr	r0, [r7, #12]
 8000d7e:	2300      	movs	r3, #0
 8000d80:	9303      	str	r3, [sp, #12]
 8000d82:	69fb      	ldr	r3, [r7, #28]
 8000d84:	9302      	str	r3, [sp, #8]
 8000d86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d88:	9301      	str	r3, [sp, #4]
 8000d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d8c:	9300      	str	r3, [sp, #0]
 8000d8e:	0023      	movs	r3, r4
 8000d90:	f000 f810 	bl	8000db4 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8000d94:	69fb      	ldr	r3, [r7, #28]
 8000d96:	0018      	movs	r0, r3
 8000d98:	f000 f89a 	bl	8000ed0 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	61bb      	str	r3, [r7, #24]
 8000da0:	e002      	b.n	8000da8 <xTaskCreate+0x92>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8000da2:	2301      	movs	r3, #1
 8000da4:	425b      	negs	r3, r3
 8000da6:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8000da8:	69bb      	ldr	r3, [r7, #24]
    }
 8000daa:	0018      	movs	r0, r3
 8000dac:	46bd      	mov	sp, r7
 8000dae:	b009      	add	sp, #36	@ 0x24
 8000db0:	bd90      	pop	{r4, r7, pc}
	...

08000db4 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b086      	sub	sp, #24
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	60f8      	str	r0, [r7, #12]
 8000dbc:	60b9      	str	r1, [r7, #8]
 8000dbe:	607a      	str	r2, [r7, #4]
 8000dc0:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8000dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000dc4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	009b      	lsls	r3, r3, #2
 8000dca:	001a      	movs	r2, r3
 8000dcc:	21a5      	movs	r1, #165	@ 0xa5
 8000dce:	f005 f869 	bl	8005ea4 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8000dd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000dd4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	4939      	ldr	r1, [pc, #228]	@ (8000ec0 <prvInitialiseNewTask+0x10c>)
 8000dda:	468c      	mov	ip, r1
 8000ddc:	4463      	add	r3, ip
 8000dde:	009b      	lsls	r3, r3, #2
 8000de0:	18d3      	adds	r3, r2, r3
 8000de2:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8000de4:	693b      	ldr	r3, [r7, #16]
 8000de6:	2207      	movs	r2, #7
 8000de8:	4393      	bics	r3, r2
 8000dea:	613b      	str	r3, [r7, #16]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8000dec:	693b      	ldr	r3, [r7, #16]
 8000dee:	2207      	movs	r2, #7
 8000df0:	4013      	ands	r3, r2
 8000df2:	d005      	beq.n	8000e00 <prvInitialiseNewTask+0x4c>
 8000df4:	4a33      	ldr	r2, [pc, #204]	@ (8000ec4 <prvInitialiseNewTask+0x110>)
 8000df6:	4b34      	ldr	r3, [pc, #208]	@ (8000ec8 <prvInitialiseNewTask+0x114>)
 8000df8:	0011      	movs	r1, r2
 8000dfa:	0018      	movs	r0, r3
 8000dfc:	f004 fc42 	bl	8005684 <vAssertCalled>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8000e00:	68bb      	ldr	r3, [r7, #8]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d01f      	beq.n	8000e46 <prvInitialiseNewTask+0x92>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8000e06:	2300      	movs	r3, #0
 8000e08:	617b      	str	r3, [r7, #20]
 8000e0a:	e013      	b.n	8000e34 <prvInitialiseNewTask+0x80>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8000e0c:	68ba      	ldr	r2, [r7, #8]
 8000e0e:	697b      	ldr	r3, [r7, #20]
 8000e10:	18d3      	adds	r3, r2, r3
 8000e12:	7818      	ldrb	r0, [r3, #0]
 8000e14:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000e16:	2134      	movs	r1, #52	@ 0x34
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	18d3      	adds	r3, r2, r3
 8000e1c:	185b      	adds	r3, r3, r1
 8000e1e:	1c02      	adds	r2, r0, #0
 8000e20:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8000e22:	68ba      	ldr	r2, [r7, #8]
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	18d3      	adds	r3, r2, r3
 8000e28:	781b      	ldrb	r3, [r3, #0]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d006      	beq.n	8000e3c <prvInitialiseNewTask+0x88>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8000e2e:	697b      	ldr	r3, [r7, #20]
 8000e30:	3301      	adds	r3, #1
 8000e32:	617b      	str	r3, [r7, #20]
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	2b0f      	cmp	r3, #15
 8000e38:	d9e8      	bls.n	8000e0c <prvInitialiseNewTask+0x58>
 8000e3a:	e000      	b.n	8000e3e <prvInitialiseNewTask+0x8a>
            {
                break;
 8000e3c:	46c0      	nop			@ (mov r8, r8)
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8000e3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e40:	2243      	movs	r2, #67	@ 0x43
 8000e42:	2100      	movs	r1, #0
 8000e44:	5499      	strb	r1, [r3, r2]
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8000e46:	6a3b      	ldr	r3, [r7, #32]
 8000e48:	2b04      	cmp	r3, #4
 8000e4a:	d905      	bls.n	8000e58 <prvInitialiseNewTask+0xa4>
 8000e4c:	4a1f      	ldr	r2, [pc, #124]	@ (8000ecc <prvInitialiseNewTask+0x118>)
 8000e4e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ec8 <prvInitialiseNewTask+0x114>)
 8000e50:	0011      	movs	r1, r2
 8000e52:	0018      	movs	r0, r3
 8000e54:	f004 fc16 	bl	8005684 <vAssertCalled>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8000e58:	6a3b      	ldr	r3, [r7, #32]
 8000e5a:	2b04      	cmp	r3, #4
 8000e5c:	d901      	bls.n	8000e62 <prvInitialiseNewTask+0xae>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8000e5e:	2304      	movs	r3, #4
 8000e60:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8000e62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e64:	6a3a      	ldr	r2, [r7, #32]
 8000e66:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8000e68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e6a:	6a3a      	ldr	r2, [r7, #32]
 8000e6c:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8000e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e70:	3304      	adds	r3, #4
 8000e72:	0018      	movs	r0, r3
 8000e74:	f7ff f9f2 	bl	800025c <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8000e78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e7a:	3318      	adds	r3, #24
 8000e7c:	0018      	movs	r0, r3
 8000e7e:	f7ff f9ed 	bl	800025c <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8000e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e84:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000e86:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000e88:	6a3b      	ldr	r3, [r7, #32]
 8000e8a:	2205      	movs	r2, #5
 8000e8c:	1ad2      	subs	r2, r2, r3
 8000e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e90:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8000e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e94:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000e96:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8000e98:	683a      	ldr	r2, [r7, #0]
 8000e9a:	68f9      	ldr	r1, [r7, #12]
 8000e9c:	693b      	ldr	r3, [r7, #16]
 8000e9e:	0018      	movs	r0, r3
 8000ea0:	f001 f946 	bl	8002130 <pxPortInitialiseStack>
 8000ea4:	0002      	movs	r2, r0
 8000ea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ea8:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8000eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d002      	beq.n	8000eb6 <prvInitialiseNewTask+0x102>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8000eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000eb2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000eb4:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8000eb6:	46c0      	nop			@ (mov r8, r8)
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	b006      	add	sp, #24
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	46c0      	nop			@ (mov r8, r8)
 8000ec0:	3fffffff 	.word	0x3fffffff
 8000ec4:	0000035d 	.word	0x0000035d
 8000ec8:	08005f40 	.word	0x08005f40
 8000ecc:	00000392 	.word	0x00000392

08000ed0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b084      	sub	sp, #16
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8000ed8:	f001 f9ca 	bl	8002270 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8000edc:	4b4a      	ldr	r3, [pc, #296]	@ (8001008 <prvAddNewTaskToReadyList+0x138>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	1c5a      	adds	r2, r3, #1
 8000ee2:	4b49      	ldr	r3, [pc, #292]	@ (8001008 <prvAddNewTaskToReadyList+0x138>)
 8000ee4:	601a      	str	r2, [r3, #0]

        if( pxCurrentTCB == NULL )
 8000ee6:	4b49      	ldr	r3, [pc, #292]	@ (800100c <prvAddNewTaskToReadyList+0x13c>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d109      	bne.n	8000f02 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8000eee:	4b47      	ldr	r3, [pc, #284]	@ (800100c <prvAddNewTaskToReadyList+0x13c>)
 8000ef0:	687a      	ldr	r2, [r7, #4]
 8000ef2:	601a      	str	r2, [r3, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8000ef4:	4b44      	ldr	r3, [pc, #272]	@ (8001008 <prvAddNewTaskToReadyList+0x138>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	2b01      	cmp	r3, #1
 8000efa:	d110      	bne.n	8000f1e <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8000efc:	f000 fd96 	bl	8001a2c <prvInitialiseTaskLists>
 8000f00:	e00d      	b.n	8000f1e <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8000f02:	4b43      	ldr	r3, [pc, #268]	@ (8001010 <prvAddNewTaskToReadyList+0x140>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d109      	bne.n	8000f1e <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8000f0a:	4b40      	ldr	r3, [pc, #256]	@ (800100c <prvAddNewTaskToReadyList+0x13c>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f14:	429a      	cmp	r2, r3
 8000f16:	d802      	bhi.n	8000f1e <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8000f18:	4b3c      	ldr	r3, [pc, #240]	@ (800100c <prvAddNewTaskToReadyList+0x13c>)
 8000f1a:	687a      	ldr	r2, [r7, #4]
 8000f1c:	601a      	str	r2, [r3, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8000f1e:	4b3d      	ldr	r3, [pc, #244]	@ (8001014 <prvAddNewTaskToReadyList+0x144>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	1c5a      	adds	r2, r3, #1
 8000f24:	4b3b      	ldr	r3, [pc, #236]	@ (8001014 <prvAddNewTaskToReadyList+0x144>)
 8000f26:	601a      	str	r2, [r3, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8000f28:	4b3a      	ldr	r3, [pc, #232]	@ (8001014 <prvAddNewTaskToReadyList+0x144>)
 8000f2a:	681a      	ldr	r2, [r3, #0]
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	645a      	str	r2, [r3, #68]	@ 0x44
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d011      	beq.n	8000f5a <prvAddNewTaskToReadyList+0x8a>
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d00e      	beq.n	8000f5a <prvAddNewTaskToReadyList+0x8a>
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	3334      	adds	r3, #52	@ 0x34
 8000f40:	001a      	movs	r2, r3
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f46:	6879      	ldr	r1, [r7, #4]
 8000f48:	2010      	movs	r0, #16
 8000f4a:	f003 fa2f 	bl	80043ac <xTraceObjectRegisterWithoutHandle>
 8000f4e:	1e03      	subs	r3, r0, #0
 8000f50:	d103      	bne.n	8000f5a <prvAddNewTaskToReadyList+0x8a>
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	0018      	movs	r0, r3
 8000f56:	f003 fc7d 	bl	8004854 <xTraceStackMonitorAdd>

        prvAddTaskToReadyList( pxNewTCB );
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	0019      	movs	r1, r3
 8000f5e:	2030      	movs	r0, #48	@ 0x30
 8000f60:	f002 f9a6 	bl	80032b0 <xTraceEventCreate1>
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000f68:	4b2b      	ldr	r3, [pc, #172]	@ (8001018 <prvAddNewTaskToReadyList+0x148>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	429a      	cmp	r2, r3
 8000f6e:	d903      	bls.n	8000f78 <prvAddNewTaskToReadyList+0xa8>
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000f74:	4b28      	ldr	r3, [pc, #160]	@ (8001018 <prvAddNewTaskToReadyList+0x148>)
 8000f76:	601a      	str	r2, [r3, #0]
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000f7c:	4927      	ldr	r1, [pc, #156]	@ (800101c <prvAddNewTaskToReadyList+0x14c>)
 8000f7e:	0013      	movs	r3, r2
 8000f80:	009b      	lsls	r3, r3, #2
 8000f82:	189b      	adds	r3, r3, r2
 8000f84:	009b      	lsls	r3, r3, #2
 8000f86:	18cb      	adds	r3, r1, r3
 8000f88:	3304      	adds	r3, #4
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	60fb      	str	r3, [r7, #12]
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	68fa      	ldr	r2, [r7, #12]
 8000f92:	609a      	str	r2, [r3, #8]
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	689a      	ldr	r2, [r3, #8]
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	60da      	str	r2, [r3, #12]
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	689b      	ldr	r3, [r3, #8]
 8000fa0:	687a      	ldr	r2, [r7, #4]
 8000fa2:	3204      	adds	r2, #4
 8000fa4:	605a      	str	r2, [r3, #4]
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	1d1a      	adds	r2, r3, #4
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	609a      	str	r2, [r3, #8]
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000fb2:	0013      	movs	r3, r2
 8000fb4:	009b      	lsls	r3, r3, #2
 8000fb6:	189b      	adds	r3, r3, r2
 8000fb8:	009b      	lsls	r3, r3, #2
 8000fba:	4a18      	ldr	r2, [pc, #96]	@ (800101c <prvAddNewTaskToReadyList+0x14c>)
 8000fbc:	189a      	adds	r2, r3, r2
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	615a      	str	r2, [r3, #20]
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000fc6:	4915      	ldr	r1, [pc, #84]	@ (800101c <prvAddNewTaskToReadyList+0x14c>)
 8000fc8:	0013      	movs	r3, r2
 8000fca:	009b      	lsls	r3, r3, #2
 8000fcc:	189b      	adds	r3, r3, r2
 8000fce:	009b      	lsls	r3, r3, #2
 8000fd0:	585b      	ldr	r3, [r3, r1]
 8000fd2:	1c58      	adds	r0, r3, #1
 8000fd4:	4911      	ldr	r1, [pc, #68]	@ (800101c <prvAddNewTaskToReadyList+0x14c>)
 8000fd6:	0013      	movs	r3, r2
 8000fd8:	009b      	lsls	r3, r3, #2
 8000fda:	189b      	adds	r3, r3, r2
 8000fdc:	009b      	lsls	r3, r3, #2
 8000fde:	5058      	str	r0, [r3, r1]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8000fe0:	f001 f958 	bl	8002294 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8000fe4:	4b0a      	ldr	r3, [pc, #40]	@ (8001010 <prvAddNewTaskToReadyList+0x140>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d008      	beq.n	8000ffe <prvAddNewTaskToReadyList+0x12e>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8000fec:	4b07      	ldr	r3, [pc, #28]	@ (800100c <prvAddNewTaskToReadyList+0x13c>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ff6:	429a      	cmp	r2, r3
 8000ff8:	d201      	bcs.n	8000ffe <prvAddNewTaskToReadyList+0x12e>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8000ffa:	f001 f929 	bl	8002250 <vPortYield>
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8000ffe:	46c0      	nop			@ (mov r8, r8)
 8001000:	46bd      	mov	sp, r7
 8001002:	b004      	add	sp, #16
 8001004:	bd80      	pop	{r7, pc}
 8001006:	46c0      	nop			@ (mov r8, r8)
 8001008:	20000124 	.word	0x20000124
 800100c:	20000078 	.word	0x20000078
 8001010:	20000130 	.word	0x20000130
 8001014:	20000140 	.word	0x20000140
 8001018:	2000012c 	.word	0x2000012c
 800101c:	2000007c 	.word	0x2000007c

08001020 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8001028:	2300      	movs	r3, #0
 800102a:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d019      	beq.n	8001066 <vTaskDelay+0x46>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 8001032:	4b11      	ldr	r3, [pc, #68]	@ (8001078 <vTaskDelay+0x58>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d005      	beq.n	8001046 <vTaskDelay+0x26>
 800103a:	4a10      	ldr	r2, [pc, #64]	@ (800107c <vTaskDelay+0x5c>)
 800103c:	4b10      	ldr	r3, [pc, #64]	@ (8001080 <vTaskDelay+0x60>)
 800103e:	0011      	movs	r1, r2
 8001040:	0018      	movs	r0, r3
 8001042:	f004 fb1f 	bl	8005684 <vAssertCalled>
            vTaskSuspendAll();
 8001046:	f000 f871 	bl	800112c <vTaskSuspendAll>
            {
                traceTASK_DELAY();
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	0019      	movs	r1, r3
 800104e:	207a      	movs	r0, #122	@ 0x7a
 8001050:	f002 f92e 	bl	80032b0 <xTraceEventCreate1>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	2100      	movs	r1, #0
 8001058:	0018      	movs	r0, r3
 800105a:	f000 fd91 	bl	8001b80 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 800105e:	f000 f871 	bl	8001144 <xTaskResumeAll>
 8001062:	0003      	movs	r3, r0
 8001064:	60fb      	str	r3, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d101      	bne.n	8001070 <vTaskDelay+0x50>
        {
            portYIELD_WITHIN_API();
 800106c:	f001 f8f0 	bl	8002250 <vPortYield>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8001070:	46c0      	nop			@ (mov r8, r8)
 8001072:	46bd      	mov	sp, r7
 8001074:	b004      	add	sp, #16
 8001076:	bd80      	pop	{r7, pc}
 8001078:	2000014c 	.word	0x2000014c
 800107c:	0000051c 	.word	0x0000051c
 8001080:	08005f40 	.word	0x08005f40

08001084 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b084      	sub	sp, #16
 8001088:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 800108a:	491e      	ldr	r1, [pc, #120]	@ (8001104 <vTaskStartScheduler+0x80>)
 800108c:	481e      	ldr	r0, [pc, #120]	@ (8001108 <vTaskStartScheduler+0x84>)
 800108e:	4b1f      	ldr	r3, [pc, #124]	@ (800110c <vTaskStartScheduler+0x88>)
 8001090:	9301      	str	r3, [sp, #4]
 8001092:	2300      	movs	r3, #0
 8001094:	9300      	str	r3, [sp, #0]
 8001096:	2300      	movs	r3, #0
 8001098:	2280      	movs	r2, #128	@ 0x80
 800109a:	f7ff fe3c 	bl	8000d16 <xTaskCreate>
 800109e:	0003      	movs	r3, r0
 80010a0:	607b      	str	r3, [r7, #4]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	2b01      	cmp	r3, #1
 80010a6:	d103      	bne.n	80010b0 <vTaskStartScheduler+0x2c>
        {
            xReturn = xTimerCreateTimerTask();
 80010a8:	f000 fdae 	bl	8001c08 <xTimerCreateTimerTask>
 80010ac:	0003      	movs	r3, r0
 80010ae:	607b      	str	r3, [r7, #4]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	2b01      	cmp	r3, #1
 80010b4:	d116      	bne.n	80010e4 <vTaskStartScheduler+0x60>
        /* Interrupts are turned off here, to ensure a tick does not occur
         * before or during the call to xPortStartScheduler().  The stacks of
         * the created tasks contain a status word with interrupts switched on
         * so interrupts will automatically get re-enabled when the first task
         * starts to run. */
        portDISABLE_INTERRUPTS();
 80010b6:	b672      	cpsid	i
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 80010b8:	4b15      	ldr	r3, [pc, #84]	@ (8001110 <vTaskStartScheduler+0x8c>)
 80010ba:	2201      	movs	r2, #1
 80010bc:	4252      	negs	r2, r2
 80010be:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80010c0:	4b14      	ldr	r3, [pc, #80]	@ (8001114 <vTaskStartScheduler+0x90>)
 80010c2:	2201      	movs	r2, #1
 80010c4:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80010c6:	4b14      	ldr	r3, [pc, #80]	@ (8001118 <vTaskStartScheduler+0x94>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 80010cc:	4b13      	ldr	r3, [pc, #76]	@ (800111c <vTaskStartScheduler+0x98>)
 80010ce:	681a      	ldr	r2, [r3, #0]
 80010d0:	4b12      	ldr	r3, [pc, #72]	@ (800111c <vTaskStartScheduler+0x98>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010d6:	0019      	movs	r1, r3
 80010d8:	0010      	movs	r0, r2
 80010da:	f004 f8b9 	bl	8005250 <xTraceTaskSwitch>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 80010de:	f001 f893 	bl	8002208 <xPortStartScheduler>
 80010e2:	e008      	b.n	80010f6 <vTaskStartScheduler+0x72>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	3301      	adds	r3, #1
 80010e8:	d105      	bne.n	80010f6 <vTaskStartScheduler+0x72>
 80010ea:	4a0d      	ldr	r2, [pc, #52]	@ (8001120 <vTaskStartScheduler+0x9c>)
 80010ec:	4b0d      	ldr	r3, [pc, #52]	@ (8001124 <vTaskStartScheduler+0xa0>)
 80010ee:	0011      	movs	r1, r2
 80010f0:	0018      	movs	r0, r3
 80010f2:	f004 fac7 	bl	8005684 <vAssertCalled>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80010f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001128 <vTaskStartScheduler+0xa4>)
 80010f8:	681b      	ldr	r3, [r3, #0]
}
 80010fa:	46c0      	nop			@ (mov r8, r8)
 80010fc:	46bd      	mov	sp, r7
 80010fe:	b002      	add	sp, #8
 8001100:	bd80      	pop	{r7, pc}
 8001102:	46c0      	nop			@ (mov r8, r8)
 8001104:	08005f54 	.word	0x08005f54
 8001108:	08001a0d 	.word	0x08001a0d
 800110c:	20000148 	.word	0x20000148
 8001110:	20000144 	.word	0x20000144
 8001114:	20000130 	.word	0x20000130
 8001118:	20000128 	.word	0x20000128
 800111c:	20000078 	.word	0x20000078
 8001120:	00000812 	.word	0x00000812
 8001124:	08005f40 	.word	0x08005f40
 8001128:	20000000 	.word	0x20000000

0800112c <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8001130:	4b03      	ldr	r3, [pc, #12]	@ (8001140 <vTaskSuspendAll+0x14>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	1c5a      	adds	r2, r3, #1
 8001136:	4b02      	ldr	r3, [pc, #8]	@ (8001140 <vTaskSuspendAll+0x14>)
 8001138:	601a      	str	r2, [r3, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800113a:	46c0      	nop			@ (mov r8, r8)
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	2000014c 	.word	0x2000014c

08001144 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b086      	sub	sp, #24
 8001148:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800114a:	2300      	movs	r3, #0
 800114c:	617b      	str	r3, [r7, #20]
    BaseType_t xAlreadyYielded = pdFALSE;
 800114e:	2300      	movs	r3, #0
 8001150:	613b      	str	r3, [r7, #16]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8001152:	4b6d      	ldr	r3, [pc, #436]	@ (8001308 <xTaskResumeAll+0x1c4>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d105      	bne.n	8001166 <xTaskResumeAll+0x22>
 800115a:	4a6c      	ldr	r2, [pc, #432]	@ (800130c <xTaskResumeAll+0x1c8>)
 800115c:	4b6c      	ldr	r3, [pc, #432]	@ (8001310 <xTaskResumeAll+0x1cc>)
 800115e:	0011      	movs	r1, r2
 8001160:	0018      	movs	r0, r3
 8001162:	f004 fa8f 	bl	8005684 <vAssertCalled>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8001166:	f001 f883 	bl	8002270 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 800116a:	4b67      	ldr	r3, [pc, #412]	@ (8001308 <xTaskResumeAll+0x1c4>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	1e5a      	subs	r2, r3, #1
 8001170:	4b65      	ldr	r3, [pc, #404]	@ (8001308 <xTaskResumeAll+0x1c4>)
 8001172:	601a      	str	r2, [r3, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001174:	4b64      	ldr	r3, [pc, #400]	@ (8001308 <xTaskResumeAll+0x1c4>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d000      	beq.n	800117e <xTaskResumeAll+0x3a>
 800117c:	e0bc      	b.n	80012f8 <xTaskResumeAll+0x1b4>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800117e:	4b65      	ldr	r3, [pc, #404]	@ (8001314 <xTaskResumeAll+0x1d0>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d100      	bne.n	8001188 <xTaskResumeAll+0x44>
 8001186:	e0b7      	b.n	80012f8 <xTaskResumeAll+0x1b4>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001188:	e08e      	b.n	80012a8 <xTaskResumeAll+0x164>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800118a:	4b63      	ldr	r3, [pc, #396]	@ (8001318 <xTaskResumeAll+0x1d4>)
 800118c:	68db      	ldr	r3, [r3, #12]
 800118e:	68db      	ldr	r3, [r3, #12]
 8001190:	617b      	str	r3, [r7, #20]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001196:	60bb      	str	r3, [r7, #8]
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	69db      	ldr	r3, [r3, #28]
 800119c:	697a      	ldr	r2, [r7, #20]
 800119e:	6a12      	ldr	r2, [r2, #32]
 80011a0:	609a      	str	r2, [r3, #8]
 80011a2:	697b      	ldr	r3, [r7, #20]
 80011a4:	6a1b      	ldr	r3, [r3, #32]
 80011a6:	697a      	ldr	r2, [r7, #20]
 80011a8:	69d2      	ldr	r2, [r2, #28]
 80011aa:	605a      	str	r2, [r3, #4]
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	685a      	ldr	r2, [r3, #4]
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	3318      	adds	r3, #24
 80011b4:	429a      	cmp	r2, r3
 80011b6:	d103      	bne.n	80011c0 <xTaskResumeAll+0x7c>
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	6a1a      	ldr	r2, [r3, #32]
 80011bc:	68bb      	ldr	r3, [r7, #8]
 80011be:	605a      	str	r2, [r3, #4]
 80011c0:	697b      	ldr	r3, [r7, #20]
 80011c2:	2200      	movs	r2, #0
 80011c4:	629a      	str	r2, [r3, #40]	@ 0x28
 80011c6:	68bb      	ldr	r3, [r7, #8]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	1e5a      	subs	r2, r3, #1
 80011cc:	68bb      	ldr	r3, [r7, #8]
 80011ce:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	695b      	ldr	r3, [r3, #20]
 80011d4:	607b      	str	r3, [r7, #4]
 80011d6:	697b      	ldr	r3, [r7, #20]
 80011d8:	689b      	ldr	r3, [r3, #8]
 80011da:	697a      	ldr	r2, [r7, #20]
 80011dc:	68d2      	ldr	r2, [r2, #12]
 80011de:	609a      	str	r2, [r3, #8]
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	697a      	ldr	r2, [r7, #20]
 80011e6:	6892      	ldr	r2, [r2, #8]
 80011e8:	605a      	str	r2, [r3, #4]
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	685a      	ldr	r2, [r3, #4]
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	3304      	adds	r3, #4
 80011f2:	429a      	cmp	r2, r3
 80011f4:	d103      	bne.n	80011fe <xTaskResumeAll+0xba>
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	68da      	ldr	r2, [r3, #12]
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	605a      	str	r2, [r3, #4]
 80011fe:	697b      	ldr	r3, [r7, #20]
 8001200:	2200      	movs	r2, #0
 8001202:	615a      	str	r2, [r3, #20]
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	1e5a      	subs	r2, r3, #1
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	0019      	movs	r1, r3
 8001212:	2030      	movs	r0, #48	@ 0x30
 8001214:	f002 f84c 	bl	80032b0 <xTraceEventCreate1>
 8001218:	697b      	ldr	r3, [r7, #20]
 800121a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800121c:	4b3f      	ldr	r3, [pc, #252]	@ (800131c <xTaskResumeAll+0x1d8>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	429a      	cmp	r2, r3
 8001222:	d903      	bls.n	800122c <xTaskResumeAll+0xe8>
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001228:	4b3c      	ldr	r3, [pc, #240]	@ (800131c <xTaskResumeAll+0x1d8>)
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001230:	493b      	ldr	r1, [pc, #236]	@ (8001320 <xTaskResumeAll+0x1dc>)
 8001232:	0013      	movs	r3, r2
 8001234:	009b      	lsls	r3, r3, #2
 8001236:	189b      	adds	r3, r3, r2
 8001238:	009b      	lsls	r3, r3, #2
 800123a:	18cb      	adds	r3, r1, r3
 800123c:	3304      	adds	r3, #4
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	603b      	str	r3, [r7, #0]
 8001242:	697b      	ldr	r3, [r7, #20]
 8001244:	683a      	ldr	r2, [r7, #0]
 8001246:	609a      	str	r2, [r3, #8]
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	689a      	ldr	r2, [r3, #8]
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	60da      	str	r2, [r3, #12]
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	689b      	ldr	r3, [r3, #8]
 8001254:	697a      	ldr	r2, [r7, #20]
 8001256:	3204      	adds	r2, #4
 8001258:	605a      	str	r2, [r3, #4]
 800125a:	697b      	ldr	r3, [r7, #20]
 800125c:	1d1a      	adds	r2, r3, #4
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	609a      	str	r2, [r3, #8]
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001266:	0013      	movs	r3, r2
 8001268:	009b      	lsls	r3, r3, #2
 800126a:	189b      	adds	r3, r3, r2
 800126c:	009b      	lsls	r3, r3, #2
 800126e:	4a2c      	ldr	r2, [pc, #176]	@ (8001320 <xTaskResumeAll+0x1dc>)
 8001270:	189a      	adds	r2, r3, r2
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	615a      	str	r2, [r3, #20]
 8001276:	697b      	ldr	r3, [r7, #20]
 8001278:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800127a:	4929      	ldr	r1, [pc, #164]	@ (8001320 <xTaskResumeAll+0x1dc>)
 800127c:	0013      	movs	r3, r2
 800127e:	009b      	lsls	r3, r3, #2
 8001280:	189b      	adds	r3, r3, r2
 8001282:	009b      	lsls	r3, r3, #2
 8001284:	585b      	ldr	r3, [r3, r1]
 8001286:	1c58      	adds	r0, r3, #1
 8001288:	4925      	ldr	r1, [pc, #148]	@ (8001320 <xTaskResumeAll+0x1dc>)
 800128a:	0013      	movs	r3, r2
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	189b      	adds	r3, r3, r2
 8001290:	009b      	lsls	r3, r3, #2
 8001292:	5058      	str	r0, [r3, r1]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001298:	4b22      	ldr	r3, [pc, #136]	@ (8001324 <xTaskResumeAll+0x1e0>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800129e:	429a      	cmp	r2, r3
 80012a0:	d302      	bcc.n	80012a8 <xTaskResumeAll+0x164>
                    {
                        xYieldPending = pdTRUE;
 80012a2:	4b21      	ldr	r3, [pc, #132]	@ (8001328 <xTaskResumeAll+0x1e4>)
 80012a4:	2201      	movs	r2, #1
 80012a6:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80012a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001318 <xTaskResumeAll+0x1d4>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d000      	beq.n	80012b2 <xTaskResumeAll+0x16e>
 80012b0:	e76b      	b.n	800118a <xTaskResumeAll+0x46>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d001      	beq.n	80012bc <xTaskResumeAll+0x178>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80012b8:	f000 fc2c 	bl	8001b14 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80012bc:	4b1b      	ldr	r3, [pc, #108]	@ (800132c <xTaskResumeAll+0x1e8>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	60fb      	str	r3, [r7, #12]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d00f      	beq.n	80012e8 <xTaskResumeAll+0x1a4>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80012c8:	f000 f84a 	bl	8001360 <xTaskIncrementTick>
 80012cc:	1e03      	subs	r3, r0, #0
 80012ce:	d002      	beq.n	80012d6 <xTaskResumeAll+0x192>
                            {
                                xYieldPending = pdTRUE;
 80012d0:	4b15      	ldr	r3, [pc, #84]	@ (8001328 <xTaskResumeAll+0x1e4>)
 80012d2:	2201      	movs	r2, #1
 80012d4:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	3b01      	subs	r3, #1
 80012da:	60fb      	str	r3, [r7, #12]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d1f2      	bne.n	80012c8 <xTaskResumeAll+0x184>

                        xPendedTicks = 0;
 80012e2:	4b12      	ldr	r3, [pc, #72]	@ (800132c <xTaskResumeAll+0x1e8>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 80012e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001328 <xTaskResumeAll+0x1e4>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d003      	beq.n	80012f8 <xTaskResumeAll+0x1b4>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 80012f0:	2301      	movs	r3, #1
 80012f2:	613b      	str	r3, [r7, #16]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 80012f4:	f000 ffac 	bl	8002250 <vPortYield>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 80012f8:	f000 ffcc 	bl	8002294 <vPortExitCritical>

    return xAlreadyYielded;
 80012fc:	693b      	ldr	r3, [r7, #16]
}
 80012fe:	0018      	movs	r0, r3
 8001300:	46bd      	mov	sp, r7
 8001302:	b006      	add	sp, #24
 8001304:	bd80      	pop	{r7, pc}
 8001306:	46c0      	nop			@ (mov r8, r8)
 8001308:	2000014c 	.word	0x2000014c
 800130c:	00000885 	.word	0x00000885
 8001310:	08005f40 	.word	0x08005f40
 8001314:	20000124 	.word	0x20000124
 8001318:	20000110 	.word	0x20000110
 800131c:	2000012c 	.word	0x2000012c
 8001320:	2000007c 	.word	0x2000007c
 8001324:	20000078 	.word	0x20000078
 8001328:	20000138 	.word	0x20000138
 800132c:	20000134 	.word	0x20000134

08001330 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8001336:	4b04      	ldr	r3, [pc, #16]	@ (8001348 <xTaskGetTickCount+0x18>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 800133c:	687b      	ldr	r3, [r7, #4]
}
 800133e:	0018      	movs	r0, r3
 8001340:	46bd      	mov	sp, r7
 8001342:	b002      	add	sp, #8
 8001344:	bd80      	pop	{r7, pc}
 8001346:	46c0      	nop			@ (mov r8, r8)
 8001348:	20000128 	.word	0x20000128

0800134c <uxTaskGetNumberOfTasks>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    return uxCurrentNumberOfTasks;
 8001350:	4b02      	ldr	r3, [pc, #8]	@ (800135c <uxTaskGetNumberOfTasks+0x10>)
 8001352:	681b      	ldr	r3, [r3, #0]
}
 8001354:	0018      	movs	r0, r3
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	46c0      	nop			@ (mov r8, r8)
 800135c:	20000124 	.word	0x20000124

08001360 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b088      	sub	sp, #32
 8001364:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8001366:	2300      	movs	r3, #0
 8001368:	61fb      	str	r3, [r7, #28]

    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );
 800136a:	4b7d      	ldr	r3, [pc, #500]	@ (8001560 <xTaskIncrementTick+0x200>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	2b01      	cmp	r3, #1
 8001370:	d003      	beq.n	800137a <xTaskIncrementTick+0x1a>
 8001372:	4b7c      	ldr	r3, [pc, #496]	@ (8001564 <xTaskIncrementTick+0x204>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d105      	bne.n	8001386 <xTaskIncrementTick+0x26>
 800137a:	4b7b      	ldr	r3, [pc, #492]	@ (8001568 <xTaskIncrementTick+0x208>)
 800137c:	681a      	ldr	r2, [r3, #0]
 800137e:	4b7b      	ldr	r3, [pc, #492]	@ (800156c <xTaskIncrementTick+0x20c>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	3201      	adds	r2, #1
 8001384:	619a      	str	r2, [r3, #24]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001386:	4b76      	ldr	r3, [pc, #472]	@ (8001560 <xTaskIncrementTick+0x200>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d000      	beq.n	8001390 <xTaskIncrementTick+0x30>
 800138e:	e0dc      	b.n	800154a <xTaskIncrementTick+0x1ea>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001390:	4b75      	ldr	r3, [pc, #468]	@ (8001568 <xTaskIncrementTick+0x208>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	3301      	adds	r3, #1
 8001396:	61bb      	str	r3, [r7, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8001398:	4b73      	ldr	r3, [pc, #460]	@ (8001568 <xTaskIncrementTick+0x208>)
 800139a:	69ba      	ldr	r2, [r7, #24]
 800139c:	601a      	str	r2, [r3, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800139e:	69bb      	ldr	r3, [r7, #24]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d11b      	bne.n	80013dc <xTaskIncrementTick+0x7c>
        {
            taskSWITCH_DELAYED_LISTS();
 80013a4:	4b72      	ldr	r3, [pc, #456]	@ (8001570 <xTaskIncrementTick+0x210>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d005      	beq.n	80013ba <xTaskIncrementTick+0x5a>
 80013ae:	4a71      	ldr	r2, [pc, #452]	@ (8001574 <xTaskIncrementTick+0x214>)
 80013b0:	4b71      	ldr	r3, [pc, #452]	@ (8001578 <xTaskIncrementTick+0x218>)
 80013b2:	0011      	movs	r1, r2
 80013b4:	0018      	movs	r0, r3
 80013b6:	f004 f965 	bl	8005684 <vAssertCalled>
 80013ba:	4b6d      	ldr	r3, [pc, #436]	@ (8001570 <xTaskIncrementTick+0x210>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	617b      	str	r3, [r7, #20]
 80013c0:	4b6e      	ldr	r3, [pc, #440]	@ (800157c <xTaskIncrementTick+0x21c>)
 80013c2:	681a      	ldr	r2, [r3, #0]
 80013c4:	4b6a      	ldr	r3, [pc, #424]	@ (8001570 <xTaskIncrementTick+0x210>)
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	4b6c      	ldr	r3, [pc, #432]	@ (800157c <xTaskIncrementTick+0x21c>)
 80013ca:	697a      	ldr	r2, [r7, #20]
 80013cc:	601a      	str	r2, [r3, #0]
 80013ce:	4b6c      	ldr	r3, [pc, #432]	@ (8001580 <xTaskIncrementTick+0x220>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	1c5a      	adds	r2, r3, #1
 80013d4:	4b6a      	ldr	r3, [pc, #424]	@ (8001580 <xTaskIncrementTick+0x220>)
 80013d6:	601a      	str	r2, [r3, #0]
 80013d8:	f000 fb9c 	bl	8001b14 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80013dc:	4b69      	ldr	r3, [pc, #420]	@ (8001584 <xTaskIncrementTick+0x224>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	69ba      	ldr	r2, [r7, #24]
 80013e2:	429a      	cmp	r2, r3
 80013e4:	d200      	bcs.n	80013e8 <xTaskIncrementTick+0x88>
 80013e6:	e0a9      	b.n	800153c <xTaskIncrementTick+0x1dc>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80013e8:	4b61      	ldr	r3, [pc, #388]	@ (8001570 <xTaskIncrementTick+0x210>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d104      	bne.n	80013fc <xTaskIncrementTick+0x9c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80013f2:	4b64      	ldr	r3, [pc, #400]	@ (8001584 <xTaskIncrementTick+0x224>)
 80013f4:	2201      	movs	r2, #1
 80013f6:	4252      	negs	r2, r2
 80013f8:	601a      	str	r2, [r3, #0]
                    break;
 80013fa:	e09f      	b.n	800153c <xTaskIncrementTick+0x1dc>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80013fc:	4b5c      	ldr	r3, [pc, #368]	@ (8001570 <xTaskIncrementTick+0x210>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	68db      	ldr	r3, [r3, #12]
 8001402:	68db      	ldr	r3, [r3, #12]
 8001404:	613b      	str	r3, [r7, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001406:	693b      	ldr	r3, [r7, #16]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	60fb      	str	r3, [r7, #12]

                    if( xConstTickCount < xItemValue )
 800140c:	69ba      	ldr	r2, [r7, #24]
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	429a      	cmp	r2, r3
 8001412:	d203      	bcs.n	800141c <xTaskIncrementTick+0xbc>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8001414:	4b5b      	ldr	r3, [pc, #364]	@ (8001584 <xTaskIncrementTick+0x224>)
 8001416:	68fa      	ldr	r2, [r7, #12]
 8001418:	601a      	str	r2, [r3, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 800141a:	e08f      	b.n	800153c <xTaskIncrementTick+0x1dc>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800141c:	693b      	ldr	r3, [r7, #16]
 800141e:	695b      	ldr	r3, [r3, #20]
 8001420:	60bb      	str	r3, [r7, #8]
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	689b      	ldr	r3, [r3, #8]
 8001426:	693a      	ldr	r2, [r7, #16]
 8001428:	68d2      	ldr	r2, [r2, #12]
 800142a:	609a      	str	r2, [r3, #8]
 800142c:	693b      	ldr	r3, [r7, #16]
 800142e:	68db      	ldr	r3, [r3, #12]
 8001430:	693a      	ldr	r2, [r7, #16]
 8001432:	6892      	ldr	r2, [r2, #8]
 8001434:	605a      	str	r2, [r3, #4]
 8001436:	68bb      	ldr	r3, [r7, #8]
 8001438:	685a      	ldr	r2, [r3, #4]
 800143a:	693b      	ldr	r3, [r7, #16]
 800143c:	3304      	adds	r3, #4
 800143e:	429a      	cmp	r2, r3
 8001440:	d103      	bne.n	800144a <xTaskIncrementTick+0xea>
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	68da      	ldr	r2, [r3, #12]
 8001446:	68bb      	ldr	r3, [r7, #8]
 8001448:	605a      	str	r2, [r3, #4]
 800144a:	693b      	ldr	r3, [r7, #16]
 800144c:	2200      	movs	r2, #0
 800144e:	615a      	str	r2, [r3, #20]
 8001450:	68bb      	ldr	r3, [r7, #8]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	1e5a      	subs	r2, r3, #1
 8001456:	68bb      	ldr	r3, [r7, #8]
 8001458:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800145a:	693b      	ldr	r3, [r7, #16]
 800145c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800145e:	2b00      	cmp	r3, #0
 8001460:	d01e      	beq.n	80014a0 <xTaskIncrementTick+0x140>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8001462:	693b      	ldr	r3, [r7, #16]
 8001464:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001466:	607b      	str	r3, [r7, #4]
 8001468:	693b      	ldr	r3, [r7, #16]
 800146a:	69db      	ldr	r3, [r3, #28]
 800146c:	693a      	ldr	r2, [r7, #16]
 800146e:	6a12      	ldr	r2, [r2, #32]
 8001470:	609a      	str	r2, [r3, #8]
 8001472:	693b      	ldr	r3, [r7, #16]
 8001474:	6a1b      	ldr	r3, [r3, #32]
 8001476:	693a      	ldr	r2, [r7, #16]
 8001478:	69d2      	ldr	r2, [r2, #28]
 800147a:	605a      	str	r2, [r3, #4]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	685a      	ldr	r2, [r3, #4]
 8001480:	693b      	ldr	r3, [r7, #16]
 8001482:	3318      	adds	r3, #24
 8001484:	429a      	cmp	r2, r3
 8001486:	d103      	bne.n	8001490 <xTaskIncrementTick+0x130>
 8001488:	693b      	ldr	r3, [r7, #16]
 800148a:	6a1a      	ldr	r2, [r3, #32]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	605a      	str	r2, [r3, #4]
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	2200      	movs	r2, #0
 8001494:	629a      	str	r2, [r3, #40]	@ 0x28
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	1e5a      	subs	r2, r3, #1
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80014a0:	693b      	ldr	r3, [r7, #16]
 80014a2:	0019      	movs	r1, r3
 80014a4:	2030      	movs	r0, #48	@ 0x30
 80014a6:	f001 ff03 	bl	80032b0 <xTraceEventCreate1>
 80014aa:	693b      	ldr	r3, [r7, #16]
 80014ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80014ae:	4b36      	ldr	r3, [pc, #216]	@ (8001588 <xTaskIncrementTick+0x228>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	429a      	cmp	r2, r3
 80014b4:	d903      	bls.n	80014be <xTaskIncrementTick+0x15e>
 80014b6:	693b      	ldr	r3, [r7, #16]
 80014b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80014ba:	4b33      	ldr	r3, [pc, #204]	@ (8001588 <xTaskIncrementTick+0x228>)
 80014bc:	601a      	str	r2, [r3, #0]
 80014be:	693b      	ldr	r3, [r7, #16]
 80014c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80014c2:	4932      	ldr	r1, [pc, #200]	@ (800158c <xTaskIncrementTick+0x22c>)
 80014c4:	0013      	movs	r3, r2
 80014c6:	009b      	lsls	r3, r3, #2
 80014c8:	189b      	adds	r3, r3, r2
 80014ca:	009b      	lsls	r3, r3, #2
 80014cc:	18cb      	adds	r3, r1, r3
 80014ce:	3304      	adds	r3, #4
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	603b      	str	r3, [r7, #0]
 80014d4:	693b      	ldr	r3, [r7, #16]
 80014d6:	683a      	ldr	r2, [r7, #0]
 80014d8:	609a      	str	r2, [r3, #8]
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	689a      	ldr	r2, [r3, #8]
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	60da      	str	r2, [r3, #12]
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	689b      	ldr	r3, [r3, #8]
 80014e6:	693a      	ldr	r2, [r7, #16]
 80014e8:	3204      	adds	r2, #4
 80014ea:	605a      	str	r2, [r3, #4]
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	1d1a      	adds	r2, r3, #4
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	609a      	str	r2, [r3, #8]
 80014f4:	693b      	ldr	r3, [r7, #16]
 80014f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80014f8:	0013      	movs	r3, r2
 80014fa:	009b      	lsls	r3, r3, #2
 80014fc:	189b      	adds	r3, r3, r2
 80014fe:	009b      	lsls	r3, r3, #2
 8001500:	4a22      	ldr	r2, [pc, #136]	@ (800158c <xTaskIncrementTick+0x22c>)
 8001502:	189a      	adds	r2, r3, r2
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	615a      	str	r2, [r3, #20]
 8001508:	693b      	ldr	r3, [r7, #16]
 800150a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800150c:	491f      	ldr	r1, [pc, #124]	@ (800158c <xTaskIncrementTick+0x22c>)
 800150e:	0013      	movs	r3, r2
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	189b      	adds	r3, r3, r2
 8001514:	009b      	lsls	r3, r3, #2
 8001516:	585b      	ldr	r3, [r3, r1]
 8001518:	1c58      	adds	r0, r3, #1
 800151a:	491c      	ldr	r1, [pc, #112]	@ (800158c <xTaskIncrementTick+0x22c>)
 800151c:	0013      	movs	r3, r2
 800151e:	009b      	lsls	r3, r3, #2
 8001520:	189b      	adds	r3, r3, r2
 8001522:	009b      	lsls	r3, r3, #2
 8001524:	5058      	str	r0, [r3, r1]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800152a:	4b19      	ldr	r3, [pc, #100]	@ (8001590 <xTaskIncrementTick+0x230>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001530:	429a      	cmp	r2, r3
 8001532:	d800      	bhi.n	8001536 <xTaskIncrementTick+0x1d6>
 8001534:	e758      	b.n	80013e8 <xTaskIncrementTick+0x88>
                        {
                            xSwitchRequired = pdTRUE;
 8001536:	2301      	movs	r3, #1
 8001538:	61fb      	str	r3, [r7, #28]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800153a:	e755      	b.n	80013e8 <xTaskIncrementTick+0x88>
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 800153c:	4b15      	ldr	r3, [pc, #84]	@ (8001594 <xTaskIncrementTick+0x234>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	2b00      	cmp	r3, #0
 8001542:	d007      	beq.n	8001554 <xTaskIncrementTick+0x1f4>
            {
                xSwitchRequired = pdTRUE;
 8001544:	2301      	movs	r3, #1
 8001546:	61fb      	str	r3, [r7, #28]
 8001548:	e004      	b.n	8001554 <xTaskIncrementTick+0x1f4>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 800154a:	4b06      	ldr	r3, [pc, #24]	@ (8001564 <xTaskIncrementTick+0x204>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	1c5a      	adds	r2, r3, #1
 8001550:	4b04      	ldr	r3, [pc, #16]	@ (8001564 <xTaskIncrementTick+0x204>)
 8001552:	601a      	str	r2, [r3, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8001554:	69fb      	ldr	r3, [r7, #28]
}
 8001556:	0018      	movs	r0, r3
 8001558:	46bd      	mov	sp, r7
 800155a:	b008      	add	sp, #32
 800155c:	bd80      	pop	{r7, pc}
 800155e:	46c0      	nop			@ (mov r8, r8)
 8001560:	2000014c 	.word	0x2000014c
 8001564:	20000134 	.word	0x20000134
 8001568:	20000128 	.word	0x20000128
 800156c:	20003068 	.word	0x20003068
 8001570:	20000108 	.word	0x20000108
 8001574:	00000ab7 	.word	0x00000ab7
 8001578:	08005f40 	.word	0x08005f40
 800157c:	2000010c 	.word	0x2000010c
 8001580:	2000013c 	.word	0x2000013c
 8001584:	20000144 	.word	0x20000144
 8001588:	2000012c 	.word	0x2000012c
 800158c:	2000007c 	.word	0x2000007c
 8001590:	20000078 	.word	0x20000078
 8001594:	20000138 	.word	0x20000138

08001598 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800159e:	4b31      	ldr	r3, [pc, #196]	@ (8001664 <vTaskSwitchContext+0xcc>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d003      	beq.n	80015ae <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80015a6:	4b30      	ldr	r3, [pc, #192]	@ (8001668 <vTaskSwitchContext+0xd0>)
 80015a8:	2201      	movs	r2, #1
 80015aa:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 80015ac:	e055      	b.n	800165a <vTaskSwitchContext+0xc2>
        xYieldPending = pdFALSE;
 80015ae:	4b2e      	ldr	r3, [pc, #184]	@ (8001668 <vTaskSwitchContext+0xd0>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	601a      	str	r2, [r3, #0]
        taskCHECK_FOR_STACK_OVERFLOW();
 80015b4:	4b2d      	ldr	r3, [pc, #180]	@ (800166c <vTaskSwitchContext+0xd4>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	681a      	ldr	r2, [r3, #0]
 80015ba:	4b2c      	ldr	r3, [pc, #176]	@ (800166c <vTaskSwitchContext+0xd4>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c0:	429a      	cmp	r2, r3
 80015c2:	d808      	bhi.n	80015d6 <vTaskSwitchContext+0x3e>
 80015c4:	4b29      	ldr	r3, [pc, #164]	@ (800166c <vTaskSwitchContext+0xd4>)
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	4b28      	ldr	r3, [pc, #160]	@ (800166c <vTaskSwitchContext+0xd4>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	3334      	adds	r3, #52	@ 0x34
 80015ce:	0019      	movs	r1, r3
 80015d0:	0010      	movs	r0, r2
 80015d2:	f004 f87f 	bl	80056d4 <vApplicationStackOverflowHook>
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80015d6:	4b26      	ldr	r3, [pc, #152]	@ (8001670 <vTaskSwitchContext+0xd8>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	607b      	str	r3, [r7, #4]
 80015dc:	e00b      	b.n	80015f6 <vTaskSwitchContext+0x5e>
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d105      	bne.n	80015f0 <vTaskSwitchContext+0x58>
 80015e4:	4a23      	ldr	r2, [pc, #140]	@ (8001674 <vTaskSwitchContext+0xdc>)
 80015e6:	4b24      	ldr	r3, [pc, #144]	@ (8001678 <vTaskSwitchContext+0xe0>)
 80015e8:	0011      	movs	r1, r2
 80015ea:	0018      	movs	r0, r3
 80015ec:	f004 f84a 	bl	8005684 <vAssertCalled>
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	3b01      	subs	r3, #1
 80015f4:	607b      	str	r3, [r7, #4]
 80015f6:	4921      	ldr	r1, [pc, #132]	@ (800167c <vTaskSwitchContext+0xe4>)
 80015f8:	687a      	ldr	r2, [r7, #4]
 80015fa:	0013      	movs	r3, r2
 80015fc:	009b      	lsls	r3, r3, #2
 80015fe:	189b      	adds	r3, r3, r2
 8001600:	009b      	lsls	r3, r3, #2
 8001602:	585b      	ldr	r3, [r3, r1]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d0ea      	beq.n	80015de <vTaskSwitchContext+0x46>
 8001608:	687a      	ldr	r2, [r7, #4]
 800160a:	0013      	movs	r3, r2
 800160c:	009b      	lsls	r3, r3, #2
 800160e:	189b      	adds	r3, r3, r2
 8001610:	009b      	lsls	r3, r3, #2
 8001612:	4a1a      	ldr	r2, [pc, #104]	@ (800167c <vTaskSwitchContext+0xe4>)
 8001614:	189b      	adds	r3, r3, r2
 8001616:	603b      	str	r3, [r7, #0]
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	685a      	ldr	r2, [r3, #4]
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	605a      	str	r2, [r3, #4]
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	685a      	ldr	r2, [r3, #4]
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	3308      	adds	r3, #8
 800162a:	429a      	cmp	r2, r3
 800162c:	d104      	bne.n	8001638 <vTaskSwitchContext+0xa0>
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	685a      	ldr	r2, [r3, #4]
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	605a      	str	r2, [r3, #4]
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	68da      	ldr	r2, [r3, #12]
 800163e:	4b0b      	ldr	r3, [pc, #44]	@ (800166c <vTaskSwitchContext+0xd4>)
 8001640:	601a      	str	r2, [r3, #0]
 8001642:	4b0b      	ldr	r3, [pc, #44]	@ (8001670 <vTaskSwitchContext+0xd8>)
 8001644:	687a      	ldr	r2, [r7, #4]
 8001646:	601a      	str	r2, [r3, #0]
        traceTASK_SWITCHED_IN();
 8001648:	4b08      	ldr	r3, [pc, #32]	@ (800166c <vTaskSwitchContext+0xd4>)
 800164a:	681a      	ldr	r2, [r3, #0]
 800164c:	4b07      	ldr	r3, [pc, #28]	@ (800166c <vTaskSwitchContext+0xd4>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001652:	0019      	movs	r1, r3
 8001654:	0010      	movs	r0, r2
 8001656:	f003 fdfb 	bl	8005250 <xTraceTaskSwitch>
}
 800165a:	46c0      	nop			@ (mov r8, r8)
 800165c:	46bd      	mov	sp, r7
 800165e:	b002      	add	sp, #8
 8001660:	bd80      	pop	{r7, pc}
 8001662:	46c0      	nop			@ (mov r8, r8)
 8001664:	2000014c 	.word	0x2000014c
 8001668:	20000138 	.word	0x20000138
 800166c:	20000078 	.word	0x20000078
 8001670:	2000012c 	.word	0x2000012c
 8001674:	00000bf6 	.word	0x00000bf6
 8001678:	08005f40 	.word	0x08005f40
 800167c:	2000007c 	.word	0x2000007c

08001680 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
 8001688:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d105      	bne.n	800169c <vTaskPlaceOnEventList+0x1c>
 8001690:	4a0b      	ldr	r2, [pc, #44]	@ (80016c0 <vTaskPlaceOnEventList+0x40>)
 8001692:	4b0c      	ldr	r3, [pc, #48]	@ (80016c4 <vTaskPlaceOnEventList+0x44>)
 8001694:	0011      	movs	r1, r2
 8001696:	0018      	movs	r0, r3
 8001698:	f003 fff4 	bl	8005684 <vAssertCalled>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800169c:	4b0a      	ldr	r3, [pc, #40]	@ (80016c8 <vTaskPlaceOnEventList+0x48>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	3318      	adds	r3, #24
 80016a2:	001a      	movs	r2, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	0011      	movs	r1, r2
 80016a8:	0018      	movs	r0, r3
 80016aa:	f7fe fde2 	bl	8000272 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	2101      	movs	r1, #1
 80016b2:	0018      	movs	r0, r3
 80016b4:	f000 fa64 	bl	8001b80 <prvAddCurrentTaskToDelayedList>
}
 80016b8:	46c0      	nop			@ (mov r8, r8)
 80016ba:	46bd      	mov	sp, r7
 80016bc:	b002      	add	sp, #8
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	00000c0e 	.word	0x00000c0e
 80016c4:	08005f40 	.word	0x08005f40
 80016c8:	20000078 	.word	0x20000078

080016cc <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b086      	sub	sp, #24
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	60f8      	str	r0, [r7, #12]
 80016d4:	60b9      	str	r1, [r7, #8]
 80016d6:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d105      	bne.n	80016ea <vTaskPlaceOnEventListRestricted+0x1e>
 80016de:	4a1f      	ldr	r2, [pc, #124]	@ (800175c <vTaskPlaceOnEventListRestricted+0x90>)
 80016e0:	4b1f      	ldr	r3, [pc, #124]	@ (8001760 <vTaskPlaceOnEventListRestricted+0x94>)
 80016e2:	0011      	movs	r1, r2
 80016e4:	0018      	movs	r0, r3
 80016e6:	f003 ffcd 	bl	8005684 <vAssertCalled>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	617b      	str	r3, [r7, #20]
 80016f0:	4b1c      	ldr	r3, [pc, #112]	@ (8001764 <vTaskPlaceOnEventListRestricted+0x98>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	697a      	ldr	r2, [r7, #20]
 80016f6:	61da      	str	r2, [r3, #28]
 80016f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001764 <vTaskPlaceOnEventListRestricted+0x98>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	697a      	ldr	r2, [r7, #20]
 80016fe:	6892      	ldr	r2, [r2, #8]
 8001700:	621a      	str	r2, [r3, #32]
 8001702:	4b18      	ldr	r3, [pc, #96]	@ (8001764 <vTaskPlaceOnEventListRestricted+0x98>)
 8001704:	681a      	ldr	r2, [r3, #0]
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	689b      	ldr	r3, [r3, #8]
 800170a:	3218      	adds	r2, #24
 800170c:	605a      	str	r2, [r3, #4]
 800170e:	4b15      	ldr	r3, [pc, #84]	@ (8001764 <vTaskPlaceOnEventListRestricted+0x98>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	3318      	adds	r3, #24
 8001714:	001a      	movs	r2, r3
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	609a      	str	r2, [r3, #8]
 800171a:	4b12      	ldr	r3, [pc, #72]	@ (8001764 <vTaskPlaceOnEventListRestricted+0x98>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	68fa      	ldr	r2, [r7, #12]
 8001720:	629a      	str	r2, [r3, #40]	@ 0x28
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	1c5a      	adds	r2, r3, #1
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d002      	beq.n	8001738 <vTaskPlaceOnEventListRestricted+0x6c>
        {
            xTicksToWait = portMAX_DELAY;
 8001732:	2301      	movs	r3, #1
 8001734:	425b      	negs	r3, r3
 8001736:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8001738:	4b0b      	ldr	r3, [pc, #44]	@ (8001768 <vTaskPlaceOnEventListRestricted+0x9c>)
 800173a:	681a      	ldr	r2, [r3, #0]
 800173c:	68bb      	ldr	r3, [r7, #8]
 800173e:	18d3      	adds	r3, r2, r3
 8001740:	0019      	movs	r1, r3
 8001742:	2079      	movs	r0, #121	@ 0x79
 8001744:	f001 fdb4 	bl	80032b0 <xTraceEventCreate1>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8001748:	687a      	ldr	r2, [r7, #4]
 800174a:	68bb      	ldr	r3, [r7, #8]
 800174c:	0011      	movs	r1, r2
 800174e:	0018      	movs	r0, r3
 8001750:	f000 fa16 	bl	8001b80 <prvAddCurrentTaskToDelayedList>
    }
 8001754:	46c0      	nop			@ (mov r8, r8)
 8001756:	46bd      	mov	sp, r7
 8001758:	b006      	add	sp, #24
 800175a:	bd80      	pop	{r7, pc}
 800175c:	00000c44 	.word	0x00000c44
 8001760:	08005f40 	.word	0x08005f40
 8001764:	20000078 	.word	0x20000078
 8001768:	20000128 	.word	0x20000128

0800176c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b088      	sub	sp, #32
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	68db      	ldr	r3, [r3, #12]
 8001778:	68db      	ldr	r3, [r3, #12]
 800177a:	61bb      	str	r3, [r7, #24]
    configASSERT( pxUnblockedTCB );
 800177c:	69bb      	ldr	r3, [r7, #24]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d105      	bne.n	800178e <xTaskRemoveFromEventList+0x22>
 8001782:	4a5e      	ldr	r2, [pc, #376]	@ (80018fc <xTaskRemoveFromEventList+0x190>)
 8001784:	4b5e      	ldr	r3, [pc, #376]	@ (8001900 <xTaskRemoveFromEventList+0x194>)
 8001786:	0011      	movs	r1, r2
 8001788:	0018      	movs	r0, r3
 800178a:	f003 ff7b 	bl	8005684 <vAssertCalled>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 800178e:	69bb      	ldr	r3, [r7, #24]
 8001790:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001792:	617b      	str	r3, [r7, #20]
 8001794:	69bb      	ldr	r3, [r7, #24]
 8001796:	69db      	ldr	r3, [r3, #28]
 8001798:	69ba      	ldr	r2, [r7, #24]
 800179a:	6a12      	ldr	r2, [r2, #32]
 800179c:	609a      	str	r2, [r3, #8]
 800179e:	69bb      	ldr	r3, [r7, #24]
 80017a0:	6a1b      	ldr	r3, [r3, #32]
 80017a2:	69ba      	ldr	r2, [r7, #24]
 80017a4:	69d2      	ldr	r2, [r2, #28]
 80017a6:	605a      	str	r2, [r3, #4]
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	685a      	ldr	r2, [r3, #4]
 80017ac:	69bb      	ldr	r3, [r7, #24]
 80017ae:	3318      	adds	r3, #24
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d103      	bne.n	80017bc <xTaskRemoveFromEventList+0x50>
 80017b4:	69bb      	ldr	r3, [r7, #24]
 80017b6:	6a1a      	ldr	r2, [r3, #32]
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	605a      	str	r2, [r3, #4]
 80017bc:	69bb      	ldr	r3, [r7, #24]
 80017be:	2200      	movs	r2, #0
 80017c0:	629a      	str	r2, [r3, #40]	@ 0x28
 80017c2:	697b      	ldr	r3, [r7, #20]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	1e5a      	subs	r2, r3, #1
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80017cc:	4b4d      	ldr	r3, [pc, #308]	@ (8001904 <xTaskRemoveFromEventList+0x198>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d162      	bne.n	800189a <xTaskRemoveFromEventList+0x12e>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 80017d4:	69bb      	ldr	r3, [r7, #24]
 80017d6:	695b      	ldr	r3, [r3, #20]
 80017d8:	60fb      	str	r3, [r7, #12]
 80017da:	69bb      	ldr	r3, [r7, #24]
 80017dc:	689b      	ldr	r3, [r3, #8]
 80017de:	69ba      	ldr	r2, [r7, #24]
 80017e0:	68d2      	ldr	r2, [r2, #12]
 80017e2:	609a      	str	r2, [r3, #8]
 80017e4:	69bb      	ldr	r3, [r7, #24]
 80017e6:	68db      	ldr	r3, [r3, #12]
 80017e8:	69ba      	ldr	r2, [r7, #24]
 80017ea:	6892      	ldr	r2, [r2, #8]
 80017ec:	605a      	str	r2, [r3, #4]
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	685a      	ldr	r2, [r3, #4]
 80017f2:	69bb      	ldr	r3, [r7, #24]
 80017f4:	3304      	adds	r3, #4
 80017f6:	429a      	cmp	r2, r3
 80017f8:	d103      	bne.n	8001802 <xTaskRemoveFromEventList+0x96>
 80017fa:	69bb      	ldr	r3, [r7, #24]
 80017fc:	68da      	ldr	r2, [r3, #12]
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	605a      	str	r2, [r3, #4]
 8001802:	69bb      	ldr	r3, [r7, #24]
 8001804:	2200      	movs	r2, #0
 8001806:	615a      	str	r2, [r3, #20]
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	1e5a      	subs	r2, r3, #1
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8001812:	69bb      	ldr	r3, [r7, #24]
 8001814:	0019      	movs	r1, r3
 8001816:	2030      	movs	r0, #48	@ 0x30
 8001818:	f001 fd4a 	bl	80032b0 <xTraceEventCreate1>
 800181c:	69bb      	ldr	r3, [r7, #24]
 800181e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001820:	4b39      	ldr	r3, [pc, #228]	@ (8001908 <xTaskRemoveFromEventList+0x19c>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	429a      	cmp	r2, r3
 8001826:	d903      	bls.n	8001830 <xTaskRemoveFromEventList+0xc4>
 8001828:	69bb      	ldr	r3, [r7, #24]
 800182a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800182c:	4b36      	ldr	r3, [pc, #216]	@ (8001908 <xTaskRemoveFromEventList+0x19c>)
 800182e:	601a      	str	r2, [r3, #0]
 8001830:	69bb      	ldr	r3, [r7, #24]
 8001832:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001834:	4935      	ldr	r1, [pc, #212]	@ (800190c <xTaskRemoveFromEventList+0x1a0>)
 8001836:	0013      	movs	r3, r2
 8001838:	009b      	lsls	r3, r3, #2
 800183a:	189b      	adds	r3, r3, r2
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	18cb      	adds	r3, r1, r3
 8001840:	3304      	adds	r3, #4
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	60bb      	str	r3, [r7, #8]
 8001846:	69bb      	ldr	r3, [r7, #24]
 8001848:	68ba      	ldr	r2, [r7, #8]
 800184a:	609a      	str	r2, [r3, #8]
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	689a      	ldr	r2, [r3, #8]
 8001850:	69bb      	ldr	r3, [r7, #24]
 8001852:	60da      	str	r2, [r3, #12]
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	689b      	ldr	r3, [r3, #8]
 8001858:	69ba      	ldr	r2, [r7, #24]
 800185a:	3204      	adds	r2, #4
 800185c:	605a      	str	r2, [r3, #4]
 800185e:	69bb      	ldr	r3, [r7, #24]
 8001860:	1d1a      	adds	r2, r3, #4
 8001862:	68bb      	ldr	r3, [r7, #8]
 8001864:	609a      	str	r2, [r3, #8]
 8001866:	69bb      	ldr	r3, [r7, #24]
 8001868:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800186a:	0013      	movs	r3, r2
 800186c:	009b      	lsls	r3, r3, #2
 800186e:	189b      	adds	r3, r3, r2
 8001870:	009b      	lsls	r3, r3, #2
 8001872:	4a26      	ldr	r2, [pc, #152]	@ (800190c <xTaskRemoveFromEventList+0x1a0>)
 8001874:	189a      	adds	r2, r3, r2
 8001876:	69bb      	ldr	r3, [r7, #24]
 8001878:	615a      	str	r2, [r3, #20]
 800187a:	69bb      	ldr	r3, [r7, #24]
 800187c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800187e:	4923      	ldr	r1, [pc, #140]	@ (800190c <xTaskRemoveFromEventList+0x1a0>)
 8001880:	0013      	movs	r3, r2
 8001882:	009b      	lsls	r3, r3, #2
 8001884:	189b      	adds	r3, r3, r2
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	585b      	ldr	r3, [r3, r1]
 800188a:	1c58      	adds	r0, r3, #1
 800188c:	491f      	ldr	r1, [pc, #124]	@ (800190c <xTaskRemoveFromEventList+0x1a0>)
 800188e:	0013      	movs	r3, r2
 8001890:	009b      	lsls	r3, r3, #2
 8001892:	189b      	adds	r3, r3, r2
 8001894:	009b      	lsls	r3, r3, #2
 8001896:	5058      	str	r0, [r3, r1]
 8001898:	e01b      	b.n	80018d2 <xTaskRemoveFromEventList+0x166>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800189a:	4b1d      	ldr	r3, [pc, #116]	@ (8001910 <xTaskRemoveFromEventList+0x1a4>)
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	613b      	str	r3, [r7, #16]
 80018a0:	69bb      	ldr	r3, [r7, #24]
 80018a2:	693a      	ldr	r2, [r7, #16]
 80018a4:	61da      	str	r2, [r3, #28]
 80018a6:	693b      	ldr	r3, [r7, #16]
 80018a8:	689a      	ldr	r2, [r3, #8]
 80018aa:	69bb      	ldr	r3, [r7, #24]
 80018ac:	621a      	str	r2, [r3, #32]
 80018ae:	693b      	ldr	r3, [r7, #16]
 80018b0:	689b      	ldr	r3, [r3, #8]
 80018b2:	69ba      	ldr	r2, [r7, #24]
 80018b4:	3218      	adds	r2, #24
 80018b6:	605a      	str	r2, [r3, #4]
 80018b8:	69bb      	ldr	r3, [r7, #24]
 80018ba:	3318      	adds	r3, #24
 80018bc:	001a      	movs	r2, r3
 80018be:	693b      	ldr	r3, [r7, #16]
 80018c0:	609a      	str	r2, [r3, #8]
 80018c2:	69bb      	ldr	r3, [r7, #24]
 80018c4:	4a12      	ldr	r2, [pc, #72]	@ (8001910 <xTaskRemoveFromEventList+0x1a4>)
 80018c6:	629a      	str	r2, [r3, #40]	@ 0x28
 80018c8:	4b11      	ldr	r3, [pc, #68]	@ (8001910 <xTaskRemoveFromEventList+0x1a4>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	1c5a      	adds	r2, r3, #1
 80018ce:	4b10      	ldr	r3, [pc, #64]	@ (8001910 <xTaskRemoveFromEventList+0x1a4>)
 80018d0:	601a      	str	r2, [r3, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80018d2:	69bb      	ldr	r3, [r7, #24]
 80018d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80018d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001914 <xTaskRemoveFromEventList+0x1a8>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018dc:	429a      	cmp	r2, r3
 80018de:	d905      	bls.n	80018ec <xTaskRemoveFromEventList+0x180>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 80018e0:	2301      	movs	r3, #1
 80018e2:	61fb      	str	r3, [r7, #28]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 80018e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001918 <xTaskRemoveFromEventList+0x1ac>)
 80018e6:	2201      	movs	r2, #1
 80018e8:	601a      	str	r2, [r3, #0]
 80018ea:	e001      	b.n	80018f0 <xTaskRemoveFromEventList+0x184>
    }
    else
    {
        xReturn = pdFALSE;
 80018ec:	2300      	movs	r3, #0
 80018ee:	61fb      	str	r3, [r7, #28]
    }

    return xReturn;
 80018f0:	69fb      	ldr	r3, [r7, #28]
}
 80018f2:	0018      	movs	r0, r3
 80018f4:	46bd      	mov	sp, r7
 80018f6:	b008      	add	sp, #32
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	46c0      	nop			@ (mov r8, r8)
 80018fc:	00000c74 	.word	0x00000c74
 8001900:	08005f40 	.word	0x08005f40
 8001904:	2000014c 	.word	0x2000014c
 8001908:	2000012c 	.word	0x2000012c
 800190c:	2000007c 	.word	0x2000007c
 8001910:	20000110 	.word	0x20000110
 8001914:	20000078 	.word	0x20000078
 8001918:	20000138 	.word	0x20000138

0800191c <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8001924:	4b05      	ldr	r3, [pc, #20]	@ (800193c <vTaskInternalSetTimeOutState+0x20>)
 8001926:	681a      	ldr	r2, [r3, #0]
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 800192c:	4b04      	ldr	r3, [pc, #16]	@ (8001940 <vTaskInternalSetTimeOutState+0x24>)
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	605a      	str	r2, [r3, #4]
}
 8001934:	46c0      	nop			@ (mov r8, r8)
 8001936:	46bd      	mov	sp, r7
 8001938:	b002      	add	sp, #8
 800193a:	bd80      	pop	{r7, pc}
 800193c:	2000013c 	.word	0x2000013c
 8001940:	20000128 	.word	0x20000128

08001944 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b086      	sub	sp, #24
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
 800194c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d105      	bne.n	8001960 <xTaskCheckForTimeOut+0x1c>
 8001954:	4a24      	ldr	r2, [pc, #144]	@ (80019e8 <xTaskCheckForTimeOut+0xa4>)
 8001956:	4b25      	ldr	r3, [pc, #148]	@ (80019ec <xTaskCheckForTimeOut+0xa8>)
 8001958:	0011      	movs	r1, r2
 800195a:	0018      	movs	r0, r3
 800195c:	f003 fe92 	bl	8005684 <vAssertCalled>
    configASSERT( pxTicksToWait );
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d106      	bne.n	8001974 <xTaskCheckForTimeOut+0x30>
 8001966:	23cf      	movs	r3, #207	@ 0xcf
 8001968:	011a      	lsls	r2, r3, #4
 800196a:	4b20      	ldr	r3, [pc, #128]	@ (80019ec <xTaskCheckForTimeOut+0xa8>)
 800196c:	0011      	movs	r1, r2
 800196e:	0018      	movs	r0, r3
 8001970:	f003 fe88 	bl	8005684 <vAssertCalled>

    taskENTER_CRITICAL();
 8001974:	f000 fc7c 	bl	8002270 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8001978:	4b1d      	ldr	r3, [pc, #116]	@ (80019f0 <xTaskCheckForTimeOut+0xac>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	613b      	str	r3, [r7, #16]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	693a      	ldr	r2, [r7, #16]
 8001984:	1ad3      	subs	r3, r2, r3
 8001986:	60fb      	str	r3, [r7, #12]
                xReturn = pdFALSE;
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	4b19      	ldr	r3, [pc, #100]	@ (80019f4 <xTaskCheckForTimeOut+0xb0>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	429a      	cmp	r2, r3
 8001992:	d00a      	beq.n	80019aa <xTaskCheckForTimeOut+0x66>
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	693a      	ldr	r2, [r7, #16]
 800199a:	429a      	cmp	r2, r3
 800199c:	d305      	bcc.n	80019aa <xTaskCheckForTimeOut+0x66>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 800199e:	2301      	movs	r3, #1
 80019a0:	617b      	str	r3, [r7, #20]
            *pxTicksToWait = ( TickType_t ) 0;
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	2200      	movs	r2, #0
 80019a6:	601a      	str	r2, [r3, #0]
 80019a8:	e016      	b.n	80019d8 <xTaskCheckForTimeOut+0x94>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	68fa      	ldr	r2, [r7, #12]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	d20c      	bcs.n	80019ce <xTaskCheckForTimeOut+0x8a>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	681a      	ldr	r2, [r3, #0]
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	1ad2      	subs	r2, r2, r3
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	0018      	movs	r0, r3
 80019c4:	f7ff ffaa 	bl	800191c <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 80019c8:	2300      	movs	r3, #0
 80019ca:	617b      	str	r3, [r7, #20]
 80019cc:	e004      	b.n	80019d8 <xTaskCheckForTimeOut+0x94>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	2200      	movs	r2, #0
 80019d2:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80019d4:	2301      	movs	r3, #1
 80019d6:	617b      	str	r3, [r7, #20]
        }
    }
    taskEXIT_CRITICAL();
 80019d8:	f000 fc5c 	bl	8002294 <vPortExitCritical>

    return xReturn;
 80019dc:	697b      	ldr	r3, [r7, #20]
}
 80019de:	0018      	movs	r0, r3
 80019e0:	46bd      	mov	sp, r7
 80019e2:	b006      	add	sp, #24
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	46c0      	nop			@ (mov r8, r8)
 80019e8:	00000cef 	.word	0x00000cef
 80019ec:	08005f40 	.word	0x08005f40
 80019f0:	20000128 	.word	0x20000128
 80019f4:	2000013c 	.word	0x2000013c

080019f8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 80019fc:	4b02      	ldr	r3, [pc, #8]	@ (8001a08 <vTaskMissedYield+0x10>)
 80019fe:	2201      	movs	r2, #1
 8001a00:	601a      	str	r2, [r3, #0]
}
 8001a02:	46c0      	nop			@ (mov r8, r8)
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	20000138 	.word	0x20000138

08001a0c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8001a14:	f000 f842 	bl	8001a9c <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8001a18:	4b03      	ldr	r3, [pc, #12]	@ (8001a28 <prvIdleTask+0x1c>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	2b01      	cmp	r3, #1
 8001a1e:	d9f9      	bls.n	8001a14 <prvIdleTask+0x8>
            {
                taskYIELD();
 8001a20:	f000 fc16 	bl	8002250 <vPortYield>
        prvCheckTasksWaitingTermination();
 8001a24:	e7f6      	b.n	8001a14 <prvIdleTask+0x8>
 8001a26:	46c0      	nop			@ (mov r8, r8)
 8001a28:	2000007c 	.word	0x2000007c

08001a2c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001a32:	2300      	movs	r3, #0
 8001a34:	607b      	str	r3, [r7, #4]
 8001a36:	e00c      	b.n	8001a52 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001a38:	687a      	ldr	r2, [r7, #4]
 8001a3a:	0013      	movs	r3, r2
 8001a3c:	009b      	lsls	r3, r3, #2
 8001a3e:	189b      	adds	r3, r3, r2
 8001a40:	009b      	lsls	r3, r3, #2
 8001a42:	4a10      	ldr	r2, [pc, #64]	@ (8001a84 <prvInitialiseTaskLists+0x58>)
 8001a44:	189b      	adds	r3, r3, r2
 8001a46:	0018      	movs	r0, r3
 8001a48:	f7fe fbea 	bl	8000220 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	3301      	adds	r3, #1
 8001a50:	607b      	str	r3, [r7, #4]
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2b04      	cmp	r3, #4
 8001a56:	d9ef      	bls.n	8001a38 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8001a58:	4b0b      	ldr	r3, [pc, #44]	@ (8001a88 <prvInitialiseTaskLists+0x5c>)
 8001a5a:	0018      	movs	r0, r3
 8001a5c:	f7fe fbe0 	bl	8000220 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8001a60:	4b0a      	ldr	r3, [pc, #40]	@ (8001a8c <prvInitialiseTaskLists+0x60>)
 8001a62:	0018      	movs	r0, r3
 8001a64:	f7fe fbdc 	bl	8000220 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8001a68:	4b09      	ldr	r3, [pc, #36]	@ (8001a90 <prvInitialiseTaskLists+0x64>)
 8001a6a:	0018      	movs	r0, r3
 8001a6c:	f7fe fbd8 	bl	8000220 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8001a70:	4b08      	ldr	r3, [pc, #32]	@ (8001a94 <prvInitialiseTaskLists+0x68>)
 8001a72:	4a05      	ldr	r2, [pc, #20]	@ (8001a88 <prvInitialiseTaskLists+0x5c>)
 8001a74:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001a76:	4b08      	ldr	r3, [pc, #32]	@ (8001a98 <prvInitialiseTaskLists+0x6c>)
 8001a78:	4a04      	ldr	r2, [pc, #16]	@ (8001a8c <prvInitialiseTaskLists+0x60>)
 8001a7a:	601a      	str	r2, [r3, #0]
}
 8001a7c:	46c0      	nop			@ (mov r8, r8)
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	b002      	add	sp, #8
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	2000007c 	.word	0x2000007c
 8001a88:	200000e0 	.word	0x200000e0
 8001a8c:	200000f4 	.word	0x200000f4
 8001a90:	20000110 	.word	0x20000110
 8001a94:	20000108 	.word	0x20000108
 8001a98:	2000010c 	.word	0x2000010c

08001a9c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0

            prvDeleteTCB( pxTCB );
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8001aa0:	46c0      	nop			@ (mov r8, r8)
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}

08001aa6 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

    static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
    {
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	b084      	sub	sp, #16
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	6078      	str	r0, [r7, #4]
        uint32_t ulCount = 0U;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	60fb      	str	r3, [r7, #12]

        while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8001ab2:	e005      	b.n	8001ac0 <prvTaskCheckFreeStackSpace+0x1a>
        {
            pucStackByte -= portSTACK_GROWTH;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	607b      	str	r3, [r7, #4]
            ulCount++;
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	3301      	adds	r3, #1
 8001abe:	60fb      	str	r3, [r7, #12]
        while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	2ba5      	cmp	r3, #165	@ 0xa5
 8001ac6:	d0f5      	beq.n	8001ab4 <prvTaskCheckFreeStackSpace+0xe>
        }

        ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	089b      	lsrs	r3, r3, #2
 8001acc:	60fb      	str	r3, [r7, #12]

        return ( configSTACK_DEPTH_TYPE ) ulCount;
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	b29b      	uxth	r3, r3
    }
 8001ad2:	0018      	movs	r0, r3
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	b004      	add	sp, #16
 8001ad8:	bd80      	pop	{r7, pc}
	...

08001adc <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

    UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
    {
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b086      	sub	sp, #24
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
        TCB_t * pxTCB;
        uint8_t * pucEndOfStack;
        UBaseType_t uxReturn;

        pxTCB = prvGetTCBFromHandle( xTask );
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d102      	bne.n	8001af0 <uxTaskGetStackHighWaterMark+0x14>
 8001aea:	4b09      	ldr	r3, [pc, #36]	@ (8001b10 <uxTaskGetStackHighWaterMark+0x34>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	e000      	b.n	8001af2 <uxTaskGetStackHighWaterMark+0x16>
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	617b      	str	r3, [r7, #20]

        #if portSTACK_GROWTH < 0
        {
            pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001af8:	613b      	str	r3, [r7, #16]
        {
            pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
        }
        #endif

        uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 8001afa:	693b      	ldr	r3, [r7, #16]
 8001afc:	0018      	movs	r0, r3
 8001afe:	f7ff ffd2 	bl	8001aa6 <prvTaskCheckFreeStackSpace>
 8001b02:	0003      	movs	r3, r0
 8001b04:	60fb      	str	r3, [r7, #12]

        return uxReturn;
 8001b06:	68fb      	ldr	r3, [r7, #12]
    }
 8001b08:	0018      	movs	r0, r3
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	b006      	add	sp, #24
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	20000078 	.word	0x20000078

08001b14 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001b18:	4b09      	ldr	r3, [pc, #36]	@ (8001b40 <prvResetNextTaskUnblockTime+0x2c>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d104      	bne.n	8001b2c <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8001b22:	4b08      	ldr	r3, [pc, #32]	@ (8001b44 <prvResetNextTaskUnblockTime+0x30>)
 8001b24:	2201      	movs	r2, #1
 8001b26:	4252      	negs	r2, r2
 8001b28:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8001b2a:	e005      	b.n	8001b38 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001b2c:	4b04      	ldr	r3, [pc, #16]	@ (8001b40 <prvResetNextTaskUnblockTime+0x2c>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	68db      	ldr	r3, [r3, #12]
 8001b32:	681a      	ldr	r2, [r3, #0]
 8001b34:	4b03      	ldr	r3, [pc, #12]	@ (8001b44 <prvResetNextTaskUnblockTime+0x30>)
 8001b36:	601a      	str	r2, [r3, #0]
}
 8001b38:	46c0      	nop			@ (mov r8, r8)
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	46c0      	nop			@ (mov r8, r8)
 8001b40:	20000108 	.word	0x20000108
 8001b44:	20000144 	.word	0x20000144

08001b48 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8001b4e:	4b0a      	ldr	r3, [pc, #40]	@ (8001b78 <xTaskGetSchedulerState+0x30>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d102      	bne.n	8001b5c <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8001b56:	2301      	movs	r3, #1
 8001b58:	607b      	str	r3, [r7, #4]
 8001b5a:	e008      	b.n	8001b6e <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001b5c:	4b07      	ldr	r3, [pc, #28]	@ (8001b7c <xTaskGetSchedulerState+0x34>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d102      	bne.n	8001b6a <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8001b64:	2302      	movs	r3, #2
 8001b66:	607b      	str	r3, [r7, #4]
 8001b68:	e001      	b.n	8001b6e <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8001b6e:	687b      	ldr	r3, [r7, #4]
    }
 8001b70:	0018      	movs	r0, r3
 8001b72:	46bd      	mov	sp, r7
 8001b74:	b002      	add	sp, #8
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	20000130 	.word	0x20000130
 8001b7c:	2000014c 	.word	0x2000014c

08001b80 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b084      	sub	sp, #16
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
 8001b88:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8001b8a:	4b1a      	ldr	r3, [pc, #104]	@ (8001bf4 <prvAddCurrentTaskToDelayedList+0x74>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	60fb      	str	r3, [r7, #12]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001b90:	4b19      	ldr	r3, [pc, #100]	@ (8001bf8 <prvAddCurrentTaskToDelayedList+0x78>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	3304      	adds	r3, #4
 8001b96:	0018      	movs	r0, r3
 8001b98:	f7fe fba1 	bl	80002de <uxListRemove>
    #else /* INCLUDE_vTaskSuspend */
    {
        /* Calculate the time at which the task should be woken if the event
         * does not occur.  This may overflow but this doesn't matter, the kernel
         * will manage it correctly. */
        xTimeToWake = xConstTickCount + xTicksToWait;
 8001b9c:	68fa      	ldr	r2, [r7, #12]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	18d3      	adds	r3, r2, r3
 8001ba2:	60bb      	str	r3, [r7, #8]

        /* The list item will be inserted in wake time order. */
        listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001ba4:	4b14      	ldr	r3, [pc, #80]	@ (8001bf8 <prvAddCurrentTaskToDelayedList+0x78>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	68ba      	ldr	r2, [r7, #8]
 8001baa:	605a      	str	r2, [r3, #4]

        if( xTimeToWake < xConstTickCount )
 8001bac:	68ba      	ldr	r2, [r7, #8]
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d209      	bcs.n	8001bc8 <prvAddCurrentTaskToDelayedList+0x48>
        {
            /* Wake time has overflowed.  Place this item in the overflow list. */
            vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001bb4:	4b11      	ldr	r3, [pc, #68]	@ (8001bfc <prvAddCurrentTaskToDelayedList+0x7c>)
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	4b0f      	ldr	r3, [pc, #60]	@ (8001bf8 <prvAddCurrentTaskToDelayedList+0x78>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	3304      	adds	r3, #4
 8001bbe:	0019      	movs	r1, r3
 8001bc0:	0010      	movs	r0, r2
 8001bc2:	f7fe fb56 	bl	8000272 <vListInsert>

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8001bc6:	e010      	b.n	8001bea <prvAddCurrentTaskToDelayedList+0x6a>
            vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001bc8:	4b0d      	ldr	r3, [pc, #52]	@ (8001c00 <prvAddCurrentTaskToDelayedList+0x80>)
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	4b0a      	ldr	r3, [pc, #40]	@ (8001bf8 <prvAddCurrentTaskToDelayedList+0x78>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	3304      	adds	r3, #4
 8001bd2:	0019      	movs	r1, r3
 8001bd4:	0010      	movs	r0, r2
 8001bd6:	f7fe fb4c 	bl	8000272 <vListInsert>
            if( xTimeToWake < xNextTaskUnblockTime )
 8001bda:	4b0a      	ldr	r3, [pc, #40]	@ (8001c04 <prvAddCurrentTaskToDelayedList+0x84>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	68ba      	ldr	r2, [r7, #8]
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d202      	bcs.n	8001bea <prvAddCurrentTaskToDelayedList+0x6a>
                xNextTaskUnblockTime = xTimeToWake;
 8001be4:	4b07      	ldr	r3, [pc, #28]	@ (8001c04 <prvAddCurrentTaskToDelayedList+0x84>)
 8001be6:	68ba      	ldr	r2, [r7, #8]
 8001be8:	601a      	str	r2, [r3, #0]
}
 8001bea:	46c0      	nop			@ (mov r8, r8)
 8001bec:	46bd      	mov	sp, r7
 8001bee:	b004      	add	sp, #16
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	46c0      	nop			@ (mov r8, r8)
 8001bf4:	20000128 	.word	0x20000128
 8001bf8:	20000078 	.word	0x20000078
 8001bfc:	2000010c 	.word	0x2000010c
 8001c00:	20000108 	.word	0x20000108
 8001c04:	20000144 	.word	0x20000144

08001c08 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b084      	sub	sp, #16
 8001c0c:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8001c12:	f000 fa53 	bl	80020bc <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8001c16:	4b10      	ldr	r3, [pc, #64]	@ (8001c58 <xTimerCreateTimerTask+0x50>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d00b      	beq.n	8001c36 <xTimerCreateTimerTask+0x2e>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 8001c1e:	490f      	ldr	r1, [pc, #60]	@ (8001c5c <xTimerCreateTimerTask+0x54>)
 8001c20:	480f      	ldr	r0, [pc, #60]	@ (8001c60 <xTimerCreateTimerTask+0x58>)
 8001c22:	4b10      	ldr	r3, [pc, #64]	@ (8001c64 <xTimerCreateTimerTask+0x5c>)
 8001c24:	9301      	str	r3, [sp, #4]
 8001c26:	2303      	movs	r3, #3
 8001c28:	9300      	str	r3, [sp, #0]
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	2280      	movs	r2, #128	@ 0x80
 8001c2e:	f7ff f872 	bl	8000d16 <xTaskCreate>
 8001c32:	0003      	movs	r3, r0
 8001c34:	607b      	str	r3, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d107      	bne.n	8001c4c <xTimerCreateTimerTask+0x44>
 8001c3c:	231a      	movs	r3, #26
 8001c3e:	33ff      	adds	r3, #255	@ 0xff
 8001c40:	001a      	movs	r2, r3
 8001c42:	4b09      	ldr	r3, [pc, #36]	@ (8001c68 <xTimerCreateTimerTask+0x60>)
 8001c44:	0011      	movs	r1, r2
 8001c46:	0018      	movs	r0, r3
 8001c48:	f003 fd1c 	bl	8005684 <vAssertCalled>
        return xReturn;
 8001c4c:	687b      	ldr	r3, [r7, #4]
    }
 8001c4e:	0018      	movs	r0, r3
 8001c50:	46bd      	mov	sp, r7
 8001c52:	b002      	add	sp, #8
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	46c0      	nop			@ (mov r8, r8)
 8001c58:	20000180 	.word	0x20000180
 8001c5c:	08005f5c 	.word	0x08005f5c
 8001c60:	08001d2d 	.word	0x08001d2d
 8001c64:	20000184 	.word	0x20000184
 8001c68:	08005f64 	.word	0x08005f64

08001c6c <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b084      	sub	sp, #16
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	60f8      	str	r0, [r7, #12]
 8001c74:	60b9      	str	r1, [r7, #8]
 8001c76:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8001c78:	e010      	b.n	8001c9c <prvReloadTimer+0x30>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	699b      	ldr	r3, [r3, #24]
 8001c7e:	68ba      	ldr	r2, [r7, #8]
 8001c80:	18d3      	adds	r3, r2, r3
 8001c82:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
 8001c84:	68f9      	ldr	r1, [r7, #12]
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	6a1b      	ldr	r3, [r3, #32]
 8001c8a:	001a      	movs	r2, r3
 8001c8c:	20d2      	movs	r0, #210	@ 0xd2
 8001c8e:	f001 fb87 	bl	80033a0 <xTraceEventCreate2>
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	6a1b      	ldr	r3, [r3, #32]
 8001c96:	68fa      	ldr	r2, [r7, #12]
 8001c98:	0010      	movs	r0, r2
 8001c9a:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	699a      	ldr	r2, [r3, #24]
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	18d1      	adds	r1, r2, r3
 8001ca4:	68bb      	ldr	r3, [r7, #8]
 8001ca6:	687a      	ldr	r2, [r7, #4]
 8001ca8:	68f8      	ldr	r0, [r7, #12]
 8001caa:	f000 f8df 	bl	8001e6c <prvInsertTimerInActiveList>
 8001cae:	1e03      	subs	r3, r0, #0
 8001cb0:	d1e3      	bne.n	8001c7a <prvReloadTimer+0xe>
        }
    }
 8001cb2:	46c0      	nop			@ (mov r8, r8)
 8001cb4:	46c0      	nop			@ (mov r8, r8)
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	b004      	add	sp, #16
 8001cba:	bd80      	pop	{r7, pc}

08001cbc <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b084      	sub	sp, #16
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
 8001cc4:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001cc6:	4b18      	ldr	r3, [pc, #96]	@ (8001d28 <prvProcessExpiredTimer+0x6c>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	68db      	ldr	r3, [r3, #12]
 8001ccc:	68db      	ldr	r3, [r3, #12]
 8001cce:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	3304      	adds	r3, #4
 8001cd4:	0018      	movs	r0, r3
 8001cd6:	f7fe fb02 	bl	80002de <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	2228      	movs	r2, #40	@ 0x28
 8001cde:	5c9b      	ldrb	r3, [r3, r2]
 8001ce0:	001a      	movs	r2, r3
 8001ce2:	2304      	movs	r3, #4
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	d006      	beq.n	8001cf6 <prvProcessExpiredTimer+0x3a>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8001ce8:	683a      	ldr	r2, [r7, #0]
 8001cea:	6879      	ldr	r1, [r7, #4]
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	0018      	movs	r0, r3
 8001cf0:	f7ff ffbc 	bl	8001c6c <prvReloadTimer>
 8001cf4:	e008      	b.n	8001d08 <prvProcessExpiredTimer+0x4c>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	2228      	movs	r2, #40	@ 0x28
 8001cfa:	5c9b      	ldrb	r3, [r3, r2]
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	4393      	bics	r3, r2
 8001d00:	b2d9      	uxtb	r1, r3
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	2228      	movs	r2, #40	@ 0x28
 8001d06:	5499      	strb	r1, [r3, r2]
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
 8001d08:	68f9      	ldr	r1, [r7, #12]
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	6a1b      	ldr	r3, [r3, #32]
 8001d0e:	001a      	movs	r2, r3
 8001d10:	20d2      	movs	r0, #210	@ 0xd2
 8001d12:	f001 fb45 	bl	80033a0 <xTraceEventCreate2>
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	6a1b      	ldr	r3, [r3, #32]
 8001d1a:	68fa      	ldr	r2, [r7, #12]
 8001d1c:	0010      	movs	r0, r2
 8001d1e:	4798      	blx	r3
    }
 8001d20:	46c0      	nop			@ (mov r8, r8)
 8001d22:	46bd      	mov	sp, r7
 8001d24:	b004      	add	sp, #16
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	20000178 	.word	0x20000178

08001d2c <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b084      	sub	sp, #16
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8001d34:	2308      	movs	r3, #8
 8001d36:	18fb      	adds	r3, r7, r3
 8001d38:	0018      	movs	r0, r3
 8001d3a:	f000 f855 	bl	8001de8 <prvGetNextExpireTime>
 8001d3e:	0003      	movs	r3, r0
 8001d40:	60fb      	str	r3, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8001d42:	68ba      	ldr	r2, [r7, #8]
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	0011      	movs	r1, r2
 8001d48:	0018      	movs	r0, r3
 8001d4a:	f000 f805 	bl	8001d58 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8001d4e:	f000 f8cf 	bl	8001ef0 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8001d52:	46c0      	nop			@ (mov r8, r8)
 8001d54:	e7ee      	b.n	8001d34 <prvTimerTask+0x8>
	...

08001d58 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
 8001d60:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8001d62:	f7ff f9e3 	bl	800112c <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8001d66:	2308      	movs	r3, #8
 8001d68:	18fb      	adds	r3, r7, r3
 8001d6a:	0018      	movs	r0, r3
 8001d6c:	f000 f85e 	bl	8001e2c <prvSampleTimeNow>
 8001d70:	0003      	movs	r3, r0
 8001d72:	60fb      	str	r3, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d12b      	bne.n	8001dd2 <prvProcessTimerOrBlockTask+0x7a>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d10c      	bne.n	8001d9a <prvProcessTimerOrBlockTask+0x42>
 8001d80:	687a      	ldr	r2, [r7, #4]
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	429a      	cmp	r2, r3
 8001d86:	d808      	bhi.n	8001d9a <prvProcessTimerOrBlockTask+0x42>
                {
                    ( void ) xTaskResumeAll();
 8001d88:	f7ff f9dc 	bl	8001144 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8001d8c:	68fa      	ldr	r2, [r7, #12]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	0011      	movs	r1, r2
 8001d92:	0018      	movs	r0, r3
 8001d94:	f7ff ff92 	bl	8001cbc <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8001d98:	e01d      	b.n	8001dd6 <prvProcessTimerOrBlockTask+0x7e>
                    if( xListWasEmpty != pdFALSE )
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d008      	beq.n	8001db2 <prvProcessTimerOrBlockTask+0x5a>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8001da0:	4b0f      	ldr	r3, [pc, #60]	@ (8001de0 <prvProcessTimerOrBlockTask+0x88>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d101      	bne.n	8001dae <prvProcessTimerOrBlockTask+0x56>
 8001daa:	2301      	movs	r3, #1
 8001dac:	e000      	b.n	8001db0 <prvProcessTimerOrBlockTask+0x58>
 8001dae:	2300      	movs	r3, #0
 8001db0:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8001db2:	4b0c      	ldr	r3, [pc, #48]	@ (8001de4 <prvProcessTimerOrBlockTask+0x8c>)
 8001db4:	6818      	ldr	r0, [r3, #0]
 8001db6:	687a      	ldr	r2, [r7, #4]
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	1ad3      	subs	r3, r2, r3
 8001dbc:	683a      	ldr	r2, [r7, #0]
 8001dbe:	0019      	movs	r1, r3
 8001dc0:	f7fe ff76 	bl	8000cb0 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8001dc4:	f7ff f9be 	bl	8001144 <xTaskResumeAll>
 8001dc8:	1e03      	subs	r3, r0, #0
 8001dca:	d104      	bne.n	8001dd6 <prvProcessTimerOrBlockTask+0x7e>
                        portYIELD_WITHIN_API();
 8001dcc:	f000 fa40 	bl	8002250 <vPortYield>
    }
 8001dd0:	e001      	b.n	8001dd6 <prvProcessTimerOrBlockTask+0x7e>
                ( void ) xTaskResumeAll();
 8001dd2:	f7ff f9b7 	bl	8001144 <xTaskResumeAll>
    }
 8001dd6:	46c0      	nop			@ (mov r8, r8)
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	b004      	add	sp, #16
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	46c0      	nop			@ (mov r8, r8)
 8001de0:	2000017c 	.word	0x2000017c
 8001de4:	20000180 	.word	0x20000180

08001de8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b084      	sub	sp, #16
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8001df0:	4b0d      	ldr	r3, [pc, #52]	@ (8001e28 <prvGetNextExpireTime+0x40>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d101      	bne.n	8001dfe <prvGetNextExpireTime+0x16>
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	e000      	b.n	8001e00 <prvGetNextExpireTime+0x18>
 8001dfe:	2200      	movs	r2, #0
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d105      	bne.n	8001e18 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8001e0c:	4b06      	ldr	r3, [pc, #24]	@ (8001e28 <prvGetNextExpireTime+0x40>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	68db      	ldr	r3, [r3, #12]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	60fb      	str	r3, [r7, #12]
 8001e16:	e001      	b.n	8001e1c <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
    }
 8001e1e:	0018      	movs	r0, r3
 8001e20:	46bd      	mov	sp, r7
 8001e22:	b004      	add	sp, #16
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	46c0      	nop			@ (mov r8, r8)
 8001e28:	20000178 	.word	0x20000178

08001e2c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b084      	sub	sp, #16
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8001e34:	f7ff fa7c 	bl	8001330 <xTaskGetTickCount>
 8001e38:	0003      	movs	r3, r0
 8001e3a:	60fb      	str	r3, [r7, #12]

        if( xTimeNow < xLastTime )
 8001e3c:	4b0a      	ldr	r3, [pc, #40]	@ (8001e68 <prvSampleTimeNow+0x3c>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	68fa      	ldr	r2, [r7, #12]
 8001e42:	429a      	cmp	r2, r3
 8001e44:	d205      	bcs.n	8001e52 <prvSampleTimeNow+0x26>
        {
            prvSwitchTimerLists();
 8001e46:	f000 f911 	bl	800206c <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	601a      	str	r2, [r3, #0]
 8001e50:	e002      	b.n	8001e58 <prvSampleTimeNow+0x2c>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2200      	movs	r2, #0
 8001e56:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8001e58:	4b03      	ldr	r3, [pc, #12]	@ (8001e68 <prvSampleTimeNow+0x3c>)
 8001e5a:	68fa      	ldr	r2, [r7, #12]
 8001e5c:	601a      	str	r2, [r3, #0]

        return xTimeNow;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
    }
 8001e60:	0018      	movs	r0, r3
 8001e62:	46bd      	mov	sp, r7
 8001e64:	b004      	add	sp, #16
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	20000188 	.word	0x20000188

08001e6c <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b086      	sub	sp, #24
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	60f8      	str	r0, [r7, #12]
 8001e74:	60b9      	str	r1, [r7, #8]
 8001e76:	607a      	str	r2, [r7, #4]
 8001e78:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	68ba      	ldr	r2, [r7, #8]
 8001e82:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	68fa      	ldr	r2, [r7, #12]
 8001e88:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8001e8a:	68ba      	ldr	r2, [r7, #8]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	429a      	cmp	r2, r3
 8001e90:	d812      	bhi.n	8001eb8 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001e92:	687a      	ldr	r2, [r7, #4]
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	1ad2      	subs	r2, r2, r3
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	699b      	ldr	r3, [r3, #24]
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d302      	bcc.n	8001ea6 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	617b      	str	r3, [r7, #20]
 8001ea4:	e01b      	b.n	8001ede <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8001ea6:	4b10      	ldr	r3, [pc, #64]	@ (8001ee8 <prvInsertTimerInActiveList+0x7c>)
 8001ea8:	681a      	ldr	r2, [r3, #0]
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	3304      	adds	r3, #4
 8001eae:	0019      	movs	r1, r3
 8001eb0:	0010      	movs	r0, r2
 8001eb2:	f7fe f9de 	bl	8000272 <vListInsert>
 8001eb6:	e012      	b.n	8001ede <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8001eb8:	687a      	ldr	r2, [r7, #4]
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d206      	bcs.n	8001ece <prvInsertTimerInActiveList+0x62>
 8001ec0:	68ba      	ldr	r2, [r7, #8]
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d302      	bcc.n	8001ece <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	617b      	str	r3, [r7, #20]
 8001ecc:	e007      	b.n	8001ede <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8001ece:	4b07      	ldr	r3, [pc, #28]	@ (8001eec <prvInsertTimerInActiveList+0x80>)
 8001ed0:	681a      	ldr	r2, [r3, #0]
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	3304      	adds	r3, #4
 8001ed6:	0019      	movs	r1, r3
 8001ed8:	0010      	movs	r0, r2
 8001eda:	f7fe f9ca 	bl	8000272 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8001ede:	697b      	ldr	r3, [r7, #20]
    }
 8001ee0:	0018      	movs	r0, r3
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	b006      	add	sp, #24
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	2000017c 	.word	0x2000017c
 8001eec:	20000178 	.word	0x20000178

08001ef0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b086      	sub	sp, #24
 8001ef4:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8001ef6:	e0a2      	b.n	800203e <prvProcessReceivedCommands+0x14e>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8001ef8:	1d3b      	adds	r3, r7, #4
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	da00      	bge.n	8001f02 <prvProcessReceivedCommands+0x12>
 8001f00:	e09d      	b.n	800203e <prvProcessReceivedCommands+0x14e>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8001f02:	1d3b      	adds	r3, r7, #4
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	617b      	str	r3, [r7, #20]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	695b      	ldr	r3, [r3, #20]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d004      	beq.n	8001f1a <prvProcessReceivedCommands+0x2a>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	3304      	adds	r3, #4
 8001f14:	0018      	movs	r0, r3
 8001f16:	f7fe f9e2 	bl	80002de <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8001f1a:	003b      	movs	r3, r7
 8001f1c:	0018      	movs	r0, r3
 8001f1e:	f7ff ff85 	bl	8001e2c <prvSampleTimeNow>
 8001f22:	0003      	movs	r3, r0
 8001f24:	613b      	str	r3, [r7, #16]

                switch( xMessage.xMessageID )
 8001f26:	1d3b      	adds	r3, r7, #4
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	2b09      	cmp	r3, #9
 8001f2c:	d900      	bls.n	8001f30 <prvProcessReceivedCommands+0x40>
 8001f2e:	e083      	b.n	8002038 <prvProcessReceivedCommands+0x148>
 8001f30:	009a      	lsls	r2, r3, #2
 8001f32:	4b4a      	ldr	r3, [pc, #296]	@ (800205c <prvProcessReceivedCommands+0x16c>)
 8001f34:	18d3      	adds	r3, r2, r3
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	469f      	mov	pc, r3
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	2228      	movs	r2, #40	@ 0x28
 8001f3e:	5c9b      	ldrb	r3, [r3, r2]
 8001f40:	2201      	movs	r2, #1
 8001f42:	4313      	orrs	r3, r2
 8001f44:	b2d9      	uxtb	r1, r3
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	2228      	movs	r2, #40	@ 0x28
 8001f4a:	5499      	strb	r1, [r3, r2]

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8001f4c:	1d3b      	adds	r3, r7, #4
 8001f4e:	685a      	ldr	r2, [r3, #4]
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	699b      	ldr	r3, [r3, #24]
 8001f54:	18d1      	adds	r1, r2, r3
 8001f56:	1d3b      	adds	r3, r7, #4
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	693a      	ldr	r2, [r7, #16]
 8001f5c:	6978      	ldr	r0, [r7, #20]
 8001f5e:	f7ff ff85 	bl	8001e6c <prvInsertTimerInActiveList>
 8001f62:	1e03      	subs	r3, r0, #0
 8001f64:	d06a      	beq.n	800203c <prvProcessReceivedCommands+0x14c>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	2228      	movs	r2, #40	@ 0x28
 8001f6a:	5c9b      	ldrb	r3, [r3, r2]
 8001f6c:	001a      	movs	r2, r3
 8001f6e:	2304      	movs	r3, #4
 8001f70:	4013      	ands	r3, r2
 8001f72:	d00a      	beq.n	8001f8a <prvProcessReceivedCommands+0x9a>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8001f74:	1d3b      	adds	r3, r7, #4
 8001f76:	685a      	ldr	r2, [r3, #4]
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	699b      	ldr	r3, [r3, #24]
 8001f7c:	18d1      	adds	r1, r2, r3
 8001f7e:	693a      	ldr	r2, [r7, #16]
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	0018      	movs	r0, r3
 8001f84:	f7ff fe72 	bl	8001c6c <prvReloadTimer>
 8001f88:	e008      	b.n	8001f9c <prvProcessReceivedCommands+0xac>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	2228      	movs	r2, #40	@ 0x28
 8001f8e:	5c9b      	ldrb	r3, [r3, r2]
 8001f90:	2201      	movs	r2, #1
 8001f92:	4393      	bics	r3, r2
 8001f94:	b2d9      	uxtb	r1, r3
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	2228      	movs	r2, #40	@ 0x28
 8001f9a:	5499      	strb	r1, [r3, r2]
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
 8001f9c:	6979      	ldr	r1, [r7, #20]
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	6a1b      	ldr	r3, [r3, #32]
 8001fa2:	001a      	movs	r2, r3
 8001fa4:	20d2      	movs	r0, #210	@ 0xd2
 8001fa6:	f001 f9fb 	bl	80033a0 <xTraceEventCreate2>
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	6a1b      	ldr	r3, [r3, #32]
 8001fae:	697a      	ldr	r2, [r7, #20]
 8001fb0:	0010      	movs	r0, r2
 8001fb2:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8001fb4:	e042      	b.n	800203c <prvProcessReceivedCommands+0x14c>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	2228      	movs	r2, #40	@ 0x28
 8001fba:	5c9b      	ldrb	r3, [r3, r2]
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	4393      	bics	r3, r2
 8001fc0:	b2d9      	uxtb	r1, r3
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	2228      	movs	r2, #40	@ 0x28
 8001fc6:	5499      	strb	r1, [r3, r2]
                        break;
 8001fc8:	e039      	b.n	800203e <prvProcessReceivedCommands+0x14e>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8001fca:	697b      	ldr	r3, [r7, #20]
 8001fcc:	2228      	movs	r2, #40	@ 0x28
 8001fce:	5c9b      	ldrb	r3, [r3, r2]
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	b2d9      	uxtb	r1, r3
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	2228      	movs	r2, #40	@ 0x28
 8001fda:	5499      	strb	r1, [r3, r2]
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8001fdc:	1d3b      	adds	r3, r7, #4
 8001fde:	685a      	ldr	r2, [r3, #4]
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	699b      	ldr	r3, [r3, #24]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d105      	bne.n	8001ff8 <prvProcessReceivedCommands+0x108>
 8001fec:	4a1c      	ldr	r2, [pc, #112]	@ (8002060 <prvProcessReceivedCommands+0x170>)
 8001fee:	4b1d      	ldr	r3, [pc, #116]	@ (8002064 <prvProcessReceivedCommands+0x174>)
 8001ff0:	0011      	movs	r1, r2
 8001ff2:	0018      	movs	r0, r3
 8001ff4:	f003 fb46 	bl	8005684 <vAssertCalled>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8001ff8:	697b      	ldr	r3, [r7, #20]
 8001ffa:	699a      	ldr	r2, [r3, #24]
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	18d1      	adds	r1, r2, r3
 8002000:	693b      	ldr	r3, [r7, #16]
 8002002:	693a      	ldr	r2, [r7, #16]
 8002004:	6978      	ldr	r0, [r7, #20]
 8002006:	f7ff ff31 	bl	8001e6c <prvInsertTimerInActiveList>
                        break;
 800200a:	e018      	b.n	800203e <prvProcessReceivedCommands+0x14e>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	2228      	movs	r2, #40	@ 0x28
 8002010:	5c9b      	ldrb	r3, [r3, r2]
 8002012:	001a      	movs	r2, r3
 8002014:	2302      	movs	r3, #2
 8002016:	4013      	ands	r3, r2
 8002018:	d104      	bne.n	8002024 <prvProcessReceivedCommands+0x134>
                            {
                                vPortFree( pxTimer );
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	0018      	movs	r0, r3
 800201e:	f000 fa33 	bl	8002488 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8002022:	e00c      	b.n	800203e <prvProcessReceivedCommands+0x14e>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	2228      	movs	r2, #40	@ 0x28
 8002028:	5c9b      	ldrb	r3, [r3, r2]
 800202a:	2201      	movs	r2, #1
 800202c:	4393      	bics	r3, r2
 800202e:	b2d9      	uxtb	r1, r3
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	2228      	movs	r2, #40	@ 0x28
 8002034:	5499      	strb	r1, [r3, r2]
                        break;
 8002036:	e002      	b.n	800203e <prvProcessReceivedCommands+0x14e>

                    default:
                        /* Don't expect to get here. */
                        break;
 8002038:	46c0      	nop			@ (mov r8, r8)
 800203a:	e000      	b.n	800203e <prvProcessReceivedCommands+0x14e>
                        break;
 800203c:	46c0      	nop			@ (mov r8, r8)
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800203e:	4b0a      	ldr	r3, [pc, #40]	@ (8002068 <prvProcessReceivedCommands+0x178>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	1d39      	adds	r1, r7, #4
 8002044:	2200      	movs	r2, #0
 8002046:	0018      	movs	r0, r3
 8002048:	f7fe fbca 	bl	80007e0 <xQueueReceive>
 800204c:	1e03      	subs	r3, r0, #0
 800204e:	d000      	beq.n	8002052 <prvProcessReceivedCommands+0x162>
 8002050:	e752      	b.n	8001ef8 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8002052:	46c0      	nop			@ (mov r8, r8)
 8002054:	46c0      	nop			@ (mov r8, r8)
 8002056:	46bd      	mov	sp, r7
 8002058:	b006      	add	sp, #24
 800205a:	bd80      	pop	{r7, pc}
 800205c:	080063a4 	.word	0x080063a4
 8002060:	0000035e 	.word	0x0000035e
 8002064:	08005f64 	.word	0x08005f64
 8002068:	20000180 	.word	0x20000180

0800206c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 800206c:	b580      	push	{r7, lr}
 800206e:	b082      	sub	sp, #8
 8002070:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002072:	e00b      	b.n	800208c <prvSwitchTimerLists+0x20>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002074:	4b0f      	ldr	r3, [pc, #60]	@ (80020b4 <prvSwitchTimerLists+0x48>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	68db      	ldr	r3, [r3, #12]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 800207e:	2301      	movs	r3, #1
 8002080:	425a      	negs	r2, r3
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	0011      	movs	r1, r2
 8002086:	0018      	movs	r0, r3
 8002088:	f7ff fe18 	bl	8001cbc <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800208c:	4b09      	ldr	r3, [pc, #36]	@ (80020b4 <prvSwitchTimerLists+0x48>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d1ee      	bne.n	8002074 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8002096:	4b07      	ldr	r3, [pc, #28]	@ (80020b4 <prvSwitchTimerLists+0x48>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 800209c:	4b06      	ldr	r3, [pc, #24]	@ (80020b8 <prvSwitchTimerLists+0x4c>)
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	4b04      	ldr	r3, [pc, #16]	@ (80020b4 <prvSwitchTimerLists+0x48>)
 80020a2:	601a      	str	r2, [r3, #0]
        pxOverflowTimerList = pxTemp;
 80020a4:	4b04      	ldr	r3, [pc, #16]	@ (80020b8 <prvSwitchTimerLists+0x4c>)
 80020a6:	687a      	ldr	r2, [r7, #4]
 80020a8:	601a      	str	r2, [r3, #0]
    }
 80020aa:	46c0      	nop			@ (mov r8, r8)
 80020ac:	46bd      	mov	sp, r7
 80020ae:	b002      	add	sp, #8
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	46c0      	nop			@ (mov r8, r8)
 80020b4:	20000178 	.word	0x20000178
 80020b8:	2000017c 	.word	0x2000017c

080020bc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 80020c0:	f000 f8d6 	bl	8002270 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 80020c4:	4b14      	ldr	r3, [pc, #80]	@ (8002118 <prvCheckForValidListAndQueue+0x5c>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d120      	bne.n	800210e <prvCheckForValidListAndQueue+0x52>
            {
                vListInitialise( &xActiveTimerList1 );
 80020cc:	4b13      	ldr	r3, [pc, #76]	@ (800211c <prvCheckForValidListAndQueue+0x60>)
 80020ce:	0018      	movs	r0, r3
 80020d0:	f7fe f8a6 	bl	8000220 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 80020d4:	4b12      	ldr	r3, [pc, #72]	@ (8002120 <prvCheckForValidListAndQueue+0x64>)
 80020d6:	0018      	movs	r0, r3
 80020d8:	f7fe f8a2 	bl	8000220 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 80020dc:	4b11      	ldr	r3, [pc, #68]	@ (8002124 <prvCheckForValidListAndQueue+0x68>)
 80020de:	4a0f      	ldr	r2, [pc, #60]	@ (800211c <prvCheckForValidListAndQueue+0x60>)
 80020e0:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 80020e2:	4b11      	ldr	r3, [pc, #68]	@ (8002128 <prvCheckForValidListAndQueue+0x6c>)
 80020e4:	4a0e      	ldr	r2, [pc, #56]	@ (8002120 <prvCheckForValidListAndQueue+0x64>)
 80020e6:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80020e8:	2200      	movs	r2, #0
 80020ea:	210c      	movs	r1, #12
 80020ec:	200a      	movs	r0, #10
 80020ee:	f7fe f9b5 	bl	800045c <xQueueGenericCreate>
 80020f2:	0002      	movs	r2, r0
 80020f4:	4b08      	ldr	r3, [pc, #32]	@ (8002118 <prvCheckForValidListAndQueue+0x5c>)
 80020f6:	601a      	str	r2, [r3, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 80020f8:	4b07      	ldr	r3, [pc, #28]	@ (8002118 <prvCheckForValidListAndQueue+0x5c>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d006      	beq.n	800210e <prvCheckForValidListAndQueue+0x52>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8002100:	4b05      	ldr	r3, [pc, #20]	@ (8002118 <prvCheckForValidListAndQueue+0x5c>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a09      	ldr	r2, [pc, #36]	@ (800212c <prvCheckForValidListAndQueue+0x70>)
 8002106:	0011      	movs	r1, r2
 8002108:	0018      	movs	r0, r3
 800210a:	f7fe fd7f 	bl	8000c0c <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800210e:	f000 f8c1 	bl	8002294 <vPortExitCritical>
    }
 8002112:	46c0      	nop			@ (mov r8, r8)
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	20000180 	.word	0x20000180
 800211c:	20000150 	.word	0x20000150
 8002120:	20000164 	.word	0x20000164
 8002124:	20000178 	.word	0x20000178
 8002128:	2000017c 	.word	0x2000017c
 800212c:	08005f7c 	.word	0x08005f7c

08002130 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	60f8      	str	r0, [r7, #12]
 8002138:	60b9      	str	r1, [r7, #8]
 800213a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                          /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	3b04      	subs	r3, #4
 8002140:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                        /* xPSR */
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	2280      	movs	r2, #128	@ 0x80
 8002146:	0452      	lsls	r2, r2, #17
 8002148:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	3b04      	subs	r3, #4
 800214e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pxCode;                  /* PC */
 8002150:	68ba      	ldr	r2, [r7, #8]
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	3b04      	subs	r3, #4
 800215a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS; /* LR */
 800215c:	4a08      	ldr	r2, [pc, #32]	@ (8002180 <pxPortInitialiseStack+0x50>)
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                       /* R12, R3, R2 and R1. */
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	3b14      	subs	r3, #20
 8002166:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;            /* R0 */
 8002168:	687a      	ldr	r2, [r7, #4]
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                       /* R11..R4. */
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	3b20      	subs	r3, #32
 8002172:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8002174:	68fb      	ldr	r3, [r7, #12]
}
 8002176:	0018      	movs	r0, r3
 8002178:	46bd      	mov	sp, r7
 800217a:	b004      	add	sp, #16
 800217c:	bd80      	pop	{r7, pc}
 800217e:	46c0      	nop			@ (mov r8, r8)
 8002180:	08002185 	.word	0x08002185

08002184 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b082      	sub	sp, #8
 8002188:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 800218a:	2300      	movs	r3, #0
 800218c:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800218e:	4b09      	ldr	r3, [pc, #36]	@ (80021b4 <prvTaskExitError+0x30>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	3301      	adds	r3, #1
 8002194:	d004      	beq.n	80021a0 <prvTaskExitError+0x1c>
 8002196:	4b08      	ldr	r3, [pc, #32]	@ (80021b8 <prvTaskExitError+0x34>)
 8002198:	21b2      	movs	r1, #178	@ 0xb2
 800219a:	0018      	movs	r0, r3
 800219c:	f003 fa72 	bl	8005684 <vAssertCalled>
    portDISABLE_INTERRUPTS();
 80021a0:	b672      	cpsid	i

    while( ulDummy == 0 )
 80021a2:	46c0      	nop			@ (mov r8, r8)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d0fc      	beq.n	80021a4 <prvTaskExitError+0x20>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 80021aa:	46c0      	nop			@ (mov r8, r8)
 80021ac:	46c0      	nop			@ (mov r8, r8)
 80021ae:	46bd      	mov	sp, r7
 80021b0:	b002      	add	sp, #8
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	20000004 	.word	0x20000004
 80021b8:	08005f84 	.word	0x08005f84

080021bc <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
    /* This function is no longer used, but retained for backward
     * compatibility. */
}
 80021c0:	46c0      	nop			@ (mov r8, r8)
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
	...

080021d0 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
    /* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
     * table offset register that can be used to locate the initial stack value.
     * Not all M0 parts have the application vector table at address 0. */
    __asm volatile (
 80021d0:	4a0b      	ldr	r2, [pc, #44]	@ (8002200 <pxCurrentTCBConst2>)
 80021d2:	6813      	ldr	r3, [r2, #0]
 80021d4:	6818      	ldr	r0, [r3, #0]
 80021d6:	3020      	adds	r0, #32
 80021d8:	f380 8809 	msr	PSP, r0
 80021dc:	2002      	movs	r0, #2
 80021de:	f380 8814 	msr	CONTROL, r0
 80021e2:	f3bf 8f6f 	isb	sy
 80021e6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 80021e8:	46ae      	mov	lr, r5
 80021ea:	bc08      	pop	{r3}
 80021ec:	bc04      	pop	{r2}
 80021ee:	b662      	cpsie	i
 80021f0:	4718      	bx	r3
 80021f2:	46c0      	nop			@ (mov r8, r8)
 80021f4:	46c0      	nop			@ (mov r8, r8)
 80021f6:	46c0      	nop			@ (mov r8, r8)
 80021f8:	46c0      	nop			@ (mov r8, r8)
 80021fa:	46c0      	nop			@ (mov r8, r8)
 80021fc:	46c0      	nop			@ (mov r8, r8)
 80021fe:	46c0      	nop			@ (mov r8, r8)

08002200 <pxCurrentTCBConst2>:
 8002200:	20000078 	.word	0x20000078
        "	bx   r3						\n"/* Finally, jump to the user defined task code. */
        "								\n"
        "	.align 4					\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB	  "
        );
}
 8002204:	46c0      	nop			@ (mov r8, r8)
 8002206:	46c0      	nop			@ (mov r8, r8)

08002208 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
    /* Make PendSV, CallSV and SysTick the same priority as the kernel. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800220c:	4b0e      	ldr	r3, [pc, #56]	@ (8002248 <xPortStartScheduler+0x40>)
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	4b0d      	ldr	r3, [pc, #52]	@ (8002248 <xPortStartScheduler+0x40>)
 8002212:	21ff      	movs	r1, #255	@ 0xff
 8002214:	0409      	lsls	r1, r1, #16
 8002216:	430a      	orrs	r2, r1
 8002218:	601a      	str	r2, [r3, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800221a:	4b0b      	ldr	r3, [pc, #44]	@ (8002248 <xPortStartScheduler+0x40>)
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	4b0a      	ldr	r3, [pc, #40]	@ (8002248 <xPortStartScheduler+0x40>)
 8002220:	21ff      	movs	r1, #255	@ 0xff
 8002222:	0609      	lsls	r1, r1, #24
 8002224:	430a      	orrs	r2, r1
 8002226:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8002228:	f000 f8a0 	bl	800236c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800222c:	4b07      	ldr	r3, [pc, #28]	@ (800224c <xPortStartScheduler+0x44>)
 800222e:	2200      	movs	r2, #0
 8002230:	601a      	str	r2, [r3, #0]

    /* Start the first task. */
    vPortStartFirstTask();
 8002232:	f7ff ffcd 	bl	80021d0 <vPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8002236:	f7ff f9af 	bl	8001598 <vTaskSwitchContext>
    prvTaskExitError();
 800223a:	f7ff ffa3 	bl	8002184 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800223e:	2300      	movs	r3, #0
}
 8002240:	0018      	movs	r0, r3
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	46c0      	nop			@ (mov r8, r8)
 8002248:	e000ed20 	.word	0xe000ed20
 800224c:	20000004 	.word	0x20000004

08002250 <vPortYield>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
    /* Set a PendSV to request a context switch. */
    portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002254:	4b05      	ldr	r3, [pc, #20]	@ (800226c <vPortYield+0x1c>)
 8002256:	2280      	movs	r2, #128	@ 0x80
 8002258:	0552      	lsls	r2, r2, #21
 800225a:	601a      	str	r2, [r3, #0]

    /* Barriers are normally not required but do ensure the code is completely
     * within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 800225c:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8002260:	f3bf 8f6f 	isb	sy
}
 8002264:	46c0      	nop			@ (mov r8, r8)
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	46c0      	nop			@ (mov r8, r8)
 800226c:	e000ed04 	.word	0xe000ed04

08002270 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002270:	b580      	push	{r7, lr}
 8002272:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8002274:	b672      	cpsid	i
    uxCriticalNesting++;
 8002276:	4b06      	ldr	r3, [pc, #24]	@ (8002290 <vPortEnterCritical+0x20>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	1c5a      	adds	r2, r3, #1
 800227c:	4b04      	ldr	r3, [pc, #16]	@ (8002290 <vPortEnterCritical+0x20>)
 800227e:	601a      	str	r2, [r3, #0]
    __asm volatile ( "dsb" ::: "memory" );
 8002280:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8002284:	f3bf 8f6f 	isb	sy
}
 8002288:	46c0      	nop			@ (mov r8, r8)
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	46c0      	nop			@ (mov r8, r8)
 8002290:	20000004 	.word	0x20000004

08002294 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8002298:	4b0c      	ldr	r3, [pc, #48]	@ (80022cc <vPortExitCritical+0x38>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d107      	bne.n	80022b0 <vPortExitCritical+0x1c>
 80022a0:	2326      	movs	r3, #38	@ 0x26
 80022a2:	33ff      	adds	r3, #255	@ 0xff
 80022a4:	001a      	movs	r2, r3
 80022a6:	4b0a      	ldr	r3, [pc, #40]	@ (80022d0 <vPortExitCritical+0x3c>)
 80022a8:	0011      	movs	r1, r2
 80022aa:	0018      	movs	r0, r3
 80022ac:	f003 f9ea 	bl	8005684 <vAssertCalled>
    uxCriticalNesting--;
 80022b0:	4b06      	ldr	r3, [pc, #24]	@ (80022cc <vPortExitCritical+0x38>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	1e5a      	subs	r2, r3, #1
 80022b6:	4b05      	ldr	r3, [pc, #20]	@ (80022cc <vPortExitCritical+0x38>)
 80022b8:	601a      	str	r2, [r3, #0]

    if( uxCriticalNesting == 0 )
 80022ba:	4b04      	ldr	r3, [pc, #16]	@ (80022cc <vPortExitCritical+0x38>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d100      	bne.n	80022c4 <vPortExitCritical+0x30>
    {
        portENABLE_INTERRUPTS();
 80022c2:	b662      	cpsie	i
    }
}
 80022c4:	46c0      	nop			@ (mov r8, r8)
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	46c0      	nop			@ (mov r8, r8)
 80022cc:	20000004 	.word	0x20000004
 80022d0:	08005f84 	.word	0x08005f84

080022d4 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
    __asm volatile (
 80022d4:	f3ef 8010 	mrs	r0, PRIMASK
 80022d8:	b672      	cpsid	i
 80022da:	4770      	bx	lr
        " mrs r0, PRIMASK	\n"
        " cpsid i			\n"
        " bx lr				  "
        ::: "memory"
        );
}
 80022dc:	46c0      	nop			@ (mov r8, r8)
 80022de:	0018      	movs	r0, r3

080022e0 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
    __asm volatile (
 80022e0:	f380 8810 	msr	PRIMASK, r0
 80022e4:	4770      	bx	lr
        " msr PRIMASK, r0	\n"
        " bx lr				  "
        ::: "memory"
        );
}
 80022e6:	46c0      	nop			@ (mov r8, r8)
	...

080022f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80022f0:	f3ef 8009 	mrs	r0, PSP
 80022f4:	4b0e      	ldr	r3, [pc, #56]	@ (8002330 <pxCurrentTCBConst>)
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	3820      	subs	r0, #32
 80022fa:	6010      	str	r0, [r2, #0]
 80022fc:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80022fe:	4644      	mov	r4, r8
 8002300:	464d      	mov	r5, r9
 8002302:	4656      	mov	r6, sl
 8002304:	465f      	mov	r7, fp
 8002306:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8002308:	b508      	push	{r3, lr}
 800230a:	b672      	cpsid	i
 800230c:	f7ff f944 	bl	8001598 <vTaskSwitchContext>
 8002310:	b662      	cpsie	i
 8002312:	bc0c      	pop	{r2, r3}
 8002314:	6811      	ldr	r1, [r2, #0]
 8002316:	6808      	ldr	r0, [r1, #0]
 8002318:	3010      	adds	r0, #16
 800231a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800231c:	46a0      	mov	r8, r4
 800231e:	46a9      	mov	r9, r5
 8002320:	46b2      	mov	sl, r6
 8002322:	46bb      	mov	fp, r7
 8002324:	f380 8809 	msr	PSP, r0
 8002328:	3820      	subs	r0, #32
 800232a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800232c:	4718      	bx	r3
 800232e:	46c0      	nop			@ (mov r8, r8)

08002330 <pxCurrentTCBConst>:
 8002330:	20000078 	.word	0x20000078
        "	bx r3								\n"
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	  "
    );
}
 8002334:	46c0      	nop			@ (mov r8, r8)
 8002336:	46c0      	nop			@ (mov r8, r8)

08002338 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0
    uint32_t ulPreviousMask;

    ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800233e:	f7ff ffc9 	bl	80022d4 <ulSetInterruptMaskFromISR>
 8002342:	0003      	movs	r3, r0
 8002344:	607b      	str	r3, [r7, #4]
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8002346:	f7ff f80b 	bl	8001360 <xTaskIncrementTick>
 800234a:	1e03      	subs	r3, r0, #0
 800234c:	d003      	beq.n	8002356 <SysTick_Handler+0x1e>
        {
            /* Pend a context switch. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800234e:	4b06      	ldr	r3, [pc, #24]	@ (8002368 <SysTick_Handler+0x30>)
 8002350:	2280      	movs	r2, #128	@ 0x80
 8002352:	0552      	lsls	r2, r2, #21
 8002354:	601a      	str	r2, [r3, #0]
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	0018      	movs	r0, r3
 800235a:	f7ff ffc1 	bl	80022e0 <vClearInterruptMaskFromISR>
}
 800235e:	46c0      	nop			@ (mov r8, r8)
 8002360:	46bd      	mov	sp, r7
 8002362:	b002      	add	sp, #8
 8002364:	bd80      	pop	{r7, pc}
 8002366:	46c0      	nop			@ (mov r8, r8)
 8002368:	e000ed04 	.word	0xe000ed04

0800236c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800236c:	b580      	push	{r7, lr}
 800236e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and reset the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002370:	4b0b      	ldr	r3, [pc, #44]	@ (80023a0 <vPortSetupTimerInterrupt+0x34>)
 8002372:	2200      	movs	r2, #0
 8002374:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002376:	4b0b      	ldr	r3, [pc, #44]	@ (80023a4 <vPortSetupTimerInterrupt+0x38>)
 8002378:	2200      	movs	r2, #0
 800237a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800237c:	4b0a      	ldr	r3, [pc, #40]	@ (80023a8 <vPortSetupTimerInterrupt+0x3c>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	22fa      	movs	r2, #250	@ 0xfa
 8002382:	0091      	lsls	r1, r2, #2
 8002384:	0018      	movs	r0, r3
 8002386:	f7fd febf 	bl	8000108 <__udivsi3>
 800238a:	0003      	movs	r3, r0
 800238c:	001a      	movs	r2, r3
 800238e:	4b07      	ldr	r3, [pc, #28]	@ (80023ac <vPortSetupTimerInterrupt+0x40>)
 8002390:	3a01      	subs	r2, #1
 8002392:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002394:	4b02      	ldr	r3, [pc, #8]	@ (80023a0 <vPortSetupTimerInterrupt+0x34>)
 8002396:	2207      	movs	r2, #7
 8002398:	601a      	str	r2, [r3, #0]
}
 800239a:	46c0      	nop			@ (mov r8, r8)
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	e000e010 	.word	0xe000e010
 80023a4:	e000e018 	.word	0xe000e018
 80023a8:	20000008 	.word	0x20000008
 80023ac:	e000e014 	.word	0xe000e014

080023b0 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b084      	sub	sp, #16
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
    void * pvReturn = NULL;
 80023b8:	2300      	movs	r3, #0
 80023ba:	60fb      	str	r3, [r7, #12]
    static uint8_t * pucAlignedHeap = NULL;

    /* Ensure that blocks are always aligned. */
    #if ( portBYTE_ALIGNMENT != 1 )
    {
        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2207      	movs	r2, #7
 80023c0:	4013      	ands	r3, r2
 80023c2:	d00e      	beq.n	80023e2 <pvPortMalloc+0x32>
        {
            /* Byte alignment required. Check for overflow. */
            if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) > xWantedSize )
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2207      	movs	r2, #7
 80023c8:	4393      	bics	r3, r2
 80023ca:	3308      	adds	r3, #8
 80023cc:	687a      	ldr	r2, [r7, #4]
 80023ce:	429a      	cmp	r2, r3
 80023d0:	d205      	bcs.n	80023de <pvPortMalloc+0x2e>
            {
                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2207      	movs	r2, #7
 80023d6:	4393      	bics	r3, r2
 80023d8:	3308      	adds	r3, #8
 80023da:	607b      	str	r3, [r7, #4]
 80023dc:	e001      	b.n	80023e2 <pvPortMalloc+0x32>
            }
            else
            {
                xWantedSize = 0;
 80023de:	2300      	movs	r3, #0
 80023e0:	607b      	str	r3, [r7, #4]
            }
        }
    }
    #endif /* if ( portBYTE_ALIGNMENT != 1 ) */

    vTaskSuspendAll();
 80023e2:	f7fe fea3 	bl	800112c <vTaskSuspendAll>
    {
        if( pucAlignedHeap == NULL )
 80023e6:	4b22      	ldr	r3, [pc, #136]	@ (8002470 <pvPortMalloc+0xc0>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d105      	bne.n	80023fa <pvPortMalloc+0x4a>
        {
            /* Ensure the heap starts on a correctly aligned boundary. */
            pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) & ucHeap[ portBYTE_ALIGNMENT - 1 ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 80023ee:	4b21      	ldr	r3, [pc, #132]	@ (8002474 <pvPortMalloc+0xc4>)
 80023f0:	2207      	movs	r2, #7
 80023f2:	4393      	bics	r3, r2
 80023f4:	001a      	movs	r2, r3
 80023f6:	4b1e      	ldr	r3, [pc, #120]	@ (8002470 <pvPortMalloc+0xc0>)
 80023f8:	601a      	str	r2, [r3, #0]
        }

        /* Check there is enough room left for the allocation and. */
        if( ( xWantedSize > 0 ) &&                                /* valid size */
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d01a      	beq.n	8002436 <pvPortMalloc+0x86>
            ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 8002400:	4b1d      	ldr	r3, [pc, #116]	@ (8002478 <pvPortMalloc+0xc8>)
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	18d3      	adds	r3, r2, r3
        if( ( xWantedSize > 0 ) &&                                /* valid size */
 8002408:	4a1c      	ldr	r2, [pc, #112]	@ (800247c <pvPortMalloc+0xcc>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d813      	bhi.n	8002436 <pvPortMalloc+0x86>
            ( ( xNextFreeByte + xWantedSize ) > xNextFreeByte ) ) /* Check for overflow. */
 800240e:	4b1a      	ldr	r3, [pc, #104]	@ (8002478 <pvPortMalloc+0xc8>)
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	18d2      	adds	r2, r2, r3
 8002416:	4b18      	ldr	r3, [pc, #96]	@ (8002478 <pvPortMalloc+0xc8>)
 8002418:	681b      	ldr	r3, [r3, #0]
            ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 800241a:	429a      	cmp	r2, r3
 800241c:	d90b      	bls.n	8002436 <pvPortMalloc+0x86>
        {
            /* Return the next free byte then increment the index past this
             * block. */
            pvReturn = pucAlignedHeap + xNextFreeByte;
 800241e:	4b14      	ldr	r3, [pc, #80]	@ (8002470 <pvPortMalloc+0xc0>)
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	4b15      	ldr	r3, [pc, #84]	@ (8002478 <pvPortMalloc+0xc8>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	18d3      	adds	r3, r2, r3
 8002428:	60fb      	str	r3, [r7, #12]
            xNextFreeByte += xWantedSize;
 800242a:	4b13      	ldr	r3, [pc, #76]	@ (8002478 <pvPortMalloc+0xc8>)
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	18d2      	adds	r2, r2, r3
 8002432:	4b11      	ldr	r3, [pc, #68]	@ (8002478 <pvPortMalloc+0xc8>)
 8002434:	601a      	str	r2, [r3, #0]
        }

        traceMALLOC( pvReturn, xWantedSize );
 8002436:	4b12      	ldr	r3, [pc, #72]	@ (8002480 <pvPortMalloc+0xd0>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	2201      	movs	r2, #1
 800243c:	4013      	ands	r3, r2
 800243e:	d00b      	beq.n	8002458 <pvPortMalloc+0xa8>
 8002440:	4b10      	ldr	r3, [pc, #64]	@ (8002484 <pvPortMalloc+0xd4>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d006      	beq.n	8002458 <pvPortMalloc+0xa8>
 800244a:	f001 feb5 	bl	80041b8 <xTraceKernelPortGetSystemHeapHandle>
 800244e:	687a      	ldr	r2, [r7, #4]
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	0019      	movs	r1, r3
 8002454:	f001 fdc9 	bl	8003fea <xTraceHeapAlloc>
    }
    ( void ) xTaskResumeAll();
 8002458:	f7fe fe74 	bl	8001144 <xTaskResumeAll>

    #if ( configUSE_MALLOC_FAILED_HOOK == 1 )
    {
        if( pvReturn == NULL )
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d101      	bne.n	8002466 <pvPortMalloc+0xb6>
        {
            vApplicationMallocFailedHook();
 8002462:	f003 f92d 	bl	80056c0 <vApplicationMallocFailedHook>
        }
    }
    #endif

    return pvReturn;
 8002466:	68fb      	ldr	r3, [r7, #12]
}
 8002468:	0018      	movs	r0, r3
 800246a:	46bd      	mov	sp, r7
 800246c:	b004      	add	sp, #16
 800246e:	bd80      	pop	{r7, pc}
 8002470:	20001d90 	.word	0x20001d90
 8002474:	20000193 	.word	0x20000193
 8002478:	20001d8c 	.word	0x20001d8c
 800247c:	00001bf7 	.word	0x00001bf7
 8002480:	20003060 	.word	0x20003060
 8002484:	20003058 	.word	0x20003058

08002488 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b082      	sub	sp, #8
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
     * heap_4.c for alternative implementations, and the memory management pages of
     * https://www.FreeRTOS.org for more information. */
    ( void ) pv;

    /* Force an assert as it is invalid to call this function. */
    configASSERT( pv == NULL );
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d004      	beq.n	80024a0 <vPortFree+0x18>
 8002496:	4b04      	ldr	r3, [pc, #16]	@ (80024a8 <vPortFree+0x20>)
 8002498:	218a      	movs	r1, #138	@ 0x8a
 800249a:	0018      	movs	r0, r3
 800249c:	f003 f8f2 	bl	8005684 <vAssertCalled>
}
 80024a0:	46c0      	nop			@ (mov r8, r8)
 80024a2:	46bd      	mov	sp, r7
 80024a4:	b002      	add	sp, #8
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	08005fac 	.word	0x08005fac

080024ac <xPortGetFreeHeapSize>:
    xNextFreeByte = ( size_t ) 0;
}
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	af00      	add	r7, sp, #0
    return( configADJUSTED_HEAP_SIZE - xNextFreeByte );
 80024b0:	4b03      	ldr	r3, [pc, #12]	@ (80024c0 <xPortGetFreeHeapSize+0x14>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a03      	ldr	r2, [pc, #12]	@ (80024c4 <xPortGetFreeHeapSize+0x18>)
 80024b6:	1ad3      	subs	r3, r2, r3
}
 80024b8:	0018      	movs	r0, r3
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	46c0      	nop			@ (mov r8, r8)
 80024c0:	20001d8c 	.word	0x20001d8c
 80024c4:	00001bf8 	.word	0x00001bf8

080024c8 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 80024ce:	4b25      	ldr	r3, [pc, #148]	@ (8002564 <_DoInit+0x9c>)
 80024d0:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	22a8      	movs	r2, #168	@ 0xa8
 80024d6:	2100      	movs	r1, #0
 80024d8:	0018      	movs	r0, r3
 80024da:	f003 fce3 	bl	8005ea4 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	2203      	movs	r2, #3
 80024e2:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	2203      	movs	r2, #3
 80024e8:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	4a1e      	ldr	r2, [pc, #120]	@ (8002568 <_DoInit+0xa0>)
 80024ee:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	4a1e      	ldr	r2, [pc, #120]	@ (800256c <_DoInit+0xa4>)
 80024f4:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	2280      	movs	r2, #128	@ 0x80
 80024fa:	00d2      	lsls	r2, r2, #3
 80024fc:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	2200      	movs	r2, #0
 8002502:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	2200      	movs	r2, #0
 8002508:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	2200      	movs	r2, #0
 800250e:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	4a15      	ldr	r2, [pc, #84]	@ (8002568 <_DoInit+0xa0>)
 8002514:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	4a15      	ldr	r2, [pc, #84]	@ (8002570 <_DoInit+0xa8>)
 800251a:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	2210      	movs	r2, #16
 8002520:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	2200      	movs	r2, #0
 8002526:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	2200      	movs	r2, #0
 800252c:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	2200      	movs	r2, #0
 8002532:	675a      	str	r2, [r3, #116]	@ 0x74
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8002534:	2300      	movs	r3, #0
 8002536:	607b      	str	r3, [r7, #4]
 8002538:	e00c      	b.n	8002554 <_DoInit+0x8c>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	220f      	movs	r2, #15
 800253e:	1ad3      	subs	r3, r2, r3
 8002540:	4a0c      	ldr	r2, [pc, #48]	@ (8002574 <_DoInit+0xac>)
 8002542:	5cd1      	ldrb	r1, [r2, r3]
 8002544:	683a      	ldr	r2, [r7, #0]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	18d3      	adds	r3, r2, r3
 800254a:	1c0a      	adds	r2, r1, #0
 800254c:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	3301      	adds	r3, #1
 8002552:	607b      	str	r3, [r7, #4]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2b0f      	cmp	r3, #15
 8002558:	d9ef      	bls.n	800253a <_DoInit+0x72>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
}
 800255a:	46c0      	nop			@ (mov r8, r8)
 800255c:	46c0      	nop			@ (mov r8, r8)
 800255e:	46bd      	mov	sp, r7
 8002560:	b002      	add	sp, #8
 8002562:	bd80      	pop	{r7, pc}
 8002564:	20001d94 	.word	0x20001d94
 8002568:	08005fd4 	.word	0x08005fd4
 800256c:	20001e3c 	.word	0x20001e3c
 8002570:	2000223c 	.word	0x2000223c
 8002574:	080063cc 	.word	0x080063cc

08002578 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8002578:	b580      	push	{r7, lr}
 800257a:	b08a      	sub	sp, #40	@ 0x28
 800257c:	af00      	add	r7, sp, #0
 800257e:	60f8      	str	r0, [r7, #12]
 8002580:	60b9      	str	r1, [r7, #8]
 8002582:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8002584:	2300      	movs	r3, #0
 8002586:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	68db      	ldr	r3, [r3, #12]
 800258c:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	691b      	ldr	r3, [r3, #16]
 8002592:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8002594:	69ba      	ldr	r2, [r7, #24]
 8002596:	69fb      	ldr	r3, [r7, #28]
 8002598:	429a      	cmp	r2, r3
 800259a:	d905      	bls.n	80025a8 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 800259c:	69ba      	ldr	r2, [r7, #24]
 800259e:	69fb      	ldr	r3, [r7, #28]
 80025a0:	1ad3      	subs	r3, r2, r3
 80025a2:	3b01      	subs	r3, #1
 80025a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80025a6:	e007      	b.n	80025b8 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	689a      	ldr	r2, [r3, #8]
 80025ac:	69b9      	ldr	r1, [r7, #24]
 80025ae:	69fb      	ldr	r3, [r7, #28]
 80025b0:	1acb      	subs	r3, r1, r3
 80025b2:	18d3      	adds	r3, r2, r3
 80025b4:	3b01      	subs	r3, #1
 80025b6:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	689a      	ldr	r2, [r3, #8]
 80025bc:	69fb      	ldr	r3, [r7, #28]
 80025be:	1ad2      	subs	r2, r2, r3
 80025c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d900      	bls.n	80025c8 <_WriteBlocking+0x50>
 80025c6:	0013      	movs	r3, r2
 80025c8:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 80025ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d900      	bls.n	80025d4 <_WriteBlocking+0x5c>
 80025d2:	0013      	movs	r3, r2
 80025d4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	685a      	ldr	r2, [r3, #4]
 80025da:	69fb      	ldr	r3, [r7, #28]
 80025dc:	18d3      	adds	r3, r2, r3
 80025de:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 80025e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025e2:	68b9      	ldr	r1, [r7, #8]
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	0018      	movs	r0, r3
 80025e8:	f003 fc88 	bl	8005efc <memcpy>
    NumBytesWritten += NumBytesToWrite;
 80025ec:	6a3a      	ldr	r2, [r7, #32]
 80025ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f0:	18d3      	adds	r3, r2, r3
 80025f2:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 80025f4:	68ba      	ldr	r2, [r7, #8]
 80025f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f8:	18d3      	adds	r3, r2, r3
 80025fa:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 80025fc:	687a      	ldr	r2, [r7, #4]
 80025fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8002604:	69fa      	ldr	r2, [r7, #28]
 8002606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002608:	18d3      	adds	r3, r2, r3
 800260a:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	689b      	ldr	r3, [r3, #8]
 8002610:	69fa      	ldr	r2, [r7, #28]
 8002612:	429a      	cmp	r2, r3
 8002614:	d101      	bne.n	800261a <_WriteBlocking+0xa2>
      WrOff = 0u;
 8002616:	2300      	movs	r3, #0
 8002618:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	69fa      	ldr	r2, [r7, #28]
 800261e:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d1b3      	bne.n	800258e <_WriteBlocking+0x16>
  return NumBytesWritten;
 8002626:	6a3b      	ldr	r3, [r7, #32]
}
 8002628:	0018      	movs	r0, r3
 800262a:	46bd      	mov	sp, r7
 800262c:	b00a      	add	sp, #40	@ 0x28
 800262e:	bd80      	pop	{r7, pc}

08002630 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8002630:	b580      	push	{r7, lr}
 8002632:	b088      	sub	sp, #32
 8002634:	af00      	add	r7, sp, #0
 8002636:	60f8      	str	r0, [r7, #12]
 8002638:	60b9      	str	r1, [r7, #8]
 800263a:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	689a      	ldr	r2, [r3, #8]
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 800264c:	69ba      	ldr	r2, [r7, #24]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	429a      	cmp	r2, r3
 8002652:	d910      	bls.n	8002676 <_WriteNoCheck+0x46>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	685a      	ldr	r2, [r3, #4]
 8002658:	69fb      	ldr	r3, [r7, #28]
 800265a:	18d3      	adds	r3, r2, r3
 800265c:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 800265e:	687a      	ldr	r2, [r7, #4]
 8002660:	68b9      	ldr	r1, [r7, #8]
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	0018      	movs	r0, r3
 8002666:	f003 fc49 	bl	8005efc <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff + NumBytes;
 800266a:	69fa      	ldr	r2, [r7, #28]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	18d2      	adds	r2, r2, r3
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8002674:	e01e      	b.n	80026b4 <_WriteNoCheck+0x84>
    NumBytesAtOnce = Rem;
 8002676:	69bb      	ldr	r3, [r7, #24]
 8002678:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	685a      	ldr	r2, [r3, #4]
 800267e:	69fb      	ldr	r3, [r7, #28]
 8002680:	18d3      	adds	r3, r2, r3
 8002682:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8002684:	697a      	ldr	r2, [r7, #20]
 8002686:	68b9      	ldr	r1, [r7, #8]
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	0018      	movs	r0, r3
 800268c:	f003 fc36 	bl	8005efc <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	69bb      	ldr	r3, [r7, #24]
 8002694:	1ad3      	subs	r3, r2, r3
 8002696:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 800269e:	68ba      	ldr	r2, [r7, #8]
 80026a0:	69bb      	ldr	r3, [r7, #24]
 80026a2:	18d1      	adds	r1, r2, r3
 80026a4:	697a      	ldr	r2, [r7, #20]
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	0018      	movs	r0, r3
 80026aa:	f003 fc27 	bl	8005efc <memcpy>
    pRing->WrOff = NumBytesAtOnce;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	697a      	ldr	r2, [r7, #20]
 80026b2:	60da      	str	r2, [r3, #12]
}
 80026b4:	46c0      	nop			@ (mov r8, r8)
 80026b6:	46bd      	mov	sp, r7
 80026b8:	b008      	add	sp, #32
 80026ba:	bd80      	pop	{r7, pc}

080026bc <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 80026bc:	b580      	push	{r7, lr}
 80026be:	b086      	sub	sp, #24
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	691b      	ldr	r3, [r3, #16]
 80026c8:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	68db      	ldr	r3, [r3, #12]
 80026ce:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 80026d0:	693a      	ldr	r2, [r7, #16]
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	429a      	cmp	r2, r3
 80026d6:	d808      	bhi.n	80026ea <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	689a      	ldr	r2, [r3, #8]
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	1ad2      	subs	r2, r2, r3
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	18d3      	adds	r3, r2, r3
 80026e4:	3b01      	subs	r3, #1
 80026e6:	617b      	str	r3, [r7, #20]
 80026e8:	e004      	b.n	80026f4 <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 80026ea:	693a      	ldr	r2, [r7, #16]
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	1ad3      	subs	r3, r2, r3
 80026f0:	3b01      	subs	r3, #1
 80026f2:	617b      	str	r3, [r7, #20]
  }
  return r;
 80026f4:	697b      	ldr	r3, [r7, #20]
}
 80026f6:	0018      	movs	r0, r3
 80026f8:	46bd      	mov	sp, r7
 80026fa:	b006      	add	sp, #24
 80026fc:	bd80      	pop	{r7, pc}
	...

08002700 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8002700:	b580      	push	{r7, lr}
 8002702:	b08c      	sub	sp, #48	@ 0x30
 8002704:	af00      	add	r7, sp, #0
 8002706:	60f8      	str	r0, [r7, #12]
 8002708:	60b9      	str	r1, [r7, #8]
 800270a:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 800270c:	4b40      	ldr	r3, [pc, #256]	@ (8002810 <SEGGER_RTT_ReadNoLock+0x110>)
 800270e:	623b      	str	r3, [r7, #32]
 8002710:	6a3b      	ldr	r3, [r7, #32]
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	b2db      	uxtb	r3, r3
 8002716:	2b53      	cmp	r3, #83	@ 0x53
 8002718:	d001      	beq.n	800271e <SEGGER_RTT_ReadNoLock+0x1e>
 800271a:	f7ff fed5 	bl	80024c8 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800271e:	68fa      	ldr	r2, [r7, #12]
 8002720:	0013      	movs	r3, r2
 8002722:	005b      	lsls	r3, r3, #1
 8002724:	189b      	adds	r3, r3, r2
 8002726:	00db      	lsls	r3, r3, #3
 8002728:	3360      	adds	r3, #96	@ 0x60
 800272a:	001a      	movs	r2, r3
 800272c:	4b38      	ldr	r3, [pc, #224]	@ (8002810 <SEGGER_RTT_ReadNoLock+0x110>)
 800272e:	18d3      	adds	r3, r2, r3
 8002730:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8002736:	69fb      	ldr	r3, [r7, #28]
 8002738:	691b      	ldr	r3, [r3, #16]
 800273a:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 800273c:	69fb      	ldr	r3, [r7, #28]
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8002742:	2300      	movs	r3, #0
 8002744:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8002746:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002748:	69bb      	ldr	r3, [r7, #24]
 800274a:	429a      	cmp	r2, r3
 800274c:	d92c      	bls.n	80027a8 <SEGGER_RTT_ReadNoLock+0xa8>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 800274e:	69fb      	ldr	r3, [r7, #28]
 8002750:	689a      	ldr	r2, [r3, #8]
 8002752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002754:	1ad3      	subs	r3, r2, r3
 8002756:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8002758:	697a      	ldr	r2, [r7, #20]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	4293      	cmp	r3, r2
 800275e:	d900      	bls.n	8002762 <SEGGER_RTT_ReadNoLock+0x62>
 8002760:	0013      	movs	r3, r2
 8002762:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8002764:	69fb      	ldr	r3, [r7, #28]
 8002766:	685a      	ldr	r2, [r3, #4]
 8002768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800276a:	18d3      	adds	r3, r2, r3
 800276c:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800276e:	697a      	ldr	r2, [r7, #20]
 8002770:	6939      	ldr	r1, [r7, #16]
 8002772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002774:	0018      	movs	r0, r3
 8002776:	f003 fbc1 	bl	8005efc <memcpy>
    NumBytesRead += NumBytesRem;
 800277a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	18d3      	adds	r3, r2, r3
 8002780:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8002782:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	18d3      	adds	r3, r2, r3
 8002788:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800278a:	687a      	ldr	r2, [r7, #4]
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	1ad3      	subs	r3, r2, r3
 8002790:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8002792:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	18d3      	adds	r3, r2, r3
 8002798:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800279a:	69fb      	ldr	r3, [r7, #28]
 800279c:	689b      	ldr	r3, [r3, #8]
 800279e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d101      	bne.n	80027a8 <SEGGER_RTT_ReadNoLock+0xa8>
      RdOff = 0u;
 80027a4:	2300      	movs	r3, #0
 80027a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 80027a8:	69ba      	ldr	r2, [r7, #24]
 80027aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 80027b0:	697a      	ldr	r2, [r7, #20]
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d900      	bls.n	80027ba <SEGGER_RTT_ReadNoLock+0xba>
 80027b8:	0013      	movs	r3, r2
 80027ba:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d01a      	beq.n	80027f8 <SEGGER_RTT_ReadNoLock+0xf8>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80027c2:	69fb      	ldr	r3, [r7, #28]
 80027c4:	685a      	ldr	r2, [r3, #4]
 80027c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027c8:	18d3      	adds	r3, r2, r3
 80027ca:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80027cc:	697a      	ldr	r2, [r7, #20]
 80027ce:	6939      	ldr	r1, [r7, #16]
 80027d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d2:	0018      	movs	r0, r3
 80027d4:	f003 fb92 	bl	8005efc <memcpy>
    NumBytesRead += NumBytesRem;
 80027d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	18d3      	adds	r3, r2, r3
 80027de:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 80027e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	18d3      	adds	r3, r2, r3
 80027e6:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	1ad3      	subs	r3, r2, r3
 80027ee:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80027f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	18d3      	adds	r3, r2, r3
 80027f6:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 80027f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d002      	beq.n	8002804 <SEGGER_RTT_ReadNoLock+0x104>
    pRing->RdOff = RdOff;
 80027fe:	69fb      	ldr	r3, [r7, #28]
 8002800:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002802:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8002804:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8002806:	0018      	movs	r0, r3
 8002808:	46bd      	mov	sp, r7
 800280a:	b00c      	add	sp, #48	@ 0x30
 800280c:	bd80      	pop	{r7, pc}
 800280e:	46c0      	nop			@ (mov r8, r8)
 8002810:	20001d94 	.word	0x20001d94

08002814 <SEGGER_RTT_Read>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_Read(unsigned BufferIndex, void* pBuffer, unsigned BufferSize) {
 8002814:	b580      	push	{r7, lr}
 8002816:	b086      	sub	sp, #24
 8002818:	af00      	add	r7, sp, #0
 800281a:	60f8      	str	r0, [r7, #12]
 800281c:	60b9      	str	r1, [r7, #8]
 800281e:	607a      	str	r2, [r7, #4]
  unsigned NumBytesRead;

  SEGGER_RTT_LOCK();
 8002820:	f3ef 8310 	mrs	r3, PRIMASK
 8002824:	2101      	movs	r1, #1
 8002826:	f381 8810 	msr	PRIMASK, r1
 800282a:	617b      	str	r3, [r7, #20]
  //
  // Call the non-locking read function
  //
  NumBytesRead = SEGGER_RTT_ReadNoLock(BufferIndex, pBuffer, BufferSize);
 800282c:	687a      	ldr	r2, [r7, #4]
 800282e:	68b9      	ldr	r1, [r7, #8]
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	0018      	movs	r0, r3
 8002834:	f7ff ff64 	bl	8002700 <SEGGER_RTT_ReadNoLock>
 8002838:	0003      	movs	r3, r0
 800283a:	613b      	str	r3, [r7, #16]
  //
  // Finish up.
  //
  SEGGER_RTT_UNLOCK();
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	f383 8810 	msr	PRIMASK, r3
  //
  return NumBytesRead;
 8002842:	693b      	ldr	r3, [r7, #16]
}
 8002844:	0018      	movs	r0, r3
 8002846:	46bd      	mov	sp, r7
 8002848:	b006      	add	sp, #24
 800284a:	bd80      	pop	{r7, pc}

0800284c <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 800284c:	b580      	push	{r7, lr}
 800284e:	b088      	sub	sp, #32
 8002850:	af00      	add	r7, sp, #0
 8002852:	60f8      	str	r0, [r7, #12]
 8002854:	60b9      	str	r1, [r7, #8]
 8002856:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((uintptr_t)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	1c5a      	adds	r2, r3, #1
 8002860:	0013      	movs	r3, r2
 8002862:	005b      	lsls	r3, r3, #1
 8002864:	189b      	adds	r3, r3, r2
 8002866:	00db      	lsls	r3, r3, #3
 8002868:	4a23      	ldr	r2, [pc, #140]	@ (80028f8 <SEGGER_RTT_WriteNoLock+0xac>)
 800286a:	189b      	adds	r3, r3, r2
 800286c:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	695b      	ldr	r3, [r3, #20]
 8002872:	2b02      	cmp	r3, #2
 8002874:	d02e      	beq.n	80028d4 <SEGGER_RTT_WriteNoLock+0x88>
 8002876:	d836      	bhi.n	80028e6 <SEGGER_RTT_WriteNoLock+0x9a>
 8002878:	2b00      	cmp	r3, #0
 800287a:	d002      	beq.n	8002882 <SEGGER_RTT_WriteNoLock+0x36>
 800287c:	2b01      	cmp	r3, #1
 800287e:	d016      	beq.n	80028ae <SEGGER_RTT_WriteNoLock+0x62>
 8002880:	e031      	b.n	80028e6 <SEGGER_RTT_WriteNoLock+0x9a>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	0018      	movs	r0, r3
 8002886:	f7ff ff19 	bl	80026bc <_GetAvailWriteSpace>
 800288a:	0003      	movs	r3, r0
 800288c:	613b      	str	r3, [r7, #16]
    if (Avail < NumBytes) {
 800288e:	693a      	ldr	r2, [r7, #16]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	429a      	cmp	r2, r3
 8002894:	d202      	bcs.n	800289c <SEGGER_RTT_WriteNoLock+0x50>
      Status = 0u;
 8002896:	2300      	movs	r3, #0
 8002898:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 800289a:	e027      	b.n	80028ec <SEGGER_RTT_WriteNoLock+0xa0>
      Status = NumBytes;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 80028a0:	687a      	ldr	r2, [r7, #4]
 80028a2:	69b9      	ldr	r1, [r7, #24]
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	0018      	movs	r0, r3
 80028a8:	f7ff fec2 	bl	8002630 <_WriteNoCheck>
    break;
 80028ac:	e01e      	b.n	80028ec <SEGGER_RTT_WriteNoLock+0xa0>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	0018      	movs	r0, r3
 80028b2:	f7ff ff03 	bl	80026bc <_GetAvailWriteSpace>
 80028b6:	0003      	movs	r3, r0
 80028b8:	613b      	str	r3, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 80028ba:	693a      	ldr	r2, [r7, #16]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	4293      	cmp	r3, r2
 80028c0:	d900      	bls.n	80028c4 <SEGGER_RTT_WriteNoLock+0x78>
 80028c2:	0013      	movs	r3, r2
 80028c4:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 80028c6:	69fa      	ldr	r2, [r7, #28]
 80028c8:	69b9      	ldr	r1, [r7, #24]
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	0018      	movs	r0, r3
 80028ce:	f7ff feaf 	bl	8002630 <_WriteNoCheck>
    break;
 80028d2:	e00b      	b.n	80028ec <SEGGER_RTT_WriteNoLock+0xa0>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 80028d4:	687a      	ldr	r2, [r7, #4]
 80028d6:	69b9      	ldr	r1, [r7, #24]
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	0018      	movs	r0, r3
 80028dc:	f7ff fe4c 	bl	8002578 <_WriteBlocking>
 80028e0:	0003      	movs	r3, r0
 80028e2:	61fb      	str	r3, [r7, #28]
    break;
 80028e4:	e002      	b.n	80028ec <SEGGER_RTT_WriteNoLock+0xa0>
  default:
    Status = 0u;
 80028e6:	2300      	movs	r3, #0
 80028e8:	61fb      	str	r3, [r7, #28]
    break;
 80028ea:	46c0      	nop			@ (mov r8, r8)
  }
  //
  // Finish up.
  //
  return Status;
 80028ec:	69fb      	ldr	r3, [r7, #28]
}
 80028ee:	0018      	movs	r0, r3
 80028f0:	46bd      	mov	sp, r7
 80028f2:	b008      	add	sp, #32
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	46c0      	nop			@ (mov r8, r8)
 80028f8:	20001d94 	.word	0x20001d94

080028fc <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b088      	sub	sp, #32
 8002900:	af00      	add	r7, sp, #0
 8002902:	60f8      	str	r0, [r7, #12]
 8002904:	60b9      	str	r1, [r7, #8]
 8002906:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8002908:	4b0f      	ldr	r3, [pc, #60]	@ (8002948 <SEGGER_RTT_Write+0x4c>)
 800290a:	61fb      	str	r3, [r7, #28]
 800290c:	69fb      	ldr	r3, [r7, #28]
 800290e:	781b      	ldrb	r3, [r3, #0]
 8002910:	b2db      	uxtb	r3, r3
 8002912:	2b53      	cmp	r3, #83	@ 0x53
 8002914:	d001      	beq.n	800291a <SEGGER_RTT_Write+0x1e>
 8002916:	f7ff fdd7 	bl	80024c8 <_DoInit>
  SEGGER_RTT_LOCK();
 800291a:	f3ef 8310 	mrs	r3, PRIMASK
 800291e:	2101      	movs	r1, #1
 8002920:	f381 8810 	msr	PRIMASK, r1
 8002924:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8002926:	687a      	ldr	r2, [r7, #4]
 8002928:	68b9      	ldr	r1, [r7, #8]
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	0018      	movs	r0, r3
 800292e:	f7ff ff8d 	bl	800284c <SEGGER_RTT_WriteNoLock>
 8002932:	0003      	movs	r3, r0
 8002934:	617b      	str	r3, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	f383 8810 	msr	PRIMASK, r3
  return Status;
 800293c:	697b      	ldr	r3, [r7, #20]
}
 800293e:	0018      	movs	r0, r3
 8002940:	46bd      	mov	sp, r7
 8002942:	b008      	add	sp, #32
 8002944:	bd80      	pop	{r7, pc}
 8002946:	46c0      	nop			@ (mov r8, r8)
 8002948:	20001d94 	.word	0x20001d94

0800294c <SEGGER_RTT_ConfigUpBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigUpBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800294c:	b580      	push	{r7, lr}
 800294e:	b08a      	sub	sp, #40	@ 0x28
 8002950:	af00      	add	r7, sp, #0
 8002952:	60f8      	str	r0, [r7, #12]
 8002954:	60b9      	str	r1, [r7, #8]
 8002956:	607a      	str	r2, [r7, #4]
 8002958:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_UP* pUp;

  INIT();
 800295a:	4b20      	ldr	r3, [pc, #128]	@ (80029dc <SEGGER_RTT_ConfigUpBuffer+0x90>)
 800295c:	623b      	str	r3, [r7, #32]
 800295e:	6a3b      	ldr	r3, [r7, #32]
 8002960:	781b      	ldrb	r3, [r3, #0]
 8002962:	b2db      	uxtb	r3, r3
 8002964:	2b53      	cmp	r3, #83	@ 0x53
 8002966:	d001      	beq.n	800296c <SEGGER_RTT_ConfigUpBuffer+0x20>
 8002968:	f7ff fdae 	bl	80024c8 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800296c:	4b1b      	ldr	r3, [pc, #108]	@ (80029dc <SEGGER_RTT_ConfigUpBuffer+0x90>)
 800296e:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_UP_BUFFERS) {
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2b02      	cmp	r3, #2
 8002974:	d829      	bhi.n	80029ca <SEGGER_RTT_ConfigUpBuffer+0x7e>
    SEGGER_RTT_LOCK();
 8002976:	f3ef 8310 	mrs	r3, PRIMASK
 800297a:	2101      	movs	r1, #1
 800297c:	f381 8810 	msr	PRIMASK, r1
 8002980:	61bb      	str	r3, [r7, #24]
    pUp = &pRTTCB->aUp[BufferIndex];
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	1c5a      	adds	r2, r3, #1
 8002986:	0013      	movs	r3, r2
 8002988:	005b      	lsls	r3, r3, #1
 800298a:	189b      	adds	r3, r3, r2
 800298c:	00db      	lsls	r3, r3, #3
 800298e:	69fa      	ldr	r2, [r7, #28]
 8002990:	18d3      	adds	r3, r2, r3
 8002992:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d00e      	beq.n	80029b8 <SEGGER_RTT_ConfigUpBuffer+0x6c>
      pUp->sName        = sName;
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	68ba      	ldr	r2, [r7, #8]
 800299e:	601a      	str	r2, [r3, #0]
      pUp->pBuffer      = (char*)pBuffer;
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	687a      	ldr	r2, [r7, #4]
 80029a4:	605a      	str	r2, [r3, #4]
      pUp->SizeOfBuffer = BufferSize;
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	683a      	ldr	r2, [r7, #0]
 80029aa:	609a      	str	r2, [r3, #8]
      pUp->RdOff        = 0u;
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	2200      	movs	r2, #0
 80029b0:	611a      	str	r2, [r3, #16]
      pUp->WrOff        = 0u;
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	2200      	movs	r2, #0
 80029b6:	60da      	str	r2, [r3, #12]
    }
    pUp->Flags          = Flags;
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80029bc:	615a      	str	r2, [r3, #20]
    SEGGER_RTT_UNLOCK();
 80029be:	69bb      	ldr	r3, [r7, #24]
 80029c0:	f383 8810 	msr	PRIMASK, r3
    r =  0;
 80029c4:	2300      	movs	r3, #0
 80029c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80029c8:	e002      	b.n	80029d0 <SEGGER_RTT_ConfigUpBuffer+0x84>
  } else {
    r = -1;
 80029ca:	2301      	movs	r3, #1
 80029cc:	425b      	negs	r3, r3
 80029ce:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 80029d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80029d2:	0018      	movs	r0, r3
 80029d4:	46bd      	mov	sp, r7
 80029d6:	b00a      	add	sp, #40	@ 0x28
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	46c0      	nop			@ (mov r8, r8)
 80029dc:	20001d94 	.word	0x20001d94

080029e0 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b08a      	sub	sp, #40	@ 0x28
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	60f8      	str	r0, [r7, #12]
 80029e8:	60b9      	str	r1, [r7, #8]
 80029ea:	607a      	str	r2, [r7, #4]
 80029ec:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 80029ee:	4b20      	ldr	r3, [pc, #128]	@ (8002a70 <SEGGER_RTT_ConfigDownBuffer+0x90>)
 80029f0:	623b      	str	r3, [r7, #32]
 80029f2:	6a3b      	ldr	r3, [r7, #32]
 80029f4:	781b      	ldrb	r3, [r3, #0]
 80029f6:	b2db      	uxtb	r3, r3
 80029f8:	2b53      	cmp	r3, #83	@ 0x53
 80029fa:	d001      	beq.n	8002a00 <SEGGER_RTT_ConfigDownBuffer+0x20>
 80029fc:	f7ff fd64 	bl	80024c8 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8002a00:	4b1b      	ldr	r3, [pc, #108]	@ (8002a70 <SEGGER_RTT_ConfigDownBuffer+0x90>)
 8002a02:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	2b02      	cmp	r3, #2
 8002a08:	d829      	bhi.n	8002a5e <SEGGER_RTT_ConfigDownBuffer+0x7e>
    SEGGER_RTT_LOCK();
 8002a0a:	f3ef 8310 	mrs	r3, PRIMASK
 8002a0e:	2101      	movs	r1, #1
 8002a10:	f381 8810 	msr	PRIMASK, r1
 8002a14:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 8002a16:	68fa      	ldr	r2, [r7, #12]
 8002a18:	0013      	movs	r3, r2
 8002a1a:	005b      	lsls	r3, r3, #1
 8002a1c:	189b      	adds	r3, r3, r2
 8002a1e:	00db      	lsls	r3, r3, #3
 8002a20:	3360      	adds	r3, #96	@ 0x60
 8002a22:	69fa      	ldr	r2, [r7, #28]
 8002a24:	18d3      	adds	r3, r2, r3
 8002a26:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d00e      	beq.n	8002a4c <SEGGER_RTT_ConfigDownBuffer+0x6c>
      pDown->sName        = sName;
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	68ba      	ldr	r2, [r7, #8]
 8002a32:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	687a      	ldr	r2, [r7, #4]
 8002a38:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	683a      	ldr	r2, [r7, #0]
 8002a3e:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	2200      	movs	r2, #0
 8002a44:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a50:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    SEGGER_RTT_UNLOCK();
 8002a52:	69bb      	ldr	r3, [r7, #24]
 8002a54:	f383 8810 	msr	PRIMASK, r3
    r =  0;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a5c:	e002      	b.n	8002a64 <SEGGER_RTT_ConfigDownBuffer+0x84>
  } else {
    r = -1;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	425b      	negs	r3, r3
 8002a62:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 8002a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8002a66:	0018      	movs	r0, r3
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	b00a      	add	sp, #40	@ 0x28
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	46c0      	nop			@ (mov r8, r8)
 8002a70:	20001d94 	.word	0x20001d94

08002a74 <xTraceStreamPortInitialize>:
#if (TRC_CFG_RECORDER_MODE == TRC_RECORDER_MODE_STREAMING)

static TraceStreamPortBuffer_t* pxStreamPortRTT TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceStreamPortInitialize(TraceStreamPortBuffer_t* pxBuffer)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
	TRC_ASSERT_EQUAL_SIZE(TraceStreamPortBuffer_t, TraceStreamPortRTT_t);

	if (pxBuffer == 0)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d101      	bne.n	8002a86 <xTraceStreamPortInitialize+0x12>
	{
		return TRC_FAIL;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e003      	b.n	8002a8e <xTraceStreamPortInitialize+0x1a>
	}

	pxStreamPortRTT = (TraceStreamPortBuffer_t*)pxBuffer;
 8002a86:	4b04      	ldr	r3, [pc, #16]	@ (8002a98 <xTraceStreamPortInitialize+0x24>)
 8002a88:	687a      	ldr	r2, [r7, #4]
 8002a8a:	601a      	str	r2, [r3, #0]

#if (TRC_USE_INTERNAL_BUFFER == 1)
	return xTraceInternalEventBufferInitialize(pxStreamPortRTT->bufferInternal, sizeof(pxStreamPortRTT->bufferInternal));
#else
	return TRC_SUCCESS;
 8002a8c:	2300      	movs	r3, #0
#endif
}
 8002a8e:	0018      	movs	r0, r3
 8002a90:	46bd      	mov	sp, r7
 8002a92:	b002      	add	sp, #8
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	46c0      	nop			@ (mov r8, r8)
 8002a98:	2000224c 	.word	0x2000224c

08002a9c <xTraceStreamPortOnEnable>:

traceResult xTraceStreamPortOnEnable(uint32_t uiStartOption)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b084      	sub	sp, #16
 8002aa0:	af02      	add	r7, sp, #8
 8002aa2:	6078      	str	r0, [r7, #4]
	(void)uiStartOption;

	/* Configure the RTT buffers */
	if (SEGGER_RTT_ConfigUpBuffer(TRC_CFG_STREAM_PORT_RTT_UP_BUFFER_INDEX, "TzData", pxStreamPortRTT->bufferUp, sizeof(pxStreamPortRTT->bufferUp), TRC_CFG_STREAM_PORT_RTT_MODE) < 0)
 8002aa4:	4b12      	ldr	r3, [pc, #72]	@ (8002af0 <xTraceStreamPortOnEnable+0x54>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	0018      	movs	r0, r3
 8002aaa:	2380      	movs	r3, #128	@ 0x80
 8002aac:	011b      	lsls	r3, r3, #4
 8002aae:	4911      	ldr	r1, [pc, #68]	@ (8002af4 <xTraceStreamPortOnEnable+0x58>)
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	9200      	str	r2, [sp, #0]
 8002ab4:	0002      	movs	r2, r0
 8002ab6:	2001      	movs	r0, #1
 8002ab8:	f7ff ff48 	bl	800294c <SEGGER_RTT_ConfigUpBuffer>
 8002abc:	1e03      	subs	r3, r0, #0
 8002abe:	da01      	bge.n	8002ac4 <xTraceStreamPortOnEnable+0x28>
	{
		return TRC_FAIL;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e010      	b.n	8002ae6 <xTraceStreamPortOnEnable+0x4a>
	}

	if (SEGGER_RTT_ConfigDownBuffer(TRC_CFG_STREAM_PORT_RTT_DOWN_BUFFER_INDEX, "TzCtrl", pxStreamPortRTT->bufferDown, sizeof(pxStreamPortRTT->bufferDown), TRC_CFG_STREAM_PORT_RTT_MODE) < 0)
 8002ac4:	4b0a      	ldr	r3, [pc, #40]	@ (8002af0 <xTraceStreamPortOnEnable+0x54>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	2280      	movs	r2, #128	@ 0x80
 8002aca:	0112      	lsls	r2, r2, #4
 8002acc:	189a      	adds	r2, r3, r2
 8002ace:	490a      	ldr	r1, [pc, #40]	@ (8002af8 <xTraceStreamPortOnEnable+0x5c>)
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	9300      	str	r3, [sp, #0]
 8002ad4:	2320      	movs	r3, #32
 8002ad6:	2001      	movs	r0, #1
 8002ad8:	f7ff ff82 	bl	80029e0 <SEGGER_RTT_ConfigDownBuffer>
 8002adc:	1e03      	subs	r3, r0, #0
 8002ade:	da01      	bge.n	8002ae4 <xTraceStreamPortOnEnable+0x48>
	{
		return TRC_FAIL;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	e000      	b.n	8002ae6 <xTraceStreamPortOnEnable+0x4a>
	}

	return TRC_SUCCESS;
 8002ae4:	2300      	movs	r3, #0
}
 8002ae6:	0018      	movs	r0, r3
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	b002      	add	sp, #8
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	46c0      	nop			@ (mov r8, r8)
 8002af0:	2000224c 	.word	0x2000224c
 8002af4:	08005fe0 	.word	0x08005fe0
 8002af8:	08005fe8 	.word	0x08005fe8

08002afc <xTraceCounterInitialize>:
#if (TRC_USE_TRACEALYZER_RECORDER == 1) && (TRC_CFG_RECORDER_MODE == TRC_RECORDER_MODE_STREAMING)

static TraceCounterData_t *pxCounterData TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceCounterInitialize(TraceCounterData_t *pxBuffer)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b082      	sub	sp, #8
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
	TRC_ASSERT(pxBuffer != (void*)0);

	pxCounterData = pxBuffer;
 8002b04:	4b09      	ldr	r3, [pc, #36]	@ (8002b2c <xTraceCounterInitialize+0x30>)
 8002b06:	687a      	ldr	r2, [r7, #4]
 8002b08:	601a      	str	r2, [r3, #0]
	
	pxCounterData->xCallbackFunction = 0;
 8002b0a:	4b08      	ldr	r3, [pc, #32]	@ (8002b2c <xTraceCounterInitialize+0x30>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	601a      	str	r2, [r3, #0]
	
	xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_COUNTER);
 8002b12:	4b07      	ldr	r3, [pc, #28]	@ (8002b30 <xTraceCounterInitialize+0x34>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	2280      	movs	r2, #128	@ 0x80
 8002b18:	03d2      	lsls	r2, r2, #15
 8002b1a:	431a      	orrs	r2, r3
 8002b1c:	4b04      	ldr	r3, [pc, #16]	@ (8002b30 <xTraceCounterInitialize+0x34>)
 8002b1e:	601a      	str	r2, [r3, #0]
	
	return TRC_SUCCESS;
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	0018      	movs	r0, r3
 8002b24:	46bd      	mov	sp, r7
 8002b26:	b002      	add	sp, #8
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	46c0      	nop			@ (mov r8, r8)
 8002b2c:	20002250 	.word	0x20002250
 8002b30:	20003060 	.word	0x20003060

08002b34 <xTraceDiagnosticsInitialize>:
#if (TRC_USE_TRACEALYZER_RECORDER == 1) && (TRC_CFG_RECORDER_MODE == TRC_RECORDER_MODE_STREAMING)

static TraceDiagnosticsData_t *pxDiagnostics TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceDiagnosticsInitialize(TraceDiagnosticsData_t *pxBuffer)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b084      	sub	sp, #16
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
	uint32_t i;
	
	/* This should never fail */
	TRC_ASSERT(pxBuffer != (void*)0);

	pxDiagnostics = pxBuffer;
 8002b3c:	4b0e      	ldr	r3, [pc, #56]	@ (8002b78 <xTraceDiagnosticsInitialize+0x44>)
 8002b3e:	687a      	ldr	r2, [r7, #4]
 8002b40:	601a      	str	r2, [r3, #0]

	for (i = 0u; i < (TRC_DIAGNOSTICS_COUNT); i++)
 8002b42:	2300      	movs	r3, #0
 8002b44:	60fb      	str	r3, [r7, #12]
 8002b46:	e008      	b.n	8002b5a <xTraceDiagnosticsInitialize+0x26>
	{
		pxDiagnostics->metrics[i] = 0;
 8002b48:	4b0b      	ldr	r3, [pc, #44]	@ (8002b78 <xTraceDiagnosticsInitialize+0x44>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	68fa      	ldr	r2, [r7, #12]
 8002b4e:	0092      	lsls	r2, r2, #2
 8002b50:	2100      	movs	r1, #0
 8002b52:	50d1      	str	r1, [r2, r3]
	for (i = 0u; i < (TRC_DIAGNOSTICS_COUNT); i++)
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	3301      	adds	r3, #1
 8002b58:	60fb      	str	r3, [r7, #12]
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2b04      	cmp	r3, #4
 8002b5e:	d9f3      	bls.n	8002b48 <xTraceDiagnosticsInitialize+0x14>
	}

	xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_DIAGNOSTICS);
 8002b60:	4b06      	ldr	r3, [pc, #24]	@ (8002b7c <xTraceDiagnosticsInitialize+0x48>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	2208      	movs	r2, #8
 8002b66:	431a      	orrs	r2, r3
 8002b68:	4b04      	ldr	r3, [pc, #16]	@ (8002b7c <xTraceDiagnosticsInitialize+0x48>)
 8002b6a:	601a      	str	r2, [r3, #0]

	return TRC_SUCCESS;
 8002b6c:	2300      	movs	r3, #0
}
 8002b6e:	0018      	movs	r0, r3
 8002b70:	46bd      	mov	sp, r7
 8002b72:	b004      	add	sp, #16
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	46c0      	nop			@ (mov r8, r8)
 8002b78:	20002254 	.word	0x20002254
 8002b7c:	20003060 	.word	0x20003060

08002b80 <xTraceDiagnosticsAdd>:

	return TRC_SUCCESS;
}

traceResult xTraceDiagnosticsAdd(TraceDiagnosticsType_t xType, TraceBaseType_t xValue)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b082      	sub	sp, #8
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	0002      	movs	r2, r0
 8002b88:	6039      	str	r1, [r7, #0]
 8002b8a:	1dfb      	adds	r3, r7, #7
 8002b8c:	701a      	strb	r2, [r3, #0]
	TRC_ASSERT(xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_DIAGNOSTICS));

	/* This should never fail */
	TRC_ASSERT((TraceUnsignedBaseType_t)xType < TRC_DIAGNOSTICS_COUNT);

	pxDiagnostics->metrics[(TraceUnsignedBaseType_t)xType] += xValue;
 8002b8e:	4b09      	ldr	r3, [pc, #36]	@ (8002bb4 <xTraceDiagnosticsAdd+0x34>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	1dfa      	adds	r2, r7, #7
 8002b94:	7812      	ldrb	r2, [r2, #0]
 8002b96:	0092      	lsls	r2, r2, #2
 8002b98:	58d0      	ldr	r0, [r2, r3]
 8002b9a:	4b06      	ldr	r3, [pc, #24]	@ (8002bb4 <xTraceDiagnosticsAdd+0x34>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	1dfa      	adds	r2, r7, #7
 8002ba0:	7812      	ldrb	r2, [r2, #0]
 8002ba2:	6839      	ldr	r1, [r7, #0]
 8002ba4:	1841      	adds	r1, r0, r1
 8002ba6:	0092      	lsls	r2, r2, #2
 8002ba8:	50d1      	str	r1, [r2, r3]

	return TRC_SUCCESS;
 8002baa:	2300      	movs	r3, #0
}
 8002bac:	0018      	movs	r0, r3
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	b002      	add	sp, #8
 8002bb2:	bd80      	pop	{r7, pc}
 8002bb4:	20002254 	.word	0x20002254

08002bb8 <xTraceDiagnosticsIncrease>:

traceResult xTraceDiagnosticsIncrease(TraceDiagnosticsType_t xType)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b082      	sub	sp, #8
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	0002      	movs	r2, r0
 8002bc0:	1dfb      	adds	r3, r7, #7
 8002bc2:	701a      	strb	r2, [r3, #0]
	return xTraceDiagnosticsAdd(xType, 1);
 8002bc4:	1dfb      	adds	r3, r7, #7
 8002bc6:	781b      	ldrb	r3, [r3, #0]
 8002bc8:	2101      	movs	r1, #1
 8002bca:	0018      	movs	r0, r3
 8002bcc:	f7ff ffd8 	bl	8002b80 <xTraceDiagnosticsAdd>
 8002bd0:	0003      	movs	r3, r0
}
 8002bd2:	0018      	movs	r0, r3
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	b002      	add	sp, #8
 8002bd8:	bd80      	pop	{r7, pc}
	...

08002bdc <xTraceDiagnosticsSetIfHigher>:
{
	return xTraceDiagnosticsAdd(xType, -1);
}

traceResult xTraceDiagnosticsSetIfHigher(TraceDiagnosticsType_t xType, TraceBaseType_t xValue)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b082      	sub	sp, #8
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	0002      	movs	r2, r0
 8002be4:	6039      	str	r1, [r7, #0]
 8002be6:	1dfb      	adds	r3, r7, #7
 8002be8:	701a      	strb	r2, [r3, #0]
	TRC_ASSERT(xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_DIAGNOSTICS));

	/* This should never fail */
	TRC_ASSERT((TraceUnsignedBaseType_t)xType < TRC_DIAGNOSTICS_COUNT);

	if (xValue > pxDiagnostics->metrics[xType])
 8002bea:	4b0a      	ldr	r3, [pc, #40]	@ (8002c14 <xTraceDiagnosticsSetIfHigher+0x38>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	1dfa      	adds	r2, r7, #7
 8002bf0:	7812      	ldrb	r2, [r2, #0]
 8002bf2:	0092      	lsls	r2, r2, #2
 8002bf4:	58d3      	ldr	r3, [r2, r3]
 8002bf6:	683a      	ldr	r2, [r7, #0]
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	dd06      	ble.n	8002c0a <xTraceDiagnosticsSetIfHigher+0x2e>
	{
		pxDiagnostics->metrics[(TraceUnsignedBaseType_t)xType] = xValue;
 8002bfc:	4b05      	ldr	r3, [pc, #20]	@ (8002c14 <xTraceDiagnosticsSetIfHigher+0x38>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	1dfa      	adds	r2, r7, #7
 8002c02:	7812      	ldrb	r2, [r2, #0]
 8002c04:	0092      	lsls	r2, r2, #2
 8002c06:	6839      	ldr	r1, [r7, #0]
 8002c08:	50d1      	str	r1, [r2, r3]
	}

	return TRC_SUCCESS;
 8002c0a:	2300      	movs	r3, #0
}
 8002c0c:	0018      	movs	r0, r3
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	b002      	add	sp, #8
 8002c12:	bd80      	pop	{r7, pc}
 8002c14:	20002254 	.word	0x20002254

08002c18 <xTraceDiagnosticsCheckStatus>:

	return TRC_SUCCESS;
}

traceResult xTraceDiagnosticsCheckStatus(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	af00      	add	r7, sp, #0
	/* It is probably good if we always check this */
	if (xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_DIAGNOSTICS) == 0U)
 8002c1c:	4b1d      	ldr	r3, [pc, #116]	@ (8002c94 <xTraceDiagnosticsCheckStatus+0x7c>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	2208      	movs	r2, #8
 8002c22:	4013      	ands	r3, r2
 8002c24:	d101      	bne.n	8002c2a <xTraceDiagnosticsCheckStatus+0x12>
	{
		return TRC_FAIL;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e030      	b.n	8002c8c <xTraceDiagnosticsCheckStatus+0x74>
	}

	if (pxDiagnostics->metrics[TRC_DIAGNOSTICS_ENTRY_SLOTS_NO_ROOM] > 0)
 8002c2a:	4b1b      	ldr	r3, [pc, #108]	@ (8002c98 <xTraceDiagnosticsCheckStatus+0x80>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	dd06      	ble.n	8002c42 <xTraceDiagnosticsCheckStatus+0x2a>
	{
		(void)xTraceWarning(TRC_WARNING_ENTRY_TABLE_SLOTS);
 8002c34:	2008      	movs	r0, #8
 8002c36:	f000 f9ef 	bl	8003018 <xTraceWarning>
		pxDiagnostics->metrics[TRC_DIAGNOSTICS_ENTRY_SLOTS_NO_ROOM] = 0;
 8002c3a:	4b17      	ldr	r3, [pc, #92]	@ (8002c98 <xTraceDiagnosticsCheckStatus+0x80>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	605a      	str	r2, [r3, #4]
	}

	if (pxDiagnostics->metrics[TRC_DIAGNOSTICS_ENTRY_SYMBOL_LONGEST_LENGTH] > (TRC_CFG_ENTRY_SYMBOL_MAX_LENGTH))
 8002c42:	4b15      	ldr	r3, [pc, #84]	@ (8002c98 <xTraceDiagnosticsCheckStatus+0x80>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	2b0e      	cmp	r3, #14
 8002c4a:	dd06      	ble.n	8002c5a <xTraceDiagnosticsCheckStatus+0x42>
	{
		(void)xTraceWarning(TRC_WARNING_ENTRY_SYMBOL_MAX_LENGTH);
 8002c4c:	2009      	movs	r0, #9
 8002c4e:	f000 f9e3 	bl	8003018 <xTraceWarning>
		pxDiagnostics->metrics[TRC_DIAGNOSTICS_ENTRY_SYMBOL_LONGEST_LENGTH] = 0;
 8002c52:	4b11      	ldr	r3, [pc, #68]	@ (8002c98 <xTraceDiagnosticsCheckStatus+0x80>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	2200      	movs	r2, #0
 8002c58:	601a      	str	r2, [r3, #0]
	}

	if (pxDiagnostics->metrics[TRC_DIAGNOSTICS_BLOB_MAX_BYTES_TRUNCATED] > 0)
 8002c5a:	4b0f      	ldr	r3, [pc, #60]	@ (8002c98 <xTraceDiagnosticsCheckStatus+0x80>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	689b      	ldr	r3, [r3, #8]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	dd06      	ble.n	8002c72 <xTraceDiagnosticsCheckStatus+0x5a>
	{
		(void)xTraceWarning(TRC_WARNING_EVENT_SIZE_TRUNCATED);
 8002c64:	200a      	movs	r0, #10
 8002c66:	f000 f9d7 	bl	8003018 <xTraceWarning>
		pxDiagnostics->metrics[TRC_DIAGNOSTICS_BLOB_MAX_BYTES_TRUNCATED] = 0;
 8002c6a:	4b0b      	ldr	r3, [pc, #44]	@ (8002c98 <xTraceDiagnosticsCheckStatus+0x80>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	609a      	str	r2, [r3, #8]
	}

	if (pxDiagnostics->metrics[TRC_DIAGNOSTICS_STACK_MONITOR_NO_SLOTS] > 0)
 8002c72:	4b09      	ldr	r3, [pc, #36]	@ (8002c98 <xTraceDiagnosticsCheckStatus+0x80>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	dd06      	ble.n	8002c8a <xTraceDiagnosticsCheckStatus+0x72>
	{
		(void)xTraceWarning(TRC_WARNING_STACKMON_NO_SLOTS);
 8002c7c:	200e      	movs	r0, #14
 8002c7e:	f000 f9cb 	bl	8003018 <xTraceWarning>
		pxDiagnostics->metrics[TRC_DIAGNOSTICS_STACK_MONITOR_NO_SLOTS] = 0;
 8002c82:	4b05      	ldr	r3, [pc, #20]	@ (8002c98 <xTraceDiagnosticsCheckStatus+0x80>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	2200      	movs	r2, #0
 8002c88:	60da      	str	r2, [r3, #12]
	}

	return TRC_SUCCESS;
 8002c8a:	2300      	movs	r3, #0
}
 8002c8c:	0018      	movs	r0, r3
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	46c0      	nop			@ (mov r8, r8)
 8002c94:	20003060 	.word	0x20003060
 8002c98:	20002254 	.word	0x20002254

08002c9c <xTraceEntryIndexTableInitialize>:
/* Variables */
static TraceEntryTable_t *pxEntryTable TRC_CFG_RECORDER_DATA_ATTRIBUTE;
static TraceEntryIndexTable_t *pxIndexTable TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceEntryIndexTableInitialize(TraceEntryIndexTable_t* const pxBuffer)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b082      	sub	sp, #8
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
	/* This should never fail */
	TRC_ASSERT(pxBuffer != (void*)0);

	pxIndexTable = pxBuffer;
 8002ca4:	4b04      	ldr	r3, [pc, #16]	@ (8002cb8 <xTraceEntryIndexTableInitialize+0x1c>)
 8002ca6:	687a      	ldr	r2, [r7, #4]
 8002ca8:	601a      	str	r2, [r3, #0]
	
	return prvEntryIndexInitialize();
 8002caa:	f000 f941 	bl	8002f30 <prvEntryIndexInitialize>
 8002cae:	0003      	movs	r3, r0
}
 8002cb0:	0018      	movs	r0, r3
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	b002      	add	sp, #8
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	2000225c 	.word	0x2000225c

08002cbc <xTraceEntryTableInitialize>:

traceResult xTraceEntryTableInitialize(TraceEntryTable_t* const pxBuffer)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b084      	sub	sp, #16
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
	TRC_ASSERT(pxBuffer != (void*)0);

	/* This should never fail */
	TRC_ASSERT((TRC_ENTRY_TABLE_SLOTS) != 0);

	pxEntryTable = pxBuffer;
 8002cc4:	4b28      	ldr	r3, [pc, #160]	@ (8002d68 <xTraceEntryTableInitialize+0xac>)
 8002cc6:	687a      	ldr	r2, [r7, #4]
 8002cc8:	601a      	str	r2, [r3, #0]

	pxEntryTable->uxSlots = (TraceUnsignedBaseType_t)(TRC_ENTRY_TABLE_SLOTS);
 8002cca:	4b27      	ldr	r3, [pc, #156]	@ (8002d68 <xTraceEntryTableInitialize+0xac>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	2210      	movs	r2, #16
 8002cd0:	601a      	str	r2, [r3, #0]
	pxEntryTable->uxEntrySymbolLength = (TraceUnsignedBaseType_t)(TRC_ENTRY_TABLE_SLOT_SYMBOL_SIZE);
 8002cd2:	4b25      	ldr	r3, [pc, #148]	@ (8002d68 <xTraceEntryTableInitialize+0xac>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	2210      	movs	r2, #16
 8002cd8:	605a      	str	r2, [r3, #4]
	pxEntryTable->uxEntryStateCount = (TraceUnsignedBaseType_t)(TRC_ENTRY_TABLE_STATE_COUNT);
 8002cda:	4b23      	ldr	r3, [pc, #140]	@ (8002d68 <xTraceEntryTableInitialize+0xac>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	2203      	movs	r2, #3
 8002ce0:	609a      	str	r2, [r3, #8]

	for (i = 0u; i < (uint32_t)(TRC_ENTRY_TABLE_SLOTS); i++)
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	60fb      	str	r3, [r7, #12]
 8002ce6:	e030      	b.n	8002d4a <xTraceEntryTableInitialize+0x8e>
	{
		pxEntryTable->axEntries[i].pvAddress = 0;
 8002ce8:	4b1f      	ldr	r3, [pc, #124]	@ (8002d68 <xTraceEntryTableInitialize+0xac>)
 8002cea:	6819      	ldr	r1, [r3, #0]
 8002cec:	68fa      	ldr	r2, [r7, #12]
 8002cee:	0013      	movs	r3, r2
 8002cf0:	00db      	lsls	r3, r3, #3
 8002cf2:	189b      	adds	r3, r3, r2
 8002cf4:	009b      	lsls	r3, r3, #2
 8002cf6:	18cb      	adds	r3, r1, r3
 8002cf8:	330c      	adds	r3, #12
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	601a      	str	r2, [r3, #0]
		for (j = 0u; j < TRC_ENTRY_TABLE_STATE_COUNT; j++)
 8002cfe:	2300      	movs	r3, #0
 8002d00:	60bb      	str	r3, [r7, #8]
 8002d02:	e010      	b.n	8002d26 <xTraceEntryTableInitialize+0x6a>
		{
			pxEntryTable->axEntries[i].xStates[j] = (TraceUnsignedBaseType_t)0;
 8002d04:	4b18      	ldr	r3, [pc, #96]	@ (8002d68 <xTraceEntryTableInitialize+0xac>)
 8002d06:	6819      	ldr	r1, [r3, #0]
 8002d08:	68fa      	ldr	r2, [r7, #12]
 8002d0a:	0013      	movs	r3, r2
 8002d0c:	00db      	lsls	r3, r3, #3
 8002d0e:	189b      	adds	r3, r3, r2
 8002d10:	68ba      	ldr	r2, [r7, #8]
 8002d12:	189b      	adds	r3, r3, r2
 8002d14:	3302      	adds	r3, #2
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	18cb      	adds	r3, r1, r3
 8002d1a:	3308      	adds	r3, #8
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	601a      	str	r2, [r3, #0]
		for (j = 0u; j < TRC_ENTRY_TABLE_STATE_COUNT; j++)
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	3301      	adds	r3, #1
 8002d24:	60bb      	str	r3, [r7, #8]
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	2b02      	cmp	r3, #2
 8002d2a:	d9eb      	bls.n	8002d04 <xTraceEntryTableInitialize+0x48>
		}
		pxEntryTable->axEntries[i].szSymbol[0] = (char)0; /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
 8002d2c:	4b0e      	ldr	r3, [pc, #56]	@ (8002d68 <xTraceEntryTableInitialize+0xac>)
 8002d2e:	6819      	ldr	r1, [r3, #0]
 8002d30:	68fa      	ldr	r2, [r7, #12]
 8002d32:	2020      	movs	r0, #32
 8002d34:	0013      	movs	r3, r2
 8002d36:	00db      	lsls	r3, r3, #3
 8002d38:	189b      	adds	r3, r3, r2
 8002d3a:	009b      	lsls	r3, r3, #2
 8002d3c:	18cb      	adds	r3, r1, r3
 8002d3e:	181b      	adds	r3, r3, r0
 8002d40:	2200      	movs	r2, #0
 8002d42:	701a      	strb	r2, [r3, #0]
	for (i = 0u; i < (uint32_t)(TRC_ENTRY_TABLE_SLOTS); i++)
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	3301      	adds	r3, #1
 8002d48:	60fb      	str	r3, [r7, #12]
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2b0f      	cmp	r3, #15
 8002d4e:	d9cb      	bls.n	8002ce8 <xTraceEntryTableInitialize+0x2c>
	}

	xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_ENTRY);
 8002d50:	4b06      	ldr	r3, [pc, #24]	@ (8002d6c <xTraceEntryTableInitialize+0xb0>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	2210      	movs	r2, #16
 8002d56:	431a      	orrs	r2, r3
 8002d58:	4b04      	ldr	r3, [pc, #16]	@ (8002d6c <xTraceEntryTableInitialize+0xb0>)
 8002d5a:	601a      	str	r2, [r3, #0]

	return TRC_SUCCESS;
 8002d5c:	2300      	movs	r3, #0
}
 8002d5e:	0018      	movs	r0, r3
 8002d60:	46bd      	mov	sp, r7
 8002d62:	b004      	add	sp, #16
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	46c0      	nop			@ (mov r8, r8)
 8002d68:	20002258 	.word	0x20002258
 8002d6c:	20003060 	.word	0x20003060

08002d70 <xTraceEntryCreate>:

traceResult xTraceEntryCreate(TraceEntryHandle_t *pxEntryHandle)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b08a      	sub	sp, #40	@ 0x28
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
	TraceEntry_t *pxEntry;

	TRACE_ALLOC_CRITICAL_SECTION();

	/* We always check this */
	if (xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_ENTRY) == 0U)
 8002d78:	4b2c      	ldr	r3, [pc, #176]	@ (8002e2c <xTraceEntryCreate+0xbc>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	2210      	movs	r2, #16
 8002d7e:	4013      	ands	r3, r2
 8002d80:	d101      	bne.n	8002d86 <xTraceEntryCreate+0x16>
	{
		return TRC_FAIL;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e04d      	b.n	8002e22 <xTraceEntryCreate+0xb2>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d86:	f3ef 8310 	mrs	r3, PRIMASK
 8002d8a:	617b      	str	r3, [r7, #20]
  return(result);
 8002d8c:	697b      	ldr	r3, [r7, #20]
	}

	/* This should never fail */
	TRC_ASSERT(pxEntryHandle != (void*)0);

	TRACE_ENTER_CRITICAL_SECTION();
 8002d8e:	623b      	str	r3, [r7, #32]
 8002d90:	2301      	movs	r3, #1
 8002d92:	61bb      	str	r3, [r7, #24]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d94:	69bb      	ldr	r3, [r7, #24]
 8002d96:	f383 8810 	msr	PRIMASK, r3
}
 8002d9a:	46c0      	nop			@ (mov r8, r8)

	if (prvEntryIndexTake(&xIndex) != TRC_SUCCESS)
 8002d9c:	230b      	movs	r3, #11
 8002d9e:	18fb      	adds	r3, r7, r3
 8002da0:	0018      	movs	r0, r3
 8002da2:	f000 f8e5 	bl	8002f70 <prvEntryIndexTake>
 8002da6:	1e03      	subs	r3, r0, #0
 8002da8:	d00a      	beq.n	8002dc0 <xTraceEntryCreate+0x50>
	{
		(void)xTraceDiagnosticsIncrease(TRC_DIAGNOSTICS_ENTRY_SLOTS_NO_ROOM);
 8002daa:	2001      	movs	r0, #1
 8002dac:	f7ff ff04 	bl	8002bb8 <xTraceDiagnosticsIncrease>
 8002db0:	6a3b      	ldr	r3, [r7, #32]
 8002db2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	f383 8810 	msr	PRIMASK, r3
}
 8002dba:	46c0      	nop			@ (mov r8, r8)

		TRACE_EXIT_CRITICAL_SECTION();

		return TRC_FAIL;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e030      	b.n	8002e22 <xTraceEntryCreate+0xb2>
	}

	pxEntry = &pxEntryTable->axEntries[xIndex];
 8002dc0:	4b1b      	ldr	r3, [pc, #108]	@ (8002e30 <xTraceEntryCreate+0xc0>)
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	230b      	movs	r3, #11
 8002dc6:	18fb      	adds	r3, r7, r3
 8002dc8:	781b      	ldrb	r3, [r3, #0]
 8002dca:	0019      	movs	r1, r3
 8002dcc:	000b      	movs	r3, r1
 8002dce:	00db      	lsls	r3, r3, #3
 8002dd0:	185b      	adds	r3, r3, r1
 8002dd2:	009b      	lsls	r3, r3, #2
 8002dd4:	3308      	adds	r3, #8
 8002dd6:	18d3      	adds	r3, r2, r3
 8002dd8:	3304      	adds	r3, #4
 8002dda:	61fb      	str	r3, [r7, #28]
	
	pxEntry->pvAddress = (void*)pxEntry; /* We set a temporary address */
 8002ddc:	69fb      	ldr	r3, [r7, #28]
 8002dde:	69fa      	ldr	r2, [r7, #28]
 8002de0:	601a      	str	r2, [r3, #0]

	for (i = 0u; i < (uint32_t)(TRC_ENTRY_TABLE_STATE_COUNT); i++)
 8002de2:	2300      	movs	r3, #0
 8002de4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002de6:	e009      	b.n	8002dfc <xTraceEntryCreate+0x8c>
	{
		pxEntry->xStates[i] = (TraceUnsignedBaseType_t)0;
 8002de8:	69fa      	ldr	r2, [r7, #28]
 8002dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dec:	009b      	lsls	r3, r3, #2
 8002dee:	18d3      	adds	r3, r2, r3
 8002df0:	3304      	adds	r3, #4
 8002df2:	2200      	movs	r2, #0
 8002df4:	601a      	str	r2, [r3, #0]
	for (i = 0u; i < (uint32_t)(TRC_ENTRY_TABLE_STATE_COUNT); i++)
 8002df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df8:	3301      	adds	r3, #1
 8002dfa:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dfe:	2b02      	cmp	r3, #2
 8002e00:	d9f2      	bls.n	8002de8 <xTraceEntryCreate+0x78>
	}

	pxEntry->uiOptions = 0u;
 8002e02:	69fb      	ldr	r3, [r7, #28]
 8002e04:	2200      	movs	r2, #0
 8002e06:	611a      	str	r2, [r3, #16]
	pxEntry->szSymbol[0] = (char)0; /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
 8002e08:	69fb      	ldr	r3, [r7, #28]
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	751a      	strb	r2, [r3, #20]

	*pxEntryHandle = (TraceEntryHandle_t)pxEntry;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	69fa      	ldr	r2, [r7, #28]
 8002e12:	601a      	str	r2, [r3, #0]
 8002e14:	6a3b      	ldr	r3, [r7, #32]
 8002e16:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	f383 8810 	msr	PRIMASK, r3
}
 8002e1e:	46c0      	nop			@ (mov r8, r8)

	TRACE_EXIT_CRITICAL_SECTION();

	return TRC_SUCCESS;
 8002e20:	2300      	movs	r3, #0
}
 8002e22:	0018      	movs	r0, r3
 8002e24:	46bd      	mov	sp, r7
 8002e26:	b00a      	add	sp, #40	@ 0x28
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	46c0      	nop			@ (mov r8, r8)
 8002e2c:	20003060 	.word	0x20003060
 8002e30:	20002258 	.word	0x20002258

08002e34 <xTraceEntryFind>:

	return TRC_SUCCESS;
}

traceResult xTraceEntryFind(const void* const pvAddress, TraceEntryHandle_t* pxEntryHandle)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b084      	sub	sp, #16
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
 8002e3c:	6039      	str	r1, [r7, #0]
	TRC_ASSERT(pxEntryHandle != (void*)0);

	/* This should never fail */
	TRC_ASSERT(pvAddress != (void*)0);

	for (i = 0u; i < (uint32_t)(TRC_ENTRY_TABLE_SLOTS); i++)
 8002e3e:	2300      	movs	r3, #0
 8002e40:	60fb      	str	r3, [r7, #12]
 8002e42:	e017      	b.n	8002e74 <xTraceEntryFind+0x40>
	{
		pxEntry = &pxEntryTable->axEntries[i];
 8002e44:	4b0f      	ldr	r3, [pc, #60]	@ (8002e84 <xTraceEntryFind+0x50>)
 8002e46:	6819      	ldr	r1, [r3, #0]
 8002e48:	68fa      	ldr	r2, [r7, #12]
 8002e4a:	0013      	movs	r3, r2
 8002e4c:	00db      	lsls	r3, r3, #3
 8002e4e:	189b      	adds	r3, r3, r2
 8002e50:	009b      	lsls	r3, r3, #2
 8002e52:	3308      	adds	r3, #8
 8002e54:	18cb      	adds	r3, r1, r3
 8002e56:	3304      	adds	r3, #4
 8002e58:	60bb      	str	r3, [r7, #8]
		if (pxEntry->pvAddress == pvAddress)
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	429a      	cmp	r2, r3
 8002e62:	d104      	bne.n	8002e6e <xTraceEntryFind+0x3a>
		{
			*pxEntryHandle = (TraceEntryHandle_t)pxEntry;
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	68ba      	ldr	r2, [r7, #8]
 8002e68:	601a      	str	r2, [r3, #0]

			return TRC_SUCCESS;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	e006      	b.n	8002e7c <xTraceEntryFind+0x48>
	for (i = 0u; i < (uint32_t)(TRC_ENTRY_TABLE_SLOTS); i++)
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	3301      	adds	r3, #1
 8002e72:	60fb      	str	r3, [r7, #12]
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2b0f      	cmp	r3, #15
 8002e78:	d9e4      	bls.n	8002e44 <xTraceEntryFind+0x10>
		}
	}

	return TRC_FAIL;
 8002e7a:	2301      	movs	r3, #1
}
 8002e7c:	0018      	movs	r0, r3
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	b004      	add	sp, #16
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	20002258 	.word	0x20002258

08002e88 <xTraceEntrySetSymbol>:

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
traceResult xTraceEntrySetSymbol(const TraceEntryHandle_t xEntryHandle, const char* szSymbol, uint32_t uiLength)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b084      	sub	sp, #16
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	60f8      	str	r0, [r7, #12]
 8002e90:	60b9      	str	r1, [r7, #8]
 8002e92:	607a      	str	r2, [r7, #4]
	/* This should never fail */
	TRC_ASSERT(xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_ENTRY));

	if (szSymbol == (void*)0)
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d103      	bne.n	8002ea2 <xTraceEntrySetSymbol+0x1a>
	{
		szSymbol = ""; /*cstat !MISRAC2012-Rule-17.8 Suppress modified function parameter check*/
 8002e9a:	4b0f      	ldr	r3, [pc, #60]	@ (8002ed8 <xTraceEntrySetSymbol+0x50>)
 8002e9c:	60bb      	str	r3, [r7, #8]
		uiLength = 0u; /*cstat !MISRAC2012-Rule-17.8 Suppress modified function parameter check*/
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	607b      	str	r3, [r7, #4]
	}

	/* Remember the longest symbol name */
	(void)xTraceDiagnosticsSetIfHigher(TRC_DIAGNOSTICS_ENTRY_SYMBOL_LONGEST_LENGTH, (int32_t)uiLength);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	0019      	movs	r1, r3
 8002ea6:	2000      	movs	r0, #0
 8002ea8:	f7ff fe98 	bl	8002bdc <xTraceDiagnosticsSetIfHigher>

	if (uiLength >= (uint32_t)(TRC_ENTRY_TABLE_SYMBOL_LENGTH))
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2b0d      	cmp	r3, #13
 8002eb0:	d902      	bls.n	8002eb8 <xTraceEntrySetSymbol+0x30>
	{
		/* No room for null termination. Set to max. */
		uiLength = (uint32_t)(TRC_ENTRY_TABLE_SYMBOL_LENGTH); /*cstat !MISRAC2012-Rule-17.8 Suppress modified function parameter check*/
 8002eb2:	230e      	movs	r3, #14
 8002eb4:	607b      	str	r3, [r7, #4]
 8002eb6:	e002      	b.n	8002ebe <xTraceEntrySetSymbol+0x36>
	}
	else
	{
		/* Include null termination by increasing the size by 1 */
		uiLength = uiLength + 1u; /*cstat !MISRAC2012-Rule-17.8 Suppress modified function parameter check*/
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	3301      	adds	r3, #1
 8002ebc:	607b      	str	r3, [r7, #4]
	/* Does not need to be locked. */
	/* This should never fail */
	TRC_ASSERT(VALIDATE_ENTRY_HANDLE(xEntryHandle)); /*cstat !MISRAC2004-17.3 !MISRAC2012-Rule-18.3 Suppress pointer comparison check*/

	/* This will also copy the null termination, if possible */
	memcpy(((TraceEntry_t*)xEntryHandle)->szSymbol, szSymbol, uiLength);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	3314      	adds	r3, #20
 8002ec2:	687a      	ldr	r2, [r7, #4]
 8002ec4:	68b9      	ldr	r1, [r7, #8]
 8002ec6:	0018      	movs	r0, r3
 8002ec8:	f003 f818 	bl	8005efc <memcpy>

	return TRC_SUCCESS;
 8002ecc:	2300      	movs	r3, #0
}
 8002ece:	0018      	movs	r0, r3
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	b004      	add	sp, #16
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	46c0      	nop			@ (mov r8, r8)
 8002ed8:	08005ff0 	.word	0x08005ff0

08002edc <xTraceEntryGetCount>:

traceResult xTraceEntryGetCount(uint32_t* puiCount)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b082      	sub	sp, #8
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
	TRC_ASSERT(xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_ENTRY));

	/* This should never fail */
	TRC_ASSERT(puiCount != (void*)0);

	*puiCount = (uint32_t)(TRC_ENTRY_TABLE_SLOTS) - GET_FREE_INDEX_COUNT();
 8002ee4:	4b05      	ldr	r3, [pc, #20]	@ (8002efc <xTraceEntryGetCount+0x20>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	691b      	ldr	r3, [r3, #16]
 8002eea:	2210      	movs	r2, #16
 8002eec:	1ad2      	subs	r2, r2, r3
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	601a      	str	r2, [r3, #0]

	return TRC_SUCCESS;
 8002ef2:	2300      	movs	r3, #0
}
 8002ef4:	0018      	movs	r0, r3
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	b002      	add	sp, #8
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	2000225c 	.word	0x2000225c

08002f00 <xTraceEntryGetAtIndex>:

traceResult xTraceEntryGetAtIndex(uint32_t index, TraceEntryHandle_t* pxEntryHandle)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b082      	sub	sp, #8
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
 8002f08:	6039      	str	r1, [r7, #0]
	TRC_ASSERT(index < (uint32_t)(TRC_ENTRY_TABLE_SLOTS));

	/* This should never fail */
	TRC_ASSERT(pxEntryHandle != (void*)0);

	*pxEntryHandle = (TraceEntryHandle_t)&pxEntryTable->axEntries[index];
 8002f0a:	4b08      	ldr	r3, [pc, #32]	@ (8002f2c <xTraceEntryGetAtIndex+0x2c>)
 8002f0c:	6819      	ldr	r1, [r3, #0]
 8002f0e:	687a      	ldr	r2, [r7, #4]
 8002f10:	0013      	movs	r3, r2
 8002f12:	00db      	lsls	r3, r3, #3
 8002f14:	189b      	adds	r3, r3, r2
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	3308      	adds	r3, #8
 8002f1a:	18cb      	adds	r3, r1, r3
 8002f1c:	1d1a      	adds	r2, r3, #4
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	601a      	str	r2, [r3, #0]

	return TRC_SUCCESS;
 8002f22:	2300      	movs	r3, #0
}
 8002f24:	0018      	movs	r0, r3
 8002f26:	46bd      	mov	sp, r7
 8002f28:	b002      	add	sp, #8
 8002f2a:	bd80      	pop	{r7, pc}
 8002f2c:	20002258 	.word	0x20002258

08002f30 <prvEntryIndexInitialize>:
#endif /* ((TRC_CFG_USE_TRACE_ASSERT) == 1) */

/* PRIVATE FUNCTIONS */

static traceResult prvEntryIndexInitialize(void)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b082      	sub	sp, #8
 8002f34:	af00      	add	r7, sp, #0
	uint32_t i;

	for (i = 0u; i < (uint32_t)(TRC_ENTRY_TABLE_SLOTS); i++)
 8002f36:	2300      	movs	r3, #0
 8002f38:	607b      	str	r3, [r7, #4]
 8002f3a:	e00a      	b.n	8002f52 <prvEntryIndexInitialize+0x22>
	{
		pxIndexTable->axFreeIndexes[i] = (TraceEntryIndex_t)i;
 8002f3c:	4b0b      	ldr	r3, [pc, #44]	@ (8002f6c <prvEntryIndexInitialize+0x3c>)
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	b2d9      	uxtb	r1, r3
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	18d3      	adds	r3, r2, r3
 8002f48:	1c0a      	adds	r2, r1, #0
 8002f4a:	701a      	strb	r2, [r3, #0]
	for (i = 0u; i < (uint32_t)(TRC_ENTRY_TABLE_SLOTS); i++)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	3301      	adds	r3, #1
 8002f50:	607b      	str	r3, [r7, #4]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2b0f      	cmp	r3, #15
 8002f56:	d9f1      	bls.n	8002f3c <prvEntryIndexInitialize+0xc>
	}

	pxIndexTable->uiFreeIndexCount = TRC_ENTRY_TABLE_SLOTS;
 8002f58:	4b04      	ldr	r3, [pc, #16]	@ (8002f6c <prvEntryIndexInitialize+0x3c>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	2210      	movs	r2, #16
 8002f5e:	611a      	str	r2, [r3, #16]

	return TRC_SUCCESS;
 8002f60:	2300      	movs	r3, #0
}
 8002f62:	0018      	movs	r0, r3
 8002f64:	46bd      	mov	sp, r7
 8002f66:	b002      	add	sp, #8
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	46c0      	nop			@ (mov r8, r8)
 8002f6c:	2000225c 	.word	0x2000225c

08002f70 <prvEntryIndexTake>:

static traceResult prvEntryIndexTake(TraceEntryIndex_t *pxIndex)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b084      	sub	sp, #16
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
	/* Critical Section must be active! */
	TraceEntryIndex_t xIndex;

	if (pxIndexTable->uiFreeIndexCount == 0u)
 8002f78:	4b15      	ldr	r3, [pc, #84]	@ (8002fd0 <prvEntryIndexTake+0x60>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	691b      	ldr	r3, [r3, #16]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d101      	bne.n	8002f86 <prvEntryIndexTake+0x16>
	{
		return TRC_FAIL;
 8002f82:	2301      	movs	r3, #1
 8002f84:	e01f      	b.n	8002fc6 <prvEntryIndexTake+0x56>
	}

	/* Always take the first item */
	xIndex = pxIndexTable->axFreeIndexes[0];
 8002f86:	4b12      	ldr	r3, [pc, #72]	@ (8002fd0 <prvEntryIndexTake+0x60>)
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	200f      	movs	r0, #15
 8002f8c:	183b      	adds	r3, r7, r0
 8002f8e:	7812      	ldrb	r2, [r2, #0]
 8002f90:	701a      	strb	r2, [r3, #0]
	pxIndexTable->uiFreeIndexCount--;
 8002f92:	4b0f      	ldr	r3, [pc, #60]	@ (8002fd0 <prvEntryIndexTake+0x60>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	691a      	ldr	r2, [r3, #16]
 8002f98:	3a01      	subs	r2, #1
 8002f9a:	611a      	str	r2, [r3, #16]

	/* Move the last item to the first slot, to avoid holes */
	pxIndexTable->axFreeIndexes[0] = pxIndexTable->axFreeIndexes[pxIndexTable->uiFreeIndexCount];
 8002f9c:	4b0c      	ldr	r3, [pc, #48]	@ (8002fd0 <prvEntryIndexTake+0x60>)
 8002f9e:	6819      	ldr	r1, [r3, #0]
 8002fa0:	4b0b      	ldr	r3, [pc, #44]	@ (8002fd0 <prvEntryIndexTake+0x60>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	691a      	ldr	r2, [r3, #16]
 8002fa6:	4b0a      	ldr	r3, [pc, #40]	@ (8002fd0 <prvEntryIndexTake+0x60>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	5c8a      	ldrb	r2, [r1, r2]
 8002fac:	701a      	strb	r2, [r3, #0]

#if (TRC_ENTRY_TABLE_SLOTS > 256)
	pxIndexTable->axFreeIndexes[pxIndexTable->uiFreeIndexCount] = UINT16_MAX;
#else
	pxIndexTable->axFreeIndexes[pxIndexTable->uiFreeIndexCount] = UINT8_MAX;
 8002fae:	4b08      	ldr	r3, [pc, #32]	@ (8002fd0 <prvEntryIndexTake+0x60>)
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	4b07      	ldr	r3, [pc, #28]	@ (8002fd0 <prvEntryIndexTake+0x60>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	691b      	ldr	r3, [r3, #16]
 8002fb8:	21ff      	movs	r1, #255	@ 0xff
 8002fba:	54d1      	strb	r1, [r2, r3]
#endif

	*pxIndex = xIndex;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	183a      	adds	r2, r7, r0
 8002fc0:	7812      	ldrb	r2, [r2, #0]
 8002fc2:	701a      	strb	r2, [r3, #0]
	return TRC_SUCCESS;
 8002fc4:	2300      	movs	r3, #0
}
 8002fc6:	0018      	movs	r0, r3
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	b004      	add	sp, #16
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	46c0      	nop			@ (mov r8, r8)
 8002fd0:	2000225c 	.word	0x2000225c

08002fd4 <xTraceErrorInitialize>:
static traceResult prvTraceErrorGetDescription(uint32_t uiErrorCode, const char** pszDesc);

static TraceErrorData_t* pxErrorInfo TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceErrorInitialize(TraceErrorData_t* pxBuffer)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b082      	sub	sp, #8
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
	/* This should never fail */
	TRC_ASSERT(pxBuffer != (void*)0);

	pxErrorInfo = pxBuffer;
 8002fdc:	4b0c      	ldr	r3, [pc, #48]	@ (8003010 <xTraceErrorInitialize+0x3c>)
 8002fde:	687a      	ldr	r2, [r7, #4]
 8002fe0:	601a      	str	r2, [r3, #0]

	pxErrorInfo->uiErrorAndWarningFlags = 0u;
 8002fe2:	4b0b      	ldr	r3, [pc, #44]	@ (8003010 <xTraceErrorInitialize+0x3c>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	601a      	str	r2, [r3, #0]
	pxErrorInfo->uiErrorCode = 0u;
 8002fea:	4b09      	ldr	r3, [pc, #36]	@ (8003010 <xTraceErrorInitialize+0x3c>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	605a      	str	r2, [r3, #4]
	pxErrorInfo->xWarningChannel = 0;
 8002ff2:	4b07      	ldr	r3, [pc, #28]	@ (8003010 <xTraceErrorInitialize+0x3c>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	609a      	str	r2, [r3, #8]

	xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_ERROR);
 8002ffa:	4b06      	ldr	r3, [pc, #24]	@ (8003014 <xTraceErrorInitialize+0x40>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	2220      	movs	r2, #32
 8003000:	431a      	orrs	r2, r3
 8003002:	4b04      	ldr	r3, [pc, #16]	@ (8003014 <xTraceErrorInitialize+0x40>)
 8003004:	601a      	str	r2, [r3, #0]

	return TRC_SUCCESS;
 8003006:	2300      	movs	r3, #0
}
 8003008:	0018      	movs	r0, r3
 800300a:	46bd      	mov	sp, r7
 800300c:	b002      	add	sp, #8
 800300e:	bd80      	pop	{r7, pc}
 8003010:	20002260 	.word	0x20002260
 8003014:	20003060 	.word	0x20003060

08003018 <xTraceWarning>:

traceResult xTraceWarning(uint32_t uiErrorCode)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b082      	sub	sp, #8
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
	/* Probably good to verify this */
	if (xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_ERROR) == 0U)
 8003020:	4b12      	ldr	r3, [pc, #72]	@ (800306c <xTraceWarning+0x54>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	2220      	movs	r2, #32
 8003026:	4013      	ands	r3, r2
 8003028:	d101      	bne.n	800302e <xTraceWarning+0x16>
	{
		/* If not initialized */
		return TRC_FAIL;
 800302a:	2301      	movs	r3, #1
 800302c:	e019      	b.n	8003062 <xTraceWarning+0x4a>
	}
	
	if (GET_ERROR_WARNING_FLAG(uiErrorCode) == 0u)
 800302e:	4b10      	ldr	r3, [pc, #64]	@ (8003070 <xTraceWarning+0x58>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	681a      	ldr	r2, [r3, #0]
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	3b01      	subs	r3, #1
 8003038:	40da      	lsrs	r2, r3
 800303a:	0013      	movs	r3, r2
 800303c:	2201      	movs	r2, #1
 800303e:	4013      	ands	r3, r2
 8003040:	d10e      	bne.n	8003060 <xTraceWarning+0x48>
	{
		/* Will never reach this point more than once per warning type, since we verify if uiErrorAndWarningFlags[uiErrorCode] has already been set */
		SET_ERROR_WARNING_FLAG(uiErrorCode);
 8003042:	4b0b      	ldr	r3, [pc, #44]	@ (8003070 <xTraceWarning+0x58>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	6819      	ldr	r1, [r3, #0]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	3b01      	subs	r3, #1
 800304c:	2201      	movs	r2, #1
 800304e:	409a      	lsls	r2, r3
 8003050:	4b07      	ldr	r3, [pc, #28]	@ (8003070 <xTraceWarning+0x58>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	430a      	orrs	r2, r1
 8003056:	601a      	str	r2, [r3, #0]

		(void)prvTraceErrorPrint(uiErrorCode);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	0018      	movs	r0, r3
 800305c:	f000 f84a 	bl	80030f4 <prvTraceErrorPrint>
	}

	return TRC_SUCCESS;
 8003060:	2300      	movs	r3, #0
}
 8003062:	0018      	movs	r0, r3
 8003064:	46bd      	mov	sp, r7
 8003066:	b002      	add	sp, #8
 8003068:	bd80      	pop	{r7, pc}
 800306a:	46c0      	nop			@ (mov r8, r8)
 800306c:	20003060 	.word	0x20003060
 8003070:	20002260 	.word	0x20002260

08003074 <xTraceError>:

traceResult xTraceError(uint32_t uiErrorCode)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b082      	sub	sp, #8
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
	/* Probably good to verify this */
	if (xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_ERROR) == 0U)
 800307c:	4b1a      	ldr	r3, [pc, #104]	@ (80030e8 <xTraceError+0x74>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	2220      	movs	r2, #32
 8003082:	4013      	ands	r3, r2
 8003084:	d101      	bne.n	800308a <xTraceError+0x16>
	{
		return TRC_FAIL;
 8003086:	2301      	movs	r3, #1
 8003088:	e029      	b.n	80030de <xTraceError+0x6a>
	}

	if (pxErrorInfo->uiErrorCode == TRC_ERROR_NONE)
 800308a:	4b18      	ldr	r3, [pc, #96]	@ (80030ec <xTraceError+0x78>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d123      	bne.n	80030dc <xTraceError+0x68>
	{
		/* Will never reach this point more than once, since we verify if uiErrorCode has already been set */
		SET_ERROR_WARNING_FLAG(uiErrorCode);
 8003094:	4b15      	ldr	r3, [pc, #84]	@ (80030ec <xTraceError+0x78>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	6819      	ldr	r1, [r3, #0]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	3b01      	subs	r3, #1
 800309e:	2201      	movs	r2, #1
 80030a0:	409a      	lsls	r2, r3
 80030a2:	4b12      	ldr	r3, [pc, #72]	@ (80030ec <xTraceError+0x78>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	430a      	orrs	r2, r1
 80030a8:	601a      	str	r2, [r3, #0]
		pxErrorInfo->uiErrorCode = uiErrorCode;
 80030aa:	4b10      	ldr	r3, [pc, #64]	@ (80030ec <xTraceError+0x78>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	687a      	ldr	r2, [r7, #4]
 80030b0:	605a      	str	r2, [r3, #4]

		if (prvTraceErrorPrint(uiErrorCode) == TRC_FAIL)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	0018      	movs	r0, r3
 80030b6:	f000 f81d 	bl	80030f4 <prvTraceErrorPrint>
 80030ba:	0003      	movs	r3, r0
 80030bc:	2b01      	cmp	r3, #1
 80030be:	d103      	bne.n	80030c8 <xTraceError+0x54>
		{
			(void)xTraceDisable();
 80030c0:	f001 fea8 	bl	8004e14 <xTraceDisable>
			
			return TRC_FAIL;
 80030c4:	2301      	movs	r3, #1
 80030c6:	e00a      	b.n	80030de <xTraceError+0x6a>
		}
		
		(void)xTracePrint(pxErrorInfo->xWarningChannel, "Recorder stopped in xTraceError(...)!");
 80030c8:	4b08      	ldr	r3, [pc, #32]	@ (80030ec <xTraceError+0x78>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	4a08      	ldr	r2, [pc, #32]	@ (80030f0 <xTraceError+0x7c>)
 80030d0:	0011      	movs	r1, r2
 80030d2:	0018      	movs	r0, r3
 80030d4:	f001 f9e6 	bl	80044a4 <xTracePrint>
		(void)xTraceDisable();
 80030d8:	f001 fe9c 	bl	8004e14 <xTraceDisable>
	}

	return TRC_SUCCESS;
 80030dc:	2300      	movs	r3, #0
}
 80030de:	0018      	movs	r0, r3
 80030e0:	46bd      	mov	sp, r7
 80030e2:	b002      	add	sp, #8
 80030e4:	bd80      	pop	{r7, pc}
 80030e6:	46c0      	nop			@ (mov r8, r8)
 80030e8:	20003060 	.word	0x20003060
 80030ec:	20002260 	.word	0x20002260
 80030f0:	08005ff4 	.word	0x08005ff4

080030f4 <prvTraceErrorPrint>:

	return TRC_SUCCESS;
}

static traceResult prvTraceErrorPrint(uint32_t uiErrorCode)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b086      	sub	sp, #24
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
	TraceStringHandle_t xFileName;
	
	/* Note: the error messages are short, in order to fit in a User Event.
	Instead, the users can read more in the below comments.*/

	if (pxErrorInfo->xWarningChannel == 0)
 80030fc:	4b1e      	ldr	r3, [pc, #120]	@ (8003178 <prvTraceErrorPrint+0x84>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d10d      	bne.n	8003122 <prvTraceErrorPrint+0x2e>
		* The abbreviation #WFR is used instead of the longer full name,
		* to avoid truncation by small slots in the symbol table.
		* This is translated in Tracealyzer and shown as the full name,
		* "Warnings from Recorder".
		 */
		if (xTraceStringRegister("#WFR", &pxErrorInfo->xWarningChannel) == TRC_FAIL)
 8003106:	4b1c      	ldr	r3, [pc, #112]	@ (8003178 <prvTraceErrorPrint+0x84>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	3308      	adds	r3, #8
 800310c:	001a      	movs	r2, r3
 800310e:	4b1b      	ldr	r3, [pc, #108]	@ (800317c <prvTraceErrorPrint+0x88>)
 8003110:	0011      	movs	r1, r2
 8003112:	0018      	movs	r0, r3
 8003114:	f002 f83e 	bl	8005194 <xTraceStringRegister>
 8003118:	0003      	movs	r3, r0
 800311a:	2b01      	cmp	r3, #1
 800311c:	d101      	bne.n	8003122 <prvTraceErrorPrint+0x2e>
		{
			return TRC_FAIL;
 800311e:	2301      	movs	r3, #1
 8003120:	e026      	b.n	8003170 <prvTraceErrorPrint+0x7c>
		}
	}

	(void)prvTraceErrorGetDescription(uiErrorCode, &szDesc);
 8003122:	2314      	movs	r3, #20
 8003124:	18fa      	adds	r2, r7, r3
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	0011      	movs	r1, r2
 800312a:	0018      	movs	r0, r3
 800312c:	f000 f82a 	bl	8003184 <prvTraceErrorGetDescription>

	switch (uiErrorCode)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2b01      	cmp	r3, #1
 8003134:	d011      	beq.n	800315a <prvTraceErrorPrint+0x66>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d010      	beq.n	800315e <prvTraceErrorPrint+0x6a>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	3b02      	subs	r3, #2
 8003140:	2b0c      	cmp	r3, #12
 8003142:	d80c      	bhi.n	800315e <prvTraceErrorPrint+0x6a>
	case TRC_ERROR_EVENT_CODE_TOO_LARGE:
	case TRC_ERROR_ISR_NESTING_OVERFLOW:
	case TRC_ERROR_DWT_NOT_SUPPORTED:
	case TRC_ERROR_DWT_CYCCNT_NOT_SUPPORTED:
	case TRC_ERROR_TZCTRLTASK_NOT_CREATED:
		(void)xTracePrint(pxErrorInfo->xWarningChannel, szDesc);
 8003144:	4b0c      	ldr	r3, [pc, #48]	@ (8003178 <prvTraceErrorPrint+0x84>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	697a      	ldr	r2, [r7, #20]
 800314c:	0011      	movs	r1, r2
 800314e:	0018      	movs	r0, r3
 8003150:	f001 f9a8 	bl	80044a4 <xTracePrint>
		break;
 8003154:	46c0      	nop			@ (mov r8, r8)
		(void)xTracePrintF(pxErrorInfo->xWarningChannel, "Unknown error code: 0x%08X", uiErrorCode);
		
		return TRC_FAIL;
	}

	return TRC_SUCCESS;
 8003156:	2300      	movs	r3, #0
 8003158:	e00a      	b.n	8003170 <prvTraceErrorPrint+0x7c>
			return TRC_FAIL;
 800315a:	2301      	movs	r3, #1
 800315c:	e008      	b.n	8003170 <prvTraceErrorPrint+0x7c>
		(void)xTracePrintF(pxErrorInfo->xWarningChannel, "Unknown error code: 0x%08X", uiErrorCode);
 800315e:	4b06      	ldr	r3, [pc, #24]	@ (8003178 <prvTraceErrorPrint+0x84>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	687a      	ldr	r2, [r7, #4]
 8003166:	4906      	ldr	r1, [pc, #24]	@ (8003180 <prvTraceErrorPrint+0x8c>)
 8003168:	0018      	movs	r0, r3
 800316a:	f001 f9d1 	bl	8004510 <xTracePrintF>
		return TRC_FAIL;
 800316e:	2301      	movs	r3, #1
}
 8003170:	0018      	movs	r0, r3
 8003172:	46bd      	mov	sp, r7
 8003174:	b006      	add	sp, #24
 8003176:	bd80      	pop	{r7, pc}
 8003178:	20002260 	.word	0x20002260
 800317c:	0800601c 	.word	0x0800601c
 8003180:	08006024 	.word	0x08006024

08003184 <prvTraceErrorGetDescription>:

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
static traceResult prvTraceErrorGetDescription(uint32_t uiErrorCode, const char** pszDesc)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b082      	sub	sp, #8
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
 800318c:	6039      	str	r1, [r7, #0]
	/* Note: the error messages are short, in order to fit in a User Event.
	Instead, the users can read more in the below comments.*/

	switch (uiErrorCode)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2b0e      	cmp	r3, #14
 8003192:	d83f      	bhi.n	8003214 <prvTraceErrorGetDescription+0x90>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	009a      	lsls	r2, r3, #2
 8003198:	4b23      	ldr	r3, [pc, #140]	@ (8003228 <prvTraceErrorGetDescription+0xa4>)
 800319a:	18d3      	adds	r3, r2, r3
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	469f      	mov	pc, r3
	{
	case TRC_ERROR_NONE:
		return TRC_FAIL;
 80031a0:	2301      	movs	r3, #1
 80031a2:	e03c      	b.n	800321e <prvTraceErrorGetDescription+0x9a>
	case TRC_WARNING_ENTRY_TABLE_SLOTS:
		/* There were not enough symbol table slots for storing symbol names.
		The number of missing slots is counted by pxDiagnostics->metrics[TRC_DIAGNOSTICS_ENTRY_SLOTS_NO_ROOM]. Inspect this
		variable and increase TRC_CFG_ENTRY_SLOTS by at least that value. */

		*pszDesc = "Exceeded TRC_CFG_ENTRY_SLOTS";
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	4a21      	ldr	r2, [pc, #132]	@ (800322c <prvTraceErrorGetDescription+0xa8>)
 80031a8:	601a      	str	r2, [r3, #0]
		break;
 80031aa:	e037      	b.n	800321c <prvTraceErrorGetDescription+0x98>
		/* A symbol name exceeded TRC_CFG_ENTRY_SYMBOL_MAX_LENGTH in length.
		Make sure the symbol names are at most TRC_CFG_SYMBOL_MAX_LENGTH,
		or inspect uiLongestSymbolName in trcEntryTable and increase
		TRC_CFG_ENTRY_SYMBOL_MAX_LENGTH to at least this value. */

		*pszDesc = "Exceeded TRC_CFG_ENTRY_SYMBOL_MAX_LENGTH";
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	4a20      	ldr	r2, [pc, #128]	@ (8003230 <prvTraceErrorGetDescription+0xac>)
 80031b0:	601a      	str	r2, [r3, #0]
		break;
 80031b2:	e033      	b.n	800321c <prvTraceErrorGetDescription+0x98>
		- xTraceStringRegister

		A trace event may store a maximum of 56 bytes payload, including
		data arguments and string characters. */

		*pszDesc = "Event size exceeded";
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	4a1f      	ldr	r2, [pc, #124]	@ (8003234 <prvTraceErrorGetDescription+0xb0>)
 80031b8:	601a      	str	r2, [r3, #0]
		break;
 80031ba:	e02f      	b.n	800321c <prvTraceErrorGetDescription+0x98>

	case TRC_WARNING_STREAM_PORT_READ:
		/* TRC_STREAM_PORT_READ_DATA is expected to return 0 when completed successfully.
		This means there is an error in the communication with host/Tracealyzer. */

		*pszDesc = "TRC_STREAM_PORT_READ_DATA returned error";
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	4a1e      	ldr	r2, [pc, #120]	@ (8003238 <prvTraceErrorGetDescription+0xb4>)
 80031c0:	601a      	str	r2, [r3, #0]
		break;
 80031c2:	e02b      	b.n	800321c <prvTraceErrorGetDescription+0x98>

	case TRC_WARNING_STREAM_PORT_WRITE:
		/* TRC_STREAM_PORT_WRITE_DATA is expected to return 0 when completed successfully.
		This means there is an error in the communication with host/Tracealyzer. */

		*pszDesc = "TRC_STREAM_PORT_WRITE_DATA returned error";
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	4a1d      	ldr	r2, [pc, #116]	@ (800323c <prvTraceErrorGetDescription+0xb8>)
 80031c8:	601a      	str	r2, [r3, #0]
		break;
 80031ca:	e027      	b.n	800321c <prvTraceErrorGetDescription+0x98>

	case TRC_WARNING_STREAM_PORT_INITIAL_BLOCKING:
		/* Blocking occurred during xTraceEnable. This happens if the trace buffer is
		smaller than the initial transmission (trace header, object table, and symbol table). */

		*pszDesc = "Blocking in xTraceEnable";
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	4a1c      	ldr	r2, [pc, #112]	@ (8003240 <prvTraceErrorGetDescription+0xbc>)
 80031d0:	601a      	str	r2, [r3, #0]
		break;
 80031d2:	e023      	b.n	800321c <prvTraceErrorGetDescription+0x98>

	case TRC_WARNING_STACKMON_NO_SLOTS:
		/* Some tasks did not fit in the stack monitor. Increase the slot count. */

		*pszDesc = "No slots left in Stack Monitor";
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	4a1b      	ldr	r2, [pc, #108]	@ (8003244 <prvTraceErrorGetDescription+0xc0>)
 80031d8:	601a      	str	r2, [r3, #0]
		break;
 80031da:	e01f      	b.n	800321c <prvTraceErrorGetDescription+0x98>

	case TRC_ERROR_STREAM_PORT_WRITE:
		/* TRC_STREAM_PORT_WRITE_DATA is expected to return 0 when completed successfully.
		This means there is an error in the communication with host/Tracealyzer. */

		*pszDesc = "TRC_STREAM_PORT_WRITE_DATA returned error";
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	4a17      	ldr	r2, [pc, #92]	@ (800323c <prvTraceErrorGetDescription+0xb8>)
 80031e0:	601a      	str	r2, [r3, #0]
		break;
 80031e2:	e01b      	b.n	800321c <prvTraceErrorGetDescription+0x98>

	case TRC_ERROR_EVENT_CODE_TOO_LARGE:
		/* The highest allowed event code is 4095, anything higher is an unexpected error.
		Please contact support@percepio.com for assistance.*/

		*pszDesc = "Invalid event code";
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	4a18      	ldr	r2, [pc, #96]	@ (8003248 <prvTraceErrorGetDescription+0xc4>)
 80031e8:	601a      	str	r2, [r3, #0]
		break;
 80031ea:	e017      	b.n	800321c <prvTraceErrorGetDescription+0x98>
	case TRC_ERROR_ISR_NESTING_OVERFLOW:
		/* Nesting of ISR trace calls exceeded the limit (TRC_CFG_MAX_ISR_NESTING).
		If this is unlikely, make sure that you call vTraceStoreISRExit in the end
		of all ISR handlers. Or increase TRC_CFG_MAX_ISR_NESTING. */

		*pszDesc = "Exceeded ISR nesting";
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	4a17      	ldr	r2, [pc, #92]	@ (800324c <prvTraceErrorGetDescription+0xc8>)
 80031f0:	601a      	str	r2, [r3, #0]
		break;
 80031f2:	e013      	b.n	800321c <prvTraceErrorGetDescription+0x98>
		/* On ARM Cortex-M only - failed to initialize DWT Cycle Counter since not supported by this chip.
		DWT timestamping is selected automatically for ART Cortex-M3, M4 and higher, based on the __CORTEX_M
		macro normally set by ARM's CMSIS library, since typically available. You can however select
		SysTick timestamping instead by defining adding "#define TRC_CFG_ARM_CM_USE_SYSTICK".*/

		*pszDesc = "DWT not supported";
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	4a16      	ldr	r2, [pc, #88]	@ (8003250 <prvTraceErrorGetDescription+0xcc>)
 80031f8:	601a      	str	r2, [r3, #0]
		break;
 80031fa:	e00f      	b.n	800321c <prvTraceErrorGetDescription+0x98>
		/* On ARM Cortex-M only - failed to initialize DWT Cycle Counter since not supported by this chip.
		DWT timestamping is selected automatically for ART Cortex-M3, M4 and higher, based on the __CORTEX_M
		macro normally set by ARM's CMSIS library, since typically available. You can however select
		SysTick timestamping instead by defining adding "#define TRC_CFG_ARM_CM_USE_SYSTICK".*/

		*pszDesc = "DWT_CYCCNT not supported";
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	4a15      	ldr	r2, [pc, #84]	@ (8003254 <prvTraceErrorGetDescription+0xd0>)
 8003200:	601a      	str	r2, [r3, #0]
		break;
 8003202:	e00b      	b.n	800321c <prvTraceErrorGetDescription+0x98>

	case TRC_ERROR_TZCTRLTASK_NOT_CREATED:
		/* xTraceEnable failed creating the trace control task (TzCtrl) - incorrect parameters (priority?)
		or insufficient heap size? */
		*pszDesc = "Could not create TzCtrl";
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	4a14      	ldr	r2, [pc, #80]	@ (8003258 <prvTraceErrorGetDescription+0xd4>)
 8003208:	601a      	str	r2, [r3, #0]
		break;
 800320a:	e007      	b.n	800321c <prvTraceErrorGetDescription+0x98>

	case TRC_ERROR_ASSERT:
		/* A TRC_ASSERT has triggered */
		*pszDesc = "ASSERT: %s (%d)";
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	4a13      	ldr	r2, [pc, #76]	@ (800325c <prvTraceErrorGetDescription+0xd8>)
 8003210:	601a      	str	r2, [r3, #0]
		break;
 8003212:	e003      	b.n	800321c <prvTraceErrorGetDescription+0x98>

	default:
		/* An unknown error occurred */
		*pszDesc = "Unknown error code: 0x%08X";
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	4a12      	ldr	r2, [pc, #72]	@ (8003260 <prvTraceErrorGetDescription+0xdc>)
 8003218:	601a      	str	r2, [r3, #0]
		break;
 800321a:	46c0      	nop			@ (mov r8, r8)
	}

	return TRC_SUCCESS;
 800321c:	2300      	movs	r3, #0
}
 800321e:	0018      	movs	r0, r3
 8003220:	46bd      	mov	sp, r7
 8003222:	b002      	add	sp, #8
 8003224:	bd80      	pop	{r7, pc}
 8003226:	46c0      	nop			@ (mov r8, r8)
 8003228:	080063e0 	.word	0x080063e0
 800322c:	08006040 	.word	0x08006040
 8003230:	08006060 	.word	0x08006060
 8003234:	0800608c 	.word	0x0800608c
 8003238:	080060a0 	.word	0x080060a0
 800323c:	080060cc 	.word	0x080060cc
 8003240:	080060f8 	.word	0x080060f8
 8003244:	08006114 	.word	0x08006114
 8003248:	08006134 	.word	0x08006134
 800324c:	08006148 	.word	0x08006148
 8003250:	08006160 	.word	0x08006160
 8003254:	08006174 	.word	0x08006174
 8003258:	08006190 	.word	0x08006190
 800325c:	080061a8 	.word	0x080061a8
 8003260:	08006024 	.word	0x08006024

08003264 <xTraceEventInitialize>:
	memcpy(&((uint8_t*)pxEventData)[sizeof(TraceEvent6_t)], __pvData, __uxSize);

TraceEventDataTable_t *pxTraceEventDataTable TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceEventInitialize(TraceEventDataTable_t* pxBuffer)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b084      	sub	sp, #16
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
	uint32_t i;

	/* This should never fail */
	TRC_ASSERT(pxBuffer != (void*)0);

	pxTraceEventDataTable = pxBuffer;
 800326c:	4b0e      	ldr	r3, [pc, #56]	@ (80032a8 <xTraceEventInitialize+0x44>)
 800326e:	687a      	ldr	r2, [r7, #4]
 8003270:	601a      	str	r2, [r3, #0]

	for (i = 0u; i < (uint32_t)(TRC_CFG_CORE_COUNT); i++)
 8003272:	2300      	movs	r3, #0
 8003274:	60fb      	str	r3, [r7, #12]
 8003276:	e008      	b.n	800328a <xTraceEventInitialize+0x26>
	{
		pxTraceEventDataTable->coreEventData[i].eventCounter = 0u;
 8003278:	4b0b      	ldr	r3, [pc, #44]	@ (80032a8 <xTraceEventInitialize+0x44>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	68fa      	ldr	r2, [r7, #12]
 800327e:	00d2      	lsls	r2, r2, #3
 8003280:	2100      	movs	r1, #0
 8003282:	50d1      	str	r1, [r2, r3]
	for (i = 0u; i < (uint32_t)(TRC_CFG_CORE_COUNT); i++)
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	3301      	adds	r3, #1
 8003288:	60fb      	str	r3, [r7, #12]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d0f3      	beq.n	8003278 <xTraceEventInitialize+0x14>
	}

	xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_EVENT);
 8003290:	4b06      	ldr	r3, [pc, #24]	@ (80032ac <xTraceEventInitialize+0x48>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	2240      	movs	r2, #64	@ 0x40
 8003296:	431a      	orrs	r2, r3
 8003298:	4b04      	ldr	r3, [pc, #16]	@ (80032ac <xTraceEventInitialize+0x48>)
 800329a:	601a      	str	r2, [r3, #0]

	return TRC_SUCCESS;
 800329c:	2300      	movs	r3, #0
}
 800329e:	0018      	movs	r0, r3
 80032a0:	46bd      	mov	sp, r7
 80032a2:	b004      	add	sp, #16
 80032a4:	bd80      	pop	{r7, pc}
 80032a6:	46c0      	nop			@ (mov r8, r8)
 80032a8:	20002264 	.word	0x20002264
 80032ac:	20003060 	.word	0x20003060

080032b0 <xTraceEventCreate1>:

	return TRC_SUCCESS;
}

traceResult xTraceEventCreate1(uint32_t uiEventCode, TraceUnsignedBaseType_t uxParam1)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b088      	sub	sp, #32
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
 80032b8:	6039      	str	r1, [r7, #0]
	TraceEvent1_t* pxEventData = (void*)0;
 80032ba:	2300      	movs	r3, #0
 80032bc:	60fb      	str	r3, [r7, #12]
	int32_t iBytesCommitted = 0;
 80032be:	2300      	movs	r3, #0
 80032c0:	60bb      	str	r3, [r7, #8]

	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_EVENT_BEGIN(sizeof(TraceEvent1_t));
 80032c2:	4b30      	ldr	r3, [pc, #192]	@ (8003384 <xTraceEventCreate1+0xd4>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	2201      	movs	r2, #1
 80032c8:	4013      	ands	r3, r2
 80032ca:	d004      	beq.n	80032d6 <xTraceEventCreate1+0x26>
 80032cc:	4b2e      	ldr	r3, [pc, #184]	@ (8003388 <xTraceEventCreate1+0xd8>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d101      	bne.n	80032da <xTraceEventCreate1+0x2a>
 80032d6:	2301      	movs	r3, #1
 80032d8:	e050      	b.n	800337c <xTraceEventCreate1+0xcc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032da:	f3ef 8310 	mrs	r3, PRIMASK
 80032de:	617b      	str	r3, [r7, #20]
  return(result);
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	61fb      	str	r3, [r7, #28]
 80032e4:	2301      	movs	r3, #1
 80032e6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032e8:	69bb      	ldr	r3, [r7, #24]
 80032ea:	f383 8810 	msr	PRIMASK, r3
}
 80032ee:	46c0      	nop			@ (mov r8, r8)
 80032f0:	4b26      	ldr	r3, [pc, #152]	@ (800338c <xTraceEventCreate1+0xdc>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	3201      	adds	r2, #1
 80032f8:	601a      	str	r2, [r3, #0]
 80032fa:	4b25      	ldr	r3, [pc, #148]	@ (8003390 <xTraceEventCreate1+0xe0>)
 80032fc:	6819      	ldr	r1, [r3, #0]
 80032fe:	4b25      	ldr	r3, [pc, #148]	@ (8003394 <xTraceEventCreate1+0xe4>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	6a1b      	ldr	r3, [r3, #32]
 8003304:	1c5a      	adds	r2, r3, #1
 8003306:	230c      	movs	r3, #12
 8003308:	18fb      	adds	r3, r7, r3
 800330a:	0192      	lsls	r2, r2, #6
 800330c:	188a      	adds	r2, r1, r2
 800330e:	601a      	str	r2, [r3, #0]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	b29a      	uxth	r2, r3
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	2180      	movs	r1, #128	@ 0x80
 8003318:	0149      	lsls	r1, r1, #5
 800331a:	430a      	orrs	r2, r1
 800331c:	b292      	uxth	r2, r2
 800331e:	801a      	strh	r2, [r3, #0]
 8003320:	4b1a      	ldr	r3, [pc, #104]	@ (800338c <xTraceEventCreate1+0xdc>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	b292      	uxth	r2, r2
 800332a:	805a      	strh	r2, [r3, #2]
 800332c:	4b1a      	ldr	r3, [pc, #104]	@ (8003398 <xTraceEventCreate1+0xe8>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	021b      	lsls	r3, r3, #8
 8003332:	0a19      	lsrs	r1, r3, #8
 8003334:	4b19      	ldr	r3, [pc, #100]	@ (800339c <xTraceEventCreate1+0xec>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	699b      	ldr	r3, [r3, #24]
 800333a:	061a      	lsls	r2, r3, #24
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	188a      	adds	r2, r1, r2
 8003340:	605a      	str	r2, [r3, #4]
 8003342:	4b16      	ldr	r3, [pc, #88]	@ (800339c <xTraceEventCreate1+0xec>)
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	4b15      	ldr	r3, [pc, #84]	@ (800339c <xTraceEventCreate1+0xec>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	6992      	ldr	r2, [r2, #24]
 800334c:	60da      	str	r2, [r3, #12]
 800334e:	68fa      	ldr	r2, [r7, #12]
 8003350:	4b12      	ldr	r3, [pc, #72]	@ (800339c <xTraceEventCreate1+0xec>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	6852      	ldr	r2, [r2, #4]
 8003356:	615a      	str	r2, [r3, #20]

	TRACE_EVENT_ADD_1(uxParam1);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	683a      	ldr	r2, [r7, #0]
 800335c:	609a      	str	r2, [r3, #8]

	TRACE_EVENT_END(sizeof(TraceEvent1_t));
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	220c      	movs	r2, #12
 8003362:	0019      	movs	r1, r3
 8003364:	2001      	movs	r0, #1
 8003366:	f7ff fac9 	bl	80028fc <SEGGER_RTT_Write>
 800336a:	0003      	movs	r3, r0
 800336c:	60bb      	str	r3, [r7, #8]
 800336e:	69fb      	ldr	r3, [r7, #28]
 8003370:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	f383 8810 	msr	PRIMASK, r3
}
 8003378:	46c0      	nop			@ (mov r8, r8)

	return TRC_SUCCESS;
 800337a:	2300      	movs	r3, #0
}
 800337c:	0018      	movs	r0, r3
 800337e:	46bd      	mov	sp, r7
 8003380:	b008      	add	sp, #32
 8003382:	bd80      	pop	{r7, pc}
 8003384:	20003060 	.word	0x20003060
 8003388:	20003058 	.word	0x20003058
 800338c:	20002264 	.word	0x20002264
 8003390:	20002280 	.word	0x20002280
 8003394:	2000226c 	.word	0x2000226c
 8003398:	e000e018 	.word	0xe000e018
 800339c:	20003068 	.word	0x20003068

080033a0 <xTraceEventCreate2>:

traceResult xTraceEventCreate2(uint32_t uiEventCode, TraceUnsignedBaseType_t uxParam1, TraceUnsignedBaseType_t uxParam2)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b08a      	sub	sp, #40	@ 0x28
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	60f8      	str	r0, [r7, #12]
 80033a8:	60b9      	str	r1, [r7, #8]
 80033aa:	607a      	str	r2, [r7, #4]
	TraceEvent2_t* pxEventData = (void*)0;
 80033ac:	2300      	movs	r3, #0
 80033ae:	617b      	str	r3, [r7, #20]
	int32_t iBytesCommitted = 0;
 80033b0:	2300      	movs	r3, #0
 80033b2:	613b      	str	r3, [r7, #16]

	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_EVENT_BEGIN(sizeof(TraceEvent2_t));
 80033b4:	4b31      	ldr	r3, [pc, #196]	@ (800347c <xTraceEventCreate2+0xdc>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	2201      	movs	r2, #1
 80033ba:	4013      	ands	r3, r2
 80033bc:	d004      	beq.n	80033c8 <xTraceEventCreate2+0x28>
 80033be:	4b30      	ldr	r3, [pc, #192]	@ (8003480 <xTraceEventCreate2+0xe0>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d101      	bne.n	80033cc <xTraceEventCreate2+0x2c>
 80033c8:	2301      	movs	r3, #1
 80033ca:	e053      	b.n	8003474 <xTraceEventCreate2+0xd4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033cc:	f3ef 8310 	mrs	r3, PRIMASK
 80033d0:	61fb      	str	r3, [r7, #28]
  return(result);
 80033d2:	69fb      	ldr	r3, [r7, #28]
 80033d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80033d6:	2301      	movs	r3, #1
 80033d8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033da:	6a3b      	ldr	r3, [r7, #32]
 80033dc:	f383 8810 	msr	PRIMASK, r3
}
 80033e0:	46c0      	nop			@ (mov r8, r8)
 80033e2:	4b28      	ldr	r3, [pc, #160]	@ (8003484 <xTraceEventCreate2+0xe4>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	3201      	adds	r2, #1
 80033ea:	601a      	str	r2, [r3, #0]
 80033ec:	4b26      	ldr	r3, [pc, #152]	@ (8003488 <xTraceEventCreate2+0xe8>)
 80033ee:	6819      	ldr	r1, [r3, #0]
 80033f0:	4b26      	ldr	r3, [pc, #152]	@ (800348c <xTraceEventCreate2+0xec>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	6a1b      	ldr	r3, [r3, #32]
 80033f6:	1c5a      	adds	r2, r3, #1
 80033f8:	2314      	movs	r3, #20
 80033fa:	18fb      	adds	r3, r7, r3
 80033fc:	0192      	lsls	r2, r2, #6
 80033fe:	188a      	adds	r2, r1, r2
 8003400:	601a      	str	r2, [r3, #0]
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	b29a      	uxth	r2, r3
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	2180      	movs	r1, #128	@ 0x80
 800340a:	0189      	lsls	r1, r1, #6
 800340c:	430a      	orrs	r2, r1
 800340e:	b292      	uxth	r2, r2
 8003410:	801a      	strh	r2, [r3, #0]
 8003412:	4b1c      	ldr	r3, [pc, #112]	@ (8003484 <xTraceEventCreate2+0xe4>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	b292      	uxth	r2, r2
 800341c:	805a      	strh	r2, [r3, #2]
 800341e:	4b1c      	ldr	r3, [pc, #112]	@ (8003490 <xTraceEventCreate2+0xf0>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	021b      	lsls	r3, r3, #8
 8003424:	0a19      	lsrs	r1, r3, #8
 8003426:	4b1b      	ldr	r3, [pc, #108]	@ (8003494 <xTraceEventCreate2+0xf4>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	699b      	ldr	r3, [r3, #24]
 800342c:	061a      	lsls	r2, r3, #24
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	188a      	adds	r2, r1, r2
 8003432:	605a      	str	r2, [r3, #4]
 8003434:	4b17      	ldr	r3, [pc, #92]	@ (8003494 <xTraceEventCreate2+0xf4>)
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	4b16      	ldr	r3, [pc, #88]	@ (8003494 <xTraceEventCreate2+0xf4>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	6992      	ldr	r2, [r2, #24]
 800343e:	60da      	str	r2, [r3, #12]
 8003440:	697a      	ldr	r2, [r7, #20]
 8003442:	4b14      	ldr	r3, [pc, #80]	@ (8003494 <xTraceEventCreate2+0xf4>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	6852      	ldr	r2, [r2, #4]
 8003448:	615a      	str	r2, [r3, #20]

	TRACE_EVENT_ADD_2(uxParam1, uxParam2);
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	68ba      	ldr	r2, [r7, #8]
 800344e:	609a      	str	r2, [r3, #8]
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	687a      	ldr	r2, [r7, #4]
 8003454:	60da      	str	r2, [r3, #12]

	TRACE_EVENT_END(sizeof(TraceEvent2_t));
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	2210      	movs	r2, #16
 800345a:	0019      	movs	r1, r3
 800345c:	2001      	movs	r0, #1
 800345e:	f7ff fa4d 	bl	80028fc <SEGGER_RTT_Write>
 8003462:	0003      	movs	r3, r0
 8003464:	613b      	str	r3, [r7, #16]
 8003466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003468:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800346a:	69bb      	ldr	r3, [r7, #24]
 800346c:	f383 8810 	msr	PRIMASK, r3
}
 8003470:	46c0      	nop			@ (mov r8, r8)

	return TRC_SUCCESS;
 8003472:	2300      	movs	r3, #0
}
 8003474:	0018      	movs	r0, r3
 8003476:	46bd      	mov	sp, r7
 8003478:	b00a      	add	sp, #40	@ 0x28
 800347a:	bd80      	pop	{r7, pc}
 800347c:	20003060 	.word	0x20003060
 8003480:	20003058 	.word	0x20003058
 8003484:	20002264 	.word	0x20002264
 8003488:	20002280 	.word	0x20002280
 800348c:	2000226c 	.word	0x2000226c
 8003490:	e000e018 	.word	0xe000e018
 8003494:	20003068 	.word	0x20003068

08003498 <xTraceEventCreate3>:

traceResult xTraceEventCreate3(uint32_t uiEventCode, TraceUnsignedBaseType_t uxParam1, TraceUnsignedBaseType_t uxParam2, TraceUnsignedBaseType_t uxParam3)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b08a      	sub	sp, #40	@ 0x28
 800349c:	af00      	add	r7, sp, #0
 800349e:	60f8      	str	r0, [r7, #12]
 80034a0:	60b9      	str	r1, [r7, #8]
 80034a2:	607a      	str	r2, [r7, #4]
 80034a4:	603b      	str	r3, [r7, #0]
	TraceEvent3_t* pxEventData = (void*)0;
 80034a6:	2300      	movs	r3, #0
 80034a8:	617b      	str	r3, [r7, #20]
	int32_t iBytesCommitted = 0;
 80034aa:	2300      	movs	r3, #0
 80034ac:	613b      	str	r3, [r7, #16]

	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_EVENT_BEGIN(sizeof(TraceEvent3_t));
 80034ae:	4b33      	ldr	r3, [pc, #204]	@ (800357c <xTraceEventCreate3+0xe4>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	2201      	movs	r2, #1
 80034b4:	4013      	ands	r3, r2
 80034b6:	d004      	beq.n	80034c2 <xTraceEventCreate3+0x2a>
 80034b8:	4b31      	ldr	r3, [pc, #196]	@ (8003580 <xTraceEventCreate3+0xe8>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d101      	bne.n	80034c6 <xTraceEventCreate3+0x2e>
 80034c2:	2301      	movs	r3, #1
 80034c4:	e056      	b.n	8003574 <xTraceEventCreate3+0xdc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034c6:	f3ef 8310 	mrs	r3, PRIMASK
 80034ca:	61fb      	str	r3, [r7, #28]
  return(result);
 80034cc:	69fb      	ldr	r3, [r7, #28]
 80034ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80034d0:	2301      	movs	r3, #1
 80034d2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034d4:	6a3b      	ldr	r3, [r7, #32]
 80034d6:	f383 8810 	msr	PRIMASK, r3
}
 80034da:	46c0      	nop			@ (mov r8, r8)
 80034dc:	4b29      	ldr	r3, [pc, #164]	@ (8003584 <xTraceEventCreate3+0xec>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	3201      	adds	r2, #1
 80034e4:	601a      	str	r2, [r3, #0]
 80034e6:	4b28      	ldr	r3, [pc, #160]	@ (8003588 <xTraceEventCreate3+0xf0>)
 80034e8:	6819      	ldr	r1, [r3, #0]
 80034ea:	4b28      	ldr	r3, [pc, #160]	@ (800358c <xTraceEventCreate3+0xf4>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	6a1b      	ldr	r3, [r3, #32]
 80034f0:	1c5a      	adds	r2, r3, #1
 80034f2:	2314      	movs	r3, #20
 80034f4:	18fb      	adds	r3, r7, r3
 80034f6:	0192      	lsls	r2, r2, #6
 80034f8:	188a      	adds	r2, r1, r2
 80034fa:	601a      	str	r2, [r3, #0]
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	b29a      	uxth	r2, r3
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	21c0      	movs	r1, #192	@ 0xc0
 8003504:	0189      	lsls	r1, r1, #6
 8003506:	430a      	orrs	r2, r1
 8003508:	b292      	uxth	r2, r2
 800350a:	801a      	strh	r2, [r3, #0]
 800350c:	4b1d      	ldr	r3, [pc, #116]	@ (8003584 <xTraceEventCreate3+0xec>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	b292      	uxth	r2, r2
 8003516:	805a      	strh	r2, [r3, #2]
 8003518:	4b1d      	ldr	r3, [pc, #116]	@ (8003590 <xTraceEventCreate3+0xf8>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	021b      	lsls	r3, r3, #8
 800351e:	0a19      	lsrs	r1, r3, #8
 8003520:	4b1c      	ldr	r3, [pc, #112]	@ (8003594 <xTraceEventCreate3+0xfc>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	699b      	ldr	r3, [r3, #24]
 8003526:	061a      	lsls	r2, r3, #24
 8003528:	697b      	ldr	r3, [r7, #20]
 800352a:	188a      	adds	r2, r1, r2
 800352c:	605a      	str	r2, [r3, #4]
 800352e:	4b19      	ldr	r3, [pc, #100]	@ (8003594 <xTraceEventCreate3+0xfc>)
 8003530:	681a      	ldr	r2, [r3, #0]
 8003532:	4b18      	ldr	r3, [pc, #96]	@ (8003594 <xTraceEventCreate3+0xfc>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	6992      	ldr	r2, [r2, #24]
 8003538:	60da      	str	r2, [r3, #12]
 800353a:	697a      	ldr	r2, [r7, #20]
 800353c:	4b15      	ldr	r3, [pc, #84]	@ (8003594 <xTraceEventCreate3+0xfc>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	6852      	ldr	r2, [r2, #4]
 8003542:	615a      	str	r2, [r3, #20]

	TRACE_EVENT_ADD_3(uxParam1, uxParam2, uxParam3);
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	68ba      	ldr	r2, [r7, #8]
 8003548:	609a      	str	r2, [r3, #8]
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	687a      	ldr	r2, [r7, #4]
 800354e:	60da      	str	r2, [r3, #12]
 8003550:	697b      	ldr	r3, [r7, #20]
 8003552:	683a      	ldr	r2, [r7, #0]
 8003554:	611a      	str	r2, [r3, #16]

	TRACE_EVENT_END(sizeof(TraceEvent3_t));
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	2214      	movs	r2, #20
 800355a:	0019      	movs	r1, r3
 800355c:	2001      	movs	r0, #1
 800355e:	f7ff f9cd 	bl	80028fc <SEGGER_RTT_Write>
 8003562:	0003      	movs	r3, r0
 8003564:	613b      	str	r3, [r7, #16]
 8003566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003568:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800356a:	69bb      	ldr	r3, [r7, #24]
 800356c:	f383 8810 	msr	PRIMASK, r3
}
 8003570:	46c0      	nop			@ (mov r8, r8)

	return TRC_SUCCESS;
 8003572:	2300      	movs	r3, #0
}
 8003574:	0018      	movs	r0, r3
 8003576:	46bd      	mov	sp, r7
 8003578:	b00a      	add	sp, #40	@ 0x28
 800357a:	bd80      	pop	{r7, pc}
 800357c:	20003060 	.word	0x20003060
 8003580:	20003058 	.word	0x20003058
 8003584:	20002264 	.word	0x20002264
 8003588:	20002280 	.word	0x20002280
 800358c:	2000226c 	.word	0x2000226c
 8003590:	e000e018 	.word	0xe000e018
 8003594:	20003068 	.word	0x20003068

08003598 <xTraceEventCreate4>:

traceResult xTraceEventCreate4(uint32_t uiEventCode, TraceUnsignedBaseType_t uxParam1, TraceUnsignedBaseType_t uxParam2, TraceUnsignedBaseType_t uxParam3, TraceUnsignedBaseType_t uxParam4)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b08a      	sub	sp, #40	@ 0x28
 800359c:	af00      	add	r7, sp, #0
 800359e:	60f8      	str	r0, [r7, #12]
 80035a0:	60b9      	str	r1, [r7, #8]
 80035a2:	607a      	str	r2, [r7, #4]
 80035a4:	603b      	str	r3, [r7, #0]
	TraceEvent4_t* pxEventData = (void*)0;
 80035a6:	2300      	movs	r3, #0
 80035a8:	617b      	str	r3, [r7, #20]
	int32_t iBytesCommitted = 0;
 80035aa:	2300      	movs	r3, #0
 80035ac:	613b      	str	r3, [r7, #16]

	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_EVENT_BEGIN(sizeof(TraceEvent4_t));
 80035ae:	4b35      	ldr	r3, [pc, #212]	@ (8003684 <xTraceEventCreate4+0xec>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	2201      	movs	r2, #1
 80035b4:	4013      	ands	r3, r2
 80035b6:	d004      	beq.n	80035c2 <xTraceEventCreate4+0x2a>
 80035b8:	4b33      	ldr	r3, [pc, #204]	@ (8003688 <xTraceEventCreate4+0xf0>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d101      	bne.n	80035c6 <xTraceEventCreate4+0x2e>
 80035c2:	2301      	movs	r3, #1
 80035c4:	e059      	b.n	800367a <xTraceEventCreate4+0xe2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035c6:	f3ef 8310 	mrs	r3, PRIMASK
 80035ca:	61fb      	str	r3, [r7, #28]
  return(result);
 80035cc:	69fb      	ldr	r3, [r7, #28]
 80035ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80035d0:	2301      	movs	r3, #1
 80035d2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035d4:	6a3b      	ldr	r3, [r7, #32]
 80035d6:	f383 8810 	msr	PRIMASK, r3
}
 80035da:	46c0      	nop			@ (mov r8, r8)
 80035dc:	4b2b      	ldr	r3, [pc, #172]	@ (800368c <xTraceEventCreate4+0xf4>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	3201      	adds	r2, #1
 80035e4:	601a      	str	r2, [r3, #0]
 80035e6:	4b2a      	ldr	r3, [pc, #168]	@ (8003690 <xTraceEventCreate4+0xf8>)
 80035e8:	6819      	ldr	r1, [r3, #0]
 80035ea:	4b2a      	ldr	r3, [pc, #168]	@ (8003694 <xTraceEventCreate4+0xfc>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	6a1b      	ldr	r3, [r3, #32]
 80035f0:	1c5a      	adds	r2, r3, #1
 80035f2:	2314      	movs	r3, #20
 80035f4:	18fb      	adds	r3, r7, r3
 80035f6:	0192      	lsls	r2, r2, #6
 80035f8:	188a      	adds	r2, r1, r2
 80035fa:	601a      	str	r2, [r3, #0]
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	b29a      	uxth	r2, r3
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	2180      	movs	r1, #128	@ 0x80
 8003604:	01c9      	lsls	r1, r1, #7
 8003606:	430a      	orrs	r2, r1
 8003608:	b292      	uxth	r2, r2
 800360a:	801a      	strh	r2, [r3, #0]
 800360c:	4b1f      	ldr	r3, [pc, #124]	@ (800368c <xTraceEventCreate4+0xf4>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	b292      	uxth	r2, r2
 8003616:	805a      	strh	r2, [r3, #2]
 8003618:	4b1f      	ldr	r3, [pc, #124]	@ (8003698 <xTraceEventCreate4+0x100>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	021b      	lsls	r3, r3, #8
 800361e:	0a19      	lsrs	r1, r3, #8
 8003620:	4b1e      	ldr	r3, [pc, #120]	@ (800369c <xTraceEventCreate4+0x104>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	699b      	ldr	r3, [r3, #24]
 8003626:	061a      	lsls	r2, r3, #24
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	188a      	adds	r2, r1, r2
 800362c:	605a      	str	r2, [r3, #4]
 800362e:	4b1b      	ldr	r3, [pc, #108]	@ (800369c <xTraceEventCreate4+0x104>)
 8003630:	681a      	ldr	r2, [r3, #0]
 8003632:	4b1a      	ldr	r3, [pc, #104]	@ (800369c <xTraceEventCreate4+0x104>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	6992      	ldr	r2, [r2, #24]
 8003638:	60da      	str	r2, [r3, #12]
 800363a:	697a      	ldr	r2, [r7, #20]
 800363c:	4b17      	ldr	r3, [pc, #92]	@ (800369c <xTraceEventCreate4+0x104>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	6852      	ldr	r2, [r2, #4]
 8003642:	615a      	str	r2, [r3, #20]

	TRACE_EVENT_ADD_4(uxParam1, uxParam2, uxParam3, uxParam4);
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	68ba      	ldr	r2, [r7, #8]
 8003648:	609a      	str	r2, [r3, #8]
 800364a:	697b      	ldr	r3, [r7, #20]
 800364c:	687a      	ldr	r2, [r7, #4]
 800364e:	60da      	str	r2, [r3, #12]
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	683a      	ldr	r2, [r7, #0]
 8003654:	611a      	str	r2, [r3, #16]
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800365a:	615a      	str	r2, [r3, #20]

	TRACE_EVENT_END(sizeof(TraceEvent4_t));
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	2218      	movs	r2, #24
 8003660:	0019      	movs	r1, r3
 8003662:	2001      	movs	r0, #1
 8003664:	f7ff f94a 	bl	80028fc <SEGGER_RTT_Write>
 8003668:	0003      	movs	r3, r0
 800366a:	613b      	str	r3, [r7, #16]
 800366c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800366e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003670:	69bb      	ldr	r3, [r7, #24]
 8003672:	f383 8810 	msr	PRIMASK, r3
}
 8003676:	46c0      	nop			@ (mov r8, r8)

	return TRC_SUCCESS;
 8003678:	2300      	movs	r3, #0
}
 800367a:	0018      	movs	r0, r3
 800367c:	46bd      	mov	sp, r7
 800367e:	b00a      	add	sp, #40	@ 0x28
 8003680:	bd80      	pop	{r7, pc}
 8003682:	46c0      	nop			@ (mov r8, r8)
 8003684:	20003060 	.word	0x20003060
 8003688:	20003058 	.word	0x20003058
 800368c:	20002264 	.word	0x20002264
 8003690:	20002280 	.word	0x20002280
 8003694:	2000226c 	.word	0x2000226c
 8003698:	e000e018 	.word	0xe000e018
 800369c:	20003068 	.word	0x20003068

080036a0 <xTraceEventCreateRawBlocking>:

	return TRC_SUCCESS;
}

traceResult xTraceEventCreateRawBlocking(const void* pxSource, uint32_t ulSize)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b088      	sub	sp, #32
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
 80036a8:	6039      	str	r1, [r7, #0]
	int32_t iBytesCommitted = 0;
 80036aa:	2300      	movs	r3, #0
 80036ac:	60fb      	str	r3, [r7, #12]
	void* pxBuffer = (void*)0;
 80036ae:	2300      	movs	r3, #0
 80036b0:	60bb      	str	r3, [r7, #8]

	TRACE_ALLOC_CRITICAL_SECTION();

	ulSize = TRC_ALIGN_CEIL(ulSize, sizeof(TraceUnsignedBaseType_t));
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	3303      	adds	r3, #3
 80036b6:	2203      	movs	r2, #3
 80036b8:	4393      	bics	r3, r2
 80036ba:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036bc:	f3ef 8310 	mrs	r3, PRIMASK
 80036c0:	617b      	str	r3, [r7, #20]
  return(result);
 80036c2:	697b      	ldr	r3, [r7, #20]

	TRACE_ENTER_CRITICAL_SECTION();
 80036c4:	61fb      	str	r3, [r7, #28]
 80036c6:	2301      	movs	r3, #1
 80036c8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036ca:	69bb      	ldr	r3, [r7, #24]
 80036cc:	f383 8810 	msr	PRIMASK, r3
}
 80036d0:	46c0      	nop			@ (mov r8, r8)

	pxTraceEventDataTable->coreEventData[TRC_CFG_GET_CURRENT_CORE()].eventCounter++;
 80036d2:	4b16      	ldr	r3, [pc, #88]	@ (800372c <xTraceEventCreateRawBlocking+0x8c>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	681a      	ldr	r2, [r3, #0]
 80036d8:	3201      	adds	r2, #1
 80036da:	601a      	str	r2, [r3, #0]
	while (xTraceStreamPortAllocate(ulSize, (void**)&pxBuffer) == TRC_FAIL) {}
 80036dc:	46c0      	nop			@ (mov r8, r8)
 80036de:	4b14      	ldr	r3, [pc, #80]	@ (8003730 <xTraceEventCreateRawBlocking+0x90>)
 80036e0:	681a      	ldr	r2, [r3, #0]
 80036e2:	4b14      	ldr	r3, [pc, #80]	@ (8003734 <xTraceEventCreateRawBlocking+0x94>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	6a1b      	ldr	r3, [r3, #32]
 80036e8:	3301      	adds	r3, #1
 80036ea:	019b      	lsls	r3, r3, #6
 80036ec:	18d3      	adds	r3, r2, r3
 80036ee:	60bb      	str	r3, [r7, #8]

	memcpy(pxBuffer, pxSource, ulSize);
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	683a      	ldr	r2, [r7, #0]
 80036f4:	6879      	ldr	r1, [r7, #4]
 80036f6:	0018      	movs	r0, r3
 80036f8:	f002 fc00 	bl	8005efc <memcpy>
	while (xTraceStreamPortCommit(pxBuffer, ulSize, &iBytesCommitted) == TRC_FAIL) {}
 80036fc:	46c0      	nop			@ (mov r8, r8)
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	683a      	ldr	r2, [r7, #0]
 8003702:	0019      	movs	r1, r3
 8003704:	2001      	movs	r0, #1
 8003706:	f7ff f8f9 	bl	80028fc <SEGGER_RTT_Write>
 800370a:	0003      	movs	r3, r0
 800370c:	60fb      	str	r3, [r7, #12]
 800370e:	2300      	movs	r3, #0
 8003710:	2b01      	cmp	r3, #1
 8003712:	d0f4      	beq.n	80036fe <xTraceEventCreateRawBlocking+0x5e>
 8003714:	69fb      	ldr	r3, [r7, #28]
 8003716:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	f383 8810 	msr	PRIMASK, r3
}
 800371e:	46c0      	nop			@ (mov r8, r8)
	(void)iBytesCommitted;

	TRACE_EXIT_CRITICAL_SECTION();

	return TRC_SUCCESS;
 8003720:	2300      	movs	r3, #0
}
 8003722:	0018      	movs	r0, r3
 8003724:	46bd      	mov	sp, r7
 8003726:	b008      	add	sp, #32
 8003728:	bd80      	pop	{r7, pc}
 800372a:	46c0      	nop			@ (mov r8, r8)
 800372c:	20002264 	.word	0x20002264
 8003730:	20002280 	.word	0x20002280
 8003734:	2000226c 	.word	0x2000226c

08003738 <xTraceEventCreateDataOffline0>:

traceResult xTraceEventCreateDataOffline0(uint32_t uiEventCode, const TraceUnsignedBaseType_t* const puxData, TraceUnsignedBaseType_t uxSize)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b08a      	sub	sp, #40	@ 0x28
 800373c:	af00      	add	r7, sp, #0
 800373e:	60f8      	str	r0, [r7, #12]
 8003740:	60b9      	str	r1, [r7, #8]
 8003742:	607a      	str	r2, [r7, #4]
	TraceEvent0_t* pxEventData = (void*)0;
 8003744:	2300      	movs	r3, #0
 8003746:	617b      	str	r3, [r7, #20]
	int32_t iBytesCommitted = 0;
 8003748:	2300      	movs	r3, #0
 800374a:	613b      	str	r3, [r7, #16]

	TRACE_ALLOC_CRITICAL_SECTION();

	/* Align payload size and truncate in case it is too big */
	uxSize = TRC_ALIGN_CEIL(uxSize, sizeof(TraceUnsignedBaseType_t));
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	3303      	adds	r3, #3
 8003750:	2203      	movs	r2, #3
 8003752:	4393      	bics	r3, r2
 8003754:	607b      	str	r3, [r7, #4]
	if (sizeof(TraceEvent0_t) + uxSize > TRC_MAX_BLOB_SIZE)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	3308      	adds	r3, #8
 800375a:	2b40      	cmp	r3, #64	@ 0x40
 800375c:	d901      	bls.n	8003762 <xTraceEventCreateDataOffline0+0x2a>
	{
		uxSize = TRC_MAX_BLOB_SIZE - sizeof(TraceEvent0_t);
 800375e:	2338      	movs	r3, #56	@ 0x38
 8003760:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003762:	f3ef 8310 	mrs	r3, PRIMASK
 8003766:	61fb      	str	r3, [r7, #28]
  return(result);
 8003768:	69fb      	ldr	r3, [r7, #28]
	}

	TRACE_EVENT_BEGIN_OFFLINE(sizeof(TraceEvent0_t) + uxSize);
 800376a:	627b      	str	r3, [r7, #36]	@ 0x24
 800376c:	2301      	movs	r3, #1
 800376e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003770:	6a3b      	ldr	r3, [r7, #32]
 8003772:	f383 8810 	msr	PRIMASK, r3
}
 8003776:	46c0      	nop			@ (mov r8, r8)
 8003778:	4b29      	ldr	r3, [pc, #164]	@ (8003820 <xTraceEventCreateDataOffline0+0xe8>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	3201      	adds	r2, #1
 8003780:	601a      	str	r2, [r3, #0]
 8003782:	4b28      	ldr	r3, [pc, #160]	@ (8003824 <xTraceEventCreateDataOffline0+0xec>)
 8003784:	6819      	ldr	r1, [r3, #0]
 8003786:	4b28      	ldr	r3, [pc, #160]	@ (8003828 <xTraceEventCreateDataOffline0+0xf0>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	6a1b      	ldr	r3, [r3, #32]
 800378c:	1c5a      	adds	r2, r3, #1
 800378e:	2314      	movs	r3, #20
 8003790:	18fb      	adds	r3, r7, r3
 8003792:	0192      	lsls	r2, r2, #6
 8003794:	188a      	adds	r2, r1, r2
 8003796:	601a      	str	r2, [r3, #0]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	b21a      	sxth	r2, r3
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	089b      	lsrs	r3, r3, #2
 80037a0:	b29b      	uxth	r3, r3
 80037a2:	031b      	lsls	r3, r3, #12
 80037a4:	b21b      	sxth	r3, r3
 80037a6:	4313      	orrs	r3, r2
 80037a8:	b21a      	sxth	r2, r3
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	b292      	uxth	r2, r2
 80037ae:	801a      	strh	r2, [r3, #0]
 80037b0:	4b1b      	ldr	r3, [pc, #108]	@ (8003820 <xTraceEventCreateDataOffline0+0xe8>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	b292      	uxth	r2, r2
 80037ba:	805a      	strh	r2, [r3, #2]
 80037bc:	4b1b      	ldr	r3, [pc, #108]	@ (800382c <xTraceEventCreateDataOffline0+0xf4>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	021b      	lsls	r3, r3, #8
 80037c2:	0a19      	lsrs	r1, r3, #8
 80037c4:	4b1a      	ldr	r3, [pc, #104]	@ (8003830 <xTraceEventCreateDataOffline0+0xf8>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	699b      	ldr	r3, [r3, #24]
 80037ca:	061a      	lsls	r2, r3, #24
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	188a      	adds	r2, r1, r2
 80037d0:	605a      	str	r2, [r3, #4]
 80037d2:	4b17      	ldr	r3, [pc, #92]	@ (8003830 <xTraceEventCreateDataOffline0+0xf8>)
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	4b16      	ldr	r3, [pc, #88]	@ (8003830 <xTraceEventCreateDataOffline0+0xf8>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	6992      	ldr	r2, [r2, #24]
 80037dc:	60da      	str	r2, [r3, #12]
 80037de:	697a      	ldr	r2, [r7, #20]
 80037e0:	4b13      	ldr	r3, [pc, #76]	@ (8003830 <xTraceEventCreateDataOffline0+0xf8>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	6852      	ldr	r2, [r2, #4]
 80037e6:	615a      	str	r2, [r3, #20]

	TRACE_EVENT_ADD_0_DATA(puxData, uxSize);
 80037e8:	697b      	ldr	r3, [r7, #20]
 80037ea:	3308      	adds	r3, #8
 80037ec:	687a      	ldr	r2, [r7, #4]
 80037ee:	68b9      	ldr	r1, [r7, #8]
 80037f0:	0018      	movs	r0, r3
 80037f2:	f002 fb83 	bl	8005efc <memcpy>

	TRACE_EVENT_END(sizeof(TraceEvent0_t) + uxSize);
 80037f6:	6979      	ldr	r1, [r7, #20]
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	3308      	adds	r3, #8
 80037fc:	001a      	movs	r2, r3
 80037fe:	2001      	movs	r0, #1
 8003800:	f7ff f87c 	bl	80028fc <SEGGER_RTT_Write>
 8003804:	0003      	movs	r3, r0
 8003806:	613b      	str	r3, [r7, #16]
 8003808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800380a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800380c:	69bb      	ldr	r3, [r7, #24]
 800380e:	f383 8810 	msr	PRIMASK, r3
}
 8003812:	46c0      	nop			@ (mov r8, r8)

	return TRC_SUCCESS;
 8003814:	2300      	movs	r3, #0
}
 8003816:	0018      	movs	r0, r3
 8003818:	46bd      	mov	sp, r7
 800381a:	b00a      	add	sp, #40	@ 0x28
 800381c:	bd80      	pop	{r7, pc}
 800381e:	46c0      	nop			@ (mov r8, r8)
 8003820:	20002264 	.word	0x20002264
 8003824:	20002280 	.word	0x20002280
 8003828:	2000226c 	.word	0x2000226c
 800382c:	e000e018 	.word	0xe000e018
 8003830:	20003068 	.word	0x20003068

08003834 <xTraceEventCreateData1>:
	uint32_t uiEventCode,
	TraceUnsignedBaseType_t uxParam1,
	const TraceUnsignedBaseType_t* const puxData,
	TraceUnsignedBaseType_t uxSize
)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b08a      	sub	sp, #40	@ 0x28
 8003838:	af00      	add	r7, sp, #0
 800383a:	60f8      	str	r0, [r7, #12]
 800383c:	60b9      	str	r1, [r7, #8]
 800383e:	607a      	str	r2, [r7, #4]
 8003840:	603b      	str	r3, [r7, #0]
	TraceEvent1_t* pxEventData = (void*)0;
 8003842:	2300      	movs	r3, #0
 8003844:	617b      	str	r3, [r7, #20]
	int32_t iBytesCommitted = 0;
 8003846:	2300      	movs	r3, #0
 8003848:	613b      	str	r3, [r7, #16]

	TRACE_ALLOC_CRITICAL_SECTION();

	/* Align payload size and truncate in case it is too big */
	uxSize = TRC_ALIGN_CEIL(uxSize, sizeof(TraceUnsignedBaseType_t));
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	3303      	adds	r3, #3
 800384e:	2203      	movs	r2, #3
 8003850:	4393      	bics	r3, r2
 8003852:	603b      	str	r3, [r7, #0]
	if (sizeof(TraceEvent1_t) + uxSize > TRC_MAX_BLOB_SIZE)
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	330c      	adds	r3, #12
 8003858:	2b40      	cmp	r3, #64	@ 0x40
 800385a:	d901      	bls.n	8003860 <xTraceEventCreateData1+0x2c>
	{
		uxSize = TRC_MAX_BLOB_SIZE - sizeof(TraceEvent1_t);
 800385c:	2334      	movs	r3, #52	@ 0x34
 800385e:	603b      	str	r3, [r7, #0]
	}

	TRACE_EVENT_BEGIN(sizeof(TraceEvent1_t) + uxSize);
 8003860:	4b36      	ldr	r3, [pc, #216]	@ (800393c <xTraceEventCreateData1+0x108>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	2201      	movs	r2, #1
 8003866:	4013      	ands	r3, r2
 8003868:	d004      	beq.n	8003874 <xTraceEventCreateData1+0x40>
 800386a:	4b35      	ldr	r3, [pc, #212]	@ (8003940 <xTraceEventCreateData1+0x10c>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d101      	bne.n	8003878 <xTraceEventCreateData1+0x44>
 8003874:	2301      	movs	r3, #1
 8003876:	e05d      	b.n	8003934 <xTraceEventCreateData1+0x100>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003878:	f3ef 8310 	mrs	r3, PRIMASK
 800387c:	61fb      	str	r3, [r7, #28]
  return(result);
 800387e:	69fb      	ldr	r3, [r7, #28]
 8003880:	627b      	str	r3, [r7, #36]	@ 0x24
 8003882:	2301      	movs	r3, #1
 8003884:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003886:	6a3b      	ldr	r3, [r7, #32]
 8003888:	f383 8810 	msr	PRIMASK, r3
}
 800388c:	46c0      	nop			@ (mov r8, r8)
 800388e:	4b2d      	ldr	r3, [pc, #180]	@ (8003944 <xTraceEventCreateData1+0x110>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681a      	ldr	r2, [r3, #0]
 8003894:	3201      	adds	r2, #1
 8003896:	601a      	str	r2, [r3, #0]
 8003898:	4b2b      	ldr	r3, [pc, #172]	@ (8003948 <xTraceEventCreateData1+0x114>)
 800389a:	6819      	ldr	r1, [r3, #0]
 800389c:	4b2b      	ldr	r3, [pc, #172]	@ (800394c <xTraceEventCreateData1+0x118>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	6a1b      	ldr	r3, [r3, #32]
 80038a2:	1c5a      	adds	r2, r3, #1
 80038a4:	2314      	movs	r3, #20
 80038a6:	18fb      	adds	r3, r7, r3
 80038a8:	0192      	lsls	r2, r2, #6
 80038aa:	188a      	adds	r2, r1, r2
 80038ac:	601a      	str	r2, [r3, #0]
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	b21a      	sxth	r2, r3
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	3304      	adds	r3, #4
 80038b6:	089b      	lsrs	r3, r3, #2
 80038b8:	b29b      	uxth	r3, r3
 80038ba:	031b      	lsls	r3, r3, #12
 80038bc:	b21b      	sxth	r3, r3
 80038be:	4313      	orrs	r3, r2
 80038c0:	b21a      	sxth	r2, r3
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	b292      	uxth	r2, r2
 80038c6:	801a      	strh	r2, [r3, #0]
 80038c8:	4b1e      	ldr	r3, [pc, #120]	@ (8003944 <xTraceEventCreateData1+0x110>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	697b      	ldr	r3, [r7, #20]
 80038d0:	b292      	uxth	r2, r2
 80038d2:	805a      	strh	r2, [r3, #2]
 80038d4:	4b1e      	ldr	r3, [pc, #120]	@ (8003950 <xTraceEventCreateData1+0x11c>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	021b      	lsls	r3, r3, #8
 80038da:	0a19      	lsrs	r1, r3, #8
 80038dc:	4b1d      	ldr	r3, [pc, #116]	@ (8003954 <xTraceEventCreateData1+0x120>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	699b      	ldr	r3, [r3, #24]
 80038e2:	061a      	lsls	r2, r3, #24
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	188a      	adds	r2, r1, r2
 80038e8:	605a      	str	r2, [r3, #4]
 80038ea:	4b1a      	ldr	r3, [pc, #104]	@ (8003954 <xTraceEventCreateData1+0x120>)
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	4b19      	ldr	r3, [pc, #100]	@ (8003954 <xTraceEventCreateData1+0x120>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	6992      	ldr	r2, [r2, #24]
 80038f4:	60da      	str	r2, [r3, #12]
 80038f6:	697a      	ldr	r2, [r7, #20]
 80038f8:	4b16      	ldr	r3, [pc, #88]	@ (8003954 <xTraceEventCreateData1+0x120>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	6852      	ldr	r2, [r2, #4]
 80038fe:	615a      	str	r2, [r3, #20]

	TRACE_EVENT_ADD_1_DATA(uxParam1, puxData, uxSize);
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	68ba      	ldr	r2, [r7, #8]
 8003904:	609a      	str	r2, [r3, #8]
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	330c      	adds	r3, #12
 800390a:	683a      	ldr	r2, [r7, #0]
 800390c:	6879      	ldr	r1, [r7, #4]
 800390e:	0018      	movs	r0, r3
 8003910:	f002 faf4 	bl	8005efc <memcpy>

	TRACE_EVENT_END(sizeof(TraceEvent1_t) + uxSize);
 8003914:	6979      	ldr	r1, [r7, #20]
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	330c      	adds	r3, #12
 800391a:	001a      	movs	r2, r3
 800391c:	2001      	movs	r0, #1
 800391e:	f7fe ffed 	bl	80028fc <SEGGER_RTT_Write>
 8003922:	0003      	movs	r3, r0
 8003924:	613b      	str	r3, [r7, #16]
 8003926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003928:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800392a:	69bb      	ldr	r3, [r7, #24]
 800392c:	f383 8810 	msr	PRIMASK, r3
}
 8003930:	46c0      	nop			@ (mov r8, r8)

	return TRC_SUCCESS;
 8003932:	2300      	movs	r3, #0
}
 8003934:	0018      	movs	r0, r3
 8003936:	46bd      	mov	sp, r7
 8003938:	b00a      	add	sp, #40	@ 0x28
 800393a:	bd80      	pop	{r7, pc}
 800393c:	20003060 	.word	0x20003060
 8003940:	20003058 	.word	0x20003058
 8003944:	20002264 	.word	0x20002264
 8003948:	20002280 	.word	0x20002280
 800394c:	2000226c 	.word	0x2000226c
 8003950:	e000e018 	.word	0xe000e018
 8003954:	20003068 	.word	0x20003068

08003958 <xTraceEventCreateData2>:
	TraceUnsignedBaseType_t uxParam1,
	TraceUnsignedBaseType_t uxParam2,
	const TraceUnsignedBaseType_t* const puxData,
	TraceUnsignedBaseType_t uxSize
)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b08a      	sub	sp, #40	@ 0x28
 800395c:	af00      	add	r7, sp, #0
 800395e:	60f8      	str	r0, [r7, #12]
 8003960:	60b9      	str	r1, [r7, #8]
 8003962:	607a      	str	r2, [r7, #4]
 8003964:	603b      	str	r3, [r7, #0]
	TraceEvent2_t* pxEventData = (void*)0;
 8003966:	2300      	movs	r3, #0
 8003968:	617b      	str	r3, [r7, #20]
	int32_t iBytesCommitted = 0;
 800396a:	2300      	movs	r3, #0
 800396c:	613b      	str	r3, [r7, #16]

	TRACE_ALLOC_CRITICAL_SECTION();

	/* Align payload size and truncate in case it is too big */
	uxSize = TRC_ALIGN_CEIL(uxSize, sizeof(TraceUnsignedBaseType_t));
 800396e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003970:	3303      	adds	r3, #3
 8003972:	2203      	movs	r2, #3
 8003974:	4393      	bics	r3, r2
 8003976:	633b      	str	r3, [r7, #48]	@ 0x30
	if (sizeof(TraceEvent2_t) + uxSize > TRC_MAX_BLOB_SIZE)
 8003978:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800397a:	3310      	adds	r3, #16
 800397c:	2b40      	cmp	r3, #64	@ 0x40
 800397e:	d901      	bls.n	8003984 <xTraceEventCreateData2+0x2c>
	{
		uxSize = TRC_MAX_BLOB_SIZE - sizeof(TraceEvent2_t);
 8003980:	2330      	movs	r3, #48	@ 0x30
 8003982:	633b      	str	r3, [r7, #48]	@ 0x30
	}

	TRACE_EVENT_BEGIN(sizeof(TraceEvent2_t) + uxSize);
 8003984:	4b38      	ldr	r3, [pc, #224]	@ (8003a68 <xTraceEventCreateData2+0x110>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	2201      	movs	r2, #1
 800398a:	4013      	ands	r3, r2
 800398c:	d004      	beq.n	8003998 <xTraceEventCreateData2+0x40>
 800398e:	4b37      	ldr	r3, [pc, #220]	@ (8003a6c <xTraceEventCreateData2+0x114>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d101      	bne.n	800399c <xTraceEventCreateData2+0x44>
 8003998:	2301      	movs	r3, #1
 800399a:	e060      	b.n	8003a5e <xTraceEventCreateData2+0x106>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800399c:	f3ef 8310 	mrs	r3, PRIMASK
 80039a0:	61fb      	str	r3, [r7, #28]
  return(result);
 80039a2:	69fb      	ldr	r3, [r7, #28]
 80039a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80039a6:	2301      	movs	r3, #1
 80039a8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039aa:	6a3b      	ldr	r3, [r7, #32]
 80039ac:	f383 8810 	msr	PRIMASK, r3
}
 80039b0:	46c0      	nop			@ (mov r8, r8)
 80039b2:	4b2f      	ldr	r3, [pc, #188]	@ (8003a70 <xTraceEventCreateData2+0x118>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	3201      	adds	r2, #1
 80039ba:	601a      	str	r2, [r3, #0]
 80039bc:	4b2d      	ldr	r3, [pc, #180]	@ (8003a74 <xTraceEventCreateData2+0x11c>)
 80039be:	6819      	ldr	r1, [r3, #0]
 80039c0:	4b2d      	ldr	r3, [pc, #180]	@ (8003a78 <xTraceEventCreateData2+0x120>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	6a1b      	ldr	r3, [r3, #32]
 80039c6:	1c5a      	adds	r2, r3, #1
 80039c8:	2314      	movs	r3, #20
 80039ca:	18fb      	adds	r3, r7, r3
 80039cc:	0192      	lsls	r2, r2, #6
 80039ce:	188a      	adds	r2, r1, r2
 80039d0:	601a      	str	r2, [r3, #0]
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	b21a      	sxth	r2, r3
 80039d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039d8:	3308      	adds	r3, #8
 80039da:	089b      	lsrs	r3, r3, #2
 80039dc:	b29b      	uxth	r3, r3
 80039de:	031b      	lsls	r3, r3, #12
 80039e0:	b21b      	sxth	r3, r3
 80039e2:	4313      	orrs	r3, r2
 80039e4:	b21a      	sxth	r2, r3
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	b292      	uxth	r2, r2
 80039ea:	801a      	strh	r2, [r3, #0]
 80039ec:	4b20      	ldr	r3, [pc, #128]	@ (8003a70 <xTraceEventCreateData2+0x118>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	681a      	ldr	r2, [r3, #0]
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	b292      	uxth	r2, r2
 80039f6:	805a      	strh	r2, [r3, #2]
 80039f8:	4b20      	ldr	r3, [pc, #128]	@ (8003a7c <xTraceEventCreateData2+0x124>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	021b      	lsls	r3, r3, #8
 80039fe:	0a19      	lsrs	r1, r3, #8
 8003a00:	4b1f      	ldr	r3, [pc, #124]	@ (8003a80 <xTraceEventCreateData2+0x128>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	699b      	ldr	r3, [r3, #24]
 8003a06:	061a      	lsls	r2, r3, #24
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	188a      	adds	r2, r1, r2
 8003a0c:	605a      	str	r2, [r3, #4]
 8003a0e:	4b1c      	ldr	r3, [pc, #112]	@ (8003a80 <xTraceEventCreateData2+0x128>)
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	4b1b      	ldr	r3, [pc, #108]	@ (8003a80 <xTraceEventCreateData2+0x128>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	6992      	ldr	r2, [r2, #24]
 8003a18:	60da      	str	r2, [r3, #12]
 8003a1a:	697a      	ldr	r2, [r7, #20]
 8003a1c:	4b18      	ldr	r3, [pc, #96]	@ (8003a80 <xTraceEventCreateData2+0x128>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	6852      	ldr	r2, [r2, #4]
 8003a22:	615a      	str	r2, [r3, #20]

	TRACE_EVENT_ADD_2_DATA(uxParam1, uxParam2, puxData, uxSize);
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	68ba      	ldr	r2, [r7, #8]
 8003a28:	609a      	str	r2, [r3, #8]
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	687a      	ldr	r2, [r7, #4]
 8003a2e:	60da      	str	r2, [r3, #12]
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	3310      	adds	r3, #16
 8003a34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a36:	6839      	ldr	r1, [r7, #0]
 8003a38:	0018      	movs	r0, r3
 8003a3a:	f002 fa5f 	bl	8005efc <memcpy>

	TRACE_EVENT_END(sizeof(TraceEvent2_t) + uxSize);
 8003a3e:	6979      	ldr	r1, [r7, #20]
 8003a40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a42:	3310      	adds	r3, #16
 8003a44:	001a      	movs	r2, r3
 8003a46:	2001      	movs	r0, #1
 8003a48:	f7fe ff58 	bl	80028fc <SEGGER_RTT_Write>
 8003a4c:	0003      	movs	r3, r0
 8003a4e:	613b      	str	r3, [r7, #16]
 8003a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a52:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a54:	69bb      	ldr	r3, [r7, #24]
 8003a56:	f383 8810 	msr	PRIMASK, r3
}
 8003a5a:	46c0      	nop			@ (mov r8, r8)

	return TRC_SUCCESS;
 8003a5c:	2300      	movs	r3, #0
}
 8003a5e:	0018      	movs	r0, r3
 8003a60:	46bd      	mov	sp, r7
 8003a62:	b00a      	add	sp, #40	@ 0x28
 8003a64:	bd80      	pop	{r7, pc}
 8003a66:	46c0      	nop			@ (mov r8, r8)
 8003a68:	20003060 	.word	0x20003060
 8003a6c:	20003058 	.word	0x20003058
 8003a70:	20002264 	.word	0x20002264
 8003a74:	20002280 	.word	0x20002280
 8003a78:	2000226c 	.word	0x2000226c
 8003a7c:	e000e018 	.word	0xe000e018
 8003a80:	20003068 	.word	0x20003068

08003a84 <xTraceEventCreateData3>:
	TraceUnsignedBaseType_t uxParam2,
	TraceUnsignedBaseType_t uxParam3,
	const TraceUnsignedBaseType_t* const puxData,
	TraceUnsignedBaseType_t uxSize
)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b08a      	sub	sp, #40	@ 0x28
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	60f8      	str	r0, [r7, #12]
 8003a8c:	60b9      	str	r1, [r7, #8]
 8003a8e:	607a      	str	r2, [r7, #4]
 8003a90:	603b      	str	r3, [r7, #0]
	TraceEvent3_t* pxEventData = (void*)0;
 8003a92:	2300      	movs	r3, #0
 8003a94:	617b      	str	r3, [r7, #20]
	int32_t iBytesCommitted = 0;
 8003a96:	2300      	movs	r3, #0
 8003a98:	613b      	str	r3, [r7, #16]

	TRACE_ALLOC_CRITICAL_SECTION();

	/* Align payload size and truncate in case it is too big */
	uxSize = TRC_ALIGN_CEIL(uxSize, sizeof(TraceUnsignedBaseType_t));
 8003a9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a9c:	3303      	adds	r3, #3
 8003a9e:	2203      	movs	r2, #3
 8003aa0:	4393      	bics	r3, r2
 8003aa2:	637b      	str	r3, [r7, #52]	@ 0x34
	if (sizeof(TraceEvent3_t) + uxSize > TRC_MAX_BLOB_SIZE)
 8003aa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003aa6:	3314      	adds	r3, #20
 8003aa8:	2b40      	cmp	r3, #64	@ 0x40
 8003aaa:	d901      	bls.n	8003ab0 <xTraceEventCreateData3+0x2c>
	{
		uxSize = TRC_MAX_BLOB_SIZE - sizeof(TraceEvent3_t);
 8003aac:	232c      	movs	r3, #44	@ 0x2c
 8003aae:	637b      	str	r3, [r7, #52]	@ 0x34
	}

	TRACE_EVENT_BEGIN(sizeof(TraceEvent3_t) + uxSize);
 8003ab0:	4b39      	ldr	r3, [pc, #228]	@ (8003b98 <xTraceEventCreateData3+0x114>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	4013      	ands	r3, r2
 8003ab8:	d004      	beq.n	8003ac4 <xTraceEventCreateData3+0x40>
 8003aba:	4b38      	ldr	r3, [pc, #224]	@ (8003b9c <xTraceEventCreateData3+0x118>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d101      	bne.n	8003ac8 <xTraceEventCreateData3+0x44>
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	e063      	b.n	8003b90 <xTraceEventCreateData3+0x10c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ac8:	f3ef 8310 	mrs	r3, PRIMASK
 8003acc:	61fb      	str	r3, [r7, #28]
  return(result);
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ad6:	6a3b      	ldr	r3, [r7, #32]
 8003ad8:	f383 8810 	msr	PRIMASK, r3
}
 8003adc:	46c0      	nop			@ (mov r8, r8)
 8003ade:	4b30      	ldr	r3, [pc, #192]	@ (8003ba0 <xTraceEventCreateData3+0x11c>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	3201      	adds	r2, #1
 8003ae6:	601a      	str	r2, [r3, #0]
 8003ae8:	4b2e      	ldr	r3, [pc, #184]	@ (8003ba4 <xTraceEventCreateData3+0x120>)
 8003aea:	6819      	ldr	r1, [r3, #0]
 8003aec:	4b2e      	ldr	r3, [pc, #184]	@ (8003ba8 <xTraceEventCreateData3+0x124>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	6a1b      	ldr	r3, [r3, #32]
 8003af2:	1c5a      	adds	r2, r3, #1
 8003af4:	2314      	movs	r3, #20
 8003af6:	18fb      	adds	r3, r7, r3
 8003af8:	0192      	lsls	r2, r2, #6
 8003afa:	188a      	adds	r2, r1, r2
 8003afc:	601a      	str	r2, [r3, #0]
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	b21a      	sxth	r2, r3
 8003b02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b04:	330c      	adds	r3, #12
 8003b06:	089b      	lsrs	r3, r3, #2
 8003b08:	b29b      	uxth	r3, r3
 8003b0a:	031b      	lsls	r3, r3, #12
 8003b0c:	b21b      	sxth	r3, r3
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	b21a      	sxth	r2, r3
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	b292      	uxth	r2, r2
 8003b16:	801a      	strh	r2, [r3, #0]
 8003b18:	4b21      	ldr	r3, [pc, #132]	@ (8003ba0 <xTraceEventCreateData3+0x11c>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	681a      	ldr	r2, [r3, #0]
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	b292      	uxth	r2, r2
 8003b22:	805a      	strh	r2, [r3, #2]
 8003b24:	4b21      	ldr	r3, [pc, #132]	@ (8003bac <xTraceEventCreateData3+0x128>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	021b      	lsls	r3, r3, #8
 8003b2a:	0a19      	lsrs	r1, r3, #8
 8003b2c:	4b20      	ldr	r3, [pc, #128]	@ (8003bb0 <xTraceEventCreateData3+0x12c>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	699b      	ldr	r3, [r3, #24]
 8003b32:	061a      	lsls	r2, r3, #24
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	188a      	adds	r2, r1, r2
 8003b38:	605a      	str	r2, [r3, #4]
 8003b3a:	4b1d      	ldr	r3, [pc, #116]	@ (8003bb0 <xTraceEventCreateData3+0x12c>)
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	4b1c      	ldr	r3, [pc, #112]	@ (8003bb0 <xTraceEventCreateData3+0x12c>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	6992      	ldr	r2, [r2, #24]
 8003b44:	60da      	str	r2, [r3, #12]
 8003b46:	697a      	ldr	r2, [r7, #20]
 8003b48:	4b19      	ldr	r3, [pc, #100]	@ (8003bb0 <xTraceEventCreateData3+0x12c>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	6852      	ldr	r2, [r2, #4]
 8003b4e:	615a      	str	r2, [r3, #20]

	TRACE_EVENT_ADD_3_DATA(uxParam1, uxParam2, uxParam3, puxData, uxSize);
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	68ba      	ldr	r2, [r7, #8]
 8003b54:	609a      	str	r2, [r3, #8]
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	687a      	ldr	r2, [r7, #4]
 8003b5a:	60da      	str	r2, [r3, #12]
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	683a      	ldr	r2, [r7, #0]
 8003b60:	611a      	str	r2, [r3, #16]
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	3314      	adds	r3, #20
 8003b66:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003b68:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003b6a:	0018      	movs	r0, r3
 8003b6c:	f002 f9c6 	bl	8005efc <memcpy>

	TRACE_EVENT_END(sizeof(TraceEvent3_t) + uxSize);
 8003b70:	6979      	ldr	r1, [r7, #20]
 8003b72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b74:	3314      	adds	r3, #20
 8003b76:	001a      	movs	r2, r3
 8003b78:	2001      	movs	r0, #1
 8003b7a:	f7fe febf 	bl	80028fc <SEGGER_RTT_Write>
 8003b7e:	0003      	movs	r3, r0
 8003b80:	613b      	str	r3, [r7, #16]
 8003b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b84:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b86:	69bb      	ldr	r3, [r7, #24]
 8003b88:	f383 8810 	msr	PRIMASK, r3
}
 8003b8c:	46c0      	nop			@ (mov r8, r8)

	return TRC_SUCCESS;
 8003b8e:	2300      	movs	r3, #0
}
 8003b90:	0018      	movs	r0, r3
 8003b92:	46bd      	mov	sp, r7
 8003b94:	b00a      	add	sp, #40	@ 0x28
 8003b96:	bd80      	pop	{r7, pc}
 8003b98:	20003060 	.word	0x20003060
 8003b9c:	20003058 	.word	0x20003058
 8003ba0:	20002264 	.word	0x20002264
 8003ba4:	20002280 	.word	0x20002280
 8003ba8:	2000226c 	.word	0x2000226c
 8003bac:	e000e018 	.word	0xe000e018
 8003bb0:	20003068 	.word	0x20003068

08003bb4 <xTraceEventCreateData4>:
	TraceUnsignedBaseType_t uxParam3,
	TraceUnsignedBaseType_t uxParam4,
	const TraceUnsignedBaseType_t* const puxData,
	TraceUnsignedBaseType_t uxSize
)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b08a      	sub	sp, #40	@ 0x28
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	60f8      	str	r0, [r7, #12]
 8003bbc:	60b9      	str	r1, [r7, #8]
 8003bbe:	607a      	str	r2, [r7, #4]
 8003bc0:	603b      	str	r3, [r7, #0]
	TraceEvent4_t* pxEventData = (void*)0;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	617b      	str	r3, [r7, #20]
	int32_t iBytesCommitted = 0;
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	613b      	str	r3, [r7, #16]

	TRACE_ALLOC_CRITICAL_SECTION();

	/* Align payload size and truncate in case it is too big */
	uxSize = TRC_ALIGN_CEIL(uxSize, sizeof(TraceUnsignedBaseType_t));
 8003bca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bcc:	3303      	adds	r3, #3
 8003bce:	2203      	movs	r2, #3
 8003bd0:	4393      	bics	r3, r2
 8003bd2:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (sizeof(TraceEvent4_t) + uxSize > TRC_MAX_BLOB_SIZE)
 8003bd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bd6:	3318      	adds	r3, #24
 8003bd8:	2b40      	cmp	r3, #64	@ 0x40
 8003bda:	d901      	bls.n	8003be0 <xTraceEventCreateData4+0x2c>
	{
		uxSize = TRC_MAX_BLOB_SIZE - sizeof(TraceEvent4_t);
 8003bdc:	2328      	movs	r3, #40	@ 0x28
 8003bde:	63bb      	str	r3, [r7, #56]	@ 0x38
	}

	TRACE_EVENT_BEGIN(sizeof(TraceEvent4_t) + uxSize);
 8003be0:	4b3b      	ldr	r3, [pc, #236]	@ (8003cd0 <xTraceEventCreateData4+0x11c>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	2201      	movs	r2, #1
 8003be6:	4013      	ands	r3, r2
 8003be8:	d004      	beq.n	8003bf4 <xTraceEventCreateData4+0x40>
 8003bea:	4b3a      	ldr	r3, [pc, #232]	@ (8003cd4 <xTraceEventCreateData4+0x120>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d101      	bne.n	8003bf8 <xTraceEventCreateData4+0x44>
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	e066      	b.n	8003cc6 <xTraceEventCreateData4+0x112>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bf8:	f3ef 8310 	mrs	r3, PRIMASK
 8003bfc:	61fb      	str	r3, [r7, #28]
  return(result);
 8003bfe:	69fb      	ldr	r3, [r7, #28]
 8003c00:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c02:	2301      	movs	r3, #1
 8003c04:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c06:	6a3b      	ldr	r3, [r7, #32]
 8003c08:	f383 8810 	msr	PRIMASK, r3
}
 8003c0c:	46c0      	nop			@ (mov r8, r8)
 8003c0e:	4b32      	ldr	r3, [pc, #200]	@ (8003cd8 <xTraceEventCreateData4+0x124>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	3201      	adds	r2, #1
 8003c16:	601a      	str	r2, [r3, #0]
 8003c18:	4b30      	ldr	r3, [pc, #192]	@ (8003cdc <xTraceEventCreateData4+0x128>)
 8003c1a:	6819      	ldr	r1, [r3, #0]
 8003c1c:	4b30      	ldr	r3, [pc, #192]	@ (8003ce0 <xTraceEventCreateData4+0x12c>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	6a1b      	ldr	r3, [r3, #32]
 8003c22:	1c5a      	adds	r2, r3, #1
 8003c24:	2314      	movs	r3, #20
 8003c26:	18fb      	adds	r3, r7, r3
 8003c28:	0192      	lsls	r2, r2, #6
 8003c2a:	188a      	adds	r2, r1, r2
 8003c2c:	601a      	str	r2, [r3, #0]
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	b21a      	sxth	r2, r3
 8003c32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c34:	3310      	adds	r3, #16
 8003c36:	089b      	lsrs	r3, r3, #2
 8003c38:	b29b      	uxth	r3, r3
 8003c3a:	031b      	lsls	r3, r3, #12
 8003c3c:	b21b      	sxth	r3, r3
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	b21a      	sxth	r2, r3
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	b292      	uxth	r2, r2
 8003c46:	801a      	strh	r2, [r3, #0]
 8003c48:	4b23      	ldr	r3, [pc, #140]	@ (8003cd8 <xTraceEventCreateData4+0x124>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	697b      	ldr	r3, [r7, #20]
 8003c50:	b292      	uxth	r2, r2
 8003c52:	805a      	strh	r2, [r3, #2]
 8003c54:	4b23      	ldr	r3, [pc, #140]	@ (8003ce4 <xTraceEventCreateData4+0x130>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	021b      	lsls	r3, r3, #8
 8003c5a:	0a19      	lsrs	r1, r3, #8
 8003c5c:	4b22      	ldr	r3, [pc, #136]	@ (8003ce8 <xTraceEventCreateData4+0x134>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	699b      	ldr	r3, [r3, #24]
 8003c62:	061a      	lsls	r2, r3, #24
 8003c64:	697b      	ldr	r3, [r7, #20]
 8003c66:	188a      	adds	r2, r1, r2
 8003c68:	605a      	str	r2, [r3, #4]
 8003c6a:	4b1f      	ldr	r3, [pc, #124]	@ (8003ce8 <xTraceEventCreateData4+0x134>)
 8003c6c:	681a      	ldr	r2, [r3, #0]
 8003c6e:	4b1e      	ldr	r3, [pc, #120]	@ (8003ce8 <xTraceEventCreateData4+0x134>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	6992      	ldr	r2, [r2, #24]
 8003c74:	60da      	str	r2, [r3, #12]
 8003c76:	697a      	ldr	r2, [r7, #20]
 8003c78:	4b1b      	ldr	r3, [pc, #108]	@ (8003ce8 <xTraceEventCreateData4+0x134>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	6852      	ldr	r2, [r2, #4]
 8003c7e:	615a      	str	r2, [r3, #20]

	TRACE_EVENT_ADD_4_DATA(uxParam1, uxParam2, uxParam3, uxParam4, puxData, uxSize);
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	68ba      	ldr	r2, [r7, #8]
 8003c84:	609a      	str	r2, [r3, #8]
 8003c86:	697b      	ldr	r3, [r7, #20]
 8003c88:	687a      	ldr	r2, [r7, #4]
 8003c8a:	60da      	str	r2, [r3, #12]
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	683a      	ldr	r2, [r7, #0]
 8003c90:	611a      	str	r2, [r3, #16]
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c96:	615a      	str	r2, [r3, #20]
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	3318      	adds	r3, #24
 8003c9c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003c9e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003ca0:	0018      	movs	r0, r3
 8003ca2:	f002 f92b 	bl	8005efc <memcpy>

	TRACE_EVENT_END(sizeof(TraceEvent4_t) + uxSize);
 8003ca6:	6979      	ldr	r1, [r7, #20]
 8003ca8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003caa:	3318      	adds	r3, #24
 8003cac:	001a      	movs	r2, r3
 8003cae:	2001      	movs	r0, #1
 8003cb0:	f7fe fe24 	bl	80028fc <SEGGER_RTT_Write>
 8003cb4:	0003      	movs	r3, r0
 8003cb6:	613b      	str	r3, [r7, #16]
 8003cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cba:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cbc:	69bb      	ldr	r3, [r7, #24]
 8003cbe:	f383 8810 	msr	PRIMASK, r3
}
 8003cc2:	46c0      	nop			@ (mov r8, r8)

	return TRC_SUCCESS;
 8003cc4:	2300      	movs	r3, #0
}
 8003cc6:	0018      	movs	r0, r3
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	b00a      	add	sp, #40	@ 0x28
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	46c0      	nop			@ (mov r8, r8)
 8003cd0:	20003060 	.word	0x20003060
 8003cd4:	20003058 	.word	0x20003058
 8003cd8:	20002264 	.word	0x20002264
 8003cdc:	20002280 	.word	0x20002280
 8003ce0:	2000226c 	.word	0x2000226c
 8003ce4:	e000e018 	.word	0xe000e018
 8003ce8:	20003068 	.word	0x20003068

08003cec <xTraceEventCreateData5>:
	TraceUnsignedBaseType_t uxParam4,
	TraceUnsignedBaseType_t uxParam5,
	const TraceUnsignedBaseType_t* const puxData,
	TraceUnsignedBaseType_t uxSize
)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b08a      	sub	sp, #40	@ 0x28
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	60f8      	str	r0, [r7, #12]
 8003cf4:	60b9      	str	r1, [r7, #8]
 8003cf6:	607a      	str	r2, [r7, #4]
 8003cf8:	603b      	str	r3, [r7, #0]
	TraceEvent5_t* pxEventData = (void*)0;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	617b      	str	r3, [r7, #20]
	int32_t iBytesCommitted = 0;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	613b      	str	r3, [r7, #16]

	TRACE_ALLOC_CRITICAL_SECTION();

	/* Align payload size and truncate in case it is too big */
	uxSize = TRC_ALIGN_CEIL(uxSize, sizeof(TraceUnsignedBaseType_t));
 8003d02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d04:	3303      	adds	r3, #3
 8003d06:	2203      	movs	r2, #3
 8003d08:	4393      	bics	r3, r2
 8003d0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (sizeof(TraceEvent5_t) + uxSize > TRC_MAX_BLOB_SIZE)
 8003d0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d0e:	331c      	adds	r3, #28
 8003d10:	2b40      	cmp	r3, #64	@ 0x40
 8003d12:	d901      	bls.n	8003d18 <xTraceEventCreateData5+0x2c>
	{
		uxSize = TRC_MAX_BLOB_SIZE - sizeof(TraceEvent5_t);
 8003d14:	2324      	movs	r3, #36	@ 0x24
 8003d16:	63fb      	str	r3, [r7, #60]	@ 0x3c
	}

	TRACE_EVENT_BEGIN(sizeof(TraceEvent5_t) + uxSize);
 8003d18:	4b3c      	ldr	r3, [pc, #240]	@ (8003e0c <xTraceEventCreateData5+0x120>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	2201      	movs	r2, #1
 8003d1e:	4013      	ands	r3, r2
 8003d20:	d004      	beq.n	8003d2c <xTraceEventCreateData5+0x40>
 8003d22:	4b3b      	ldr	r3, [pc, #236]	@ (8003e10 <xTraceEventCreateData5+0x124>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d101      	bne.n	8003d30 <xTraceEventCreateData5+0x44>
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	e069      	b.n	8003e04 <xTraceEventCreateData5+0x118>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d30:	f3ef 8310 	mrs	r3, PRIMASK
 8003d34:	61fb      	str	r3, [r7, #28]
  return(result);
 8003d36:	69fb      	ldr	r3, [r7, #28]
 8003d38:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d3e:	6a3b      	ldr	r3, [r7, #32]
 8003d40:	f383 8810 	msr	PRIMASK, r3
}
 8003d44:	46c0      	nop			@ (mov r8, r8)
 8003d46:	4b33      	ldr	r3, [pc, #204]	@ (8003e14 <xTraceEventCreateData5+0x128>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	681a      	ldr	r2, [r3, #0]
 8003d4c:	3201      	adds	r2, #1
 8003d4e:	601a      	str	r2, [r3, #0]
 8003d50:	4b31      	ldr	r3, [pc, #196]	@ (8003e18 <xTraceEventCreateData5+0x12c>)
 8003d52:	6819      	ldr	r1, [r3, #0]
 8003d54:	4b31      	ldr	r3, [pc, #196]	@ (8003e1c <xTraceEventCreateData5+0x130>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	6a1b      	ldr	r3, [r3, #32]
 8003d5a:	1c5a      	adds	r2, r3, #1
 8003d5c:	2314      	movs	r3, #20
 8003d5e:	18fb      	adds	r3, r7, r3
 8003d60:	0192      	lsls	r2, r2, #6
 8003d62:	188a      	adds	r2, r1, r2
 8003d64:	601a      	str	r2, [r3, #0]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	b21a      	sxth	r2, r3
 8003d6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d6c:	3314      	adds	r3, #20
 8003d6e:	089b      	lsrs	r3, r3, #2
 8003d70:	b29b      	uxth	r3, r3
 8003d72:	031b      	lsls	r3, r3, #12
 8003d74:	b21b      	sxth	r3, r3
 8003d76:	4313      	orrs	r3, r2
 8003d78:	b21a      	sxth	r2, r3
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	b292      	uxth	r2, r2
 8003d7e:	801a      	strh	r2, [r3, #0]
 8003d80:	4b24      	ldr	r3, [pc, #144]	@ (8003e14 <xTraceEventCreateData5+0x128>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	681a      	ldr	r2, [r3, #0]
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	b292      	uxth	r2, r2
 8003d8a:	805a      	strh	r2, [r3, #2]
 8003d8c:	4b24      	ldr	r3, [pc, #144]	@ (8003e20 <xTraceEventCreateData5+0x134>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	021b      	lsls	r3, r3, #8
 8003d92:	0a19      	lsrs	r1, r3, #8
 8003d94:	4b23      	ldr	r3, [pc, #140]	@ (8003e24 <xTraceEventCreateData5+0x138>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	699b      	ldr	r3, [r3, #24]
 8003d9a:	061a      	lsls	r2, r3, #24
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	188a      	adds	r2, r1, r2
 8003da0:	605a      	str	r2, [r3, #4]
 8003da2:	4b20      	ldr	r3, [pc, #128]	@ (8003e24 <xTraceEventCreateData5+0x138>)
 8003da4:	681a      	ldr	r2, [r3, #0]
 8003da6:	4b1f      	ldr	r3, [pc, #124]	@ (8003e24 <xTraceEventCreateData5+0x138>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	6992      	ldr	r2, [r2, #24]
 8003dac:	60da      	str	r2, [r3, #12]
 8003dae:	697a      	ldr	r2, [r7, #20]
 8003db0:	4b1c      	ldr	r3, [pc, #112]	@ (8003e24 <xTraceEventCreateData5+0x138>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	6852      	ldr	r2, [r2, #4]
 8003db6:	615a      	str	r2, [r3, #20]

	TRACE_EVENT_ADD_5_DATA(uxParam1, uxParam2, uxParam3, uxParam4, uxParam5, puxData, uxSize);
 8003db8:	697b      	ldr	r3, [r7, #20]
 8003dba:	68ba      	ldr	r2, [r7, #8]
 8003dbc:	609a      	str	r2, [r3, #8]
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	687a      	ldr	r2, [r7, #4]
 8003dc2:	60da      	str	r2, [r3, #12]
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	683a      	ldr	r2, [r7, #0]
 8003dc8:	611a      	str	r2, [r3, #16]
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003dce:	615a      	str	r2, [r3, #20]
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003dd4:	619a      	str	r2, [r3, #24]
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	331c      	adds	r3, #28
 8003dda:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003ddc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003dde:	0018      	movs	r0, r3
 8003de0:	f002 f88c 	bl	8005efc <memcpy>

	TRACE_EVENT_END(sizeof(TraceEvent5_t) + uxSize);
 8003de4:	6979      	ldr	r1, [r7, #20]
 8003de6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003de8:	331c      	adds	r3, #28
 8003dea:	001a      	movs	r2, r3
 8003dec:	2001      	movs	r0, #1
 8003dee:	f7fe fd85 	bl	80028fc <SEGGER_RTT_Write>
 8003df2:	0003      	movs	r3, r0
 8003df4:	613b      	str	r3, [r7, #16]
 8003df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003df8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dfa:	69bb      	ldr	r3, [r7, #24]
 8003dfc:	f383 8810 	msr	PRIMASK, r3
}
 8003e00:	46c0      	nop			@ (mov r8, r8)

	return TRC_SUCCESS;
 8003e02:	2300      	movs	r3, #0
}
 8003e04:	0018      	movs	r0, r3
 8003e06:	46bd      	mov	sp, r7
 8003e08:	b00a      	add	sp, #40	@ 0x28
 8003e0a:	bd80      	pop	{r7, pc}
 8003e0c:	20003060 	.word	0x20003060
 8003e10:	20003058 	.word	0x20003058
 8003e14:	20002264 	.word	0x20002264
 8003e18:	20002280 	.word	0x20002280
 8003e1c:	2000226c 	.word	0x2000226c
 8003e20:	e000e018 	.word	0xe000e018
 8003e24:	20003068 	.word	0x20003068

08003e28 <xTraceEventCreateData6>:
	TraceUnsignedBaseType_t uxParam5,
	TraceUnsignedBaseType_t uxParam6,
	const TraceUnsignedBaseType_t* const puxData,
	TraceUnsignedBaseType_t uxSize
)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b08a      	sub	sp, #40	@ 0x28
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	60f8      	str	r0, [r7, #12]
 8003e30:	60b9      	str	r1, [r7, #8]
 8003e32:	607a      	str	r2, [r7, #4]
 8003e34:	603b      	str	r3, [r7, #0]
	TraceEvent6_t* pxEventData = (void*)0;
 8003e36:	2300      	movs	r3, #0
 8003e38:	617b      	str	r3, [r7, #20]
	int32_t iBytesCommitted = 0;
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	613b      	str	r3, [r7, #16]

	TRACE_ALLOC_CRITICAL_SECTION();

	/* Align payload size and truncate in case it is too big */
	uxSize = TRC_ALIGN_CEIL(uxSize, sizeof(TraceUnsignedBaseType_t));
 8003e3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e40:	3303      	adds	r3, #3
 8003e42:	2203      	movs	r2, #3
 8003e44:	4393      	bics	r3, r2
 8003e46:	643b      	str	r3, [r7, #64]	@ 0x40
	if (sizeof(TraceEvent6_t) + uxSize > TRC_MAX_BLOB_SIZE)
 8003e48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e4a:	3320      	adds	r3, #32
 8003e4c:	2b40      	cmp	r3, #64	@ 0x40
 8003e4e:	d901      	bls.n	8003e54 <xTraceEventCreateData6+0x2c>
	{
		uxSize = TRC_MAX_BLOB_SIZE - sizeof(TraceEvent6_t);
 8003e50:	2320      	movs	r3, #32
 8003e52:	643b      	str	r3, [r7, #64]	@ 0x40
	}

	TRACE_EVENT_BEGIN(sizeof(TraceEvent6_t) + uxSize);
 8003e54:	4b3e      	ldr	r3, [pc, #248]	@ (8003f50 <xTraceEventCreateData6+0x128>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	2201      	movs	r2, #1
 8003e5a:	4013      	ands	r3, r2
 8003e5c:	d004      	beq.n	8003e68 <xTraceEventCreateData6+0x40>
 8003e5e:	4b3d      	ldr	r3, [pc, #244]	@ (8003f54 <xTraceEventCreateData6+0x12c>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d101      	bne.n	8003e6c <xTraceEventCreateData6+0x44>
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e06c      	b.n	8003f46 <xTraceEventCreateData6+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e6c:	f3ef 8310 	mrs	r3, PRIMASK
 8003e70:	61fb      	str	r3, [r7, #28]
  return(result);
 8003e72:	69fb      	ldr	r3, [r7, #28]
 8003e74:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e76:	2301      	movs	r3, #1
 8003e78:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e7a:	6a3b      	ldr	r3, [r7, #32]
 8003e7c:	f383 8810 	msr	PRIMASK, r3
}
 8003e80:	46c0      	nop			@ (mov r8, r8)
 8003e82:	4b35      	ldr	r3, [pc, #212]	@ (8003f58 <xTraceEventCreateData6+0x130>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	3201      	adds	r2, #1
 8003e8a:	601a      	str	r2, [r3, #0]
 8003e8c:	4b33      	ldr	r3, [pc, #204]	@ (8003f5c <xTraceEventCreateData6+0x134>)
 8003e8e:	6819      	ldr	r1, [r3, #0]
 8003e90:	4b33      	ldr	r3, [pc, #204]	@ (8003f60 <xTraceEventCreateData6+0x138>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	6a1b      	ldr	r3, [r3, #32]
 8003e96:	1c5a      	adds	r2, r3, #1
 8003e98:	2314      	movs	r3, #20
 8003e9a:	18fb      	adds	r3, r7, r3
 8003e9c:	0192      	lsls	r2, r2, #6
 8003e9e:	188a      	adds	r2, r1, r2
 8003ea0:	601a      	str	r2, [r3, #0]
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	b21a      	sxth	r2, r3
 8003ea6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ea8:	3318      	adds	r3, #24
 8003eaa:	089b      	lsrs	r3, r3, #2
 8003eac:	b29b      	uxth	r3, r3
 8003eae:	031b      	lsls	r3, r3, #12
 8003eb0:	b21b      	sxth	r3, r3
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	b21a      	sxth	r2, r3
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	b292      	uxth	r2, r2
 8003eba:	801a      	strh	r2, [r3, #0]
 8003ebc:	4b26      	ldr	r3, [pc, #152]	@ (8003f58 <xTraceEventCreateData6+0x130>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	b292      	uxth	r2, r2
 8003ec6:	805a      	strh	r2, [r3, #2]
 8003ec8:	4b26      	ldr	r3, [pc, #152]	@ (8003f64 <xTraceEventCreateData6+0x13c>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	021b      	lsls	r3, r3, #8
 8003ece:	0a19      	lsrs	r1, r3, #8
 8003ed0:	4b25      	ldr	r3, [pc, #148]	@ (8003f68 <xTraceEventCreateData6+0x140>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	699b      	ldr	r3, [r3, #24]
 8003ed6:	061a      	lsls	r2, r3, #24
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	188a      	adds	r2, r1, r2
 8003edc:	605a      	str	r2, [r3, #4]
 8003ede:	4b22      	ldr	r3, [pc, #136]	@ (8003f68 <xTraceEventCreateData6+0x140>)
 8003ee0:	681a      	ldr	r2, [r3, #0]
 8003ee2:	4b21      	ldr	r3, [pc, #132]	@ (8003f68 <xTraceEventCreateData6+0x140>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	6992      	ldr	r2, [r2, #24]
 8003ee8:	60da      	str	r2, [r3, #12]
 8003eea:	697a      	ldr	r2, [r7, #20]
 8003eec:	4b1e      	ldr	r3, [pc, #120]	@ (8003f68 <xTraceEventCreateData6+0x140>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	6852      	ldr	r2, [r2, #4]
 8003ef2:	615a      	str	r2, [r3, #20]

	TRACE_EVENT_ADD_6_DATA(uxParam1, uxParam2, uxParam3, uxParam4, uxParam5, uxParam6, puxData, uxSize);
 8003ef4:	697b      	ldr	r3, [r7, #20]
 8003ef6:	68ba      	ldr	r2, [r7, #8]
 8003ef8:	609a      	str	r2, [r3, #8]
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	687a      	ldr	r2, [r7, #4]
 8003efe:	60da      	str	r2, [r3, #12]
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	683a      	ldr	r2, [r7, #0]
 8003f04:	611a      	str	r2, [r3, #16]
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f0a:	615a      	str	r2, [r3, #20]
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003f10:	619a      	str	r2, [r3, #24]
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003f16:	61da      	str	r2, [r3, #28]
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	3320      	adds	r3, #32
 8003f1c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003f1e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003f20:	0018      	movs	r0, r3
 8003f22:	f001 ffeb 	bl	8005efc <memcpy>

	TRACE_EVENT_END(sizeof(TraceEvent6_t) + uxSize);
 8003f26:	6979      	ldr	r1, [r7, #20]
 8003f28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f2a:	3320      	adds	r3, #32
 8003f2c:	001a      	movs	r2, r3
 8003f2e:	2001      	movs	r0, #1
 8003f30:	f7fe fce4 	bl	80028fc <SEGGER_RTT_Write>
 8003f34:	0003      	movs	r3, r0
 8003f36:	613b      	str	r3, [r7, #16]
 8003f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f3a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f3c:	69bb      	ldr	r3, [r7, #24]
 8003f3e:	f383 8810 	msr	PRIMASK, r3
}
 8003f42:	46c0      	nop			@ (mov r8, r8)

	return TRC_SUCCESS;
 8003f44:	2300      	movs	r3, #0
}
 8003f46:	0018      	movs	r0, r3
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	b00a      	add	sp, #40	@ 0x28
 8003f4c:	bd80      	pop	{r7, pc}
 8003f4e:	46c0      	nop			@ (mov r8, r8)
 8003f50:	20003060 	.word	0x20003060
 8003f54:	20003058 	.word	0x20003058
 8003f58:	20002264 	.word	0x20002264
 8003f5c:	20002280 	.word	0x20002280
 8003f60:	2000226c 	.word	0x2000226c
 8003f64:	e000e018 	.word	0xe000e018
 8003f68:	20003068 	.word	0x20003068

08003f6c <xTraceExtensionInitialize>:
		)

static TraceExtensionData_t *pxExtensionData TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceExtensionInitialize(TraceExtensionData_t* const pxBuffer)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b082      	sub	sp, #8
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
	/* This should never fail */
	TRC_ASSERT(pxBuffer != (void*)0);
	
	pxExtensionData = pxBuffer;
 8003f74:	4b09      	ldr	r3, [pc, #36]	@ (8003f9c <xTraceExtensionInitialize+0x30>)
 8003f76:	687a      	ldr	r2, [r7, #4]
 8003f78:	601a      	str	r2, [r3, #0]
	
	pxExtensionData->uxNextFreeExtensionEventId = TRC_EXTENSION_BASE_EVENT_ID;
 8003f7a:	4b08      	ldr	r3, [pc, #32]	@ (8003f9c <xTraceExtensionInitialize+0x30>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	22fd      	movs	r2, #253	@ 0xfd
 8003f80:	601a      	str	r2, [r3, #0]
	
	xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_EXTENSION);
 8003f82:	4b07      	ldr	r3, [pc, #28]	@ (8003fa0 <xTraceExtensionInitialize+0x34>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	2280      	movs	r2, #128	@ 0x80
 8003f88:	0052      	lsls	r2, r2, #1
 8003f8a:	431a      	orrs	r2, r3
 8003f8c:	4b04      	ldr	r3, [pc, #16]	@ (8003fa0 <xTraceExtensionInitialize+0x34>)
 8003f8e:	601a      	str	r2, [r3, #0]
	
	return TRC_SUCCESS;
 8003f90:	2300      	movs	r3, #0
}
 8003f92:	0018      	movs	r0, r3
 8003f94:	46bd      	mov	sp, r7
 8003f96:	b002      	add	sp, #8
 8003f98:	bd80      	pop	{r7, pc}
 8003f9a:	46c0      	nop			@ (mov r8, r8)
 8003f9c:	20002268 	.word	0x20002268
 8003fa0:	20003060 	.word	0x20003060

08003fa4 <xTraceHeapCreate>:

#if (TRC_USE_TRACEALYZER_RECORDER == 1) && (TRC_CFG_RECORDER_MODE == TRC_RECORDER_MODE_STREAMING) && (TRC_USE_HEAPS == 1)

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
traceResult xTraceHeapCreate(const char *szName, TraceUnsignedBaseType_t uxCurrent, TraceUnsignedBaseType_t uxHighWaterMark, TraceUnsignedBaseType_t uxMax, TraceHeapHandle_t *pxHeapHandle)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b08c      	sub	sp, #48	@ 0x30
 8003fa8:	af04      	add	r7, sp, #16
 8003faa:	60f8      	str	r0, [r7, #12]
 8003fac:	60b9      	str	r1, [r7, #8]
 8003fae:	607a      	str	r2, [r7, #4]
 8003fb0:	603b      	str	r3, [r7, #0]
	TraceUnsignedBaseType_t uxStates[3];

	uxStates[TRC_HEAP_STATE_INDEX_CURRENT] = uxCurrent;
 8003fb2:	2114      	movs	r1, #20
 8003fb4:	187b      	adds	r3, r7, r1
 8003fb6:	68ba      	ldr	r2, [r7, #8]
 8003fb8:	601a      	str	r2, [r3, #0]
	uxStates[TRC_HEAP_STATE_INDEX_HIGHWATERMARK] = uxHighWaterMark;
 8003fba:	187b      	adds	r3, r7, r1
 8003fbc:	687a      	ldr	r2, [r7, #4]
 8003fbe:	605a      	str	r2, [r3, #4]
	uxStates[TRC_HEAP_STATE_INDEX_MAX] = uxMax;
 8003fc0:	187b      	adds	r3, r7, r1
 8003fc2:	683a      	ldr	r2, [r7, #0]
 8003fc4:	609a      	str	r2, [r3, #8]

	return xTraceObjectRegisterInternal(PSF_EVENT_HEAP_CREATE, (void*)0, szName, 3u, uxStates, TRC_ENTRY_OPTION_HEAP, (TraceObjectHandle_t*)pxHeapHandle);
 8003fc6:	68fa      	ldr	r2, [r7, #12]
 8003fc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fca:	9302      	str	r3, [sp, #8]
 8003fcc:	2380      	movs	r3, #128	@ 0x80
 8003fce:	061b      	lsls	r3, r3, #24
 8003fd0:	9301      	str	r3, [sp, #4]
 8003fd2:	187b      	adds	r3, r7, r1
 8003fd4:	9300      	str	r3, [sp, #0]
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	2100      	movs	r1, #0
 8003fda:	20f2      	movs	r0, #242	@ 0xf2
 8003fdc:	f000 f8f6 	bl	80041cc <xTraceObjectRegisterInternal>
 8003fe0:	0003      	movs	r3, r0
}
 8003fe2:	0018      	movs	r0, r3
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	b008      	add	sp, #32
 8003fe8:	bd80      	pop	{r7, pc}

08003fea <xTraceHeapAlloc>:

traceResult xTraceHeapAlloc(TraceHeapHandle_t xHeapHandle, void *pvAddress, TraceUnsignedBaseType_t uxSize)
{
 8003fea:	b580      	push	{r7, lr}
 8003fec:	b086      	sub	sp, #24
 8003fee:	af00      	add	r7, sp, #0
 8003ff0:	60f8      	str	r0, [r7, #12]
 8003ff2:	60b9      	str	r1, [r7, #8]
 8003ff4:	607a      	str	r2, [r7, #4]
	TraceUnsignedBaseType_t uxCurrent, uxHighWaterMark;
	
	if (xHeapHandle == 0)
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d101      	bne.n	8004000 <xTraceHeapAlloc+0x16>
	{
		/* This can happen */
		return TRC_FAIL;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	e024      	b.n	800404a <xTraceHeapAlloc+0x60>
	}

	/* If the address is null we assume this was a failed alloc attempt */
	if (pvAddress != (void*)0)
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d015      	beq.n	8004032 <xTraceHeapAlloc+0x48>
	{
		/* This should never fail */
		TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntryGetState(xHeapHandle, TRC_HEAP_STATE_INDEX_CURRENT, &uxCurrent) == TRC_SUCCESS);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	617b      	str	r3, [r7, #20]

		/* This should never fail */
		TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntryGetState(xHeapHandle, TRC_HEAP_STATE_INDEX_HIGHWATERMARK, &uxHighWaterMark) == TRC_SUCCESS);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	689b      	ldr	r3, [r3, #8]
 8004010:	613b      	str	r3, [r7, #16]

		uxCurrent += uxSize;
 8004012:	697a      	ldr	r2, [r7, #20]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	18d3      	adds	r3, r2, r3
 8004018:	617b      	str	r3, [r7, #20]

		if (uxCurrent > uxHighWaterMark)
 800401a:	697a      	ldr	r2, [r7, #20]
 800401c:	693b      	ldr	r3, [r7, #16]
 800401e:	429a      	cmp	r2, r3
 8004020:	d904      	bls.n	800402c <xTraceHeapAlloc+0x42>
		{
			uxHighWaterMark = uxCurrent;
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	613b      	str	r3, [r7, #16]
			/* This should never fail */
			TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntrySetState(xHeapHandle, TRC_HEAP_STATE_INDEX_HIGHWATERMARK, uxHighWaterMark) == TRC_SUCCESS);
 8004026:	693a      	ldr	r2, [r7, #16]
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	609a      	str	r2, [r3, #8]
		}

		/* This should never fail */
		TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntrySetState(xHeapHandle, TRC_HEAP_STATE_INDEX_CURRENT, uxCurrent) == TRC_SUCCESS);
 800402c:	697a      	ldr	r2, [r7, #20]
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	605a      	str	r2, [r3, #4]
	}

	(void)xTraceEventCreate2((pvAddress != (void*)0) ? PSF_EVENT_MALLOC : PSF_EVENT_MALLOC_FAILED, (TraceUnsignedBaseType_t)pvAddress, uxSize);  /*cstat !MISRAC2004-11.3 !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6 Suppress conversion from pointer to integer check*/
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d001      	beq.n	800403c <xTraceHeapAlloc+0x52>
 8004038:	2338      	movs	r3, #56	@ 0x38
 800403a:	e000      	b.n	800403e <xTraceHeapAlloc+0x54>
 800403c:	23e9      	movs	r3, #233	@ 0xe9
 800403e:	68b9      	ldr	r1, [r7, #8]
 8004040:	687a      	ldr	r2, [r7, #4]
 8004042:	0018      	movs	r0, r3
 8004044:	f7ff f9ac 	bl	80033a0 <xTraceEventCreate2>

	return TRC_SUCCESS;
 8004048:	2300      	movs	r3, #0
}
 800404a:	0018      	movs	r0, r3
 800404c:	46bd      	mov	sp, r7
 800404e:	b006      	add	sp, #24
 8004050:	bd80      	pop	{r7, pc}
	...

08004054 <xTraceISRInitialize>:
#if (TRC_USE_TRACEALYZER_RECORDER == 1) && (TRC_CFG_RECORDER_MODE == TRC_RECORDER_MODE_STREAMING)

TraceISRData_t* pxTraceISRData TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceISRInitialize(TraceISRData_t *pxBuffer)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b086      	sub	sp, #24
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
	uint32_t uiStackIndex;

	/* This should never fail */
	TRC_ASSERT(pxBuffer != (void*)0);

	pxTraceISRData = pxBuffer;
 800405c:	4b1a      	ldr	r3, [pc, #104]	@ (80040c8 <xTraceISRInitialize+0x74>)
 800405e:	687a      	ldr	r2, [r7, #4]
 8004060:	601a      	str	r2, [r3, #0]

	for (uiCoreIndex = 0u; uiCoreIndex < (uint32_t)(TRC_CFG_CORE_COUNT); uiCoreIndex++)
 8004062:	2300      	movs	r3, #0
 8004064:	617b      	str	r3, [r7, #20]
 8004066:	e020      	b.n	80040aa <xTraceISRInitialize+0x56>
	{
		TraceISRCoreData_t* pxCoreData = &pxTraceISRData->cores[uiCoreIndex];
 8004068:	4b17      	ldr	r3, [pc, #92]	@ (80040c8 <xTraceISRInitialize+0x74>)
 800406a:	6819      	ldr	r1, [r3, #0]
 800406c:	697a      	ldr	r2, [r7, #20]
 800406e:	0013      	movs	r3, r2
 8004070:	009b      	lsls	r3, r3, #2
 8004072:	189b      	adds	r3, r3, r2
 8004074:	00db      	lsls	r3, r3, #3
 8004076:	18cb      	adds	r3, r1, r3
 8004078:	60fb      	str	r3, [r7, #12]

		/* Initialize ISR stack */
		for (uiStackIndex = 0u; uiStackIndex < (uint32_t)(TRC_CFG_MAX_ISR_NESTING); uiStackIndex++)
 800407a:	2300      	movs	r3, #0
 800407c:	613b      	str	r3, [r7, #16]
 800407e:	e007      	b.n	8004090 <xTraceISRInitialize+0x3c>
		{
			pxCoreData->handleStack[uiStackIndex] = 0;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	693a      	ldr	r2, [r7, #16]
 8004084:	0092      	lsls	r2, r2, #2
 8004086:	2100      	movs	r1, #0
 8004088:	50d1      	str	r1, [r2, r3]
		for (uiStackIndex = 0u; uiStackIndex < (uint32_t)(TRC_CFG_MAX_ISR_NESTING); uiStackIndex++)
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	3301      	adds	r3, #1
 800408e:	613b      	str	r3, [r7, #16]
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	2b07      	cmp	r3, #7
 8004094:	d9f4      	bls.n	8004080 <xTraceISRInitialize+0x2c>
		}
		
		pxCoreData->stackIndex = -1;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2201      	movs	r2, #1
 800409a:	4252      	negs	r2, r2
 800409c:	621a      	str	r2, [r3, #32]
		pxCoreData->isPendingContextSwitch = 0u;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2200      	movs	r2, #0
 80040a2:	625a      	str	r2, [r3, #36]	@ 0x24
	for (uiCoreIndex = 0u; uiCoreIndex < (uint32_t)(TRC_CFG_CORE_COUNT); uiCoreIndex++)
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	3301      	adds	r3, #1
 80040a8:	617b      	str	r3, [r7, #20]
 80040aa:	697b      	ldr	r3, [r7, #20]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d0db      	beq.n	8004068 <xTraceISRInitialize+0x14>
	}
	
	xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_ISR);
 80040b0:	4b06      	ldr	r3, [pc, #24]	@ (80040cc <xTraceISRInitialize+0x78>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	2280      	movs	r2, #128	@ 0x80
 80040b6:	0152      	lsls	r2, r2, #5
 80040b8:	431a      	orrs	r2, r3
 80040ba:	4b04      	ldr	r3, [pc, #16]	@ (80040cc <xTraceISRInitialize+0x78>)
 80040bc:	601a      	str	r2, [r3, #0]

	return TRC_SUCCESS;
 80040be:	2300      	movs	r3, #0
}
 80040c0:	0018      	movs	r0, r3
 80040c2:	46bd      	mov	sp, r7
 80040c4:	b006      	add	sp, #24
 80040c6:	bd80      	pop	{r7, pc}
 80040c8:	2000226c 	.word	0x2000226c
 80040cc:	20003060 	.word	0x20003060

080040d0 <xTraceKernelPortGetUnusedStack>:
#endif

#if defined(TRC_CFG_ENABLE_STACK_MONITOR) && (TRC_CFG_ENABLE_STACK_MONITOR == 1) && (TRC_CFG_SCHEDULING_ONLY == 0)

traceResult xTraceKernelPortGetUnusedStack(void* pvTask, TraceUnsignedBaseType_t* puxUnusedStack)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b082      	sub	sp, #8
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	6039      	str	r1, [r7, #0]
	*puxUnusedStack = uxTaskGetStackHighWaterMark(pvTask);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	0018      	movs	r0, r3
 80040de:	f7fd fcfd 	bl	8001adc <uxTaskGetStackHighWaterMark>
 80040e2:	0002      	movs	r2, r0
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	601a      	str	r2, [r3, #0]

	return TRC_SUCCESS;
 80040e8:	2300      	movs	r3, #0
}
 80040ea:	0018      	movs	r0, r3
 80040ec:	46bd      	mov	sp, r7
 80040ee:	b002      	add	sp, #8
 80040f0:	bd80      	pop	{r7, pc}
	...

080040f4 <xTraceKernelPortInitialize>:
static TraceKernelPortData_t* pxKernelPortData TRC_CFG_RECORDER_DATA_ATTRIBUTE;

#define TRC_PORT_MALLOC(size) pvPortMalloc(size)

traceResult xTraceKernelPortInitialize(TraceKernelPortDataBuffer_t* pxBuffer)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b082      	sub	sp, #8
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
	TRC_ASSERT_EQUAL_SIZE(TraceKernelPortDataBuffer_t, TraceKernelPortData_t);
	
	if (pxBuffer == 0)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d101      	bne.n	8004106 <xTraceKernelPortInitialize+0x12>
	{
		return TRC_FAIL;
 8004102:	2301      	movs	r3, #1
 8004104:	e00b      	b.n	800411e <xTraceKernelPortInitialize+0x2a>
	}
	
	pxKernelPortData = (TraceKernelPortData_t*)pxBuffer;
 8004106:	4b08      	ldr	r3, [pc, #32]	@ (8004128 <xTraceKernelPortInitialize+0x34>)
 8004108:	687a      	ldr	r2, [r7, #4]
 800410a:	601a      	str	r2, [r3, #0]

	pxKernelPortData->xSystemHeapHandle = 0;
 800410c:	4b06      	ldr	r3, [pc, #24]	@ (8004128 <xTraceKernelPortInitialize+0x34>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	2200      	movs	r2, #0
 8004112:	601a      	str	r2, [r3, #0]
	pxKernelPortData->xTzCtrlHandle = 0;
 8004114:	4b04      	ldr	r3, [pc, #16]	@ (8004128 <xTraceKernelPortInitialize+0x34>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	2200      	movs	r2, #0
 800411a:	605a      	str	r2, [r3, #4]
	
	return TRC_SUCCESS;
 800411c:	2300      	movs	r3, #0
}
 800411e:	0018      	movs	r0, r3
 8004120:	46bd      	mov	sp, r7
 8004122:	b002      	add	sp, #8
 8004124:	bd80      	pop	{r7, pc}
 8004126:	46c0      	nop			@ (mov r8, r8)
 8004128:	20002270 	.word	0x20002270

0800412c <xTraceKernelPortEnable>:

traceResult xTraceKernelPortEnable(void)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b082      	sub	sp, #8
 8004130:	af02      	add	r7, sp, #8
		xTraceEntrySetOptions(xIdleHandle, TRC_ENTRY_OPTION_IDLE_NAME);
	}
#endif
	
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
	if (pxKernelPortData->xSystemHeapHandle == 0)
 8004132:	4b17      	ldr	r3, [pc, #92]	@ (8004190 <xTraceKernelPortEnable+0x64>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d10a      	bne.n	8004152 <xTraceKernelPortEnable+0x26>
	{
#if defined(configTOTAL_HEAP_SIZE)
		xTraceHeapCreate("System Heap", 0, 0, configTOTAL_HEAP_SIZE, &pxKernelPortData->xSystemHeapHandle);
 800413c:	4b14      	ldr	r3, [pc, #80]	@ (8004190 <xTraceKernelPortEnable+0x64>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	001a      	movs	r2, r3
 8004142:	23e0      	movs	r3, #224	@ 0xe0
 8004144:	015b      	lsls	r3, r3, #5
 8004146:	4813      	ldr	r0, [pc, #76]	@ (8004194 <xTraceKernelPortEnable+0x68>)
 8004148:	9200      	str	r2, [sp, #0]
 800414a:	2200      	movs	r2, #0
 800414c:	2100      	movs	r1, #0
 800414e:	f7ff ff29 	bl	8003fa4 <xTraceHeapCreate>
		xTraceHeapCreate("System Heap", 0, 0, (TRC_CFG_TOTAL_HEAP_SIZE), &pxKernelPortData->xSystemHeapHandle);
#endif
	}
#endif
	
	if (pxKernelPortData->xTzCtrlHandle == 0)
 8004152:	4b0f      	ldr	r3, [pc, #60]	@ (8004190 <xTraceKernelPortEnable+0x64>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d115      	bne.n	8004188 <xTraceKernelPortEnable+0x5c>
	{
		/* Creates the TzCtrl task - receives trace commands (start, stop, ...) */
#if defined(configSUPPORT_STATIC_ALLOCATION) && (configSUPPORT_STATIC_ALLOCATION == 1)
		pxKernelPortData->xTzCtrlHandle = xTaskCreateStatic(TzCtrl, STRING_CAST("TzCtrl"), TRC_CFG_CTRL_TASK_STACK_SIZE, 0, TRC_CFG_CTRL_TASK_PRIORITY, stackTzCtrl, &tcbTzCtrl);
#else
		xTaskCreate(TzCtrl, STRING_CAST("TzCtrl"), TRC_CFG_CTRL_TASK_STACK_SIZE, 0, TRC_CFG_CTRL_TASK_PRIORITY, &pxKernelPortData->xTzCtrlHandle);
 800415c:	4b0c      	ldr	r3, [pc, #48]	@ (8004190 <xTraceKernelPortEnable+0x64>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	3304      	adds	r3, #4
 8004162:	490d      	ldr	r1, [pc, #52]	@ (8004198 <xTraceKernelPortEnable+0x6c>)
 8004164:	480d      	ldr	r0, [pc, #52]	@ (800419c <xTraceKernelPortEnable+0x70>)
 8004166:	9301      	str	r3, [sp, #4]
 8004168:	2301      	movs	r3, #1
 800416a:	9300      	str	r3, [sp, #0]
 800416c:	2300      	movs	r3, #0
 800416e:	2280      	movs	r2, #128	@ 0x80
 8004170:	f7fc fdd1 	bl	8000d16 <xTaskCreate>
#endif

		if (pxKernelPortData->xTzCtrlHandle == 0)
 8004174:	4b06      	ldr	r3, [pc, #24]	@ (8004190 <xTraceKernelPortEnable+0x64>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d104      	bne.n	8004188 <xTraceKernelPortEnable+0x5c>
		{
			xTraceError(TRC_ERROR_TZCTRLTASK_NOT_CREATED);
 800417e:	2006      	movs	r0, #6
 8004180:	f7fe ff78 	bl	8003074 <xTraceError>

			return TRC_FAIL;
 8004184:	2301      	movs	r3, #1
 8004186:	e000      	b.n	800418a <xTraceKernelPortEnable+0x5e>
		}
	}
	
	return TRC_SUCCESS;
 8004188:	2300      	movs	r3, #0
}
 800418a:	0018      	movs	r0, r3
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}
 8004190:	20002270 	.word	0x20002270
 8004194:	080061b8 	.word	0x080061b8
 8004198:	080061c4 	.word	0x080061c4
 800419c:	080041a1 	.word	0x080041a1

080041a0 <TzCtrl>:

static portTASK_FUNCTION(TzCtrl, pvParameters)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b082      	sub	sp, #8
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
	(void)pvParameters;

	while (1)
	{
		xTraceTzCtrl();
 80041a8:	f000 fe3c 	bl	8004e24 <xTraceTzCtrl>

		vTaskDelay(TRC_CFG_CTRL_TASK_DELAY);
 80041ac:	2032      	movs	r0, #50	@ 0x32
 80041ae:	f7fc ff37 	bl	8001020 <vTaskDelay>
		xTraceTzCtrl();
 80041b2:	46c0      	nop			@ (mov r8, r8)
 80041b4:	e7f8      	b.n	80041a8 <TzCtrl+0x8>
	...

080041b8 <xTraceKernelPortGetSystemHeapHandle>:
#endif

#endif

TraceHeapHandle_t xTraceKernelPortGetSystemHeapHandle(void)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	af00      	add	r7, sp, #0
	return pxKernelPortData->xSystemHeapHandle;
 80041bc:	4b02      	ldr	r3, [pc, #8]	@ (80041c8 <xTraceKernelPortGetSystemHeapHandle+0x10>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	681b      	ldr	r3, [r3, #0]
}
 80041c2:	0018      	movs	r0, r3
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}
 80041c8:	20002270 	.word	0x20002270

080041cc <xTraceObjectRegisterInternal>:
#define TRC_SEND_NAME_ONLY_ON_DELETE 0
#endif

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
traceResult xTraceObjectRegisterInternal(uint32_t uiEventCode, void* const pvObject, const char* szName, TraceUnsignedBaseType_t uxStateCount, const TraceUnsignedBaseType_t uxStates[], TraceUnsignedBaseType_t uxOptions, TraceObjectHandle_t* pxObjectHandle)
{
 80041cc:	b590      	push	{r4, r7, lr}
 80041ce:	b091      	sub	sp, #68	@ 0x44
 80041d0:	af02      	add	r7, sp, #8
 80041d2:	60f8      	str	r0, [r7, #12]
 80041d4:	60b9      	str	r1, [r7, #8]
 80041d6:	607a      	str	r2, [r7, #4]
 80041d8:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041da:	f3ef 8310 	mrs	r3, PRIMASK
 80041de:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 80041e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
	TRC_ASSERT(pxObjectHandle != (void*)0);

	/* This should never fail */
	TRC_ASSERT(uxStateCount <= (uint32_t)(TRC_ENTRY_TABLE_STATE_COUNT));

	TRACE_ENTER_CRITICAL_SECTION();
 80041e2:	633b      	str	r3, [r7, #48]	@ 0x30
 80041e4:	2301      	movs	r3, #1
 80041e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041ea:	f383 8810 	msr	PRIMASK, r3
}
 80041ee:	46c0      	nop			@ (mov r8, r8)

	if (pvObject != (void*)0)
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d019      	beq.n	800422a <xTraceObjectRegisterInternal+0x5e>
	{
		/* An address was supplied */
		if (xTraceEntryCreateWithAddress(pvObject, &xEntryHandle) == TRC_FAIL)
 80041f6:	2318      	movs	r3, #24
 80041f8:	18fb      	adds	r3, r7, r3
 80041fa:	0018      	movs	r0, r3
 80041fc:	f7fe fdb8 	bl	8002d70 <xTraceEntryCreate>
 8004200:	1e03      	subs	r3, r0, #0
 8004202:	d104      	bne.n	800420e <xTraceObjectRegisterInternal+0x42>
 8004204:	69bb      	ldr	r3, [r7, #24]
 8004206:	68ba      	ldr	r2, [r7, #8]
 8004208:	601a      	str	r2, [r3, #0]
 800420a:	2300      	movs	r3, #0
 800420c:	e000      	b.n	8004210 <xTraceObjectRegisterInternal+0x44>
 800420e:	2301      	movs	r3, #1
 8004210:	2b00      	cmp	r3, #0
 8004212:	d007      	beq.n	8004224 <xTraceObjectRegisterInternal+0x58>
 8004214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004216:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800421a:	f383 8810 	msr	PRIMASK, r3
}
 800421e:	46c0      	nop			@ (mov r8, r8)
		{
			TRACE_EXIT_CRITICAL_SECTION();

			return TRC_FAIL;
 8004220:	2301      	movs	r3, #1
 8004222:	e089      	b.n	8004338 <xTraceObjectRegisterInternal+0x16c>
		}
		
		pvAddress = pvObject;
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	617b      	str	r3, [r7, #20]
 8004228:	e012      	b.n	8004250 <xTraceObjectRegisterInternal+0x84>
	}
	else
	{
		/* No address was supplied */
		if (xTraceEntryCreate(&xEntryHandle) == TRC_FAIL)
 800422a:	2318      	movs	r3, #24
 800422c:	18fb      	adds	r3, r7, r3
 800422e:	0018      	movs	r0, r3
 8004230:	f7fe fd9e 	bl	8002d70 <xTraceEntryCreate>
 8004234:	0003      	movs	r3, r0
 8004236:	2b01      	cmp	r3, #1
 8004238:	d107      	bne.n	800424a <xTraceObjectRegisterInternal+0x7e>
 800423a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800423c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800423e:	6a3b      	ldr	r3, [r7, #32]
 8004240:	f383 8810 	msr	PRIMASK, r3
}
 8004244:	46c0      	nop			@ (mov r8, r8)
		{
			TRACE_EXIT_CRITICAL_SECTION();

			return TRC_FAIL;
 8004246:	2301      	movs	r3, #1
 8004248:	e076      	b.n	8004338 <xTraceObjectRegisterInternal+0x16c>
		}

		TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntryGetAddress(xEntryHandle, &pvAddress) == TRC_SUCCESS);
 800424a:	69bb      	ldr	r3, [r7, #24]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	617b      	str	r3, [r7, #20]
	}

	for (i = 0u; i < uxStateCount; i++)
 8004250:	2300      	movs	r3, #0
 8004252:	637b      	str	r3, [r7, #52]	@ 0x34
 8004254:	e00d      	b.n	8004272 <xTraceObjectRegisterInternal+0xa6>
	{
		/* This should never fail */
		TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntrySetState(xEntryHandle, (uint32_t)i, uxStates[i]) == TRC_SUCCESS);
 8004256:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004258:	009b      	lsls	r3, r3, #2
 800425a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800425c:	18d3      	adds	r3, r2, r3
 800425e:	69b9      	ldr	r1, [r7, #24]
 8004260:	681a      	ldr	r2, [r3, #0]
 8004262:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004264:	009b      	lsls	r3, r3, #2
 8004266:	18cb      	adds	r3, r1, r3
 8004268:	3304      	adds	r3, #4
 800426a:	601a      	str	r2, [r3, #0]
	for (i = 0u; i < uxStateCount; i++)
 800426c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800426e:	3301      	adds	r3, #1
 8004270:	637b      	str	r3, [r7, #52]	@ 0x34
 8004272:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	429a      	cmp	r2, r3
 8004278:	d3ed      	bcc.n	8004256 <xTraceObjectRegisterInternal+0x8a>
	}

	/* This should never fail */
	TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntrySetOptions(xEntryHandle, (uint32_t)uxOptions) == TRC_SUCCESS);
 800427a:	69bb      	ldr	r3, [r7, #24]
 800427c:	6919      	ldr	r1, [r3, #16]
 800427e:	69bb      	ldr	r3, [r7, #24]
 8004280:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004282:	430a      	orrs	r2, r1
 8004284:	611a      	str	r2, [r3, #16]

	*pxObjectHandle = (TraceObjectHandle_t)xEntryHandle;
 8004286:	69ba      	ldr	r2, [r7, #24]
 8004288:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800428a:	601a      	str	r2, [r3, #0]
 800428c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800428e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004290:	69fb      	ldr	r3, [r7, #28]
 8004292:	f383 8810 	msr	PRIMASK, r3
}
 8004296:	46c0      	nop			@ (mov r8, r8)

	TRACE_EXIT_CRITICAL_SECTION();

	if ((szName != (void*)0) && (szName[0] != (char)0)) /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/ /*cstat !MISRAC2004-17.4_b We need to access every character in the string*/
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d009      	beq.n	80042b2 <xTraceObjectRegisterInternal+0xe6>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	781b      	ldrb	r3, [r3, #0]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d005      	beq.n	80042b2 <xTraceObjectRegisterInternal+0xe6>
	{
		/* Not a null or empty string */
		/* This will set the symbol and create an event for it */
		/* This should never fail */
		TRC_ASSERT_ALWAYS_EVALUATE(xTraceObjectSetName((TraceObjectHandle_t)xEntryHandle, szName) == TRC_SUCCESS);
 80042a6:	69bb      	ldr	r3, [r7, #24]
 80042a8:	687a      	ldr	r2, [r7, #4]
 80042aa:	0011      	movs	r1, r2
 80042ac:	0018      	movs	r0, r3
 80042ae:	f000 f847 	bl	8004340 <xTraceObjectSetName>
	}

	switch (uxStateCount)
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	2b03      	cmp	r3, #3
 80042b6:	d02b      	beq.n	8004310 <xTraceObjectRegisterInternal+0x144>
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	2b03      	cmp	r3, #3
 80042bc:	d839      	bhi.n	8004332 <xTraceObjectRegisterInternal+0x166>
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	2b02      	cmp	r3, #2
 80042c2:	d01a      	beq.n	80042fa <xTraceObjectRegisterInternal+0x12e>
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	2b02      	cmp	r3, #2
 80042c8:	d833      	bhi.n	8004332 <xTraceObjectRegisterInternal+0x166>
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d003      	beq.n	80042d8 <xTraceObjectRegisterInternal+0x10c>
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	2b01      	cmp	r3, #1
 80042d4:	d008      	beq.n	80042e8 <xTraceObjectRegisterInternal+0x11c>
 80042d6:	e02c      	b.n	8004332 <xTraceObjectRegisterInternal+0x166>
	{
		case 0:
			xTraceEventCreate1(uiEventCode, (TraceUnsignedBaseType_t)pvAddress);
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	001a      	movs	r2, r3
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	0011      	movs	r1, r2
 80042e0:	0018      	movs	r0, r3
 80042e2:	f7fe ffe5 	bl	80032b0 <xTraceEventCreate1>
			break;
 80042e6:	e026      	b.n	8004336 <xTraceObjectRegisterInternal+0x16a>
		case 1:
			xTraceEventCreate2(uiEventCode, (TraceUnsignedBaseType_t)pvAddress, uxStates[0]);
 80042e8:	697b      	ldr	r3, [r7, #20]
 80042ea:	0019      	movs	r1, r3
 80042ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	0018      	movs	r0, r3
 80042f4:	f7ff f854 	bl	80033a0 <xTraceEventCreate2>
			break;
 80042f8:	e01d      	b.n	8004336 <xTraceObjectRegisterInternal+0x16a>
		case 2:
			xTraceEventCreate3(uiEventCode, (TraceUnsignedBaseType_t)pvAddress, uxStates[0], uxStates[1]);
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	0019      	movs	r1, r3
 80042fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004300:	681a      	ldr	r2, [r3, #0]
 8004302:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004304:	3304      	adds	r3, #4
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	68f8      	ldr	r0, [r7, #12]
 800430a:	f7ff f8c5 	bl	8003498 <xTraceEventCreate3>
			break;
 800430e:	e012      	b.n	8004336 <xTraceObjectRegisterInternal+0x16a>
		case 3:
			xTraceEventCreate4(uiEventCode, (TraceUnsignedBaseType_t)pvAddress, uxStates[0], uxStates[1], uxStates[2]);
 8004310:	697b      	ldr	r3, [r7, #20]
 8004312:	001c      	movs	r4, r3
 8004314:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800431a:	3304      	adds	r3, #4
 800431c:	6819      	ldr	r1, [r3, #0]
 800431e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004320:	3308      	adds	r3, #8
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	68f8      	ldr	r0, [r7, #12]
 8004326:	9300      	str	r3, [sp, #0]
 8004328:	000b      	movs	r3, r1
 800432a:	0021      	movs	r1, r4
 800432c:	f7ff f934 	bl	8003598 <xTraceEventCreate4>
			break;
 8004330:	e001      	b.n	8004336 <xTraceObjectRegisterInternal+0x16a>
		default:
			return TRC_FAIL;
 8004332:	2301      	movs	r3, #1
 8004334:	e000      	b.n	8004338 <xTraceObjectRegisterInternal+0x16c>
			break;
	}

	return TRC_SUCCESS;
 8004336:	2300      	movs	r3, #0
}
 8004338:	0018      	movs	r0, r3
 800433a:	46bd      	mov	sp, r7
 800433c:	b00f      	add	sp, #60	@ 0x3c
 800433e:	bd90      	pop	{r4, r7, pc}

08004340 <xTraceObjectSetName>:
	return xTraceEntryDelete(xObjectHandle);
}

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
traceResult xTraceObjectSetName(TraceObjectHandle_t xObjectHandle, const char* szName)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b086      	sub	sp, #24
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	6039      	str	r1, [r7, #0]
	void* pvObject = (void*)0;
 800434a:	2300      	movs	r3, #0
 800434c:	60fb      	str	r3, [r7, #12]
	uint32_t i;

    /* If asserts are disabled this variable will not get used, this stops warnings. */
	(void)pvObject;

	if (szName == (void*)0)
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d101      	bne.n	8004358 <xTraceObjectSetName+0x18>
	{
		szName = ""; /*cstat !MISRAC2012-Rule-17.8 Suppress modified function parameter check*/
 8004354:	4b14      	ldr	r3, [pc, #80]	@ (80043a8 <xTraceObjectSetName+0x68>)
 8004356:	603b      	str	r3, [r7, #0]
	}

	/* This should never fail */
	TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntryGetAddress((TraceEntryHandle_t)xObjectHandle, &pvObject) == TRC_SUCCESS);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	60fb      	str	r3, [r7, #12]

	for (i = 0u; (szName[i] != (char)0) && (i < 128u); i++) {} /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/ /*cstat !MISRAC2004-17.4_b We need to access every character in the string*/
 800435e:	2300      	movs	r3, #0
 8004360:	617b      	str	r3, [r7, #20]
 8004362:	e002      	b.n	800436a <xTraceObjectSetName+0x2a>
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	3301      	adds	r3, #1
 8004368:	617b      	str	r3, [r7, #20]
 800436a:	683a      	ldr	r2, [r7, #0]
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	18d3      	adds	r3, r2, r3
 8004370:	781b      	ldrb	r3, [r3, #0]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d002      	beq.n	800437c <xTraceObjectSetName+0x3c>
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	2b7f      	cmp	r3, #127	@ 0x7f
 800437a:	d9f3      	bls.n	8004364 <xTraceObjectSetName+0x24>

	uiLength = i;
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	613b      	str	r3, [r7, #16]

#if (TRC_SEND_NAME_ONLY_ON_DELETE == 0)
	/* Attempt to send name event now since we don't do it on delete events */
	(void)xTraceEventCreateData1(PSF_EVENT_OBJ_NAME, (TraceUnsignedBaseType_t)pvObject, (TraceUnsignedBaseType_t*)szName, uiLength + 1); /* +1 for termination */
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	0019      	movs	r1, r3
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	3301      	adds	r3, #1
 8004388:	683a      	ldr	r2, [r7, #0]
 800438a:	2003      	movs	r0, #3
 800438c:	f7ff fa52 	bl	8003834 <xTraceEventCreateData1>
#endif /* (TRC_SEND_NAME_ONLY_ON_DELETE == 0) */

	return xTraceEntrySetSymbol((TraceEntryHandle_t)xObjectHandle, szName, uiLength);
 8004390:	693a      	ldr	r2, [r7, #16]
 8004392:	6839      	ldr	r1, [r7, #0]
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	0018      	movs	r0, r3
 8004398:	f7fe fd76 	bl	8002e88 <xTraceEntrySetSymbol>
 800439c:	0003      	movs	r3, r0
}
 800439e:	0018      	movs	r0, r3
 80043a0:	46bd      	mov	sp, r7
 80043a2:	b006      	add	sp, #24
 80043a4:	bd80      	pop	{r7, pc}
 80043a6:	46c0      	nop			@ (mov r8, r8)
 80043a8:	080061cc 	.word	0x080061cc

080043ac <xTraceObjectRegisterWithoutHandle>:

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
traceResult xTraceObjectRegisterWithoutHandle(uint32_t uiEventCode, void* pvObject, const char* szName, TraceUnsignedBaseType_t uxState)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b08a      	sub	sp, #40	@ 0x28
 80043b0:	af04      	add	r7, sp, #16
 80043b2:	60f8      	str	r0, [r7, #12]
 80043b4:	60b9      	str	r1, [r7, #8]
 80043b6:	607a      	str	r2, [r7, #4]
 80043b8:	603b      	str	r3, [r7, #0]
	TraceObjectHandle_t xObjectHandle;

	return xTraceObjectRegisterInternal(uiEventCode, pvObject, szName, 1u, &uxState, 0u, &xObjectHandle);
 80043ba:	687a      	ldr	r2, [r7, #4]
 80043bc:	68b9      	ldr	r1, [r7, #8]
 80043be:	68f8      	ldr	r0, [r7, #12]
 80043c0:	2314      	movs	r3, #20
 80043c2:	18fb      	adds	r3, r7, r3
 80043c4:	9302      	str	r3, [sp, #8]
 80043c6:	2300      	movs	r3, #0
 80043c8:	9301      	str	r3, [sp, #4]
 80043ca:	003b      	movs	r3, r7
 80043cc:	9300      	str	r3, [sp, #0]
 80043ce:	2301      	movs	r3, #1
 80043d0:	f7ff fefc 	bl	80041cc <xTraceObjectRegisterInternal>
 80043d4:	0003      	movs	r3, r0
}
 80043d6:	0018      	movs	r0, r3
 80043d8:	46bd      	mov	sp, r7
 80043da:	b006      	add	sp, #24
 80043dc:	bd80      	pop	{r7, pc}

080043de <xTraceObjectSetNameWithoutHandle>:
	return xResult;
}

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
traceResult xTraceObjectSetNameWithoutHandle(void* pvObject, const char* szName)
{
 80043de:	b590      	push	{r4, r7, lr}
 80043e0:	b08b      	sub	sp, #44	@ 0x2c
 80043e2:	af00      	add	r7, sp, #0
 80043e4:	6078      	str	r0, [r7, #4]
 80043e6:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043e8:	f3ef 8310 	mrs	r3, PRIMASK
 80043ec:	61bb      	str	r3, [r7, #24]
  return(result);
 80043ee:	69bb      	ldr	r3, [r7, #24]
	TraceEntryHandle_t xEntryHandle;
	traceResult xResult;

	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ENTER_CRITICAL_SECTION();
 80043f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80043f2:	2301      	movs	r3, #1
 80043f4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043f6:	69fb      	ldr	r3, [r7, #28]
 80043f8:	f383 8810 	msr	PRIMASK, r3
}
 80043fc:	46c0      	nop			@ (mov r8, r8)

	if (xTraceEntryFind(pvObject, &xEntryHandle) == TRC_FAIL)
 80043fe:	240c      	movs	r4, #12
 8004400:	193a      	adds	r2, r7, r4
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	0011      	movs	r1, r2
 8004406:	0018      	movs	r0, r3
 8004408:	f7fe fd14 	bl	8002e34 <xTraceEntryFind>
 800440c:	0003      	movs	r3, r0
 800440e:	2b01      	cmp	r3, #1
 8004410:	d115      	bne.n	800443e <xTraceObjectSetNameWithoutHandle+0x60>
	{
		/* No previous entry found. Create one. */
		if (xTraceEntryCreateWithAddress(pvObject, &xEntryHandle) == TRC_FAIL)
 8004412:	193b      	adds	r3, r7, r4
 8004414:	0018      	movs	r0, r3
 8004416:	f7fe fcab 	bl	8002d70 <xTraceEntryCreate>
 800441a:	1e03      	subs	r3, r0, #0
 800441c:	d104      	bne.n	8004428 <xTraceObjectSetNameWithoutHandle+0x4a>
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	687a      	ldr	r2, [r7, #4]
 8004422:	601a      	str	r2, [r3, #0]
 8004424:	2300      	movs	r3, #0
 8004426:	e000      	b.n	800442a <xTraceObjectSetNameWithoutHandle+0x4c>
 8004428:	2301      	movs	r3, #1
 800442a:	2b00      	cmp	r3, #0
 800442c:	d007      	beq.n	800443e <xTraceObjectSetNameWithoutHandle+0x60>
 800442e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004430:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	f383 8810 	msr	PRIMASK, r3
}
 8004438:	46c0      	nop			@ (mov r8, r8)
		{
			TRACE_EXIT_CRITICAL_SECTION();

			return TRC_FAIL;
 800443a:	2301      	movs	r3, #1
 800443c:	e00e      	b.n	800445c <xTraceObjectSetNameWithoutHandle+0x7e>
		}
	}

	xResult = xTraceObjectSetName((TraceObjectHandle_t)xEntryHandle, szName);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	683a      	ldr	r2, [r7, #0]
 8004442:	0011      	movs	r1, r2
 8004444:	0018      	movs	r0, r3
 8004446:	f7ff ff7b 	bl	8004340 <xTraceObjectSetName>
 800444a:	0003      	movs	r3, r0
 800444c:	623b      	str	r3, [r7, #32]
 800444e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004450:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	f383 8810 	msr	PRIMASK, r3
}
 8004458:	46c0      	nop			@ (mov r8, r8)

	TRACE_EXIT_CRITICAL_SECTION();

	return xResult;
 800445a:	6a3b      	ldr	r3, [r7, #32]
}
 800445c:	0018      	movs	r0, r3
 800445e:	46bd      	mov	sp, r7
 8004460:	b00b      	add	sp, #44	@ 0x2c
 8004462:	bd90      	pop	{r4, r7, pc}

08004464 <xTracePrintInitialize>:
static traceResult prvTraceVPrintF(const TraceStringHandle_t xChannel, const char* szFormat, uint32_t uiLength, uint32_t uiArgs, va_list* pxVariableList);

static TracePrintData_t *pxPrintData TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTracePrintInitialize(TracePrintData_t *pxBuffer)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b082      	sub	sp, #8
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
	/* This should never fail */
	TRC_ASSERT(pxBuffer != (void*)0);

	pxPrintData = pxBuffer;
 800446c:	4b0b      	ldr	r3, [pc, #44]	@ (800449c <xTracePrintInitialize+0x38>)
 800446e:	687a      	ldr	r2, [r7, #4]
 8004470:	601a      	str	r2, [r3, #0]

	pxPrintData->defaultChannel = 0;
 8004472:	4b0a      	ldr	r3, [pc, #40]	@ (800449c <xTracePrintInitialize+0x38>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	2200      	movs	r2, #0
 8004478:	601a      	str	r2, [r3, #0]
	pxPrintData->consoleChannel = 0;
 800447a:	4b08      	ldr	r3, [pc, #32]	@ (800449c <xTracePrintInitialize+0x38>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	2200      	movs	r2, #0
 8004480:	605a      	str	r2, [r3, #4]

	xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_PRINT);
 8004482:	4b07      	ldr	r3, [pc, #28]	@ (80044a0 <xTracePrintInitialize+0x3c>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	2280      	movs	r2, #128	@ 0x80
 8004488:	0212      	lsls	r2, r2, #8
 800448a:	431a      	orrs	r2, r3
 800448c:	4b04      	ldr	r3, [pc, #16]	@ (80044a0 <xTracePrintInitialize+0x3c>)
 800448e:	601a      	str	r2, [r3, #0]
	
	return TRC_SUCCESS;
 8004490:	2300      	movs	r3, #0
}
 8004492:	0018      	movs	r0, r3
 8004494:	46bd      	mov	sp, r7
 8004496:	b002      	add	sp, #8
 8004498:	bd80      	pop	{r7, pc}
 800449a:	46c0      	nop			@ (mov r8, r8)
 800449c:	20002274 	.word	0x20002274
 80044a0:	20003060 	.word	0x20003060

080044a4 <xTracePrint>:

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
traceResult xTracePrint(TraceStringHandle_t xChannel, const char* szString)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b086      	sub	sp, #24
 80044a8:	af02      	add	r7, sp, #8
 80044aa:	6078      	str	r0, [r7, #4]
 80044ac:	6039      	str	r1, [r7, #0]
	uint32_t uiLength;
	uint32_t i;
	
	/* We need to check this */
	if (xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_PRINT) == 0U)
 80044ae:	4b16      	ldr	r3, [pc, #88]	@ (8004508 <xTracePrint+0x64>)
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	2380      	movs	r3, #128	@ 0x80
 80044b4:	021b      	lsls	r3, r3, #8
 80044b6:	4013      	ands	r3, r2
 80044b8:	d101      	bne.n	80044be <xTracePrint+0x1a>
	{
		return TRC_FAIL;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e01f      	b.n	80044fe <xTracePrint+0x5a>
	}

	if (szString == (void*)0)
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d101      	bne.n	80044c8 <xTracePrint+0x24>
	{
		szString = ""; /*cstat !MISRAC2012-Rule-17.8 Suppress modified function parameter check*/
 80044c4:	4b11      	ldr	r3, [pc, #68]	@ (800450c <xTracePrint+0x68>)
 80044c6:	603b      	str	r3, [r7, #0]
	}

	for (i = 0u; (szString[i] != (char)0) && (i < 128u); i++) {} /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress char base type usage checks*/ /*cstat !MISRAC2004-17.4_b We need to access every character in the string*/
 80044c8:	2300      	movs	r3, #0
 80044ca:	60fb      	str	r3, [r7, #12]
 80044cc:	e002      	b.n	80044d4 <xTracePrint+0x30>
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	3301      	adds	r3, #1
 80044d2:	60fb      	str	r3, [r7, #12]
 80044d4:	683a      	ldr	r2, [r7, #0]
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	18d3      	adds	r3, r2, r3
 80044da:	781b      	ldrb	r3, [r3, #0]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d002      	beq.n	80044e6 <xTracePrint+0x42>
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2b7f      	cmp	r3, #127	@ 0x7f
 80044e4:	d9f3      	bls.n	80044ce <xTracePrint+0x2a>

	uiLength = i + 1u; /* Null termination */
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	3301      	adds	r3, #1
 80044ea:	60bb      	str	r3, [r7, #8]

	return prvTraceVPrintF(xChannel, szString, uiLength, 0u, (va_list*)0);  /*cstat !MISRAC2004-11.3 !MISRAC2012-Rule-11.4 Suppress conversion of pointer to integer check*/ /*cstat !MISRAC2012-Rule-11.9 Suppress NULL recommendation*/
 80044ec:	68ba      	ldr	r2, [r7, #8]
 80044ee:	6839      	ldr	r1, [r7, #0]
 80044f0:	6878      	ldr	r0, [r7, #4]
 80044f2:	2300      	movs	r3, #0
 80044f4:	9300      	str	r3, [sp, #0]
 80044f6:	2300      	movs	r3, #0
 80044f8:	f000 f884 	bl	8004604 <prvTraceVPrintF>
 80044fc:	0003      	movs	r3, r0
}
 80044fe:	0018      	movs	r0, r3
 8004500:	46bd      	mov	sp, r7
 8004502:	b004      	add	sp, #16
 8004504:	bd80      	pop	{r7, pc}
 8004506:	46c0      	nop			@ (mov r8, r8)
 8004508:	20003060 	.word	0x20003060
 800450c:	080061d0 	.word	0x080061d0

08004510 <xTracePrintF>:
	return xResult;
}

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/ /*cstat !MISRAC2004-16.1 Suppress variable parameter count check*/
traceResult xTracePrintF(TraceStringHandle_t xChannel, const char* szFormat, ...)
{
 8004510:	b40e      	push	{r1, r2, r3}
 8004512:	b580      	push	{r7, lr}
 8004514:	b085      	sub	sp, #20
 8004516:	af00      	add	r7, sp, #0
 8004518:	6078      	str	r0, [r7, #4]
	traceResult xResult;
	va_list xVariableList; /*cstat !MISRAC2012-Rule-17.1 Suppress stdarg usage check*/

	/* We need to check this */
	if (xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_PRINT) == 0U)
 800451a:	4b0e      	ldr	r3, [pc, #56]	@ (8004554 <xTracePrintF+0x44>)
 800451c:	681a      	ldr	r2, [r3, #0]
 800451e:	2380      	movs	r3, #128	@ 0x80
 8004520:	021b      	lsls	r3, r3, #8
 8004522:	4013      	ands	r3, r2
 8004524:	d101      	bne.n	800452a <xTracePrintF+0x1a>
	{
		return TRC_FAIL;
 8004526:	2301      	movs	r3, #1
 8004528:	e00c      	b.n	8004544 <xTracePrintF+0x34>
	}

	va_start(xVariableList, szFormat);
 800452a:	2320      	movs	r3, #32
 800452c:	18fb      	adds	r3, r7, r3
 800452e:	60bb      	str	r3, [r7, #8]
	xResult = xTraceVPrintF(xChannel, szFormat, &xVariableList);
 8004530:	2308      	movs	r3, #8
 8004532:	18fa      	adds	r2, r7, r3
 8004534:	69f9      	ldr	r1, [r7, #28]
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	0018      	movs	r0, r3
 800453a:	f000 f80d 	bl	8004558 <xTraceVPrintF>
 800453e:	0003      	movs	r3, r0
 8004540:	60fb      	str	r3, [r7, #12]
	va_end(xVariableList);

	return xResult;
 8004542:	68fb      	ldr	r3, [r7, #12]
}
 8004544:	0018      	movs	r0, r3
 8004546:	46bd      	mov	sp, r7
 8004548:	b005      	add	sp, #20
 800454a:	bc80      	pop	{r7}
 800454c:	bc08      	pop	{r3}
 800454e:	b003      	add	sp, #12
 8004550:	4718      	bx	r3
 8004552:	46c0      	nop			@ (mov r8, r8)
 8004554:	20003060 	.word	0x20003060

08004558 <xTraceVPrintF>:

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/ /*cstat !MISRAC2012-Rule-17.1 Suppress stdarg usage check*/
traceResult xTraceVPrintF(TraceStringHandle_t xChannel, const char* szFormat, va_list* pxVariableList)
{
 8004558:	b590      	push	{r4, r7, lr}
 800455a:	b08b      	sub	sp, #44	@ 0x2c
 800455c:	af02      	add	r7, sp, #8
 800455e:	60f8      	str	r0, [r7, #12]
 8004560:	60b9      	str	r1, [r7, #8]
 8004562:	607a      	str	r2, [r7, #4]
	uint32_t i;
	uint32_t uiArgs = 0u;
 8004564:	2300      	movs	r3, #0
 8004566:	61bb      	str	r3, [r7, #24]
	uint32_t uiLength;

	/* We need to check this */
	if (xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_PRINT) == 0U)
 8004568:	4b24      	ldr	r3, [pc, #144]	@ (80045fc <xTraceVPrintF+0xa4>)
 800456a:	681a      	ldr	r2, [r3, #0]
 800456c:	2380      	movs	r3, #128	@ 0x80
 800456e:	021b      	lsls	r3, r3, #8
 8004570:	4013      	ands	r3, r2
 8004572:	d101      	bne.n	8004578 <xTraceVPrintF+0x20>
	{
		return TRC_FAIL;
 8004574:	2301      	movs	r3, #1
 8004576:	e03c      	b.n	80045f2 <xTraceVPrintF+0x9a>
	}

	if (szFormat == (void*)0)
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d101      	bne.n	8004582 <xTraceVPrintF+0x2a>
	{
		szFormat = ""; /*cstat !MISRAC2012-Rule-17.8 Suppress modified function parameter check*/
 800457e:	4b20      	ldr	r3, [pc, #128]	@ (8004600 <xTraceVPrintF+0xa8>)
 8004580:	60bb      	str	r3, [r7, #8]
	}

	/* Count the number of arguments in the format string (e.g., %d) */
	for (i = 0u; (szFormat[i] != (char)0) && (i < 128u); i++) /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress char base type usage checks*/ /*cstat !MISRAC2012-Rule-14.2 Suppress malformed for loop due to i being incremented inside*/ /*cstat !MISRAC2004-17.4_b We need to access every character in the string*/
 8004582:	2300      	movs	r3, #0
 8004584:	61fb      	str	r3, [r7, #28]
 8004586:	e01e      	b.n	80045c6 <xTraceVPrintF+0x6e>
	{
		if (szFormat[i] == '%') /*cstat !MISRAC2004-17.4_b We need to access a specific character in the string*/
 8004588:	68ba      	ldr	r2, [r7, #8]
 800458a:	69fb      	ldr	r3, [r7, #28]
 800458c:	18d3      	adds	r3, r2, r3
 800458e:	781b      	ldrb	r3, [r3, #0]
 8004590:	2b25      	cmp	r3, #37	@ 0x25
 8004592:	d115      	bne.n	80045c0 <xTraceVPrintF+0x68>
		{
			if (szFormat[i + 1u] == (char)0) /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/ /*cstat !MISRAC2004-17.4_b We need to access a specific character in the string*/
 8004594:	69fb      	ldr	r3, [r7, #28]
 8004596:	3301      	adds	r3, #1
 8004598:	68ba      	ldr	r2, [r7, #8]
 800459a:	18d3      	adds	r3, r2, r3
 800459c:	781b      	ldrb	r3, [r3, #0]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d00d      	beq.n	80045be <xTraceVPrintF+0x66>
			{
				/* Found end of string, let for loop detect it */
				continue; /*cstat !MISRAC2004-14.5 Suppress continue usage check*/
			}

			if (szFormat[i + 1u] != '%') /*cstat !MISRAC2004-17.4_b We need to access a specific character in the string*/
 80045a2:	69fb      	ldr	r3, [r7, #28]
 80045a4:	3301      	adds	r3, #1
 80045a6:	68ba      	ldr	r2, [r7, #8]
 80045a8:	18d3      	adds	r3, r2, r3
 80045aa:	781b      	ldrb	r3, [r3, #0]
 80045ac:	2b25      	cmp	r3, #37	@ 0x25
 80045ae:	d002      	beq.n	80045b6 <xTraceVPrintF+0x5e>
			{
				uiArgs++;        /* Found an argument */
 80045b0:	69bb      	ldr	r3, [r7, #24]
 80045b2:	3301      	adds	r3, #1
 80045b4:	61bb      	str	r3, [r7, #24]
			}

			/* Move past format specifier or non-argument '%' */
			i++; /*cstat !MISRAC2004-13.6 Suppress i increment inside for loop check*/
 80045b6:	69fb      	ldr	r3, [r7, #28]
 80045b8:	3301      	adds	r3, #1
 80045ba:	61fb      	str	r3, [r7, #28]
 80045bc:	e000      	b.n	80045c0 <xTraceVPrintF+0x68>
				continue; /*cstat !MISRAC2004-14.5 Suppress continue usage check*/
 80045be:	46c0      	nop			@ (mov r8, r8)
	for (i = 0u; (szFormat[i] != (char)0) && (i < 128u); i++) /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress char base type usage checks*/ /*cstat !MISRAC2012-Rule-14.2 Suppress malformed for loop due to i being incremented inside*/ /*cstat !MISRAC2004-17.4_b We need to access every character in the string*/
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	3301      	adds	r3, #1
 80045c4:	61fb      	str	r3, [r7, #28]
 80045c6:	68ba      	ldr	r2, [r7, #8]
 80045c8:	69fb      	ldr	r3, [r7, #28]
 80045ca:	18d3      	adds	r3, r2, r3
 80045cc:	781b      	ldrb	r3, [r3, #0]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d002      	beq.n	80045d8 <xTraceVPrintF+0x80>
 80045d2:	69fb      	ldr	r3, [r7, #28]
 80045d4:	2b7f      	cmp	r3, #127	@ 0x7f
 80045d6:	d9d7      	bls.n	8004588 <xTraceVPrintF+0x30>
		}
	}

	uiLength = i + 1u; /* Null termination */
 80045d8:	69fb      	ldr	r3, [r7, #28]
 80045da:	3301      	adds	r3, #1
 80045dc:	617b      	str	r3, [r7, #20]

	return prvTraceVPrintF(xChannel, szFormat, uiLength, uiArgs, pxVariableList);
 80045de:	69bc      	ldr	r4, [r7, #24]
 80045e0:	697a      	ldr	r2, [r7, #20]
 80045e2:	68b9      	ldr	r1, [r7, #8]
 80045e4:	68f8      	ldr	r0, [r7, #12]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	9300      	str	r3, [sp, #0]
 80045ea:	0023      	movs	r3, r4
 80045ec:	f000 f80a 	bl	8004604 <prvTraceVPrintF>
 80045f0:	0003      	movs	r3, r0
}
 80045f2:	0018      	movs	r0, r3
 80045f4:	46bd      	mov	sp, r7
 80045f6:	b009      	add	sp, #36	@ 0x24
 80045f8:	bd90      	pop	{r4, r7, pc}
 80045fa:	46c0      	nop			@ (mov r8, r8)
 80045fc:	20003060 	.word	0x20003060
 8004600:	080061d0 	.word	0x080061d0

08004604 <prvTraceVPrintF>:

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/ /*cstat !MISRAC2012-Rule-17.1 Suppress stdarg usage check*/
static traceResult prvTraceVPrintF(TraceStringHandle_t xChannel, const char* szFormat, uint32_t uiLength, uint32_t uiArgs, va_list* pxVariableList)
{
 8004604:	b590      	push	{r4, r7, lr}
 8004606:	b093      	sub	sp, #76	@ 0x4c
 8004608:	af06      	add	r7, sp, #24
 800460a:	60f8      	str	r0, [r7, #12]
 800460c:	60b9      	str	r1, [r7, #8]
 800460e:	607a      	str	r2, [r7, #4]
 8004610:	603b      	str	r3, [r7, #0]
	const uint32_t uiEventCode = PSF_EVENT_USER_EVENT + 1u + uiArgs; /* Add channel (1) */
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	3391      	adds	r3, #145	@ 0x91
 8004616:	62bb      	str	r3, [r7, #40]	@ 0x28
	TraceUnsignedBaseType_t uxParam2;
	TraceUnsignedBaseType_t uxParam3;
	TraceUnsignedBaseType_t uxParam4;
	TraceUnsignedBaseType_t uxParam5;

	if (xChannel == 0)
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d115      	bne.n	800464a <prvTraceVPrintF+0x46>
	{
		if (pxPrintData->defaultChannel == 0)
 800461e:	4b75      	ldr	r3, [pc, #468]	@ (80047f4 <prvTraceVPrintF+0x1f0>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d10c      	bne.n	8004642 <prvTraceVPrintF+0x3e>
		{
			/* Channel is not present */
			if (xTraceStringRegister("Default", &pxPrintData->defaultChannel) == TRC_FAIL)
 8004628:	4b72      	ldr	r3, [pc, #456]	@ (80047f4 <prvTraceVPrintF+0x1f0>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	001a      	movs	r2, r3
 800462e:	4b72      	ldr	r3, [pc, #456]	@ (80047f8 <prvTraceVPrintF+0x1f4>)
 8004630:	0011      	movs	r1, r2
 8004632:	0018      	movs	r0, r3
 8004634:	f000 fdae 	bl	8005194 <xTraceStringRegister>
 8004638:	0003      	movs	r3, r0
 800463a:	2b01      	cmp	r3, #1
 800463c:	d101      	bne.n	8004642 <prvTraceVPrintF+0x3e>
			{
				return TRC_FAIL;
 800463e:	2301      	movs	r3, #1
 8004640:	e0d3      	b.n	80047ea <prvTraceVPrintF+0x1e6>
			}
		}

		xChannel = pxPrintData->defaultChannel; /*cstat !MISRAC2012-Rule-17.8 Suppress modified function parameter check*/
 8004642:	4b6c      	ldr	r3, [pc, #432]	@ (80047f4 <prvTraceVPrintF+0x1f0>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	60fb      	str	r3, [r7, #12]
	}

	switch (uiArgs)
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	2b05      	cmp	r3, #5
 800464e:	d900      	bls.n	8004652 <prvTraceVPrintF+0x4e>
 8004650:	e0c7      	b.n	80047e2 <prvTraceVPrintF+0x1de>
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	009a      	lsls	r2, r3, #2
 8004656:	4b69      	ldr	r3, [pc, #420]	@ (80047fc <prvTraceVPrintF+0x1f8>)
 8004658:	18d3      	adds	r3, r2, r3
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	469f      	mov	pc, r3
	{
		case 0:
			xResult = xTraceEventCreateData1(uiEventCode, (TraceUnsignedBaseType_t)xChannel, (TraceUnsignedBaseType_t*)szFormat, uiLength);
 800465e:	68f9      	ldr	r1, [r7, #12]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	68ba      	ldr	r2, [r7, #8]
 8004664:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004666:	f7ff f8e5 	bl	8003834 <xTraceEventCreateData1>
 800466a:	0003      	movs	r3, r0
 800466c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 800466e:	e0bb      	b.n	80047e8 <prvTraceVPrintF+0x1e4>
		case 1:
			uxParam1 = va_arg(*pxVariableList, TraceUnsignedBaseType_t);
 8004670:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	1d19      	adds	r1, r3, #4
 8004676:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004678:	6011      	str	r1, [r2, #0]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	627b      	str	r3, [r7, #36]	@ 0x24
			xResult = xTraceEventCreateData2(
 800467e:	68f9      	ldr	r1, [r7, #12]
 8004680:	68bc      	ldr	r4, [r7, #8]
 8004682:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004684:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	9300      	str	r3, [sp, #0]
 800468a:	0023      	movs	r3, r4
 800468c:	f7ff f964 	bl	8003958 <xTraceEventCreateData2>
 8004690:	0003      	movs	r3, r0
 8004692:	62fb      	str	r3, [r7, #44]	@ 0x2c
				(TraceUnsignedBaseType_t)xChannel,
				uxParam1,
				(TraceUnsignedBaseType_t*)szFormat,
				uiLength
			);
			break;
 8004694:	e0a8      	b.n	80047e8 <prvTraceVPrintF+0x1e4>
		case 2:
			uxParam1 = va_arg(*pxVariableList, TraceUnsignedBaseType_t);
 8004696:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	1d19      	adds	r1, r3, #4
 800469c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800469e:	6011      	str	r1, [r2, #0]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	627b      	str	r3, [r7, #36]	@ 0x24
			uxParam2 = va_arg(*pxVariableList, TraceUnsignedBaseType_t);
 80046a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	1d19      	adds	r1, r3, #4
 80046aa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80046ac:	6011      	str	r1, [r2, #0]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	623b      	str	r3, [r7, #32]
			xResult = xTraceEventCreateData3(
 80046b2:	68f9      	ldr	r1, [r7, #12]
 80046b4:	6a3c      	ldr	r4, [r7, #32]
 80046b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	9301      	str	r3, [sp, #4]
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	9300      	str	r3, [sp, #0]
 80046c2:	0023      	movs	r3, r4
 80046c4:	f7ff f9de 	bl	8003a84 <xTraceEventCreateData3>
 80046c8:	0003      	movs	r3, r0
 80046ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
				uxParam1,
				uxParam2,
				(TraceUnsignedBaseType_t*)szFormat,
				uiLength
			);
			break;
 80046cc:	e08c      	b.n	80047e8 <prvTraceVPrintF+0x1e4>
		case 3:
			uxParam1 = va_arg(*pxVariableList, TraceUnsignedBaseType_t);
 80046ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	1d19      	adds	r1, r3, #4
 80046d4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80046d6:	6011      	str	r1, [r2, #0]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	627b      	str	r3, [r7, #36]	@ 0x24
			uxParam2 = va_arg(*pxVariableList, TraceUnsignedBaseType_t);
 80046dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	1d19      	adds	r1, r3, #4
 80046e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80046e4:	6011      	str	r1, [r2, #0]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	623b      	str	r3, [r7, #32]
			uxParam3 = va_arg(*pxVariableList, TraceUnsignedBaseType_t);
 80046ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	1d19      	adds	r1, r3, #4
 80046f0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80046f2:	6011      	str	r1, [r2, #0]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	61fb      	str	r3, [r7, #28]
			xResult = xTraceEventCreateData4(
 80046f8:	68f9      	ldr	r1, [r7, #12]
 80046fa:	6a3c      	ldr	r4, [r7, #32]
 80046fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	9302      	str	r3, [sp, #8]
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	9301      	str	r3, [sp, #4]
 8004708:	69fb      	ldr	r3, [r7, #28]
 800470a:	9300      	str	r3, [sp, #0]
 800470c:	0023      	movs	r3, r4
 800470e:	f7ff fa51 	bl	8003bb4 <xTraceEventCreateData4>
 8004712:	0003      	movs	r3, r0
 8004714:	62fb      	str	r3, [r7, #44]	@ 0x2c
				uxParam2,
				uxParam3,
				(TraceUnsignedBaseType_t*)szFormat,
				uiLength
			);
			break;
 8004716:	e067      	b.n	80047e8 <prvTraceVPrintF+0x1e4>
		case 4:
			uxParam1 = va_arg(*pxVariableList, TraceUnsignedBaseType_t);
 8004718:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	1d19      	adds	r1, r3, #4
 800471e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004720:	6011      	str	r1, [r2, #0]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	627b      	str	r3, [r7, #36]	@ 0x24
			uxParam2 = va_arg(*pxVariableList, TraceUnsignedBaseType_t);
 8004726:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	1d19      	adds	r1, r3, #4
 800472c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800472e:	6011      	str	r1, [r2, #0]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	623b      	str	r3, [r7, #32]
			uxParam3 = va_arg(*pxVariableList, TraceUnsignedBaseType_t);
 8004734:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	1d19      	adds	r1, r3, #4
 800473a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800473c:	6011      	str	r1, [r2, #0]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	61fb      	str	r3, [r7, #28]
			uxParam4 = va_arg(*pxVariableList, TraceUnsignedBaseType_t);
 8004742:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	1d19      	adds	r1, r3, #4
 8004748:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800474a:	6011      	str	r1, [r2, #0]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	61bb      	str	r3, [r7, #24]
			xResult = xTraceEventCreateData5(
 8004750:	68f9      	ldr	r1, [r7, #12]
 8004752:	6a3c      	ldr	r4, [r7, #32]
 8004754:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004756:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	9303      	str	r3, [sp, #12]
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	9302      	str	r3, [sp, #8]
 8004760:	69bb      	ldr	r3, [r7, #24]
 8004762:	9301      	str	r3, [sp, #4]
 8004764:	69fb      	ldr	r3, [r7, #28]
 8004766:	9300      	str	r3, [sp, #0]
 8004768:	0023      	movs	r3, r4
 800476a:	f7ff fabf 	bl	8003cec <xTraceEventCreateData5>
 800476e:	0003      	movs	r3, r0
 8004770:	62fb      	str	r3, [r7, #44]	@ 0x2c
				uxParam3,
				uxParam4,
				(TraceUnsignedBaseType_t*)szFormat,
				uiLength
			);
			break;
 8004772:	e039      	b.n	80047e8 <prvTraceVPrintF+0x1e4>
		case 5:
			uxParam1 = va_arg(*pxVariableList, TraceUnsignedBaseType_t);
 8004774:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	1d19      	adds	r1, r3, #4
 800477a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800477c:	6011      	str	r1, [r2, #0]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	627b      	str	r3, [r7, #36]	@ 0x24
			uxParam2 = va_arg(*pxVariableList, TraceUnsignedBaseType_t);
 8004782:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	1d19      	adds	r1, r3, #4
 8004788:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800478a:	6011      	str	r1, [r2, #0]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	623b      	str	r3, [r7, #32]
			uxParam3 = va_arg(*pxVariableList, TraceUnsignedBaseType_t);
 8004790:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	1d19      	adds	r1, r3, #4
 8004796:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004798:	6011      	str	r1, [r2, #0]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	61fb      	str	r3, [r7, #28]
			uxParam4 = va_arg(*pxVariableList, TraceUnsignedBaseType_t);
 800479e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	1d19      	adds	r1, r3, #4
 80047a4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80047a6:	6011      	str	r1, [r2, #0]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	61bb      	str	r3, [r7, #24]
			uxParam5 = va_arg(*pxVariableList, TraceUnsignedBaseType_t);
 80047ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	1d19      	adds	r1, r3, #4
 80047b2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80047b4:	6011      	str	r1, [r2, #0]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	617b      	str	r3, [r7, #20]
			xResult = xTraceEventCreateData6(
 80047ba:	68f9      	ldr	r1, [r7, #12]
 80047bc:	6a3c      	ldr	r4, [r7, #32]
 80047be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	9304      	str	r3, [sp, #16]
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	9303      	str	r3, [sp, #12]
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	9302      	str	r3, [sp, #8]
 80047ce:	69bb      	ldr	r3, [r7, #24]
 80047d0:	9301      	str	r3, [sp, #4]
 80047d2:	69fb      	ldr	r3, [r7, #28]
 80047d4:	9300      	str	r3, [sp, #0]
 80047d6:	0023      	movs	r3, r4
 80047d8:	f7ff fb26 	bl	8003e28 <xTraceEventCreateData6>
 80047dc:	0003      	movs	r3, r0
 80047de:	62fb      	str	r3, [r7, #44]	@ 0x2c
				uxParam4,
				uxParam5,
				(TraceUnsignedBaseType_t*)szFormat,
				uiLength
			);
			break;
 80047e0:	e002      	b.n	80047e8 <prvTraceVPrintF+0x1e4>
		default:
			xResult = TRC_FAIL;
 80047e2:	2301      	movs	r3, #1
 80047e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 80047e6:	46c0      	nop			@ (mov r8, r8)
	}

	return xResult;
 80047e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80047ea:	0018      	movs	r0, r3
 80047ec:	46bd      	mov	sp, r7
 80047ee:	b00d      	add	sp, #52	@ 0x34
 80047f0:	bd90      	pop	{r4, r7, pc}
 80047f2:	46c0      	nop			@ (mov r8, r8)
 80047f4:	20002274 	.word	0x20002274
 80047f8:	080061e4 	.word	0x080061e4
 80047fc:	0800641c 	.word	0x0800641c

08004800 <xTraceStackMonitorInitialize>:
#endif

static TraceStackMonitorData_t* pxStackMonitor TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceStackMonitorInitialize(TraceStackMonitorData_t *pxBuffer)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b084      	sub	sp, #16
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
	uint32_t i;
	
	/* This should never fail */
	TRC_ASSERT(pxBuffer != 0);

	pxStackMonitor = pxBuffer;
 8004808:	4b10      	ldr	r3, [pc, #64]	@ (800484c <xTraceStackMonitorInitialize+0x4c>)
 800480a:	687a      	ldr	r2, [r7, #4]
 800480c:	601a      	str	r2, [r3, #0]

	pxStackMonitor->uxEntryCount = 0;
 800480e:	4b0f      	ldr	r3, [pc, #60]	@ (800484c <xTraceStackMonitorInitialize+0x4c>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	2200      	movs	r2, #0
 8004814:	651a      	str	r2, [r3, #80]	@ 0x50

	for (i = 0; i < (TRC_CFG_STACK_MONITOR_MAX_TASKS); i++)
 8004816:	2300      	movs	r3, #0
 8004818:	60fb      	str	r3, [r7, #12]
 800481a:	e008      	b.n	800482e <xTraceStackMonitorInitialize+0x2e>
	{
		pxStackMonitor->xEntries[i].pvTask = 0;
 800481c:	4b0b      	ldr	r3, [pc, #44]	@ (800484c <xTraceStackMonitorInitialize+0x4c>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	68fa      	ldr	r2, [r7, #12]
 8004822:	00d2      	lsls	r2, r2, #3
 8004824:	2100      	movs	r1, #0
 8004826:	50d1      	str	r1, [r2, r3]
	for (i = 0; i < (TRC_CFG_STACK_MONITOR_MAX_TASKS); i++)
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	3301      	adds	r3, #1
 800482c:	60fb      	str	r3, [r7, #12]
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	2b09      	cmp	r3, #9
 8004832:	d9f3      	bls.n	800481c <xTraceStackMonitorInitialize+0x1c>
	}
	
	xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_STACK_MONITOR);
 8004834:	4b06      	ldr	r3, [pc, #24]	@ (8004850 <xTraceStackMonitorInitialize+0x50>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	2280      	movs	r2, #128	@ 0x80
 800483a:	0252      	lsls	r2, r2, #9
 800483c:	431a      	orrs	r2, r3
 800483e:	4b04      	ldr	r3, [pc, #16]	@ (8004850 <xTraceStackMonitorInitialize+0x50>)
 8004840:	601a      	str	r2, [r3, #0]

	return TRC_SUCCESS;
 8004842:	2300      	movs	r3, #0
}
 8004844:	0018      	movs	r0, r3
 8004846:	46bd      	mov	sp, r7
 8004848:	b004      	add	sp, #16
 800484a:	bd80      	pop	{r7, pc}
 800484c:	20002278 	.word	0x20002278
 8004850:	20003060 	.word	0x20003060

08004854 <xTraceStackMonitorAdd>:

traceResult xTraceStackMonitorAdd(void *pvTask)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b088      	sub	sp, #32
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
	TraceUnsignedBaseType_t uxLowMark = 0;
 800485c:	2300      	movs	r3, #0
 800485e:	60bb      	str	r3, [r7, #8]
	TRACE_ALLOC_CRITICAL_SECTION();
	
	/* This should never fail */
	TRC_ASSERT(xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_STACK_MONITOR));

	if (pvTask == 0)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d101      	bne.n	800486a <xTraceStackMonitorAdd+0x16>
	{
		/* We don't add null addresses */
		return TRC_FAIL;
 8004866:	2301      	movs	r3, #1
 8004868:	e041      	b.n	80048ee <xTraceStackMonitorAdd+0x9a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800486a:	f3ef 8310 	mrs	r3, PRIMASK
 800486e:	617b      	str	r3, [r7, #20]
  return(result);
 8004870:	697b      	ldr	r3, [r7, #20]
	}
	
	TRACE_ENTER_CRITICAL_SECTION();
 8004872:	61fb      	str	r3, [r7, #28]
 8004874:	2301      	movs	r3, #1
 8004876:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004878:	69bb      	ldr	r3, [r7, #24]
 800487a:	f383 8810 	msr	PRIMASK, r3
}
 800487e:	46c0      	nop			@ (mov r8, r8)

	if (pxStackMonitor->uxEntryCount >= (TRC_CFG_STACK_MONITOR_MAX_TASKS))
 8004880:	4b1d      	ldr	r3, [pc, #116]	@ (80048f8 <xTraceStackMonitorAdd+0xa4>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004886:	2b09      	cmp	r3, #9
 8004888:	d90a      	bls.n	80048a0 <xTraceStackMonitorAdd+0x4c>
	{
		xTraceDiagnosticsIncrease(TRC_DIAGNOSTICS_STACK_MONITOR_NO_SLOTS);
 800488a:	2003      	movs	r0, #3
 800488c:	f7fe f994 	bl	8002bb8 <xTraceDiagnosticsIncrease>
 8004890:	69fb      	ldr	r3, [r7, #28]
 8004892:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004894:	693b      	ldr	r3, [r7, #16]
 8004896:	f383 8810 	msr	PRIMASK, r3
}
 800489a:	46c0      	nop			@ (mov r8, r8)
		
		TRACE_EXIT_CRITICAL_SECTION();
		
		return TRC_FAIL;
 800489c:	2301      	movs	r3, #1
 800489e:	e026      	b.n	80048ee <xTraceStackMonitorAdd+0x9a>
	}

	if (xTraceKernelPortGetUnusedStack(pvTask, &uxLowMark) == TRC_SUCCESS)
 80048a0:	2308      	movs	r3, #8
 80048a2:	18fa      	adds	r2, r7, r3
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	0011      	movs	r1, r2
 80048a8:	0018      	movs	r0, r3
 80048aa:	f7ff fc11 	bl	80040d0 <xTraceKernelPortGetUnusedStack>
 80048ae:	1e03      	subs	r3, r0, #0
 80048b0:	d116      	bne.n	80048e0 <xTraceStackMonitorAdd+0x8c>
	{
		pxStackMonitor->xEntries[pxStackMonitor->uxEntryCount].pvTask = pvTask;
 80048b2:	4b11      	ldr	r3, [pc, #68]	@ (80048f8 <xTraceStackMonitorAdd+0xa4>)
 80048b4:	681a      	ldr	r2, [r3, #0]
 80048b6:	4b10      	ldr	r3, [pc, #64]	@ (80048f8 <xTraceStackMonitorAdd+0xa4>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048bc:	00db      	lsls	r3, r3, #3
 80048be:	6879      	ldr	r1, [r7, #4]
 80048c0:	5099      	str	r1, [r3, r2]
		pxStackMonitor->xEntries[pxStackMonitor->uxEntryCount].uxPreviousLowWaterMark = uxLowMark;
 80048c2:	4b0d      	ldr	r3, [pc, #52]	@ (80048f8 <xTraceStackMonitorAdd+0xa4>)
 80048c4:	6819      	ldr	r1, [r3, #0]
 80048c6:	4b0c      	ldr	r3, [pc, #48]	@ (80048f8 <xTraceStackMonitorAdd+0xa4>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048cc:	68ba      	ldr	r2, [r7, #8]
 80048ce:	00db      	lsls	r3, r3, #3
 80048d0:	18cb      	adds	r3, r1, r3
 80048d2:	3304      	adds	r3, #4
 80048d4:	601a      	str	r2, [r3, #0]

		pxStackMonitor->uxEntryCount++;
 80048d6:	4b08      	ldr	r3, [pc, #32]	@ (80048f8 <xTraceStackMonitorAdd+0xa4>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80048dc:	3201      	adds	r2, #1
 80048de:	651a      	str	r2, [r3, #80]	@ 0x50
 80048e0:	69fb      	ldr	r3, [r7, #28]
 80048e2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	f383 8810 	msr	PRIMASK, r3
}
 80048ea:	46c0      	nop			@ (mov r8, r8)
	}
	
	TRACE_EXIT_CRITICAL_SECTION();

	return TRC_SUCCESS;
 80048ec:	2300      	movs	r3, #0
}
 80048ee:	0018      	movs	r0, r3
 80048f0:	46bd      	mov	sp, r7
 80048f2:	b008      	add	sp, #32
 80048f4:	bd80      	pop	{r7, pc}
 80048f6:	46c0      	nop			@ (mov r8, r8)
 80048f8:	20002278 	.word	0x20002278

080048fc <xTraceStackMonitorReport>:

	return TRC_SUCCESS;
}

traceResult xTraceStackMonitorReport(void)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b084      	sub	sp, #16
 8004900:	af00      	add	r7, sp, #0
	TraceUnsignedBaseType_t uxLowWaterMark = 0;
 8004902:	2300      	movs	r3, #0
 8004904:	603b      	str	r3, [r7, #0]
#if (TRC_CFG_ALLOW_TASK_DELETE == 1)
	TRACE_ENTER_CRITICAL_SECTION();
#endif

	/* Never report more than there are entries */
	uxToReport = TRC_CFG_STACK_MONITOR_MAX_REPORTS <= pxStackMonitor->uxEntryCount ? TRC_CFG_STACK_MONITOR_MAX_REPORTS : pxStackMonitor->uxEntryCount;
 8004906:	4b27      	ldr	r3, [pc, #156]	@ (80049a4 <xTraceStackMonitorReport+0xa8>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800490c:	1e5a      	subs	r2, r3, #1
 800490e:	4193      	sbcs	r3, r2
 8004910:	b2db      	uxtb	r3, r3
 8004912:	60bb      	str	r3, [r7, #8]

	for (i = 0; i < uxToReport; i++)
 8004914:	2300      	movs	r3, #0
 8004916:	60fb      	str	r3, [r7, #12]
 8004918:	e03b      	b.n	8004992 <xTraceStackMonitorReport+0x96>
	{
		/* If uiCurrentIndex is too large, reset it */
		uiCurrentIndex = uiCurrentIndex < pxStackMonitor->uxEntryCount ? uiCurrentIndex : 0;
 800491a:	4b22      	ldr	r3, [pc, #136]	@ (80049a4 <xTraceStackMonitorReport+0xa8>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004920:	4b21      	ldr	r3, [pc, #132]	@ (80049a8 <xTraceStackMonitorReport+0xac>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	429a      	cmp	r2, r3
 8004926:	d902      	bls.n	800492e <xTraceStackMonitorReport+0x32>
 8004928:	4b1f      	ldr	r3, [pc, #124]	@ (80049a8 <xTraceStackMonitorReport+0xac>)
 800492a:	681a      	ldr	r2, [r3, #0]
 800492c:	e000      	b.n	8004930 <xTraceStackMonitorReport+0x34>
 800492e:	2200      	movs	r2, #0
 8004930:	4b1d      	ldr	r3, [pc, #116]	@ (80049a8 <xTraceStackMonitorReport+0xac>)
 8004932:	601a      	str	r2, [r3, #0]
		
		pxStackMonitorEntry = &pxStackMonitor->xEntries[uiCurrentIndex];
 8004934:	4b1b      	ldr	r3, [pc, #108]	@ (80049a4 <xTraceStackMonitorReport+0xa8>)
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	4b1b      	ldr	r3, [pc, #108]	@ (80049a8 <xTraceStackMonitorReport+0xac>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	00db      	lsls	r3, r3, #3
 800493e:	18d3      	adds	r3, r2, r3
 8004940:	607b      	str	r3, [r7, #4]

		if (xTraceKernelPortGetUnusedStack(pxStackMonitorEntry->pvTask, &uxLowWaterMark) != TRC_SUCCESS)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	003a      	movs	r2, r7
 8004948:	0011      	movs	r1, r2
 800494a:	0018      	movs	r0, r3
 800494c:	f7ff fbc0 	bl	80040d0 <xTraceKernelPortGetUnusedStack>
 8004950:	1e03      	subs	r3, r0, #0
 8004952:	d005      	beq.n	8004960 <xTraceStackMonitorReport+0x64>
		{
			uiCurrentIndex++;
 8004954:	4b14      	ldr	r3, [pc, #80]	@ (80049a8 <xTraceStackMonitorReport+0xac>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	1c5a      	adds	r2, r3, #1
 800495a:	4b13      	ldr	r3, [pc, #76]	@ (80049a8 <xTraceStackMonitorReport+0xac>)
 800495c:	601a      	str	r2, [r3, #0]
			continue;
 800495e:	e015      	b.n	800498c <xTraceStackMonitorReport+0x90>
		}

		if (uxLowWaterMark < pxStackMonitorEntry->uxPreviousLowWaterMark)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	685a      	ldr	r2, [r3, #4]
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	429a      	cmp	r2, r3
 8004968:	d902      	bls.n	8004970 <xTraceStackMonitorReport+0x74>
		{
			pxStackMonitorEntry->uxPreviousLowWaterMark = uxLowWaterMark;
 800496a:	683a      	ldr	r2, [r7, #0]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	605a      	str	r2, [r3, #4]
		}

		xTraceEventCreate2(PSF_EVENT_UNUSED_STACK, (TraceUnsignedBaseType_t)pxStackMonitorEntry->pvTask, pxStackMonitorEntry->uxPreviousLowWaterMark);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	0019      	movs	r1, r3
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	001a      	movs	r2, r3
 800497c:	20eb      	movs	r0, #235	@ 0xeb
 800497e:	f7fe fd0f 	bl	80033a0 <xTraceEventCreate2>

		uiCurrentIndex++;
 8004982:	4b09      	ldr	r3, [pc, #36]	@ (80049a8 <xTraceStackMonitorReport+0xac>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	1c5a      	adds	r2, r3, #1
 8004988:	4b07      	ldr	r3, [pc, #28]	@ (80049a8 <xTraceStackMonitorReport+0xac>)
 800498a:	601a      	str	r2, [r3, #0]
	for (i = 0; i < uxToReport; i++)
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	3301      	adds	r3, #1
 8004990:	60fb      	str	r3, [r7, #12]
 8004992:	68fa      	ldr	r2, [r7, #12]
 8004994:	68bb      	ldr	r3, [r7, #8]
 8004996:	429a      	cmp	r2, r3
 8004998:	d3bf      	bcc.n	800491a <xTraceStackMonitorReport+0x1e>

#if (TRC_CFG_ALLOW_TASK_DELETE == 1)
	TRACE_EXIT_CRITICAL_SECTION();
#endif

	return TRC_SUCCESS;
 800499a:	2300      	movs	r3, #0
}
 800499c:	0018      	movs	r0, r3
 800499e:	46bd      	mov	sp, r7
 80049a0:	b004      	add	sp, #16
 80049a2:	bd80      	pop	{r7, pc}
 80049a4:	20002278 	.word	0x20002278
 80049a8:	2000227c 	.word	0x2000227c

080049ac <xTraceStaticBufferInitialize>:
#if (TRC_USE_TRACEALYZER_RECORDER == 1) && (TRC_CFG_RECORDER_MODE == TRC_RECORDER_MODE_STREAMING)

TraceStaticBufferTable_t *pxTraceStaticBufferTable TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceStaticBufferInitialize(TraceStaticBufferTable_t *pxBuffer)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b082      	sub	sp, #8
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
	/* This should never fail */
	TRC_ASSERT(pxBuffer != (void*)0);

	pxTraceStaticBufferTable = pxBuffer;
 80049b4:	4b07      	ldr	r3, [pc, #28]	@ (80049d4 <xTraceStaticBufferInitialize+0x28>)
 80049b6:	687a      	ldr	r2, [r7, #4]
 80049b8:	601a      	str	r2, [r3, #0]

	xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_STATIC_BUFFER);
 80049ba:	4b07      	ldr	r3, [pc, #28]	@ (80049d8 <xTraceStaticBufferInitialize+0x2c>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	2280      	movs	r2, #128	@ 0x80
 80049c0:	02d2      	lsls	r2, r2, #11
 80049c2:	431a      	orrs	r2, r3
 80049c4:	4b04      	ldr	r3, [pc, #16]	@ (80049d8 <xTraceStaticBufferInitialize+0x2c>)
 80049c6:	601a      	str	r2, [r3, #0]
	
	return TRC_SUCCESS;
 80049c8:	2300      	movs	r3, #0
}
 80049ca:	0018      	movs	r0, r3
 80049cc:	46bd      	mov	sp, r7
 80049ce:	b002      	add	sp, #8
 80049d0:	bd80      	pop	{r7, pc}
 80049d2:	46c0      	nop			@ (mov r8, r8)
 80049d4:	20002280 	.word	0x20002280
 80049d8:	20003060 	.word	0x20003060

080049dc <xTraceInitialize>:
* trace recorder can be enabled, at which point make sure to call this function
* as early as possible.
* See TRC_CFG_RECORDER_DATA_INIT in trcConfig.h.
******************************************************************************/
traceResult xTraceInitialize(void)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b082      	sub	sp, #8
 80049e0:	af00      	add	r7, sp, #0
	TRC_ASSERT_EQUAL_SIZE(TraceUnsignedBaseType_t, TraceBaseType_t);

	/* TraceUnsignedBaseType_t is used to store handles (addresses) */
	TRC_ASSERT_EQUAL_SIZE(TraceUnsignedBaseType_t, TraceHandleBaseType_t);
	
	if (RecorderInitialized != 0u)
 80049e2:	4b80      	ldr	r3, [pc, #512]	@ (8004be4 <xTraceInitialize+0x208>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d001      	beq.n	80049ee <xTraceInitialize+0x12>
	{
		return TRC_SUCCESS;
 80049ea:	2300      	movs	r3, #0
 80049ec:	e0f5      	b.n	8004bda <xTraceInitialize+0x1fe>
	}

	TRC_PORT_SPECIFIC_INIT();
#if (TRC_CFG_RECORDER_BUFFER_ALLOCATION == TRC_RECORDER_BUFFER_ALLOCATION_STATIC)
	pxTraceRecorderData = &xRecorderData;
 80049ee:	4b7e      	ldr	r3, [pc, #504]	@ (8004be8 <xTraceInitialize+0x20c>)
 80049f0:	4a7e      	ldr	r2, [pc, #504]	@ (8004bec <xTraceInitialize+0x210>)
 80049f2:	601a      	str	r2, [r3, #0]
	/* Allocate data */
	pxTraceRecorderData = TRC_KERNEL_PORT_HEAP_MALLOC(sizeof(TraceRecorderData_t));
#endif

	/* These are set on init so they aren't overwritten by late initialization values. */
	pxTraceRecorderData->uiSessionCounter = 0u;
 80049f4:	4b7c      	ldr	r3, [pc, #496]	@ (8004be8 <xTraceInitialize+0x20c>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	2200      	movs	r2, #0
 80049fa:	601a      	str	r2, [r3, #0]
	pxTraceRecorderData->uiRecorderEnabled = 0u;
 80049fc:	4b7a      	ldr	r3, [pc, #488]	@ (8004be8 <xTraceInitialize+0x20c>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	2200      	movs	r2, #0
 8004a02:	605a      	str	r2, [r3, #4]
	
	for (i = 0; i < TRC_CFG_CORE_COUNT; i++)
 8004a04:	2300      	movs	r3, #0
 8004a06:	607b      	str	r3, [r7, #4]
 8004a08:	e009      	b.n	8004a1e <xTraceInitialize+0x42>
	{
		pxTraceRecorderData->uxTraceSystemStates[i] = (TraceUnsignedBaseType_t)TRC_STATE_IN_STARTUP;
 8004a0a:	4b77      	ldr	r3, [pc, #476]	@ (8004be8 <xTraceInitialize+0x20c>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	687a      	ldr	r2, [r7, #4]
 8004a10:	3202      	adds	r2, #2
 8004a12:	0092      	lsls	r2, r2, #2
 8004a14:	2100      	movs	r1, #0
 8004a16:	50d1      	str	r1, [r2, r3]
	for (i = 0; i < TRC_CFG_CORE_COUNT; i++)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	3301      	adds	r3, #1
 8004a1c:	607b      	str	r3, [r7, #4]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d0f2      	beq.n	8004a0a <xTraceInitialize+0x2e>
	}
	
	/*cstat !MISRAC2004-13.7_b Suppress always false check*/
	if (xTraceEntryIndexTableInitialize(&pxTraceRecorderData->xEntryIndexTableBuffer) == TRC_FAIL)
 8004a24:	4b70      	ldr	r3, [pc, #448]	@ (8004be8 <xTraceInitialize+0x20c>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	3314      	adds	r3, #20
 8004a2a:	0018      	movs	r0, r3
 8004a2c:	f7fe f936 	bl	8002c9c <xTraceEntryIndexTableInitialize>
 8004a30:	0003      	movs	r3, r0
 8004a32:	2b01      	cmp	r3, #1
 8004a34:	d101      	bne.n	8004a3a <xTraceInitialize+0x5e>
	{
		return TRC_FAIL;
 8004a36:	2301      	movs	r3, #1
 8004a38:	e0cf      	b.n	8004bda <xTraceInitialize+0x1fe>
	}

#if (TRC_EXTERNAL_BUFFERS == 0)
	if (xTraceHeaderInitialize(&pxTraceRecorderData->xHeaderBuffer) == TRC_FAIL)
 8004a3a:	4b6b      	ldr	r3, [pc, #428]	@ (8004be8 <xTraceInitialize+0x20c>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	332c      	adds	r3, #44	@ 0x2c
 8004a40:	0018      	movs	r0, r3
 8004a42:	f000 f8e5 	bl	8004c10 <xTraceHeaderInitialize>
 8004a46:	0003      	movs	r3, r0
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	d101      	bne.n	8004a50 <xTraceInitialize+0x74>
	{
		return TRC_FAIL;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	e0c4      	b.n	8004bda <xTraceInitialize+0x1fe>
	}

	if (xTraceEntryTableInitialize(&pxTraceRecorderData->xEntryTable) == TRC_FAIL)
 8004a50:	4b65      	ldr	r3, [pc, #404]	@ (8004be8 <xTraceInitialize+0x20c>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	334c      	adds	r3, #76	@ 0x4c
 8004a56:	0018      	movs	r0, r3
 8004a58:	f7fe f930 	bl	8002cbc <xTraceEntryTableInitialize>
 8004a5c:	0003      	movs	r3, r0
 8004a5e:	2b01      	cmp	r3, #1
 8004a60:	d101      	bne.n	8004a66 <xTraceInitialize+0x8a>
	{
		return TRC_FAIL;
 8004a62:	2301      	movs	r3, #1
 8004a64:	e0b9      	b.n	8004bda <xTraceInitialize+0x1fe>
	}

	if (xTraceTimestampInitialize(&pxTraceRecorderData->xTimestampBuffer) == TRC_FAIL)
 8004a66:	4b60      	ldr	r3, [pc, #384]	@ (8004be8 <xTraceInitialize+0x20c>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	22a6      	movs	r2, #166	@ 0xa6
 8004a6c:	0092      	lsls	r2, r2, #2
 8004a6e:	4694      	mov	ip, r2
 8004a70:	4463      	add	r3, ip
 8004a72:	0018      	movs	r0, r3
 8004a74:	f000 fc3a 	bl	80052ec <xTraceTimestampInitialize>
 8004a78:	0003      	movs	r3, r0
 8004a7a:	2b01      	cmp	r3, #1
 8004a7c:	d101      	bne.n	8004a82 <xTraceInitialize+0xa6>
	{
		return TRC_FAIL;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e0ab      	b.n	8004bda <xTraceInitialize+0x1fe>
	}
#endif
	
	if (xTraceCounterInitialize(&pxTraceRecorderData->xCounterBuffer) == TRC_FAIL)
 8004a82:	4b59      	ldr	r3, [pc, #356]	@ (8004be8 <xTraceInitialize+0x20c>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	22dd      	movs	r2, #221	@ 0xdd
 8004a88:	0112      	lsls	r2, r2, #4
 8004a8a:	4694      	mov	ip, r2
 8004a8c:	4463      	add	r3, ip
 8004a8e:	0018      	movs	r0, r3
 8004a90:	f7fe f834 	bl	8002afc <xTraceCounterInitialize>
 8004a94:	0003      	movs	r3, r0
 8004a96:	2b01      	cmp	r3, #1
 8004a98:	d101      	bne.n	8004a9e <xTraceInitialize+0xc2>
	{
		return TRC_FAIL;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e09d      	b.n	8004bda <xTraceInitialize+0x1fe>
	}

	/*cstat !MISRAC2004-13.7_b !MISRAC2012-Rule-14.3_b Suppress always false check*/
	if (xTraceStackMonitorInitialize(&pxTraceRecorderData->xStackMonitorBuffer) == TRC_FAIL)
 8004a9e:	4b52      	ldr	r3, [pc, #328]	@ (8004be8 <xTraceInitialize+0x20c>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a53      	ldr	r2, [pc, #332]	@ (8004bf0 <xTraceInitialize+0x214>)
 8004aa4:	4694      	mov	ip, r2
 8004aa6:	4463      	add	r3, ip
 8004aa8:	0018      	movs	r0, r3
 8004aaa:	f7ff fea9 	bl	8004800 <xTraceStackMonitorInitialize>
 8004aae:	0003      	movs	r3, r0
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	d101      	bne.n	8004ab8 <xTraceInitialize+0xdc>
	{
		return TRC_FAIL;
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	e090      	b.n	8004bda <xTraceInitialize+0x1fe>
	}

	/*cstat !MISRAC2004-13.7_b !MISRAC2012-Rule-14.3_b Suppress always false check*/
	if (xTraceStreamPortInitialize(&pxTraceRecorderData->xStreamPortBuffer) == TRC_FAIL)
 8004ab8:	4b4b      	ldr	r3, [pc, #300]	@ (8004be8 <xTraceInitialize+0x20c>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	22ad      	movs	r2, #173	@ 0xad
 8004abe:	0092      	lsls	r2, r2, #2
 8004ac0:	4694      	mov	ip, r2
 8004ac2:	4463      	add	r3, ip
 8004ac4:	0018      	movs	r0, r3
 8004ac6:	f7fd ffd5 	bl	8002a74 <xTraceStreamPortInitialize>
 8004aca:	0003      	movs	r3, r0
 8004acc:	2b01      	cmp	r3, #1
 8004ace:	d101      	bne.n	8004ad4 <xTraceInitialize+0xf8>
	{
		return TRC_FAIL;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	e082      	b.n	8004bda <xTraceInitialize+0x1fe>
	if (xTraceAssertInitialize(&pxTraceRecorderData->xAssertBuffer) == TRC_FAIL)
	{
		return TRC_FAIL;
	}

	if (xTraceDiagnosticsInitialize(&pxTraceRecorderData->xDiagnosticsBuffer) == TRC_FAIL)
 8004ad4:	4b44      	ldr	r3, [pc, #272]	@ (8004be8 <xTraceInitialize+0x20c>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a46      	ldr	r2, [pc, #280]	@ (8004bf4 <xTraceInitialize+0x218>)
 8004ada:	4694      	mov	ip, r2
 8004adc:	4463      	add	r3, ip
 8004ade:	0018      	movs	r0, r3
 8004ae0:	f7fe f828 	bl	8002b34 <xTraceDiagnosticsInitialize>
 8004ae4:	0003      	movs	r3, r0
 8004ae6:	2b01      	cmp	r3, #1
 8004ae8:	d101      	bne.n	8004aee <xTraceInitialize+0x112>
	{
		return TRC_FAIL;
 8004aea:	2301      	movs	r3, #1
 8004aec:	e075      	b.n	8004bda <xTraceInitialize+0x1fe>
	}

	/*cstat !MISRAC2004-13.7_b Suppress always false check*/
	if (xTraceExtensionInitialize(&pxTraceRecorderData->xExtensionBuffer) == TRC_FAIL)
 8004aee:	4b3e      	ldr	r3, [pc, #248]	@ (8004be8 <xTraceInitialize+0x20c>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a41      	ldr	r2, [pc, #260]	@ (8004bf8 <xTraceInitialize+0x21c>)
 8004af4:	4694      	mov	ip, r2
 8004af6:	4463      	add	r3, ip
 8004af8:	0018      	movs	r0, r3
 8004afa:	f7ff fa37 	bl	8003f6c <xTraceExtensionInitialize>
 8004afe:	0003      	movs	r3, r0
 8004b00:	2b01      	cmp	r3, #1
 8004b02:	d101      	bne.n	8004b08 <xTraceInitialize+0x12c>
	{
		return TRC_FAIL;
 8004b04:	2301      	movs	r3, #1
 8004b06:	e068      	b.n	8004bda <xTraceInitialize+0x1fe>
	}
	
	if (xTraceStaticBufferInitialize(&pxTraceRecorderData->xStaticBufferBuffer) == TRC_FAIL)
 8004b08:	4b37      	ldr	r3, [pc, #220]	@ (8004be8 <xTraceInitialize+0x20c>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a3b      	ldr	r2, [pc, #236]	@ (8004bfc <xTraceInitialize+0x220>)
 8004b0e:	4694      	mov	ip, r2
 8004b10:	4463      	add	r3, ip
 8004b12:	0018      	movs	r0, r3
 8004b14:	f7ff ff4a 	bl	80049ac <xTraceStaticBufferInitialize>
 8004b18:	0003      	movs	r3, r0
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d101      	bne.n	8004b22 <xTraceInitialize+0x146>
	{
		return TRC_FAIL;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e05b      	b.n	8004bda <xTraceInitialize+0x1fe>
	}

	if (xTraceEventInitialize(&pxTraceRecorderData->xEventDataBuffer) == TRC_FAIL)
 8004b22:	4b31      	ldr	r3, [pc, #196]	@ (8004be8 <xTraceInitialize+0x20c>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4a36      	ldr	r2, [pc, #216]	@ (8004c00 <xTraceInitialize+0x224>)
 8004b28:	4694      	mov	ip, r2
 8004b2a:	4463      	add	r3, ip
 8004b2c:	0018      	movs	r0, r3
 8004b2e:	f7fe fb99 	bl	8003264 <xTraceEventInitialize>
 8004b32:	0003      	movs	r3, r0
 8004b34:	2b01      	cmp	r3, #1
 8004b36:	d101      	bne.n	8004b3c <xTraceInitialize+0x160>
	{
		return TRC_FAIL;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	e04e      	b.n	8004bda <xTraceInitialize+0x1fe>
	}
	
	if (xTracePrintInitialize(&pxTraceRecorderData->xPrintBuffer) == TRC_FAIL)
 8004b3c:	4b2a      	ldr	r3, [pc, #168]	@ (8004be8 <xTraceInitialize+0x20c>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a30      	ldr	r2, [pc, #192]	@ (8004c04 <xTraceInitialize+0x228>)
 8004b42:	4694      	mov	ip, r2
 8004b44:	4463      	add	r3, ip
 8004b46:	0018      	movs	r0, r3
 8004b48:	f7ff fc8c 	bl	8004464 <xTracePrintInitialize>
 8004b4c:	0003      	movs	r3, r0
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d101      	bne.n	8004b56 <xTraceInitialize+0x17a>
	{
		return TRC_FAIL;
 8004b52:	2301      	movs	r3, #1
 8004b54:	e041      	b.n	8004bda <xTraceInitialize+0x1fe>
	}
	
	if (xTraceErrorInitialize(&pxTraceRecorderData->xErrorBuffer) == TRC_FAIL)
 8004b56:	4b24      	ldr	r3, [pc, #144]	@ (8004be8 <xTraceInitialize+0x20c>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	4a2b      	ldr	r2, [pc, #172]	@ (8004c08 <xTraceInitialize+0x22c>)
 8004b5c:	4694      	mov	ip, r2
 8004b5e:	4463      	add	r3, ip
 8004b60:	0018      	movs	r0, r3
 8004b62:	f7fe fa37 	bl	8002fd4 <xTraceErrorInitialize>
 8004b66:	0003      	movs	r3, r0
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	d101      	bne.n	8004b70 <xTraceInitialize+0x194>
	{
		return TRC_FAIL;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	e034      	b.n	8004bda <xTraceInitialize+0x1fe>
	}

	if (xTraceISRInitialize(&pxTraceRecorderData->xISRBuffer) == TRC_FAIL)
 8004b70:	4b1d      	ldr	r3, [pc, #116]	@ (8004be8 <xTraceInitialize+0x20c>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	22d3      	movs	r2, #211	@ 0xd3
 8004b76:	0112      	lsls	r2, r2, #4
 8004b78:	4694      	mov	ip, r2
 8004b7a:	4463      	add	r3, ip
 8004b7c:	0018      	movs	r0, r3
 8004b7e:	f7ff fa69 	bl	8004054 <xTraceISRInitialize>
 8004b82:	0003      	movs	r3, r0
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	d101      	bne.n	8004b8c <xTraceInitialize+0x1b0>
	{
		return TRC_FAIL;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	e026      	b.n	8004bda <xTraceInitialize+0x1fe>
	}

	if (xTraceTaskInitialize(&pxTraceRecorderData->xTaskInfoBuffer) == TRC_FAIL)
 8004b8c:	4b16      	ldr	r3, [pc, #88]	@ (8004be8 <xTraceInitialize+0x20c>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	22d6      	movs	r2, #214	@ 0xd6
 8004b92:	0112      	lsls	r2, r2, #4
 8004b94:	4694      	mov	ip, r2
 8004b96:	4463      	add	r3, ip
 8004b98:	0018      	movs	r0, r3
 8004b9a:	f000 fb33 	bl	8005204 <xTraceTaskInitialize>
 8004b9e:	0003      	movs	r3, r0
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d101      	bne.n	8004ba8 <xTraceInitialize+0x1cc>
	{
		return TRC_FAIL;
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	e018      	b.n	8004bda <xTraceInitialize+0x1fe>
	}

	/*cstat !MISRAC2004-13.7_b !MISRAC2012-Rule-14.3_b Suppress always false check*/
	if (xTraceKernelPortInitialize(&pxTraceRecorderData->xKernelPortBuffer) == TRC_FAIL)
 8004ba8:	4b0f      	ldr	r3, [pc, #60]	@ (8004be8 <xTraceInitialize+0x20c>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a17      	ldr	r2, [pc, #92]	@ (8004c0c <xTraceInitialize+0x230>)
 8004bae:	4694      	mov	ip, r2
 8004bb0:	4463      	add	r3, ip
 8004bb2:	0018      	movs	r0, r3
 8004bb4:	f7ff fa9e 	bl	80040f4 <xTraceKernelPortInitialize>
 8004bb8:	0003      	movs	r3, r0
 8004bba:	2b01      	cmp	r3, #1
 8004bbc:	d101      	bne.n	8004bc2 <xTraceInitialize+0x1e6>
	{
		return TRC_FAIL;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e00b      	b.n	8004bda <xTraceInitialize+0x1fe>
	}

	pxTraceRecorderData->reserved = 0xFFFFFFFFUL;
 8004bc2:	4b09      	ldr	r3, [pc, #36]	@ (8004be8 <xTraceInitialize+0x20c>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	4252      	negs	r2, r2
 8004bca:	60da      	str	r2, [r3, #12]

	(void)xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_CORE);
 8004bcc:	4b05      	ldr	r3, [pc, #20]	@ (8004be4 <xTraceInitialize+0x208>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	2201      	movs	r2, #1
 8004bd2:	431a      	orrs	r2, r3
 8004bd4:	4b03      	ldr	r3, [pc, #12]	@ (8004be4 <xTraceInitialize+0x208>)
 8004bd6:	601a      	str	r2, [r3, #0]

	return TRC_SUCCESS;
 8004bd8:	2300      	movs	r3, #0
}
 8004bda:	0018      	movs	r0, r3
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	b002      	add	sp, #8
 8004be0:	bd80      	pop	{r7, pc}
 8004be2:	46c0      	nop			@ (mov r8, r8)
 8004be4:	20003060 	.word	0x20003060
 8004be8:	20003058 	.word	0x20003058
 8004bec:	20002284 	.word	0x20002284
 8004bf0:	00000d64 	.word	0x00000d64
 8004bf4:	00000db8 	.word	0x00000db8
 8004bf8:	00000dcc 	.word	0x00000dcc
 8004bfc:	00000ad4 	.word	0x00000ad4
 8004c00:	00000d14 	.word	0x00000d14
 8004c04:	00000d1c 	.word	0x00000d1c
 8004c08:	00000d24 	.word	0x00000d24
 8004c0c:	00000d58 	.word	0x00000d58

08004c10 <xTraceHeaderInitialize>:

traceResult xTraceHeaderInitialize(TraceHeaderBuffer_t *pxBuffer)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b084      	sub	sp, #16
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
	uint32_t i;
	const char* platform_cfg = TRC_PLATFORM_CFG; /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
 8004c18:	4b41      	ldr	r3, [pc, #260]	@ (8004d20 <xTraceHeaderInitialize+0x110>)
 8004c1a:	60bb      	str	r3, [r7, #8]

	TRC_ASSERT_EQUAL_SIZE(TraceHeaderBuffer_t, TraceHeader_t);

	if (pxBuffer == (void*)0)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d101      	bne.n	8004c26 <xTraceHeaderInitialize+0x16>
	{
		return TRC_FAIL;
 8004c22:	2301      	movs	r3, #1
 8004c24:	e078      	b.n	8004d18 <xTraceHeaderInitialize+0x108>
	}

	if (prvVerifySizeAlignment(sizeof(TraceStreamPortBuffer_t)) == TRC_FAIL)
 8004c26:	2382      	movs	r3, #130	@ 0x82
 8004c28:	011b      	lsls	r3, r3, #4
 8004c2a:	0018      	movs	r0, r3
 8004c2c:	f000 faa4 	bl	8005178 <prvVerifySizeAlignment>
 8004c30:	0003      	movs	r3, r0
 8004c32:	2b01      	cmp	r3, #1
 8004c34:	d101      	bne.n	8004c3a <xTraceHeaderInitialize+0x2a>
	{
		/* TraceStreamPortBuffer_t size is not aligned to TraceUnsignedBaseType_t */
		return TRC_FAIL;
 8004c36:	2301      	movs	r3, #1
 8004c38:	e06e      	b.n	8004d18 <xTraceHeaderInitialize+0x108>
	}

	if (prvVerifySizeAlignment(sizeof(TraceEventDataTable_t)) == TRC_FAIL)
 8004c3a:	2008      	movs	r0, #8
 8004c3c:	f000 fa9c 	bl	8005178 <prvVerifySizeAlignment>
 8004c40:	0003      	movs	r3, r0
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	d101      	bne.n	8004c4a <xTraceHeaderInitialize+0x3a>
	{
		/* TraceEventDataTable_t size is not aligned to TraceUnsignedBaseType_t */
		return TRC_FAIL;
 8004c46:	2301      	movs	r3, #1
 8004c48:	e066      	b.n	8004d18 <xTraceHeaderInitialize+0x108>
	}

	if (prvVerifySizeAlignment(sizeof(TraceKernelPortDataBuffer_t)) == TRC_FAIL)
 8004c4a:	2008      	movs	r0, #8
 8004c4c:	f000 fa94 	bl	8005178 <prvVerifySizeAlignment>
 8004c50:	0003      	movs	r3, r0
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d101      	bne.n	8004c5a <xTraceHeaderInitialize+0x4a>
	{
		/* TraceKernelPortDataBuffer_t size is not aligned to TraceUnsignedBaseType_t */
		return TRC_FAIL;
 8004c56:	2301      	movs	r3, #1
 8004c58:	e05e      	b.n	8004d18 <xTraceHeaderInitialize+0x108>
	}

	pxHeader = (TraceHeader_t*)pxBuffer; /*cstat !MISRAC2004-11.4 !MISRAC2012-Rule-11.3 Suppress conversion between pointer types checks*/
 8004c5a:	4b32      	ldr	r3, [pc, #200]	@ (8004d24 <xTraceHeaderInitialize+0x114>)
 8004c5c:	687a      	ldr	r2, [r7, #4]
 8004c5e:	601a      	str	r2, [r3, #0]

	pxHeader->uiPSF = TRACE_PSF_ENDIANESS_IDENTIFIER;
 8004c60:	4b30      	ldr	r3, [pc, #192]	@ (8004d24 <xTraceHeaderInitialize+0x114>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a30      	ldr	r2, [pc, #192]	@ (8004d28 <xTraceHeaderInitialize+0x118>)
 8004c66:	601a      	str	r2, [r3, #0]
	pxHeader->uiVersion = TRACE_FORMAT_VERSION;
 8004c68:	4b2e      	ldr	r3, [pc, #184]	@ (8004d24 <xTraceHeaderInitialize+0x114>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	220e      	movs	r2, #14
 8004c6e:	809a      	strh	r2, [r3, #4]
	pxHeader->uiPlatform = TRACE_KERNEL_VERSION;
 8004c70:	4b2c      	ldr	r3, [pc, #176]	@ (8004d24 <xTraceHeaderInitialize+0x114>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a2d      	ldr	r2, [pc, #180]	@ (8004d2c <xTraceHeaderInitialize+0x11c>)
 8004c76:	80da      	strh	r2, [r3, #6]

	for (i = 0u; i < (uint32_t)(TRC_PLATFORM_CFG_LENGTH); i++)
 8004c78:	2300      	movs	r3, #0
 8004c7a:	60fb      	str	r3, [r7, #12]
 8004c7c:	e013      	b.n	8004ca6 <xTraceHeaderInitialize+0x96>
	{
		pxHeader->platformCfg[i] = platform_cfg[i]; /*cstat !MISRAC2004-17.4_b We need to access every character in the string*/
 8004c7e:	68ba      	ldr	r2, [r7, #8]
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	18d1      	adds	r1, r2, r3
 8004c84:	4b27      	ldr	r3, [pc, #156]	@ (8004d24 <xTraceHeaderInitialize+0x114>)
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	7809      	ldrb	r1, [r1, #0]
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	18d3      	adds	r3, r2, r3
 8004c8e:	3318      	adds	r3, #24
 8004c90:	1c0a      	adds	r2, r1, #0
 8004c92:	701a      	strb	r2, [r3, #0]
		if (platform_cfg[i] == (char)0) /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/ /*cstat !MISRAC2004-17.4_b We need to access every character in the string*/
 8004c94:	68ba      	ldr	r2, [r7, #8]
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	18d3      	adds	r3, r2, r3
 8004c9a:	781b      	ldrb	r3, [r3, #0]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d006      	beq.n	8004cae <xTraceHeaderInitialize+0x9e>
	for (i = 0u; i < (uint32_t)(TRC_PLATFORM_CFG_LENGTH); i++)
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	3301      	adds	r3, #1
 8004ca4:	60fb      	str	r3, [r7, #12]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2b07      	cmp	r3, #7
 8004caa:	d9e8      	bls.n	8004c7e <xTraceHeaderInitialize+0x6e>
 8004cac:	e000      	b.n	8004cb0 <xTraceHeaderInitialize+0xa0>
		{
			break;
 8004cae:	46c0      	nop			@ (mov r8, r8)
		}
	}
	pxHeader->uiPlatformCfgPatch = (uint16_t)TRC_PLATFORM_CFG_PATCH;
 8004cb0:	4b1c      	ldr	r3, [pc, #112]	@ (8004d24 <xTraceHeaderInitialize+0x114>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	829a      	strh	r2, [r3, #20]
	pxHeader->uiPlatformCfgMinor = (uint8_t)TRC_PLATFORM_CFG_MINOR;
 8004cb8:	4b1a      	ldr	r3, [pc, #104]	@ (8004d24 <xTraceHeaderInitialize+0x114>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	2202      	movs	r2, #2
 8004cbe:	759a      	strb	r2, [r3, #22]
	pxHeader->uiPlatformCfgMajor = (uint8_t)TRC_PLATFORM_CFG_MAJOR;
 8004cc0:	4b18      	ldr	r3, [pc, #96]	@ (8004d24 <xTraceHeaderInitialize+0x114>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	75da      	strb	r2, [r3, #23]
	pxHeader->uiNumCores = (uint32_t)TRC_CFG_CORE_COUNT;
 8004cc8:	4b16      	ldr	r3, [pc, #88]	@ (8004d24 <xTraceHeaderInitialize+0x114>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	2201      	movs	r2, #1
 8004cce:	60da      	str	r2, [r3, #12]
	
#ifdef TRC_STREAM_PORT_MULTISTREAM_SUPPORT
	pxHeader->uiNumCores |= 2 << 8;
#else
	pxHeader->uiNumCores |= 3 << 8;
 8004cd0:	4b14      	ldr	r3, [pc, #80]	@ (8004d24 <xTraceHeaderInitialize+0x114>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	68da      	ldr	r2, [r3, #12]
 8004cd6:	4b13      	ldr	r3, [pc, #76]	@ (8004d24 <xTraceHeaderInitialize+0x114>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	21c0      	movs	r1, #192	@ 0xc0
 8004cdc:	0089      	lsls	r1, r1, #2
 8004cde:	430a      	orrs	r2, r1
 8004ce0:	60da      	str	r2, [r3, #12]
#endif
	
	pxHeader->isrTailchainingThreshold = TRC_CFG_ISR_TAILCHAINING_THRESHOLD;
 8004ce2:	4b10      	ldr	r3, [pc, #64]	@ (8004d24 <xTraceHeaderInitialize+0x114>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	611a      	str	r2, [r3, #16]

	/* Lowest bit used for TRC_IRQ_PRIORITY_ORDER */
	pxHeader->uiOptions = (((uint32_t)(TRC_IRQ_PRIORITY_ORDER)) << 0);
 8004cea:	4b0e      	ldr	r3, [pc, #56]	@ (8004d24 <xTraceHeaderInitialize+0x114>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	609a      	str	r2, [r3, #8]

	/* 3rd bit used for TRC_CFG_TEST_MODE */
	pxHeader->uiOptions |= (((uint32_t)(TRC_CFG_TEST_MODE)) << 2);
 8004cf2:	4b0c      	ldr	r3, [pc, #48]	@ (8004d24 <xTraceHeaderInitialize+0x114>)
 8004cf4:	681a      	ldr	r2, [r3, #0]
 8004cf6:	4b0b      	ldr	r3, [pc, #44]	@ (8004d24 <xTraceHeaderInitialize+0x114>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	6892      	ldr	r2, [r2, #8]
 8004cfc:	609a      	str	r2, [r3, #8]

	/* 4th bit used for 64-bit*/
	if (prvIs64bit()) /* Call helper function to avoid "unreachable code" */
 8004cfe:	f000 f8e3 	bl	8004ec8 <prvIs64bit>
 8004d02:	1e03      	subs	r3, r0, #0
 8004d04:	d007      	beq.n	8004d16 <xTraceHeaderInitialize+0x106>
	{
		pxHeader->uiOptions |= (1 << 3);
 8004d06:	4b07      	ldr	r3, [pc, #28]	@ (8004d24 <xTraceHeaderInitialize+0x114>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	689a      	ldr	r2, [r3, #8]
 8004d0c:	4b05      	ldr	r3, [pc, #20]	@ (8004d24 <xTraceHeaderInitialize+0x114>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	2108      	movs	r1, #8
 8004d12:	430a      	orrs	r2, r1
 8004d14:	609a      	str	r2, [r3, #8]
	}

	return TRC_SUCCESS;
 8004d16:	2300      	movs	r3, #0
}
 8004d18:	0018      	movs	r0, r3
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	b004      	add	sp, #16
 8004d1e:	bd80      	pop	{r7, pc}
 8004d20:	080061ec 	.word	0x080061ec
 8004d24:	2000305c 	.word	0x2000305c
 8004d28:	50534600 	.word	0x50534600
 8004d2c:	00001aa1 	.word	0x00001aa1

08004d30 <xTraceEnable>:

traceResult xTraceEnable(uint32_t uiStartOption)
{
 8004d30:	b590      	push	{r4, r7, lr}
 8004d32:	b087      	sub	sp, #28
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
	TraceCommand_t xCommand = { 0 };
 8004d38:	2310      	movs	r3, #16
 8004d3a:	18fb      	adds	r3, r7, r3
 8004d3c:	0018      	movs	r0, r3
 8004d3e:	2308      	movs	r3, #8
 8004d40:	001a      	movs	r2, r3
 8004d42:	2100      	movs	r1, #0
 8004d44:	f001 f8ae 	bl	8005ea4 <memset>
	int32_t iBytes;

	if (xTraceInitialize() == TRC_FAIL)
 8004d48:	f7ff fe48 	bl	80049dc <xTraceInitialize>
 8004d4c:	0003      	movs	r3, r0
 8004d4e:	2b01      	cmp	r3, #1
 8004d50:	d101      	bne.n	8004d56 <xTraceEnable+0x26>
	{
		return TRC_FAIL;
 8004d52:	2301      	movs	r3, #1
 8004d54:	e056      	b.n	8004e04 <xTraceEnable+0xd4>
	}

	/*cstat !MISRAC2004-13.7_b !MISRAC2012-Rule-14.3_b Suppress always false check*/
	if (xTraceStreamPortOnEnable(uiStartOption) == TRC_FAIL)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	0018      	movs	r0, r3
 8004d5a:	f7fd fe9f 	bl	8002a9c <xTraceStreamPortOnEnable>
 8004d5e:	0003      	movs	r3, r0
 8004d60:	2b01      	cmp	r3, #1
 8004d62:	d101      	bne.n	8004d68 <xTraceEnable+0x38>
	{
		return TRC_FAIL;
 8004d64:	2301      	movs	r3, #1
 8004d66:	e04d      	b.n	8004e04 <xTraceEnable+0xd4>
	}

	/*cstat !MISRAC2004-13.7_b !MISRAC2012-Rule-14.3_b Suppress always false check*/
	if (xTraceKernelPortEnable() == TRC_FAIL)
 8004d68:	f7ff f9e0 	bl	800412c <xTraceKernelPortEnable>
 8004d6c:	0003      	movs	r3, r0
 8004d6e:	2b01      	cmp	r3, #1
 8004d70:	d101      	bne.n	8004d76 <xTraceEnable+0x46>
	{
		return TRC_FAIL;
 8004d72:	2301      	movs	r3, #1
 8004d74:	e046      	b.n	8004e04 <xTraceEnable+0xd4>
	}

	if (uiStartOption == TRC_START_AWAIT_HOST)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2b02      	cmp	r3, #2
 8004d7a:	d12e      	bne.n	8004dda <xTraceEnable+0xaa>
	{
		/* We keep trying to read commands from host until the recorder has been started */
		do
		{
			iBytes = 0;
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	60fb      	str	r3, [r7, #12]

			if (xTraceStreamPortReadData(&xCommand, sizeof(TraceCommand_t), (int32_t*)&iBytes) == TRC_FAIL)
 8004d80:	4b22      	ldr	r3, [pc, #136]	@ (8004e0c <xTraceEnable+0xdc>)
 8004d82:	2284      	movs	r2, #132	@ 0x84
 8004d84:	589a      	ldr	r2, [r3, r2]
 8004d86:	4b21      	ldr	r3, [pc, #132]	@ (8004e0c <xTraceEnable+0xdc>)
 8004d88:	2188      	movs	r1, #136	@ 0x88
 8004d8a:	585b      	ldr	r3, [r3, r1]
 8004d8c:	429a      	cmp	r2, r3
 8004d8e:	d00a      	beq.n	8004da6 <xTraceEnable+0x76>
 8004d90:	2310      	movs	r3, #16
 8004d92:	18fb      	adds	r3, r7, r3
 8004d94:	2208      	movs	r2, #8
 8004d96:	0019      	movs	r1, r3
 8004d98:	2001      	movs	r0, #1
 8004d9a:	f7fd fd3b 	bl	8002814 <SEGGER_RTT_Read>
 8004d9e:	0003      	movs	r3, r0
 8004da0:	60fb      	str	r3, [r7, #12]
 8004da2:	2300      	movs	r3, #0
 8004da4:	e000      	b.n	8004da8 <xTraceEnable+0x78>
 8004da6:	2300      	movs	r3, #0
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d002      	beq.n	8004db2 <xTraceEnable+0x82>
			{
				(void)xTraceWarning(TRC_WARNING_STREAM_PORT_READ);
 8004dac:	200b      	movs	r0, #11
 8004dae:	f7fe f933 	bl	8003018 <xTraceWarning>
			}

			if ((uint32_t)iBytes == sizeof(TraceCommand_t))
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	2b08      	cmp	r3, #8
 8004db6:	d10a      	bne.n	8004dce <xTraceEnable+0x9e>
			{
				if (prvIsValidCommand(&xCommand) != 0)
 8004db8:	2410      	movs	r4, #16
 8004dba:	193b      	adds	r3, r7, r4
 8004dbc:	0018      	movs	r0, r3
 8004dbe:	f000 f985 	bl	80050cc <prvIsValidCommand>
 8004dc2:	1e03      	subs	r3, r0, #0
 8004dc4:	d003      	beq.n	8004dce <xTraceEnable+0x9e>
				{
					prvProcessCommand(&xCommand);
 8004dc6:	193b      	adds	r3, r7, r4
 8004dc8:	0018      	movs	r0, r3
 8004dca:	f000 f9be 	bl	800514a <prvProcessCommand>
				}
			}
		} while (pxTraceRecorderData->uiRecorderEnabled == 0u);
 8004dce:	4b10      	ldr	r3, [pc, #64]	@ (8004e10 <xTraceEnable+0xe0>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d0d1      	beq.n	8004d7c <xTraceEnable+0x4c>
 8004dd8:	e013      	b.n	8004e02 <xTraceEnable+0xd2>
	}
	else if (uiStartOption == (uint32_t)(TRC_START))
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2b01      	cmp	r3, #1
 8004dde:	d10b      	bne.n	8004df8 <xTraceEnable+0xc8>
	{
		/* We start streaming directly - this assumes that the host interface is ready! */
		xCommand.cmdCode = CMD_SET_ACTIVE;
 8004de0:	2110      	movs	r1, #16
 8004de2:	187b      	adds	r3, r7, r1
 8004de4:	2201      	movs	r2, #1
 8004de6:	701a      	strb	r2, [r3, #0]
		xCommand.param1 = 1u;
 8004de8:	187b      	adds	r3, r7, r1
 8004dea:	2201      	movs	r2, #1
 8004dec:	705a      	strb	r2, [r3, #1]
		prvProcessCommand(&xCommand);
 8004dee:	187b      	adds	r3, r7, r1
 8004df0:	0018      	movs	r0, r3
 8004df2:	f000 f9aa 	bl	800514a <prvProcessCommand>
 8004df6:	e004      	b.n	8004e02 <xTraceEnable+0xd2>
	}
	else if (uiStartOption == TRC_START_FROM_HOST)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d001      	beq.n	8004e02 <xTraceEnable+0xd2>
	{
		/* We prepare the system to receive commands from host, but let system resume execution until that happens */
	}
	else
	{
		return TRC_FAIL;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	e000      	b.n	8004e04 <xTraceEnable+0xd4>
	}

	return TRC_SUCCESS;
 8004e02:	2300      	movs	r3, #0
}
 8004e04:	0018      	movs	r0, r3
 8004e06:	46bd      	mov	sp, r7
 8004e08:	b007      	add	sp, #28
 8004e0a:	bd90      	pop	{r4, r7, pc}
 8004e0c:	20001d94 	.word	0x20001d94
 8004e10:	20003058 	.word	0x20003058

08004e14 <xTraceDisable>:

traceResult xTraceDisable(void)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	af00      	add	r7, sp, #0
	prvSetRecorderDisabled();
 8004e18:	f000 f8b0 	bl	8004f7c <prvSetRecorderDisabled>

	(void)xTraceStreamPortOnDisable();
	
	return TRC_SUCCESS;
 8004e1c:	2300      	movs	r3, #0
}
 8004e1e:	0018      	movs	r0, r3
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}

08004e24 <xTraceTzCtrl>:
	
	return TRC_SUCCESS;
}

traceResult xTraceTzCtrl(void)
{
 8004e24:	b590      	push	{r4, r7, lr}
 8004e26:	b085      	sub	sp, #20
 8004e28:	af00      	add	r7, sp, #0
	TraceCommand_t xCommand = { 0 };
 8004e2a:	2308      	movs	r3, #8
 8004e2c:	18fb      	adds	r3, r7, r3
 8004e2e:	0018      	movs	r0, r3
 8004e30:	2308      	movs	r3, #8
 8004e32:	001a      	movs	r2, r3
 8004e34:	2100      	movs	r1, #0
 8004e36:	f001 f835 	bl	8005ea4 <memset>
	int32_t iRxBytes;
	
	do
	{
		/* Listen for new commands */
		iRxBytes = 0;
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	607b      	str	r3, [r7, #4]
		if (xTraceStreamPortReadData(&xCommand, sizeof(TraceCommand_t), &iRxBytes) == TRC_FAIL)
 8004e3e:	4b1f      	ldr	r3, [pc, #124]	@ (8004ebc <xTraceTzCtrl+0x98>)
 8004e40:	2284      	movs	r2, #132	@ 0x84
 8004e42:	589a      	ldr	r2, [r3, r2]
 8004e44:	4b1d      	ldr	r3, [pc, #116]	@ (8004ebc <xTraceTzCtrl+0x98>)
 8004e46:	2188      	movs	r1, #136	@ 0x88
 8004e48:	585b      	ldr	r3, [r3, r1]
 8004e4a:	429a      	cmp	r2, r3
 8004e4c:	d00a      	beq.n	8004e64 <xTraceTzCtrl+0x40>
 8004e4e:	2308      	movs	r3, #8
 8004e50:	18fb      	adds	r3, r7, r3
 8004e52:	2208      	movs	r2, #8
 8004e54:	0019      	movs	r1, r3
 8004e56:	2001      	movs	r0, #1
 8004e58:	f7fd fcdc 	bl	8002814 <SEGGER_RTT_Read>
 8004e5c:	0003      	movs	r3, r0
 8004e5e:	607b      	str	r3, [r7, #4]
 8004e60:	2300      	movs	r3, #0
 8004e62:	e000      	b.n	8004e66 <xTraceTzCtrl+0x42>
 8004e64:	2300      	movs	r3, #0
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d003      	beq.n	8004e72 <xTraceTzCtrl+0x4e>
		{
			/* The connection has failed, stop tracing */
			(void)xTraceDisable();
 8004e6a:	f7ff ffd3 	bl	8004e14 <xTraceDisable>

			return TRC_FAIL;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e01f      	b.n	8004eb2 <xTraceTzCtrl+0x8e>
		}

		if ((uint32_t)iRxBytes == sizeof(TraceCommand_t))
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2b08      	cmp	r3, #8
 8004e76:	d10a      	bne.n	8004e8e <xTraceTzCtrl+0x6a>
		{
			if (prvIsValidCommand(&xCommand) != 0)
 8004e78:	2408      	movs	r4, #8
 8004e7a:	193b      	adds	r3, r7, r4
 8004e7c:	0018      	movs	r0, r3
 8004e7e:	f000 f925 	bl	80050cc <prvIsValidCommand>
 8004e82:	1e03      	subs	r3, r0, #0
 8004e84:	d003      	beq.n	8004e8e <xTraceTzCtrl+0x6a>
			{
				prvProcessCommand(&xCommand); /* Start or Stop currently... */
 8004e86:	193b      	adds	r3, r7, r4
 8004e88:	0018      	movs	r0, r3
 8004e8a:	f000 f95e 	bl	800514a <prvProcessCommand>
		}

		/* If there was data sent or received (bytes != 0), loop around and repeat, if there is more data to send or receive.
		Otherwise, step out of this loop and sleep for a while. */

	} while (iRxBytes > 0);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	dcd2      	bgt.n	8004e3a <xTraceTzCtrl+0x16>

	if (xTraceIsRecorderEnabled())
 8004e94:	4b0a      	ldr	r3, [pc, #40]	@ (8004ec0 <xTraceTzCtrl+0x9c>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	2201      	movs	r2, #1
 8004e9a:	4013      	ands	r3, r2
 8004e9c:	d008      	beq.n	8004eb0 <xTraceTzCtrl+0x8c>
 8004e9e:	4b09      	ldr	r3, [pc, #36]	@ (8004ec4 <xTraceTzCtrl+0xa0>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d003      	beq.n	8004eb0 <xTraceTzCtrl+0x8c>
	{
		(void)xTraceDiagnosticsCheckStatus();
 8004ea8:	f7fd feb6 	bl	8002c18 <xTraceDiagnosticsCheckStatus>
		(void)xTraceStackMonitorReport();
 8004eac:	f7ff fd26 	bl	80048fc <xTraceStackMonitorReport>
	}

	return TRC_SUCCESS;
 8004eb0:	2300      	movs	r3, #0
}
 8004eb2:	0018      	movs	r0, r3
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	b005      	add	sp, #20
 8004eb8:	bd90      	pop	{r4, r7, pc}
 8004eba:	46c0      	nop			@ (mov r8, r8)
 8004ebc:	20001d94 	.word	0x20001d94
 8004ec0:	20003060 	.word	0x20003060
 8004ec4:	20003058 	.word	0x20003058

08004ec8 <prvIs64bit>:
/******************************************************************************/
/*** INTERNAL FUNCTIONS *******************************************************/
/******************************************************************************/

static TraceUnsignedBaseType_t prvIs64bit(void)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	af00      	add	r7, sp, #0
	return sizeof(TraceUnsignedBaseType_t) == 8;
 8004ecc:	2300      	movs	r3, #0
}
 8004ece:	0018      	movs	r0, r3
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	bd80      	pop	{r7, pc}

08004ed4 <prvSetRecorderEnabled>:

/* Internal function for starting/stopping the recorder. */
static void prvSetRecorderEnabled(void)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b086      	sub	sp, #24
 8004ed8:	af00      	add	r7, sp, #0
	TraceUnsignedBaseType_t uxTimestampFrequency = 0u;
 8004eda:	2300      	movs	r3, #0
 8004edc:	607b      	str	r3, [r7, #4]
	uint32_t uiTimestampPeriod = 0u;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	603b      	str	r3, [r7, #0]
	
	TRACE_ALLOC_CRITICAL_SECTION();
	
	if (pxTraceRecorderData->uiRecorderEnabled == 1u)
 8004ee2:	4b22      	ldr	r3, [pc, #136]	@ (8004f6c <prvSetRecorderEnabled+0x98>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	2b01      	cmp	r3, #1
 8004eea:	d03a      	beq.n	8004f62 <prvSetRecorderEnabled+0x8e>
	{
		return;
	}

	(void)xTraceTimestampGetFrequency(&uxTimestampFrequency);
 8004eec:	4b20      	ldr	r3, [pc, #128]	@ (8004f70 <prvSetRecorderEnabled+0x9c>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	607b      	str	r3, [r7, #4]
	/* If not overridden using xTraceTimestampSetFrequency(...), use default value */
	if (uxTimestampFrequency == 0u)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d104      	bne.n	8004f04 <prvSetRecorderEnabled+0x30>
	{
		(void)xTraceTimestampSetFrequency((TraceUnsignedBaseType_t)(TRC_HWTC_FREQ_HZ));
 8004efa:	4b1d      	ldr	r3, [pc, #116]	@ (8004f70 <prvSetRecorderEnabled+0x9c>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a1d      	ldr	r2, [pc, #116]	@ (8004f74 <prvSetRecorderEnabled+0xa0>)
 8004f00:	6812      	ldr	r2, [r2, #0]
 8004f02:	609a      	str	r2, [r3, #8]
	}

	(void)xTraceTimestampGetPeriod(&uiTimestampPeriod);
 8004f04:	4b1a      	ldr	r3, [pc, #104]	@ (8004f70 <prvSetRecorderEnabled+0x9c>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	603b      	str	r3, [r7, #0]
	/* If not overridden using xTraceTimestampSetPeriod(...), use default value */
	if (uiTimestampPeriod == 0u)
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d105      	bne.n	8004f1e <prvSetRecorderEnabled+0x4a>
	{
		(void)xTraceTimestampSetPeriod((TraceUnsignedBaseType_t)(TRC_HWTC_PERIOD));
 8004f12:	4b19      	ldr	r3, [pc, #100]	@ (8004f78 <prvSetRecorderEnabled+0xa4>)
 8004f14:	681a      	ldr	r2, [r3, #0]
 8004f16:	4b16      	ldr	r3, [pc, #88]	@ (8004f70 <prvSetRecorderEnabled+0x9c>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	3201      	adds	r2, #1
 8004f1c:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f1e:	f3ef 8310 	mrs	r3, PRIMASK
 8004f22:	60bb      	str	r3, [r7, #8]
  return(result);
 8004f24:	68bb      	ldr	r3, [r7, #8]
	}

	TRACE_ENTER_CRITICAL_SECTION();
 8004f26:	617b      	str	r3, [r7, #20]
 8004f28:	2301      	movs	r3, #1
 8004f2a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	f383 8810 	msr	PRIMASK, r3
}
 8004f32:	46c0      	nop			@ (mov r8, r8)
	/* If the internal event buffer is used, we must clear it */
	(void)xTraceInternalEventBufferClear();
	
	(void)xTraceStreamPortOnTraceBegin();

	prvTraceStoreHeader();
 8004f34:	f000 f846 	bl	8004fc4 <prvTraceStoreHeader>
	prvTraceStoreTimestampInfo();
 8004f38:	f000 f852 	bl	8004fe0 <prvTraceStoreTimestampInfo>
	prvTraceStoreEntryTable();
 8004f3c:	f000 f862 	bl	8005004 <prvTraceStoreEntryTable>
	prvTraceStoreStartEvent();
 8004f40:	f000 f89a 	bl	8005078 <prvTraceStoreStartEvent>

	pxTraceRecorderData->uiSessionCounter++;
 8004f44:	4b09      	ldr	r3, [pc, #36]	@ (8004f6c <prvSetRecorderEnabled+0x98>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	681a      	ldr	r2, [r3, #0]
 8004f4a:	3201      	adds	r2, #1
 8004f4c:	601a      	str	r2, [r3, #0]

	pxTraceRecorderData->uiRecorderEnabled = 1u;
 8004f4e:	4b07      	ldr	r3, [pc, #28]	@ (8004f6c <prvSetRecorderEnabled+0x98>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	2201      	movs	r2, #1
 8004f54:	605a      	str	r2, [r3, #4]
 8004f56:	697b      	ldr	r3, [r7, #20]
 8004f58:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f5a:	693b      	ldr	r3, [r7, #16]
 8004f5c:	f383 8810 	msr	PRIMASK, r3
}
 8004f60:	e000      	b.n	8004f64 <prvSetRecorderEnabled+0x90>
		return;
 8004f62:	46c0      	nop			@ (mov r8, r8)

	TRACE_EXIT_CRITICAL_SECTION();
}
 8004f64:	46bd      	mov	sp, r7
 8004f66:	b006      	add	sp, #24
 8004f68:	bd80      	pop	{r7, pc}
 8004f6a:	46c0      	nop			@ (mov r8, r8)
 8004f6c:	20003058 	.word	0x20003058
 8004f70:	20003068 	.word	0x20003068
 8004f74:	20000008 	.word	0x20000008
 8004f78:	e000e014 	.word	0xe000e014

08004f7c <prvSetRecorderDisabled>:

static void prvSetRecorderDisabled(void)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b084      	sub	sp, #16
 8004f80:	af00      	add	r7, sp, #0
	TRACE_ALLOC_CRITICAL_SECTION();

	if (pxTraceRecorderData->uiRecorderEnabled == 0u)
 8004f82:	4b0f      	ldr	r3, [pc, #60]	@ (8004fc0 <prvSetRecorderDisabled+0x44>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d014      	beq.n	8004fb6 <prvSetRecorderDisabled+0x3a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f8c:	f3ef 8310 	mrs	r3, PRIMASK
 8004f90:	603b      	str	r3, [r7, #0]
  return(result);
 8004f92:	683b      	ldr	r3, [r7, #0]
	{
		return;
	}

	TRACE_ENTER_CRITICAL_SECTION();
 8004f94:	60fb      	str	r3, [r7, #12]
 8004f96:	2301      	movs	r3, #1
 8004f98:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	f383 8810 	msr	PRIMASK, r3
}
 8004fa0:	46c0      	nop			@ (mov r8, r8)
	
	pxTraceRecorderData->uiRecorderEnabled = 0u;
 8004fa2:	4b07      	ldr	r3, [pc, #28]	@ (8004fc0 <prvSetRecorderDisabled+0x44>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	605a      	str	r2, [r3, #4]
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fae:	68bb      	ldr	r3, [r7, #8]
 8004fb0:	f383 8810 	msr	PRIMASK, r3
}
 8004fb4:	e000      	b.n	8004fb8 <prvSetRecorderDisabled+0x3c>
		return;
 8004fb6:	46c0      	nop			@ (mov r8, r8)

	(void)xTraceStreamPortOnTraceEnd();

	TRACE_EXIT_CRITICAL_SECTION();
}
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	b004      	add	sp, #16
 8004fbc:	bd80      	pop	{r7, pc}
 8004fbe:	46c0      	nop			@ (mov r8, r8)
 8004fc0:	20003058 	.word	0x20003058

08004fc4 <prvTraceStoreHeader>:

#if (TRC_EXTERNAL_BUFFERS == 0)
/* Stores the header information on Start */
static void prvTraceStoreHeader(void)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	af00      	add	r7, sp, #0
	xTraceEventCreateRawBlocking((TraceUnsignedBaseType_t*)pxHeader, sizeof(TraceHeader_t));
 8004fc8:	4b04      	ldr	r3, [pc, #16]	@ (8004fdc <prvTraceStoreHeader+0x18>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	2120      	movs	r1, #32
 8004fce:	0018      	movs	r0, r3
 8004fd0:	f7fe fb66 	bl	80036a0 <xTraceEventCreateRawBlocking>
}
 8004fd4:	46c0      	nop			@ (mov r8, r8)
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}
 8004fda:	46c0      	nop			@ (mov r8, r8)
 8004fdc:	2000305c 	.word	0x2000305c

08004fe0 <prvTraceStoreTimestampInfo>:

/* Store the Timestamp */
static void prvTraceStoreTimestampInfo(void)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	af00      	add	r7, sp, #0
	xTraceEventCreateRawBlocking((TraceUnsignedBaseType_t*)&pxTraceRecorderData->xTimestampBuffer,sizeof(TraceTimestampData_t));
 8004fe4:	4b06      	ldr	r3, [pc, #24]	@ (8005000 <prvTraceStoreTimestampInfo+0x20>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	22a6      	movs	r2, #166	@ 0xa6
 8004fea:	0092      	lsls	r2, r2, #2
 8004fec:	4694      	mov	ip, r2
 8004fee:	4463      	add	r3, ip
 8004ff0:	211c      	movs	r1, #28
 8004ff2:	0018      	movs	r0, r3
 8004ff4:	f7fe fb54 	bl	80036a0 <xTraceEventCreateRawBlocking>
}
 8004ff8:	46c0      	nop			@ (mov r8, r8)
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}
 8004ffe:	46c0      	nop			@ (mov r8, r8)
 8005000:	20003058 	.word	0x20003058

08005004 <prvTraceStoreEntryTable>:

/* Stores the entry table on Start */
static void prvTraceStoreEntryTable(void)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b088      	sub	sp, #32
 8005008:	af00      	add	r7, sp, #0
	uint32_t i = 0;
 800500a:	2300      	movs	r3, #0
 800500c:	61fb      	str	r3, [r7, #28]
	TraceEntryHandle_t xEntryHandle;
	uint32_t uiEntryCount;
	TraceUnsignedBaseType_t xHeaderData[3];
	void *pvEntryAddress;

	(void)xTraceEntryGetCount(&uiEntryCount);
 800500e:	2314      	movs	r3, #20
 8005010:	18fb      	adds	r3, r7, r3
 8005012:	0018      	movs	r0, r3
 8005014:	f7fd ff62 	bl	8002edc <xTraceEntryGetCount>

	xHeaderData[0] = (TraceUnsignedBaseType_t)uiEntryCount;
 8005018:	697a      	ldr	r2, [r7, #20]
 800501a:	2108      	movs	r1, #8
 800501c:	187b      	adds	r3, r7, r1
 800501e:	601a      	str	r2, [r3, #0]
	xHeaderData[1] = TRC_ENTRY_TABLE_SLOT_SYMBOL_SIZE;
 8005020:	187b      	adds	r3, r7, r1
 8005022:	2210      	movs	r2, #16
 8005024:	605a      	str	r2, [r3, #4]
	xHeaderData[2] = TRC_ENTRY_TABLE_STATE_COUNT;
 8005026:	187b      	adds	r3, r7, r1
 8005028:	2203      	movs	r2, #3
 800502a:	609a      	str	r2, [r3, #8]

	xTraceEventCreateRawBlocking(xHeaderData, sizeof(xHeaderData));
 800502c:	187b      	adds	r3, r7, r1
 800502e:	210c      	movs	r1, #12
 8005030:	0018      	movs	r0, r3
 8005032:	f7fe fb35 	bl	80036a0 <xTraceEventCreateRawBlocking>

	for (i = 0; i < (TRC_ENTRY_TABLE_SLOTS); i++)
 8005036:	2300      	movs	r3, #0
 8005038:	61fb      	str	r3, [r7, #28]
 800503a:	e014      	b.n	8005066 <prvTraceStoreEntryTable+0x62>
	{
		(void)xTraceEntryGetAtIndex(i, &xEntryHandle);
 800503c:	2318      	movs	r3, #24
 800503e:	18fa      	adds	r2, r7, r3
 8005040:	69fb      	ldr	r3, [r7, #28]
 8005042:	0011      	movs	r1, r2
 8005044:	0018      	movs	r0, r3
 8005046:	f7fd ff5b 	bl	8002f00 <xTraceEntryGetAtIndex>
		(void)xTraceEntryGetAddress(xEntryHandle, &pvEntryAddress);
 800504a:	69bb      	ldr	r3, [r7, #24]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	607b      	str	r3, [r7, #4]

		/* We only send used entry slots */
		if (pvEntryAddress != 0)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d004      	beq.n	8005060 <prvTraceStoreEntryTable+0x5c>
		{
			xTraceEventCreateRawBlocking((TraceUnsignedBaseType_t *) xEntryHandle, sizeof(TraceEntry_t));
 8005056:	69bb      	ldr	r3, [r7, #24]
 8005058:	2124      	movs	r1, #36	@ 0x24
 800505a:	0018      	movs	r0, r3
 800505c:	f7fe fb20 	bl	80036a0 <xTraceEventCreateRawBlocking>
	for (i = 0; i < (TRC_ENTRY_TABLE_SLOTS); i++)
 8005060:	69fb      	ldr	r3, [r7, #28]
 8005062:	3301      	adds	r3, #1
 8005064:	61fb      	str	r3, [r7, #28]
 8005066:	69fb      	ldr	r3, [r7, #28]
 8005068:	2b0f      	cmp	r3, #15
 800506a:	d9e7      	bls.n	800503c <prvTraceStoreEntryTable+0x38>
		}
	}

}
 800506c:	46c0      	nop			@ (mov r8, r8)
 800506e:	46c0      	nop			@ (mov r8, r8)
 8005070:	46bd      	mov	sp, r7
 8005072:	b008      	add	sp, #32
 8005074:	bd80      	pop	{r7, pc}
	...

08005078 <prvTraceStoreStartEvent>:
#endif /* (TRC_EXTERNAL_BUFFERS == 0) */

static void prvTraceStoreStartEvent(void)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b084      	sub	sp, #16
 800507c:	af00      	add	r7, sp, #0
	void* pvCurrentTask = (void*)0;
 800507e:	2300      	movs	r3, #0
 8005080:	60bb      	str	r3, [r7, #8]
	uint32_t i;

	TraceUnsignedBaseType_t xTraceTasks[TRC_CFG_CORE_COUNT];
	for (i = 0; i < (TRC_CFG_CORE_COUNT); i++)
 8005082:	2300      	movs	r3, #0
 8005084:	60fb      	str	r3, [r7, #12]
 8005086:	e011      	b.n	80050ac <prvTraceStoreStartEvent+0x34>
	{
		(void)xTraceTaskGetCurrentOnCore(i, &pvCurrentTask);
 8005088:	4b0f      	ldr	r3, [pc, #60]	@ (80050c8 <prvTraceStoreStartEvent+0x50>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	68fa      	ldr	r2, [r7, #12]
 800508e:	0092      	lsls	r2, r2, #2
 8005090:	58d3      	ldr	r3, [r2, r3]
 8005092:	60bb      	str	r3, [r7, #8]
		xTraceTasks[i] = (TraceUnsignedBaseType_t)pvCurrentTask;
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	001a      	movs	r2, r3
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	009b      	lsls	r3, r3, #2
 800509c:	2110      	movs	r1, #16
 800509e:	185b      	adds	r3, r3, r1
 80050a0:	19db      	adds	r3, r3, r7
 80050a2:	3b0c      	subs	r3, #12
 80050a4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < (TRC_CFG_CORE_COUNT); i++)
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	3301      	adds	r3, #1
 80050aa:	60fb      	str	r3, [r7, #12]
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d0ea      	beq.n	8005088 <prvTraceStoreStartEvent+0x10>
	}

	(void)xTraceEventCreateDataOffline0(PSF_EVENT_TRACE_START, xTraceTasks, sizeof(xTraceTasks));
 80050b2:	1d3b      	adds	r3, r7, #4
 80050b4:	2204      	movs	r2, #4
 80050b6:	0019      	movs	r1, r3
 80050b8:	2001      	movs	r0, #1
 80050ba:	f7fe fb3d 	bl	8003738 <xTraceEventCreateDataOffline0>
}
 80050be:	46c0      	nop			@ (mov r8, r8)
 80050c0:	46bd      	mov	sp, r7
 80050c2:	b004      	add	sp, #16
 80050c4:	bd80      	pop	{r7, pc}
 80050c6:	46c0      	nop			@ (mov r8, r8)
 80050c8:	20003064 	.word	0x20003064

080050cc <prvIsValidCommand>:

/* Checks if the provided command is a valid command */
static int32_t prvIsValidCommand(const TraceCommand_t* const cmd)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b084      	sub	sp, #16
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  	uint16_t checksum = (uint16_t)0xFFFFU - (uint16_t)(unsigned char)(cmd->cmdCode + /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	781a      	ldrb	r2, [r3, #0]
												cmd->param1 +
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	785b      	ldrb	r3, [r3, #1]
  	uint16_t checksum = (uint16_t)0xFFFFU - (uint16_t)(unsigned char)(cmd->cmdCode + /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
 80050dc:	18d3      	adds	r3, r2, r3
 80050de:	b2da      	uxtb	r2, r3
												cmd->param2 +
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	789b      	ldrb	r3, [r3, #2]
												cmd->param1 +
 80050e4:	18d3      	adds	r3, r2, r3
 80050e6:	b2da      	uxtb	r2, r3
												cmd->param3 +
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	78db      	ldrb	r3, [r3, #3]
												cmd->param2 +
 80050ec:	18d3      	adds	r3, r2, r3
 80050ee:	b2da      	uxtb	r2, r3
												cmd->param4 +
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	791b      	ldrb	r3, [r3, #4]
												cmd->param3 +
 80050f4:	18d3      	adds	r3, r2, r3
 80050f6:	b2da      	uxtb	r2, r3
												cmd->param5);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	795b      	ldrb	r3, [r3, #5]
  	uint16_t checksum = (uint16_t)0xFFFFU - (uint16_t)(unsigned char)(cmd->cmdCode + /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
 80050fc:	18d3      	adds	r3, r2, r3
 80050fe:	b2db      	uxtb	r3, r3
 8005100:	001a      	movs	r2, r3
 8005102:	210e      	movs	r1, #14
 8005104:	187b      	adds	r3, r7, r1
 8005106:	43d2      	mvns	r2, r2
 8005108:	801a      	strh	r2, [r3, #0]

	if (cmd->checksumMSB != (unsigned char)(checksum >> 8)) /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	79da      	ldrb	r2, [r3, #7]
 800510e:	187b      	adds	r3, r7, r1
 8005110:	881b      	ldrh	r3, [r3, #0]
 8005112:	0a1b      	lsrs	r3, r3, #8
 8005114:	b29b      	uxth	r3, r3
 8005116:	b2db      	uxtb	r3, r3
 8005118:	429a      	cmp	r2, r3
 800511a:	d001      	beq.n	8005120 <prvIsValidCommand+0x54>
	{
		return 0;
 800511c:	2300      	movs	r3, #0
 800511e:	e010      	b.n	8005142 <prvIsValidCommand+0x76>
	}

	if (cmd->checksumLSB != (unsigned char)(checksum & 0xFFU)) /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	799a      	ldrb	r2, [r3, #6]
 8005124:	230e      	movs	r3, #14
 8005126:	18fb      	adds	r3, r7, r3
 8005128:	881b      	ldrh	r3, [r3, #0]
 800512a:	b2db      	uxtb	r3, r3
 800512c:	429a      	cmp	r2, r3
 800512e:	d001      	beq.n	8005134 <prvIsValidCommand+0x68>
	{
		return 0;
 8005130:	2300      	movs	r3, #0
 8005132:	e006      	b.n	8005142 <prvIsValidCommand+0x76>
	}

	if (cmd->cmdCode > (unsigned char)(CMD_LAST_COMMAND)) /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	781b      	ldrb	r3, [r3, #0]
 8005138:	2b01      	cmp	r3, #1
 800513a:	d901      	bls.n	8005140 <prvIsValidCommand+0x74>
	{
		return 0;
 800513c:	2300      	movs	r3, #0
 800513e:	e000      	b.n	8005142 <prvIsValidCommand+0x76>
	}

	return 1;
 8005140:	2301      	movs	r3, #1
}
 8005142:	0018      	movs	r0, r3
 8005144:	46bd      	mov	sp, r7
 8005146:	b004      	add	sp, #16
 8005148:	bd80      	pop	{r7, pc}

0800514a <prvProcessCommand>:

/* Executed the received command (Start or Stop) */
static void prvProcessCommand(const TraceCommand_t* const cmd)
{
 800514a:	b580      	push	{r7, lr}
 800514c:	b082      	sub	sp, #8
 800514e:	af00      	add	r7, sp, #0
 8005150:	6078      	str	r0, [r7, #4]
  	switch(cmd->cmdCode)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	781b      	ldrb	r3, [r3, #0]
 8005156:	2b01      	cmp	r3, #1
 8005158:	d109      	bne.n	800516e <prvProcessCommand+0x24>
	{
		case CMD_SET_ACTIVE:
			if (cmd->param1 == 1u)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	785b      	ldrb	r3, [r3, #1]
 800515e:	2b01      	cmp	r3, #1
 8005160:	d102      	bne.n	8005168 <prvProcessCommand+0x1e>
			{
				prvSetRecorderEnabled();
 8005162:	f7ff feb7 	bl	8004ed4 <prvSetRecorderEnabled>
			}
			else
			{
				prvSetRecorderDisabled();
			}
		  	break;
 8005166:	e003      	b.n	8005170 <prvProcessCommand+0x26>
				prvSetRecorderDisabled();
 8005168:	f7ff ff08 	bl	8004f7c <prvSetRecorderDisabled>
		  	break;
 800516c:	e000      	b.n	8005170 <prvProcessCommand+0x26>
		default:
		  	break;
 800516e:	46c0      	nop			@ (mov r8, r8)
	}
}
 8005170:	46c0      	nop			@ (mov r8, r8)
 8005172:	46bd      	mov	sp, r7
 8005174:	b002      	add	sp, #8
 8005176:	bd80      	pop	{r7, pc}

08005178 <prvVerifySizeAlignment>:

/* Do this in function to avoid unreachable code warnings */
static traceResult prvVerifySizeAlignment(uint32_t ulSize)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b082      	sub	sp, #8
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
	return (ulSize % sizeof(TraceUnsignedBaseType_t)) == 0 ? TRC_SUCCESS : TRC_FAIL;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2203      	movs	r2, #3
 8005184:	4013      	ands	r3, r2
 8005186:	1e5a      	subs	r2, r3, #1
 8005188:	4193      	sbcs	r3, r2
 800518a:	b2db      	uxtb	r3, r3
}
 800518c:	0018      	movs	r0, r3
 800518e:	46bd      	mov	sp, r7
 8005190:	b002      	add	sp, #8
 8005192:	bd80      	pop	{r7, pc}

08005194 <xTraceStringRegister>:

#if (TRC_USE_TRACEALYZER_RECORDER == 1) && (TRC_CFG_RECORDER_MODE == TRC_RECORDER_MODE_STREAMING)

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
traceResult xTraceStringRegister(const char* szString, TraceStringHandle_t *pString)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b086      	sub	sp, #24
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
 800519c:	6039      	str	r1, [r7, #0]
	TraceEntryHandle_t xEntryHandle;
	int32_t i;
	uint32_t uiLength = 0u;
 800519e:	2300      	movs	r3, #0
 80051a0:	613b      	str	r3, [r7, #16]
	
	/* This should never fail */
	TRC_ASSERT(pString != (void*)0);

	/* We need to check this */
	if (xTraceEntryCreate(&xEntryHandle) == TRC_FAIL)
 80051a2:	230c      	movs	r3, #12
 80051a4:	18fb      	adds	r3, r7, r3
 80051a6:	0018      	movs	r0, r3
 80051a8:	f7fd fde2 	bl	8002d70 <xTraceEntryCreate>
 80051ac:	0003      	movs	r3, r0
 80051ae:	2b01      	cmp	r3, #1
 80051b0:	d101      	bne.n	80051b6 <xTraceStringRegister+0x22>
	{
		return TRC_FAIL;
 80051b2:	2301      	movs	r3, #1
 80051b4:	e022      	b.n	80051fc <xTraceStringRegister+0x68>
	}

	for (i = 0; (szString[i] != (char)0) && (i < (int32_t)(TRC_ENTRY_TABLE_SLOT_SYMBOL_SIZE)); i++) {} /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/ /*cstat !MISRAC2004-17.4_b We need to access every character in the string*/
 80051b6:	2300      	movs	r3, #0
 80051b8:	617b      	str	r3, [r7, #20]
 80051ba:	e002      	b.n	80051c2 <xTraceStringRegister+0x2e>
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	3301      	adds	r3, #1
 80051c0:	617b      	str	r3, [r7, #20]
 80051c2:	697b      	ldr	r3, [r7, #20]
 80051c4:	687a      	ldr	r2, [r7, #4]
 80051c6:	18d3      	adds	r3, r2, r3
 80051c8:	781b      	ldrb	r3, [r3, #0]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d002      	beq.n	80051d4 <xTraceStringRegister+0x40>
 80051ce:	697b      	ldr	r3, [r7, #20]
 80051d0:	2b0f      	cmp	r3, #15
 80051d2:	ddf3      	ble.n	80051bc <xTraceStringRegister+0x28>

	uiLength = (uint32_t)i;
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	613b      	str	r3, [r7, #16]

	/* The address to the available symbol table slot is the address we use */
	/* This should never fail */
	TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntrySetSymbol(xEntryHandle, szString, uiLength) == TRC_SUCCESS);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	693a      	ldr	r2, [r7, #16]
 80051dc:	6879      	ldr	r1, [r7, #4]
 80051de:	0018      	movs	r0, r3
 80051e0:	f7fd fe52 	bl	8002e88 <xTraceEntrySetSymbol>

	*pString = (TraceStringHandle_t)xEntryHandle;
 80051e4:	68fa      	ldr	r2, [r7, #12]
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	601a      	str	r2, [r3, #0]

	return xTraceEventCreateData1(PSF_EVENT_OBJ_NAME, (TraceUnsignedBaseType_t)xEntryHandle, (TraceUnsignedBaseType_t*)szString, uiLength + 1);
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	0019      	movs	r1, r3
 80051ee:	693b      	ldr	r3, [r7, #16]
 80051f0:	3301      	adds	r3, #1
 80051f2:	687a      	ldr	r2, [r7, #4]
 80051f4:	2003      	movs	r0, #3
 80051f6:	f7fe fb1d 	bl	8003834 <xTraceEventCreateData1>
 80051fa:	0003      	movs	r3, r0
}
 80051fc:	0018      	movs	r0, r3
 80051fe:	46bd      	mov	sp, r7
 8005200:	b006      	add	sp, #24
 8005202:	bd80      	pop	{r7, pc}

08005204 <xTraceTaskInitialize>:
#define TRC_TASK_STATE_INDEX_PRIORITY		0u

TraceTaskData_t* pxTraceTaskData TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceTaskInitialize(TraceTaskData_t *pxBuffer)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b084      	sub	sp, #16
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
	int32_t i;

	/* This should never fail */
	TRC_ASSERT(pxBuffer != (void*)0);

	pxTraceTaskData= pxBuffer;
 800520c:	4b0e      	ldr	r3, [pc, #56]	@ (8005248 <xTraceTaskInitialize+0x44>)
 800520e:	687a      	ldr	r2, [r7, #4]
 8005210:	601a      	str	r2, [r3, #0]

	for (i = 0; i < (TRC_CFG_CORE_COUNT); i++)
 8005212:	2300      	movs	r3, #0
 8005214:	60fb      	str	r3, [r7, #12]
 8005216:	e008      	b.n	800522a <xTraceTaskInitialize+0x26>
	{
		pxTraceTaskData->coreTasks[i] = TRACE_HANDLE_NO_TASK;  /*cstat !MISRAC2004-11.3 !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6 Suppress conversion from pointer to integer check*/
 8005218:	4b0b      	ldr	r3, [pc, #44]	@ (8005248 <xTraceTaskInitialize+0x44>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	68fa      	ldr	r2, [r7, #12]
 800521e:	0092      	lsls	r2, r2, #2
 8005220:	2102      	movs	r1, #2
 8005222:	50d1      	str	r1, [r2, r3]
	for (i = 0; i < (TRC_CFG_CORE_COUNT); i++)
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	3301      	adds	r3, #1
 8005228:	60fb      	str	r3, [r7, #12]
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2b00      	cmp	r3, #0
 800522e:	ddf3      	ble.n	8005218 <xTraceTaskInitialize+0x14>
	}

	xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_TASK);
 8005230:	4b06      	ldr	r3, [pc, #24]	@ (800524c <xTraceTaskInitialize+0x48>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	2280      	movs	r2, #128	@ 0x80
 8005236:	0352      	lsls	r2, r2, #13
 8005238:	431a      	orrs	r2, r3
 800523a:	4b04      	ldr	r3, [pc, #16]	@ (800524c <xTraceTaskInitialize+0x48>)
 800523c:	601a      	str	r2, [r3, #0]

	return TRC_SUCCESS;
 800523e:	2300      	movs	r3, #0
}
 8005240:	0018      	movs	r0, r3
 8005242:	46bd      	mov	sp, r7
 8005244:	b004      	add	sp, #16
 8005246:	bd80      	pop	{r7, pc}
 8005248:	20003064 	.word	0x20003064
 800524c:	20003060 	.word	0x20003060

08005250 <xTraceTaskSwitch>:

	return TRC_SUCCESS;
}

traceResult xTraceTaskSwitch(void *pvTask, TraceUnsignedBaseType_t uxPriority)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b088      	sub	sp, #32
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
 8005258:	6039      	str	r1, [r7, #0]
	traceResult xResult = TRC_FAIL;
 800525a:	2301      	movs	r3, #1
 800525c:	61fb      	str	r3, [r7, #28]
	TRACE_ALLOC_CRITICAL_SECTION();
	
	(void)pvTask;
	(void)uxPriority;

	if (!xTraceIsRecorderInitialized())
 800525e:	4b20      	ldr	r3, [pc, #128]	@ (80052e0 <xTraceTaskSwitch+0x90>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	2201      	movs	r2, #1
 8005264:	4013      	ands	r3, r2
 8005266:	d101      	bne.n	800526c <xTraceTaskSwitch+0x1c>
	{
		return xResult;
 8005268:	69fb      	ldr	r3, [r7, #28]
 800526a:	e035      	b.n	80052d8 <xTraceTaskSwitch+0x88>
	}

	if (!xTraceIsRecorderEnabled())
 800526c:	4b1c      	ldr	r3, [pc, #112]	@ (80052e0 <xTraceTaskSwitch+0x90>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	2201      	movs	r2, #1
 8005272:	4013      	ands	r3, r2
 8005274:	d004      	beq.n	8005280 <xTraceTaskSwitch+0x30>
 8005276:	4b1b      	ldr	r3, [pc, #108]	@ (80052e4 <xTraceTaskSwitch+0x94>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	685b      	ldr	r3, [r3, #4]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d105      	bne.n	800528c <xTraceTaskSwitch+0x3c>
	{
		/* Make sure we store the current task, even while recorder isn't enabled */
		xTraceTaskSetCurrent(pvTask);
 8005280:	4b19      	ldr	r3, [pc, #100]	@ (80052e8 <xTraceTaskSwitch+0x98>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	687a      	ldr	r2, [r7, #4]
 8005286:	601a      	str	r2, [r3, #0]

		return xResult;
 8005288:	69fb      	ldr	r3, [r7, #28]
 800528a:	e025      	b.n	80052d8 <xTraceTaskSwitch+0x88>
	}

	xTraceStateSet(TRC_STATE_IN_TASKSWITCH);
 800528c:	4b15      	ldr	r3, [pc, #84]	@ (80052e4 <xTraceTaskSwitch+0x94>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	2201      	movs	r2, #1
 8005292:	609a      	str	r2, [r3, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005294:	f3ef 8310 	mrs	r3, PRIMASK
 8005298:	60fb      	str	r3, [r7, #12]
  return(result);
 800529a:	68fb      	ldr	r3, [r7, #12]

	TRACE_ENTER_CRITICAL_SECTION();
 800529c:	61bb      	str	r3, [r7, #24]
 800529e:	2301      	movs	r3, #1
 80052a0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	f383 8810 	msr	PRIMASK, r3
}
 80052a8:	46c0      	nop			@ (mov r8, r8)
#if (TRC_KERNEL_PORT_KERNEL_CAN_SWITCH_TO_SAME_TASK == 1)
	xTraceTaskGetCurrent(&pvCurrent);
	if (pvCurrent != pvTask)
#endif
	{
		xTraceTaskSetCurrent(pvTask);
 80052aa:	4b0f      	ldr	r3, [pc, #60]	@ (80052e8 <xTraceTaskSwitch+0x98>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	687a      	ldr	r2, [r7, #4]
 80052b0:	601a      	str	r2, [r3, #0]

		xResult = xTraceEventCreate2(PSF_EVENT_TASK_ACTIVATE, (TraceUnsignedBaseType_t)pvTask, uxPriority);  /*cstat !MISRAC2004-11.3 !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6 Suppress conversion from pointer to integer check*/
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	683a      	ldr	r2, [r7, #0]
 80052b6:	0019      	movs	r1, r3
 80052b8:	2037      	movs	r0, #55	@ 0x37
 80052ba:	f7fe f871 	bl	80033a0 <xTraceEventCreate2>
 80052be:	0003      	movs	r3, r0
 80052c0:	61fb      	str	r3, [r7, #28]
	}

	xTraceStateSet(TRC_STATE_IN_APPLICATION);
 80052c2:	4b08      	ldr	r3, [pc, #32]	@ (80052e4 <xTraceTaskSwitch+0x94>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	2202      	movs	r2, #2
 80052c8:	609a      	str	r2, [r3, #8]
 80052ca:	69bb      	ldr	r3, [r7, #24]
 80052cc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052ce:	697b      	ldr	r3, [r7, #20]
 80052d0:	f383 8810 	msr	PRIMASK, r3
}
 80052d4:	46c0      	nop			@ (mov r8, r8)

	TRACE_EXIT_CRITICAL_SECTION();

	return xResult;
 80052d6:	69fb      	ldr	r3, [r7, #28]
}
 80052d8:	0018      	movs	r0, r3
 80052da:	46bd      	mov	sp, r7
 80052dc:	b008      	add	sp, #32
 80052de:	bd80      	pop	{r7, pc}
 80052e0:	20003060 	.word	0x20003060
 80052e4:	20003058 	.word	0x20003058
 80052e8:	20003064 	.word	0x20003064

080052ec <xTraceTimestampInitialize>:
#if (TRC_USE_TRACEALYZER_RECORDER == 1) && (TRC_CFG_RECORDER_MODE == TRC_RECORDER_MODE_STREAMING)

TraceTimestampData_t *pxTraceTimestamp TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceTimestampInitialize(TraceTimestampData_t *pxBuffer)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b082      	sub	sp, #8
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
	/* This should never fail */
	TRC_ASSERT(pxBuffer != (void*)0);

	pxTraceTimestamp = pxBuffer;
 80052f4:	4b17      	ldr	r3, [pc, #92]	@ (8005354 <xTraceTimestampInitialize+0x68>)
 80052f6:	687a      	ldr	r2, [r7, #4]
 80052f8:	601a      	str	r2, [r3, #0]

	/* These will be set when tracing is enabled */
	pxTraceTimestamp->frequency = 0u;
 80052fa:	4b16      	ldr	r3, [pc, #88]	@ (8005354 <xTraceTimestampInitialize+0x68>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	2200      	movs	r2, #0
 8005300:	609a      	str	r2, [r3, #8]
	pxTraceTimestamp->period = 0u;
 8005302:	4b14      	ldr	r3, [pc, #80]	@ (8005354 <xTraceTimestampInitialize+0x68>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	2200      	movs	r2, #0
 8005308:	605a      	str	r2, [r3, #4]

	pxTraceTimestamp->osTickHz = TRC_TICK_RATE_HZ;
 800530a:	4b12      	ldr	r3, [pc, #72]	@ (8005354 <xTraceTimestampInitialize+0x68>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	22fa      	movs	r2, #250	@ 0xfa
 8005310:	0092      	lsls	r2, r2, #2
 8005312:	611a      	str	r2, [r3, #16]
	pxTraceTimestamp->osTickCount = 0u;
 8005314:	4b0f      	ldr	r3, [pc, #60]	@ (8005354 <xTraceTimestampInitialize+0x68>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	2200      	movs	r2, #0
 800531a:	619a      	str	r2, [r3, #24]
	pxTraceTimestamp->wraparounds = 0u;
 800531c:	4b0d      	ldr	r3, [pc, #52]	@ (8005354 <xTraceTimestampInitialize+0x68>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	2200      	movs	r2, #0
 8005322:	60da      	str	r2, [r3, #12]
	pxTraceTimestamp->type = TRC_HWTC_TYPE;
 8005324:	4b0b      	ldr	r3, [pc, #44]	@ (8005354 <xTraceTimestampInitialize+0x68>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	2204      	movs	r2, #4
 800532a:	601a      	str	r2, [r3, #0]

#if (TRC_HWTC_TYPE == TRC_FREE_RUNNING_32BIT_INCR || TRC_HWTC_TYPE == TRC_CUSTOM_TIMER_INCR || TRC_HWTC_TYPE == TRC_OS_TIMER_INCR)
	pxTraceTimestamp->latestTimestamp = 0u;
#elif (TRC_HWTC_TYPE == TRC_FREE_RUNNING_32BIT_DECR || TRC_HWTC_TYPE == TRC_CUSTOM_TIMER_DECR || TRC_HWTC_TYPE == TRC_OS_TIMER_DECR)
	pxTraceTimestamp->latestTimestamp = pxTraceTimestamp->period - 1u;
 800532c:	4b09      	ldr	r3, [pc, #36]	@ (8005354 <xTraceTimestampInitialize+0x68>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	685a      	ldr	r2, [r3, #4]
 8005332:	4b08      	ldr	r3, [pc, #32]	@ (8005354 <xTraceTimestampInitialize+0x68>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	3a01      	subs	r2, #1
 8005338:	615a      	str	r2, [r3, #20]
#endif

	xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_TIMESTAMP);
 800533a:	4b07      	ldr	r3, [pc, #28]	@ (8005358 <xTraceTimestampInitialize+0x6c>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	2280      	movs	r2, #128	@ 0x80
 8005340:	0392      	lsls	r2, r2, #14
 8005342:	431a      	orrs	r2, r3
 8005344:	4b04      	ldr	r3, [pc, #16]	@ (8005358 <xTraceTimestampInitialize+0x6c>)
 8005346:	601a      	str	r2, [r3, #0]

	return TRC_SUCCESS;
 8005348:	2300      	movs	r3, #0
}
 800534a:	0018      	movs	r0, r3
 800534c:	46bd      	mov	sp, r7
 800534e:	b002      	add	sp, #8
 8005350:	bd80      	pop	{r7, pc}
 8005352:	46c0      	nop			@ (mov r8, r8)
 8005354:	20003068 	.word	0x20003068
 8005358:	20003060 	.word	0x20003060

0800535c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800535c:	b590      	push	{r4, r7, lr}
 800535e:	b083      	sub	sp, #12
 8005360:	af00      	add	r7, sp, #0
 8005362:	0002      	movs	r2, r0
 8005364:	6039      	str	r1, [r7, #0]
 8005366:	1dfb      	adds	r3, r7, #7
 8005368:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800536a:	1dfb      	adds	r3, r7, #7
 800536c:	781b      	ldrb	r3, [r3, #0]
 800536e:	2b7f      	cmp	r3, #127	@ 0x7f
 8005370:	d828      	bhi.n	80053c4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005372:	4a2f      	ldr	r2, [pc, #188]	@ (8005430 <__NVIC_SetPriority+0xd4>)
 8005374:	1dfb      	adds	r3, r7, #7
 8005376:	781b      	ldrb	r3, [r3, #0]
 8005378:	b25b      	sxtb	r3, r3
 800537a:	089b      	lsrs	r3, r3, #2
 800537c:	33c0      	adds	r3, #192	@ 0xc0
 800537e:	009b      	lsls	r3, r3, #2
 8005380:	589b      	ldr	r3, [r3, r2]
 8005382:	1dfa      	adds	r2, r7, #7
 8005384:	7812      	ldrb	r2, [r2, #0]
 8005386:	0011      	movs	r1, r2
 8005388:	2203      	movs	r2, #3
 800538a:	400a      	ands	r2, r1
 800538c:	00d2      	lsls	r2, r2, #3
 800538e:	21ff      	movs	r1, #255	@ 0xff
 8005390:	4091      	lsls	r1, r2
 8005392:	000a      	movs	r2, r1
 8005394:	43d2      	mvns	r2, r2
 8005396:	401a      	ands	r2, r3
 8005398:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	019b      	lsls	r3, r3, #6
 800539e:	22ff      	movs	r2, #255	@ 0xff
 80053a0:	401a      	ands	r2, r3
 80053a2:	1dfb      	adds	r3, r7, #7
 80053a4:	781b      	ldrb	r3, [r3, #0]
 80053a6:	0018      	movs	r0, r3
 80053a8:	2303      	movs	r3, #3
 80053aa:	4003      	ands	r3, r0
 80053ac:	00db      	lsls	r3, r3, #3
 80053ae:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80053b0:	481f      	ldr	r0, [pc, #124]	@ (8005430 <__NVIC_SetPriority+0xd4>)
 80053b2:	1dfb      	adds	r3, r7, #7
 80053b4:	781b      	ldrb	r3, [r3, #0]
 80053b6:	b25b      	sxtb	r3, r3
 80053b8:	089b      	lsrs	r3, r3, #2
 80053ba:	430a      	orrs	r2, r1
 80053bc:	33c0      	adds	r3, #192	@ 0xc0
 80053be:	009b      	lsls	r3, r3, #2
 80053c0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80053c2:	e031      	b.n	8005428 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80053c4:	4a1b      	ldr	r2, [pc, #108]	@ (8005434 <__NVIC_SetPriority+0xd8>)
 80053c6:	1dfb      	adds	r3, r7, #7
 80053c8:	781b      	ldrb	r3, [r3, #0]
 80053ca:	0019      	movs	r1, r3
 80053cc:	230f      	movs	r3, #15
 80053ce:	400b      	ands	r3, r1
 80053d0:	3b08      	subs	r3, #8
 80053d2:	089b      	lsrs	r3, r3, #2
 80053d4:	3306      	adds	r3, #6
 80053d6:	009b      	lsls	r3, r3, #2
 80053d8:	18d3      	adds	r3, r2, r3
 80053da:	3304      	adds	r3, #4
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	1dfa      	adds	r2, r7, #7
 80053e0:	7812      	ldrb	r2, [r2, #0]
 80053e2:	0011      	movs	r1, r2
 80053e4:	2203      	movs	r2, #3
 80053e6:	400a      	ands	r2, r1
 80053e8:	00d2      	lsls	r2, r2, #3
 80053ea:	21ff      	movs	r1, #255	@ 0xff
 80053ec:	4091      	lsls	r1, r2
 80053ee:	000a      	movs	r2, r1
 80053f0:	43d2      	mvns	r2, r2
 80053f2:	401a      	ands	r2, r3
 80053f4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	019b      	lsls	r3, r3, #6
 80053fa:	22ff      	movs	r2, #255	@ 0xff
 80053fc:	401a      	ands	r2, r3
 80053fe:	1dfb      	adds	r3, r7, #7
 8005400:	781b      	ldrb	r3, [r3, #0]
 8005402:	0018      	movs	r0, r3
 8005404:	2303      	movs	r3, #3
 8005406:	4003      	ands	r3, r0
 8005408:	00db      	lsls	r3, r3, #3
 800540a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800540c:	4809      	ldr	r0, [pc, #36]	@ (8005434 <__NVIC_SetPriority+0xd8>)
 800540e:	1dfb      	adds	r3, r7, #7
 8005410:	781b      	ldrb	r3, [r3, #0]
 8005412:	001c      	movs	r4, r3
 8005414:	230f      	movs	r3, #15
 8005416:	4023      	ands	r3, r4
 8005418:	3b08      	subs	r3, #8
 800541a:	089b      	lsrs	r3, r3, #2
 800541c:	430a      	orrs	r2, r1
 800541e:	3306      	adds	r3, #6
 8005420:	009b      	lsls	r3, r3, #2
 8005422:	18c3      	adds	r3, r0, r3
 8005424:	3304      	adds	r3, #4
 8005426:	601a      	str	r2, [r3, #0]
}
 8005428:	46c0      	nop			@ (mov r8, r8)
 800542a:	46bd      	mov	sp, r7
 800542c:	b003      	add	sp, #12
 800542e:	bd90      	pop	{r4, r7, pc}
 8005430:	e000e100 	.word	0xe000e100
 8005434:	e000ed00 	.word	0xe000ed00

08005438 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b082      	sub	sp, #8
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	1e5a      	subs	r2, r3, #1
 8005444:	2380      	movs	r3, #128	@ 0x80
 8005446:	045b      	lsls	r3, r3, #17
 8005448:	429a      	cmp	r2, r3
 800544a:	d301      	bcc.n	8005450 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800544c:	2301      	movs	r3, #1
 800544e:	e010      	b.n	8005472 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005450:	4b0a      	ldr	r3, [pc, #40]	@ (800547c <SysTick_Config+0x44>)
 8005452:	687a      	ldr	r2, [r7, #4]
 8005454:	3a01      	subs	r2, #1
 8005456:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005458:	2301      	movs	r3, #1
 800545a:	425b      	negs	r3, r3
 800545c:	2103      	movs	r1, #3
 800545e:	0018      	movs	r0, r3
 8005460:	f7ff ff7c 	bl	800535c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005464:	4b05      	ldr	r3, [pc, #20]	@ (800547c <SysTick_Config+0x44>)
 8005466:	2200      	movs	r2, #0
 8005468:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800546a:	4b04      	ldr	r3, [pc, #16]	@ (800547c <SysTick_Config+0x44>)
 800546c:	2207      	movs	r2, #7
 800546e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005470:	2300      	movs	r3, #0
}
 8005472:	0018      	movs	r0, r3
 8005474:	46bd      	mov	sp, r7
 8005476:	b002      	add	sp, #8
 8005478:	bd80      	pop	{r7, pc}
 800547a:	46c0      	nop			@ (mov r8, r8)
 800547c:	e000e010 	.word	0xe000e010

08005480 <main>:
float sum_prod(float x);


// Main function
int main()
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b082      	sub	sp, #8
 8005484:	af02      	add	r7, sp, #8
	// uint32_t	free_heap_size;

	// Configure System Clock
	SystemClock_Config();
 8005486:	f000 f83f 	bl	8005508 <SystemClock_Config>

	// Initialize LED pin
	BSP_LED_Init();
 800548a:	f000 fb4b 	bl	8005b24 <BSP_LED_Init>

	// Initialize the user Push-Button
	BSP_PB_Init();
 800548e:	f000 fba3 	bl	8005bd8 <BSP_PB_Init>

	// Initialize Debug Console
	BSP_Console_Init();
 8005492:	f000 fbef 	bl	8005c74 <BSP_Console_Init>
	my_printf("Console Ready!\r\n");
 8005496:	4b16      	ldr	r3, [pc, #88]	@ (80054f0 <main+0x70>)
 8005498:	0018      	movs	r0, r3
 800549a:	f000 fafd 	bl	8005a98 <my_printf>
	// Initialize NVIC
	//BSP_NVIC_Init();

	// Adjust Systick prescaler before Tracing starts
	// Not doing this produces wrong time scale in Tracealyzer
	SysTick_Config(SystemCoreClock/1000);
 800549e:	4b15      	ldr	r3, [pc, #84]	@ (80054f4 <main+0x74>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	22fa      	movs	r2, #250	@ 0xfa
 80054a4:	0091      	lsls	r1, r2, #2
 80054a6:	0018      	movs	r0, r3
 80054a8:	f7fa fe2e 	bl	8000108 <__udivsi3>
 80054ac:	0003      	movs	r3, r0
 80054ae:	0018      	movs	r0, r3
 80054b0:	f7ff ffc2 	bl	8005438 <SysTick_Config>

	// Start Trace Recording
	xTraceEnable(TRC_START);		// xTraceEnable(TRC_START);
 80054b4:	2001      	movs	r0, #1
 80054b6:	f7ff fc3b 	bl	8004d30 <xTraceEnable>

	// Start the Scheduler
	// my_printf("\r\nNow Starting Scheduler...\r\n");

	// Create Tasks
	xTaskCreate(vTask1, "Task_1", 256, NULL, 2, NULL);
 80054ba:	2380      	movs	r3, #128	@ 0x80
 80054bc:	005a      	lsls	r2, r3, #1
 80054be:	490e      	ldr	r1, [pc, #56]	@ (80054f8 <main+0x78>)
 80054c0:	480e      	ldr	r0, [pc, #56]	@ (80054fc <main+0x7c>)
 80054c2:	2300      	movs	r3, #0
 80054c4:	9301      	str	r3, [sp, #4]
 80054c6:	2302      	movs	r3, #2
 80054c8:	9300      	str	r3, [sp, #0]
 80054ca:	2300      	movs	r3, #0
 80054cc:	f7fb fc23 	bl	8000d16 <xTaskCreate>
	xTaskCreate(vTask2, "Task_2", 256, NULL, 3, NULL);
 80054d0:	2380      	movs	r3, #128	@ 0x80
 80054d2:	005a      	lsls	r2, r3, #1
 80054d4:	490a      	ldr	r1, [pc, #40]	@ (8005500 <main+0x80>)
 80054d6:	480b      	ldr	r0, [pc, #44]	@ (8005504 <main+0x84>)
 80054d8:	2300      	movs	r3, #0
 80054da:	9301      	str	r3, [sp, #4]
 80054dc:	2303      	movs	r3, #3
 80054de:	9300      	str	r3, [sp, #0]
 80054e0:	2300      	movs	r3, #0
 80054e2:	f7fb fc18 	bl	8000d16 <xTaskCreate>

	vTaskStartScheduler();
 80054e6:	f7fb fdcd 	bl	8001084 <vTaskStartScheduler>

	while(1)
 80054ea:	46c0      	nop			@ (mov r8, r8)
 80054ec:	e7fd      	b.n	80054ea <main+0x6a>
 80054ee:	46c0      	nop			@ (mov r8, r8)
 80054f0:	080061f8 	.word	0x080061f8
 80054f4:	20000008 	.word	0x20000008
 80054f8:	0800620c 	.word	0x0800620c
 80054fc:	0800563d 	.word	0x0800563d
 8005500:	08006214 	.word	0x08006214
 8005504:	08005655 	.word	0x08005655

08005508 <SystemClock_Config>:
 * SYSCLK, AHB, APB1                -> 48MHz
 * PA8 as MCO with /16 prescaler    -> 3MHz
 */

static void SystemClock_Config()
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b084      	sub	sp, #16
 800550c:	af00      	add	r7, sp, #0
	uint32_t	HSE_Status;
	uint32_t	PLL_Status;
	uint32_t	SW_Status;
	uint32_t	timeout = 0;
 800550e:	2300      	movs	r3, #0
 8005510:	60fb      	str	r3, [r7, #12]
	timeout = 1000000;
 8005512:	4b44      	ldr	r3, [pc, #272]	@ (8005624 <SystemClock_Config+0x11c>)
 8005514:	60fb      	str	r3, [r7, #12]

	// Start HSE in Bypass Mode
	RCC->CR |= RCC_CR_HSEBYP;
 8005516:	4b44      	ldr	r3, [pc, #272]	@ (8005628 <SystemClock_Config+0x120>)
 8005518:	681a      	ldr	r2, [r3, #0]
 800551a:	4b43      	ldr	r3, [pc, #268]	@ (8005628 <SystemClock_Config+0x120>)
 800551c:	2180      	movs	r1, #128	@ 0x80
 800551e:	02c9      	lsls	r1, r1, #11
 8005520:	430a      	orrs	r2, r1
 8005522:	601a      	str	r2, [r3, #0]
	RCC->CR |= RCC_CR_HSEON;
 8005524:	4b40      	ldr	r3, [pc, #256]	@ (8005628 <SystemClock_Config+0x120>)
 8005526:	681a      	ldr	r2, [r3, #0]
 8005528:	4b3f      	ldr	r3, [pc, #252]	@ (8005628 <SystemClock_Config+0x120>)
 800552a:	2180      	movs	r1, #128	@ 0x80
 800552c:	0249      	lsls	r1, r1, #9
 800552e:	430a      	orrs	r2, r1
 8005530:	601a      	str	r2, [r3, #0]

	// Wait until HSE is ready
	do
	{
		HSE_Status = RCC->CR & RCC_CR_HSERDY_Msk;
 8005532:	4b3d      	ldr	r3, [pc, #244]	@ (8005628 <SystemClock_Config+0x120>)
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	2380      	movs	r3, #128	@ 0x80
 8005538:	029b      	lsls	r3, r3, #10
 800553a:	4013      	ands	r3, r2
 800553c:	60bb      	str	r3, [r7, #8]
		timeout--;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	3b01      	subs	r3, #1
 8005542:	60fb      	str	r3, [r7, #12]
	} while ((HSE_Status == 0) && (timeout > 0));
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d102      	bne.n	8005550 <SystemClock_Config+0x48>
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d1f0      	bne.n	8005532 <SystemClock_Config+0x2a>

	// Select HSE as PLL input source
	RCC->CFGR &= ~RCC_CFGR_PLLSRC_Msk;
 8005550:	4b35      	ldr	r3, [pc, #212]	@ (8005628 <SystemClock_Config+0x120>)
 8005552:	685a      	ldr	r2, [r3, #4]
 8005554:	4b34      	ldr	r3, [pc, #208]	@ (8005628 <SystemClock_Config+0x120>)
 8005556:	4935      	ldr	r1, [pc, #212]	@ (800562c <SystemClock_Config+0x124>)
 8005558:	400a      	ands	r2, r1
 800555a:	605a      	str	r2, [r3, #4]
	RCC->CFGR |= (0x02 <<RCC_CFGR_PLLSRC_Pos);
 800555c:	4b32      	ldr	r3, [pc, #200]	@ (8005628 <SystemClock_Config+0x120>)
 800555e:	685a      	ldr	r2, [r3, #4]
 8005560:	4b31      	ldr	r3, [pc, #196]	@ (8005628 <SystemClock_Config+0x120>)
 8005562:	2180      	movs	r1, #128	@ 0x80
 8005564:	0249      	lsls	r1, r1, #9
 8005566:	430a      	orrs	r2, r1
 8005568:	605a      	str	r2, [r3, #4]

	// Set PLL PREDIV to /1
	RCC->CFGR2 = 0x00000000;
 800556a:	4b2f      	ldr	r3, [pc, #188]	@ (8005628 <SystemClock_Config+0x120>)
 800556c:	2200      	movs	r2, #0
 800556e:	62da      	str	r2, [r3, #44]	@ 0x2c

	// Set PLL MUL to x6
	RCC->CFGR &= ~RCC_CFGR_PLLMUL_Msk;
 8005570:	4b2d      	ldr	r3, [pc, #180]	@ (8005628 <SystemClock_Config+0x120>)
 8005572:	685a      	ldr	r2, [r3, #4]
 8005574:	4b2c      	ldr	r3, [pc, #176]	@ (8005628 <SystemClock_Config+0x120>)
 8005576:	492e      	ldr	r1, [pc, #184]	@ (8005630 <SystemClock_Config+0x128>)
 8005578:	400a      	ands	r2, r1
 800557a:	605a      	str	r2, [r3, #4]
	RCC->CFGR |= (0x04 <<RCC_CFGR_PLLMUL_Pos);
 800557c:	4b2a      	ldr	r3, [pc, #168]	@ (8005628 <SystemClock_Config+0x120>)
 800557e:	685a      	ldr	r2, [r3, #4]
 8005580:	4b29      	ldr	r3, [pc, #164]	@ (8005628 <SystemClock_Config+0x120>)
 8005582:	2180      	movs	r1, #128	@ 0x80
 8005584:	0349      	lsls	r1, r1, #13
 8005586:	430a      	orrs	r2, r1
 8005588:	605a      	str	r2, [r3, #4]

	// Enable the main PLL
	RCC-> CR |= RCC_CR_PLLON;
 800558a:	4b27      	ldr	r3, [pc, #156]	@ (8005628 <SystemClock_Config+0x120>)
 800558c:	681a      	ldr	r2, [r3, #0]
 800558e:	4b26      	ldr	r3, [pc, #152]	@ (8005628 <SystemClock_Config+0x120>)
 8005590:	2180      	movs	r1, #128	@ 0x80
 8005592:	0449      	lsls	r1, r1, #17
 8005594:	430a      	orrs	r2, r1
 8005596:	601a      	str	r2, [r3, #0]
	// Wait until PLL is ready
	do
	{
		PLL_Status = RCC->CR & RCC_CR_PLLRDY_Msk;
 8005598:	4b23      	ldr	r3, [pc, #140]	@ (8005628 <SystemClock_Config+0x120>)
 800559a:	681a      	ldr	r2, [r3, #0]
 800559c:	2380      	movs	r3, #128	@ 0x80
 800559e:	049b      	lsls	r3, r3, #18
 80055a0:	4013      	ands	r3, r2
 80055a2:	607b      	str	r3, [r7, #4]
		timeout--;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	3b01      	subs	r3, #1
 80055a8:	60fb      	str	r3, [r7, #12]
	} while ((PLL_Status == 0) && (timeout > 0));
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d102      	bne.n	80055b6 <SystemClock_Config+0xae>
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d1f0      	bne.n	8005598 <SystemClock_Config+0x90>

	// Set AHB prescaler to /1
	RCC->CFGR &= ~RCC_CFGR_HPRE_Msk;
 80055b6:	4b1c      	ldr	r3, [pc, #112]	@ (8005628 <SystemClock_Config+0x120>)
 80055b8:	685a      	ldr	r2, [r3, #4]
 80055ba:	4b1b      	ldr	r3, [pc, #108]	@ (8005628 <SystemClock_Config+0x120>)
 80055bc:	21f0      	movs	r1, #240	@ 0xf0
 80055be:	438a      	bics	r2, r1
 80055c0:	605a      	str	r2, [r3, #4]
	RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80055c2:	4a19      	ldr	r2, [pc, #100]	@ (8005628 <SystemClock_Config+0x120>)
 80055c4:	4b18      	ldr	r3, [pc, #96]	@ (8005628 <SystemClock_Config+0x120>)
 80055c6:	6852      	ldr	r2, [r2, #4]
 80055c8:	605a      	str	r2, [r3, #4]

	//Set APB1 prescaler to /1
	RCC->CFGR &= ~RCC_CFGR_PPRE_Msk;
 80055ca:	4b17      	ldr	r3, [pc, #92]	@ (8005628 <SystemClock_Config+0x120>)
 80055cc:	685a      	ldr	r2, [r3, #4]
 80055ce:	4b16      	ldr	r3, [pc, #88]	@ (8005628 <SystemClock_Config+0x120>)
 80055d0:	4918      	ldr	r1, [pc, #96]	@ (8005634 <SystemClock_Config+0x12c>)
 80055d2:	400a      	ands	r2, r1
 80055d4:	605a      	str	r2, [r3, #4]
	RCC->CFGR |= RCC_CFGR_PPRE_DIV1;
 80055d6:	4a14      	ldr	r2, [pc, #80]	@ (8005628 <SystemClock_Config+0x120>)
 80055d8:	4b13      	ldr	r3, [pc, #76]	@ (8005628 <SystemClock_Config+0x120>)
 80055da:	6852      	ldr	r2, [r2, #4]
 80055dc:	605a      	str	r2, [r3, #4]

	// Enable FLASH Prefetch Buffer and set Flash Latency
	FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY;
 80055de:	4b16      	ldr	r3, [pc, #88]	@ (8005638 <SystemClock_Config+0x130>)
 80055e0:	2211      	movs	r2, #17
 80055e2:	601a      	str	r2, [r3, #0]

	// Select the main PLL as system clock source
	RCC->CFGR &= ~RCC_CFGR_SW;
 80055e4:	4b10      	ldr	r3, [pc, #64]	@ (8005628 <SystemClock_Config+0x120>)
 80055e6:	685a      	ldr	r2, [r3, #4]
 80055e8:	4b0f      	ldr	r3, [pc, #60]	@ (8005628 <SystemClock_Config+0x120>)
 80055ea:	2103      	movs	r1, #3
 80055ec:	438a      	bics	r2, r1
 80055ee:	605a      	str	r2, [r3, #4]
	RCC->CFGR |= RCC_CFGR_SW_PLL;
 80055f0:	4b0d      	ldr	r3, [pc, #52]	@ (8005628 <SystemClock_Config+0x120>)
 80055f2:	685a      	ldr	r2, [r3, #4]
 80055f4:	4b0c      	ldr	r3, [pc, #48]	@ (8005628 <SystemClock_Config+0x120>)
 80055f6:	2102      	movs	r1, #2
 80055f8:	430a      	orrs	r2, r1
 80055fa:	605a      	str	r2, [r3, #4]

	// Wait until PLL becomes main switch input
	do
	{
		SW_Status = (RCC->CFGR & RCC_CFGR_SWS_Msk);
 80055fc:	4b0a      	ldr	r3, [pc, #40]	@ (8005628 <SystemClock_Config+0x120>)
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	220c      	movs	r2, #12
 8005602:	4013      	ands	r3, r2
 8005604:	603b      	str	r3, [r7, #0]
		timeout--;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	3b01      	subs	r3, #1
 800560a:	60fb      	str	r3, [r7, #12]
	} while ((SW_Status != RCC_CFGR_SWS_PLL) && (timeout > 0));
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	2b08      	cmp	r3, #8
 8005610:	d002      	beq.n	8005618 <SystemClock_Config+0x110>
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d1f1      	bne.n	80055fc <SystemClock_Config+0xf4>

	// Update SystemCoreClock global variable
	SystemCoreClockUpdate();
 8005618:	f000 fbbe 	bl	8005d98 <SystemCoreClockUpdate>
}
 800561c:	46c0      	nop			@ (mov r8, r8)
 800561e:	46bd      	mov	sp, r7
 8005620:	b004      	add	sp, #16
 8005622:	bd80      	pop	{r7, pc}
 8005624:	000f4240 	.word	0x000f4240
 8005628:	40021000 	.word	0x40021000
 800562c:	fffe7fff 	.word	0xfffe7fff
 8005630:	ffc3ffff 	.word	0xffc3ffff
 8005634:	fffff8ff 	.word	0xfffff8ff
 8005638:	40022000 	.word	0x40022000

0800563c <vTask1>:

/*
 *	Task1 toggles LED every 100ms
 */
void vTask1 (void *pvParameters)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b082      	sub	sp, #8
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
	while(1)
	{
		BSP_LED_Toggle();
 8005644:	f000 faba 	bl	8005bbc <BSP_LED_Toggle>
		vTaskDelay(100);
 8005648:	2064      	movs	r0, #100	@ 0x64
 800564a:	f7fb fce9 	bl	8001020 <vTaskDelay>
		BSP_LED_Toggle();
 800564e:	46c0      	nop			@ (mov r8, r8)
 8005650:	e7f8      	b.n	8005644 <vTask1+0x8>
	...

08005654 <vTask2>:

/*
 *	Task2 sends a message to console every 500ms
 */
void vTask2 (void *pvParameters)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b084      	sub	sp, #16
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
	uint32_t free_heap_size;

	while(1)
	{
		free_heap_size = xPortGetFreeHeapSize();
 800565c:	f7fc ff26 	bl	80024ac <xPortGetFreeHeapSize>
 8005660:	0003      	movs	r3, r0
 8005662:	60fb      	str	r3, [r7, #12]
		my_printf("Free Heap = %d bytes\r\n", free_heap_size);
 8005664:	68fa      	ldr	r2, [r7, #12]
 8005666:	4b06      	ldr	r3, [pc, #24]	@ (8005680 <vTask2+0x2c>)
 8005668:	0011      	movs	r1, r2
 800566a:	0018      	movs	r0, r3
 800566c:	f000 fa14 	bl	8005a98 <my_printf>
		vTaskDelay(500);
 8005670:	23fa      	movs	r3, #250	@ 0xfa
 8005672:	005b      	lsls	r3, r3, #1
 8005674:	0018      	movs	r0, r3
 8005676:	f7fb fcd3 	bl	8001020 <vTaskDelay>
		free_heap_size = xPortGetFreeHeapSize();
 800567a:	46c0      	nop			@ (mov r8, r8)
 800567c:	e7ee      	b.n	800565c <vTask2+0x8>
 800567e:	46c0      	nop			@ (mov r8, r8)
 8005680:	0800621c 	.word	0x0800621c

08005684 <vAssertCalled>:

/*
 * Assertion Handler
 */
void vAssertCalled( char *file, int line )
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b082      	sub	sp, #8
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
 800568c:	6039      	str	r1, [r7, #0]
	taskDISABLE_INTERRUPTS();
 800568e:	b672      	cpsid	i

	my_printf("Assertion Failed\r\n");
 8005690:	4b08      	ldr	r3, [pc, #32]	@ (80056b4 <vAssertCalled+0x30>)
 8005692:	0018      	movs	r0, r3
 8005694:	f000 fa00 	bl	8005a98 <my_printf>
	my_printf("File %s\r\n", file);
 8005698:	687a      	ldr	r2, [r7, #4]
 800569a:	4b07      	ldr	r3, [pc, #28]	@ (80056b8 <vAssertCalled+0x34>)
 800569c:	0011      	movs	r1, r2
 800569e:	0018      	movs	r0, r3
 80056a0:	f000 f9fa 	bl	8005a98 <my_printf>
	my_printf("Line %d\r\n", line);
 80056a4:	683a      	ldr	r2, [r7, #0]
 80056a6:	4b05      	ldr	r3, [pc, #20]	@ (80056bc <vAssertCalled+0x38>)
 80056a8:	0011      	movs	r1, r2
 80056aa:	0018      	movs	r0, r3
 80056ac:	f000 f9f4 	bl	8005a98 <my_printf>

	while(1);
 80056b0:	46c0      	nop			@ (mov r8, r8)
 80056b2:	e7fd      	b.n	80056b0 <vAssertCalled+0x2c>
 80056b4:	08006360 	.word	0x08006360
 80056b8:	08006374 	.word	0x08006374
 80056bc:	08006380 	.word	0x08006380

080056c0 <vApplicationMallocFailedHook>:

/*
 * Malloc failed Basic Hook
 */
void vApplicationMallocFailedHook()
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	af00      	add	r7, sp, #0
	my_printf("Malloc Failed\r\n");
 80056c4:	4b02      	ldr	r3, [pc, #8]	@ (80056d0 <vApplicationMallocFailedHook+0x10>)
 80056c6:	0018      	movs	r0, r3
 80056c8:	f000 f9e6 	bl	8005a98 <my_printf>

	while(1);
 80056cc:	46c0      	nop			@ (mov r8, r8)
 80056ce:	e7fd      	b.n	80056cc <vApplicationMallocFailedHook+0xc>
 80056d0:	0800638c 	.word	0x0800638c

080056d4 <vApplicationStackOverflowHook>:

/*
 * Stack Overflow Basic Hook
 */
void vApplicationStackOverflowHook(TaskHandle_t xTask, char * pcTaskName)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b082      	sub	sp, #8
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
 80056dc:	6039      	str	r1, [r7, #0]
	while(1);
 80056de:	46c0      	nop			@ (mov r8, r8)
 80056e0:	e7fd      	b.n	80056de <vApplicationStackOverflowHook+0xa>
	...

080056e4 <printchar>:

#include <stdarg.h>
#include "stm32f0xx.h"

static void printchar(char **str, int c)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b082      	sub	sp, #8
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
 80056ec:	6039      	str	r1, [r7, #0]
	if (str) {
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d00a      	beq.n	800570a <printchar+0x26>
		**str = c;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	683a      	ldr	r2, [r7, #0]
 80056fa:	b2d2      	uxtb	r2, r2
 80056fc:	701a      	strb	r2, [r3, #0]
		++(*str);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	1c5a      	adds	r2, r3, #1
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	601a      	str	r2, [r3, #0]
	else
	{
		while ( (USART2->ISR & USART_ISR_TC) != USART_ISR_TC);
		USART2->TDR = c;
	}
}
 8005708:	e00a      	b.n	8005720 <printchar+0x3c>
		while ( (USART2->ISR & USART_ISR_TC) != USART_ISR_TC);
 800570a:	46c0      	nop			@ (mov r8, r8)
 800570c:	4b06      	ldr	r3, [pc, #24]	@ (8005728 <printchar+0x44>)
 800570e:	69db      	ldr	r3, [r3, #28]
 8005710:	2240      	movs	r2, #64	@ 0x40
 8005712:	4013      	ands	r3, r2
 8005714:	2b40      	cmp	r3, #64	@ 0x40
 8005716:	d1f9      	bne.n	800570c <printchar+0x28>
		USART2->TDR = c;
 8005718:	4b03      	ldr	r3, [pc, #12]	@ (8005728 <printchar+0x44>)
 800571a:	683a      	ldr	r2, [r7, #0]
 800571c:	b292      	uxth	r2, r2
 800571e:	851a      	strh	r2, [r3, #40]	@ 0x28
}
 8005720:	46c0      	nop			@ (mov r8, r8)
 8005722:	46bd      	mov	sp, r7
 8005724:	b002      	add	sp, #8
 8005726:	bd80      	pop	{r7, pc}
 8005728:	40004400 	.word	0x40004400

0800572c <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
 800572c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800572e:	46c6      	mov	lr, r8
 8005730:	b500      	push	{lr}
 8005732:	b084      	sub	sp, #16
 8005734:	af00      	add	r7, sp, #0
 8005736:	60f8      	str	r0, [r7, #12]
 8005738:	60b9      	str	r1, [r7, #8]
 800573a:	607a      	str	r2, [r7, #4]
 800573c:	603b      	str	r3, [r7, #0]
	register int pc = 0, padchar = ' ';
 800573e:	2400      	movs	r4, #0
 8005740:	2320      	movs	r3, #32
 8005742:	4698      	mov	r8, r3

	if (width > 0) {
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2b00      	cmp	r3, #0
 8005748:	dd16      	ble.n	8005778 <prints+0x4c>
		register int len = 0;
 800574a:	2500      	movs	r5, #0
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
 800574c:	68be      	ldr	r6, [r7, #8]
 800574e:	e001      	b.n	8005754 <prints+0x28>
 8005750:	3501      	adds	r5, #1
 8005752:	3601      	adds	r6, #1
 8005754:	7833      	ldrb	r3, [r6, #0]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d1fa      	bne.n	8005750 <prints+0x24>
		if (len >= width) width = 0;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	429d      	cmp	r5, r3
 800575e:	db02      	blt.n	8005766 <prints+0x3a>
 8005760:	2300      	movs	r3, #0
 8005762:	607b      	str	r3, [r7, #4]
 8005764:	e002      	b.n	800576c <prints+0x40>
		else width -= len;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	1b5b      	subs	r3, r3, r5
 800576a:	607b      	str	r3, [r7, #4]
		if (pad & PAD_ZERO) padchar = '0';
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	2202      	movs	r2, #2
 8005770:	4013      	ands	r3, r2
 8005772:	d001      	beq.n	8005778 <prints+0x4c>
 8005774:	2330      	movs	r3, #48	@ 0x30
 8005776:	4698      	mov	r8, r3
	}
	if (!(pad & PAD_RIGHT)) {
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	2201      	movs	r2, #1
 800577c:	4013      	ands	r3, r2
 800577e:	d119      	bne.n	80057b4 <prints+0x88>
		for ( ; width > 0; --width) {
 8005780:	e008      	b.n	8005794 <prints+0x68>
			printchar (out, padchar);
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	4641      	mov	r1, r8
 8005786:	0018      	movs	r0, r3
 8005788:	f7ff ffac 	bl	80056e4 <printchar>
			++pc;
 800578c:	3401      	adds	r4, #1
		for ( ; width > 0; --width) {
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	3b01      	subs	r3, #1
 8005792:	607b      	str	r3, [r7, #4]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2b00      	cmp	r3, #0
 8005798:	dcf3      	bgt.n	8005782 <prints+0x56>
		}
	}
	for ( ; *string ; ++string) {
 800579a:	e00b      	b.n	80057b4 <prints+0x88>
		printchar (out, *string);
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	781b      	ldrb	r3, [r3, #0]
 80057a0:	001a      	movs	r2, r3
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	0011      	movs	r1, r2
 80057a6:	0018      	movs	r0, r3
 80057a8:	f7ff ff9c 	bl	80056e4 <printchar>
		++pc;
 80057ac:	3401      	adds	r4, #1
	for ( ; *string ; ++string) {
 80057ae:	68bb      	ldr	r3, [r7, #8]
 80057b0:	3301      	adds	r3, #1
 80057b2:	60bb      	str	r3, [r7, #8]
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	781b      	ldrb	r3, [r3, #0]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d1ef      	bne.n	800579c <prints+0x70>
	}
	for ( ; width > 0; --width) {
 80057bc:	e008      	b.n	80057d0 <prints+0xa4>
		printchar (out, padchar);
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	4641      	mov	r1, r8
 80057c2:	0018      	movs	r0, r3
 80057c4:	f7ff ff8e 	bl	80056e4 <printchar>
		++pc;
 80057c8:	3401      	adds	r4, #1
	for ( ; width > 0; --width) {
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	3b01      	subs	r3, #1
 80057ce:	607b      	str	r3, [r7, #4]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	dcf3      	bgt.n	80057be <prints+0x92>
	}

	return pc;
 80057d6:	0023      	movs	r3, r4
}
 80057d8:	0018      	movs	r0, r3
 80057da:	46bd      	mov	sp, r7
 80057dc:	b004      	add	sp, #16
 80057de:	bc80      	pop	{r7}
 80057e0:	46b8      	mov	r8, r7
 80057e2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080057e4 <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
 80057e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057e6:	46ce      	mov	lr, r9
 80057e8:	4647      	mov	r7, r8
 80057ea:	b580      	push	{r7, lr}
 80057ec:	b089      	sub	sp, #36	@ 0x24
 80057ee:	af00      	add	r7, sp, #0
 80057f0:	60f8      	str	r0, [r7, #12]
 80057f2:	60b9      	str	r1, [r7, #8]
 80057f4:	607a      	str	r2, [r7, #4]
 80057f6:	603b      	str	r3, [r7, #0]
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
 80057f8:	2300      	movs	r3, #0
 80057fa:	4699      	mov	r9, r3
 80057fc:	2600      	movs	r6, #0
	register unsigned int u = i;
 80057fe:	68bd      	ldr	r5, [r7, #8]

	if (i == 0) {
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d10e      	bne.n	8005824 <printi+0x40>
		print_buf[0] = '0';
 8005806:	2114      	movs	r1, #20
 8005808:	187b      	adds	r3, r7, r1
 800580a:	2230      	movs	r2, #48	@ 0x30
 800580c:	701a      	strb	r2, [r3, #0]
		print_buf[1] = '\0';
 800580e:	187b      	adds	r3, r7, r1
 8005810:	2200      	movs	r2, #0
 8005812:	705a      	strb	r2, [r3, #1]
		return prints (out, print_buf, width, pad);
 8005814:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005816:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005818:	1879      	adds	r1, r7, r1
 800581a:	68f8      	ldr	r0, [r7, #12]
 800581c:	f7ff ff86 	bl	800572c <prints>
 8005820:	0003      	movs	r3, r0
 8005822:	e04e      	b.n	80058c2 <printi+0xde>
	}

	if (sg && b == 10 && i < 0) {
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d00a      	beq.n	8005840 <printi+0x5c>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2b0a      	cmp	r3, #10
 800582e:	d107      	bne.n	8005840 <printi+0x5c>
 8005830:	68bb      	ldr	r3, [r7, #8]
 8005832:	2b00      	cmp	r3, #0
 8005834:	da04      	bge.n	8005840 <printi+0x5c>
		neg = 1;
 8005836:	2301      	movs	r3, #1
 8005838:	4699      	mov	r9, r3
		u = -i;
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	425b      	negs	r3, r3
 800583e:	001d      	movs	r5, r3
	}

	s = print_buf + PRINT_BUF_LEN-1;
 8005840:	2314      	movs	r3, #20
 8005842:	18fc      	adds	r4, r7, r3
 8005844:	340b      	adds	r4, #11
	*s = '\0';
 8005846:	2300      	movs	r3, #0
 8005848:	7023      	strb	r3, [r4, #0]

	while (u) {
 800584a:	e019      	b.n	8005880 <printi+0x9c>
		t = u % b;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	0019      	movs	r1, r3
 8005850:	0028      	movs	r0, r5
 8005852:	f7fa fcdf 	bl	8000214 <__aeabi_uidivmod>
 8005856:	000b      	movs	r3, r1
 8005858:	4698      	mov	r8, r3
		if( t >= 10 )
 800585a:	4643      	mov	r3, r8
 800585c:	2b09      	cmp	r3, #9
 800585e:	dd02      	ble.n	8005866 <printi+0x82>
			t += letbase - '0' - 10;
 8005860:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005862:	3b3a      	subs	r3, #58	@ 0x3a
 8005864:	4498      	add	r8, r3
		*--s = t + '0';
 8005866:	4643      	mov	r3, r8
 8005868:	b2db      	uxtb	r3, r3
 800586a:	3c01      	subs	r4, #1
 800586c:	3330      	adds	r3, #48	@ 0x30
 800586e:	b2db      	uxtb	r3, r3
 8005870:	7023      	strb	r3, [r4, #0]
		u /= b;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	0019      	movs	r1, r3
 8005876:	0028      	movs	r0, r5
 8005878:	f7fa fc46 	bl	8000108 <__udivsi3>
 800587c:	0003      	movs	r3, r0
 800587e:	001d      	movs	r5, r3
	while (u) {
 8005880:	2d00      	cmp	r5, #0
 8005882:	d1e3      	bne.n	800584c <printi+0x68>
	}

	if (neg) {
 8005884:	464b      	mov	r3, r9
 8005886:	2b00      	cmp	r3, #0
 8005888:	d013      	beq.n	80058b2 <printi+0xce>
		if( width && (pad & PAD_ZERO) ) {
 800588a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800588c:	2b00      	cmp	r3, #0
 800588e:	d00d      	beq.n	80058ac <printi+0xc8>
 8005890:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005892:	2202      	movs	r2, #2
 8005894:	4013      	ands	r3, r2
 8005896:	d009      	beq.n	80058ac <printi+0xc8>
			printchar (out, '-');
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	212d      	movs	r1, #45	@ 0x2d
 800589c:	0018      	movs	r0, r3
 800589e:	f7ff ff21 	bl	80056e4 <printchar>
			++pc;
 80058a2:	3601      	adds	r6, #1
			--width;
 80058a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80058a6:	3b01      	subs	r3, #1
 80058a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80058aa:	e002      	b.n	80058b2 <printi+0xce>
		}
		else {
			*--s = '-';
 80058ac:	3c01      	subs	r4, #1
 80058ae:	232d      	movs	r3, #45	@ 0x2d
 80058b0:	7023      	strb	r3, [r4, #0]
		}
	}

	return pc + prints (out, s, width, pad);
 80058b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80058b4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80058b6:	68f8      	ldr	r0, [r7, #12]
 80058b8:	0021      	movs	r1, r4
 80058ba:	f7ff ff37 	bl	800572c <prints>
 80058be:	0003      	movs	r3, r0
 80058c0:	18f3      	adds	r3, r6, r3
}
 80058c2:	0018      	movs	r0, r3
 80058c4:	46bd      	mov	sp, r7
 80058c6:	b009      	add	sp, #36	@ 0x24
 80058c8:	bcc0      	pop	{r6, r7}
 80058ca:	46b9      	mov	r9, r7
 80058cc:	46b0      	mov	r8, r6
 80058ce:	bdf0      	pop	{r4, r5, r6, r7, pc}

080058d0 <print>:

static int print(char **out, const char *format, va_list args )
{
 80058d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058d2:	b08b      	sub	sp, #44	@ 0x2c
 80058d4:	af04      	add	r7, sp, #16
 80058d6:	60f8      	str	r0, [r7, #12]
 80058d8:	60b9      	str	r1, [r7, #8]
 80058da:	607a      	str	r2, [r7, #4]
	register int width, pad;
	register int pc = 0;
 80058dc:	2400      	movs	r4, #0
	char scr[2];

	for (; *format != 0; ++format) {
 80058de:	e0c6      	b.n	8005a6e <print+0x19e>
		if (*format == '%') {
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	781b      	ldrb	r3, [r3, #0]
 80058e4:	2b25      	cmp	r3, #37	@ 0x25
 80058e6:	d000      	beq.n	80058ea <print+0x1a>
 80058e8:	e0b2      	b.n	8005a50 <print+0x180>
			++format;
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	3301      	adds	r3, #1
 80058ee:	60bb      	str	r3, [r7, #8]
			width = pad = 0;
 80058f0:	2600      	movs	r6, #0
 80058f2:	0035      	movs	r5, r6
			if (*format == '\0') break;
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	781b      	ldrb	r3, [r3, #0]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d100      	bne.n	80058fe <print+0x2e>
 80058fc:	e0bd      	b.n	8005a7a <print+0x1aa>
			if (*format == '%') goto out;
 80058fe:	68bb      	ldr	r3, [r7, #8]
 8005900:	781b      	ldrb	r3, [r3, #0]
 8005902:	2b25      	cmp	r3, #37	@ 0x25
 8005904:	d100      	bne.n	8005908 <print+0x38>
 8005906:	e0a5      	b.n	8005a54 <print+0x184>
			if (*format == '-') {
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	781b      	ldrb	r3, [r3, #0]
 800590c:	2b2d      	cmp	r3, #45	@ 0x2d
 800590e:	d10a      	bne.n	8005926 <print+0x56>
				++format;
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	3301      	adds	r3, #1
 8005914:	60bb      	str	r3, [r7, #8]
				pad = PAD_RIGHT;
 8005916:	2601      	movs	r6, #1
			}
			while (*format == '0') {
 8005918:	e005      	b.n	8005926 <print+0x56>
				++format;
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	3301      	adds	r3, #1
 800591e:	60bb      	str	r3, [r7, #8]
				pad |= PAD_ZERO;
 8005920:	2302      	movs	r3, #2
 8005922:	4333      	orrs	r3, r6
 8005924:	001e      	movs	r6, r3
			while (*format == '0') {
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	781b      	ldrb	r3, [r3, #0]
 800592a:	2b30      	cmp	r3, #48	@ 0x30
 800592c:	d0f5      	beq.n	800591a <print+0x4a>
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
 800592e:	e00b      	b.n	8005948 <print+0x78>
				width *= 10;
 8005930:	002b      	movs	r3, r5
 8005932:	009b      	lsls	r3, r3, #2
 8005934:	195b      	adds	r3, r3, r5
 8005936:	005b      	lsls	r3, r3, #1
 8005938:	001d      	movs	r5, r3
				width += *format - '0';
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	781b      	ldrb	r3, [r3, #0]
 800593e:	3b30      	subs	r3, #48	@ 0x30
 8005940:	18ed      	adds	r5, r5, r3
			for ( ; *format >= '0' && *format <= '9'; ++format) {
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	3301      	adds	r3, #1
 8005946:	60bb      	str	r3, [r7, #8]
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	781b      	ldrb	r3, [r3, #0]
 800594c:	2b2f      	cmp	r3, #47	@ 0x2f
 800594e:	d903      	bls.n	8005958 <print+0x88>
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	781b      	ldrb	r3, [r3, #0]
 8005954:	2b39      	cmp	r3, #57	@ 0x39
 8005956:	d9eb      	bls.n	8005930 <print+0x60>
			}
			if( *format == 's' ) {
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	781b      	ldrb	r3, [r3, #0]
 800595c:	2b73      	cmp	r3, #115	@ 0x73
 800595e:	d10f      	bne.n	8005980 <print+0xb0>
				register char *s = (char *)va_arg( args, int );
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	1d1a      	adds	r2, r3, #4
 8005964:	607a      	str	r2, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	1e19      	subs	r1, r3, #0
				pc += prints (out, s?s:"(null)", width, pad);
 800596a:	d000      	beq.n	800596e <print+0x9e>
 800596c:	e000      	b.n	8005970 <print+0xa0>
 800596e:	4949      	ldr	r1, [pc, #292]	@ (8005a94 <print+0x1c4>)
 8005970:	68f8      	ldr	r0, [r7, #12]
 8005972:	0033      	movs	r3, r6
 8005974:	002a      	movs	r2, r5
 8005976:	f7ff fed9 	bl	800572c <prints>
 800597a:	0003      	movs	r3, r0
 800597c:	18e4      	adds	r4, r4, r3
				continue;
 800597e:	e073      	b.n	8005a68 <print+0x198>
			}
			if( *format == 'd' ) {
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	781b      	ldrb	r3, [r3, #0]
 8005984:	2b64      	cmp	r3, #100	@ 0x64
 8005986:	d10f      	bne.n	80059a8 <print+0xd8>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	1d1a      	adds	r2, r3, #4
 800598c:	607a      	str	r2, [r7, #4]
 800598e:	6819      	ldr	r1, [r3, #0]
 8005990:	68f8      	ldr	r0, [r7, #12]
 8005992:	2361      	movs	r3, #97	@ 0x61
 8005994:	9302      	str	r3, [sp, #8]
 8005996:	9601      	str	r6, [sp, #4]
 8005998:	9500      	str	r5, [sp, #0]
 800599a:	2301      	movs	r3, #1
 800599c:	220a      	movs	r2, #10
 800599e:	f7ff ff21 	bl	80057e4 <printi>
 80059a2:	0003      	movs	r3, r0
 80059a4:	18e4      	adds	r4, r4, r3
				continue;
 80059a6:	e05f      	b.n	8005a68 <print+0x198>
			}
			if( *format == 'x' ) {
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	781b      	ldrb	r3, [r3, #0]
 80059ac:	2b78      	cmp	r3, #120	@ 0x78
 80059ae:	d10f      	bne.n	80059d0 <print+0x100>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	1d1a      	adds	r2, r3, #4
 80059b4:	607a      	str	r2, [r7, #4]
 80059b6:	6819      	ldr	r1, [r3, #0]
 80059b8:	68f8      	ldr	r0, [r7, #12]
 80059ba:	2361      	movs	r3, #97	@ 0x61
 80059bc:	9302      	str	r3, [sp, #8]
 80059be:	9601      	str	r6, [sp, #4]
 80059c0:	9500      	str	r5, [sp, #0]
 80059c2:	2300      	movs	r3, #0
 80059c4:	2210      	movs	r2, #16
 80059c6:	f7ff ff0d 	bl	80057e4 <printi>
 80059ca:	0003      	movs	r3, r0
 80059cc:	18e4      	adds	r4, r4, r3
				continue;
 80059ce:	e04b      	b.n	8005a68 <print+0x198>
			}
			if( *format == 'X' ) {
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	781b      	ldrb	r3, [r3, #0]
 80059d4:	2b58      	cmp	r3, #88	@ 0x58
 80059d6:	d10f      	bne.n	80059f8 <print+0x128>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	1d1a      	adds	r2, r3, #4
 80059dc:	607a      	str	r2, [r7, #4]
 80059de:	6819      	ldr	r1, [r3, #0]
 80059e0:	68f8      	ldr	r0, [r7, #12]
 80059e2:	2341      	movs	r3, #65	@ 0x41
 80059e4:	9302      	str	r3, [sp, #8]
 80059e6:	9601      	str	r6, [sp, #4]
 80059e8:	9500      	str	r5, [sp, #0]
 80059ea:	2300      	movs	r3, #0
 80059ec:	2210      	movs	r2, #16
 80059ee:	f7ff fef9 	bl	80057e4 <printi>
 80059f2:	0003      	movs	r3, r0
 80059f4:	18e4      	adds	r4, r4, r3
				continue;
 80059f6:	e037      	b.n	8005a68 <print+0x198>
			}
			if( *format == 'u' ) {
 80059f8:	68bb      	ldr	r3, [r7, #8]
 80059fa:	781b      	ldrb	r3, [r3, #0]
 80059fc:	2b75      	cmp	r3, #117	@ 0x75
 80059fe:	d10f      	bne.n	8005a20 <print+0x150>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	1d1a      	adds	r2, r3, #4
 8005a04:	607a      	str	r2, [r7, #4]
 8005a06:	6819      	ldr	r1, [r3, #0]
 8005a08:	68f8      	ldr	r0, [r7, #12]
 8005a0a:	2361      	movs	r3, #97	@ 0x61
 8005a0c:	9302      	str	r3, [sp, #8]
 8005a0e:	9601      	str	r6, [sp, #4]
 8005a10:	9500      	str	r5, [sp, #0]
 8005a12:	2300      	movs	r3, #0
 8005a14:	220a      	movs	r2, #10
 8005a16:	f7ff fee5 	bl	80057e4 <printi>
 8005a1a:	0003      	movs	r3, r0
 8005a1c:	18e4      	adds	r4, r4, r3
				continue;
 8005a1e:	e023      	b.n	8005a68 <print+0x198>
			}
			if( *format == 'c' ) {
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	781b      	ldrb	r3, [r3, #0]
 8005a24:	2b63      	cmp	r3, #99	@ 0x63
 8005a26:	d11f      	bne.n	8005a68 <print+0x198>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	1d1a      	adds	r2, r3, #4
 8005a2c:	607a      	str	r2, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	b2da      	uxtb	r2, r3
 8005a32:	2114      	movs	r1, #20
 8005a34:	187b      	adds	r3, r7, r1
 8005a36:	701a      	strb	r2, [r3, #0]
				scr[1] = '\0';
 8005a38:	187b      	adds	r3, r7, r1
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	705a      	strb	r2, [r3, #1]
				pc += prints (out, scr, width, pad);
 8005a3e:	1879      	adds	r1, r7, r1
 8005a40:	68f8      	ldr	r0, [r7, #12]
 8005a42:	0033      	movs	r3, r6
 8005a44:	002a      	movs	r2, r5
 8005a46:	f7ff fe71 	bl	800572c <prints>
 8005a4a:	0003      	movs	r3, r0
 8005a4c:	18e4      	adds	r4, r4, r3
				continue;
 8005a4e:	e00b      	b.n	8005a68 <print+0x198>
			}
		}
		else {
		out:
 8005a50:	46c0      	nop			@ (mov r8, r8)
 8005a52:	e000      	b.n	8005a56 <print+0x186>
			if (*format == '%') goto out;
 8005a54:	46c0      	nop			@ (mov r8, r8)
			printchar (out, *format);
 8005a56:	68bb      	ldr	r3, [r7, #8]
 8005a58:	781b      	ldrb	r3, [r3, #0]
 8005a5a:	001a      	movs	r2, r3
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	0011      	movs	r1, r2
 8005a60:	0018      	movs	r0, r3
 8005a62:	f7ff fe3f 	bl	80056e4 <printchar>
			++pc;
 8005a66:	3401      	adds	r4, #1
	for (; *format != 0; ++format) {
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	3301      	adds	r3, #1
 8005a6c:	60bb      	str	r3, [r7, #8]
 8005a6e:	68bb      	ldr	r3, [r7, #8]
 8005a70:	781b      	ldrb	r3, [r3, #0]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d000      	beq.n	8005a78 <print+0x1a8>
 8005a76:	e733      	b.n	80058e0 <print+0x10>
 8005a78:	e000      	b.n	8005a7c <print+0x1ac>
			if (*format == '\0') break;
 8005a7a:	46c0      	nop			@ (mov r8, r8)
		}
	}
	if (out) **out = '\0';
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d003      	beq.n	8005a8a <print+0x1ba>
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	2200      	movs	r2, #0
 8005a88:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
 8005a8a:	0023      	movs	r3, r4
}
 8005a8c:	0018      	movs	r0, r3
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	b007      	add	sp, #28
 8005a92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a94:	0800639c 	.word	0x0800639c

08005a98 <my_printf>:

int my_printf(const char *format, ...)
{
 8005a98:	b40f      	push	{r0, r1, r2, r3}
 8005a9a:	b580      	push	{r7, lr}
 8005a9c:	b082      	sub	sp, #8
 8005a9e:	af00      	add	r7, sp, #0
        va_list args;
        va_start( args, format );
 8005aa0:	2314      	movs	r3, #20
 8005aa2:	18fb      	adds	r3, r7, r3
 8005aa4:	607b      	str	r3, [r7, #4]
        return print( 0, format, args );
 8005aa6:	687a      	ldr	r2, [r7, #4]
 8005aa8:	693b      	ldr	r3, [r7, #16]
 8005aaa:	0019      	movs	r1, r3
 8005aac:	2000      	movs	r0, #0
 8005aae:	f7ff ff0f 	bl	80058d0 <print>
 8005ab2:	0003      	movs	r3, r0
}
 8005ab4:	0018      	movs	r0, r3
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	b002      	add	sp, #8
 8005aba:	bc80      	pop	{r7}
 8005abc:	bc08      	pop	{r3}
 8005abe:	b004      	add	sp, #16
 8005ac0:	4718      	bx	r3

08005ac2 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8005ac2:	b580      	push	{r7, lr}
 8005ac4:	af00      	add	r7, sp, #0
}
 8005ac6:	46c0      	nop			@ (mov r8, r8)
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bd80      	pop	{r7, pc}

08005acc <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8005ad0:	46c0      	nop			@ (mov r8, r8)
 8005ad2:	e7fd      	b.n	8005ad0 <HardFault_Handler+0x4>

08005ad4 <EXTI4_15_IRQHandler>:
  * This function handles EXTI line 13 interrupt request.
  */
extern xSemaphoreHandle xSem;

void EXTI4_15_IRQHandler()
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b082      	sub	sp, #8
 8005ad8:	af00      	add	r7, sp, #0
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 8005ada:	2300      	movs	r3, #0
 8005adc:	607b      	str	r3, [r7, #4]

	// Test for line 13 pending interrupt
	if ((EXTI->PR & EXTI_PR_PR13_Msk) != 0)
 8005ade:	4b0e      	ldr	r3, [pc, #56]	@ (8005b18 <EXTI4_15_IRQHandler+0x44>)
 8005ae0:	695a      	ldr	r2, [r3, #20]
 8005ae2:	2380      	movs	r3, #128	@ 0x80
 8005ae4:	019b      	lsls	r3, r3, #6
 8005ae6:	4013      	ands	r3, r2
 8005ae8:	d011      	beq.n	8005b0e <EXTI4_15_IRQHandler+0x3a>
	{
		// Clear pending bit 13 by writing a '1'
		EXTI->PR = EXTI_PR_PR13;
 8005aea:	4b0b      	ldr	r3, [pc, #44]	@ (8005b18 <EXTI4_15_IRQHandler+0x44>)
 8005aec:	2280      	movs	r2, #128	@ 0x80
 8005aee:	0192      	lsls	r2, r2, #6
 8005af0:	615a      	str	r2, [r3, #20]

		// Release the semaphore
		xSemaphoreGiveFromISR(xSem, &xHigherPriorityTaskWoken);
 8005af2:	4b0a      	ldr	r3, [pc, #40]	@ (8005b1c <EXTI4_15_IRQHandler+0x48>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	1d3a      	adds	r2, r7, #4
 8005af8:	0011      	movs	r1, r2
 8005afa:	0018      	movs	r0, r3
 8005afc:	f7fa fd8e 	bl	800061c <xQueueGiveFromISR>

	    // Perform a context switch to the waiting task
	    portEND_SWITCHING_ISR(xHigherPriorityTaskWoken);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d003      	beq.n	8005b0e <EXTI4_15_IRQHandler+0x3a>
 8005b06:	4b06      	ldr	r3, [pc, #24]	@ (8005b20 <EXTI4_15_IRQHandler+0x4c>)
 8005b08:	2280      	movs	r2, #128	@ 0x80
 8005b0a:	0552      	lsls	r2, r2, #21
 8005b0c:	601a      	str	r2, [r3, #0]
	}
}
 8005b0e:	46c0      	nop			@ (mov r8, r8)
 8005b10:	46bd      	mov	sp, r7
 8005b12:	b002      	add	sp, #8
 8005b14:	bd80      	pop	{r7, pc}
 8005b16:	46c0      	nop			@ (mov r8, r8)
 8005b18:	40010400 	.word	0x40010400
 8005b1c:	2000306c 	.word	0x2000306c
 8005b20:	e000ed04 	.word	0xe000ed04

08005b24 <BSP_LED_Init>:
 * Initialize LED pin (PA5) as a High-Speed Push-Pull output
 * Set LED initial state to OFF
 */

void BSP_LED_Init()
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	af00      	add	r7, sp, #0
	// Enable GPIOA clock
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 8005b28:	4b22      	ldr	r3, [pc, #136]	@ (8005bb4 <BSP_LED_Init+0x90>)
 8005b2a:	695a      	ldr	r2, [r3, #20]
 8005b2c:	4b21      	ldr	r3, [pc, #132]	@ (8005bb4 <BSP_LED_Init+0x90>)
 8005b2e:	2180      	movs	r1, #128	@ 0x80
 8005b30:	0289      	lsls	r1, r1, #10
 8005b32:	430a      	orrs	r2, r1
 8005b34:	615a      	str	r2, [r3, #20]

	// Configure PA5 as output
	GPIOA->MODER &= ~GPIO_MODER_MODER5_Msk;
 8005b36:	2390      	movs	r3, #144	@ 0x90
 8005b38:	05db      	lsls	r3, r3, #23
 8005b3a:	681a      	ldr	r2, [r3, #0]
 8005b3c:	2390      	movs	r3, #144	@ 0x90
 8005b3e:	05db      	lsls	r3, r3, #23
 8005b40:	491d      	ldr	r1, [pc, #116]	@ (8005bb8 <BSP_LED_Init+0x94>)
 8005b42:	400a      	ands	r2, r1
 8005b44:	601a      	str	r2, [r3, #0]
	GPIOA->MODER |= (0x01 <<GPIO_MODER_MODER5_Pos);
 8005b46:	2390      	movs	r3, #144	@ 0x90
 8005b48:	05db      	lsls	r3, r3, #23
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	2390      	movs	r3, #144	@ 0x90
 8005b4e:	05db      	lsls	r3, r3, #23
 8005b50:	2180      	movs	r1, #128	@ 0x80
 8005b52:	00c9      	lsls	r1, r1, #3
 8005b54:	430a      	orrs	r2, r1
 8005b56:	601a      	str	r2, [r3, #0]

	// Configure PA5 as Push-Pull output
	GPIOA->OTYPER &= ~GPIO_OTYPER_OT_5;
 8005b58:	2390      	movs	r3, #144	@ 0x90
 8005b5a:	05db      	lsls	r3, r3, #23
 8005b5c:	685a      	ldr	r2, [r3, #4]
 8005b5e:	2390      	movs	r3, #144	@ 0x90
 8005b60:	05db      	lsls	r3, r3, #23
 8005b62:	2120      	movs	r1, #32
 8005b64:	438a      	bics	r2, r1
 8005b66:	605a      	str	r2, [r3, #4]

	// Configure PA5 as High-Speed Output
	GPIOA->OSPEEDR &= ~GPIO_OSPEEDR_OSPEEDR5_Msk;
 8005b68:	2390      	movs	r3, #144	@ 0x90
 8005b6a:	05db      	lsls	r3, r3, #23
 8005b6c:	689a      	ldr	r2, [r3, #8]
 8005b6e:	2390      	movs	r3, #144	@ 0x90
 8005b70:	05db      	lsls	r3, r3, #23
 8005b72:	4911      	ldr	r1, [pc, #68]	@ (8005bb8 <BSP_LED_Init+0x94>)
 8005b74:	400a      	ands	r2, r1
 8005b76:	609a      	str	r2, [r3, #8]
	GPIOA->OSPEEDR |= (0x03 <<GPIO_OSPEEDR_OSPEEDR5_Pos);
 8005b78:	2390      	movs	r3, #144	@ 0x90
 8005b7a:	05db      	lsls	r3, r3, #23
 8005b7c:	689a      	ldr	r2, [r3, #8]
 8005b7e:	2390      	movs	r3, #144	@ 0x90
 8005b80:	05db      	lsls	r3, r3, #23
 8005b82:	21c0      	movs	r1, #192	@ 0xc0
 8005b84:	0109      	lsls	r1, r1, #4
 8005b86:	430a      	orrs	r2, r1
 8005b88:	609a      	str	r2, [r3, #8]

	// Disable PA5 Pull-up/Pull-down
	GPIOA->PUPDR &= ~GPIO_PUPDR_PUPDR5_Msk;
 8005b8a:	2390      	movs	r3, #144	@ 0x90
 8005b8c:	05db      	lsls	r3, r3, #23
 8005b8e:	68da      	ldr	r2, [r3, #12]
 8005b90:	2390      	movs	r3, #144	@ 0x90
 8005b92:	05db      	lsls	r3, r3, #23
 8005b94:	4908      	ldr	r1, [pc, #32]	@ (8005bb8 <BSP_LED_Init+0x94>)
 8005b96:	400a      	ands	r2, r1
 8005b98:	60da      	str	r2, [r3, #12]

	// Set Initial State OFF
	GPIOA->BSRR |= GPIO_BSRR_BR_5;
 8005b9a:	2390      	movs	r3, #144	@ 0x90
 8005b9c:	05db      	lsls	r3, r3, #23
 8005b9e:	699a      	ldr	r2, [r3, #24]
 8005ba0:	2390      	movs	r3, #144	@ 0x90
 8005ba2:	05db      	lsls	r3, r3, #23
 8005ba4:	2180      	movs	r1, #128	@ 0x80
 8005ba6:	0389      	lsls	r1, r1, #14
 8005ba8:	430a      	orrs	r2, r1
 8005baa:	619a      	str	r2, [r3, #24]
}
 8005bac:	46c0      	nop			@ (mov r8, r8)
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	bd80      	pop	{r7, pc}
 8005bb2:	46c0      	nop			@ (mov r8, r8)
 8005bb4:	40021000 	.word	0x40021000
 8005bb8:	fffff3ff 	.word	0xfffff3ff

08005bbc <BSP_LED_Toggle>:
 * BSP_LED_Toggle()
 * Toggle LED on PA5
 */

void BSP_LED_Toggle()
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	af00      	add	r7, sp, #0
	GPIOA->ODR ^= GPIO_ODR_5;
 8005bc0:	2390      	movs	r3, #144	@ 0x90
 8005bc2:	05db      	lsls	r3, r3, #23
 8005bc4:	695a      	ldr	r2, [r3, #20]
 8005bc6:	2390      	movs	r3, #144	@ 0x90
 8005bc8:	05db      	lsls	r3, r3, #23
 8005bca:	2120      	movs	r1, #32
 8005bcc:	404a      	eors	r2, r1
 8005bce:	615a      	str	r2, [r3, #20]
}
 8005bd0:	46c0      	nop			@ (mov r8, r8)
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	bd80      	pop	{r7, pc}
	...

08005bd8 <BSP_PB_Init>:
 * BSP_PB_Init()
 * - Initialize Push-Button pin (PC13) as input without Pull-up/Pull-down
 * - Enable EXTI13 interrupt on PC13 falling edge
 */
void BSP_PB_Init()
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	af00      	add	r7, sp, #0
	// Enable GPIOC clock
	RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 8005bdc:	4b1f      	ldr	r3, [pc, #124]	@ (8005c5c <BSP_PB_Init+0x84>)
 8005bde:	695a      	ldr	r2, [r3, #20]
 8005be0:	4b1e      	ldr	r3, [pc, #120]	@ (8005c5c <BSP_PB_Init+0x84>)
 8005be2:	2180      	movs	r1, #128	@ 0x80
 8005be4:	0309      	lsls	r1, r1, #12
 8005be6:	430a      	orrs	r2, r1
 8005be8:	615a      	str	r2, [r3, #20]

	// Configure PC13 as input
	GPIOC->MODER &= ~GPIO_MODER_MODER13_Msk;
 8005bea:	4b1d      	ldr	r3, [pc, #116]	@ (8005c60 <BSP_PB_Init+0x88>)
 8005bec:	681a      	ldr	r2, [r3, #0]
 8005bee:	4b1c      	ldr	r3, [pc, #112]	@ (8005c60 <BSP_PB_Init+0x88>)
 8005bf0:	491c      	ldr	r1, [pc, #112]	@ (8005c64 <BSP_PB_Init+0x8c>)
 8005bf2:	400a      	ands	r2, r1
 8005bf4:	601a      	str	r2, [r3, #0]
	GPIOC->MODER |= (0x00 <<GPIO_MODER_MODER13_Pos);
 8005bf6:	4a1a      	ldr	r2, [pc, #104]	@ (8005c60 <BSP_PB_Init+0x88>)
 8005bf8:	4b19      	ldr	r3, [pc, #100]	@ (8005c60 <BSP_PB_Init+0x88>)
 8005bfa:	6812      	ldr	r2, [r2, #0]
 8005bfc:	601a      	str	r2, [r3, #0]

	// Disable PC13 Pull-up/Pull-down
	GPIOC->PUPDR &= ~GPIO_PUPDR_PUPDR13_Msk;
 8005bfe:	4b18      	ldr	r3, [pc, #96]	@ (8005c60 <BSP_PB_Init+0x88>)
 8005c00:	68da      	ldr	r2, [r3, #12]
 8005c02:	4b17      	ldr	r3, [pc, #92]	@ (8005c60 <BSP_PB_Init+0x88>)
 8005c04:	4917      	ldr	r1, [pc, #92]	@ (8005c64 <BSP_PB_Init+0x8c>)
 8005c06:	400a      	ands	r2, r1
 8005c08:	60da      	str	r2, [r3, #12]

	// Enable SYSCFG clock
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8005c0a:	4b14      	ldr	r3, [pc, #80]	@ (8005c5c <BSP_PB_Init+0x84>)
 8005c0c:	699a      	ldr	r2, [r3, #24]
 8005c0e:	4b13      	ldr	r3, [pc, #76]	@ (8005c5c <BSP_PB_Init+0x84>)
 8005c10:	2101      	movs	r1, #1
 8005c12:	430a      	orrs	r2, r1
 8005c14:	619a      	str	r2, [r3, #24]

	// Select Port C as interrupt source for EXTI line 13
	SYSCFG->EXTICR[3] &= ~ SYSCFG_EXTICR4_EXTI13_Msk;
 8005c16:	4b14      	ldr	r3, [pc, #80]	@ (8005c68 <BSP_PB_Init+0x90>)
 8005c18:	695a      	ldr	r2, [r3, #20]
 8005c1a:	4b13      	ldr	r3, [pc, #76]	@ (8005c68 <BSP_PB_Init+0x90>)
 8005c1c:	21f0      	movs	r1, #240	@ 0xf0
 8005c1e:	438a      	bics	r2, r1
 8005c20:	615a      	str	r2, [r3, #20]
	SYSCFG->EXTICR[3] |=   SYSCFG_EXTICR4_EXTI13_PC;
 8005c22:	4b11      	ldr	r3, [pc, #68]	@ (8005c68 <BSP_PB_Init+0x90>)
 8005c24:	695a      	ldr	r2, [r3, #20]
 8005c26:	4b10      	ldr	r3, [pc, #64]	@ (8005c68 <BSP_PB_Init+0x90>)
 8005c28:	2120      	movs	r1, #32
 8005c2a:	430a      	orrs	r2, r1
 8005c2c:	615a      	str	r2, [r3, #20]

	// Enable EXTI line 13
	EXTI->IMR |= EXTI_IMR_IM13;
 8005c2e:	4b0f      	ldr	r3, [pc, #60]	@ (8005c6c <BSP_PB_Init+0x94>)
 8005c30:	681a      	ldr	r2, [r3, #0]
 8005c32:	4b0e      	ldr	r3, [pc, #56]	@ (8005c6c <BSP_PB_Init+0x94>)
 8005c34:	2180      	movs	r1, #128	@ 0x80
 8005c36:	0189      	lsls	r1, r1, #6
 8005c38:	430a      	orrs	r2, r1
 8005c3a:	601a      	str	r2, [r3, #0]

	// Disable Rising / Enable Falling trigger
	EXTI->RTSR &= ~EXTI_RTSR_RT13;
 8005c3c:	4b0b      	ldr	r3, [pc, #44]	@ (8005c6c <BSP_PB_Init+0x94>)
 8005c3e:	689a      	ldr	r2, [r3, #8]
 8005c40:	4b0a      	ldr	r3, [pc, #40]	@ (8005c6c <BSP_PB_Init+0x94>)
 8005c42:	490b      	ldr	r1, [pc, #44]	@ (8005c70 <BSP_PB_Init+0x98>)
 8005c44:	400a      	ands	r2, r1
 8005c46:	609a      	str	r2, [r3, #8]
	EXTI->FTSR |=  EXTI_FTSR_FT13;
 8005c48:	4b08      	ldr	r3, [pc, #32]	@ (8005c6c <BSP_PB_Init+0x94>)
 8005c4a:	68da      	ldr	r2, [r3, #12]
 8005c4c:	4b07      	ldr	r3, [pc, #28]	@ (8005c6c <BSP_PB_Init+0x94>)
 8005c4e:	2180      	movs	r1, #128	@ 0x80
 8005c50:	0189      	lsls	r1, r1, #6
 8005c52:	430a      	orrs	r2, r1
 8005c54:	60da      	str	r2, [r3, #12]
}
 8005c56:	46c0      	nop			@ (mov r8, r8)
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	bd80      	pop	{r7, pc}
 8005c5c:	40021000 	.word	0x40021000
 8005c60:	48000800 	.word	0x48000800
 8005c64:	f3ffffff 	.word	0xf3ffffff
 8005c68:	40010000 	.word	0x40010000
 8005c6c:	40010400 	.word	0x40010400
 8005c70:	ffffdfff 	.word	0xffffdfff

08005c74 <BSP_Console_Init>:
	}
	return state;
}

void BSP_Console_Init()
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	af00      	add	r7, sp, #0
	// Enable GPIOA clock
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 8005c78:	4b2b      	ldr	r3, [pc, #172]	@ (8005d28 <BSP_Console_Init+0xb4>)
 8005c7a:	695a      	ldr	r2, [r3, #20]
 8005c7c:	4b2a      	ldr	r3, [pc, #168]	@ (8005d28 <BSP_Console_Init+0xb4>)
 8005c7e:	2180      	movs	r1, #128	@ 0x80
 8005c80:	0289      	lsls	r1, r1, #10
 8005c82:	430a      	orrs	r2, r1
 8005c84:	615a      	str	r2, [r3, #20]

	// Configure PA2 and PA3 as Alternate function
	GPIOA->MODER &= ~(GPIO_MODER_MODER2_Msk | GPIO_MODER_MODER3_Msk);
 8005c86:	2390      	movs	r3, #144	@ 0x90
 8005c88:	05db      	lsls	r3, r3, #23
 8005c8a:	681a      	ldr	r2, [r3, #0]
 8005c8c:	2390      	movs	r3, #144	@ 0x90
 8005c8e:	05db      	lsls	r3, r3, #23
 8005c90:	21f0      	movs	r1, #240	@ 0xf0
 8005c92:	438a      	bics	r2, r1
 8005c94:	601a      	str	r2, [r3, #0]
	GPIOA->MODER |= (0x02 <<GPIO_MODER_MODER2_Pos) | (0x02 <<GPIO_MODER_MODER3_Pos);
 8005c96:	2390      	movs	r3, #144	@ 0x90
 8005c98:	05db      	lsls	r3, r3, #23
 8005c9a:	681a      	ldr	r2, [r3, #0]
 8005c9c:	2390      	movs	r3, #144	@ 0x90
 8005c9e:	05db      	lsls	r3, r3, #23
 8005ca0:	21a0      	movs	r1, #160	@ 0xa0
 8005ca2:	430a      	orrs	r2, r1
 8005ca4:	601a      	str	r2, [r3, #0]

	// Set PA2 and PA3 to AF1 (USART2)
	GPIOA->AFR[0] &= ~(0x0000FF00);
 8005ca6:	2390      	movs	r3, #144	@ 0x90
 8005ca8:	05db      	lsls	r3, r3, #23
 8005caa:	6a1a      	ldr	r2, [r3, #32]
 8005cac:	2390      	movs	r3, #144	@ 0x90
 8005cae:	05db      	lsls	r3, r3, #23
 8005cb0:	491e      	ldr	r1, [pc, #120]	@ (8005d2c <BSP_Console_Init+0xb8>)
 8005cb2:	400a      	ands	r2, r1
 8005cb4:	621a      	str	r2, [r3, #32]
	GPIOA->AFR[0] |=  (0x00001100);
 8005cb6:	2390      	movs	r3, #144	@ 0x90
 8005cb8:	05db      	lsls	r3, r3, #23
 8005cba:	6a1a      	ldr	r2, [r3, #32]
 8005cbc:	2390      	movs	r3, #144	@ 0x90
 8005cbe:	05db      	lsls	r3, r3, #23
 8005cc0:	2188      	movs	r1, #136	@ 0x88
 8005cc2:	0149      	lsls	r1, r1, #5
 8005cc4:	430a      	orrs	r2, r1
 8005cc6:	621a      	str	r2, [r3, #32]

	// Enable USART2 clock
	RCC -> APB1ENR |= RCC_APB1ENR_USART2EN;
 8005cc8:	4b17      	ldr	r3, [pc, #92]	@ (8005d28 <BSP_Console_Init+0xb4>)
 8005cca:	69da      	ldr	r2, [r3, #28]
 8005ccc:	4b16      	ldr	r3, [pc, #88]	@ (8005d28 <BSP_Console_Init+0xb4>)
 8005cce:	2180      	movs	r1, #128	@ 0x80
 8005cd0:	0289      	lsls	r1, r1, #10
 8005cd2:	430a      	orrs	r2, r1
 8005cd4:	61da      	str	r2, [r3, #28]

	// Clear USART2 configuration (reset state)
	// 8-bit, 1 start, 1 stop, CTS/RTS disabled
	USART2->CR1 = 0x00000000;
 8005cd6:	4b16      	ldr	r3, [pc, #88]	@ (8005d30 <BSP_Console_Init+0xbc>)
 8005cd8:	2200      	movs	r2, #0
 8005cda:	601a      	str	r2, [r3, #0]
	USART2->CR2 = 0x00000000;
 8005cdc:	4b14      	ldr	r3, [pc, #80]	@ (8005d30 <BSP_Console_Init+0xbc>)
 8005cde:	2200      	movs	r2, #0
 8005ce0:	605a      	str	r2, [r3, #4]
	USART2->CR3 = 0x00000000;
 8005ce2:	4b13      	ldr	r3, [pc, #76]	@ (8005d30 <BSP_Console_Init+0xbc>)
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	609a      	str	r2, [r3, #8]

	// Select PCLK (APB1) as clock source
	// PCLK -> 48 MHz
	RCC->CFGR3 &= ~RCC_CFGR3_USART2SW_Msk;
 8005ce8:	4b0f      	ldr	r3, [pc, #60]	@ (8005d28 <BSP_Console_Init+0xb4>)
 8005cea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005cec:	4b0e      	ldr	r3, [pc, #56]	@ (8005d28 <BSP_Console_Init+0xb4>)
 8005cee:	4911      	ldr	r1, [pc, #68]	@ (8005d34 <BSP_Console_Init+0xc0>)
 8005cf0:	400a      	ands	r2, r1
 8005cf2:	631a      	str	r2, [r3, #48]	@ 0x30
	// With OVER8=0 and Fck=48MHz, USARTDIV =   48E6/115200 = 416.6666
	// BRR = 417 -> Baud Rate = 115107.9137 -> 0.08% error
	//
	// With OVER8=1 and Fck=48MHz, USARTDIV = 2*48E6/115200 = 833.3333
	// BRR = 833 -> Baud Rate = 115246.0984 -> 0.04% error (better)
	USART2->CR1 |= USART_CR1_OVER8;
 8005cf4:	4b0e      	ldr	r3, [pc, #56]	@ (8005d30 <BSP_Console_Init+0xbc>)
 8005cf6:	681a      	ldr	r2, [r3, #0]
 8005cf8:	4b0d      	ldr	r3, [pc, #52]	@ (8005d30 <BSP_Console_Init+0xbc>)
 8005cfa:	2180      	movs	r1, #128	@ 0x80
 8005cfc:	0209      	lsls	r1, r1, #8
 8005cfe:	430a      	orrs	r2, r1
 8005d00:	601a      	str	r2, [r3, #0]
	USART2->BRR = 833;
 8005d02:	4b0b      	ldr	r3, [pc, #44]	@ (8005d30 <BSP_Console_Init+0xbc>)
 8005d04:	4a0c      	ldr	r2, [pc, #48]	@ (8005d38 <BSP_Console_Init+0xc4>)
 8005d06:	60da      	str	r2, [r3, #12]

	// Enable both Transmitter and Receiver
	USART2->CR1 |= USART_CR1_TE | USART_CR1_RE;
 8005d08:	4b09      	ldr	r3, [pc, #36]	@ (8005d30 <BSP_Console_Init+0xbc>)
 8005d0a:	681a      	ldr	r2, [r3, #0]
 8005d0c:	4b08      	ldr	r3, [pc, #32]	@ (8005d30 <BSP_Console_Init+0xbc>)
 8005d0e:	210c      	movs	r1, #12
 8005d10:	430a      	orrs	r2, r1
 8005d12:	601a      	str	r2, [r3, #0]

	// Enable USART2
	USART2->CR1 |= USART_CR1_UE;
 8005d14:	4b06      	ldr	r3, [pc, #24]	@ (8005d30 <BSP_Console_Init+0xbc>)
 8005d16:	681a      	ldr	r2, [r3, #0]
 8005d18:	4b05      	ldr	r3, [pc, #20]	@ (8005d30 <BSP_Console_Init+0xbc>)
 8005d1a:	2101      	movs	r1, #1
 8005d1c:	430a      	orrs	r2, r1
 8005d1e:	601a      	str	r2, [r3, #0]
}
 8005d20:	46c0      	nop			@ (mov r8, r8)
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bd80      	pop	{r7, pc}
 8005d26:	46c0      	nop			@ (mov r8, r8)
 8005d28:	40021000 	.word	0x40021000
 8005d2c:	ffff00ff 	.word	0xffff00ff
 8005d30:	40004400 	.word	0x40004400
 8005d34:	fffcffff 	.word	0xfffcffff
 8005d38:	00000341 	.word	0x00000341

08005d3c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005d3c:	480d      	ldr	r0, [pc, #52]	@ (8005d74 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005d3e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005d40:	f000 f825 	bl	8005d8e <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005d44:	480c      	ldr	r0, [pc, #48]	@ (8005d78 <LoopForever+0x6>)
  ldr r1, =_edata
 8005d46:	490d      	ldr	r1, [pc, #52]	@ (8005d7c <LoopForever+0xa>)
  ldr r2, =_sidata
 8005d48:	4a0d      	ldr	r2, [pc, #52]	@ (8005d80 <LoopForever+0xe>)
  movs r3, #0
 8005d4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005d4c:	e002      	b.n	8005d54 <LoopCopyDataInit>

08005d4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005d4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005d50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005d52:	3304      	adds	r3, #4

08005d54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005d54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005d56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005d58:	d3f9      	bcc.n	8005d4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005d5a:	4a0a      	ldr	r2, [pc, #40]	@ (8005d84 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005d5c:	4c0a      	ldr	r4, [pc, #40]	@ (8005d88 <LoopForever+0x16>)
  movs r3, #0
 8005d5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005d60:	e001      	b.n	8005d66 <LoopFillZerobss>

08005d62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005d62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005d64:	3204      	adds	r2, #4

08005d66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005d66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005d68:	d3fb      	bcc.n	8005d62 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8005d6a:	f000 f8a3 	bl	8005eb4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005d6e:	f7ff fb87 	bl	8005480 <main>

08005d72 <LoopForever>:

LoopForever:
    b LoopForever
 8005d72:	e7fe      	b.n	8005d72 <LoopForever>
  ldr   r0, =_estack
 8005d74:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8005d78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005d7c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8005d80:	0800644c 	.word	0x0800644c
  ldr r2, =_sbss
 8005d84:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8005d88:	20003070 	.word	0x20003070

08005d8c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005d8c:	e7fe      	b.n	8005d8c <ADC1_COMP_IRQHandler>

08005d8e <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005d8e:	b580      	push	{r7, lr}
 8005d90:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8005d92:	46c0      	nop			@ (mov r8, r8)
 8005d94:	46bd      	mov	sp, r7
 8005d96:	bd80      	pop	{r7, pc}

08005d98 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b084      	sub	sp, #16
 8005d9c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, predivfactor = 0;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	60fb      	str	r3, [r7, #12]
 8005da2:	2300      	movs	r3, #0
 8005da4:	60bb      	str	r3, [r7, #8]
 8005da6:	2300      	movs	r3, #0
 8005da8:	607b      	str	r3, [r7, #4]
 8005daa:	2300      	movs	r3, #0
 8005dac:	603b      	str	r3, [r7, #0]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8005dae:	4b38      	ldr	r3, [pc, #224]	@ (8005e90 <SystemCoreClockUpdate+0xf8>)
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	220c      	movs	r2, #12
 8005db4:	4013      	ands	r3, r2
 8005db6:	60fb      	str	r3, [r7, #12]

  switch (tmp)
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	2b08      	cmp	r3, #8
 8005dbc:	d011      	beq.n	8005de2 <SystemCoreClockUpdate+0x4a>
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	2b08      	cmp	r3, #8
 8005dc2:	d84f      	bhi.n	8005e64 <SystemCoreClockUpdate+0xcc>
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d003      	beq.n	8005dd2 <SystemCoreClockUpdate+0x3a>
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2b04      	cmp	r3, #4
 8005dce:	d004      	beq.n	8005dda <SystemCoreClockUpdate+0x42>
 8005dd0:	e048      	b.n	8005e64 <SystemCoreClockUpdate+0xcc>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8005dd2:	4b30      	ldr	r3, [pc, #192]	@ (8005e94 <SystemCoreClockUpdate+0xfc>)
 8005dd4:	4a30      	ldr	r2, [pc, #192]	@ (8005e98 <SystemCoreClockUpdate+0x100>)
 8005dd6:	601a      	str	r2, [r3, #0]
      break;
 8005dd8:	e048      	b.n	8005e6c <SystemCoreClockUpdate+0xd4>
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8005dda:	4b2e      	ldr	r3, [pc, #184]	@ (8005e94 <SystemCoreClockUpdate+0xfc>)
 8005ddc:	4a2e      	ldr	r2, [pc, #184]	@ (8005e98 <SystemCoreClockUpdate+0x100>)
 8005dde:	601a      	str	r2, [r3, #0]
      break;
 8005de0:	e044      	b.n	8005e6c <SystemCoreClockUpdate+0xd4>
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMUL;
 8005de2:	4b2b      	ldr	r3, [pc, #172]	@ (8005e90 <SystemCoreClockUpdate+0xf8>)
 8005de4:	685a      	ldr	r2, [r3, #4]
 8005de6:	23f0      	movs	r3, #240	@ 0xf0
 8005de8:	039b      	lsls	r3, r3, #14
 8005dea:	4013      	ands	r3, r2
 8005dec:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8005dee:	4b28      	ldr	r3, [pc, #160]	@ (8005e90 <SystemCoreClockUpdate+0xf8>)
 8005df0:	685a      	ldr	r2, [r3, #4]
 8005df2:	23c0      	movs	r3, #192	@ 0xc0
 8005df4:	025b      	lsls	r3, r3, #9
 8005df6:	4013      	ands	r3, r2
 8005df8:	607b      	str	r3, [r7, #4]
      pllmull = ( pllmull >> 18) + 2;
 8005dfa:	68bb      	ldr	r3, [r7, #8]
 8005dfc:	0c9b      	lsrs	r3, r3, #18
 8005dfe:	3302      	adds	r3, #2
 8005e00:	60bb      	str	r3, [r7, #8]
      predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 8005e02:	4b23      	ldr	r3, [pc, #140]	@ (8005e90 <SystemCoreClockUpdate+0xf8>)
 8005e04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e06:	220f      	movs	r2, #15
 8005e08:	4013      	ands	r3, r2
 8005e0a:	3301      	adds	r3, #1
 8005e0c:	603b      	str	r3, [r7, #0]

      if (pllsource == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8005e0e:	687a      	ldr	r2, [r7, #4]
 8005e10:	2380      	movs	r3, #128	@ 0x80
 8005e12:	025b      	lsls	r3, r3, #9
 8005e14:	429a      	cmp	r2, r3
 8005e16:	d10a      	bne.n	8005e2e <SystemCoreClockUpdate+0x96>
      {
        /* HSE used as PLL clock source : SystemCoreClock = HSE/PREDIV * PLLMUL */
        SystemCoreClock = (HSE_VALUE/predivfactor) * pllmull;
 8005e18:	6839      	ldr	r1, [r7, #0]
 8005e1a:	481f      	ldr	r0, [pc, #124]	@ (8005e98 <SystemCoreClockUpdate+0x100>)
 8005e1c:	f7fa f974 	bl	8000108 <__udivsi3>
 8005e20:	0003      	movs	r3, r0
 8005e22:	001a      	movs	r2, r3
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	435a      	muls	r2, r3
 8005e28:	4b1a      	ldr	r3, [pc, #104]	@ (8005e94 <SystemCoreClockUpdate+0xfc>)
 8005e2a:	601a      	str	r2, [r3, #0]
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
#endif /* STM32F042x6 || STM32F048xx || STM32F070x6 || 
          STM32F071xB || STM32F072xB || STM32F078xx || STM32F070xB ||
          STM32F091xC || STM32F098xx || STM32F030xC */
	  }
      break;
 8005e2c:	e01e      	b.n	8005e6c <SystemCoreClockUpdate+0xd4>
      else if (pllsource == RCC_CFGR_PLLSRC_HSI48_PREDIV)
 8005e2e:	687a      	ldr	r2, [r7, #4]
 8005e30:	23c0      	movs	r3, #192	@ 0xc0
 8005e32:	025b      	lsls	r3, r3, #9
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d10a      	bne.n	8005e4e <SystemCoreClockUpdate+0xb6>
        SystemCoreClock = (HSI48_VALUE/predivfactor) * pllmull;
 8005e38:	6839      	ldr	r1, [r7, #0]
 8005e3a:	4818      	ldr	r0, [pc, #96]	@ (8005e9c <SystemCoreClockUpdate+0x104>)
 8005e3c:	f7fa f964 	bl	8000108 <__udivsi3>
 8005e40:	0003      	movs	r3, r0
 8005e42:	001a      	movs	r2, r3
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	435a      	muls	r2, r3
 8005e48:	4b12      	ldr	r3, [pc, #72]	@ (8005e94 <SystemCoreClockUpdate+0xfc>)
 8005e4a:	601a      	str	r2, [r3, #0]
      break;
 8005e4c:	e00e      	b.n	8005e6c <SystemCoreClockUpdate+0xd4>
        SystemCoreClock = (HSI_VALUE/predivfactor) * pllmull;
 8005e4e:	6839      	ldr	r1, [r7, #0]
 8005e50:	4811      	ldr	r0, [pc, #68]	@ (8005e98 <SystemCoreClockUpdate+0x100>)
 8005e52:	f7fa f959 	bl	8000108 <__udivsi3>
 8005e56:	0003      	movs	r3, r0
 8005e58:	001a      	movs	r2, r3
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	435a      	muls	r2, r3
 8005e5e:	4b0d      	ldr	r3, [pc, #52]	@ (8005e94 <SystemCoreClockUpdate+0xfc>)
 8005e60:	601a      	str	r2, [r3, #0]
      break;
 8005e62:	e003      	b.n	8005e6c <SystemCoreClockUpdate+0xd4>
    default: /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8005e64:	4b0b      	ldr	r3, [pc, #44]	@ (8005e94 <SystemCoreClockUpdate+0xfc>)
 8005e66:	4a0c      	ldr	r2, [pc, #48]	@ (8005e98 <SystemCoreClockUpdate+0x100>)
 8005e68:	601a      	str	r2, [r3, #0]
      break;
 8005e6a:	46c0      	nop			@ (mov r8, r8)
  }
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8005e6c:	4b08      	ldr	r3, [pc, #32]	@ (8005e90 <SystemCoreClockUpdate+0xf8>)
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	091b      	lsrs	r3, r3, #4
 8005e72:	220f      	movs	r2, #15
 8005e74:	4013      	ands	r3, r2
 8005e76:	4a0a      	ldr	r2, [pc, #40]	@ (8005ea0 <SystemCoreClockUpdate+0x108>)
 8005e78:	5cd3      	ldrb	r3, [r2, r3]
 8005e7a:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8005e7c:	4b05      	ldr	r3, [pc, #20]	@ (8005e94 <SystemCoreClockUpdate+0xfc>)
 8005e7e:	681a      	ldr	r2, [r3, #0]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	40da      	lsrs	r2, r3
 8005e84:	4b03      	ldr	r3, [pc, #12]	@ (8005e94 <SystemCoreClockUpdate+0xfc>)
 8005e86:	601a      	str	r2, [r3, #0]
}
 8005e88:	46c0      	nop			@ (mov r8, r8)
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	b004      	add	sp, #16
 8005e8e:	bd80      	pop	{r7, pc}
 8005e90:	40021000 	.word	0x40021000
 8005e94:	20000008 	.word	0x20000008
 8005e98:	007a1200 	.word	0x007a1200
 8005e9c:	02dc6c00 	.word	0x02dc6c00
 8005ea0:	08006434 	.word	0x08006434

08005ea4 <memset>:
 8005ea4:	0003      	movs	r3, r0
 8005ea6:	1882      	adds	r2, r0, r2
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d100      	bne.n	8005eae <memset+0xa>
 8005eac:	4770      	bx	lr
 8005eae:	7019      	strb	r1, [r3, #0]
 8005eb0:	3301      	adds	r3, #1
 8005eb2:	e7f9      	b.n	8005ea8 <memset+0x4>

08005eb4 <__libc_init_array>:
 8005eb4:	b570      	push	{r4, r5, r6, lr}
 8005eb6:	2600      	movs	r6, #0
 8005eb8:	4c0c      	ldr	r4, [pc, #48]	@ (8005eec <__libc_init_array+0x38>)
 8005eba:	4d0d      	ldr	r5, [pc, #52]	@ (8005ef0 <__libc_init_array+0x3c>)
 8005ebc:	1b64      	subs	r4, r4, r5
 8005ebe:	10a4      	asrs	r4, r4, #2
 8005ec0:	42a6      	cmp	r6, r4
 8005ec2:	d109      	bne.n	8005ed8 <__libc_init_array+0x24>
 8005ec4:	2600      	movs	r6, #0
 8005ec6:	f000 f823 	bl	8005f10 <_init>
 8005eca:	4c0a      	ldr	r4, [pc, #40]	@ (8005ef4 <__libc_init_array+0x40>)
 8005ecc:	4d0a      	ldr	r5, [pc, #40]	@ (8005ef8 <__libc_init_array+0x44>)
 8005ece:	1b64      	subs	r4, r4, r5
 8005ed0:	10a4      	asrs	r4, r4, #2
 8005ed2:	42a6      	cmp	r6, r4
 8005ed4:	d105      	bne.n	8005ee2 <__libc_init_array+0x2e>
 8005ed6:	bd70      	pop	{r4, r5, r6, pc}
 8005ed8:	00b3      	lsls	r3, r6, #2
 8005eda:	58eb      	ldr	r3, [r5, r3]
 8005edc:	4798      	blx	r3
 8005ede:	3601      	adds	r6, #1
 8005ee0:	e7ee      	b.n	8005ec0 <__libc_init_array+0xc>
 8005ee2:	00b3      	lsls	r3, r6, #2
 8005ee4:	58eb      	ldr	r3, [r5, r3]
 8005ee6:	4798      	blx	r3
 8005ee8:	3601      	adds	r6, #1
 8005eea:	e7f2      	b.n	8005ed2 <__libc_init_array+0x1e>
 8005eec:	08006444 	.word	0x08006444
 8005ef0:	08006444 	.word	0x08006444
 8005ef4:	08006448 	.word	0x08006448
 8005ef8:	08006444 	.word	0x08006444

08005efc <memcpy>:
 8005efc:	2300      	movs	r3, #0
 8005efe:	b510      	push	{r4, lr}
 8005f00:	429a      	cmp	r2, r3
 8005f02:	d100      	bne.n	8005f06 <memcpy+0xa>
 8005f04:	bd10      	pop	{r4, pc}
 8005f06:	5ccc      	ldrb	r4, [r1, r3]
 8005f08:	54c4      	strb	r4, [r0, r3]
 8005f0a:	3301      	adds	r3, #1
 8005f0c:	e7f8      	b.n	8005f00 <memcpy+0x4>
	...

08005f10 <_init>:
 8005f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f12:	46c0      	nop			@ (mov r8, r8)
 8005f14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f16:	bc08      	pop	{r3}
 8005f18:	469e      	mov	lr, r3
 8005f1a:	4770      	bx	lr

08005f1c <_fini>:
 8005f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f1e:	46c0      	nop			@ (mov r8, r8)
 8005f20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f22:	bc08      	pop	{r3}
 8005f24:	469e      	mov	lr, r3
 8005f26:	4770      	bx	lr
