

================================================================
== Vitis HLS Report for 'read_u2_FT0'
================================================================
* Date:           Thu Dec  5 15:41:31 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp_slr0
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  2.559 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       38|  0.173 us|  0.173 us|   38|   38|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_875_1  |       36|       36|        13|          1|          1|    25|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      173|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    16|      235|      246|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     6525|    -|
|Register             |        -|     -|      107|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    16|      342|     6976|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_9ns_11ns_19_1_1_U105  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U106  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U107  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U108  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U109  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U110  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U111  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U112  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U113  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U114  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U115  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U116  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U117  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U118  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U119  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U120  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |urem_9ns_7ns_6_13_1_U104  |urem_9ns_7ns_6_13_1  |        0|   0|  235|  150|    0|
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                     |                     |        0|  16|  235|  246|    0|
    +--------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln875_fu_5644_p2       |         +|   0|  0|  16|           9|           5|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1295          |       and|   0|  0|   2|           1|           1|
    |icmp_ln875_fu_5632_p2      |      icmp|   0|  0|  16|           9|           8|
    |or_ln879_fu_6580_p2        |        or|   0|  0|   9|           9|           1|
    |or_ln880_fu_6649_p2        |        or|   0|  0|   9|           9|           2|
    |or_ln881_fu_6718_p2        |        or|   0|  0|   9|           9|           2|
    |or_ln882_fu_6787_p2        |        or|   0|  0|   9|           9|           3|
    |or_ln883_fu_6856_p2        |        or|   0|  0|   9|           9|           3|
    |or_ln884_fu_6925_p2        |        or|   0|  0|   9|           9|           3|
    |or_ln885_fu_6994_p2        |        or|   0|  0|   9|           9|           3|
    |or_ln886_fu_7063_p2        |        or|   0|  0|   9|           9|           4|
    |or_ln887_fu_7132_p2        |        or|   0|  0|   9|           9|           4|
    |or_ln888_fu_7201_p2        |        or|   0|  0|   9|           9|           4|
    |or_ln889_fu_7270_p2        |        or|   0|  0|   9|           9|           4|
    |or_ln890_fu_7339_p2        |        or|   0|  0|   9|           9|           4|
    |or_ln891_fu_7408_p2        |        or|   0|  0|   9|           9|           4|
    |or_ln892_fu_7477_p2        |        or|   0|  0|   9|           9|           4|
    |or_ln893_fu_7546_p2        |        or|   0|  0|   9|           9|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 173|         156|          66|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_sig_allocacmp_d0_11             |   9|          2|    9|         18|
    |d0_fu_294                          |   9|          2|    9|         18|
    |fifo_u2_from_off_chip_to_S0_blk_n  |   9|          2|    1|          2|
    |u2_0_address0                      |  81|         17|    4|         68|
    |u2_0_d0                            |  81|         17|   32|        544|
    |u2_10_address0                     |  81|         17|    4|         68|
    |u2_10_d0                           |  81|         17|   32|        544|
    |u2_11_address0                     |  81|         17|    4|         68|
    |u2_11_d0                           |  81|         17|   32|        544|
    |u2_12_address0                     |  81|         17|    4|         68|
    |u2_12_d0                           |  81|         17|   32|        544|
    |u2_13_address0                     |  81|         17|    4|         68|
    |u2_13_d0                           |  81|         17|   32|        544|
    |u2_14_address0                     |  81|         17|    4|         68|
    |u2_14_d0                           |  81|         17|   32|        544|
    |u2_15_address0                     |  81|         17|    4|         68|
    |u2_15_d0                           |  81|         17|   32|        544|
    |u2_16_address0                     |  81|         17|    4|         68|
    |u2_16_d0                           |  81|         17|   32|        544|
    |u2_17_address0                     |  81|         17|    4|         68|
    |u2_17_d0                           |  81|         17|   32|        544|
    |u2_18_address0                     |  81|         17|    4|         68|
    |u2_18_d0                           |  81|         17|   32|        544|
    |u2_19_address0                     |  81|         17|    4|         68|
    |u2_19_d0                           |  81|         17|   32|        544|
    |u2_1_address0                      |  81|         17|    4|         68|
    |u2_1_d0                            |  81|         17|   32|        544|
    |u2_20_address0                     |  81|         17|    4|         68|
    |u2_20_d0                           |  81|         17|   32|        544|
    |u2_21_address0                     |  81|         17|    4|         68|
    |u2_21_d0                           |  81|         17|   32|        544|
    |u2_22_address0                     |  81|         17|    4|         68|
    |u2_22_d0                           |  81|         17|   32|        544|
    |u2_23_address0                     |  81|         17|    4|         68|
    |u2_23_d0                           |  81|         17|   32|        544|
    |u2_24_address0                     |  81|         17|    4|         68|
    |u2_24_d0                           |  81|         17|   32|        544|
    |u2_25_address0                     |  81|         17|    4|         68|
    |u2_25_d0                           |  81|         17|   32|        544|
    |u2_26_address0                     |  81|         17|    4|         68|
    |u2_26_d0                           |  81|         17|   32|        544|
    |u2_27_address0                     |  81|         17|    4|         68|
    |u2_27_d0                           |  81|         17|   32|        544|
    |u2_28_address0                     |  81|         17|    4|         68|
    |u2_28_d0                           |  81|         17|   32|        544|
    |u2_29_address0                     |  81|         17|    4|         68|
    |u2_29_d0                           |  81|         17|   32|        544|
    |u2_2_address0                      |  81|         17|    4|         68|
    |u2_2_d0                            |  81|         17|   32|        544|
    |u2_30_address0                     |  81|         17|    4|         68|
    |u2_30_d0                           |  81|         17|   32|        544|
    |u2_31_address0                     |  81|         17|    4|         68|
    |u2_31_d0                           |  81|         17|   32|        544|
    |u2_32_address0                     |  81|         17|    4|         68|
    |u2_32_d0                           |  81|         17|   32|        544|
    |u2_33_address0                     |  81|         17|    4|         68|
    |u2_33_d0                           |  81|         17|   32|        544|
    |u2_34_address0                     |  81|         17|    4|         68|
    |u2_34_d0                           |  81|         17|   32|        544|
    |u2_35_address0                     |  81|         17|    4|         68|
    |u2_35_d0                           |  81|         17|   32|        544|
    |u2_36_address0                     |  81|         17|    4|         68|
    |u2_36_d0                           |  81|         17|   32|        544|
    |u2_37_address0                     |  81|         17|    4|         68|
    |u2_37_d0                           |  81|         17|   32|        544|
    |u2_38_address0                     |  81|         17|    4|         68|
    |u2_38_d0                           |  81|         17|   32|        544|
    |u2_39_address0                     |  81|         17|    4|         68|
    |u2_39_d0                           |  81|         17|   32|        544|
    |u2_3_address0                      |  81|         17|    4|         68|
    |u2_3_d0                            |  81|         17|   32|        544|
    |u2_4_address0                      |  81|         17|    4|         68|
    |u2_4_d0                            |  81|         17|   32|        544|
    |u2_5_address0                      |  81|         17|    4|         68|
    |u2_5_d0                            |  81|         17|   32|        544|
    |u2_6_address0                      |  81|         17|    4|         68|
    |u2_6_d0                            |  81|         17|   32|        544|
    |u2_7_address0                      |  81|         17|    4|         68|
    |u2_7_d0                            |  81|         17|   32|        544|
    |u2_8_address0                      |  81|         17|    4|         68|
    |u2_8_d0                            |  81|         17|   32|        544|
    |u2_9_address0                      |  81|         17|    4|         68|
    |u2_9_d0                            |  81|         17|   32|        544|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |6525|       1370| 1461|      24522|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |d0_11_reg_7622                     |   9|   0|    9|          0|
    |d0_fu_294                          |   9|   0|    9|          0|
    |d0_11_reg_7622                     |  64|  32|    9|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 107|  32|   52|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------+-----+-----+------------+-----------------------------+--------------+
|                  RTL Ports                 | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+--------------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                                      |   in|    1|  ap_ctrl_hs|                  read_u2_FT0|  return value|
|ap_rst                                      |   in|    1|  ap_ctrl_hs|                  read_u2_FT0|  return value|
|ap_start                                    |   in|    1|  ap_ctrl_hs|                  read_u2_FT0|  return value|
|ap_done                                     |  out|    1|  ap_ctrl_hs|                  read_u2_FT0|  return value|
|ap_idle                                     |  out|    1|  ap_ctrl_hs|                  read_u2_FT0|  return value|
|ap_ready                                    |  out|    1|  ap_ctrl_hs|                  read_u2_FT0|  return value|
|fifo_u2_from_off_chip_to_S0_dout            |   in|  512|     ap_fifo|  fifo_u2_from_off_chip_to_S0|       pointer|
|fifo_u2_from_off_chip_to_S0_num_data_valid  |   in|   11|     ap_fifo|  fifo_u2_from_off_chip_to_S0|       pointer|
|fifo_u2_from_off_chip_to_S0_fifo_cap        |   in|   11|     ap_fifo|  fifo_u2_from_off_chip_to_S0|       pointer|
|fifo_u2_from_off_chip_to_S0_empty_n         |   in|    1|     ap_fifo|  fifo_u2_from_off_chip_to_S0|       pointer|
|fifo_u2_from_off_chip_to_S0_read            |  out|    1|     ap_fifo|  fifo_u2_from_off_chip_to_S0|       pointer|
|u2_0_address0                               |  out|    4|   ap_memory|                         u2_0|         array|
|u2_0_ce0                                    |  out|    1|   ap_memory|                         u2_0|         array|
|u2_0_we0                                    |  out|    1|   ap_memory|                         u2_0|         array|
|u2_0_d0                                     |  out|   32|   ap_memory|                         u2_0|         array|
|u2_1_address0                               |  out|    4|   ap_memory|                         u2_1|         array|
|u2_1_ce0                                    |  out|    1|   ap_memory|                         u2_1|         array|
|u2_1_we0                                    |  out|    1|   ap_memory|                         u2_1|         array|
|u2_1_d0                                     |  out|   32|   ap_memory|                         u2_1|         array|
|u2_2_address0                               |  out|    4|   ap_memory|                         u2_2|         array|
|u2_2_ce0                                    |  out|    1|   ap_memory|                         u2_2|         array|
|u2_2_we0                                    |  out|    1|   ap_memory|                         u2_2|         array|
|u2_2_d0                                     |  out|   32|   ap_memory|                         u2_2|         array|
|u2_3_address0                               |  out|    4|   ap_memory|                         u2_3|         array|
|u2_3_ce0                                    |  out|    1|   ap_memory|                         u2_3|         array|
|u2_3_we0                                    |  out|    1|   ap_memory|                         u2_3|         array|
|u2_3_d0                                     |  out|   32|   ap_memory|                         u2_3|         array|
|u2_4_address0                               |  out|    4|   ap_memory|                         u2_4|         array|
|u2_4_ce0                                    |  out|    1|   ap_memory|                         u2_4|         array|
|u2_4_we0                                    |  out|    1|   ap_memory|                         u2_4|         array|
|u2_4_d0                                     |  out|   32|   ap_memory|                         u2_4|         array|
|u2_5_address0                               |  out|    4|   ap_memory|                         u2_5|         array|
|u2_5_ce0                                    |  out|    1|   ap_memory|                         u2_5|         array|
|u2_5_we0                                    |  out|    1|   ap_memory|                         u2_5|         array|
|u2_5_d0                                     |  out|   32|   ap_memory|                         u2_5|         array|
|u2_6_address0                               |  out|    4|   ap_memory|                         u2_6|         array|
|u2_6_ce0                                    |  out|    1|   ap_memory|                         u2_6|         array|
|u2_6_we0                                    |  out|    1|   ap_memory|                         u2_6|         array|
|u2_6_d0                                     |  out|   32|   ap_memory|                         u2_6|         array|
|u2_7_address0                               |  out|    4|   ap_memory|                         u2_7|         array|
|u2_7_ce0                                    |  out|    1|   ap_memory|                         u2_7|         array|
|u2_7_we0                                    |  out|    1|   ap_memory|                         u2_7|         array|
|u2_7_d0                                     |  out|   32|   ap_memory|                         u2_7|         array|
|u2_8_address0                               |  out|    4|   ap_memory|                         u2_8|         array|
|u2_8_ce0                                    |  out|    1|   ap_memory|                         u2_8|         array|
|u2_8_we0                                    |  out|    1|   ap_memory|                         u2_8|         array|
|u2_8_d0                                     |  out|   32|   ap_memory|                         u2_8|         array|
|u2_9_address0                               |  out|    4|   ap_memory|                         u2_9|         array|
|u2_9_ce0                                    |  out|    1|   ap_memory|                         u2_9|         array|
|u2_9_we0                                    |  out|    1|   ap_memory|                         u2_9|         array|
|u2_9_d0                                     |  out|   32|   ap_memory|                         u2_9|         array|
|u2_10_address0                              |  out|    4|   ap_memory|                        u2_10|         array|
|u2_10_ce0                                   |  out|    1|   ap_memory|                        u2_10|         array|
|u2_10_we0                                   |  out|    1|   ap_memory|                        u2_10|         array|
|u2_10_d0                                    |  out|   32|   ap_memory|                        u2_10|         array|
|u2_11_address0                              |  out|    4|   ap_memory|                        u2_11|         array|
|u2_11_ce0                                   |  out|    1|   ap_memory|                        u2_11|         array|
|u2_11_we0                                   |  out|    1|   ap_memory|                        u2_11|         array|
|u2_11_d0                                    |  out|   32|   ap_memory|                        u2_11|         array|
|u2_12_address0                              |  out|    4|   ap_memory|                        u2_12|         array|
|u2_12_ce0                                   |  out|    1|   ap_memory|                        u2_12|         array|
|u2_12_we0                                   |  out|    1|   ap_memory|                        u2_12|         array|
|u2_12_d0                                    |  out|   32|   ap_memory|                        u2_12|         array|
|u2_13_address0                              |  out|    4|   ap_memory|                        u2_13|         array|
|u2_13_ce0                                   |  out|    1|   ap_memory|                        u2_13|         array|
|u2_13_we0                                   |  out|    1|   ap_memory|                        u2_13|         array|
|u2_13_d0                                    |  out|   32|   ap_memory|                        u2_13|         array|
|u2_14_address0                              |  out|    4|   ap_memory|                        u2_14|         array|
|u2_14_ce0                                   |  out|    1|   ap_memory|                        u2_14|         array|
|u2_14_we0                                   |  out|    1|   ap_memory|                        u2_14|         array|
|u2_14_d0                                    |  out|   32|   ap_memory|                        u2_14|         array|
|u2_15_address0                              |  out|    4|   ap_memory|                        u2_15|         array|
|u2_15_ce0                                   |  out|    1|   ap_memory|                        u2_15|         array|
|u2_15_we0                                   |  out|    1|   ap_memory|                        u2_15|         array|
|u2_15_d0                                    |  out|   32|   ap_memory|                        u2_15|         array|
|u2_16_address0                              |  out|    4|   ap_memory|                        u2_16|         array|
|u2_16_ce0                                   |  out|    1|   ap_memory|                        u2_16|         array|
|u2_16_we0                                   |  out|    1|   ap_memory|                        u2_16|         array|
|u2_16_d0                                    |  out|   32|   ap_memory|                        u2_16|         array|
|u2_17_address0                              |  out|    4|   ap_memory|                        u2_17|         array|
|u2_17_ce0                                   |  out|    1|   ap_memory|                        u2_17|         array|
|u2_17_we0                                   |  out|    1|   ap_memory|                        u2_17|         array|
|u2_17_d0                                    |  out|   32|   ap_memory|                        u2_17|         array|
|u2_18_address0                              |  out|    4|   ap_memory|                        u2_18|         array|
|u2_18_ce0                                   |  out|    1|   ap_memory|                        u2_18|         array|
|u2_18_we0                                   |  out|    1|   ap_memory|                        u2_18|         array|
|u2_18_d0                                    |  out|   32|   ap_memory|                        u2_18|         array|
|u2_19_address0                              |  out|    4|   ap_memory|                        u2_19|         array|
|u2_19_ce0                                   |  out|    1|   ap_memory|                        u2_19|         array|
|u2_19_we0                                   |  out|    1|   ap_memory|                        u2_19|         array|
|u2_19_d0                                    |  out|   32|   ap_memory|                        u2_19|         array|
|u2_20_address0                              |  out|    4|   ap_memory|                        u2_20|         array|
|u2_20_ce0                                   |  out|    1|   ap_memory|                        u2_20|         array|
|u2_20_we0                                   |  out|    1|   ap_memory|                        u2_20|         array|
|u2_20_d0                                    |  out|   32|   ap_memory|                        u2_20|         array|
|u2_21_address0                              |  out|    4|   ap_memory|                        u2_21|         array|
|u2_21_ce0                                   |  out|    1|   ap_memory|                        u2_21|         array|
|u2_21_we0                                   |  out|    1|   ap_memory|                        u2_21|         array|
|u2_21_d0                                    |  out|   32|   ap_memory|                        u2_21|         array|
|u2_22_address0                              |  out|    4|   ap_memory|                        u2_22|         array|
|u2_22_ce0                                   |  out|    1|   ap_memory|                        u2_22|         array|
|u2_22_we0                                   |  out|    1|   ap_memory|                        u2_22|         array|
|u2_22_d0                                    |  out|   32|   ap_memory|                        u2_22|         array|
|u2_23_address0                              |  out|    4|   ap_memory|                        u2_23|         array|
|u2_23_ce0                                   |  out|    1|   ap_memory|                        u2_23|         array|
|u2_23_we0                                   |  out|    1|   ap_memory|                        u2_23|         array|
|u2_23_d0                                    |  out|   32|   ap_memory|                        u2_23|         array|
|u2_24_address0                              |  out|    4|   ap_memory|                        u2_24|         array|
|u2_24_ce0                                   |  out|    1|   ap_memory|                        u2_24|         array|
|u2_24_we0                                   |  out|    1|   ap_memory|                        u2_24|         array|
|u2_24_d0                                    |  out|   32|   ap_memory|                        u2_24|         array|
|u2_25_address0                              |  out|    4|   ap_memory|                        u2_25|         array|
|u2_25_ce0                                   |  out|    1|   ap_memory|                        u2_25|         array|
|u2_25_we0                                   |  out|    1|   ap_memory|                        u2_25|         array|
|u2_25_d0                                    |  out|   32|   ap_memory|                        u2_25|         array|
|u2_26_address0                              |  out|    4|   ap_memory|                        u2_26|         array|
|u2_26_ce0                                   |  out|    1|   ap_memory|                        u2_26|         array|
|u2_26_we0                                   |  out|    1|   ap_memory|                        u2_26|         array|
|u2_26_d0                                    |  out|   32|   ap_memory|                        u2_26|         array|
|u2_27_address0                              |  out|    4|   ap_memory|                        u2_27|         array|
|u2_27_ce0                                   |  out|    1|   ap_memory|                        u2_27|         array|
|u2_27_we0                                   |  out|    1|   ap_memory|                        u2_27|         array|
|u2_27_d0                                    |  out|   32|   ap_memory|                        u2_27|         array|
|u2_28_address0                              |  out|    4|   ap_memory|                        u2_28|         array|
|u2_28_ce0                                   |  out|    1|   ap_memory|                        u2_28|         array|
|u2_28_we0                                   |  out|    1|   ap_memory|                        u2_28|         array|
|u2_28_d0                                    |  out|   32|   ap_memory|                        u2_28|         array|
|u2_29_address0                              |  out|    4|   ap_memory|                        u2_29|         array|
|u2_29_ce0                                   |  out|    1|   ap_memory|                        u2_29|         array|
|u2_29_we0                                   |  out|    1|   ap_memory|                        u2_29|         array|
|u2_29_d0                                    |  out|   32|   ap_memory|                        u2_29|         array|
|u2_30_address0                              |  out|    4|   ap_memory|                        u2_30|         array|
|u2_30_ce0                                   |  out|    1|   ap_memory|                        u2_30|         array|
|u2_30_we0                                   |  out|    1|   ap_memory|                        u2_30|         array|
|u2_30_d0                                    |  out|   32|   ap_memory|                        u2_30|         array|
|u2_31_address0                              |  out|    4|   ap_memory|                        u2_31|         array|
|u2_31_ce0                                   |  out|    1|   ap_memory|                        u2_31|         array|
|u2_31_we0                                   |  out|    1|   ap_memory|                        u2_31|         array|
|u2_31_d0                                    |  out|   32|   ap_memory|                        u2_31|         array|
|u2_32_address0                              |  out|    4|   ap_memory|                        u2_32|         array|
|u2_32_ce0                                   |  out|    1|   ap_memory|                        u2_32|         array|
|u2_32_we0                                   |  out|    1|   ap_memory|                        u2_32|         array|
|u2_32_d0                                    |  out|   32|   ap_memory|                        u2_32|         array|
|u2_33_address0                              |  out|    4|   ap_memory|                        u2_33|         array|
|u2_33_ce0                                   |  out|    1|   ap_memory|                        u2_33|         array|
|u2_33_we0                                   |  out|    1|   ap_memory|                        u2_33|         array|
|u2_33_d0                                    |  out|   32|   ap_memory|                        u2_33|         array|
|u2_34_address0                              |  out|    4|   ap_memory|                        u2_34|         array|
|u2_34_ce0                                   |  out|    1|   ap_memory|                        u2_34|         array|
|u2_34_we0                                   |  out|    1|   ap_memory|                        u2_34|         array|
|u2_34_d0                                    |  out|   32|   ap_memory|                        u2_34|         array|
|u2_35_address0                              |  out|    4|   ap_memory|                        u2_35|         array|
|u2_35_ce0                                   |  out|    1|   ap_memory|                        u2_35|         array|
|u2_35_we0                                   |  out|    1|   ap_memory|                        u2_35|         array|
|u2_35_d0                                    |  out|   32|   ap_memory|                        u2_35|         array|
|u2_36_address0                              |  out|    4|   ap_memory|                        u2_36|         array|
|u2_36_ce0                                   |  out|    1|   ap_memory|                        u2_36|         array|
|u2_36_we0                                   |  out|    1|   ap_memory|                        u2_36|         array|
|u2_36_d0                                    |  out|   32|   ap_memory|                        u2_36|         array|
|u2_37_address0                              |  out|    4|   ap_memory|                        u2_37|         array|
|u2_37_ce0                                   |  out|    1|   ap_memory|                        u2_37|         array|
|u2_37_we0                                   |  out|    1|   ap_memory|                        u2_37|         array|
|u2_37_d0                                    |  out|   32|   ap_memory|                        u2_37|         array|
|u2_38_address0                              |  out|    4|   ap_memory|                        u2_38|         array|
|u2_38_ce0                                   |  out|    1|   ap_memory|                        u2_38|         array|
|u2_38_we0                                   |  out|    1|   ap_memory|                        u2_38|         array|
|u2_38_d0                                    |  out|   32|   ap_memory|                        u2_38|         array|
|u2_39_address0                              |  out|    4|   ap_memory|                        u2_39|         array|
|u2_39_ce0                                   |  out|    1|   ap_memory|                        u2_39|         array|
|u2_39_we0                                   |  out|    1|   ap_memory|                        u2_39|         array|
|u2_39_d0                                    |  out|   32|   ap_memory|                        u2_39|         array|
+--------------------------------------------+-----+-----+------------+-----------------------------+--------------+

