Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 784c7b74d7734bff849f701f21b76176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:173]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:205]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'btn_key_row' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:225]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'btn_step' [C:/vivado/CPU_CDE2/mycpu_verify/rtl/soc_lite_top.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_4_16
Compiling module xil_defaultlib.decoder_2_4
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.decoder_1_2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mycpu_top
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.inst_ram_spram
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.inst_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module xil_defaultlib.data_ram_spram
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13_sy...
Compiling module xil_defaultlib.data_ram_dist_mem_gen_v8_0_13
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/vivado/CPU_CDE2/mycpu_verify/testbench/mycpu_tb.v" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
