
---------- Begin Simulation Statistics ----------
host_inst_rate                                 355380                       # Simulator instruction rate (inst/s)
host_mem_usage                                 406228                       # Number of bytes of host memory used
host_seconds                                    56.28                       # Real time elapsed on the host
host_tick_rate                              315954144                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.017781                       # Number of seconds simulated
sim_ticks                                 17781288500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4257068                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 19606.593505                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 18020.566201                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4234834                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency      435933000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.005223                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                22234                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              8352                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    250161500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13882                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 57047.336658                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 61886.481176                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799875                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    2951343962                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018142                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51735                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   1625695974                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26269                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 14419.671835                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 37499.630475                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.309483                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              3934                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            8151                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     56726989                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    305659488                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7108678                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 45793.196636                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 46720.068591                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7034709                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      3387276962                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.010405                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 73969                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              33818                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   1875857474                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005648                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40151                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.965747                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            988.925007                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7108678                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 45793.196636                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 46720.068591                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7034709                       # number of overall hits
system.cpu.dcache.overall_miss_latency     3387276962                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.010405                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                73969                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             33818                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   1875857474                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005648                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40151                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28102                       # number of replacements
system.cpu.dcache.sampled_refs                  29126                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                988.925007                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7057506                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505699794000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25301                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11117788                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14286.749800                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11395.260286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11042808                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1071220500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006744                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                74980                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              2231                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    828971000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006543                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72747                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 53666.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 151.793262                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       161000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11117788                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14286.749800                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11395.260286                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11042808                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1071220500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006744                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 74980                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               2231                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    828971000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006543                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72747                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809417                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.421559                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11117788                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14286.749800                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11395.260286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11042808                       # number of overall hits
system.cpu.icache.overall_miss_latency     1071220500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006744                       # miss rate for overall accesses
system.cpu.icache.overall_misses                74980                       # number of overall misses
system.cpu.icache.overall_mshr_hits              2231                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    828971000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006543                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72308                       # number of replacements
system.cpu.icache.sampled_refs                  72749                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.421559                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11042808                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 114875.961806                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      1912914516                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 16652                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     122137.207599                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 107260.243709                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         8375                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            838960479                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.450604                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       6869                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     550                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       677777480                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.414524                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  6319                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86631                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       78065.573770                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  61251.482800                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          85777                       # number of ReadReq hits
system.l2.ReadReq_miss_latency               66668000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.009858                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                          854                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                         9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency          51635000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.009731                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                     843                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11025                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    57547.130159                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 41617.517642                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           634457110                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11025                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      458833132                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11025                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25301                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25301                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.084280                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101875                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        117263.819630                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   101844.803128                       # average overall mshr miss latency
system.l2.demand_hits                           94152                       # number of demand (read+write) hits
system.l2.demand_miss_latency               905628479                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.075809                       # miss rate for demand accesses
system.l2.demand_misses                          7723                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        559                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          729412480                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.070302                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                     7162                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.084451                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.235806                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   1383.648892                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3863.453429                       # Average occupied blocks per context
system.l2.overall_accesses                     101875                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       117263.819630                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  110956.873940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          94152                       # number of overall hits
system.l2.overall_miss_latency              905628479                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.075809                       # miss rate for overall accesses
system.l2.overall_misses                         7723                       # number of overall misses
system.l2.overall_mshr_hits                       559                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        2642326996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.233757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   23814                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.397069                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          6612                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        19483                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        42114                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            20414                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         2217                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           9601                       # number of replacements
system.l2.sampled_refs                          17691                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       5247.102321                       # Cycle average of tags in use
system.l2.total_refs                            89946                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8809                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 29347675                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         249404                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       399641                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40190                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       463122                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         478541                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5794                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       371902                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      5849618                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.737811                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.424757                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      2898832     49.56%     49.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       904502     15.46%     65.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       415588      7.10%     72.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       403320      6.89%     79.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       404036      6.91%     85.92% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       192353      3.29%     89.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       146826      2.51%     91.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       112259      1.92%     93.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       371902      6.36%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      5849618                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40161                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts       890116                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.621490                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.621490                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       989524                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           31                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         9598                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     12231371                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3104308                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1743221                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       174399                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12564                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3871371                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3870015                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1356                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2338496                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2338229                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              267                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1532875                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1531786                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1089                       # DTB write misses
system.switch_cpus_1.fetch.Branches            478541                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1117691                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             2898020                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        33058                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             12398050                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        114358                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.076999                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1117691                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       255198                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.994891                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      6024017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.058103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.351613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4243708     70.45%     70.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          32344      0.54%     70.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          76598      1.27%     72.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          47517      0.79%     73.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         160661      2.67%     75.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          46597      0.77%     76.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          49203      0.82%     77.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          40000      0.66%     77.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1327389     22.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      6024017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                190884                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         377860                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              178938                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.699413                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4086566                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1580976                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7517602                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10380210                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.753074                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5661312                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.670213                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10385072                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        42358                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         67889                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2574009                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       269647                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1698898                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     11057974                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2505590                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       108793                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10561683                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1608                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          208                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       174399                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4696                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       170001                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        36785                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3088                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       260956                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       229002                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3088                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3515                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        38843                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.609037                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.609037                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3939071     36.92%     36.92% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       389706      3.65%     40.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331662     12.48%     53.05% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     53.05% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18497      0.17%     53.22% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851518      7.98%     61.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6164      0.06%     61.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2535999     23.77%     85.03% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1597860     14.97%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     10670477                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       359758                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.033715                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51538     14.33%     14.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52740     14.66%     28.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     28.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16473      4.58%     33.56% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     33.56% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     33.56% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        96808     26.91%     60.47% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     60.47% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     60.47% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       104290     28.99%     89.46% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        37909     10.54%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      6024017                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.771323                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.016260                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2476220     41.11%     41.11% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1       975590     16.20%     57.30% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       644418     10.70%     68.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       592727      9.84%     77.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       608483     10.10%     87.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       343923      5.71%     93.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       241296      4.01%     97.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       104333      1.73%     99.39% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        37027      0.61%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      6024017                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.716918                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         10879036                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        10670477                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined       878850                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        35074                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       587233                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1117713                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1117691                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       604049                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       438797                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2574009                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1698898                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6214901                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       495741                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        58106                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3202971                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       431636                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          344                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18139450                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     11967810                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9259352                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1653229                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       174399                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       497676                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1246815                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       949981                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28859                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
