<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\bus.v<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\buttonModule.v<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\config.vh<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\constants.vh<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\ALUCPU.v<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\RegFile.v<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\SignExtendSelector.v<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_alu.v<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_branch.v<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_bypass_ex.v<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_main.v<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\control_stall_id.v<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\cpu.v<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\mem_read_selector.v<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\mem_write_selector.v<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\cpu\signExtend.v<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\i2c.v<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\i2capi.v<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\memory.v<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\screen.v<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\seven_segment.v<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\soc.v<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\soctb.v<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\textEngine.v<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\config.sv<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\nes_tang25k.v<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\nes_tang25k.vh<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\nes2hdmi.sv<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\audio_clock_regeneration_packet.sv<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\audio_info_frame.sv<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\audio_sample_packet.sv<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\auxiliary_video_information_info_frame.sv<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\hdmi.sv<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\packet_assembler.sv<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\packet_picker.sv<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\serializer.sv<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\source_product_description_info_frame.sv<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\hdmi2\tmds_channel.sv<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\gowin_pll480\gowin_pll480.v<br>
E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\hdmi\gowin_clkdiv\gowin_clkdiv.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Oct  8 00:26:19 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.953s, Elapsed time = 0h 0m 1s, Peak memory usage = 815.852MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 815.852MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.265s, Elapsed time = 0h 0m 0.339s, Peak memory usage = 815.852MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.765s, Elapsed time = 0h 0m 1s, Peak memory usage = 815.852MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.234s, Elapsed time = 0h 0m 0.325s, Peak memory usage = 815.852MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.625s, Elapsed time = 0h 0m 0.742s, Peak memory usage = 815.852MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.036s, Peak memory usage = 815.852MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.027s, Peak memory usage = 815.852MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.796s, Elapsed time = 0h 0m 1s, Peak memory usage = 815.852MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.149s, Peak memory usage = 815.852MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.284s, Peak memory usage = 815.852MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 13s, Elapsed time = 0h 0m 17s, Peak memory usage = 815.852MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.265s, Elapsed time = 0h 0m 0.366s, Peak memory usage = 815.852MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.218s, Elapsed time = 0h 0m 0.337s, Peak memory usage = 815.852MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 19s, Elapsed time = 0h 0m 24s, Peak memory usage = 815.852MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>15</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>2376</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>39</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>346</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>84</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>1907</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>5067</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>525</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>2283</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>2259</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>249</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>249</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT12X12</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLLA</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>5324(5075 LUT, 249 ALU) / 23040</td>
<td>24%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>2376 / 23280</td>
<td>11%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 23280</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>2376 / 23280</td>
<td>11%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>5 / 56</td>
<td>9%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.0</td>
<td>0.000</td>
<td>3.704</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>3</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>63.588(MHz)</td>
<td>21</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>27.000(MHz)</td>
<td>62.637(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>752.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>741.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/stringScreen1[44]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/charMem_69_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>740.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/stringScreen1[44]_1_s0/CLK</td>
</tr>
<tr>
<td>740.758</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/stringScreen1[44]_1_s0/Q</td>
</tr>
<tr>
<td>741.133</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1057/I0</td>
</tr>
<tr>
<td>741.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1057/F</td>
</tr>
<tr>
<td>742.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1030/I0</td>
</tr>
<tr>
<td>742.170</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1030/O</td>
</tr>
<tr>
<td>742.545</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1016/I1</td>
</tr>
<tr>
<td>742.631</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1016/O</td>
</tr>
<tr>
<td>743.006</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1009/I1</td>
</tr>
<tr>
<td>743.092</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1009/O</td>
</tr>
<tr>
<td>743.468</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s992/I0</td>
</tr>
<tr>
<td>743.554</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s992/O</td>
</tr>
<tr>
<td>743.929</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39737_s17/I2</td>
</tr>
<tr>
<td>744.390</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39737_s17/F</td>
</tr>
<tr>
<td>744.765</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39737_s18/I2</td>
</tr>
<tr>
<td>745.226</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>nes/u_hdmi/n39737_s18/F</td>
</tr>
<tr>
<td>745.601</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39737_s4/I0</td>
</tr>
<tr>
<td>746.128</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>nes/u_hdmi/n39737_s4/F</td>
</tr>
<tr>
<td>746.503</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39763_s8/I2</td>
</tr>
<tr>
<td>746.964</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>nes/u_hdmi/n39763_s8/F</td>
</tr>
<tr>
<td>747.339</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39707_s1/I2</td>
</tr>
<tr>
<td>747.800</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>nes/u_hdmi/n39707_s1/F</td>
</tr>
<tr>
<td>748.175</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39791_s6/I0</td>
</tr>
<tr>
<td>748.701</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>nes/u_hdmi/n39791_s6/F</td>
</tr>
<tr>
<td>749.076</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39857_s11/I0</td>
</tr>
<tr>
<td>749.602</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39857_s11/F</td>
</tr>
<tr>
<td>749.977</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39857_s7/I1</td>
</tr>
<tr>
<td>750.494</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39857_s7/F</td>
</tr>
<tr>
<td>750.869</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39857_s1/I2</td>
</tr>
<tr>
<td>751.330</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39857_s1/F</td>
</tr>
<tr>
<td>751.705</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39857_s0/I0</td>
</tr>
<tr>
<td>752.231</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39857_s0/F</td>
</tr>
<tr>
<td>752.606</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/charMem_69_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.103</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>741.478</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/charMem_69_s0/CLK</td>
</tr>
<tr>
<td>741.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>nes/u_hdmi/charMem_69_s0</td>
</tr>
<tr>
<td>741.380</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>nes/u_hdmi/charMem_69_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.849, 47.818%; route: 6.000, 49.055%; tC2Q: 0.382, 3.127%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>752.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>741.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/stringScreen1[54]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/charMem_60_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>740.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/stringScreen1[54]_1_s0/CLK</td>
</tr>
<tr>
<td>740.758</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/stringScreen1[54]_1_s0/Q</td>
</tr>
<tr>
<td>741.133</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1062/I0</td>
</tr>
<tr>
<td>741.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1062/F</td>
</tr>
<tr>
<td>742.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1032/I1</td>
</tr>
<tr>
<td>742.170</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1032/O</td>
</tr>
<tr>
<td>742.545</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1017/I1</td>
</tr>
<tr>
<td>742.631</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1017/O</td>
</tr>
<tr>
<td>743.006</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1010/I0</td>
</tr>
<tr>
<td>743.092</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1010/O</td>
</tr>
<tr>
<td>743.468</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s992/I1</td>
</tr>
<tr>
<td>743.554</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s992/O</td>
</tr>
<tr>
<td>743.929</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39737_s17/I2</td>
</tr>
<tr>
<td>744.390</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39737_s17/F</td>
</tr>
<tr>
<td>744.765</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39737_s18/I2</td>
</tr>
<tr>
<td>745.226</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>nes/u_hdmi/n39737_s18/F</td>
</tr>
<tr>
<td>745.601</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39737_s4/I0</td>
</tr>
<tr>
<td>746.128</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>nes/u_hdmi/n39737_s4/F</td>
</tr>
<tr>
<td>746.503</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39767_s10/I2</td>
</tr>
<tr>
<td>746.964</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>nes/u_hdmi/n39767_s10/F</td>
</tr>
<tr>
<td>747.339</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39725_s5/I2</td>
</tr>
<tr>
<td>747.800</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>nes/u_hdmi/n39725_s5/F</td>
</tr>
<tr>
<td>748.175</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39757_s12/I0</td>
</tr>
<tr>
<td>748.701</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>nes/u_hdmi/n39757_s12/F</td>
</tr>
<tr>
<td>749.076</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39765_s2/I0</td>
</tr>
<tr>
<td>749.602</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>nes/u_hdmi/n39765_s2/F</td>
</tr>
<tr>
<td>749.977</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39838_s6/I2</td>
</tr>
<tr>
<td>750.439</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39838_s6/F</td>
</tr>
<tr>
<td>750.814</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39838_s3/I0</td>
</tr>
<tr>
<td>751.340</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39838_s3/F</td>
</tr>
<tr>
<td>751.715</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39838_s0/I2</td>
</tr>
<tr>
<td>752.176</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39838_s0/F</td>
</tr>
<tr>
<td>752.551</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/charMem_60_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.103</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>741.478</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/charMem_60_s0/CLK</td>
</tr>
<tr>
<td>741.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>nes/u_hdmi/charMem_60_s0</td>
</tr>
<tr>
<td>741.380</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>nes/u_hdmi/charMem_60_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.794, 47.582%; route: 6.000, 49.277%; tC2Q: 0.382, 3.141%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>752.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>741.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/stringScreen1[54]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/charMem_36_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>740.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/stringScreen1[54]_1_s0/CLK</td>
</tr>
<tr>
<td>740.758</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/stringScreen1[54]_1_s0/Q</td>
</tr>
<tr>
<td>741.133</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1062/I0</td>
</tr>
<tr>
<td>741.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1062/F</td>
</tr>
<tr>
<td>742.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1032/I1</td>
</tr>
<tr>
<td>742.170</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1032/O</td>
</tr>
<tr>
<td>742.545</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1017/I1</td>
</tr>
<tr>
<td>742.631</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1017/O</td>
</tr>
<tr>
<td>743.006</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1010/I0</td>
</tr>
<tr>
<td>743.092</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1010/O</td>
</tr>
<tr>
<td>743.468</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s992/I1</td>
</tr>
<tr>
<td>743.554</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s992/O</td>
</tr>
<tr>
<td>743.929</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39737_s17/I2</td>
</tr>
<tr>
<td>744.390</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39737_s17/F</td>
</tr>
<tr>
<td>744.765</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39737_s18/I2</td>
</tr>
<tr>
<td>745.226</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>nes/u_hdmi/n39737_s18/F</td>
</tr>
<tr>
<td>745.601</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39737_s4/I0</td>
</tr>
<tr>
<td>746.128</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>nes/u_hdmi/n39737_s4/F</td>
</tr>
<tr>
<td>746.503</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39767_s10/I2</td>
</tr>
<tr>
<td>746.964</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>nes/u_hdmi/n39767_s10/F</td>
</tr>
<tr>
<td>747.339</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39709_s5/I2</td>
</tr>
<tr>
<td>747.800</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>nes/u_hdmi/n39709_s5/F</td>
</tr>
<tr>
<td>748.175</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39735_s4/I0</td>
</tr>
<tr>
<td>748.701</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>nes/u_hdmi/n39735_s4/F</td>
</tr>
<tr>
<td>749.076</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39832_s10/I2</td>
</tr>
<tr>
<td>749.537</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>nes/u_hdmi/n39832_s10/F</td>
</tr>
<tr>
<td>749.912</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39789_s4/I0</td>
</tr>
<tr>
<td>750.439</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39789_s4/F</td>
</tr>
<tr>
<td>750.814</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39789_s2/I0</td>
</tr>
<tr>
<td>751.340</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39789_s2/F</td>
</tr>
<tr>
<td>751.715</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39789_s0/I2</td>
</tr>
<tr>
<td>752.176</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39789_s0/F</td>
</tr>
<tr>
<td>752.551</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/charMem_36_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.103</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>741.478</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/charMem_36_s0/CLK</td>
</tr>
<tr>
<td>741.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>nes/u_hdmi/charMem_36_s0</td>
</tr>
<tr>
<td>741.380</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>nes/u_hdmi/charMem_36_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.794, 47.582%; route: 6.000, 49.277%; tC2Q: 0.382, 3.141%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>752.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>741.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/stringScreen1[54]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/charMem_68_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>740.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/stringScreen1[54]_1_s0/CLK</td>
</tr>
<tr>
<td>740.758</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/stringScreen1[54]_1_s0/Q</td>
</tr>
<tr>
<td>741.133</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1062/I0</td>
</tr>
<tr>
<td>741.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1062/F</td>
</tr>
<tr>
<td>742.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1032/I1</td>
</tr>
<tr>
<td>742.170</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1032/O</td>
</tr>
<tr>
<td>742.545</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1017/I1</td>
</tr>
<tr>
<td>742.631</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1017/O</td>
</tr>
<tr>
<td>743.006</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1010/I0</td>
</tr>
<tr>
<td>743.092</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1010/O</td>
</tr>
<tr>
<td>743.468</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s992/I1</td>
</tr>
<tr>
<td>743.554</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s992/O</td>
</tr>
<tr>
<td>743.929</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39737_s17/I2</td>
</tr>
<tr>
<td>744.390</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39737_s17/F</td>
</tr>
<tr>
<td>744.765</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39737_s18/I2</td>
</tr>
<tr>
<td>745.226</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>nes/u_hdmi/n39737_s18/F</td>
</tr>
<tr>
<td>745.601</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39737_s4/I0</td>
</tr>
<tr>
<td>746.128</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>nes/u_hdmi/n39737_s4/F</td>
</tr>
<tr>
<td>746.503</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39763_s8/I2</td>
</tr>
<tr>
<td>746.964</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>nes/u_hdmi/n39763_s8/F</td>
</tr>
<tr>
<td>747.339</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39707_s1/I2</td>
</tr>
<tr>
<td>747.800</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>nes/u_hdmi/n39707_s1/F</td>
</tr>
<tr>
<td>748.175</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39861_s12/I0</td>
</tr>
<tr>
<td>748.701</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>nes/u_hdmi/n39861_s12/F</td>
</tr>
<tr>
<td>749.076</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39900_s9/I2</td>
</tr>
<tr>
<td>749.537</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>nes/u_hdmi/n39900_s9/F</td>
</tr>
<tr>
<td>749.912</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39822_s6/I1</td>
</tr>
<tr>
<td>750.429</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>nes/u_hdmi/n39822_s6/F</td>
</tr>
<tr>
<td>750.804</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39855_s3/I0</td>
</tr>
<tr>
<td>751.330</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39855_s3/F</td>
</tr>
<tr>
<td>751.705</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39855_s0/I2</td>
</tr>
<tr>
<td>752.166</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39855_s0/F</td>
</tr>
<tr>
<td>752.541</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/charMem_68_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.103</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>741.478</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/charMem_68_s0/CLK</td>
</tr>
<tr>
<td>741.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>nes/u_hdmi/charMem_68_s0</td>
</tr>
<tr>
<td>741.380</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>nes/u_hdmi/charMem_68_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.784, 47.539%; route: 6.000, 49.317%; tC2Q: 0.382, 3.144%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>752.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>741.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/stringScreen1[54]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/charMem_52_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>740.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/stringScreen1[54]_1_s0/CLK</td>
</tr>
<tr>
<td>740.758</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/stringScreen1[54]_1_s0/Q</td>
</tr>
<tr>
<td>741.133</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1062/I0</td>
</tr>
<tr>
<td>741.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1062/F</td>
</tr>
<tr>
<td>742.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1032/I1</td>
</tr>
<tr>
<td>742.170</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1032/O</td>
</tr>
<tr>
<td>742.545</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1017/I1</td>
</tr>
<tr>
<td>742.631</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1017/O</td>
</tr>
<tr>
<td>743.006</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1010/I0</td>
</tr>
<tr>
<td>743.092</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s1010/O</td>
</tr>
<tr>
<td>743.468</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s992/I1</td>
</tr>
<tr>
<td>743.554</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n16497_s992/O</td>
</tr>
<tr>
<td>743.929</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39737_s17/I2</td>
</tr>
<tr>
<td>744.390</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39737_s17/F</td>
</tr>
<tr>
<td>744.765</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39737_s18/I2</td>
</tr>
<tr>
<td>745.226</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>nes/u_hdmi/n39737_s18/F</td>
</tr>
<tr>
<td>745.601</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39737_s4/I0</td>
</tr>
<tr>
<td>746.128</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>nes/u_hdmi/n39737_s4/F</td>
</tr>
<tr>
<td>746.503</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39763_s8/I2</td>
</tr>
<tr>
<td>746.964</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>nes/u_hdmi/n39763_s8/F</td>
</tr>
<tr>
<td>747.339</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39707_s1/I2</td>
</tr>
<tr>
<td>747.800</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>nes/u_hdmi/n39707_s1/F</td>
</tr>
<tr>
<td>748.175</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39861_s12/I0</td>
</tr>
<tr>
<td>748.701</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>nes/u_hdmi/n39861_s12/F</td>
</tr>
<tr>
<td>749.076</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39900_s9/I2</td>
</tr>
<tr>
<td>749.537</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>nes/u_hdmi/n39900_s9/F</td>
</tr>
<tr>
<td>749.912</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39822_s6/I1</td>
</tr>
<tr>
<td>750.429</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>nes/u_hdmi/n39822_s6/F</td>
</tr>
<tr>
<td>750.804</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39822_s1/I2</td>
</tr>
<tr>
<td>751.265</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39822_s1/F</td>
</tr>
<tr>
<td>751.640</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39822_s0/I1</td>
</tr>
<tr>
<td>752.156</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/n39822_s0/F</td>
</tr>
<tr>
<td>752.531</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/charMem_52_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.103</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>741.478</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nes/u_hdmi/charMem_52_s0/CLK</td>
</tr>
<tr>
<td>741.443</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>nes/u_hdmi/charMem_52_s0</td>
</tr>
<tr>
<td>741.380</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>nes/u_hdmi/charMem_52_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.774, 47.496%; route: 6.000, 49.357%; tC2Q: 0.382, 3.147%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
