{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 14 17:47:56 2014 " "Info: Processing started: Fri Mar 14 17:47:56 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off g23_lab3 -c g23_lab3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off g23_lab3 -c g23_lab3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter:hours_counter\|cntr_12l:auto_generated\|latch_signal\[0\]~5 " "Warning: Node \"lpm_counter:hours_counter\|cntr_12l:auto_generated\|latch_signal\[0\]~5\" is a latch" {  } { { "db/cntr_12l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_12l.tdf" 79 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter:minutes_counter\|cntr_22l:auto_generated\|latch_signal\[3\]~9 " "Warning: Node \"lpm_counter:minutes_counter\|cntr_22l:auto_generated\|latch_signal\[3\]~9\" is a latch" {  } { { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_22l.tdf" 84 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter:hours_counter\|cntr_12l:auto_generated\|latch_signal\[3\]~8 " "Warning: Node \"lpm_counter:hours_counter\|cntr_12l:auto_generated\|latch_signal\[3\]~8\" is a latch" {  } { { "db/cntr_12l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_12l.tdf" 79 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter:hours_counter\|cntr_12l:auto_generated\|latch_signal\[1\]~6 " "Warning: Node \"lpm_counter:hours_counter\|cntr_12l:auto_generated\|latch_signal\[1\]~6\" is a latch" {  } { { "db/cntr_12l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_12l.tdf" 79 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter:hours_counter\|cntr_12l:auto_generated\|latch_signal\[2\]~7 " "Warning: Node \"lpm_counter:hours_counter\|cntr_12l:auto_generated\|latch_signal\[2\]~7\" is a latch" {  } { { "db/cntr_12l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_12l.tdf" 79 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter:hours_counter\|cntr_12l:auto_generated\|latch_signal\[4\]~9 " "Warning: Node \"lpm_counter:hours_counter\|cntr_12l:auto_generated\|latch_signal\[4\]~9\" is a latch" {  } { { "db/cntr_12l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_12l.tdf" 79 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter:minutes_counter\|cntr_22l:auto_generated\|latch_signal\[1\]~7 " "Warning: Node \"lpm_counter:minutes_counter\|cntr_22l:auto_generated\|latch_signal\[1\]~7\" is a latch" {  } { { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_22l.tdf" 84 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter:minutes_counter\|cntr_22l:auto_generated\|latch_signal\[4\]~10 " "Warning: Node \"lpm_counter:minutes_counter\|cntr_22l:auto_generated\|latch_signal\[4\]~10\" is a latch" {  } { { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_22l.tdf" 84 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter:minutes_counter\|cntr_22l:auto_generated\|latch_signal\[5\]~11 " "Warning: Node \"lpm_counter:minutes_counter\|cntr_22l:auto_generated\|latch_signal\[5\]~11\" is a latch" {  } { { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_22l.tdf" 84 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter:minutes_counter\|cntr_22l:auto_generated\|latch_signal\[0\]~6 " "Warning: Node \"lpm_counter:minutes_counter\|cntr_22l:auto_generated\|latch_signal\[0\]~6\" is a latch" {  } { { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_22l.tdf" 84 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter:minutes_counter\|cntr_22l:auto_generated\|latch_signal\[2\]~8 " "Warning: Node \"lpm_counter:minutes_counter\|cntr_22l:auto_generated\|latch_signal\[2\]~8\" is a latch" {  } { { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_22l.tdf" 84 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter:seconds_counter\|cntr_22l:auto_generated\|latch_signal\[2\]~8 " "Warning: Node \"lpm_counter:seconds_counter\|cntr_22l:auto_generated\|latch_signal\[2\]~8\" is a latch" {  } { { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_22l.tdf" 84 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter:seconds_counter\|cntr_22l:auto_generated\|latch_signal\[5\]~11 " "Warning: Node \"lpm_counter:seconds_counter\|cntr_22l:auto_generated\|latch_signal\[5\]~11\" is a latch" {  } { { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_22l.tdf" 84 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter:seconds_counter\|cntr_22l:auto_generated\|latch_signal\[4\]~10 " "Warning: Node \"lpm_counter:seconds_counter\|cntr_22l:auto_generated\|latch_signal\[4\]~10\" is a latch" {  } { { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_22l.tdf" 84 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter:seconds_counter\|cntr_22l:auto_generated\|latch_signal\[1\]~7 " "Warning: Node \"lpm_counter:seconds_counter\|cntr_22l:auto_generated\|latch_signal\[1\]~7\" is a latch" {  } { { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_22l.tdf" 84 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter:seconds_counter\|cntr_22l:auto_generated\|latch_signal\[0\]~6 " "Warning: Node \"lpm_counter:seconds_counter\|cntr_22l:auto_generated\|latch_signal\[0\]~6\" is a latch" {  } { { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_22l.tdf" 84 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter:seconds_counter\|cntr_22l:auto_generated\|latch_signal\[3\]~9 " "Warning: Node \"lpm_counter:seconds_counter\|cntr_22l:auto_generated\|latch_signal\[3\]~9\" is a latch" {  } { { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_22l.tdf" 84 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "load_enable " "Info: Assuming node \"load_enable\" is a latch enable. Will not compute fmax for this pin." {  } { { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 29 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lpm_counter:seconds_counter\|cntr_22l:auto_generated\|pre_hazard\[0\] register lpm_counter:seconds_counter\|cntr_22l:auto_generated\|pre_hazard\[2\] 228.99 MHz 4.367 ns Internal " "Info: Clock \"clk\" has Internal fmax of 228.99 MHz between source register \"lpm_counter:seconds_counter\|cntr_22l:auto_generated\|pre_hazard\[0\]\" and destination register \"lpm_counter:seconds_counter\|cntr_22l:auto_generated\|pre_hazard\[2\]\" (period= 4.367 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.128 ns + Longest register register " "Info: + Longest register to register delay is 4.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:seconds_counter\|cntr_22l:auto_generated\|pre_hazard\[0\] 1 REG LCFF_X38_Y11_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y11_N1; Fanout = 3; REG Node = 'lpm_counter:seconds_counter\|cntr_22l:auto_generated\|pre_hazard\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_22l.tdf" 87 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.178 ns) 0.536 ns lpm_counter:seconds_counter\|cntr_22l:auto_generated\|safe_q\[0\]~0 2 COMB LCCOMB_X38_Y11_N22 2 " "Info: 2: + IC(0.358 ns) + CELL(0.178 ns) = 0.536 ns; Loc. = LCCOMB_X38_Y11_N22; Fanout = 2; COMB Node = 'lpm_counter:seconds_counter\|cntr_22l:auto_generated\|safe_q\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.536 ns" { lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[0] lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~0 } "NODE_NAME" } } { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_22l.tdf" 90 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.178 ns) 1.597 ns lpm_counter:seconds_counter\|cntr_22l:auto_generated\|safe_q\[0\]~1 3 COMB LCCOMB_X37_Y12_N6 2 " "Info: 3: + IC(0.883 ns) + CELL(0.178 ns) = 1.597 ns; Loc. = LCCOMB_X37_Y12_N6; Fanout = 2; COMB Node = 'lpm_counter:seconds_counter\|cntr_22l:auto_generated\|safe_q\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.061 ns" { lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~0 lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~1 } "NODE_NAME" } } { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_22l.tdf" 90 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.178 ns) 2.646 ns lpm_counter:seconds_counter\|cntr_22l:auto_generated\|cmpr_acc:cmpr2\|aneb_result_wire\[0\]~0 4 COMB LCCOMB_X38_Y11_N28 1 " "Info: 4: + IC(0.871 ns) + CELL(0.178 ns) = 2.646 ns; Loc. = LCCOMB_X38_Y11_N28; Fanout = 1; COMB Node = 'lpm_counter:seconds_counter\|cntr_22l:auto_generated\|cmpr_acc:cmpr2\|aneb_result_wire\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.049 ns" { lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~1 lpm_counter:seconds_counter|cntr_22l:auto_generated|cmpr_acc:cmpr2|aneb_result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_acc.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cmpr_acc.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 3.119 ns lpm_counter:seconds_counter\|cntr_22l:auto_generated\|cout_actual 5 COMB LCCOMB_X38_Y11_N30 6 " "Info: 5: + IC(0.295 ns) + CELL(0.178 ns) = 3.119 ns; Loc. = LCCOMB_X38_Y11_N30; Fanout = 6; COMB Node = 'lpm_counter:seconds_counter\|cntr_22l:auto_generated\|cout_actual'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.473 ns" { lpm_counter:seconds_counter|cntr_22l:auto_generated|cmpr_acc:cmpr2|aneb_result_wire[0]~0 lpm_counter:seconds_counter|cntr_22l:auto_generated|cout_actual } "NODE_NAME" } } { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_22l.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.740 ns) 4.128 ns lpm_counter:seconds_counter\|cntr_22l:auto_generated\|pre_hazard\[2\] 6 REG LCFF_X38_Y11_N5 3 " "Info: 6: + IC(0.269 ns) + CELL(0.740 ns) = 4.128 ns; Loc. = LCFF_X38_Y11_N5; Fanout = 3; REG Node = 'lpm_counter:seconds_counter\|cntr_22l:auto_generated\|pre_hazard\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.009 ns" { lpm_counter:seconds_counter|cntr_22l:auto_generated|cout_actual lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[2] } "NODE_NAME" } } { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_22l.tdf" 87 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.452 ns ( 35.17 % ) " "Info: Total cell delay = 1.452 ns ( 35.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.676 ns ( 64.83 % ) " "Info: Total interconnect delay = 2.676 ns ( 64.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.128 ns" { lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[0] lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~0 lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~1 lpm_counter:seconds_counter|cntr_22l:auto_generated|cmpr_acc:cmpr2|aneb_result_wire[0]~0 lpm_counter:seconds_counter|cntr_22l:auto_generated|cout_actual lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.128 ns" { lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[0] {} lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~0 {} lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~1 {} lpm_counter:seconds_counter|cntr_22l:auto_generated|cmpr_acc:cmpr2|aneb_result_wire[0]~0 {} lpm_counter:seconds_counter|cntr_22l:auto_generated|cout_actual {} lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[2] {} } { 0.000ns 0.358ns 0.883ns 0.871ns 0.295ns 0.269ns } { 0.000ns 0.178ns 0.178ns 0.178ns 0.178ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.862 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 17 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.862 ns lpm_counter:seconds_counter\|cntr_22l:auto_generated\|pre_hazard\[2\] 3 REG LCFF_X38_Y11_N5 3 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X38_Y11_N5; Fanout = 3; REG Node = 'lpm_counter:seconds_counter\|cntr_22l:auto_generated\|pre_hazard\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.598 ns" { clk~clkctrl lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[2] } "NODE_NAME" } } { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_22l.tdf" 87 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.88 % ) " "Info: Total cell delay = 1.628 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { clk clk~clkctrl lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[2] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.862 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 17 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.862 ns lpm_counter:seconds_counter\|cntr_22l:auto_generated\|pre_hazard\[0\] 3 REG LCFF_X38_Y11_N1 3 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X38_Y11_N1; Fanout = 3; REG Node = 'lpm_counter:seconds_counter\|cntr_22l:auto_generated\|pre_hazard\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.598 ns" { clk~clkctrl lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_22l.tdf" 87 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.88 % ) " "Info: Total cell delay = 1.628 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { clk clk~clkctrl lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[0] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { clk clk~clkctrl lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[2] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { clk clk~clkctrl lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[0] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_22l.tdf" 87 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_22l.tdf" 87 12 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.128 ns" { lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[0] lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~0 lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~1 lpm_counter:seconds_counter|cntr_22l:auto_generated|cmpr_acc:cmpr2|aneb_result_wire[0]~0 lpm_counter:seconds_counter|cntr_22l:auto_generated|cout_actual lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.128 ns" { lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[0] {} lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~0 {} lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~1 {} lpm_counter:seconds_counter|cntr_22l:auto_generated|cmpr_acc:cmpr2|aneb_result_wire[0]~0 {} lpm_counter:seconds_counter|cntr_22l:auto_generated|cout_actual {} lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[2] {} } { 0.000ns 0.358ns 0.883ns 0.871ns 0.295ns 0.269ns } { 0.000ns 0.178ns 0.178ns 0.178ns 0.178ns 0.740ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { clk clk~clkctrl lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[2] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { clk clk~clkctrl lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[0] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_counter:seconds_counter\|cntr_22l:auto_generated\|pre_hazard\[2\] s_set\[0\] clk 8.160 ns register " "Info: tsu for register \"lpm_counter:seconds_counter\|cntr_22l:auto_generated\|pre_hazard\[2\]\" (data pin = \"s_set\[0\]\", clock pin = \"clk\") is 8.160 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.060 ns + Longest pin register " "Info: + Longest pin to register delay is 11.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns s_set\[0\] 1 PIN PIN_W15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_W15; Fanout = 2; PIN Node = 's_set\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_set[0] } "NODE_NAME" } } { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.081 ns) + CELL(0.544 ns) 7.468 ns lpm_counter:seconds_counter\|cntr_22l:auto_generated\|safe_q\[0\]~0 2 COMB LCCOMB_X38_Y11_N22 2 " "Info: 2: + IC(6.081 ns) + CELL(0.544 ns) = 7.468 ns; Loc. = LCCOMB_X38_Y11_N22; Fanout = 2; COMB Node = 'lpm_counter:seconds_counter\|cntr_22l:auto_generated\|safe_q\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.625 ns" { s_set[0] lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~0 } "NODE_NAME" } } { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_22l.tdf" 90 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.178 ns) 8.529 ns lpm_counter:seconds_counter\|cntr_22l:auto_generated\|safe_q\[0\]~1 3 COMB LCCOMB_X37_Y12_N6 2 " "Info: 3: + IC(0.883 ns) + CELL(0.178 ns) = 8.529 ns; Loc. = LCCOMB_X37_Y12_N6; Fanout = 2; COMB Node = 'lpm_counter:seconds_counter\|cntr_22l:auto_generated\|safe_q\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.061 ns" { lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~0 lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~1 } "NODE_NAME" } } { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_22l.tdf" 90 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.178 ns) 9.578 ns lpm_counter:seconds_counter\|cntr_22l:auto_generated\|cmpr_acc:cmpr2\|aneb_result_wire\[0\]~0 4 COMB LCCOMB_X38_Y11_N28 1 " "Info: 4: + IC(0.871 ns) + CELL(0.178 ns) = 9.578 ns; Loc. = LCCOMB_X38_Y11_N28; Fanout = 1; COMB Node = 'lpm_counter:seconds_counter\|cntr_22l:auto_generated\|cmpr_acc:cmpr2\|aneb_result_wire\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.049 ns" { lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~1 lpm_counter:seconds_counter|cntr_22l:auto_generated|cmpr_acc:cmpr2|aneb_result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_acc.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cmpr_acc.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 10.051 ns lpm_counter:seconds_counter\|cntr_22l:auto_generated\|cout_actual 5 COMB LCCOMB_X38_Y11_N30 6 " "Info: 5: + IC(0.295 ns) + CELL(0.178 ns) = 10.051 ns; Loc. = LCCOMB_X38_Y11_N30; Fanout = 6; COMB Node = 'lpm_counter:seconds_counter\|cntr_22l:auto_generated\|cout_actual'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.473 ns" { lpm_counter:seconds_counter|cntr_22l:auto_generated|cmpr_acc:cmpr2|aneb_result_wire[0]~0 lpm_counter:seconds_counter|cntr_22l:auto_generated|cout_actual } "NODE_NAME" } } { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_22l.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.740 ns) 11.060 ns lpm_counter:seconds_counter\|cntr_22l:auto_generated\|pre_hazard\[2\] 6 REG LCFF_X38_Y11_N5 3 " "Info: 6: + IC(0.269 ns) + CELL(0.740 ns) = 11.060 ns; Loc. = LCFF_X38_Y11_N5; Fanout = 3; REG Node = 'lpm_counter:seconds_counter\|cntr_22l:auto_generated\|pre_hazard\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.009 ns" { lpm_counter:seconds_counter|cntr_22l:auto_generated|cout_actual lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[2] } "NODE_NAME" } } { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_22l.tdf" 87 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.661 ns ( 24.06 % ) " "Info: Total cell delay = 2.661 ns ( 24.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.399 ns ( 75.94 % ) " "Info: Total interconnect delay = 8.399 ns ( 75.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "11.060 ns" { s_set[0] lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~0 lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~1 lpm_counter:seconds_counter|cntr_22l:auto_generated|cmpr_acc:cmpr2|aneb_result_wire[0]~0 lpm_counter:seconds_counter|cntr_22l:auto_generated|cout_actual lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "11.060 ns" { s_set[0] {} s_set[0]~combout {} lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~0 {} lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~1 {} lpm_counter:seconds_counter|cntr_22l:auto_generated|cmpr_acc:cmpr2|aneb_result_wire[0]~0 {} lpm_counter:seconds_counter|cntr_22l:auto_generated|cout_actual {} lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[2] {} } { 0.000ns 0.000ns 6.081ns 0.883ns 0.871ns 0.295ns 0.269ns } { 0.000ns 0.843ns 0.544ns 0.178ns 0.178ns 0.178ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_22l.tdf" 87 12 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.862 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 17 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.862 ns lpm_counter:seconds_counter\|cntr_22l:auto_generated\|pre_hazard\[2\] 3 REG LCFF_X38_Y11_N5 3 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X38_Y11_N5; Fanout = 3; REG Node = 'lpm_counter:seconds_counter\|cntr_22l:auto_generated\|pre_hazard\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.598 ns" { clk~clkctrl lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[2] } "NODE_NAME" } } { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_22l.tdf" 87 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.88 % ) " "Info: Total cell delay = 1.628 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { clk clk~clkctrl lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[2] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "11.060 ns" { s_set[0] lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~0 lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~1 lpm_counter:seconds_counter|cntr_22l:auto_generated|cmpr_acc:cmpr2|aneb_result_wire[0]~0 lpm_counter:seconds_counter|cntr_22l:auto_generated|cout_actual lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "11.060 ns" { s_set[0] {} s_set[0]~combout {} lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~0 {} lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~1 {} lpm_counter:seconds_counter|cntr_22l:auto_generated|cmpr_acc:cmpr2|aneb_result_wire[0]~0 {} lpm_counter:seconds_counter|cntr_22l:auto_generated|cout_actual {} lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[2] {} } { 0.000ns 0.000ns 6.081ns 0.883ns 0.871ns 0.295ns 0.269ns } { 0.000ns 0.843ns 0.544ns 0.178ns 0.178ns 0.178ns 0.740ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { clk clk~clkctrl lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter:seconds_counter|cntr_22l:auto_generated|pre_hazard[2] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "load_enable end_of_day lpm_counter:hours_counter\|cntr_12l:auto_generated\|latch_signal\[4\]~9 10.345 ns register " "Info: tco from clock \"load_enable\" to destination pin \"end_of_day\" through register \"lpm_counter:hours_counter\|cntr_12l:auto_generated\|latch_signal\[4\]~9\" is 10.345 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "load_enable source 2.847 ns + Longest register " "Info: + Longest clock path from clock \"load_enable\" to source register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns load_enable 1 CLK PIN_L2 24 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 24; CLK Node = 'load_enable'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { load_enable } "NODE_NAME" } } { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns load_enable~clkctrl 2 COMB CLKCTRL_G1 17 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G1; Fanout = 17; COMB Node = 'load_enable~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { load_enable load_enable~clkctrl } "NODE_NAME" } } { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.178 ns) 2.847 ns lpm_counter:hours_counter\|cntr_12l:auto_generated\|latch_signal\[4\]~9 3 REG LCCOMB_X37_Y12_N22 4 " "Info: 3: + IC(1.405 ns) + CELL(0.178 ns) = 2.847 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 4; REG Node = 'lpm_counter:hours_counter\|cntr_12l:auto_generated\|latch_signal\[4\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.583 ns" { load_enable~clkctrl lpm_counter:hours_counter|cntr_12l:auto_generated|latch_signal[4]~9 } "NODE_NAME" } } { "db/cntr_12l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_12l.tdf" 79 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.204 ns ( 42.29 % ) " "Info: Total cell delay = 1.204 ns ( 42.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.643 ns ( 57.71 % ) " "Info: Total interconnect delay = 1.643 ns ( 57.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.847 ns" { load_enable load_enable~clkctrl lpm_counter:hours_counter|cntr_12l:auto_generated|latch_signal[4]~9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.847 ns" { load_enable {} load_enable~combout {} load_enable~clkctrl {} lpm_counter:hours_counter|cntr_12l:auto_generated|latch_signal[4]~9 {} } { 0.000ns 0.000ns 0.238ns 1.405ns } { 0.000ns 1.026ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "db/cntr_12l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_12l.tdf" 79 14 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.498 ns + Longest register pin " "Info: + Longest register to pin delay is 7.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:hours_counter\|cntr_12l:auto_generated\|latch_signal\[4\]~9 1 REG LCCOMB_X37_Y12_N22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X37_Y12_N22; Fanout = 4; REG Node = 'lpm_counter:hours_counter\|cntr_12l:auto_generated\|latch_signal\[4\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter:hours_counter|cntr_12l:auto_generated|latch_signal[4]~9 } "NODE_NAME" } } { "db/cntr_12l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_12l.tdf" 79 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.544 ns) 1.455 ns lpm_counter:hours_counter\|cntr_12l:auto_generated\|safe_q\[4\]~8 2 COMB LCCOMB_X37_Y11_N28 1 " "Info: 2: + IC(0.911 ns) + CELL(0.544 ns) = 1.455 ns; Loc. = LCCOMB_X37_Y11_N28; Fanout = 1; COMB Node = 'lpm_counter:hours_counter\|cntr_12l:auto_generated\|safe_q\[4\]~8'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.455 ns" { lpm_counter:hours_counter|cntr_12l:auto_generated|latch_signal[4]~9 lpm_counter:hours_counter|cntr_12l:auto_generated|safe_q[4]~8 } "NODE_NAME" } } { "db/cntr_12l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_12l.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.178 ns) 2.146 ns lpm_counter:hours_counter\|cntr_12l:auto_generated\|safe_q\[4\]~9 3 COMB LCCOMB_X36_Y11_N22 3 " "Info: 3: + IC(0.513 ns) + CELL(0.178 ns) = 2.146 ns; Loc. = LCCOMB_X36_Y11_N22; Fanout = 3; COMB Node = 'lpm_counter:hours_counter\|cntr_12l:auto_generated\|safe_q\[4\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.691 ns" { lpm_counter:hours_counter|cntr_12l:auto_generated|safe_q[4]~8 lpm_counter:hours_counter|cntr_12l:auto_generated|safe_q[4]~9 } "NODE_NAME" } } { "db/cntr_12l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_12l.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.322 ns) 3.015 ns Equal0~1 4 COMB LCCOMB_X36_Y11_N10 1 " "Info: 4: + IC(0.547 ns) + CELL(0.322 ns) = 3.015 ns; Loc. = LCCOMB_X36_Y11_N10; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.869 ns" { lpm_counter:hours_counter|cntr_12l:auto_generated|safe_q[4]~9 Equal0~1 } "NODE_NAME" } } { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.467 ns) + CELL(3.016 ns) 7.498 ns end_of_day 5 PIN PIN_AA16 0 " "Info: 5: + IC(1.467 ns) + CELL(3.016 ns) = 7.498 ns; Loc. = PIN_AA16; Fanout = 0; PIN Node = 'end_of_day'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.483 ns" { Equal0~1 end_of_day } "NODE_NAME" } } { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.060 ns ( 54.15 % ) " "Info: Total cell delay = 4.060 ns ( 54.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.438 ns ( 45.85 % ) " "Info: Total interconnect delay = 3.438 ns ( 45.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.498 ns" { lpm_counter:hours_counter|cntr_12l:auto_generated|latch_signal[4]~9 lpm_counter:hours_counter|cntr_12l:auto_generated|safe_q[4]~8 lpm_counter:hours_counter|cntr_12l:auto_generated|safe_q[4]~9 Equal0~1 end_of_day } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.498 ns" { lpm_counter:hours_counter|cntr_12l:auto_generated|latch_signal[4]~9 {} lpm_counter:hours_counter|cntr_12l:auto_generated|safe_q[4]~8 {} lpm_counter:hours_counter|cntr_12l:auto_generated|safe_q[4]~9 {} Equal0~1 {} end_of_day {} } { 0.000ns 0.911ns 0.513ns 0.547ns 1.467ns } { 0.000ns 0.544ns 0.178ns 0.322ns 3.016ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.847 ns" { load_enable load_enable~clkctrl lpm_counter:hours_counter|cntr_12l:auto_generated|latch_signal[4]~9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.847 ns" { load_enable {} load_enable~combout {} load_enable~clkctrl {} lpm_counter:hours_counter|cntr_12l:auto_generated|latch_signal[4]~9 {} } { 0.000ns 0.000ns 0.238ns 1.405ns } { 0.000ns 1.026ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.498 ns" { lpm_counter:hours_counter|cntr_12l:auto_generated|latch_signal[4]~9 lpm_counter:hours_counter|cntr_12l:auto_generated|safe_q[4]~8 lpm_counter:hours_counter|cntr_12l:auto_generated|safe_q[4]~9 Equal0~1 end_of_day } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.498 ns" { lpm_counter:hours_counter|cntr_12l:auto_generated|latch_signal[4]~9 {} lpm_counter:hours_counter|cntr_12l:auto_generated|safe_q[4]~8 {} lpm_counter:hours_counter|cntr_12l:auto_generated|safe_q[4]~9 {} Equal0~1 {} end_of_day {} } { 0.000ns 0.911ns 0.513ns 0.547ns 1.467ns } { 0.000ns 0.544ns 0.178ns 0.322ns 3.016ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "s_set\[0\] seconds\[0\] 13.478 ns Longest " "Info: Longest tpd from source pin \"s_set\[0\]\" to destination pin \"seconds\[0\]\" is 13.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns s_set\[0\] 1 PIN PIN_W15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_W15; Fanout = 2; PIN Node = 's_set\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_set[0] } "NODE_NAME" } } { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.081 ns) + CELL(0.544 ns) 7.468 ns lpm_counter:seconds_counter\|cntr_22l:auto_generated\|safe_q\[0\]~0 2 COMB LCCOMB_X38_Y11_N22 2 " "Info: 2: + IC(6.081 ns) + CELL(0.544 ns) = 7.468 ns; Loc. = LCCOMB_X38_Y11_N22; Fanout = 2; COMB Node = 'lpm_counter:seconds_counter\|cntr_22l:auto_generated\|safe_q\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.625 ns" { s_set[0] lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~0 } "NODE_NAME" } } { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_22l.tdf" 90 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.178 ns) 8.529 ns lpm_counter:seconds_counter\|cntr_22l:auto_generated\|safe_q\[0\]~1 3 COMB LCCOMB_X37_Y12_N6 2 " "Info: 3: + IC(0.883 ns) + CELL(0.178 ns) = 8.529 ns; Loc. = LCCOMB_X37_Y12_N6; Fanout = 2; COMB Node = 'lpm_counter:seconds_counter\|cntr_22l:auto_generated\|safe_q\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.061 ns" { lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~0 lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~1 } "NODE_NAME" } } { "db/cntr_22l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_22l.tdf" 90 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.933 ns) + CELL(3.016 ns) 13.478 ns seconds\[0\] 4 PIN PIN_AA17 0 " "Info: 4: + IC(1.933 ns) + CELL(3.016 ns) = 13.478 ns; Loc. = PIN_AA17; Fanout = 0; PIN Node = 'seconds\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.949 ns" { lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~1 seconds[0] } "NODE_NAME" } } { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.581 ns ( 33.99 % ) " "Info: Total cell delay = 4.581 ns ( 33.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.897 ns ( 66.01 % ) " "Info: Total interconnect delay = 8.897 ns ( 66.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "13.478 ns" { s_set[0] lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~0 lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~1 seconds[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "13.478 ns" { s_set[0] {} s_set[0]~combout {} lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~0 {} lpm_counter:seconds_counter|cntr_22l:auto_generated|safe_q[0]~1 {} seconds[0] {} } { 0.000ns 0.000ns 6.081ns 0.883ns 1.933ns } { 0.000ns 0.843ns 0.544ns 0.178ns 3.016ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_counter:hours_counter\|cntr_12l:auto_generated\|pre_hazard\[0\] reset clk -1.078 ns register " "Info: th for register \"lpm_counter:hours_counter\|cntr_12l:auto_generated\|pre_hazard\[0\]\" (data pin = \"reset\", clock pin = \"clk\") is -1.078 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.862 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 17 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.862 ns lpm_counter:hours_counter\|cntr_12l:auto_generated\|pre_hazard\[0\] 3 REG LCFF_X37_Y11_N1 3 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X37_Y11_N1; Fanout = 3; REG Node = 'lpm_counter:hours_counter\|cntr_12l:auto_generated\|pre_hazard\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.598 ns" { clk~clkctrl lpm_counter:hours_counter|cntr_12l:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "db/cntr_12l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_12l.tdf" 82 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.88 % ) " "Info: Total cell delay = 1.628 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { clk clk~clkctrl lpm_counter:hours_counter|cntr_12l:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter:hours_counter|cntr_12l:auto_generated|pre_hazard[0] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "db/cntr_12l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_12l.tdf" 82 12 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.226 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns reset 1 PIN PIN_L22 44 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 44; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "g23_HMS_Counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_HMS_Counter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.178 ns) 2.559 ns lpm_counter:hours_counter\|cntr_12l:auto_generated\|safe_q\[0\]~1 2 COMB LCCOMB_X36_Y11_N18 2 " "Info: 2: + IC(1.355 ns) + CELL(0.178 ns) = 2.559 ns; Loc. = LCCOMB_X36_Y11_N18; Fanout = 2; COMB Node = 'lpm_counter:hours_counter\|cntr_12l:auto_generated\|safe_q\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.533 ns" { reset lpm_counter:hours_counter|cntr_12l:auto_generated|safe_q[0]~1 } "NODE_NAME" } } { "db/cntr_12l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_12l.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.178 ns) 3.050 ns lpm_counter:hours_counter\|cntr_12l:auto_generated\|cout_actual 3 COMB LCCOMB_X36_Y11_N14 5 " "Info: 3: + IC(0.313 ns) + CELL(0.178 ns) = 3.050 ns; Loc. = LCCOMB_X36_Y11_N14; Fanout = 5; COMB Node = 'lpm_counter:hours_counter\|cntr_12l:auto_generated\|cout_actual'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.491 ns" { lpm_counter:hours_counter|cntr_12l:auto_generated|safe_q[0]~1 lpm_counter:hours_counter|cntr_12l:auto_generated|cout_actual } "NODE_NAME" } } { "db/cntr_12l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_12l.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.740 ns) 4.226 ns lpm_counter:hours_counter\|cntr_12l:auto_generated\|pre_hazard\[0\] 4 REG LCFF_X37_Y11_N1 3 " "Info: 4: + IC(0.436 ns) + CELL(0.740 ns) = 4.226 ns; Loc. = LCFF_X37_Y11_N1; Fanout = 3; REG Node = 'lpm_counter:hours_counter\|cntr_12l:auto_generated\|pre_hazard\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.176 ns" { lpm_counter:hours_counter|cntr_12l:auto_generated|cout_actual lpm_counter:hours_counter|cntr_12l:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "db/cntr_12l.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_12l.tdf" 82 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.122 ns ( 50.21 % ) " "Info: Total cell delay = 2.122 ns ( 50.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.104 ns ( 49.79 % ) " "Info: Total interconnect delay = 2.104 ns ( 49.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.226 ns" { reset lpm_counter:hours_counter|cntr_12l:auto_generated|safe_q[0]~1 lpm_counter:hours_counter|cntr_12l:auto_generated|cout_actual lpm_counter:hours_counter|cntr_12l:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.226 ns" { reset {} reset~combout {} lpm_counter:hours_counter|cntr_12l:auto_generated|safe_q[0]~1 {} lpm_counter:hours_counter|cntr_12l:auto_generated|cout_actual {} lpm_counter:hours_counter|cntr_12l:auto_generated|pre_hazard[0] {} } { 0.000ns 0.000ns 1.355ns 0.313ns 0.436ns } { 0.000ns 1.026ns 0.178ns 0.178ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { clk clk~clkctrl lpm_counter:hours_counter|cntr_12l:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter:hours_counter|cntr_12l:auto_generated|pre_hazard[0] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.226 ns" { reset lpm_counter:hours_counter|cntr_12l:auto_generated|safe_q[0]~1 lpm_counter:hours_counter|cntr_12l:auto_generated|cout_actual lpm_counter:hours_counter|cntr_12l:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.226 ns" { reset {} reset~combout {} lpm_counter:hours_counter|cntr_12l:auto_generated|safe_q[0]~1 {} lpm_counter:hours_counter|cntr_12l:auto_generated|cout_actual {} lpm_counter:hours_counter|cntr_12l:auto_generated|pre_hazard[0] {} } { 0.000ns 0.000ns 1.355ns 0.313ns 0.436ns } { 0.000ns 1.026ns 0.178ns 0.178ns 0.740ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "218 " "Info: Peak virtual memory: 218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 14 17:47:56 2014 " "Info: Processing ended: Fri Mar 14 17:47:56 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
