{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-385,-224",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x -120 -y 590 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 0 -x -120 -y 610 -defaultsOSRD -left
preplace port ddr4_bank0_clk -pg 1 -lvl 5 -x 1670 -y 660 -defaultsOSRD -right
preplace port m0_ddr4 -pg 1 -lvl 5 -x 1670 -y 640 -defaultsOSRD
preplace port qsfp0_clk -pg 1 -lvl 5 -x 1670 -y 700 -defaultsOSRD -right
preplace port gt_serial_port_0 -pg 1 -lvl 5 -x 1670 -y 680 -defaultsOSRD
preplace port m1_ddr4 -pg 1 -lvl 5 -x 1670 -y 60 -defaultsOSRD
preplace port gt_serial_port_1 -pg 1 -lvl 5 -x 1670 -y 100 -defaultsOSRD
preplace port ddr4_bank1_clk -pg 1 -lvl 5 -x 1670 -y 120 -defaultsOSRD -right
preplace port qsfp1_clk -pg 1 -lvl 5 -x 1670 -y 80 -defaultsOSRD -right
preplace port port-id_init_clk -pg 1 -lvl 5 -x 1670 -y 720 -defaultsOSRD -right
preplace portBus led_orange_l -pg 1 -lvl 5 -x 1670 -y 460 -defaultsOSRD
preplace portBus led_green_l -pg 1 -lvl 5 -x 1670 -y 480 -defaultsOSRD
preplace inst pcie_bridge -pg 1 -lvl 1 -x 30 -y 590 -swap {5 1 2 3 4 0 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45} -defaultsOSRD -pinDir pcie_mgt_0 left -pinY pcie_mgt_0 20L -pinDir pcie_refclk left -pinY pcie_refclk 0L -pinDir M_AXI_B right -pinY M_AXI_B 0R -pinDir axi_aclk right -pinY axi_aclk 20R -pinDir axi_aresetn right -pinY axi_aresetn 40R
preplace inst axi_interconnect -pg 1 -lvl 3 -x 620 -y 190 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 93 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 35 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 157 152 158 160 159 153 161 155 156 154 162} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 450R -pinDir M01_AXI right -pinY M01_AXI 210R -pinDir M02_AXI right -pinY M02_AXI 0R -pinDir M03_AXI right -pinY M03_AXI 490R -pinDir ACLK left -pinY ACLK 430L -pinDir ARESETN left -pinY ARESETN 510L -pinDir S00_ACLK left -pinY S00_ACLK 450L -pinDir S00_ARESETN left -pinY S00_ARESETN 530L -pinDir M00_ACLK right -pinY M00_ACLK 950R -pinDir M00_ARESETN right -pinY M00_ARESETN 930R -pinDir M01_ACLK left -pinY M01_ACLK 470L -pinDir M01_ARESETN left -pinY M01_ARESETN 550L -pinDir M02_ACLK right -pinY M02_ACLK 890R -pinDir M02_ARESETN right -pinY M02_ARESETN 910R -pinDir M03_ACLK left -pinY M03_ACLK 490L -pinDir M03_ARESETN left -pinY M03_ARESETN 570L
preplace inst channel_0 -pg 1 -lvl 4 -x 1233 -y 450 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 41 39 40 38 42 43 44 45 46 47 48 49 50 51 52 53 54 55 59 57 58 56 60 61 62 63 64 65 66 67 68 69 76 75 70 74 73 71 72 79 78 77} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir ddr4_clk right -pinY ddr4_clk 20R -pinDir ddr4 right -pinY ddr4 0R -pinDir qsfp_clk right -pinY qsfp_clk 60R -pinDir gt_serial_port right -pinY gt_serial_port 40R -pinDir axis_tx left -pinY axis_tx 20L -pinDir ram_clk left -pinY ram_clk 120L -pinDir init_calib_complete right -pinY init_calib_complete 100R -pinDir sys_reset left -pinY sys_reset 40L -pinBusDir ram_resetn_out left -pinBusY ram_resetn_out 100L -pinDir erase_ram left -pinY erase_ram 80L -pinDir erase_idle right -pinY erase_idle 80R -pinDir capture left -pinY capture 60L -pinDir init_clk right -pinY init_clk 140R -pinDir cmac_clock left -pinY cmac_clock 280L -pinDir rx_aligned right -pinY rx_aligned 120R
preplace inst data_gen0 -pg 1 -lvl 3 -x 620 -y 1280 -defaultsOSRD -pinDir AXIS_OUT right -pinY AXIS_OUT 0R -pinDir clk right -pinY clk 20R
preplace inst aximm_window -pg 1 -lvl 2 -x 310 -y 190 -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir S_AXI left -pinY S_AXI 400L -pinDir clk left -pinY clk 420L -pinBusDir window_addr right -pinBusY window_addr 20R -pinDir aresetn left -pinY aresetn 440L
preplace inst channel_1 -pg 1 -lvl 4 -x 1233 -y -130 -swap {64 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 59 39 40 38 42 43 44 45 46 47 48 49 50 51 52 53 54 55 41 57 58 56 60 61 62 63 0 65 66 67 68 69 72 79 78 73 74 77 76 71 70 75} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 130L -pinDir ddr4_clk right -pinY ddr4_clk 60R -pinDir ddr4 right -pinY ddr4 0R -pinDir qsfp_clk right -pinY qsfp_clk 20R -pinDir gt_serial_port right -pinY gt_serial_port 40R -pinDir axis_tx left -pinY axis_tx 0L -pinDir ram_clk left -pinY ram_clk 170L -pinDir init_calib_complete right -pinY init_calib_complete 250R -pinDir sys_reset left -pinY sys_reset 250L -pinBusDir ram_resetn_out left -pinBusY ram_resetn_out 190L -pinDir erase_ram left -pinY erase_ram 210L -pinDir erase_idle right -pinY erase_idle 230R -pinDir capture left -pinY capture 230L -pinDir init_clk right -pinY init_clk 190R -pinDir cmac_clock left -pinY cmac_clock 150L -pinDir rx_aligned right -pinY rx_aligned 210R
preplace inst data_gen1 -pg 1 -lvl 3 -x 620 -y 60 -defaultsOSRD -pinDir AXIS_OUT right -pinY AXIS_OUT 0R -pinDir clk right -pinY clk 20R
preplace inst sys_control -pg 1 -lvl 4 -x 1233 -y 210 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 24 29 23 22 21 32 25 33 26 20 31 27 28 30} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 120L -pinDir resetn left -pinY resetn 140L -pinDir sys_reset_out left -pinY sys_reset_out 100L -pinDir erase_ram left -pinY erase_ram 80L -pinDir packet_gate left -pinY packet_gate 40L -pinDir bank0_calib_complete_async right -pinY bank0_calib_complete_async 120R -pinDir bank1_calib_complete_async right -pinY bank1_calib_complete_async 0R -pinDir bank0_erase_idle_async right -pinY bank0_erase_idle_async 140R -pinDir bank1_erase_idle_async right -pinY bank1_erase_idle_async 20R -pinBusDir window_addr left -pinBusY window_addr 20L -pinDir qsfp0_status_async right -pinY qsfp0_status_async 100R -pinDir qsfp1_status_async right -pinY qsfp1_status_async 40R -pinBusDir led_orang_l right -pinBusY led_orang_l 60R -pinBusDir led_green_l right -pinBusY led_green_l 80R
preplace inst axi_revision -pg 1 -lvl 4 -x 1233 -y 820 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir S_AXI.S_AXI_AWADDR left -pinY S_AXI.S_AXI_AWADDR 20L -pinDir S_AXI.S_AXI_AWPROT left -pinY S_AXI.S_AXI_AWPROT 40L -pinDir S_AXI.S_AXI_AWVALID left -pinY S_AXI.S_AXI_AWVALID 60L -pinDir S_AXI.S_AXI_AWREADY left -pinY S_AXI.S_AXI_AWREADY 80L -pinDir S_AXI.S_AXI_WDATA left -pinY S_AXI.S_AXI_WDATA 100L -pinDir S_AXI.S_AXI_WSTRB left -pinY S_AXI.S_AXI_WSTRB 120L -pinDir S_AXI.S_AXI_WVALID left -pinY S_AXI.S_AXI_WVALID 140L -pinDir S_AXI.S_AXI_WREADY left -pinY S_AXI.S_AXI_WREADY 160L -pinDir S_AXI.S_AXI_BRESP left -pinY S_AXI.S_AXI_BRESP 180L -pinDir S_AXI.S_AXI_BVALID left -pinY S_AXI.S_AXI_BVALID 200L -pinDir S_AXI.S_AXI_BREADY left -pinY S_AXI.S_AXI_BREADY 220L -pinDir S_AXI.S_AXI_ARADDR left -pinY S_AXI.S_AXI_ARADDR 240L -pinDir S_AXI.S_AXI_ARPROT left -pinY S_AXI.S_AXI_ARPROT 260L -pinDir S_AXI.S_AXI_ARVALID left -pinY S_AXI.S_AXI_ARVALID 280L -pinDir S_AXI.S_AXI_ARREADY left -pinY S_AXI.S_AXI_ARREADY 300L -pinDir S_AXI.S_AXI_RDATA left -pinY S_AXI.S_AXI_RDATA 320L -pinDir S_AXI.S_AXI_RRESP left -pinY S_AXI.S_AXI_RRESP 340L -pinDir S_AXI.S_AXI_RVALID left -pinY S_AXI.S_AXI_RVALID 360L -pinDir S_AXI.S_AXI_RREADY left -pinY S_AXI.S_AXI_RREADY 380L -pinDir AXI_ACLK left -pinY AXI_ACLK 400L -pinDir AXI_ARESETN left -pinY AXI_ARESETN 420L
preplace netloc S00_ACLK_1 1 1 3 180 680 460 1200 940
preplace netloc S00_ARESETN_1 1 1 3 160 700 440 1220 820
preplace netloc channel_0_idle 1 4 1 1450 350n
preplace netloc channel_0_rx_aligned 1 4 1 1490 310n
preplace netloc channel_1_cmac_clock 1 3 1 820 20n
preplace netloc channel_1_erase_idle 1 4 1 1470 100n
preplace netloc channel_1_init_calib_complete 1 4 1 1450 120n
preplace netloc channel_1_ram_clk 1 3 1 840 40n
preplace netloc channel_1_ram_resetn_out 1 3 1 880 60n
preplace netloc channel_1_rx_aligned 1 4 1 1490 80n
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 3 1 1000 570n
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 3 1 920 550n
preplace netloc ddr4_0_c0_init_calib_complete 1 4 1 1470 330n
preplace netloc ethernet_cmac_clock0 1 3 1 1020 730n
preplace netloc init_clk_1 1 4 1 1570 60n
preplace netloc sys_control_0_erase_ram 1 3 1 980 80n
preplace netloc sys_control_0_sys_reset_out 1 3 1 1020 120n
preplace netloc sys_control_led_green_l 1 4 1 1630J 290n
preplace netloc sys_control_led_orang_l 1 4 1 1650J 270n
preplace netloc sys_control_packet_gate 1 3 1 1000 100n
preplace netloc sys_control_window_addr 1 2 2 460J 130 940
preplace netloc AXIMM_IN 1 1 1 N 590
preplace netloc AXIMM_OUT 1 2 1 N 190
preplace netloc C0_SYS_CLK_0_1 1 4 1 1550J 470n
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 590
preplace netloc S00_AXI_1 1 3 1 800 0n
preplace netloc SYS_CONTROl 1 3 1 860 210n
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 900 450n
preplace netloc axi_interconnect_M03_AXI 1 3 1 900 680n
preplace netloc channel_0_gt_serial_port_0 1 4 1 1530J 490n
preplace netloc channel_1_ddr4 1 4 1 1650J -130n
preplace netloc channel_1_gt_serial_port 1 4 1 1610J -90n
preplace netloc data_gen0_AXIS_OUT 1 3 1 960 470n
preplace netloc data_gen1_AXIS_OUT 1 3 1 780 -130n
preplace netloc ddr4_0_C0_DDR4 1 4 1 1590J 450n
preplace netloc ddr4_clk_0_1 1 4 1 1590J -70n
preplace netloc pcie_bridge_pcie_mgt 1 0 1 NJ 610
preplace netloc qsfp0_clk_1 1 4 1 1510J 510n
preplace netloc qsfp_clk_0_1 1 4 1 1630J -110n
levelinfo -pg 1 -120 30 310 620 1233 1670
pagesize -pg 1 -db -bbox -sgen -250 -200 1850 1350
",
   "No Loops_ScaleFactor":"0.630631",
   "No Loops_TopLeft":"-362,22",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace inst pcie_bridge -pg 1 -lvl 2 -x 480 -y -220 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x 140 -y -200 -defaultsOSRD
levelinfo -pg 1 -20 140 480 660
pagesize -pg 1 -db -bbox -sgen -20 -480 660 260
"
}
{
   "da_axi4_cnt":"1"
}
