============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Nov 23 2019  01:36:21 pm
  Module:                 dsc_serial_mul_DATA_WIDTH8_NUM_INPUTS4
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                             
  Gate   Instances    Area     Library   
-----------------------------------------
AND2X1           7    16.425    gscl45nm 
AOI22X1         12    39.421    gscl45nm 
BUFX2           89   208.838    gscl45nm 
DFFSR           68   702.073    gscl45nm 
HAX1            58   272.194    gscl45nm 
INVX1          116   163.316    gscl45nm 
MUX2X1          63   236.527    gscl45nm 
NAND2X1         12    22.526    gscl45nm 
OAI21X1         32    90.106    gscl45nm 
XOR2X1           6    28.158    gscl45nm 
-----------------------------------------
total          463  1779.586             


                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        68  702.073   39.5 
inverter         116  163.316    9.2 
buffer            89  208.838   11.7 
logic            190  705.358   39.6 
-------------------------------------
total            463 1779.586  100.0 

