Total Cycles:                             1240729 (12407.3 msec)
Execution Cycles:                         1193086 ( 96.16%)
Stall Cycles:                               47643 (  3.84%)
Nops:                                         172 (  0.01%)
Executed operations:                      6203580

Executed branches:                          57832 (  0.93% ops)( 4.85% insts)
Not taken branches:                         27164 (  0.44% ops)( 2.28% insts)(46.97% br)
Taken branches:                             30668 (  0.49% ops)( 2.57% insts)(53.03% br)
  Taken uncond branches:                    27192 (  0.44% ops)( 2.28% insts)(47.02% br)
  Taken cond branches:                       3476 (  0.06% ops)( 0.29% insts)( 6.01% br)
Size of Loaded Code:                         9792 Bytes

Instruction Memory Operations:
  Accesses:                               1455389
    Hits (Hit Rate):                      1455276 ( 99.99%)
    Misses (Miss Rate):                       113 (  0.01%)
Instruction Memory Stall Cycles
  Total (in cycles):                         1892 (100.00%)
    Due to Misses:                           1695 ( 89.59%)
    Due to Bus Conflicts:                     197 ( 10.41%)

Data Memory Operations:                     Cache          
  Accesses:                                340955 (100.00%)
    Hits (Hit Rate):                       339949 ( 99.70%)
    Misses (Miss Rate):                      1006 (  0.30%)
  Write Backs (% of Misses):                  610 ( 60.64%)
Data Memory Stall Cycles
  Total (in cycles):                        15083 (100.00%)
    Due to Misses:                          14084 ( 93.38%)
    Due to Bus Conflicts:                     999 (  6.62%)

Prefetches:                                 Cache          
  Accesses:                                 50589 (100.00%)
    Misses:                                    75 (  0.15%)
      Target Used too early:                    0 (  0.00%)
  Write Backs (% of Pft Misses):                5 (  6.67%)

Percentage Bus Bandwidth Consumed:           1.90%


Avg. IPC (no stalls):   5.20
Avg. IPC (with stalls): 5.00

  cycle counter =      1193086
  total ops     =      6203580
   width[ 0] =           13
   width[ 1] =        58465
   width[ 2] =        30461
   width[ 3] =        47463
   width[ 4] =        50618
   width[ 5] =       296032
   width[ 6] =       709862

Flat profile (cycles)
       Total   Total%        Insts   Insts%       Dcache  Dcache%       Icache  Icache% Function
     1237664    99.75      1192158    99.92        13594     1.13          375     0.03 __vex_main
         463     0.04          144     0.01           56     0.00          210     0.02 __sfvwrite
         241     0.02          121     0.01           14     0.00           90     0.01 fflush
         234     0.02           52     0.00           28     0.00          120     0.01 __smakebuf
         228     0.02           54     0.00           14     0.00          150     0.01 _bcopy
         203     0.02           64     0.01           28     0.00          105     0.01 _malloc_r
         200     0.02           45     0.00           98     0.01           30     0.00 std
         193     0.02           54     0.00           42     0.00           75     0.01 __swsetup
         149     0.01           49     0.00           14     0.00           75     0.01 _morecore_r
         137     0.01           70     0.01           28     0.00           30     0.00 __wrap_strlen
         134     0.01           21     0.00           14     0.00           60     0.01 __sinit
         129     0.01           27     0.00           28     0.00           60     0.01 exit
         124     0.01           18     0.00           42     0.00           45     0.00 _fstat_r
         113     0.01           25     0.00           42     0.00           30     0.00 _puts_r
         109     0.01           54     0.00            0     0.00           45     0.00 _fwalk
         104     0.01           48     0.00           14     0.00           30     0.00 _sbrk_r
          79     0.01            9     0.00           28     0.00           30     0.00 puts
          71     0.01           22     0.00           -0    -0.00           45     0.00 __swrite
          69     0.01           20     0.00            0     0.00           45     0.00 _write_r
          58     0.00           22     0.00            0     0.00           30     0.00 __wrap_memmove
          24     0.00            7     0.00            0     0.00           15     0.00 _cleanup_r
           3     0.00            2     0.00            0     0.00            0     0.00 NOP
           0             0            -0  (others not profiled)

Simulation time  =     0.0793 s
Simulation speed =    78.2381 MOPS


ta_init using <run_dir>/vex.cfg

	CoreCkFreq           0.1
	BusCkFreq            0.1
	lg2CacheSize         15	# (CacheSize            = 32768)
	lg2Sets              2	# (Sets                 = 4)
	lg2LineSize          5	# (LineSize             = 32)
	MissPenalty          14
	WBPenalty            11
	lg2StrSize           9	# (StrSize              = 512)
	lg2StrSets           4	# (StrSets              = 16)
	lg2StrLineSize       5	# (StrLineSize          = 32)
	StrMissPenalty       14
	StrWBPenalty         11
	lg2ICacheSize        15	# (ICacheSize           = 32768)
	lg2ICacheSets        0	# (ICacheSets           = 1)
	lg2ICacheLineSize    6	# (ICacheLineSize       = 64)
	ICachePenalty        15
	NumCaches            1
	BranchStall          1
	StreamEnable         FALSE
	PrefetchEnable       TRUE
	LockEnable           FALSE
	ProfGranularity      AUTO


