// Seed: 461656832
`timescale 1 ps / 1 ps `timescale 1ps / 1 ps
module module_0 (
    input tri0 id_0,
    output logic id_1,
    output id_2,
    input logic id_3,
    input id_4,
    output logic id_5
);
  assign id_2 = id_0[1];
endmodule
