$date
	Sun Oct 23 01:39:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#224531
b1101 !
1"
#224534
b1101 &
b1101 %
1$
#224535
0"
#224538
b101000 &
b101000 %
#224542
b10100 &
b10100 %
#224546
b1010 &
b1010 %
#224550
b101 &
b101 %
#224554
b10000 &
b10000 %
#224558
b1000 &
b1000 %
#224562
b100 &
b100 %
#224566
b10 &
b10 %
#224570
b1 &
b1 %
1#
#224574
b0 &
0#
b0 %
0$
#1284348
b1010 !
1"
#1284350
b1010 &
b1010 %
1$
#1284351
0"
#1284354
b101 &
b101 %
#1284358
b10000 &
b10000 %
#1284362
b1000 &
b1000 %
#1284366
b100 &
b100 %
#1284370
b10 &
b10 %
#1284374
b1 &
1#
b1 %
#1284378
b0 &
b0 %
0#
0$
#2250569
b11100 !
1"
#2250570
b11100 &
b11100 %
1$
#2250571
0"
#2250574
b1110 &
b1110 %
#2250578
b111 &
b111 %
#2250582
b10110 &
b10110 %
#2250586
b1011 &
b1011 %
#2250590
b100010 &
b100010 %
#2250594
b10001 &
b10001 %
#2250598
b110100 &
b110100 %
#2250602
b11010 &
b11010 %
#2250606
b1101 &
b1101 %
#2250610
b101000 &
b101000 %
#2250614
b10100 &
b10100 %
#2250618
b1010 &
b1010 %
#2250622
b101 &
b101 %
#2250626
b10000 &
b10000 %
#2250630
b1000 &
b1000 %
#2250634
b100 &
b100 %
#2250638
b10 &
b10 %
#2250642
b1 &
b1 %
1#
#2250646
b0 &
0#
b0 %
0$
#4500012
