import{_ as s,o as n,c as a,Q as l}from"./chunks/framework.53d25516.js";const b=JSON.parse('{"title":"Verilog-HDL基础语法（下）","description":"","frontmatter":{"title":"Verilog-HDL基础语法（下）","date":"2019-07-19T21:50:01.000Z","toc":true,"tags":["Verilog","HDL","硬件开发","数字电子技术","FPGA"]},"headers":[],"relativePath":"posts/zh/Verilog-HDL基础语法（下）.md","filePath":"posts/zh/Verilog-HDL基础语法（下）.md"}'),p={name:"posts/zh/Verilog-HDL基础语法（下）.md"},o=l("",18),e=[o];function c(t,r,i,E,y,d){return n(),a("div",null,e)}const g=s(p,[["render",c]]);export{b as __pageData,g as default};
