
build/main.elf:     file format elf32-littlearm


Disassembly of section .text:

08000000 <vectors>:
 8000000:	20005000 	andcs	r5, r0, r0
 8000004:	080010bd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r7, ip}
	...
 800003c:	0800111d 	stmdaeq	r0, {r0, r2, r3, r4, r8, ip}
	...
 800004c:	0800112d 	stmdaeq	r0, {r0, r2, r3, r5, r8, ip}
	...
 80000e4:	08001169 	stmdaeq	r0, {r0, r3, r5, r6, r8, ip}

080000e8 <main>:
 80000e8:	b580      	push	{r7, lr}
 80000ea:	b082      	sub	sp, #8
 80000ec:	af00      	add	r7, sp, #0
 80000ee:	f001 f8fb 	bl	80012e8 <__disable_irq>
 80000f2:	f000 fefb 	bl	8000eec <systickInit>
 80000f6:	f001 f851 	bl	800119c <initRTC>
 80000fa:	f001 f921 	bl	8001340 <__enable_irq>
 80000fe:	2002      	movs	r0, #2
 8000100:	f000 fc38 	bl	8000974 <oledInit>
 8000104:	2002      	movs	r0, #2
 8000106:	f000 fcf3 	bl	8000af0 <oled_blank>
 800010a:	230a      	movs	r3, #10
 800010c:	70bb      	strb	r3, [r7, #2]
 800010e:	4b3d      	ldr	r3, [pc, #244]	; (8000204 <main+0x11c>)
 8000110:	681b      	ldr	r3, [r3, #0]
 8000112:	2b3b      	cmp	r3, #59	; 0x3b
 8000114:	dd1a      	ble.n	800014c <main+0x64>
 8000116:	4b3b      	ldr	r3, [pc, #236]	; (8000204 <main+0x11c>)
 8000118:	2200      	movs	r2, #0
 800011a:	601a      	str	r2, [r3, #0]
 800011c:	4b3a      	ldr	r3, [pc, #232]	; (8000208 <main+0x120>)
 800011e:	681b      	ldr	r3, [r3, #0]
 8000120:	3301      	adds	r3, #1
 8000122:	4a39      	ldr	r2, [pc, #228]	; (8000208 <main+0x120>)
 8000124:	6013      	str	r3, [r2, #0]
 8000126:	4b38      	ldr	r3, [pc, #224]	; (8000208 <main+0x120>)
 8000128:	681b      	ldr	r3, [r3, #0]
 800012a:	2b3b      	cmp	r3, #59	; 0x3b
 800012c:	dd0e      	ble.n	800014c <main+0x64>
 800012e:	4b36      	ldr	r3, [pc, #216]	; (8000208 <main+0x120>)
 8000130:	2200      	movs	r2, #0
 8000132:	601a      	str	r2, [r3, #0]
 8000134:	4b35      	ldr	r3, [pc, #212]	; (800020c <main+0x124>)
 8000136:	681b      	ldr	r3, [r3, #0]
 8000138:	3301      	adds	r3, #1
 800013a:	4a34      	ldr	r2, [pc, #208]	; (800020c <main+0x124>)
 800013c:	6013      	str	r3, [r2, #0]
 800013e:	4b33      	ldr	r3, [pc, #204]	; (800020c <main+0x124>)
 8000140:	681b      	ldr	r3, [r3, #0]
 8000142:	2b17      	cmp	r3, #23
 8000144:	dd02      	ble.n	800014c <main+0x64>
 8000146:	4b31      	ldr	r3, [pc, #196]	; (800020c <main+0x124>)
 8000148:	2200      	movs	r2, #0
 800014a:	601a      	str	r2, [r3, #0]
 800014c:	4b2f      	ldr	r3, [pc, #188]	; (800020c <main+0x124>)
 800014e:	681b      	ldr	r3, [r3, #0]
 8000150:	4a2f      	ldr	r2, [pc, #188]	; (8000210 <main+0x128>)
 8000152:	fb82 1203 	smull	r1, r2, r2, r3
 8000156:	1092      	asrs	r2, r2, #2
 8000158:	17db      	asrs	r3, r3, #31
 800015a:	1ad2      	subs	r2, r2, r3
 800015c:	4b2c      	ldr	r3, [pc, #176]	; (8000210 <main+0x128>)
 800015e:	fb83 1302 	smull	r1, r3, r3, r2
 8000162:	1099      	asrs	r1, r3, #2
 8000164:	17d3      	asrs	r3, r2, #31
 8000166:	1ac9      	subs	r1, r1, r3
 8000168:	460b      	mov	r3, r1
 800016a:	009b      	lsls	r3, r3, #2
 800016c:	440b      	add	r3, r1
 800016e:	005b      	lsls	r3, r3, #1
 8000170:	1ad1      	subs	r1, r2, r3
 8000172:	b2cb      	uxtb	r3, r1
 8000174:	703b      	strb	r3, [r7, #0]
 8000176:	4b25      	ldr	r3, [pc, #148]	; (800020c <main+0x124>)
 8000178:	681a      	ldr	r2, [r3, #0]
 800017a:	4b25      	ldr	r3, [pc, #148]	; (8000210 <main+0x128>)
 800017c:	fb83 1302 	smull	r1, r3, r3, r2
 8000180:	1099      	asrs	r1, r3, #2
 8000182:	17d3      	asrs	r3, r2, #31
 8000184:	1ac9      	subs	r1, r1, r3
 8000186:	460b      	mov	r3, r1
 8000188:	009b      	lsls	r3, r3, #2
 800018a:	440b      	add	r3, r1
 800018c:	005b      	lsls	r3, r3, #1
 800018e:	1ad1      	subs	r1, r2, r3
 8000190:	b2cb      	uxtb	r3, r1
 8000192:	707b      	strb	r3, [r7, #1]
 8000194:	4b1c      	ldr	r3, [pc, #112]	; (8000208 <main+0x120>)
 8000196:	681b      	ldr	r3, [r3, #0]
 8000198:	4a1d      	ldr	r2, [pc, #116]	; (8000210 <main+0x128>)
 800019a:	fb82 1203 	smull	r1, r2, r2, r3
 800019e:	1092      	asrs	r2, r2, #2
 80001a0:	17db      	asrs	r3, r3, #31
 80001a2:	1ad2      	subs	r2, r2, r3
 80001a4:	4b1a      	ldr	r3, [pc, #104]	; (8000210 <main+0x128>)
 80001a6:	fb83 1302 	smull	r1, r3, r3, r2
 80001aa:	1099      	asrs	r1, r3, #2
 80001ac:	17d3      	asrs	r3, r2, #31
 80001ae:	1ac9      	subs	r1, r1, r3
 80001b0:	460b      	mov	r3, r1
 80001b2:	009b      	lsls	r3, r3, #2
 80001b4:	440b      	add	r3, r1
 80001b6:	005b      	lsls	r3, r3, #1
 80001b8:	1ad1      	subs	r1, r2, r3
 80001ba:	b2cb      	uxtb	r3, r1
 80001bc:	70fb      	strb	r3, [r7, #3]
 80001be:	4b12      	ldr	r3, [pc, #72]	; (8000208 <main+0x120>)
 80001c0:	681a      	ldr	r2, [r3, #0]
 80001c2:	4b13      	ldr	r3, [pc, #76]	; (8000210 <main+0x128>)
 80001c4:	fb83 1302 	smull	r1, r3, r3, r2
 80001c8:	1099      	asrs	r1, r3, #2
 80001ca:	17d3      	asrs	r3, r2, #31
 80001cc:	1ac9      	subs	r1, r1, r3
 80001ce:	460b      	mov	r3, r1
 80001d0:	009b      	lsls	r3, r3, #2
 80001d2:	440b      	add	r3, r1
 80001d4:	005b      	lsls	r3, r3, #1
 80001d6:	1ad1      	subs	r1, r2, r3
 80001d8:	b2cb      	uxtb	r3, r1
 80001da:	713b      	strb	r3, [r7, #4]
 80001dc:	480d      	ldr	r0, [pc, #52]	; (8000214 <main+0x12c>)
 80001de:	f000 fd5d 	bl	8000c9c <oled_clear_buffer>
 80001e2:	490c      	ldr	r1, [pc, #48]	; (8000214 <main+0x12c>)
 80001e4:	480c      	ldr	r0, [pc, #48]	; (8000218 <main+0x130>)
 80001e6:	f000 fd7d 	bl	8000ce4 <oled_update_buffer>
 80001ea:	463b      	mov	r3, r7
 80001ec:	4909      	ldr	r1, [pc, #36]	; (8000214 <main+0x12c>)
 80001ee:	4618      	mov	r0, r3
 80001f0:	f000 fda6 	bl	8000d40 <update_time_buffer>
 80001f4:	2001      	movs	r0, #1
 80001f6:	f000 fecf 	bl	8000f98 <DelayMs>
 80001fa:	4906      	ldr	r1, [pc, #24]	; (8000214 <main+0x12c>)
 80001fc:	2002      	movs	r0, #2
 80001fe:	f000 fe45 	bl	8000e8c <print_buffer>
 8000202:	e784      	b.n	800010e <main+0x26>
 8000204:	20003258 	andcs	r3, r0, r8, asr r2
 8000208:	20000f70 	andcs	r0, r0, r0, ror pc
 800020c:	20000f74 	andcs	r0, r0, r4, ror pc
 8000210:	66666667 	strbtvs	r6, [r6], -r7, ror #12
 8000214:	20002e58 	andcs	r2, r0, r8, asr lr
 8000218:	20000c10 	andcs	r0, r0, r0, lsl ip

0800021c <initGPIO>:
 800021c:	b490      	push	{r4, r7}
 800021e:	b082      	sub	sp, #8
 8000220:	af00      	add	r7, sp, #0
 8000222:	4604      	mov	r4, r0
 8000224:	4608      	mov	r0, r1
 8000226:	4611      	mov	r1, r2
 8000228:	461a      	mov	r2, r3
 800022a:	4623      	mov	r3, r4
 800022c:	71fb      	strb	r3, [r7, #7]
 800022e:	4603      	mov	r3, r0
 8000230:	71bb      	strb	r3, [r7, #6]
 8000232:	460b      	mov	r3, r1
 8000234:	717b      	strb	r3, [r7, #5]
 8000236:	4613      	mov	r3, r2
 8000238:	713b      	strb	r3, [r7, #4]
 800023a:	4b6e      	ldr	r3, [pc, #440]	; (80003f4 <initGPIO+0x1d8>)
 800023c:	699b      	ldr	r3, [r3, #24]
 800023e:	79fa      	ldrb	r2, [r7, #7]
 8000240:	3201      	adds	r2, #1
 8000242:	2101      	movs	r1, #1
 8000244:	fa01 f202 	lsl.w	r2, r1, r2
 8000248:	4611      	mov	r1, r2
 800024a:	4a6a      	ldr	r2, [pc, #424]	; (80003f4 <initGPIO+0x1d8>)
 800024c:	430b      	orrs	r3, r1
 800024e:	6193      	str	r3, [r2, #24]
 8000250:	79bb      	ldrb	r3, [r7, #6]
 8000252:	2b07      	cmp	r3, #7
 8000254:	d863      	bhi.n	800031e <initGPIO+0x102>
 8000256:	79fb      	ldrb	r3, [r7, #7]
 8000258:	2b01      	cmp	r3, #1
 800025a:	d11d      	bne.n	8000298 <initGPIO+0x7c>
 800025c:	4b66      	ldr	r3, [pc, #408]	; (80003f8 <initGPIO+0x1dc>)
 800025e:	681b      	ldr	r3, [r3, #0]
 8000260:	79ba      	ldrb	r2, [r7, #6]
 8000262:	0092      	lsls	r2, r2, #2
 8000264:	210f      	movs	r1, #15
 8000266:	fa01 f202 	lsl.w	r2, r1, r2
 800026a:	43d2      	mvns	r2, r2
 800026c:	4611      	mov	r1, r2
 800026e:	4a62      	ldr	r2, [pc, #392]	; (80003f8 <initGPIO+0x1dc>)
 8000270:	400b      	ands	r3, r1
 8000272:	6013      	str	r3, [r2, #0]
 8000274:	4b60      	ldr	r3, [pc, #384]	; (80003f8 <initGPIO+0x1dc>)
 8000276:	681b      	ldr	r3, [r3, #0]
 8000278:	7979      	ldrb	r1, [r7, #5]
 800027a:	79ba      	ldrb	r2, [r7, #6]
 800027c:	0092      	lsls	r2, r2, #2
 800027e:	4091      	lsls	r1, r2
 8000280:	7938      	ldrb	r0, [r7, #4]
 8000282:	79ba      	ldrb	r2, [r7, #6]
 8000284:	0092      	lsls	r2, r2, #2
 8000286:	3202      	adds	r2, #2
 8000288:	fa00 f202 	lsl.w	r2, r0, r2
 800028c:	430a      	orrs	r2, r1
 800028e:	4611      	mov	r1, r2
 8000290:	4a59      	ldr	r2, [pc, #356]	; (80003f8 <initGPIO+0x1dc>)
 8000292:	430b      	orrs	r3, r1
 8000294:	6013      	str	r3, [r2, #0]
 8000296:	e0a7      	b.n	80003e8 <initGPIO+0x1cc>
 8000298:	79fb      	ldrb	r3, [r7, #7]
 800029a:	2b02      	cmp	r3, #2
 800029c:	d11d      	bne.n	80002da <initGPIO+0xbe>
 800029e:	4b57      	ldr	r3, [pc, #348]	; (80003fc <initGPIO+0x1e0>)
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	79ba      	ldrb	r2, [r7, #6]
 80002a4:	0092      	lsls	r2, r2, #2
 80002a6:	210f      	movs	r1, #15
 80002a8:	fa01 f202 	lsl.w	r2, r1, r2
 80002ac:	43d2      	mvns	r2, r2
 80002ae:	4611      	mov	r1, r2
 80002b0:	4a52      	ldr	r2, [pc, #328]	; (80003fc <initGPIO+0x1e0>)
 80002b2:	400b      	ands	r3, r1
 80002b4:	6013      	str	r3, [r2, #0]
 80002b6:	4b51      	ldr	r3, [pc, #324]	; (80003fc <initGPIO+0x1e0>)
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	7979      	ldrb	r1, [r7, #5]
 80002bc:	79ba      	ldrb	r2, [r7, #6]
 80002be:	0092      	lsls	r2, r2, #2
 80002c0:	4091      	lsls	r1, r2
 80002c2:	7938      	ldrb	r0, [r7, #4]
 80002c4:	79ba      	ldrb	r2, [r7, #6]
 80002c6:	0092      	lsls	r2, r2, #2
 80002c8:	3202      	adds	r2, #2
 80002ca:	fa00 f202 	lsl.w	r2, r0, r2
 80002ce:	430a      	orrs	r2, r1
 80002d0:	4611      	mov	r1, r2
 80002d2:	4a4a      	ldr	r2, [pc, #296]	; (80003fc <initGPIO+0x1e0>)
 80002d4:	430b      	orrs	r3, r1
 80002d6:	6013      	str	r3, [r2, #0]
 80002d8:	e086      	b.n	80003e8 <initGPIO+0x1cc>
 80002da:	79fb      	ldrb	r3, [r7, #7]
 80002dc:	2b03      	cmp	r3, #3
 80002de:	f040 8083 	bne.w	80003e8 <initGPIO+0x1cc>
 80002e2:	4b47      	ldr	r3, [pc, #284]	; (8000400 <initGPIO+0x1e4>)
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	79ba      	ldrb	r2, [r7, #6]
 80002e8:	0092      	lsls	r2, r2, #2
 80002ea:	210f      	movs	r1, #15
 80002ec:	fa01 f202 	lsl.w	r2, r1, r2
 80002f0:	43d2      	mvns	r2, r2
 80002f2:	4611      	mov	r1, r2
 80002f4:	4a42      	ldr	r2, [pc, #264]	; (8000400 <initGPIO+0x1e4>)
 80002f6:	400b      	ands	r3, r1
 80002f8:	6013      	str	r3, [r2, #0]
 80002fa:	4b41      	ldr	r3, [pc, #260]	; (8000400 <initGPIO+0x1e4>)
 80002fc:	681b      	ldr	r3, [r3, #0]
 80002fe:	7979      	ldrb	r1, [r7, #5]
 8000300:	79ba      	ldrb	r2, [r7, #6]
 8000302:	0092      	lsls	r2, r2, #2
 8000304:	4091      	lsls	r1, r2
 8000306:	7938      	ldrb	r0, [r7, #4]
 8000308:	79ba      	ldrb	r2, [r7, #6]
 800030a:	0092      	lsls	r2, r2, #2
 800030c:	3202      	adds	r2, #2
 800030e:	fa00 f202 	lsl.w	r2, r0, r2
 8000312:	430a      	orrs	r2, r1
 8000314:	4611      	mov	r1, r2
 8000316:	4a3a      	ldr	r2, [pc, #232]	; (8000400 <initGPIO+0x1e4>)
 8000318:	430b      	orrs	r3, r1
 800031a:	6013      	str	r3, [r2, #0]
 800031c:	e064      	b.n	80003e8 <initGPIO+0x1cc>
 800031e:	79bb      	ldrb	r3, [r7, #6]
 8000320:	3b08      	subs	r3, #8
 8000322:	71bb      	strb	r3, [r7, #6]
 8000324:	79fb      	ldrb	r3, [r7, #7]
 8000326:	2b01      	cmp	r3, #1
 8000328:	d11d      	bne.n	8000366 <initGPIO+0x14a>
 800032a:	4b33      	ldr	r3, [pc, #204]	; (80003f8 <initGPIO+0x1dc>)
 800032c:	685b      	ldr	r3, [r3, #4]
 800032e:	79ba      	ldrb	r2, [r7, #6]
 8000330:	0092      	lsls	r2, r2, #2
 8000332:	210f      	movs	r1, #15
 8000334:	fa01 f202 	lsl.w	r2, r1, r2
 8000338:	43d2      	mvns	r2, r2
 800033a:	4611      	mov	r1, r2
 800033c:	4a2e      	ldr	r2, [pc, #184]	; (80003f8 <initGPIO+0x1dc>)
 800033e:	400b      	ands	r3, r1
 8000340:	6053      	str	r3, [r2, #4]
 8000342:	4b2d      	ldr	r3, [pc, #180]	; (80003f8 <initGPIO+0x1dc>)
 8000344:	685b      	ldr	r3, [r3, #4]
 8000346:	7979      	ldrb	r1, [r7, #5]
 8000348:	79ba      	ldrb	r2, [r7, #6]
 800034a:	0092      	lsls	r2, r2, #2
 800034c:	4091      	lsls	r1, r2
 800034e:	7938      	ldrb	r0, [r7, #4]
 8000350:	79ba      	ldrb	r2, [r7, #6]
 8000352:	0092      	lsls	r2, r2, #2
 8000354:	3202      	adds	r2, #2
 8000356:	fa00 f202 	lsl.w	r2, r0, r2
 800035a:	430a      	orrs	r2, r1
 800035c:	4611      	mov	r1, r2
 800035e:	4a26      	ldr	r2, [pc, #152]	; (80003f8 <initGPIO+0x1dc>)
 8000360:	430b      	orrs	r3, r1
 8000362:	6053      	str	r3, [r2, #4]
 8000364:	e040      	b.n	80003e8 <initGPIO+0x1cc>
 8000366:	79fb      	ldrb	r3, [r7, #7]
 8000368:	2b02      	cmp	r3, #2
 800036a:	d11d      	bne.n	80003a8 <initGPIO+0x18c>
 800036c:	4b23      	ldr	r3, [pc, #140]	; (80003fc <initGPIO+0x1e0>)
 800036e:	685b      	ldr	r3, [r3, #4]
 8000370:	79ba      	ldrb	r2, [r7, #6]
 8000372:	0092      	lsls	r2, r2, #2
 8000374:	210f      	movs	r1, #15
 8000376:	fa01 f202 	lsl.w	r2, r1, r2
 800037a:	43d2      	mvns	r2, r2
 800037c:	4611      	mov	r1, r2
 800037e:	4a1f      	ldr	r2, [pc, #124]	; (80003fc <initGPIO+0x1e0>)
 8000380:	400b      	ands	r3, r1
 8000382:	6053      	str	r3, [r2, #4]
 8000384:	4b1d      	ldr	r3, [pc, #116]	; (80003fc <initGPIO+0x1e0>)
 8000386:	685b      	ldr	r3, [r3, #4]
 8000388:	7979      	ldrb	r1, [r7, #5]
 800038a:	79ba      	ldrb	r2, [r7, #6]
 800038c:	0092      	lsls	r2, r2, #2
 800038e:	4091      	lsls	r1, r2
 8000390:	7938      	ldrb	r0, [r7, #4]
 8000392:	79ba      	ldrb	r2, [r7, #6]
 8000394:	0092      	lsls	r2, r2, #2
 8000396:	3202      	adds	r2, #2
 8000398:	fa00 f202 	lsl.w	r2, r0, r2
 800039c:	430a      	orrs	r2, r1
 800039e:	4611      	mov	r1, r2
 80003a0:	4a16      	ldr	r2, [pc, #88]	; (80003fc <initGPIO+0x1e0>)
 80003a2:	430b      	orrs	r3, r1
 80003a4:	6053      	str	r3, [r2, #4]
 80003a6:	e01f      	b.n	80003e8 <initGPIO+0x1cc>
 80003a8:	79fb      	ldrb	r3, [r7, #7]
 80003aa:	2b03      	cmp	r3, #3
 80003ac:	d11c      	bne.n	80003e8 <initGPIO+0x1cc>
 80003ae:	4b14      	ldr	r3, [pc, #80]	; (8000400 <initGPIO+0x1e4>)
 80003b0:	685b      	ldr	r3, [r3, #4]
 80003b2:	79ba      	ldrb	r2, [r7, #6]
 80003b4:	0092      	lsls	r2, r2, #2
 80003b6:	210f      	movs	r1, #15
 80003b8:	fa01 f202 	lsl.w	r2, r1, r2
 80003bc:	43d2      	mvns	r2, r2
 80003be:	4611      	mov	r1, r2
 80003c0:	4a0f      	ldr	r2, [pc, #60]	; (8000400 <initGPIO+0x1e4>)
 80003c2:	400b      	ands	r3, r1
 80003c4:	6053      	str	r3, [r2, #4]
 80003c6:	4b0e      	ldr	r3, [pc, #56]	; (8000400 <initGPIO+0x1e4>)
 80003c8:	685b      	ldr	r3, [r3, #4]
 80003ca:	7979      	ldrb	r1, [r7, #5]
 80003cc:	79ba      	ldrb	r2, [r7, #6]
 80003ce:	0092      	lsls	r2, r2, #2
 80003d0:	4091      	lsls	r1, r2
 80003d2:	7938      	ldrb	r0, [r7, #4]
 80003d4:	79ba      	ldrb	r2, [r7, #6]
 80003d6:	0092      	lsls	r2, r2, #2
 80003d8:	3202      	adds	r2, #2
 80003da:	fa00 f202 	lsl.w	r2, r0, r2
 80003de:	430a      	orrs	r2, r1
 80003e0:	4611      	mov	r1, r2
 80003e2:	4a07      	ldr	r2, [pc, #28]	; (8000400 <initGPIO+0x1e4>)
 80003e4:	430b      	orrs	r3, r1
 80003e6:	6053      	str	r3, [r2, #4]
 80003e8:	bf00      	nop
 80003ea:	3708      	adds	r7, #8
 80003ec:	46bd      	mov	sp, r7
 80003ee:	bc90      	pop	{r4, r7}
 80003f0:	4770      	bx	lr
 80003f2:	bf00      	nop
 80003f4:	40021000 	andmi	r1, r2, r0
 80003f8:	40010800 	andmi	r0, r1, r0, lsl #16
 80003fc:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000400:	40011000 	andmi	r1, r1, r0

08000404 <writeGPIO>:
 8000404:	b480      	push	{r7}
 8000406:	b083      	sub	sp, #12
 8000408:	af00      	add	r7, sp, #0
 800040a:	4603      	mov	r3, r0
 800040c:	71fb      	strb	r3, [r7, #7]
 800040e:	460b      	mov	r3, r1
 8000410:	71bb      	strb	r3, [r7, #6]
 8000412:	4613      	mov	r3, r2
 8000414:	717b      	strb	r3, [r7, #5]
 8000416:	79fb      	ldrb	r3, [r7, #7]
 8000418:	2b01      	cmp	r3, #1
 800041a:	d119      	bne.n	8000450 <writeGPIO+0x4c>
 800041c:	797b      	ldrb	r3, [r7, #5]
 800041e:	2b00      	cmp	r3, #0
 8000420:	d00a      	beq.n	8000438 <writeGPIO+0x34>
 8000422:	4b2a      	ldr	r3, [pc, #168]	; (80004cc <writeGPIO+0xc8>)
 8000424:	68db      	ldr	r3, [r3, #12]
 8000426:	7979      	ldrb	r1, [r7, #5]
 8000428:	79ba      	ldrb	r2, [r7, #6]
 800042a:	fa01 f202 	lsl.w	r2, r1, r2
 800042e:	4611      	mov	r1, r2
 8000430:	4a26      	ldr	r2, [pc, #152]	; (80004cc <writeGPIO+0xc8>)
 8000432:	430b      	orrs	r3, r1
 8000434:	60d3      	str	r3, [r2, #12]
 8000436:	e044      	b.n	80004c2 <writeGPIO+0xbe>
 8000438:	4b24      	ldr	r3, [pc, #144]	; (80004cc <writeGPIO+0xc8>)
 800043a:	68db      	ldr	r3, [r3, #12]
 800043c:	79ba      	ldrb	r2, [r7, #6]
 800043e:	2101      	movs	r1, #1
 8000440:	fa01 f202 	lsl.w	r2, r1, r2
 8000444:	43d2      	mvns	r2, r2
 8000446:	4611      	mov	r1, r2
 8000448:	4a20      	ldr	r2, [pc, #128]	; (80004cc <writeGPIO+0xc8>)
 800044a:	400b      	ands	r3, r1
 800044c:	60d3      	str	r3, [r2, #12]
 800044e:	e038      	b.n	80004c2 <writeGPIO+0xbe>
 8000450:	79fb      	ldrb	r3, [r7, #7]
 8000452:	2b02      	cmp	r3, #2
 8000454:	d119      	bne.n	800048a <writeGPIO+0x86>
 8000456:	797b      	ldrb	r3, [r7, #5]
 8000458:	2b00      	cmp	r3, #0
 800045a:	d00a      	beq.n	8000472 <writeGPIO+0x6e>
 800045c:	4b1c      	ldr	r3, [pc, #112]	; (80004d0 <writeGPIO+0xcc>)
 800045e:	68db      	ldr	r3, [r3, #12]
 8000460:	7979      	ldrb	r1, [r7, #5]
 8000462:	79ba      	ldrb	r2, [r7, #6]
 8000464:	fa01 f202 	lsl.w	r2, r1, r2
 8000468:	4611      	mov	r1, r2
 800046a:	4a19      	ldr	r2, [pc, #100]	; (80004d0 <writeGPIO+0xcc>)
 800046c:	430b      	orrs	r3, r1
 800046e:	60d3      	str	r3, [r2, #12]
 8000470:	e027      	b.n	80004c2 <writeGPIO+0xbe>
 8000472:	4b17      	ldr	r3, [pc, #92]	; (80004d0 <writeGPIO+0xcc>)
 8000474:	68db      	ldr	r3, [r3, #12]
 8000476:	79ba      	ldrb	r2, [r7, #6]
 8000478:	2101      	movs	r1, #1
 800047a:	fa01 f202 	lsl.w	r2, r1, r2
 800047e:	43d2      	mvns	r2, r2
 8000480:	4611      	mov	r1, r2
 8000482:	4a13      	ldr	r2, [pc, #76]	; (80004d0 <writeGPIO+0xcc>)
 8000484:	400b      	ands	r3, r1
 8000486:	60d3      	str	r3, [r2, #12]
 8000488:	e01b      	b.n	80004c2 <writeGPIO+0xbe>
 800048a:	79fb      	ldrb	r3, [r7, #7]
 800048c:	2b03      	cmp	r3, #3
 800048e:	d118      	bne.n	80004c2 <writeGPIO+0xbe>
 8000490:	797b      	ldrb	r3, [r7, #5]
 8000492:	2b00      	cmp	r3, #0
 8000494:	d00a      	beq.n	80004ac <writeGPIO+0xa8>
 8000496:	4b0f      	ldr	r3, [pc, #60]	; (80004d4 <writeGPIO+0xd0>)
 8000498:	68db      	ldr	r3, [r3, #12]
 800049a:	7979      	ldrb	r1, [r7, #5]
 800049c:	79ba      	ldrb	r2, [r7, #6]
 800049e:	fa01 f202 	lsl.w	r2, r1, r2
 80004a2:	4611      	mov	r1, r2
 80004a4:	4a0b      	ldr	r2, [pc, #44]	; (80004d4 <writeGPIO+0xd0>)
 80004a6:	430b      	orrs	r3, r1
 80004a8:	60d3      	str	r3, [r2, #12]
 80004aa:	e00a      	b.n	80004c2 <writeGPIO+0xbe>
 80004ac:	4b09      	ldr	r3, [pc, #36]	; (80004d4 <writeGPIO+0xd0>)
 80004ae:	68db      	ldr	r3, [r3, #12]
 80004b0:	79ba      	ldrb	r2, [r7, #6]
 80004b2:	2101      	movs	r1, #1
 80004b4:	fa01 f202 	lsl.w	r2, r1, r2
 80004b8:	43d2      	mvns	r2, r2
 80004ba:	4611      	mov	r1, r2
 80004bc:	4a05      	ldr	r2, [pc, #20]	; (80004d4 <writeGPIO+0xd0>)
 80004be:	400b      	ands	r3, r1
 80004c0:	60d3      	str	r3, [r2, #12]
 80004c2:	bf00      	nop
 80004c4:	370c      	adds	r7, #12
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bc80      	pop	{r7}
 80004ca:	4770      	bx	lr
 80004cc:	40010800 	andmi	r0, r1, r0, lsl #16
 80004d0:	40010c00 	andmi	r0, r1, r0, lsl #24
 80004d4:	40011000 	andmi	r1, r1, r0

080004d8 <readGPIO>:
 80004d8:	b480      	push	{r7}
 80004da:	b083      	sub	sp, #12
 80004dc:	af00      	add	r7, sp, #0
 80004de:	4603      	mov	r3, r0
 80004e0:	460a      	mov	r2, r1
 80004e2:	71fb      	strb	r3, [r7, #7]
 80004e4:	4613      	mov	r3, r2
 80004e6:	71bb      	strb	r3, [r7, #6]
 80004e8:	79fb      	ldrb	r3, [r7, #7]
 80004ea:	2b01      	cmp	r3, #1
 80004ec:	d10a      	bne.n	8000504 <readGPIO+0x2c>
 80004ee:	4b16      	ldr	r3, [pc, #88]	; (8000548 <readGPIO+0x70>)
 80004f0:	689b      	ldr	r3, [r3, #8]
 80004f2:	79ba      	ldrb	r2, [r7, #6]
 80004f4:	2101      	movs	r1, #1
 80004f6:	fa01 f202 	lsl.w	r2, r1, r2
 80004fa:	401a      	ands	r2, r3
 80004fc:	79bb      	ldrb	r3, [r7, #6]
 80004fe:	fa22 f303 	lsr.w	r3, r2, r3
 8000502:	e01b      	b.n	800053c <readGPIO+0x64>
 8000504:	79fb      	ldrb	r3, [r7, #7]
 8000506:	2b02      	cmp	r3, #2
 8000508:	d10a      	bne.n	8000520 <readGPIO+0x48>
 800050a:	4b10      	ldr	r3, [pc, #64]	; (800054c <readGPIO+0x74>)
 800050c:	689b      	ldr	r3, [r3, #8]
 800050e:	79ba      	ldrb	r2, [r7, #6]
 8000510:	2101      	movs	r1, #1
 8000512:	fa01 f202 	lsl.w	r2, r1, r2
 8000516:	401a      	ands	r2, r3
 8000518:	79bb      	ldrb	r3, [r7, #6]
 800051a:	fa22 f303 	lsr.w	r3, r2, r3
 800051e:	e00d      	b.n	800053c <readGPIO+0x64>
 8000520:	79fb      	ldrb	r3, [r7, #7]
 8000522:	2b03      	cmp	r3, #3
 8000524:	d10a      	bne.n	800053c <readGPIO+0x64>
 8000526:	4b0a      	ldr	r3, [pc, #40]	; (8000550 <readGPIO+0x78>)
 8000528:	689b      	ldr	r3, [r3, #8]
 800052a:	79ba      	ldrb	r2, [r7, #6]
 800052c:	2101      	movs	r1, #1
 800052e:	fa01 f202 	lsl.w	r2, r1, r2
 8000532:	401a      	ands	r2, r3
 8000534:	79bb      	ldrb	r3, [r7, #6]
 8000536:	fa22 f303 	lsr.w	r3, r2, r3
 800053a:	e7ff      	b.n	800053c <readGPIO+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	370c      	adds	r7, #12
 8000540:	46bd      	mov	sp, r7
 8000542:	bc80      	pop	{r7}
 8000544:	4770      	bx	lr
 8000546:	bf00      	nop
 8000548:	40010800 	andmi	r0, r1, r0, lsl #16
 800054c:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000550:	40011000 	andmi	r1, r1, r0

08000554 <toggleGPIO>:
 8000554:	b580      	push	{r7, lr}
 8000556:	b082      	sub	sp, #8
 8000558:	af00      	add	r7, sp, #0
 800055a:	4603      	mov	r3, r0
 800055c:	460a      	mov	r2, r1
 800055e:	71fb      	strb	r3, [r7, #7]
 8000560:	4613      	mov	r3, r2
 8000562:	71bb      	strb	r3, [r7, #6]
 8000564:	79ba      	ldrb	r2, [r7, #6]
 8000566:	79fb      	ldrb	r3, [r7, #7]
 8000568:	4611      	mov	r1, r2
 800056a:	4618      	mov	r0, r3
 800056c:	f7ff ffb4 	bl	80004d8 <readGPIO>
 8000570:	4603      	mov	r3, r0
 8000572:	2b00      	cmp	r3, #0
 8000574:	d006      	beq.n	8000584 <toggleGPIO+0x30>
 8000576:	79b9      	ldrb	r1, [r7, #6]
 8000578:	79fb      	ldrb	r3, [r7, #7]
 800057a:	2200      	movs	r2, #0
 800057c:	4618      	mov	r0, r3
 800057e:	f7ff ff41 	bl	8000404 <writeGPIO>
 8000582:	e005      	b.n	8000590 <toggleGPIO+0x3c>
 8000584:	79b9      	ldrb	r1, [r7, #6]
 8000586:	79fb      	ldrb	r3, [r7, #7]
 8000588:	2201      	movs	r2, #1
 800058a:	4618      	mov	r0, r3
 800058c:	f7ff ff3a 	bl	8000404 <writeGPIO>
 8000590:	bf00      	nop
 8000592:	3708      	adds	r7, #8
 8000594:	46bd      	mov	sp, r7
 8000596:	bd80      	pop	{r7, pc}

08000598 <i2cInit>:
 8000598:	b580      	push	{r7, lr}
 800059a:	b082      	sub	sp, #8
 800059c:	af00      	add	r7, sp, #0
 800059e:	4603      	mov	r3, r0
 80005a0:	460a      	mov	r2, r1
 80005a2:	71fb      	strb	r3, [r7, #7]
 80005a4:	4613      	mov	r3, r2
 80005a6:	80bb      	strh	r3, [r7, #4]
 80005a8:	4b33      	ldr	r3, [pc, #204]	; (8000678 <i2cInit+0xe0>)
 80005aa:	699b      	ldr	r3, [r3, #24]
 80005ac:	4a32      	ldr	r2, [pc, #200]	; (8000678 <i2cInit+0xe0>)
 80005ae:	f043 0301 	orr.w	r3, r3, #1
 80005b2:	6193      	str	r3, [r2, #24]
 80005b4:	79fb      	ldrb	r3, [r7, #7]
 80005b6:	2b01      	cmp	r3, #1
 80005b8:	d12d      	bne.n	8000616 <i2cInit+0x7e>
 80005ba:	4b2f      	ldr	r3, [pc, #188]	; (8000678 <i2cInit+0xe0>)
 80005bc:	69db      	ldr	r3, [r3, #28]
 80005be:	4a2e      	ldr	r2, [pc, #184]	; (8000678 <i2cInit+0xe0>)
 80005c0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80005c4:	61d3      	str	r3, [r2, #28]
 80005c6:	2303      	movs	r3, #3
 80005c8:	2203      	movs	r2, #3
 80005ca:	2106      	movs	r1, #6
 80005cc:	2002      	movs	r0, #2
 80005ce:	f7ff fe25 	bl	800021c <initGPIO>
 80005d2:	2303      	movs	r3, #3
 80005d4:	2203      	movs	r2, #3
 80005d6:	2107      	movs	r1, #7
 80005d8:	2002      	movs	r0, #2
 80005da:	f7ff fe1f 	bl	800021c <initGPIO>
 80005de:	4b27      	ldr	r3, [pc, #156]	; (800067c <i2cInit+0xe4>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	4a26      	ldr	r2, [pc, #152]	; (800067c <i2cInit+0xe4>)
 80005e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80005e8:	6013      	str	r3, [r2, #0]
 80005ea:	4b24      	ldr	r3, [pc, #144]	; (800067c <i2cInit+0xe4>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	4a23      	ldr	r2, [pc, #140]	; (800067c <i2cInit+0xe4>)
 80005f0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80005f4:	6013      	str	r3, [r2, #0]
 80005f6:	4b21      	ldr	r3, [pc, #132]	; (800067c <i2cInit+0xe4>)
 80005f8:	2208      	movs	r2, #8
 80005fa:	605a      	str	r2, [r3, #4]
 80005fc:	4a1f      	ldr	r2, [pc, #124]	; (800067c <i2cInit+0xe4>)
 80005fe:	88bb      	ldrh	r3, [r7, #4]
 8000600:	61d3      	str	r3, [r2, #28]
 8000602:	4b1e      	ldr	r3, [pc, #120]	; (800067c <i2cInit+0xe4>)
 8000604:	2209      	movs	r2, #9
 8000606:	621a      	str	r2, [r3, #32]
 8000608:	4b1c      	ldr	r3, [pc, #112]	; (800067c <i2cInit+0xe4>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	4a1b      	ldr	r2, [pc, #108]	; (800067c <i2cInit+0xe4>)
 800060e:	f043 0301 	orr.w	r3, r3, #1
 8000612:	6013      	str	r3, [r2, #0]
 8000614:	e02c      	b.n	8000670 <i2cInit+0xd8>
 8000616:	4b18      	ldr	r3, [pc, #96]	; (8000678 <i2cInit+0xe0>)
 8000618:	69db      	ldr	r3, [r3, #28]
 800061a:	4a17      	ldr	r2, [pc, #92]	; (8000678 <i2cInit+0xe0>)
 800061c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000620:	61d3      	str	r3, [r2, #28]
 8000622:	2303      	movs	r3, #3
 8000624:	2203      	movs	r2, #3
 8000626:	210a      	movs	r1, #10
 8000628:	2002      	movs	r0, #2
 800062a:	f7ff fdf7 	bl	800021c <initGPIO>
 800062e:	2303      	movs	r3, #3
 8000630:	2203      	movs	r2, #3
 8000632:	210b      	movs	r1, #11
 8000634:	2002      	movs	r0, #2
 8000636:	f7ff fdf1 	bl	800021c <initGPIO>
 800063a:	4b11      	ldr	r3, [pc, #68]	; (8000680 <i2cInit+0xe8>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	4a10      	ldr	r2, [pc, #64]	; (8000680 <i2cInit+0xe8>)
 8000640:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000644:	6013      	str	r3, [r2, #0]
 8000646:	4b0e      	ldr	r3, [pc, #56]	; (8000680 <i2cInit+0xe8>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	4a0d      	ldr	r2, [pc, #52]	; (8000680 <i2cInit+0xe8>)
 800064c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000650:	6013      	str	r3, [r2, #0]
 8000652:	4b0b      	ldr	r3, [pc, #44]	; (8000680 <i2cInit+0xe8>)
 8000654:	2208      	movs	r2, #8
 8000656:	605a      	str	r2, [r3, #4]
 8000658:	4a09      	ldr	r2, [pc, #36]	; (8000680 <i2cInit+0xe8>)
 800065a:	88bb      	ldrh	r3, [r7, #4]
 800065c:	61d3      	str	r3, [r2, #28]
 800065e:	4b08      	ldr	r3, [pc, #32]	; (8000680 <i2cInit+0xe8>)
 8000660:	2209      	movs	r2, #9
 8000662:	621a      	str	r2, [r3, #32]
 8000664:	4b06      	ldr	r3, [pc, #24]	; (8000680 <i2cInit+0xe8>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	4a05      	ldr	r2, [pc, #20]	; (8000680 <i2cInit+0xe8>)
 800066a:	f043 0301 	orr.w	r3, r3, #1
 800066e:	6013      	str	r3, [r2, #0]
 8000670:	bf00      	nop
 8000672:	3708      	adds	r7, #8
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	40021000 	andmi	r1, r2, r0
 800067c:	40005400 	andmi	r5, r0, r0, lsl #8
 8000680:	40005800 	andmi	r5, r0, r0, lsl #16

08000684 <i2cAdd>:
 8000684:	b480      	push	{r7}
 8000686:	b085      	sub	sp, #20
 8000688:	af00      	add	r7, sp, #0
 800068a:	4603      	mov	r3, r0
 800068c:	71fb      	strb	r3, [r7, #7]
 800068e:	460b      	mov	r3, r1
 8000690:	71bb      	strb	r3, [r7, #6]
 8000692:	4613      	mov	r3, r2
 8000694:	717b      	strb	r3, [r7, #5]
 8000696:	79fb      	ldrb	r3, [r7, #7]
 8000698:	2b01      	cmp	r3, #1
 800069a:	d11e      	bne.n	80006da <i2cAdd+0x56>
 800069c:	79ba      	ldrb	r2, [r7, #6]
 800069e:	797b      	ldrb	r3, [r7, #5]
 80006a0:	4313      	orrs	r3, r2
 80006a2:	b2da      	uxtb	r2, r3
 80006a4:	4b22      	ldr	r3, [pc, #136]	; (8000730 <i2cAdd+0xac>)
 80006a6:	611a      	str	r2, [r3, #16]
 80006a8:	bf00      	nop
 80006aa:	4b21      	ldr	r3, [pc, #132]	; (8000730 <i2cAdd+0xac>)
 80006ac:	695b      	ldr	r3, [r3, #20]
 80006ae:	f003 0302 	and.w	r3, r3, #2
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d0f9      	beq.n	80006aa <i2cAdd+0x26>
 80006b6:	e009      	b.n	80006cc <i2cAdd+0x48>
 80006b8:	4b1d      	ldr	r3, [pc, #116]	; (8000730 <i2cAdd+0xac>)
 80006ba:	695b      	ldr	r3, [r3, #20]
 80006bc:	60fb      	str	r3, [r7, #12]
 80006be:	4b1c      	ldr	r3, [pc, #112]	; (8000730 <i2cAdd+0xac>)
 80006c0:	699b      	ldr	r3, [r3, #24]
 80006c2:	60fb      	str	r3, [r7, #12]
 80006c4:	4b1a      	ldr	r3, [pc, #104]	; (8000730 <i2cAdd+0xac>)
 80006c6:	695b      	ldr	r3, [r3, #20]
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d028      	beq.n	800071e <i2cAdd+0x9a>
 80006cc:	4b18      	ldr	r3, [pc, #96]	; (8000730 <i2cAdd+0xac>)
 80006ce:	695b      	ldr	r3, [r3, #20]
 80006d0:	f003 0302 	and.w	r3, r3, #2
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d1ef      	bne.n	80006b8 <i2cAdd+0x34>
 80006d8:	e024      	b.n	8000724 <i2cAdd+0xa0>
 80006da:	79fb      	ldrb	r3, [r7, #7]
 80006dc:	2b02      	cmp	r3, #2
 80006de:	d121      	bne.n	8000724 <i2cAdd+0xa0>
 80006e0:	79ba      	ldrb	r2, [r7, #6]
 80006e2:	797b      	ldrb	r3, [r7, #5]
 80006e4:	4313      	orrs	r3, r2
 80006e6:	b2da      	uxtb	r2, r3
 80006e8:	4b12      	ldr	r3, [pc, #72]	; (8000734 <i2cAdd+0xb0>)
 80006ea:	611a      	str	r2, [r3, #16]
 80006ec:	bf00      	nop
 80006ee:	4b11      	ldr	r3, [pc, #68]	; (8000734 <i2cAdd+0xb0>)
 80006f0:	695b      	ldr	r3, [r3, #20]
 80006f2:	f003 0302 	and.w	r3, r3, #2
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d0f9      	beq.n	80006ee <i2cAdd+0x6a>
 80006fa:	e009      	b.n	8000710 <i2cAdd+0x8c>
 80006fc:	4b0d      	ldr	r3, [pc, #52]	; (8000734 <i2cAdd+0xb0>)
 80006fe:	695b      	ldr	r3, [r3, #20]
 8000700:	60fb      	str	r3, [r7, #12]
 8000702:	4b0c      	ldr	r3, [pc, #48]	; (8000734 <i2cAdd+0xb0>)
 8000704:	699b      	ldr	r3, [r3, #24]
 8000706:	60fb      	str	r3, [r7, #12]
 8000708:	4b0a      	ldr	r3, [pc, #40]	; (8000734 <i2cAdd+0xb0>)
 800070a:	695b      	ldr	r3, [r3, #20]
 800070c:	2b00      	cmp	r3, #0
 800070e:	d008      	beq.n	8000722 <i2cAdd+0x9e>
 8000710:	4b08      	ldr	r3, [pc, #32]	; (8000734 <i2cAdd+0xb0>)
 8000712:	695b      	ldr	r3, [r3, #20]
 8000714:	f003 0302 	and.w	r3, r3, #2
 8000718:	2b00      	cmp	r3, #0
 800071a:	d1ef      	bne.n	80006fc <i2cAdd+0x78>
 800071c:	e002      	b.n	8000724 <i2cAdd+0xa0>
 800071e:	bf00      	nop
 8000720:	e000      	b.n	8000724 <i2cAdd+0xa0>
 8000722:	bf00      	nop
 8000724:	bf00      	nop
 8000726:	3714      	adds	r7, #20
 8000728:	46bd      	mov	sp, r7
 800072a:	bc80      	pop	{r7}
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	40005400 	andmi	r5, r0, r0, lsl #8
 8000734:	40005800 	andmi	r5, r0, r0, lsl #16

08000738 <i2cStart>:
 8000738:	b480      	push	{r7}
 800073a:	b083      	sub	sp, #12
 800073c:	af00      	add	r7, sp, #0
 800073e:	4603      	mov	r3, r0
 8000740:	71fb      	strb	r3, [r7, #7]
 8000742:	79fb      	ldrb	r3, [r7, #7]
 8000744:	2b01      	cmp	r3, #1
 8000746:	d10d      	bne.n	8000764 <i2cStart+0x2c>
 8000748:	4b11      	ldr	r3, [pc, #68]	; (8000790 <i2cStart+0x58>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	4a10      	ldr	r2, [pc, #64]	; (8000790 <i2cStart+0x58>)
 800074e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000752:	6013      	str	r3, [r2, #0]
 8000754:	bf00      	nop
 8000756:	4b0e      	ldr	r3, [pc, #56]	; (8000790 <i2cStart+0x58>)
 8000758:	695b      	ldr	r3, [r3, #20]
 800075a:	f003 0301 	and.w	r3, r3, #1
 800075e:	2b00      	cmp	r3, #0
 8000760:	d0f9      	beq.n	8000756 <i2cStart+0x1e>
 8000762:	e00f      	b.n	8000784 <i2cStart+0x4c>
 8000764:	79fb      	ldrb	r3, [r7, #7]
 8000766:	2b02      	cmp	r3, #2
 8000768:	d10c      	bne.n	8000784 <i2cStart+0x4c>
 800076a:	4b0a      	ldr	r3, [pc, #40]	; (8000794 <i2cStart+0x5c>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	4a09      	ldr	r2, [pc, #36]	; (8000794 <i2cStart+0x5c>)
 8000770:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000774:	6013      	str	r3, [r2, #0]
 8000776:	bf00      	nop
 8000778:	4b06      	ldr	r3, [pc, #24]	; (8000794 <i2cStart+0x5c>)
 800077a:	695b      	ldr	r3, [r3, #20]
 800077c:	f003 0301 	and.w	r3, r3, #1
 8000780:	2b00      	cmp	r3, #0
 8000782:	d0f9      	beq.n	8000778 <i2cStart+0x40>
 8000784:	bf00      	nop
 8000786:	370c      	adds	r7, #12
 8000788:	46bd      	mov	sp, r7
 800078a:	bc80      	pop	{r7}
 800078c:	4770      	bx	lr
 800078e:	bf00      	nop
 8000790:	40005400 	andmi	r5, r0, r0, lsl #8
 8000794:	40005800 	andmi	r5, r0, r0, lsl #16

08000798 <i2cData>:
 8000798:	b480      	push	{r7}
 800079a:	b083      	sub	sp, #12
 800079c:	af00      	add	r7, sp, #0
 800079e:	4603      	mov	r3, r0
 80007a0:	460a      	mov	r2, r1
 80007a2:	71fb      	strb	r3, [r7, #7]
 80007a4:	4613      	mov	r3, r2
 80007a6:	71bb      	strb	r3, [r7, #6]
 80007a8:	79fb      	ldrb	r3, [r7, #7]
 80007aa:	2b01      	cmp	r3, #1
 80007ac:	d111      	bne.n	80007d2 <i2cData+0x3a>
 80007ae:	bf00      	nop
 80007b0:	4b14      	ldr	r3, [pc, #80]	; (8000804 <i2cData+0x6c>)
 80007b2:	695b      	ldr	r3, [r3, #20]
 80007b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d0f9      	beq.n	80007b0 <i2cData+0x18>
 80007bc:	4a11      	ldr	r2, [pc, #68]	; (8000804 <i2cData+0x6c>)
 80007be:	79bb      	ldrb	r3, [r7, #6]
 80007c0:	6113      	str	r3, [r2, #16]
 80007c2:	bf00      	nop
 80007c4:	4b0f      	ldr	r3, [pc, #60]	; (8000804 <i2cData+0x6c>)
 80007c6:	695b      	ldr	r3, [r3, #20]
 80007c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d0f9      	beq.n	80007c4 <i2cData+0x2c>
 80007d0:	e013      	b.n	80007fa <i2cData+0x62>
 80007d2:	79fb      	ldrb	r3, [r7, #7]
 80007d4:	2b02      	cmp	r3, #2
 80007d6:	d110      	bne.n	80007fa <i2cData+0x62>
 80007d8:	bf00      	nop
 80007da:	4b0b      	ldr	r3, [pc, #44]	; (8000808 <i2cData+0x70>)
 80007dc:	695b      	ldr	r3, [r3, #20]
 80007de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d0f9      	beq.n	80007da <i2cData+0x42>
 80007e6:	4a08      	ldr	r2, [pc, #32]	; (8000808 <i2cData+0x70>)
 80007e8:	79bb      	ldrb	r3, [r7, #6]
 80007ea:	6113      	str	r3, [r2, #16]
 80007ec:	bf00      	nop
 80007ee:	4b06      	ldr	r3, [pc, #24]	; (8000808 <i2cData+0x70>)
 80007f0:	695b      	ldr	r3, [r3, #20]
 80007f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d0f9      	beq.n	80007ee <i2cData+0x56>
 80007fa:	bf00      	nop
 80007fc:	370c      	adds	r7, #12
 80007fe:	46bd      	mov	sp, r7
 8000800:	bc80      	pop	{r7}
 8000802:	4770      	bx	lr
 8000804:	40005400 	andmi	r5, r0, r0, lsl #8
 8000808:	40005800 	andmi	r5, r0, r0, lsl #16

0800080c <i2cStop>:
 800080c:	b480      	push	{r7}
 800080e:	b085      	sub	sp, #20
 8000810:	af00      	add	r7, sp, #0
 8000812:	4603      	mov	r3, r0
 8000814:	71fb      	strb	r3, [r7, #7]
 8000816:	79fb      	ldrb	r3, [r7, #7]
 8000818:	2b01      	cmp	r3, #1
 800081a:	d10c      	bne.n	8000836 <i2cStop+0x2a>
 800081c:	4b10      	ldr	r3, [pc, #64]	; (8000860 <i2cStop+0x54>)
 800081e:	695b      	ldr	r3, [r3, #20]
 8000820:	60fb      	str	r3, [r7, #12]
 8000822:	4b0f      	ldr	r3, [pc, #60]	; (8000860 <i2cStop+0x54>)
 8000824:	699b      	ldr	r3, [r3, #24]
 8000826:	60fb      	str	r3, [r7, #12]
 8000828:	4b0d      	ldr	r3, [pc, #52]	; (8000860 <i2cStop+0x54>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	4a0c      	ldr	r2, [pc, #48]	; (8000860 <i2cStop+0x54>)
 800082e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000832:	6013      	str	r3, [r2, #0]
 8000834:	e00e      	b.n	8000854 <i2cStop+0x48>
 8000836:	79fb      	ldrb	r3, [r7, #7]
 8000838:	2b02      	cmp	r3, #2
 800083a:	d10b      	bne.n	8000854 <i2cStop+0x48>
 800083c:	4b09      	ldr	r3, [pc, #36]	; (8000864 <i2cStop+0x58>)
 800083e:	695b      	ldr	r3, [r3, #20]
 8000840:	60fb      	str	r3, [r7, #12]
 8000842:	4b08      	ldr	r3, [pc, #32]	; (8000864 <i2cStop+0x58>)
 8000844:	699b      	ldr	r3, [r3, #24]
 8000846:	60fb      	str	r3, [r7, #12]
 8000848:	4b06      	ldr	r3, [pc, #24]	; (8000864 <i2cStop+0x58>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	4a05      	ldr	r2, [pc, #20]	; (8000864 <i2cStop+0x58>)
 800084e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000852:	6013      	str	r3, [r2, #0]
 8000854:	bf00      	nop
 8000856:	3714      	adds	r7, #20
 8000858:	46bd      	mov	sp, r7
 800085a:	bc80      	pop	{r7}
 800085c:	4770      	bx	lr
 800085e:	bf00      	nop
 8000860:	40005400 	andmi	r5, r0, r0, lsl #8
 8000864:	40005800 	andmi	r5, r0, r0, lsl #16

08000868 <i2c_write>:
 8000868:	b580      	push	{r7, lr}
 800086a:	b084      	sub	sp, #16
 800086c:	af00      	add	r7, sp, #0
 800086e:	4603      	mov	r3, r0
 8000870:	603a      	str	r2, [r7, #0]
 8000872:	71fb      	strb	r3, [r7, #7]
 8000874:	460b      	mov	r3, r1
 8000876:	71bb      	strb	r3, [r7, #6]
 8000878:	2300      	movs	r3, #0
 800087a:	60fb      	str	r3, [r7, #12]
 800087c:	79fb      	ldrb	r3, [r7, #7]
 800087e:	4618      	mov	r0, r3
 8000880:	f7ff ff5a 	bl	8000738 <i2cStart>
 8000884:	79b9      	ldrb	r1, [r7, #6]
 8000886:	79fb      	ldrb	r3, [r7, #7]
 8000888:	2200      	movs	r2, #0
 800088a:	4618      	mov	r0, r3
 800088c:	f7ff fefa 	bl	8000684 <i2cAdd>
 8000890:	e00b      	b.n	80008aa <i2c_write+0x42>
 8000892:	68fb      	ldr	r3, [r7, #12]
 8000894:	683a      	ldr	r2, [r7, #0]
 8000896:	4413      	add	r3, r2
 8000898:	781a      	ldrb	r2, [r3, #0]
 800089a:	79fb      	ldrb	r3, [r7, #7]
 800089c:	4611      	mov	r1, r2
 800089e:	4618      	mov	r0, r3
 80008a0:	f7ff ff7a 	bl	8000798 <i2cData>
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	3301      	adds	r3, #1
 80008a8:	60fb      	str	r3, [r7, #12]
 80008aa:	68fb      	ldr	r3, [r7, #12]
 80008ac:	683a      	ldr	r2, [r7, #0]
 80008ae:	4413      	add	r3, r2
 80008b0:	781b      	ldrb	r3, [r3, #0]
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d1ed      	bne.n	8000892 <i2c_write+0x2a>
 80008b6:	79fb      	ldrb	r3, [r7, #7]
 80008b8:	4618      	mov	r0, r3
 80008ba:	f7ff ffa7 	bl	800080c <i2cStop>
 80008be:	bf00      	nop
 80008c0:	3710      	adds	r7, #16
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop

080008c8 <oled_cmd_1byte>:
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	4603      	mov	r3, r0
 80008d0:	460a      	mov	r2, r1
 80008d2:	71fb      	strb	r3, [r7, #7]
 80008d4:	4613      	mov	r3, r2
 80008d6:	71bb      	strb	r3, [r7, #6]
 80008d8:	79fb      	ldrb	r3, [r7, #7]
 80008da:	4618      	mov	r0, r3
 80008dc:	f7ff ff2c 	bl	8000738 <i2cStart>
 80008e0:	79fb      	ldrb	r3, [r7, #7]
 80008e2:	2200      	movs	r2, #0
 80008e4:	2178      	movs	r1, #120	; 0x78
 80008e6:	4618      	mov	r0, r3
 80008e8:	f7ff fecc 	bl	8000684 <i2cAdd>
 80008ec:	79fb      	ldrb	r3, [r7, #7]
 80008ee:	2100      	movs	r1, #0
 80008f0:	4618      	mov	r0, r3
 80008f2:	f7ff ff51 	bl	8000798 <i2cData>
 80008f6:	79ba      	ldrb	r2, [r7, #6]
 80008f8:	79fb      	ldrb	r3, [r7, #7]
 80008fa:	4611      	mov	r1, r2
 80008fc:	4618      	mov	r0, r3
 80008fe:	f7ff ff4b 	bl	8000798 <i2cData>
 8000902:	79fb      	ldrb	r3, [r7, #7]
 8000904:	4618      	mov	r0, r3
 8000906:	f7ff ff81 	bl	800080c <i2cStop>
 800090a:	bf00      	nop
 800090c:	3708      	adds	r7, #8
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}

08000912 <oled_cmd_2byte>:
 8000912:	b580      	push	{r7, lr}
 8000914:	b084      	sub	sp, #16
 8000916:	af00      	add	r7, sp, #0
 8000918:	4603      	mov	r3, r0
 800091a:	6039      	str	r1, [r7, #0]
 800091c:	71fb      	strb	r3, [r7, #7]
 800091e:	2300      	movs	r3, #0
 8000920:	60fb      	str	r3, [r7, #12]
 8000922:	79fb      	ldrb	r3, [r7, #7]
 8000924:	4618      	mov	r0, r3
 8000926:	f7ff ff07 	bl	8000738 <i2cStart>
 800092a:	79fb      	ldrb	r3, [r7, #7]
 800092c:	2200      	movs	r2, #0
 800092e:	2178      	movs	r1, #120	; 0x78
 8000930:	4618      	mov	r0, r3
 8000932:	f7ff fea7 	bl	8000684 <i2cAdd>
 8000936:	79fb      	ldrb	r3, [r7, #7]
 8000938:	2100      	movs	r1, #0
 800093a:	4618      	mov	r0, r3
 800093c:	f7ff ff2c 	bl	8000798 <i2cData>
 8000940:	2300      	movs	r3, #0
 8000942:	60fb      	str	r3, [r7, #12]
 8000944:	e00b      	b.n	800095e <oled_cmd_2byte+0x4c>
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	683a      	ldr	r2, [r7, #0]
 800094a:	4413      	add	r3, r2
 800094c:	781a      	ldrb	r2, [r3, #0]
 800094e:	79fb      	ldrb	r3, [r7, #7]
 8000950:	4611      	mov	r1, r2
 8000952:	4618      	mov	r0, r3
 8000954:	f7ff ff20 	bl	8000798 <i2cData>
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	3301      	adds	r3, #1
 800095c:	60fb      	str	r3, [r7, #12]
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	2b01      	cmp	r3, #1
 8000962:	ddf0      	ble.n	8000946 <oled_cmd_2byte+0x34>
 8000964:	79fb      	ldrb	r3, [r7, #7]
 8000966:	4618      	mov	r0, r3
 8000968:	f7ff ff50 	bl	800080c <i2cStop>
 800096c:	bf00      	nop
 800096e:	3710      	adds	r7, #16
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}

08000974 <oledInit>:
 8000974:	b580      	push	{r7, lr}
 8000976:	b08a      	sub	sp, #40	; 0x28
 8000978:	af00      	add	r7, sp, #0
 800097a:	4603      	mov	r3, r0
 800097c:	71fb      	strb	r3, [r7, #7]
 800097e:	79fb      	ldrb	r3, [r7, #7]
 8000980:	212d      	movs	r1, #45	; 0x2d
 8000982:	4618      	mov	r0, r3
 8000984:	f7ff fe08 	bl	8000598 <i2cInit>
 8000988:	f643 73a8 	movw	r3, #16296	; 0x3fa8
 800098c:	84bb      	strh	r3, [r7, #36]	; 0x24
 800098e:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8000992:	79fb      	ldrb	r3, [r7, #7]
 8000994:	4611      	mov	r1, r2
 8000996:	4618      	mov	r0, r3
 8000998:	f7ff ffbb 	bl	8000912 <oled_cmd_2byte>
 800099c:	23d3      	movs	r3, #211	; 0xd3
 800099e:	843b      	strh	r3, [r7, #32]
 80009a0:	f107 0220 	add.w	r2, r7, #32
 80009a4:	79fb      	ldrb	r3, [r7, #7]
 80009a6:	4611      	mov	r1, r2
 80009a8:	4618      	mov	r0, r3
 80009aa:	f7ff ffb2 	bl	8000912 <oled_cmd_2byte>
 80009ae:	79fb      	ldrb	r3, [r7, #7]
 80009b0:	2140      	movs	r1, #64	; 0x40
 80009b2:	4618      	mov	r0, r3
 80009b4:	f7ff ff88 	bl	80008c8 <oled_cmd_1byte>
 80009b8:	79fb      	ldrb	r3, [r7, #7]
 80009ba:	21a1      	movs	r1, #161	; 0xa1
 80009bc:	4618      	mov	r0, r3
 80009be:	f7ff ff83 	bl	80008c8 <oled_cmd_1byte>
 80009c2:	79fb      	ldrb	r3, [r7, #7]
 80009c4:	21c8      	movs	r1, #200	; 0xc8
 80009c6:	4618      	mov	r0, r3
 80009c8:	f7ff ff7e 	bl	80008c8 <oled_cmd_1byte>
 80009cc:	f241 23da 	movw	r3, #4826	; 0x12da
 80009d0:	83bb      	strh	r3, [r7, #28]
 80009d2:	f107 021c 	add.w	r2, r7, #28
 80009d6:	79fb      	ldrb	r3, [r7, #7]
 80009d8:	4611      	mov	r1, r2
 80009da:	4618      	mov	r0, r3
 80009dc:	f7ff ff99 	bl	8000912 <oled_cmd_2byte>
 80009e0:	f647 7381 	movw	r3, #32641	; 0x7f81
 80009e4:	833b      	strh	r3, [r7, #24]
 80009e6:	f107 0218 	add.w	r2, r7, #24
 80009ea:	79fb      	ldrb	r3, [r7, #7]
 80009ec:	4611      	mov	r1, r2
 80009ee:	4618      	mov	r0, r3
 80009f0:	f7ff ff8f 	bl	8000912 <oled_cmd_2byte>
 80009f4:	79fb      	ldrb	r3, [r7, #7]
 80009f6:	21a4      	movs	r1, #164	; 0xa4
 80009f8:	4618      	mov	r0, r3
 80009fa:	f7ff ff65 	bl	80008c8 <oled_cmd_1byte>
 80009fe:	79fb      	ldrb	r3, [r7, #7]
 8000a00:	21a6      	movs	r1, #166	; 0xa6
 8000a02:	4618      	mov	r0, r3
 8000a04:	f7ff ff60 	bl	80008c8 <oled_cmd_1byte>
 8000a08:	f248 03d5 	movw	r3, #32981	; 0x80d5
 8000a0c:	82bb      	strh	r3, [r7, #20]
 8000a0e:	f107 0214 	add.w	r2, r7, #20
 8000a12:	79fb      	ldrb	r3, [r7, #7]
 8000a14:	4611      	mov	r1, r2
 8000a16:	4618      	mov	r0, r3
 8000a18:	f7ff ff7b 	bl	8000912 <oled_cmd_2byte>
 8000a1c:	f241 438d 	movw	r3, #5261	; 0x148d
 8000a20:	823b      	strh	r3, [r7, #16]
 8000a22:	f107 0210 	add.w	r2, r7, #16
 8000a26:	79fb      	ldrb	r3, [r7, #7]
 8000a28:	4611      	mov	r1, r2
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f7ff ff71 	bl	8000912 <oled_cmd_2byte>
 8000a30:	79fb      	ldrb	r3, [r7, #7]
 8000a32:	21af      	movs	r1, #175	; 0xaf
 8000a34:	4618      	mov	r0, r3
 8000a36:	f7ff ff47 	bl	80008c8 <oled_cmd_1byte>
 8000a3a:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 8000a3e:	81bb      	strh	r3, [r7, #12]
 8000a40:	f107 020c 	add.w	r2, r7, #12
 8000a44:	79fb      	ldrb	r3, [r7, #7]
 8000a46:	4611      	mov	r1, r2
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f7ff ff62 	bl	8000912 <oled_cmd_2byte>
 8000a4e:	bf00      	nop
 8000a50:	3728      	adds	r7, #40	; 0x28
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}

08000a56 <oledData>:
 8000a56:	b580      	push	{r7, lr}
 8000a58:	b082      	sub	sp, #8
 8000a5a:	af00      	add	r7, sp, #0
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	460a      	mov	r2, r1
 8000a60:	71fb      	strb	r3, [r7, #7]
 8000a62:	4613      	mov	r3, r2
 8000a64:	71bb      	strb	r3, [r7, #6]
 8000a66:	79fb      	ldrb	r3, [r7, #7]
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f7ff fe65 	bl	8000738 <i2cStart>
 8000a6e:	79fb      	ldrb	r3, [r7, #7]
 8000a70:	2200      	movs	r2, #0
 8000a72:	2178      	movs	r1, #120	; 0x78
 8000a74:	4618      	mov	r0, r3
 8000a76:	f7ff fe05 	bl	8000684 <i2cAdd>
 8000a7a:	79fb      	ldrb	r3, [r7, #7]
 8000a7c:	2140      	movs	r1, #64	; 0x40
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f7ff fe8a 	bl	8000798 <i2cData>
 8000a84:	79ba      	ldrb	r2, [r7, #6]
 8000a86:	79fb      	ldrb	r3, [r7, #7]
 8000a88:	4611      	mov	r1, r2
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f7ff fe84 	bl	8000798 <i2cData>
 8000a90:	79fb      	ldrb	r3, [r7, #7]
 8000a92:	4618      	mov	r0, r3
 8000a94:	f7ff feba 	bl	800080c <i2cStop>
 8000a98:	bf00      	nop
 8000a9a:	3708      	adds	r7, #8
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}

08000aa0 <oled_pos>:
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b082      	sub	sp, #8
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	71fb      	strb	r3, [r7, #7]
 8000aaa:	460b      	mov	r3, r1
 8000aac:	71bb      	strb	r3, [r7, #6]
 8000aae:	4613      	mov	r3, r2
 8000ab0:	717b      	strb	r3, [r7, #5]
 8000ab2:	797b      	ldrb	r3, [r7, #5]
 8000ab4:	f003 030f 	and.w	r3, r3, #15
 8000ab8:	b2da      	uxtb	r2, r3
 8000aba:	79fb      	ldrb	r3, [r7, #7]
 8000abc:	4611      	mov	r1, r2
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f7ff ff02 	bl	80008c8 <oled_cmd_1byte>
 8000ac4:	797b      	ldrb	r3, [r7, #5]
 8000ac6:	091b      	lsrs	r3, r3, #4
 8000ac8:	b2db      	uxtb	r3, r3
 8000aca:	3310      	adds	r3, #16
 8000acc:	b2da      	uxtb	r2, r3
 8000ace:	79fb      	ldrb	r3, [r7, #7]
 8000ad0:	4611      	mov	r1, r2
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f7ff fef8 	bl	80008c8 <oled_cmd_1byte>
 8000ad8:	79bb      	ldrb	r3, [r7, #6]
 8000ada:	3b50      	subs	r3, #80	; 0x50
 8000adc:	b2da      	uxtb	r2, r3
 8000ade:	79fb      	ldrb	r3, [r7, #7]
 8000ae0:	4611      	mov	r1, r2
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f7ff fef0 	bl	80008c8 <oled_cmd_1byte>
 8000ae8:	bf00      	nop
 8000aea:	3708      	adds	r7, #8
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}

08000af0 <oled_blank>:
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b084      	sub	sp, #16
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	4603      	mov	r3, r0
 8000af8:	71fb      	strb	r3, [r7, #7]
 8000afa:	79fb      	ldrb	r3, [r7, #7]
 8000afc:	2200      	movs	r2, #0
 8000afe:	2100      	movs	r1, #0
 8000b00:	4618      	mov	r0, r3
 8000b02:	f7ff ffcd 	bl	8000aa0 <oled_pos>
 8000b06:	2300      	movs	r3, #0
 8000b08:	60fb      	str	r3, [r7, #12]
 8000b0a:	e010      	b.n	8000b2e <oled_blank+0x3e>
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	60bb      	str	r3, [r7, #8]
 8000b10:	e007      	b.n	8000b22 <oled_blank+0x32>
 8000b12:	79fb      	ldrb	r3, [r7, #7]
 8000b14:	2100      	movs	r1, #0
 8000b16:	4618      	mov	r0, r3
 8000b18:	f7ff ff9d 	bl	8000a56 <oledData>
 8000b1c:	68bb      	ldr	r3, [r7, #8]
 8000b1e:	3301      	adds	r3, #1
 8000b20:	60bb      	str	r3, [r7, #8]
 8000b22:	68bb      	ldr	r3, [r7, #8]
 8000b24:	2b7f      	cmp	r3, #127	; 0x7f
 8000b26:	ddf4      	ble.n	8000b12 <oled_blank+0x22>
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	3301      	adds	r3, #1
 8000b2c:	60fb      	str	r3, [r7, #12]
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	2b07      	cmp	r3, #7
 8000b32:	ddeb      	ble.n	8000b0c <oled_blank+0x1c>
 8000b34:	79fb      	ldrb	r3, [r7, #7]
 8000b36:	2200      	movs	r2, #0
 8000b38:	2100      	movs	r1, #0
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f7ff ffb0 	bl	8000aa0 <oled_pos>
 8000b40:	bf00      	nop
 8000b42:	3710      	adds	r7, #16
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <oled_print>:
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b084      	sub	sp, #16
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	4603      	mov	r3, r0
 8000b50:	6039      	str	r1, [r7, #0]
 8000b52:	71fb      	strb	r3, [r7, #7]
 8000b54:	2300      	movs	r3, #0
 8000b56:	60fb      	str	r3, [r7, #12]
 8000b58:	e01e      	b.n	8000b98 <oled_print+0x50>
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	60bb      	str	r3, [r7, #8]
 8000b5e:	e015      	b.n	8000b8c <oled_print+0x44>
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	683a      	ldr	r2, [r7, #0]
 8000b64:	4413      	add	r3, r2
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	f1a3 0220 	sub.w	r2, r3, #32
 8000b6c:	4910      	ldr	r1, [pc, #64]	; (8000bb0 <oled_print+0x68>)
 8000b6e:	4613      	mov	r3, r2
 8000b70:	009b      	lsls	r3, r3, #2
 8000b72:	4413      	add	r3, r2
 8000b74:	18ca      	adds	r2, r1, r3
 8000b76:	68bb      	ldr	r3, [r7, #8]
 8000b78:	4413      	add	r3, r2
 8000b7a:	781a      	ldrb	r2, [r3, #0]
 8000b7c:	79fb      	ldrb	r3, [r7, #7]
 8000b7e:	4611      	mov	r1, r2
 8000b80:	4618      	mov	r0, r3
 8000b82:	f7ff ff68 	bl	8000a56 <oledData>
 8000b86:	68bb      	ldr	r3, [r7, #8]
 8000b88:	3301      	adds	r3, #1
 8000b8a:	60bb      	str	r3, [r7, #8]
 8000b8c:	68bb      	ldr	r3, [r7, #8]
 8000b8e:	2b04      	cmp	r3, #4
 8000b90:	dde6      	ble.n	8000b60 <oled_print+0x18>
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	3301      	adds	r3, #1
 8000b96:	60fb      	str	r3, [r7, #12]
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	683a      	ldr	r2, [r7, #0]
 8000b9c:	4413      	add	r3, r2
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d1da      	bne.n	8000b5a <oled_print+0x12>
 8000ba4:	bf00      	nop
 8000ba6:	bf00      	nop
 8000ba8:	3710      	adds	r7, #16
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	08001918 	stmdaeq	r0, {r3, r4, r8, fp, ip}

08000bb4 <oled_msg>:
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	603b      	str	r3, [r7, #0]
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	71fb      	strb	r3, [r7, #7]
 8000bc0:	460b      	mov	r3, r1
 8000bc2:	71bb      	strb	r3, [r7, #6]
 8000bc4:	4613      	mov	r3, r2
 8000bc6:	717b      	strb	r3, [r7, #5]
 8000bc8:	797a      	ldrb	r2, [r7, #5]
 8000bca:	79b9      	ldrb	r1, [r7, #6]
 8000bcc:	79fb      	ldrb	r3, [r7, #7]
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f7ff ff66 	bl	8000aa0 <oled_pos>
 8000bd4:	79fb      	ldrb	r3, [r7, #7]
 8000bd6:	6839      	ldr	r1, [r7, #0]
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f7ff ffb5 	bl	8000b48 <oled_print>
 8000bde:	bf00      	nop
 8000be0:	3708      	adds	r7, #8
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}

08000be6 <oled_Aprint>:
 8000be6:	b580      	push	{r7, lr}
 8000be8:	b084      	sub	sp, #16
 8000bea:	af00      	add	r7, sp, #0
 8000bec:	4603      	mov	r3, r0
 8000bee:	6039      	str	r1, [r7, #0]
 8000bf0:	71fb      	strb	r3, [r7, #7]
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	60fb      	str	r3, [r7, #12]
 8000bf6:	e010      	b.n	8000c1a <oled_Aprint+0x34>
 8000bf8:	490c      	ldr	r1, [pc, #48]	; (8000c2c <oled_Aprint+0x46>)
 8000bfa:	683a      	ldr	r2, [r7, #0]
 8000bfc:	4613      	mov	r3, r2
 8000bfe:	009b      	lsls	r3, r3, #2
 8000c00:	4413      	add	r3, r2
 8000c02:	18ca      	adds	r2, r1, r3
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	4413      	add	r3, r2
 8000c08:	781a      	ldrb	r2, [r3, #0]
 8000c0a:	79fb      	ldrb	r3, [r7, #7]
 8000c0c:	4611      	mov	r1, r2
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f7ff ff21 	bl	8000a56 <oledData>
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	3301      	adds	r3, #1
 8000c18:	60fb      	str	r3, [r7, #12]
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	2b04      	cmp	r3, #4
 8000c1e:	ddeb      	ble.n	8000bf8 <oled_Aprint+0x12>
 8000c20:	bf00      	nop
 8000c22:	bf00      	nop
 8000c24:	3710      	adds	r7, #16
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	08001918 	stmdaeq	r0, {r3, r4, r8, fp, ip}

08000c30 <oled_clock>:
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	4603      	mov	r3, r0
 8000c38:	6039      	str	r1, [r7, #0]
 8000c3a:	71fb      	strb	r3, [r7, #7]
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	4a16      	ldr	r2, [pc, #88]	; (8000c98 <oled_clock+0x68>)
 8000c40:	fb82 1203 	smull	r1, r2, r2, r3
 8000c44:	1092      	asrs	r2, r2, #2
 8000c46:	17db      	asrs	r3, r3, #31
 8000c48:	1ad1      	subs	r1, r2, r3
 8000c4a:	4b13      	ldr	r3, [pc, #76]	; (8000c98 <oled_clock+0x68>)
 8000c4c:	fb83 2301 	smull	r2, r3, r3, r1
 8000c50:	109a      	asrs	r2, r3, #2
 8000c52:	17cb      	asrs	r3, r1, #31
 8000c54:	1ad2      	subs	r2, r2, r3
 8000c56:	4613      	mov	r3, r2
 8000c58:	009b      	lsls	r3, r3, #2
 8000c5a:	4413      	add	r3, r2
 8000c5c:	005b      	lsls	r3, r3, #1
 8000c5e:	1aca      	subs	r2, r1, r3
 8000c60:	3210      	adds	r2, #16
 8000c62:	79fb      	ldrb	r3, [r7, #7]
 8000c64:	4611      	mov	r1, r2
 8000c66:	4618      	mov	r0, r3
 8000c68:	f7ff ffbd 	bl	8000be6 <oled_Aprint>
 8000c6c:	6839      	ldr	r1, [r7, #0]
 8000c6e:	4b0a      	ldr	r3, [pc, #40]	; (8000c98 <oled_clock+0x68>)
 8000c70:	fb83 2301 	smull	r2, r3, r3, r1
 8000c74:	109a      	asrs	r2, r3, #2
 8000c76:	17cb      	asrs	r3, r1, #31
 8000c78:	1ad2      	subs	r2, r2, r3
 8000c7a:	4613      	mov	r3, r2
 8000c7c:	009b      	lsls	r3, r3, #2
 8000c7e:	4413      	add	r3, r2
 8000c80:	005b      	lsls	r3, r3, #1
 8000c82:	1aca      	subs	r2, r1, r3
 8000c84:	3210      	adds	r2, #16
 8000c86:	79fb      	ldrb	r3, [r7, #7]
 8000c88:	4611      	mov	r1, r2
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f7ff ffab 	bl	8000be6 <oled_Aprint>
 8000c90:	bf00      	nop
 8000c92:	3708      	adds	r7, #8
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	66666667 	strbtvs	r6, [r6], -r7, ror #12

08000c9c <oled_clear_buffer>:
 8000c9c:	b480      	push	{r7}
 8000c9e:	b085      	sub	sp, #20
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	60fb      	str	r3, [r7, #12]
 8000ca8:	e013      	b.n	8000cd2 <oled_clear_buffer+0x36>
 8000caa:	2300      	movs	r3, #0
 8000cac:	60bb      	str	r3, [r7, #8]
 8000cae:	e00a      	b.n	8000cc6 <oled_clear_buffer+0x2a>
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	01db      	lsls	r3, r3, #7
 8000cb4:	687a      	ldr	r2, [r7, #4]
 8000cb6:	441a      	add	r2, r3
 8000cb8:	68bb      	ldr	r3, [r7, #8]
 8000cba:	4413      	add	r3, r2
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	701a      	strb	r2, [r3, #0]
 8000cc0:	68bb      	ldr	r3, [r7, #8]
 8000cc2:	3301      	adds	r3, #1
 8000cc4:	60bb      	str	r3, [r7, #8]
 8000cc6:	68bb      	ldr	r3, [r7, #8]
 8000cc8:	2b7f      	cmp	r3, #127	; 0x7f
 8000cca:	ddf1      	ble.n	8000cb0 <oled_clear_buffer+0x14>
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	3301      	adds	r3, #1
 8000cd0:	60fb      	str	r3, [r7, #12]
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	2b07      	cmp	r3, #7
 8000cd6:	dde8      	ble.n	8000caa <oled_clear_buffer+0xe>
 8000cd8:	bf00      	nop
 8000cda:	bf00      	nop
 8000cdc:	3714      	adds	r7, #20
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bc80      	pop	{r7}
 8000ce2:	4770      	bx	lr

08000ce4 <oled_update_buffer>:
 8000ce4:	b480      	push	{r7}
 8000ce6:	b087      	sub	sp, #28
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
 8000cec:	6039      	str	r1, [r7, #0]
 8000cee:	2300      	movs	r3, #0
 8000cf0:	60fb      	str	r3, [r7, #12]
 8000cf2:	2302      	movs	r3, #2
 8000cf4:	617b      	str	r3, [r7, #20]
 8000cf6:	e01a      	b.n	8000d2e <oled_update_buffer+0x4a>
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	613b      	str	r3, [r7, #16]
 8000cfc:	e011      	b.n	8000d22 <oled_update_buffer+0x3e>
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	3301      	adds	r3, #1
 8000d02:	60fb      	str	r3, [r7, #12]
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	687a      	ldr	r2, [r7, #4]
 8000d08:	4413      	add	r3, r2
 8000d0a:	697a      	ldr	r2, [r7, #20]
 8000d0c:	01d2      	lsls	r2, r2, #7
 8000d0e:	6839      	ldr	r1, [r7, #0]
 8000d10:	440a      	add	r2, r1
 8000d12:	7819      	ldrb	r1, [r3, #0]
 8000d14:	693b      	ldr	r3, [r7, #16]
 8000d16:	4413      	add	r3, r2
 8000d18:	460a      	mov	r2, r1
 8000d1a:	701a      	strb	r2, [r3, #0]
 8000d1c:	693b      	ldr	r3, [r7, #16]
 8000d1e:	3301      	adds	r3, #1
 8000d20:	613b      	str	r3, [r7, #16]
 8000d22:	693b      	ldr	r3, [r7, #16]
 8000d24:	2b6b      	cmp	r3, #107	; 0x6b
 8000d26:	ddea      	ble.n	8000cfe <oled_update_buffer+0x1a>
 8000d28:	697b      	ldr	r3, [r7, #20]
 8000d2a:	3301      	adds	r3, #1
 8000d2c:	617b      	str	r3, [r7, #20]
 8000d2e:	697b      	ldr	r3, [r7, #20]
 8000d30:	2b07      	cmp	r3, #7
 8000d32:	dde1      	ble.n	8000cf8 <oled_update_buffer+0x14>
 8000d34:	bf00      	nop
 8000d36:	bf00      	nop
 8000d38:	371c      	adds	r7, #28
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bc80      	pop	{r7}
 8000d3e:	4770      	bx	lr

08000d40 <update_time_buffer>:
 8000d40:	b490      	push	{r4, r7}
 8000d42:	b086      	sub	sp, #24
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
 8000d48:	6039      	str	r1, [r7, #0]
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	60bb      	str	r3, [r7, #8]
 8000d4e:	2300      	movs	r3, #0
 8000d50:	60fb      	str	r3, [r7, #12]
 8000d52:	2301      	movs	r3, #1
 8000d54:	617b      	str	r3, [r7, #20]
 8000d56:	e034      	b.n	8000dc2 <update_time_buffer+0x82>
 8000d58:	2300      	movs	r3, #0
 8000d5a:	613b      	str	r3, [r7, #16]
 8000d5c:	e029      	b.n	8000db2 <update_time_buffer+0x72>
 8000d5e:	697b      	ldr	r3, [r7, #20]
 8000d60:	3b01      	subs	r3, #1
 8000d62:	687a      	ldr	r2, [r7, #4]
 8000d64:	4413      	add	r3, r2
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	461c      	mov	r4, r3
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	01db      	lsls	r3, r3, #7
 8000d6e:	683a      	ldr	r2, [r7, #0]
 8000d70:	18d1      	adds	r1, r2, r3
 8000d72:	4818      	ldr	r0, [pc, #96]	; (8000dd4 <update_time_buffer+0x94>)
 8000d74:	4623      	mov	r3, r4
 8000d76:	005b      	lsls	r3, r3, #1
 8000d78:	4423      	add	r3, r4
 8000d7a:	011a      	lsls	r2, r3, #4
 8000d7c:	1ad2      	subs	r2, r2, r3
 8000d7e:	4402      	add	r2, r0
 8000d80:	693b      	ldr	r3, [r7, #16]
 8000d82:	4413      	add	r3, r2
 8000d84:	781a      	ldrb	r2, [r3, #0]
 8000d86:	68bb      	ldr	r3, [r7, #8]
 8000d88:	440b      	add	r3, r1
 8000d8a:	701a      	strb	r2, [r3, #0]
 8000d8c:	697a      	ldr	r2, [r7, #20]
 8000d8e:	4613      	mov	r3, r2
 8000d90:	011b      	lsls	r3, r3, #4
 8000d92:	1a9b      	subs	r3, r3, r2
 8000d94:	68ba      	ldr	r2, [r7, #8]
 8000d96:	429a      	cmp	r2, r3
 8000d98:	db05      	blt.n	8000da6 <update_time_buffer+0x66>
 8000d9a:	68bb      	ldr	r3, [r7, #8]
 8000d9c:	3b0f      	subs	r3, #15
 8000d9e:	60bb      	str	r3, [r7, #8]
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	3301      	adds	r3, #1
 8000da4:	60fb      	str	r3, [r7, #12]
 8000da6:	68bb      	ldr	r3, [r7, #8]
 8000da8:	3301      	adds	r3, #1
 8000daa:	60bb      	str	r3, [r7, #8]
 8000dac:	693b      	ldr	r3, [r7, #16]
 8000dae:	3301      	adds	r3, #1
 8000db0:	613b      	str	r3, [r7, #16]
 8000db2:	693b      	ldr	r3, [r7, #16]
 8000db4:	2b2c      	cmp	r3, #44	; 0x2c
 8000db6:	ddd2      	ble.n	8000d5e <update_time_buffer+0x1e>
 8000db8:	697b      	ldr	r3, [r7, #20]
 8000dba:	3301      	adds	r3, #1
 8000dbc:	617b      	str	r3, [r7, #20]
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	60fb      	str	r3, [r7, #12]
 8000dc2:	697b      	ldr	r3, [r7, #20]
 8000dc4:	2b05      	cmp	r3, #5
 8000dc6:	ddc7      	ble.n	8000d58 <update_time_buffer+0x18>
 8000dc8:	bf00      	nop
 8000dca:	bf00      	nop
 8000dcc:	3718      	adds	r7, #24
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bc90      	pop	{r4, r7}
 8000dd2:	4770      	bx	lr
 8000dd4:	08001728 	stmdaeq	r0, {r3, r5, r8, r9, sl, ip}

08000dd8 <update_str_buffer>:
 8000dd8:	b480      	push	{r7}
 8000dda:	b089      	sub	sp, #36	; 0x24
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	60ba      	str	r2, [r7, #8]
 8000de0:	607b      	str	r3, [r7, #4]
 8000de2:	4603      	mov	r3, r0
 8000de4:	81fb      	strh	r3, [r7, #14]
 8000de6:	460b      	mov	r3, r1
 8000de8:	81bb      	strh	r3, [r7, #12]
 8000dea:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000dee:	617b      	str	r3, [r7, #20]
 8000df0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000df4:	613b      	str	r3, [r7, #16]
 8000df6:	2300      	movs	r3, #0
 8000df8:	61fb      	str	r3, [r7, #28]
 8000dfa:	e037      	b.n	8000e6c <update_str_buffer+0x94>
 8000dfc:	693b      	ldr	r3, [r7, #16]
 8000dfe:	2b08      	cmp	r3, #8
 8000e00:	dc3b      	bgt.n	8000e7a <update_str_buffer+0xa2>
 8000e02:	2300      	movs	r3, #0
 8000e04:	61bb      	str	r3, [r7, #24]
 8000e06:	e029      	b.n	8000e5c <update_str_buffer+0x84>
 8000e08:	69fb      	ldr	r3, [r7, #28]
 8000e0a:	68ba      	ldr	r2, [r7, #8]
 8000e0c:	4413      	add	r3, r2
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	f1a3 0220 	sub.w	r2, r3, #32
 8000e14:	693b      	ldr	r3, [r7, #16]
 8000e16:	01db      	lsls	r3, r3, #7
 8000e18:	6879      	ldr	r1, [r7, #4]
 8000e1a:	4419      	add	r1, r3
 8000e1c:	481a      	ldr	r0, [pc, #104]	; (8000e88 <update_str_buffer+0xb0>)
 8000e1e:	4613      	mov	r3, r2
 8000e20:	005b      	lsls	r3, r3, #1
 8000e22:	4413      	add	r3, r2
 8000e24:	011a      	lsls	r2, r3, #4
 8000e26:	1ad2      	subs	r2, r2, r3
 8000e28:	4402      	add	r2, r0
 8000e2a:	69bb      	ldr	r3, [r7, #24]
 8000e2c:	4413      	add	r3, r2
 8000e2e:	781a      	ldrb	r2, [r3, #0]
 8000e30:	697b      	ldr	r3, [r7, #20]
 8000e32:	440b      	add	r3, r1
 8000e34:	701a      	strb	r2, [r3, #0]
 8000e36:	697b      	ldr	r3, [r7, #20]
 8000e38:	2b7e      	cmp	r3, #126	; 0x7e
 8000e3a:	dd09      	ble.n	8000e50 <update_str_buffer+0x78>
 8000e3c:	693b      	ldr	r3, [r7, #16]
 8000e3e:	2b07      	cmp	r3, #7
 8000e40:	dc10      	bgt.n	8000e64 <update_str_buffer+0x8c>
 8000e42:	693b      	ldr	r3, [r7, #16]
 8000e44:	3301      	adds	r3, #1
 8000e46:	613b      	str	r3, [r7, #16]
 8000e48:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000e4c:	617b      	str	r3, [r7, #20]
 8000e4e:	e002      	b.n	8000e56 <update_str_buffer+0x7e>
 8000e50:	697b      	ldr	r3, [r7, #20]
 8000e52:	3301      	adds	r3, #1
 8000e54:	617b      	str	r3, [r7, #20]
 8000e56:	69bb      	ldr	r3, [r7, #24]
 8000e58:	3301      	adds	r3, #1
 8000e5a:	61bb      	str	r3, [r7, #24]
 8000e5c:	69bb      	ldr	r3, [r7, #24]
 8000e5e:	2b04      	cmp	r3, #4
 8000e60:	ddd2      	ble.n	8000e08 <update_str_buffer+0x30>
 8000e62:	e000      	b.n	8000e66 <update_str_buffer+0x8e>
 8000e64:	bf00      	nop
 8000e66:	69fb      	ldr	r3, [r7, #28]
 8000e68:	3301      	adds	r3, #1
 8000e6a:	61fb      	str	r3, [r7, #28]
 8000e6c:	69fb      	ldr	r3, [r7, #28]
 8000e6e:	68ba      	ldr	r2, [r7, #8]
 8000e70:	4413      	add	r3, r2
 8000e72:	781b      	ldrb	r3, [r3, #0]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d1c1      	bne.n	8000dfc <update_str_buffer+0x24>
 8000e78:	e000      	b.n	8000e7c <update_str_buffer+0xa4>
 8000e7a:	bf00      	nop
 8000e7c:	bf00      	nop
 8000e7e:	3724      	adds	r7, #36	; 0x24
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bc80      	pop	{r7}
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	08001728 	stmdaeq	r0, {r3, r5, r8, r9, sl, ip}

08000e8c <print_buffer>:
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b084      	sub	sp, #16
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	4603      	mov	r3, r0
 8000e94:	6039      	str	r1, [r7, #0]
 8000e96:	71fb      	strb	r3, [r7, #7]
 8000e98:	79fb      	ldrb	r3, [r7, #7]
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f7ff fdfe 	bl	8000aa0 <oled_pos>
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	60fb      	str	r3, [r7, #12]
 8000ea8:	e017      	b.n	8000eda <print_buffer+0x4e>
 8000eaa:	2300      	movs	r3, #0
 8000eac:	60bb      	str	r3, [r7, #8]
 8000eae:	e00e      	b.n	8000ece <print_buffer+0x42>
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	01db      	lsls	r3, r3, #7
 8000eb4:	683a      	ldr	r2, [r7, #0]
 8000eb6:	441a      	add	r2, r3
 8000eb8:	68bb      	ldr	r3, [r7, #8]
 8000eba:	4413      	add	r3, r2
 8000ebc:	781a      	ldrb	r2, [r3, #0]
 8000ebe:	79fb      	ldrb	r3, [r7, #7]
 8000ec0:	4611      	mov	r1, r2
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f7ff fdc7 	bl	8000a56 <oledData>
 8000ec8:	68bb      	ldr	r3, [r7, #8]
 8000eca:	3301      	adds	r3, #1
 8000ecc:	60bb      	str	r3, [r7, #8]
 8000ece:	68bb      	ldr	r3, [r7, #8]
 8000ed0:	2b7f      	cmp	r3, #127	; 0x7f
 8000ed2:	dded      	ble.n	8000eb0 <print_buffer+0x24>
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	3301      	adds	r3, #1
 8000ed8:	60fb      	str	r3, [r7, #12]
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	2b07      	cmp	r3, #7
 8000ede:	dde4      	ble.n	8000eaa <print_buffer+0x1e>
 8000ee0:	bf00      	nop
 8000ee2:	bf00      	nop
 8000ee4:	3710      	adds	r7, #16
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop

08000eec <systickInit>:
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0
 8000ef0:	4b08      	ldr	r3, [pc, #32]	; (8000f14 <systickInit+0x28>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	601a      	str	r2, [r3, #0]
 8000ef6:	4b07      	ldr	r3, [pc, #28]	; (8000f14 <systickInit+0x28>)
 8000ef8:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8000efc:	605a      	str	r2, [r3, #4]
 8000efe:	4b05      	ldr	r3, [pc, #20]	; (8000f14 <systickInit+0x28>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	609a      	str	r2, [r3, #8]
 8000f04:	4b03      	ldr	r3, [pc, #12]	; (8000f14 <systickInit+0x28>)
 8000f06:	2205      	movs	r2, #5
 8000f08:	601a      	str	r2, [r3, #0]
 8000f0a:	bf00      	nop
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bc80      	pop	{r7}
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop
 8000f14:	e000e010 	and	lr, r0, r0, lsl r0

08000f18 <Delaymicro>:
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	4b08      	ldr	r3, [pc, #32]	; (8000f40 <Delaymicro+0x28>)
 8000f1e:	2248      	movs	r2, #72	; 0x48
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	4b07      	ldr	r3, [pc, #28]	; (8000f40 <Delaymicro+0x28>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	609a      	str	r2, [r3, #8]
 8000f28:	bf00      	nop
 8000f2a:	4b05      	ldr	r3, [pc, #20]	; (8000f40 <Delaymicro+0x28>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d0f9      	beq.n	8000f2a <Delaymicro+0x12>
 8000f36:	bf00      	nop
 8000f38:	bf00      	nop
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bc80      	pop	{r7}
 8000f3e:	4770      	bx	lr
 8000f40:	e000e010 	and	lr, r0, r0, lsl r0

08000f44 <DelayUs>:
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
 8000f4c:	e004      	b.n	8000f58 <DelayUs+0x14>
 8000f4e:	f7ff ffe3 	bl	8000f18 <Delaymicro>
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	3b01      	subs	r3, #1
 8000f56:	607b      	str	r3, [r7, #4]
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d1f7      	bne.n	8000f4e <DelayUs+0xa>
 8000f5e:	bf00      	nop
 8000f60:	bf00      	nop
 8000f62:	3708      	adds	r7, #8
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}

08000f68 <DelayMillis>:
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
 8000f6c:	4b08      	ldr	r3, [pc, #32]	; (8000f90 <DelayMillis+0x28>)
 8000f6e:	4a09      	ldr	r2, [pc, #36]	; (8000f94 <DelayMillis+0x2c>)
 8000f70:	605a      	str	r2, [r3, #4]
 8000f72:	4b07      	ldr	r3, [pc, #28]	; (8000f90 <DelayMillis+0x28>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	609a      	str	r2, [r3, #8]
 8000f78:	bf00      	nop
 8000f7a:	4b05      	ldr	r3, [pc, #20]	; (8000f90 <DelayMillis+0x28>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d0f9      	beq.n	8000f7a <DelayMillis+0x12>
 8000f86:	bf00      	nop
 8000f88:	bf00      	nop
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bc80      	pop	{r7}
 8000f8e:	4770      	bx	lr
 8000f90:	e000e010 	and	lr, r0, r0, lsl r0
 8000f94:	00011940 	andeq	r1, r1, r0, asr #18

08000f98 <DelayMs>:
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
 8000fa0:	e004      	b.n	8000fac <DelayMs+0x14>
 8000fa2:	f7ff ffe1 	bl	8000f68 <DelayMillis>
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	3b01      	subs	r3, #1
 8000faa:	607b      	str	r3, [r7, #4]
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d1f7      	bne.n	8000fa2 <DelayMs+0xa>
 8000fb2:	bf00      	nop
 8000fb4:	bf00      	nop
 8000fb6:	3708      	adds	r7, #8
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}

08000fbc <systickIntStart>:
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0
 8000fc0:	f000 f992 	bl	80012e8 <__disable_irq>
 8000fc4:	4b09      	ldr	r3, [pc, #36]	; (8000fec <systickIntStart+0x30>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	601a      	str	r2, [r3, #0]
 8000fca:	4b08      	ldr	r3, [pc, #32]	; (8000fec <systickIntStart+0x30>)
 8000fcc:	4a08      	ldr	r2, [pc, #32]	; (8000ff0 <systickIntStart+0x34>)
 8000fce:	605a      	str	r2, [r3, #4]
 8000fd0:	4b06      	ldr	r3, [pc, #24]	; (8000fec <systickIntStart+0x30>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	609a      	str	r2, [r3, #8]
 8000fd6:	4b05      	ldr	r3, [pc, #20]	; (8000fec <systickIntStart+0x30>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	4a04      	ldr	r2, [pc, #16]	; (8000fec <systickIntStart+0x30>)
 8000fdc:	f043 0307 	orr.w	r3, r3, #7
 8000fe0:	6013      	str	r3, [r2, #0]
 8000fe2:	f000 f9ad 	bl	8001340 <__enable_irq>
 8000fe6:	bf00      	nop
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	e000e010 	and	lr, r0, r0, lsl r0
 8000ff0:	006ddcff 	strdeq	sp, [sp], #-207	; 0xffffff31	; <UNPREDICTABLE>

08000ff4 <systickInt>:
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	60f8      	str	r0, [r7, #12]
 8000ffc:	60b9      	str	r1, [r7, #8]
 8000ffe:	607a      	str	r2, [r7, #4]
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	881b      	ldrh	r3, [r3, #0]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d019      	beq.n	800103c <systickInt+0x48>
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	330c      	adds	r3, #12
 800100c:	881b      	ldrh	r3, [r3, #0]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d10d      	bne.n	800102e <systickInt+0x3a>
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	2200      	movs	r2, #0
 8001016:	801a      	strh	r2, [r3, #0]
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	3302      	adds	r3, #2
 800101c:	2201      	movs	r2, #1
 800101e:	801a      	strh	r2, [r3, #0]
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	330a      	adds	r3, #10
 8001024:	2200      	movs	r2, #0
 8001026:	801a      	strh	r2, [r3, #0]
 8001028:	f7ff ff60 	bl	8000eec <systickInit>
 800102c:	e041      	b.n	80010b2 <systickInt+0xbe>
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	330c      	adds	r3, #12
 8001032:	881a      	ldrh	r2, [r3, #0]
 8001034:	3a01      	subs	r2, #1
 8001036:	b292      	uxth	r2, r2
 8001038:	801a      	strh	r2, [r3, #0]
 800103a:	e03a      	b.n	80010b2 <systickInt+0xbe>
 800103c:	68bb      	ldr	r3, [r7, #8]
 800103e:	881b      	ldrh	r3, [r3, #0]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d019      	beq.n	8001078 <systickInt+0x84>
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	330c      	adds	r3, #12
 8001048:	881b      	ldrh	r3, [r3, #0]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d10d      	bne.n	800106a <systickInt+0x76>
 800104e:	68bb      	ldr	r3, [r7, #8]
 8001050:	2200      	movs	r2, #0
 8001052:	801a      	strh	r2, [r3, #0]
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	3302      	adds	r3, #2
 8001058:	2201      	movs	r2, #1
 800105a:	801a      	strh	r2, [r3, #0]
 800105c:	68bb      	ldr	r3, [r7, #8]
 800105e:	330a      	adds	r3, #10
 8001060:	2200      	movs	r2, #0
 8001062:	801a      	strh	r2, [r3, #0]
 8001064:	f7ff ff42 	bl	8000eec <systickInit>
 8001068:	e023      	b.n	80010b2 <systickInt+0xbe>
 800106a:	68bb      	ldr	r3, [r7, #8]
 800106c:	330c      	adds	r3, #12
 800106e:	881a      	ldrh	r2, [r3, #0]
 8001070:	3a01      	subs	r2, #1
 8001072:	b292      	uxth	r2, r2
 8001074:	801a      	strh	r2, [r3, #0]
 8001076:	e01c      	b.n	80010b2 <systickInt+0xbe>
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	881b      	ldrh	r3, [r3, #0]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d018      	beq.n	80010b2 <systickInt+0xbe>
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	330c      	adds	r3, #12
 8001084:	881b      	ldrh	r3, [r3, #0]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d10d      	bne.n	80010a6 <systickInt+0xb2>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2200      	movs	r2, #0
 800108e:	801a      	strh	r2, [r3, #0]
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	3302      	adds	r3, #2
 8001094:	2201      	movs	r2, #1
 8001096:	801a      	strh	r2, [r3, #0]
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	330a      	adds	r3, #10
 800109c:	2200      	movs	r2, #0
 800109e:	801a      	strh	r2, [r3, #0]
 80010a0:	f7ff ff24 	bl	8000eec <systickInit>
 80010a4:	e005      	b.n	80010b2 <systickInt+0xbe>
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	330c      	adds	r3, #12
 80010aa:	881a      	ldrh	r2, [r3, #0]
 80010ac:	3a01      	subs	r2, #1
 80010ae:	b292      	uxth	r2, r2
 80010b0:	801a      	strh	r2, [r3, #0]
 80010b2:	bf00      	nop
 80010b4:	3710      	adds	r7, #16
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop

080010bc <Reset_Handler>:
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4b11      	ldr	r3, [pc, #68]	; (8001108 <Reset_Handler+0x4c>)
 80010c4:	607b      	str	r3, [r7, #4]
 80010c6:	4b11      	ldr	r3, [pc, #68]	; (800110c <Reset_Handler+0x50>)
 80010c8:	603b      	str	r3, [r7, #0]
 80010ca:	e007      	b.n	80010dc <Reset_Handler+0x20>
 80010cc:	687a      	ldr	r2, [r7, #4]
 80010ce:	1d13      	adds	r3, r2, #4
 80010d0:	607b      	str	r3, [r7, #4]
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	1d19      	adds	r1, r3, #4
 80010d6:	6039      	str	r1, [r7, #0]
 80010d8:	6812      	ldr	r2, [r2, #0]
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	4a0c      	ldr	r2, [pc, #48]	; (8001110 <Reset_Handler+0x54>)
 80010e0:	4293      	cmp	r3, r2
 80010e2:	d3f3      	bcc.n	80010cc <Reset_Handler+0x10>
 80010e4:	4b0b      	ldr	r3, [pc, #44]	; (8001114 <Reset_Handler+0x58>)
 80010e6:	603b      	str	r3, [r7, #0]
 80010e8:	e004      	b.n	80010f4 <Reset_Handler+0x38>
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	1d1a      	adds	r2, r3, #4
 80010ee:	603a      	str	r2, [r7, #0]
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	4a08      	ldr	r2, [pc, #32]	; (8001118 <Reset_Handler+0x5c>)
 80010f8:	4293      	cmp	r3, r2
 80010fa:	d3f6      	bcc.n	80010ea <Reset_Handler+0x2e>
 80010fc:	f7fe fff4 	bl	80000e8 <main>
 8001100:	bf00      	nop
 8001102:	3708      	adds	r7, #8
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	08001ec8 	stmdaeq	r0, {r3, r6, r7, r9, sl, fp, ip}
 800110c:	20000000 	andcs	r0, r0, r0
 8001110:	20002e58 	andcs	r2, r0, r8, asr lr
 8001114:	20002e58 	andcs	r2, r0, r8, asr lr
 8001118:	2000325c 	andcs	r3, r0, ip, asr r2

0800111c <SysTick_Handler>:
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
 8001120:	210d      	movs	r1, #13
 8001122:	2003      	movs	r0, #3
 8001124:	f7ff fa16 	bl	8000554 <toggleGPIO>
 8001128:	bf00      	nop
 800112a:	bd80      	pop	{r7, pc}

0800112c <RTC_Handler>:
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0
 8001130:	4b0a      	ldr	r3, [pc, #40]	; (800115c <RTC_Handler+0x30>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	3305      	adds	r3, #5
 8001136:	4a09      	ldr	r2, [pc, #36]	; (800115c <RTC_Handler+0x30>)
 8001138:	6013      	str	r3, [r2, #0]
 800113a:	4b09      	ldr	r3, [pc, #36]	; (8001160 <RTC_Handler+0x34>)
 800113c:	2208      	movs	r2, #8
 800113e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
 8001142:	4b08      	ldr	r3, [pc, #32]	; (8001164 <RTC_Handler+0x38>)
 8001144:	889b      	ldrh	r3, [r3, #4]
 8001146:	b29b      	uxth	r3, r3
 8001148:	4a06      	ldr	r2, [pc, #24]	; (8001164 <RTC_Handler+0x38>)
 800114a:	f023 0301 	bic.w	r3, r3, #1
 800114e:	b29b      	uxth	r3, r3
 8001150:	8093      	strh	r3, [r2, #4]
 8001152:	bf00      	nop
 8001154:	46bd      	mov	sp, r7
 8001156:	bc80      	pop	{r7}
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop
 800115c:	20003258 	andcs	r3, r0, r8, asr r2
 8001160:	e000e100 	and	lr, r0, r0, lsl #2
 8001164:	40002800 	andmi	r2, r0, r0, lsl #16

08001168 <RTC_Alarm_Handler>:
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
 800116c:	210d      	movs	r1, #13
 800116e:	2003      	movs	r0, #3
 8001170:	f7ff f9f0 	bl	8000554 <toggleGPIO>
 8001174:	4b07      	ldr	r3, [pc, #28]	; (8001194 <RTC_Alarm_Handler+0x2c>)
 8001176:	695b      	ldr	r3, [r3, #20]
 8001178:	4a06      	ldr	r2, [pc, #24]	; (8001194 <RTC_Alarm_Handler+0x2c>)
 800117a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800117e:	6153      	str	r3, [r2, #20]
 8001180:	4b05      	ldr	r3, [pc, #20]	; (8001198 <RTC_Alarm_Handler+0x30>)
 8001182:	889b      	ldrh	r3, [r3, #4]
 8001184:	b29b      	uxth	r3, r3
 8001186:	4a04      	ldr	r2, [pc, #16]	; (8001198 <RTC_Alarm_Handler+0x30>)
 8001188:	f023 0302 	bic.w	r3, r3, #2
 800118c:	b29b      	uxth	r3, r3
 800118e:	8093      	strh	r3, [r2, #4]
 8001190:	bf00      	nop
 8001192:	bd80      	pop	{r7, pc}
 8001194:	40010400 	andmi	r0, r1, r0, lsl #8
 8001198:	40002800 	andmi	r2, r0, r0, lsl #16

0800119c <initRTC>:
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
 80011a0:	4b39      	ldr	r3, [pc, #228]	; (8001288 <initRTC+0xec>)
 80011a2:	69db      	ldr	r3, [r3, #28]
 80011a4:	4a38      	ldr	r2, [pc, #224]	; (8001288 <initRTC+0xec>)
 80011a6:	f043 53c0 	orr.w	r3, r3, #402653184	; 0x18000000
 80011aa:	61d3      	str	r3, [r2, #28]
 80011ac:	4b37      	ldr	r3, [pc, #220]	; (800128c <initRTC+0xf0>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4a36      	ldr	r2, [pc, #216]	; (800128c <initRTC+0xf0>)
 80011b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011b6:	6013      	str	r3, [r2, #0]
 80011b8:	4b33      	ldr	r3, [pc, #204]	; (8001288 <initRTC+0xec>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4a32      	ldr	r2, [pc, #200]	; (8001288 <initRTC+0xec>)
 80011be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011c2:	6013      	str	r3, [r2, #0]
 80011c4:	bf00      	nop
 80011c6:	4b30      	ldr	r3, [pc, #192]	; (8001288 <initRTC+0xec>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d0f9      	beq.n	80011c6 <initRTC+0x2a>
 80011d2:	4b2d      	ldr	r3, [pc, #180]	; (8001288 <initRTC+0xec>)
 80011d4:	6a1b      	ldr	r3, [r3, #32]
 80011d6:	4a2c      	ldr	r2, [pc, #176]	; (8001288 <initRTC+0xec>)
 80011d8:	f443 4303 	orr.w	r3, r3, #33536	; 0x8300
 80011dc:	6213      	str	r3, [r2, #32]
 80011de:	bf00      	nop
 80011e0:	4b2b      	ldr	r3, [pc, #172]	; (8001290 <initRTC+0xf4>)
 80011e2:	889b      	ldrh	r3, [r3, #4]
 80011e4:	b29b      	uxth	r3, r3
 80011e6:	f003 0320 	and.w	r3, r3, #32
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d0f8      	beq.n	80011e0 <initRTC+0x44>
 80011ee:	4b28      	ldr	r3, [pc, #160]	; (8001290 <initRTC+0xf4>)
 80011f0:	889b      	ldrh	r3, [r3, #4]
 80011f2:	b29b      	uxth	r3, r3
 80011f4:	4a26      	ldr	r2, [pc, #152]	; (8001290 <initRTC+0xf4>)
 80011f6:	f043 0310 	orr.w	r3, r3, #16
 80011fa:	b29b      	uxth	r3, r3
 80011fc:	8093      	strh	r3, [r2, #4]
 80011fe:	4b24      	ldr	r3, [pc, #144]	; (8001290 <initRTC+0xf4>)
 8001200:	889b      	ldrh	r3, [r3, #4]
 8001202:	b29b      	uxth	r3, r3
 8001204:	4a22      	ldr	r2, [pc, #136]	; (8001290 <initRTC+0xf4>)
 8001206:	f023 0301 	bic.w	r3, r3, #1
 800120a:	b29b      	uxth	r3, r3
 800120c:	8093      	strh	r3, [r2, #4]
 800120e:	4b20      	ldr	r3, [pc, #128]	; (8001290 <initRTC+0xf4>)
 8001210:	891b      	ldrh	r3, [r3, #8]
 8001212:	4b1f      	ldr	r3, [pc, #124]	; (8001290 <initRTC+0xf4>)
 8001214:	2200      	movs	r2, #0
 8001216:	811a      	strh	r2, [r3, #8]
 8001218:	4b1d      	ldr	r3, [pc, #116]	; (8001290 <initRTC+0xf4>)
 800121a:	891b      	ldrh	r3, [r3, #8]
 800121c:	b29b      	uxth	r3, r3
 800121e:	4a1c      	ldr	r2, [pc, #112]	; (8001290 <initRTC+0xf4>)
 8001220:	f043 0304 	orr.w	r3, r3, #4
 8001224:	b29b      	uxth	r3, r3
 8001226:	8113      	strh	r3, [r2, #8]
 8001228:	4b19      	ldr	r3, [pc, #100]	; (8001290 <initRTC+0xf4>)
 800122a:	899b      	ldrh	r3, [r3, #12]
 800122c:	4b18      	ldr	r3, [pc, #96]	; (8001290 <initRTC+0xf4>)
 800122e:	2200      	movs	r2, #0
 8001230:	819a      	strh	r2, [r3, #12]
 8001232:	4b17      	ldr	r3, [pc, #92]	; (8001290 <initRTC+0xf4>)
 8001234:	899b      	ldrh	r3, [r3, #12]
 8001236:	b29a      	uxth	r2, r3
 8001238:	4915      	ldr	r1, [pc, #84]	; (8001290 <initRTC+0xf4>)
 800123a:	4b16      	ldr	r3, [pc, #88]	; (8001294 <initRTC+0xf8>)
 800123c:	4313      	orrs	r3, r2
 800123e:	b29b      	uxth	r3, r3
 8001240:	818b      	strh	r3, [r1, #12]
 8001242:	4b13      	ldr	r3, [pc, #76]	; (8001290 <initRTC+0xf4>)
 8001244:	881b      	ldrh	r3, [r3, #0]
 8001246:	b29b      	uxth	r3, r3
 8001248:	4a11      	ldr	r2, [pc, #68]	; (8001290 <initRTC+0xf4>)
 800124a:	f043 0301 	orr.w	r3, r3, #1
 800124e:	b29b      	uxth	r3, r3
 8001250:	8013      	strh	r3, [r2, #0]
 8001252:	4b0f      	ldr	r3, [pc, #60]	; (8001290 <initRTC+0xf4>)
 8001254:	889b      	ldrh	r3, [r3, #4]
 8001256:	b29b      	uxth	r3, r3
 8001258:	4a0d      	ldr	r2, [pc, #52]	; (8001290 <initRTC+0xf4>)
 800125a:	f023 0310 	bic.w	r3, r3, #16
 800125e:	b29b      	uxth	r3, r3
 8001260:	8093      	strh	r3, [r2, #4]
 8001262:	e006      	b.n	8001272 <initRTC+0xd6>
 8001264:	210d      	movs	r1, #13
 8001266:	2003      	movs	r0, #3
 8001268:	f7ff f974 	bl	8000554 <toggleGPIO>
 800126c:	2014      	movs	r0, #20
 800126e:	f7ff fe93 	bl	8000f98 <DelayMs>
 8001272:	4b07      	ldr	r3, [pc, #28]	; (8001290 <initRTC+0xf4>)
 8001274:	889b      	ldrh	r3, [r3, #4]
 8001276:	b29b      	uxth	r3, r3
 8001278:	f003 0320 	and.w	r3, r3, #32
 800127c:	2b00      	cmp	r3, #0
 800127e:	d0f1      	beq.n	8001264 <initRTC+0xc8>
 8001280:	bf00      	nop
 8001282:	bf00      	nop
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	40021000 	andmi	r1, r2, r0
 800128c:	40007000 	andmi	r7, r0, r0
 8001290:	40002800 	andmi	r2, r0, r0, lsl #16
 8001294:	ffffc4b3 			; <UNDEFINED> instruction: 0xffffc4b3

08001298 <initAlarm>:
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
 800129c:	4b0b      	ldr	r3, [pc, #44]	; (80012cc <initAlarm+0x34>)
 800129e:	689b      	ldr	r3, [r3, #8]
 80012a0:	4a0a      	ldr	r2, [pc, #40]	; (80012cc <initAlarm+0x34>)
 80012a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012a6:	6093      	str	r3, [r2, #8]
 80012a8:	4b08      	ldr	r3, [pc, #32]	; (80012cc <initAlarm+0x34>)
 80012aa:	68db      	ldr	r3, [r3, #12]
 80012ac:	4a07      	ldr	r2, [pc, #28]	; (80012cc <initAlarm+0x34>)
 80012ae:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80012b2:	f423 0372 	bic.w	r3, r3, #15859712	; 0xf20000
 80012b6:	60d3      	str	r3, [r2, #12]
 80012b8:	4b04      	ldr	r3, [pc, #16]	; (80012cc <initAlarm+0x34>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4a03      	ldr	r2, [pc, #12]	; (80012cc <initAlarm+0x34>)
 80012be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012c2:	6013      	str	r3, [r2, #0]
 80012c4:	bf00      	nop
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bc80      	pop	{r7}
 80012ca:	4770      	bx	lr
 80012cc:	40010400 	andmi	r0, r1, r0, lsl #8

080012d0 <readSysTime>:
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	4b03      	ldr	r3, [pc, #12]	; (80012e4 <readSysTime+0x14>)
 80012d6:	8b9b      	ldrh	r3, [r3, #28]
 80012d8:	b29b      	uxth	r3, r3
 80012da:	4618      	mov	r0, r3
 80012dc:	46bd      	mov	sp, r7
 80012de:	bc80      	pop	{r7}
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	40002800 	andmi	r2, r0, r0, lsl #16

080012e8 <__disable_irq>:
 80012e8:	b480      	push	{r7}
 80012ea:	b083      	sub	sp, #12
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	2300      	movs	r3, #0
 80012f0:	607b      	str	r3, [r7, #4]
 80012f2:	e01a      	b.n	800132a <__disable_irq+0x42>
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	f003 021f 	and.w	r2, r3, #31
 80012fa:	4910      	ldr	r1, [pc, #64]	; (800133c <__disable_irq+0x54>)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	095b      	lsrs	r3, r3, #5
 8001300:	2001      	movs	r0, #1
 8001302:	fa00 f202 	lsl.w	r2, r0, r2
 8001306:	3320      	adds	r3, #32
 8001308:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	f003 021f 	and.w	r2, r3, #31
 8001312:	490a      	ldr	r1, [pc, #40]	; (800133c <__disable_irq+0x54>)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	095b      	lsrs	r3, r3, #5
 8001318:	2001      	movs	r0, #1
 800131a:	fa00 f202 	lsl.w	r2, r0, r2
 800131e:	3360      	adds	r3, #96	; 0x60
 8001320:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	3301      	adds	r3, #1
 8001328:	607b      	str	r3, [r7, #4]
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	2b42      	cmp	r3, #66	; 0x42
 800132e:	dde1      	ble.n	80012f4 <__disable_irq+0xc>
 8001330:	bf00      	nop
 8001332:	bf00      	nop
 8001334:	370c      	adds	r7, #12
 8001336:	46bd      	mov	sp, r7
 8001338:	bc80      	pop	{r7}
 800133a:	4770      	bx	lr
 800133c:	e000e100 	and	lr, r0, r0, lsl #2

08001340 <__enable_irq>:
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
 8001344:	4b03      	ldr	r3, [pc, #12]	; (8001354 <__enable_irq+0x14>)
 8001346:	2208      	movs	r2, #8
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	bf00      	nop
 800134c:	46bd      	mov	sp, r7
 800134e:	bc80      	pop	{r7}
 8001350:	4770      	bx	lr
 8001352:	bf00      	nop
 8001354:	e000e100 	and	lr, r0, r0, lsl #2

08001358 <BIGASCII>:
 8001358:	80000000 	andhi	r0, r0, r0
 800135c:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001360:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
 8001364:	00000000 	andeq	r0, r0, r0
 8001368:	0103fffc 	strdeq	pc, [r3, -ip]
 800136c:	00000000 	andeq	r0, r0, r0
 8001370:	ff030100 			; <UNDEFINED> instruction: 0xff030100
 8001374:	030000fc 	movweq	r0, #252	; 0xfc
 8001378:	30381c0f 	eorscc	r1, r8, pc, lsl #24
 800137c:	30303030 	eorscc	r3, r0, r0, lsr r0
 8001380:	030f1c38 	movweq	r1, #64568	; 0xfc38
 8001384:	00000000 	andeq	r0, r0, r0
 8001388:	80000000 	andhi	r0, r0, r0
 800138c:	000080c0 	andeq	r8, r0, r0, asr #1
	...
 8001398:	ffff0302 			; <UNDEFINED> instruction: 0xffff0302
 800139c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 80013a0:	00000000 	andeq	r0, r0, r0
 80013a4:	38100000 	ldmdacc	r0, {}	; <UNPREDICTABLE>
 80013a8:	3f3f3f38 	svccc	0x003f3f38
 80013ac:	00103838 	andseq	r3, r0, r8, lsr r8
 80013b0:	00000000 	andeq	r0, r0, r0
 80013b4:	c0808000 	addgt	r8, r0, r0
 80013b8:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 80013bc:	00008080 	andeq	r8, r0, r0, lsl #1
 80013c0:	03000000 	movweq	r0, #0
 80013c4:	80010103 	andhi	r0, r1, r3, lsl #2
 80013c8:	e1c1c080 	bic	ip, r1, r0, lsl #1
 80013cc:	00003e7f 	andeq	r3, r0, pc, ror lr
 80013d0:	3e3c0000 	cdpcc	0, 3, cr0, cr12, cr0, {0}
 80013d4:	31313337 	teqcc	r1, r7, lsr r3
 80013d8:	38303030 	ldmdacc	r0!, {r4, r5, ip, sp}
 80013dc:	00000038 	andeq	r0, r0, r8, lsr r0
 80013e0:	c0c08000 	sbcgt	r8, r0, r0
 80013e4:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 80013e8:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
 80013ec:	00000000 	andeq	r0, r0, r0
 80013f0:	00010303 	andeq	r0, r1, r3, lsl #6
 80013f4:	60000000 	andvs	r0, r0, r0
 80013f8:	009ffff1 			; <UNDEFINED> instruction: 0x009ffff1
 80013fc:	1c000000 	stcne	0, cr0, [r0], {-0}
 8001400:	3030383c 	eorscc	r3, r0, ip, lsr r8
 8001404:	38303030 	ldmdacc	r0!, {r4, r5, ip, sp}
 8001408:	00001f3f 	andeq	r1, r0, pc, lsr pc
 800140c:	c0c00000 	sbcgt	r0, r0, r0
 8001410:	00000000 	andeq	r0, r0, r0
 8001414:	c0c00000 	sbcgt	r0, r0, r0
 8001418:	00000000 	andeq	r0, r0, r0
 800141c:	c0ffff00 	rscsgt	pc, pc, r0, lsl #30
 8001420:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001424:	c0ffffc0 	rscsgt	pc, pc, r0, asr #31
	...
 8001434:	00003f3f 	andeq	r3, r0, pc, lsr pc
 8001438:	c0000000 	andgt	r0, r0, r0
 800143c:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001440:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001444:	0000c0c0 	andeq	ip, r0, r0, asr #1
 8001448:	1f0f0000 	svcne	0x000f0000
 800144c:	30303038 	eorscc	r3, r0, r8, lsr r0
 8001450:	e0703030 	rsbs	r3, r0, r0, lsr r0
 8001454:	000000c0 	andeq	r0, r0, r0, asr #1
 8001458:	381c0c00 	ldmdacc	ip, {sl, fp}
 800145c:	30303030 	eorscc	r3, r0, r0, lsr r0
 8001460:	0f1f3830 	svceq	0x001f3830
 8001464:	00000000 	andeq	r0, r0, r0
 8001468:	c0c08000 	sbcgt	r8, r0, r0
 800146c:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001470:	000080c0 	andeq	r8, r0, r0, asr #1
 8001474:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
 8001478:	303073ff 	ldrshtcc	r7, [r0], -pc
 800147c:	71303030 	teqvc	r0, r0, lsr r0
 8001480:	0000c0e1 	andeq	ip, r0, r1, ror #1
 8001484:	1f0f0000 	svcne	0x000f0000
 8001488:	30303038 	eorscc	r3, r0, r8, lsr r0
 800148c:	1f383030 	svcne	0x00383030
 8001490:	0000000f 	andeq	r0, r0, pc
 8001494:	c0c0c000 	sbcgt	ip, r0, r0
 8001498:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 800149c:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
	...
 80014a8:	f0c00000 			; <UNDEFINED> instruction: 0xf0c00000
 80014ac:	00071f7c 	andeq	r1, r7, ip, ror pc
 80014b0:	00000000 	andeq	r0, r0, r0
 80014b4:	3c300000 	ldccc	0, cr0, [r0], #-0
 80014b8:	0001071f 	andeq	r0, r1, pc, lsl r7
 80014bc:	00000000 	andeq	r0, r0, r0
 80014c0:	80000000 	andhi	r0, r0, r0
 80014c4:	c0c0c080 	sbcgt	ip, r0, r0, lsl #1
 80014c8:	8080c0c0 	addhi	ip, r0, r0, asr #1
 80014cc:	00000000 	andeq	r0, r0, r0
 80014d0:	f9df8f00 			; <UNDEFINED> instruction: 0xf9df8f00
 80014d4:	30303070 	eorscc	r3, r0, r0, ror r0
 80014d8:	8fdff970 	svchi	0x00dff970
 80014dc:	00000000 	andeq	r0, r0, r0
 80014e0:	30181f0f 	andscc	r1, r8, pc, lsl #30
 80014e4:	30303030 	eorscc	r3, r0, r0, lsr r0
 80014e8:	000f1f18 	andeq	r1, pc, r8, lsl pc	; <UNPREDICTABLE>
 80014ec:	00000000 	andeq	r0, r0, r0
 80014f0:	c0c0c080 	sbcgt	ip, r0, r0, lsl #1
 80014f4:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 80014f8:	00000080 	andeq	r0, r0, r0, lsl #1
 80014fc:	7f3f0000 	svcvc	0x003f0000
 8001500:	c0c0c0e1 	sbcgt	ip, r0, r1, ror #1
 8001504:	ffe1c0c0 			; <UNDEFINED> instruction: 0xffe1c0c0
 8001508:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 800150c:	38180000 	ldmdacc	r8, {}	; <UNPREDICTABLE>
 8001510:	30303030 	eorscc	r3, r0, r0, lsr r0
 8001514:	071f3c30 			; <UNDEFINED> instruction: 0x071f3c30
	...
 800152c:	06000000 	streq	r0, [r0], -r0
 8001530:	00000006 	andeq	r0, r0, r6
	...
 800153c:	03030000 	movweq	r0, #12288	; 0x3000
	...

08001548 <ASCII>:
 8001548:	00000000 	andeq	r0, r0, r0
 800154c:	5f000000 	svcpl	0x00000000
 8001550:	07000000 	streq	r0, [r0, -r0]
 8001554:	14000700 	strne	r0, [r0], #-1792	; 0xfffff900
 8001558:	147f147f 	ldrbtne	r1, [pc], #-1151	; 8001560 <ASCII+0x18>
 800155c:	2a7f2a24 	bcs	9fcbdf4 <_etext+0x1fc9f2c>
 8001560:	08132312 	ldmdaeq	r3, {r1, r4, r8, r9, sp}
 8001564:	49366264 	ldmdbmi	r6!, {r2, r5, r6, r9, sp, lr}
 8001568:	00502255 	subseq	r2, r0, r5, asr r2
 800156c:	00000305 	andeq	r0, r0, r5, lsl #6
 8001570:	41221c00 			; <UNDEFINED> instruction: 0x41221c00
 8001574:	22410000 	subcs	r0, r1, #0
 8001578:	0814001c 	ldmdaeq	r4, {r2, r3, r4}
 800157c:	0814083e 	ldmdaeq	r4, {r1, r2, r3, r4, r5, fp}
 8001580:	08083e08 	stmdaeq	r8, {r3, r9, sl, fp, ip, sp}
 8001584:	00305000 	eorseq	r5, r0, r0
 8001588:	08080800 	stmdaeq	r8, {fp}
 800158c:	60000808 	andvs	r0, r0, r8, lsl #16
 8001590:	20000060 	andcs	r0, r0, r0, rrx
 8001594:	02040810 	andeq	r0, r4, #16, 16	; 0x100000
 8001598:	4549513e 	strbmi	r5, [r9, #-318]	; 0xfffffec2
 800159c:	7f42003e 	svcvc	0x0042003e
 80015a0:	61420040 	cmpvs	r2, r0, asr #32
 80015a4:	21464951 	cmpcs	r6, r1, asr r9
 80015a8:	314b4541 	cmpcc	fp, r1, asr #10
 80015ac:	7f121418 	svcvc	0x00121418
 80015b0:	45452710 	strbmi	r2, [r5, #-1808]	; 0xfffff8f0
 80015b4:	4a3c3945 	bmi	8f0fad0 <_etext+0xf0dc08>
 80015b8:	01304949 	teqeq	r0, r9, asr #18
 80015bc:	03050971 	movweq	r0, #22897	; 0x5971
 80015c0:	49494936 	stmdbmi	r9, {r1, r2, r4, r5, r8, fp, lr}^
 80015c4:	49490636 	stmdbmi	r9, {r1, r2, r4, r5, r9, sl}^
 80015c8:	36001e29 	strcc	r1, [r0], -r9, lsr #28
 80015cc:	00000036 	andeq	r0, r0, r6, lsr r0
 80015d0:	00003656 	andeq	r3, r0, r6, asr r6
 80015d4:	41221408 			; <UNDEFINED> instruction: 0x41221408
 80015d8:	14141400 	ldrne	r1, [r4], #-1024	; 0xfffffc00
 80015dc:	41001414 	tstmi	r0, r4, lsl r4
 80015e0:	02081422 	andeq	r1, r8, #570425344	; 0x22000000
 80015e4:	06095101 	streq	r5, [r9], -r1, lsl #2
 80015e8:	41794932 	cmnmi	r9, r2, lsr r9
 80015ec:	11117e3e 	tstne	r1, lr, lsr lr
 80015f0:	497f7e11 	ldmdbmi	pc!, {r0, r4, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 80015f4:	3e364949 	vsubcc.f16	s8, s12, s18	; <UNPREDICTABLE>
 80015f8:	22414141 	subcs	r4, r1, #1073741840	; 0x40000010
 80015fc:	2241417f 	subcs	r4, r1, #-1073741793	; 0xc000001f
 8001600:	49497f1c 	stmdbmi	r9, {r2, r3, r4, r8, r9, sl, fp, ip, sp, lr}^
 8001604:	097f4149 	ldmdbeq	pc!, {r0, r3, r6, r8, lr}^	; <UNPREDICTABLE>
 8001608:	3e010909 	vmlacc.f16	s0, s2, s18	; <UNPREDICTABLE>
 800160c:	7a494941 	bvc	9253b18 <_etext+0x1251c50>
 8001610:	0808087f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, fp}
 8001614:	7f41007f 	svcvc	0x0041007f
 8001618:	40200041 	eormi	r0, r0, r1, asr #32
 800161c:	7f013f41 	svcvc	0x00013f41
 8001620:	41221408 			; <UNDEFINED> instruction: 0x41221408
 8001624:	4040407f 	submi	r4, r0, pc, ror r0
 8001628:	0c027f40 	stceq	15, cr7, [r2], {64}	; 0x40
 800162c:	047f7f02 	ldrbteq	r7, [pc], #-3842	; 8001634 <ASCII+0xec>
 8001630:	3e7f1008 	cdpcc	0, 7, cr1, cr15, cr8, {0}
 8001634:	3e414141 	dvfccsm	f4, f1, f1
 8001638:	0909097f 	stmdbeq	r9, {r0, r1, r2, r3, r4, r5, r6, r8, fp}
 800163c:	51413e06 	cmppl	r1, r6, lsl #28
 8001640:	097f5e21 	ldmdbeq	pc!, {r0, r5, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>
 8001644:	46462919 			; <UNDEFINED> instruction: 0x46462919
 8001648:	31494949 	cmpcc	r9, r9, asr #18
 800164c:	017f0101 	cmneq	pc, r1, lsl #2
 8001650:	40403f01 	submi	r3, r0, r1, lsl #30
 8001654:	201f3f40 	andscs	r3, pc, r0, asr #30
 8001658:	3f1f2040 	svccc	0x001f2040
 800165c:	3f403840 	svccc	0x00403840
 8001660:	14081463 	strne	r1, [r8], #-1123	; 0xfffffb9d
 8001664:	70080763 	andvc	r0, r8, r3, ror #14
 8001668:	51610708 	cmnpl	r1, r8, lsl #14
 800166c:	00434549 	subeq	r4, r3, r9, asr #10
 8001670:	0041417f 	subeq	r4, r1, pc, ror r1
 8001674:	10080402 	andne	r0, r8, r2, lsl #8
 8001678:	41410020 	cmpmi	r1, r0, lsr #32
 800167c:	0204007f 	andeq	r0, r4, #127	; 0x7f
 8001680:	40040201 	andmi	r0, r4, r1, lsl #4
 8001684:	40404040 	submi	r4, r0, r0, asr #32
 8001688:	04020100 	streq	r0, [r2], #-256	; 0xffffff00
 800168c:	54542000 	ldrbpl	r2, [r4], #-0
 8001690:	487f7854 	ldmdami	pc!, {r2, r4, r6, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 8001694:	38384444 	ldmdacc	r8!, {r2, r6, sl, lr}
 8001698:	20444444 	subcs	r4, r4, r4, asr #8
 800169c:	48444438 	stmdami	r4, {r3, r4, r5, sl, lr}^
 80016a0:	5454387f 	ldrbpl	r3, [r4], #-2175	; 0xfffff781
 80016a4:	7e081854 	mcrvc	8, 0, r1, cr8, cr4, {2}
 80016a8:	0c020109 	stfeqs	f0, [r2], {9}
 80016ac:	3e525252 	mrccc	2, 2, r5, cr2, cr2, {2}
 80016b0:	0404087f 	streq	r0, [r4], #-2175	; 0xfffff781
 80016b4:	7d440078 	stclvc	0, cr0, [r4, #-480]	; 0xfffffe20
 80016b8:	40200040 	eormi	r0, r0, r0, asr #32
 80016bc:	7f003d44 	svcvc	0x00003d44
 80016c0:	00442810 	subeq	r2, r4, r0, lsl r8
 80016c4:	407f4100 	rsbsmi	r4, pc, r0, lsl #2
 80016c8:	18047c00 	stmdane	r4, {sl, fp, ip, sp, lr}
 80016cc:	087c7804 	ldmdaeq	ip!, {r2, fp, ip, sp, lr}^
 80016d0:	38780404 	ldmdacc	r8!, {r2, sl}^
 80016d4:	38444444 	stmdacc	r4, {r2, r6, sl, lr}^
 80016d8:	1414147c 	ldrne	r1, [r4], #-1148	; 0xfffffb84
 80016dc:	14140808 	ldrne	r0, [r4], #-2056	; 0xfffff7f8
 80016e0:	087c7c18 	ldmdaeq	ip!, {r3, r4, sl, fp, ip, sp, lr}^
 80016e4:	48080404 	stmdami	r8, {r2, sl}
 80016e8:	20545454 	subscs	r5, r4, r4, asr r4
 80016ec:	40443f04 	submi	r3, r4, r4, lsl #30
 80016f0:	40403c20 	submi	r3, r0, r0, lsr #24
 80016f4:	201c7c20 	andscs	r7, ip, r0, lsr #24
 80016f8:	3c1c2040 	ldccc	0, cr2, [ip], {64}	; 0x40
 80016fc:	3c403040 	mcrrcc	0, 4, r3, r0, cr0
 8001700:	28102844 	ldmdacs	r0, {r2, r6, fp, sp}
 8001704:	50500c44 	subspl	r0, r0, r4, asr #24
 8001708:	64443c50 	strbvs	r3, [r4], #-3152	; 0xfffff3b0
 800170c:	00444c54 	subeq	r4, r4, r4, asr ip
 8001710:	00413608 	subeq	r3, r1, r8, lsl #12
 8001714:	007f0000 	rsbseq	r0, pc, r0
 8001718:	36410000 	strbcc	r0, [r1], -r0
 800171c:	08100008 	ldmdaeq	r0, {r3}
 8001720:	78081008 	stmdavc	r8, {r3, ip}
 8001724:	78464146 	stmdavc	r6, {r1, r2, r6, r8, lr}^

08001728 <BIGASCII>:
 8001728:	80000000 	andhi	r0, r0, r0
 800172c:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001730:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
 8001734:	00000000 	andeq	r0, r0, r0
 8001738:	0103fffc 	strdeq	pc, [r3, -ip]
 800173c:	00000000 	andeq	r0, r0, r0
 8001740:	ff030100 			; <UNDEFINED> instruction: 0xff030100
 8001744:	030000fc 	movweq	r0, #252	; 0xfc
 8001748:	30381c0f 	eorscc	r1, r8, pc, lsl #24
 800174c:	30303030 	eorscc	r3, r0, r0, lsr r0
 8001750:	030f1c38 	movweq	r1, #64568	; 0xfc38
 8001754:	00000000 	andeq	r0, r0, r0
 8001758:	80000000 	andhi	r0, r0, r0
 800175c:	000080c0 	andeq	r8, r0, r0, asr #1
	...
 8001768:	ffff0302 			; <UNDEFINED> instruction: 0xffff0302
 800176c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 8001770:	00000000 	andeq	r0, r0, r0
 8001774:	38100000 	ldmdacc	r0, {}	; <UNPREDICTABLE>
 8001778:	3f3f3f38 	svccc	0x003f3f38
 800177c:	00103838 	andseq	r3, r0, r8, lsr r8
 8001780:	00000000 	andeq	r0, r0, r0
 8001784:	c0808000 	addgt	r8, r0, r0
 8001788:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 800178c:	00008080 	andeq	r8, r0, r0, lsl #1
 8001790:	03000000 	movweq	r0, #0
 8001794:	80010103 	andhi	r0, r1, r3, lsl #2
 8001798:	e1c1c080 	bic	ip, r1, r0, lsl #1
 800179c:	00003e7f 	andeq	r3, r0, pc, ror lr
 80017a0:	3e3c0000 	cdpcc	0, 3, cr0, cr12, cr0, {0}
 80017a4:	31313337 	teqcc	r1, r7, lsr r3
 80017a8:	38303030 	ldmdacc	r0!, {r4, r5, ip, sp}
 80017ac:	00000038 	andeq	r0, r0, r8, lsr r0
 80017b0:	c0c08000 	sbcgt	r8, r0, r0
 80017b4:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 80017b8:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
 80017bc:	00000000 	andeq	r0, r0, r0
 80017c0:	00010303 	andeq	r0, r1, r3, lsl #6
 80017c4:	60000000 	andvs	r0, r0, r0
 80017c8:	009ffff1 			; <UNDEFINED> instruction: 0x009ffff1
 80017cc:	1c000000 	stcne	0, cr0, [r0], {-0}
 80017d0:	3030383c 	eorscc	r3, r0, ip, lsr r8
 80017d4:	38303030 	ldmdacc	r0!, {r4, r5, ip, sp}
 80017d8:	00001f3f 	andeq	r1, r0, pc, lsr pc
 80017dc:	c0c00000 	sbcgt	r0, r0, r0
 80017e0:	00000000 	andeq	r0, r0, r0
 80017e4:	c0c00000 	sbcgt	r0, r0, r0
 80017e8:	00000000 	andeq	r0, r0, r0
 80017ec:	c0ffff00 	rscsgt	pc, pc, r0, lsl #30
 80017f0:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 80017f4:	c0ffffc0 	rscsgt	pc, pc, r0, asr #31
	...
 8001804:	00003f3f 	andeq	r3, r0, pc, lsr pc
 8001808:	c0000000 	andgt	r0, r0, r0
 800180c:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001810:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001814:	0000c0c0 	andeq	ip, r0, r0, asr #1
 8001818:	1f0f0000 	svcne	0x000f0000
 800181c:	30303038 	eorscc	r3, r0, r8, lsr r0
 8001820:	e0703030 	rsbs	r3, r0, r0, lsr r0
 8001824:	000000c0 	andeq	r0, r0, r0, asr #1
 8001828:	381c0c00 	ldmdacc	ip, {sl, fp}
 800182c:	30303030 	eorscc	r3, r0, r0, lsr r0
 8001830:	0f1f3830 	svceq	0x001f3830
 8001834:	00000000 	andeq	r0, r0, r0
 8001838:	c0c08000 	sbcgt	r8, r0, r0
 800183c:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001840:	000080c0 	andeq	r8, r0, r0, asr #1
 8001844:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
 8001848:	303073ff 	ldrshtcc	r7, [r0], -pc
 800184c:	71303030 	teqvc	r0, r0, lsr r0
 8001850:	0000c0e1 	andeq	ip, r0, r1, ror #1
 8001854:	1f0f0000 	svcne	0x000f0000
 8001858:	30303038 	eorscc	r3, r0, r8, lsr r0
 800185c:	1f383030 	svcne	0x00383030
 8001860:	0000000f 	andeq	r0, r0, pc
 8001864:	c0c0c000 	sbcgt	ip, r0, r0
 8001868:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 800186c:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
	...
 8001878:	f0c00000 			; <UNDEFINED> instruction: 0xf0c00000
 800187c:	00071f7c 	andeq	r1, r7, ip, ror pc
 8001880:	00000000 	andeq	r0, r0, r0
 8001884:	3c300000 	ldccc	0, cr0, [r0], #-0
 8001888:	0001071f 	andeq	r0, r1, pc, lsl r7
 800188c:	00000000 	andeq	r0, r0, r0
 8001890:	80000000 	andhi	r0, r0, r0
 8001894:	c0c0c080 	sbcgt	ip, r0, r0, lsl #1
 8001898:	8080c0c0 	addhi	ip, r0, r0, asr #1
 800189c:	00000000 	andeq	r0, r0, r0
 80018a0:	f9df8f00 			; <UNDEFINED> instruction: 0xf9df8f00
 80018a4:	30303070 	eorscc	r3, r0, r0, ror r0
 80018a8:	8fdff970 	svchi	0x00dff970
 80018ac:	00000000 	andeq	r0, r0, r0
 80018b0:	30181f0f 	andscc	r1, r8, pc, lsl #30
 80018b4:	30303030 	eorscc	r3, r0, r0, lsr r0
 80018b8:	000f1f18 	andeq	r1, pc, r8, lsl pc	; <UNPREDICTABLE>
 80018bc:	00000000 	andeq	r0, r0, r0
 80018c0:	c0c0c080 	sbcgt	ip, r0, r0, lsl #1
 80018c4:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 80018c8:	00000080 	andeq	r0, r0, r0, lsl #1
 80018cc:	7f3f0000 	svcvc	0x003f0000
 80018d0:	c0c0c0e1 	sbcgt	ip, r0, r1, ror #1
 80018d4:	ffe1c0c0 			; <UNDEFINED> instruction: 0xffe1c0c0
 80018d8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 80018dc:	38180000 	ldmdacc	r8, {}	; <UNPREDICTABLE>
 80018e0:	30303030 	eorscc	r3, r0, r0, lsr r0
 80018e4:	071f3c30 			; <UNDEFINED> instruction: 0x071f3c30
	...
 80018fc:	06000000 	streq	r0, [r0], -r0
 8001900:	00000006 	andeq	r0, r0, r6
	...
 800190c:	03030000 	movweq	r0, #12288	; 0x3000
	...

08001918 <ASCII>:
 8001918:	00000000 	andeq	r0, r0, r0
 800191c:	5f000000 	svcpl	0x00000000
 8001920:	07000000 	streq	r0, [r0, -r0]
 8001924:	14000700 	strne	r0, [r0], #-1792	; 0xfffff900
 8001928:	147f147f 	ldrbtne	r1, [pc], #-1151	; 8001930 <ASCII+0x18>
 800192c:	2a7f2a24 	bcs	9fcc1c4 <_etext+0x1fca2fc>
 8001930:	08132312 	ldmdaeq	r3, {r1, r4, r8, r9, sp}
 8001934:	49366264 	ldmdbmi	r6!, {r2, r5, r6, r9, sp, lr}
 8001938:	00502255 	subseq	r2, r0, r5, asr r2
 800193c:	00000305 	andeq	r0, r0, r5, lsl #6
 8001940:	41221c00 			; <UNDEFINED> instruction: 0x41221c00
 8001944:	22410000 	subcs	r0, r1, #0
 8001948:	0814001c 	ldmdaeq	r4, {r2, r3, r4}
 800194c:	0814083e 	ldmdaeq	r4, {r1, r2, r3, r4, r5, fp}
 8001950:	08083e08 	stmdaeq	r8, {r3, r9, sl, fp, ip, sp}
 8001954:	00305000 	eorseq	r5, r0, r0
 8001958:	08080800 	stmdaeq	r8, {fp}
 800195c:	60000808 	andvs	r0, r0, r8, lsl #16
 8001960:	20000060 	andcs	r0, r0, r0, rrx
 8001964:	02040810 	andeq	r0, r4, #16, 16	; 0x100000
 8001968:	4549513e 	strbmi	r5, [r9, #-318]	; 0xfffffec2
 800196c:	7f42003e 	svcvc	0x0042003e
 8001970:	61420040 	cmpvs	r2, r0, asr #32
 8001974:	21464951 	cmpcs	r6, r1, asr r9
 8001978:	314b4541 	cmpcc	fp, r1, asr #10
 800197c:	7f121418 	svcvc	0x00121418
 8001980:	45452710 	strbmi	r2, [r5, #-1808]	; 0xfffff8f0
 8001984:	4a3c3945 	bmi	8f0fea0 <_etext+0xf0dfd8>
 8001988:	01304949 	teqeq	r0, r9, asr #18
 800198c:	03050971 	movweq	r0, #22897	; 0x5971
 8001990:	49494936 	stmdbmi	r9, {r1, r2, r4, r5, r8, fp, lr}^
 8001994:	49490636 	stmdbmi	r9, {r1, r2, r4, r5, r9, sl}^
 8001998:	36001e29 	strcc	r1, [r0], -r9, lsr #28
 800199c:	00000036 	andeq	r0, r0, r6, lsr r0
 80019a0:	00003656 	andeq	r3, r0, r6, asr r6
 80019a4:	41221408 			; <UNDEFINED> instruction: 0x41221408
 80019a8:	14141400 	ldrne	r1, [r4], #-1024	; 0xfffffc00
 80019ac:	41001414 	tstmi	r0, r4, lsl r4
 80019b0:	02081422 	andeq	r1, r8, #570425344	; 0x22000000
 80019b4:	06095101 	streq	r5, [r9], -r1, lsl #2
 80019b8:	41794932 	cmnmi	r9, r2, lsr r9
 80019bc:	11117e3e 	tstne	r1, lr, lsr lr
 80019c0:	497f7e11 	ldmdbmi	pc!, {r0, r4, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 80019c4:	3e364949 	vsubcc.f16	s8, s12, s18	; <UNPREDICTABLE>
 80019c8:	22414141 	subcs	r4, r1, #1073741840	; 0x40000010
 80019cc:	2241417f 	subcs	r4, r1, #-1073741793	; 0xc000001f
 80019d0:	49497f1c 	stmdbmi	r9, {r2, r3, r4, r8, r9, sl, fp, ip, sp, lr}^
 80019d4:	097f4149 	ldmdbeq	pc!, {r0, r3, r6, r8, lr}^	; <UNPREDICTABLE>
 80019d8:	3e010909 	vmlacc.f16	s0, s2, s18	; <UNPREDICTABLE>
 80019dc:	7a494941 	bvc	9253ee8 <_etext+0x1252020>
 80019e0:	0808087f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, fp}
 80019e4:	7f41007f 	svcvc	0x0041007f
 80019e8:	40200041 	eormi	r0, r0, r1, asr #32
 80019ec:	7f013f41 	svcvc	0x00013f41
 80019f0:	41221408 			; <UNDEFINED> instruction: 0x41221408
 80019f4:	4040407f 	submi	r4, r0, pc, ror r0
 80019f8:	0c027f40 	stceq	15, cr7, [r2], {64}	; 0x40
 80019fc:	047f7f02 	ldrbteq	r7, [pc], #-3842	; 8001a04 <ASCII+0xec>
 8001a00:	3e7f1008 	cdpcc	0, 7, cr1, cr15, cr8, {0}
 8001a04:	3e414141 	dvfccsm	f4, f1, f1
 8001a08:	0909097f 	stmdbeq	r9, {r0, r1, r2, r3, r4, r5, r6, r8, fp}
 8001a0c:	51413e06 	cmppl	r1, r6, lsl #28
 8001a10:	097f5e21 	ldmdbeq	pc!, {r0, r5, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>
 8001a14:	46462919 			; <UNDEFINED> instruction: 0x46462919
 8001a18:	31494949 	cmpcc	r9, r9, asr #18
 8001a1c:	017f0101 	cmneq	pc, r1, lsl #2
 8001a20:	40403f01 	submi	r3, r0, r1, lsl #30
 8001a24:	201f3f40 	andscs	r3, pc, r0, asr #30
 8001a28:	3f1f2040 	svccc	0x001f2040
 8001a2c:	3f403840 	svccc	0x00403840
 8001a30:	14081463 	strne	r1, [r8], #-1123	; 0xfffffb9d
 8001a34:	70080763 	andvc	r0, r8, r3, ror #14
 8001a38:	51610708 	cmnpl	r1, r8, lsl #14
 8001a3c:	00434549 	subeq	r4, r3, r9, asr #10
 8001a40:	0041417f 	subeq	r4, r1, pc, ror r1
 8001a44:	10080402 	andne	r0, r8, r2, lsl #8
 8001a48:	41410020 	cmpmi	r1, r0, lsr #32
 8001a4c:	0204007f 	andeq	r0, r4, #127	; 0x7f
 8001a50:	40040201 	andmi	r0, r4, r1, lsl #4
 8001a54:	40404040 	submi	r4, r0, r0, asr #32
 8001a58:	04020100 	streq	r0, [r2], #-256	; 0xffffff00
 8001a5c:	54542000 	ldrbpl	r2, [r4], #-0
 8001a60:	487f7854 	ldmdami	pc!, {r2, r4, r6, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 8001a64:	38384444 	ldmdacc	r8!, {r2, r6, sl, lr}
 8001a68:	20444444 	subcs	r4, r4, r4, asr #8
 8001a6c:	48444438 	stmdami	r4, {r3, r4, r5, sl, lr}^
 8001a70:	5454387f 	ldrbpl	r3, [r4], #-2175	; 0xfffff781
 8001a74:	7e081854 	mcrvc	8, 0, r1, cr8, cr4, {2}
 8001a78:	0c020109 	stfeqs	f0, [r2], {9}
 8001a7c:	3e525252 	mrccc	2, 2, r5, cr2, cr2, {2}
 8001a80:	0404087f 	streq	r0, [r4], #-2175	; 0xfffff781
 8001a84:	7d440078 	stclvc	0, cr0, [r4, #-480]	; 0xfffffe20
 8001a88:	40200040 	eormi	r0, r0, r0, asr #32
 8001a8c:	7f003d44 	svcvc	0x00003d44
 8001a90:	00442810 	subeq	r2, r4, r0, lsl r8
 8001a94:	407f4100 	rsbsmi	r4, pc, r0, lsl #2
 8001a98:	18047c00 	stmdane	r4, {sl, fp, ip, sp, lr}
 8001a9c:	087c7804 	ldmdaeq	ip!, {r2, fp, ip, sp, lr}^
 8001aa0:	38780404 	ldmdacc	r8!, {r2, sl}^
 8001aa4:	38444444 	stmdacc	r4, {r2, r6, sl, lr}^
 8001aa8:	1414147c 	ldrne	r1, [r4], #-1148	; 0xfffffb84
 8001aac:	14140808 	ldrne	r0, [r4], #-2056	; 0xfffff7f8
 8001ab0:	087c7c18 	ldmdaeq	ip!, {r3, r4, sl, fp, ip, sp, lr}^
 8001ab4:	48080404 	stmdami	r8, {r2, sl}
 8001ab8:	20545454 	subscs	r5, r4, r4, asr r4
 8001abc:	40443f04 	submi	r3, r4, r4, lsl #30
 8001ac0:	40403c20 	submi	r3, r0, r0, lsr #24
 8001ac4:	201c7c20 	andscs	r7, ip, r0, lsr #24
 8001ac8:	3c1c2040 	ldccc	0, cr2, [ip], {64}	; 0x40
 8001acc:	3c403040 	mcrrcc	0, 4, r3, r0, cr0
 8001ad0:	28102844 	ldmdacs	r0, {r2, r6, fp, sp}
 8001ad4:	50500c44 	subspl	r0, r0, r4, asr #24
 8001ad8:	64443c50 	strbvs	r3, [r4], #-3152	; 0xfffff3b0
 8001adc:	00444c54 	subeq	r4, r4, r4, asr ip
 8001ae0:	00413608 	subeq	r3, r1, r8, lsl #12
 8001ae4:	007f0000 	rsbseq	r0, pc, r0
 8001ae8:	36410000 	strbcc	r0, [r1], -r0
 8001aec:	08100008 	ldmdaeq	r0, {r3}
 8001af0:	78081008 	stmdavc	r8, {r3, ip}
 8001af4:	78464146 	stmdavc	r6, {r1, r2, r6, r8, lr}^

08001af8 <BIGASCII>:
 8001af8:	80000000 	andhi	r0, r0, r0
 8001afc:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001b00:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
 8001b04:	00000000 	andeq	r0, r0, r0
 8001b08:	0103fffc 	strdeq	pc, [r3, -ip]
 8001b0c:	00000000 	andeq	r0, r0, r0
 8001b10:	ff030100 			; <UNDEFINED> instruction: 0xff030100
 8001b14:	030000fc 	movweq	r0, #252	; 0xfc
 8001b18:	30381c0f 	eorscc	r1, r8, pc, lsl #24
 8001b1c:	30303030 	eorscc	r3, r0, r0, lsr r0
 8001b20:	030f1c38 	movweq	r1, #64568	; 0xfc38
 8001b24:	00000000 	andeq	r0, r0, r0
 8001b28:	80000000 	andhi	r0, r0, r0
 8001b2c:	000080c0 	andeq	r8, r0, r0, asr #1
	...
 8001b38:	ffff0302 			; <UNDEFINED> instruction: 0xffff0302
 8001b3c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 8001b40:	00000000 	andeq	r0, r0, r0
 8001b44:	38100000 	ldmdacc	r0, {}	; <UNPREDICTABLE>
 8001b48:	3f3f3f38 	svccc	0x003f3f38
 8001b4c:	00103838 	andseq	r3, r0, r8, lsr r8
 8001b50:	00000000 	andeq	r0, r0, r0
 8001b54:	c0808000 	addgt	r8, r0, r0
 8001b58:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001b5c:	00008080 	andeq	r8, r0, r0, lsl #1
 8001b60:	03000000 	movweq	r0, #0
 8001b64:	80010103 	andhi	r0, r1, r3, lsl #2
 8001b68:	e1c1c080 	bic	ip, r1, r0, lsl #1
 8001b6c:	00003e7f 	andeq	r3, r0, pc, ror lr
 8001b70:	3e3c0000 	cdpcc	0, 3, cr0, cr12, cr0, {0}
 8001b74:	31313337 	teqcc	r1, r7, lsr r3
 8001b78:	38303030 	ldmdacc	r0!, {r4, r5, ip, sp}
 8001b7c:	00000038 	andeq	r0, r0, r8, lsr r0
 8001b80:	c0c08000 	sbcgt	r8, r0, r0
 8001b84:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001b88:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
 8001b8c:	00000000 	andeq	r0, r0, r0
 8001b90:	00010303 	andeq	r0, r1, r3, lsl #6
 8001b94:	60000000 	andvs	r0, r0, r0
 8001b98:	009ffff1 			; <UNDEFINED> instruction: 0x009ffff1
 8001b9c:	1c000000 	stcne	0, cr0, [r0], {-0}
 8001ba0:	3030383c 	eorscc	r3, r0, ip, lsr r8
 8001ba4:	38303030 	ldmdacc	r0!, {r4, r5, ip, sp}
 8001ba8:	00001f3f 	andeq	r1, r0, pc, lsr pc
 8001bac:	c0c00000 	sbcgt	r0, r0, r0
 8001bb0:	00000000 	andeq	r0, r0, r0
 8001bb4:	c0c00000 	sbcgt	r0, r0, r0
 8001bb8:	00000000 	andeq	r0, r0, r0
 8001bbc:	c0ffff00 	rscsgt	pc, pc, r0, lsl #30
 8001bc0:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001bc4:	c0ffffc0 	rscsgt	pc, pc, r0, asr #31
	...
 8001bd4:	00003f3f 	andeq	r3, r0, pc, lsr pc
 8001bd8:	c0000000 	andgt	r0, r0, r0
 8001bdc:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001be0:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001be4:	0000c0c0 	andeq	ip, r0, r0, asr #1
 8001be8:	1f0f0000 	svcne	0x000f0000
 8001bec:	30303038 	eorscc	r3, r0, r8, lsr r0
 8001bf0:	e0703030 	rsbs	r3, r0, r0, lsr r0
 8001bf4:	000000c0 	andeq	r0, r0, r0, asr #1
 8001bf8:	381c0c00 	ldmdacc	ip, {sl, fp}
 8001bfc:	30303030 	eorscc	r3, r0, r0, lsr r0
 8001c00:	0f1f3830 	svceq	0x001f3830
 8001c04:	00000000 	andeq	r0, r0, r0
 8001c08:	c0c08000 	sbcgt	r8, r0, r0
 8001c0c:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001c10:	000080c0 	andeq	r8, r0, r0, asr #1
 8001c14:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
 8001c18:	303073ff 	ldrshtcc	r7, [r0], -pc
 8001c1c:	71303030 	teqvc	r0, r0, lsr r0
 8001c20:	0000c0e1 	andeq	ip, r0, r1, ror #1
 8001c24:	1f0f0000 	svcne	0x000f0000
 8001c28:	30303038 	eorscc	r3, r0, r8, lsr r0
 8001c2c:	1f383030 	svcne	0x00383030
 8001c30:	0000000f 	andeq	r0, r0, pc
 8001c34:	c0c0c000 	sbcgt	ip, r0, r0
 8001c38:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001c3c:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
	...
 8001c48:	f0c00000 			; <UNDEFINED> instruction: 0xf0c00000
 8001c4c:	00071f7c 	andeq	r1, r7, ip, ror pc
 8001c50:	00000000 	andeq	r0, r0, r0
 8001c54:	3c300000 	ldccc	0, cr0, [r0], #-0
 8001c58:	0001071f 	andeq	r0, r1, pc, lsl r7
 8001c5c:	00000000 	andeq	r0, r0, r0
 8001c60:	80000000 	andhi	r0, r0, r0
 8001c64:	c0c0c080 	sbcgt	ip, r0, r0, lsl #1
 8001c68:	8080c0c0 	addhi	ip, r0, r0, asr #1
 8001c6c:	00000000 	andeq	r0, r0, r0
 8001c70:	f9df8f00 			; <UNDEFINED> instruction: 0xf9df8f00
 8001c74:	30303070 	eorscc	r3, r0, r0, ror r0
 8001c78:	8fdff970 	svchi	0x00dff970
 8001c7c:	00000000 	andeq	r0, r0, r0
 8001c80:	30181f0f 	andscc	r1, r8, pc, lsl #30
 8001c84:	30303030 	eorscc	r3, r0, r0, lsr r0
 8001c88:	000f1f18 	andeq	r1, pc, r8, lsl pc	; <UNPREDICTABLE>
 8001c8c:	00000000 	andeq	r0, r0, r0
 8001c90:	c0c0c080 	sbcgt	ip, r0, r0, lsl #1
 8001c94:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
 8001c98:	00000080 	andeq	r0, r0, r0, lsl #1
 8001c9c:	7f3f0000 	svcvc	0x003f0000
 8001ca0:	c0c0c0e1 	sbcgt	ip, r0, r1, ror #1
 8001ca4:	ffe1c0c0 			; <UNDEFINED> instruction: 0xffe1c0c0
 8001ca8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 8001cac:	38180000 	ldmdacc	r8, {}	; <UNPREDICTABLE>
 8001cb0:	30303030 	eorscc	r3, r0, r0, lsr r0
 8001cb4:	071f3c30 			; <UNDEFINED> instruction: 0x071f3c30
	...
 8001ccc:	06000000 	streq	r0, [r0], -r0
 8001cd0:	00000006 	andeq	r0, r0, r6
	...
 8001cdc:	03030000 	movweq	r0, #12288	; 0x3000
	...

08001ce8 <ASCII>:
 8001ce8:	00000000 	andeq	r0, r0, r0
 8001cec:	5f000000 	svcpl	0x00000000
 8001cf0:	07000000 	streq	r0, [r0, -r0]
 8001cf4:	14000700 	strne	r0, [r0], #-1792	; 0xfffff900
 8001cf8:	147f147f 	ldrbtne	r1, [pc], #-1151	; 8001d00 <ASCII+0x18>
 8001cfc:	2a7f2a24 	bcs	9fcc594 <_etext+0x1fca6cc>
 8001d00:	08132312 	ldmdaeq	r3, {r1, r4, r8, r9, sp}
 8001d04:	49366264 	ldmdbmi	r6!, {r2, r5, r6, r9, sp, lr}
 8001d08:	00502255 	subseq	r2, r0, r5, asr r2
 8001d0c:	00000305 	andeq	r0, r0, r5, lsl #6
 8001d10:	41221c00 			; <UNDEFINED> instruction: 0x41221c00
 8001d14:	22410000 	subcs	r0, r1, #0
 8001d18:	0814001c 	ldmdaeq	r4, {r2, r3, r4}
 8001d1c:	0814083e 	ldmdaeq	r4, {r1, r2, r3, r4, r5, fp}
 8001d20:	08083e08 	stmdaeq	r8, {r3, r9, sl, fp, ip, sp}
 8001d24:	00305000 	eorseq	r5, r0, r0
 8001d28:	08080800 	stmdaeq	r8, {fp}
 8001d2c:	60000808 	andvs	r0, r0, r8, lsl #16
 8001d30:	20000060 	andcs	r0, r0, r0, rrx
 8001d34:	02040810 	andeq	r0, r4, #16, 16	; 0x100000
 8001d38:	4549513e 	strbmi	r5, [r9, #-318]	; 0xfffffec2
 8001d3c:	7f42003e 	svcvc	0x0042003e
 8001d40:	61420040 	cmpvs	r2, r0, asr #32
 8001d44:	21464951 	cmpcs	r6, r1, asr r9
 8001d48:	314b4541 	cmpcc	fp, r1, asr #10
 8001d4c:	7f121418 	svcvc	0x00121418
 8001d50:	45452710 	strbmi	r2, [r5, #-1808]	; 0xfffff8f0
 8001d54:	4a3c3945 	bmi	8f10270 <_etext+0xf0e3a8>
 8001d58:	01304949 	teqeq	r0, r9, asr #18
 8001d5c:	03050971 	movweq	r0, #22897	; 0x5971
 8001d60:	49494936 	stmdbmi	r9, {r1, r2, r4, r5, r8, fp, lr}^
 8001d64:	49490636 	stmdbmi	r9, {r1, r2, r4, r5, r9, sl}^
 8001d68:	36001e29 	strcc	r1, [r0], -r9, lsr #28
 8001d6c:	00000036 	andeq	r0, r0, r6, lsr r0
 8001d70:	00003656 	andeq	r3, r0, r6, asr r6
 8001d74:	41221408 			; <UNDEFINED> instruction: 0x41221408
 8001d78:	14141400 	ldrne	r1, [r4], #-1024	; 0xfffffc00
 8001d7c:	41001414 	tstmi	r0, r4, lsl r4
 8001d80:	02081422 	andeq	r1, r8, #570425344	; 0x22000000
 8001d84:	06095101 	streq	r5, [r9], -r1, lsl #2
 8001d88:	41794932 	cmnmi	r9, r2, lsr r9
 8001d8c:	11117e3e 	tstne	r1, lr, lsr lr
 8001d90:	497f7e11 	ldmdbmi	pc!, {r0, r4, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 8001d94:	3e364949 	vsubcc.f16	s8, s12, s18	; <UNPREDICTABLE>
 8001d98:	22414141 	subcs	r4, r1, #1073741840	; 0x40000010
 8001d9c:	2241417f 	subcs	r4, r1, #-1073741793	; 0xc000001f
 8001da0:	49497f1c 	stmdbmi	r9, {r2, r3, r4, r8, r9, sl, fp, ip, sp, lr}^
 8001da4:	097f4149 	ldmdbeq	pc!, {r0, r3, r6, r8, lr}^	; <UNPREDICTABLE>
 8001da8:	3e010909 	vmlacc.f16	s0, s2, s18	; <UNPREDICTABLE>
 8001dac:	7a494941 	bvc	92542b8 <_etext+0x12523f0>
 8001db0:	0808087f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, fp}
 8001db4:	7f41007f 	svcvc	0x0041007f
 8001db8:	40200041 	eormi	r0, r0, r1, asr #32
 8001dbc:	7f013f41 	svcvc	0x00013f41
 8001dc0:	41221408 			; <UNDEFINED> instruction: 0x41221408
 8001dc4:	4040407f 	submi	r4, r0, pc, ror r0
 8001dc8:	0c027f40 	stceq	15, cr7, [r2], {64}	; 0x40
 8001dcc:	047f7f02 	ldrbteq	r7, [pc], #-3842	; 8001dd4 <ASCII+0xec>
 8001dd0:	3e7f1008 	cdpcc	0, 7, cr1, cr15, cr8, {0}
 8001dd4:	3e414141 	dvfccsm	f4, f1, f1
 8001dd8:	0909097f 	stmdbeq	r9, {r0, r1, r2, r3, r4, r5, r6, r8, fp}
 8001ddc:	51413e06 	cmppl	r1, r6, lsl #28
 8001de0:	097f5e21 	ldmdbeq	pc!, {r0, r5, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>
 8001de4:	46462919 			; <UNDEFINED> instruction: 0x46462919
 8001de8:	31494949 	cmpcc	r9, r9, asr #18
 8001dec:	017f0101 	cmneq	pc, r1, lsl #2
 8001df0:	40403f01 	submi	r3, r0, r1, lsl #30
 8001df4:	201f3f40 	andscs	r3, pc, r0, asr #30
 8001df8:	3f1f2040 	svccc	0x001f2040
 8001dfc:	3f403840 	svccc	0x00403840
 8001e00:	14081463 	strne	r1, [r8], #-1123	; 0xfffffb9d
 8001e04:	70080763 	andvc	r0, r8, r3, ror #14
 8001e08:	51610708 	cmnpl	r1, r8, lsl #14
 8001e0c:	00434549 	subeq	r4, r3, r9, asr #10
 8001e10:	0041417f 	subeq	r4, r1, pc, ror r1
 8001e14:	10080402 	andne	r0, r8, r2, lsl #8
 8001e18:	41410020 	cmpmi	r1, r0, lsr #32
 8001e1c:	0204007f 	andeq	r0, r4, #127	; 0x7f
 8001e20:	40040201 	andmi	r0, r4, r1, lsl #4
 8001e24:	40404040 	submi	r4, r0, r0, asr #32
 8001e28:	04020100 	streq	r0, [r2], #-256	; 0xffffff00
 8001e2c:	54542000 	ldrbpl	r2, [r4], #-0
 8001e30:	487f7854 	ldmdami	pc!, {r2, r4, r6, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 8001e34:	38384444 	ldmdacc	r8!, {r2, r6, sl, lr}
 8001e38:	20444444 	subcs	r4, r4, r4, asr #8
 8001e3c:	48444438 	stmdami	r4, {r3, r4, r5, sl, lr}^
 8001e40:	5454387f 	ldrbpl	r3, [r4], #-2175	; 0xfffff781
 8001e44:	7e081854 	mcrvc	8, 0, r1, cr8, cr4, {2}
 8001e48:	0c020109 	stfeqs	f0, [r2], {9}
 8001e4c:	3e525252 	mrccc	2, 2, r5, cr2, cr2, {2}
 8001e50:	0404087f 	streq	r0, [r4], #-2175	; 0xfffff781
 8001e54:	7d440078 	stclvc	0, cr0, [r4, #-480]	; 0xfffffe20
 8001e58:	40200040 	eormi	r0, r0, r0, asr #32
 8001e5c:	7f003d44 	svcvc	0x00003d44
 8001e60:	00442810 	subeq	r2, r4, r0, lsl r8
 8001e64:	407f4100 	rsbsmi	r4, pc, r0, lsl #2
 8001e68:	18047c00 	stmdane	r4, {sl, fp, ip, sp, lr}
 8001e6c:	087c7804 	ldmdaeq	ip!, {r2, fp, ip, sp, lr}^
 8001e70:	38780404 	ldmdacc	r8!, {r2, sl}^
 8001e74:	38444444 	stmdacc	r4, {r2, r6, sl, lr}^
 8001e78:	1414147c 	ldrne	r1, [r4], #-1148	; 0xfffffb84
 8001e7c:	14140808 	ldrne	r0, [r4], #-2056	; 0xfffff7f8
 8001e80:	087c7c18 	ldmdaeq	ip!, {r3, r4, sl, fp, ip, sp, lr}^
 8001e84:	48080404 	stmdami	r8, {r2, sl}
 8001e88:	20545454 	subscs	r5, r4, r4, asr r4
 8001e8c:	40443f04 	submi	r3, r4, r4, lsl #30
 8001e90:	40403c20 	submi	r3, r0, r0, lsr #24
 8001e94:	201c7c20 	andscs	r7, ip, r0, lsr #24
 8001e98:	3c1c2040 	ldccc	0, cr2, [ip], {64}	; 0x40
 8001e9c:	3c403040 	mcrrcc	0, 4, r3, r0, cr0
 8001ea0:	28102844 	ldmdacs	r0, {r2, r6, fp, sp}
 8001ea4:	50500c44 	subspl	r0, r0, r4, asr #24
 8001ea8:	64443c50 	strbvs	r3, [r4], #-3152	; 0xfffff3b0
 8001eac:	00444c54 	subeq	r4, r4, r4, asr ip
 8001eb0:	00413608 	subeq	r3, r1, r8, lsl #12
 8001eb4:	007f0000 	rsbseq	r0, pc, r0
 8001eb8:	36410000 	strbcc	r0, [r1], -r0
 8001ebc:	08100008 	ldmdaeq	r0, {r3}
 8001ec0:	78081008 	stmdavc	r8, {r3, ip}
 8001ec4:	78464146 	stmdavc	r6, {r1, r2, r6, r8, lr}^

Disassembly of section .data:

20000000 <jake0>:
	...
20000090:	80800000 	addhi	r0, r0, r0
20000094:	80808080 	addhi	r8, r0, r0, lsl #1
20000098:	80808080 	addhi	r8, r0, r0, lsl #1
2000009c:	c0808080 	addgt	r8, r0, r0, lsl #1
200000a0:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
200000a4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200000a8:	f0f0e0e0 			; <UNDEFINED> instruction: 0xf0f0e0e0
200000ac:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
200000b0:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
200000b4:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
200000b8:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
200000bc:	e0e0f0f0 	strd	pc, [r0], #0	; <UNPREDICTABLE>
200000c0:	e060e0e0 	rsb	lr, r0, r0, ror #1
200000c4:	0080c0c0 	addeq	ip, r0, r0, asr #1
	...
200000f0:	e0e08000 	rsc	r8, r0, r0
200000f4:	fcf8f8f0 	ldc2l	8, cr15, [r8], #960	; 0x3c0
200000f8:	fffefefe 			; <UNDEFINED> instruction: 0xfffefefe
200000fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000100:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000104:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000108:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000010c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000110:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000114:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000118:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000011c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000120:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000124:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000128:	c3c6cfff 	bicgt	ip, r6, #1020	; 0x3fc
2000012c:	038383c3 	orreq	r8, r3, #201326595	; 0xc000003
20000130:	87830303 	strhi	r0, [r3, r3, lsl #6]
20000134:	ccfeffcf 	ldclgt	15, cr15, [lr], #828	; 0x33c
20000138:	0000e0f8 	strdeq	lr, [r0], -r8
	...
2000015c:	fff0c080 			; <UNDEFINED> instruction: 0xfff0c080
20000160:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000164:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000168:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000016c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000170:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000174:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000178:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000017c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000180:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000184:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000188:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000018c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000190:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000194:	ffffefdf 			; <UNDEFINED> instruction: 0xffffefdf
20000198:	ffbfffbf 			; <UNDEFINED> instruction: 0xffbfffbf
2000019c:	1f3f6fff 	svcne	0x003f6fff
200001a0:	1f1f1f1f 	svcne	0x001f1f1f
200001a4:	01f7ff1f 	mvnseq	pc, pc, lsl pc	; <UNPREDICTABLE>
	...
200001c8:	fffffef0 			; <UNDEFINED> instruction: 0xfffffef0
200001cc:	0003ffff 	strdeq	pc, [r3], -pc	; <UNPREDICTABLE>
200001d0:	07070301 	streq	r0, [r7, -r1, lsl #6]
200001d4:	1f1f0f0f 	svcne	0x001f0f0f
200001d8:	ffffffdf 			; <UNDEFINED> instruction: 0xffffffdf
200001dc:	7f7fffff 	svcvc	0x007fffff
200001e0:	7f7f7f7f 	svcvc	0x007f7f7f
200001e4:	7f7f7f7f 	svcvc	0x007f7f7f
200001e8:	7f7f7f7f 	svcvc	0x007f7f7f
200001ec:	ffff3f3f 			; <UNDEFINED> instruction: 0xffff3f3f
200001f0:	1fffffff 	svcne	0x00ffffff
200001f4:	0f0f0f1f 	svceq	0x000f0f1f
200001f8:	07070f0f 	streq	r0, [r7, -pc, lsl #30]
200001fc:	07070707 	streq	r0, [r7, -r7, lsl #14]
20000200:	ffff0f07 			; <UNDEFINED> instruction: 0xffff0f07
20000204:	03e3ffff 	mvneq	pc, #1020	; 0x3fc
20000208:	02030707 	andeq	r0, r3, #1835008	; 0x1c0000
2000020c:	02000202 	andeq	r0, r0, #536870912	; 0x20000000
20000210:	01010202 	tsteq	r1, r2, lsl #4
	...
20000234:	87800000 	strhi	r0, [r0, r0]
20000238:	ffffffdf 			; <UNDEFINED> instruction: 0xffffffdf
2000023c:	00c0e0fc 	strdeq	lr, [r0], #12
20000240:	00000000 	andeq	r0, r0, r0
20000244:	ffff3e00 			; <UNDEFINED> instruction: 0xffff3e00
20000248:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
20000258:	07030302 	streq	r0, [r3, -r2, lsl #6]
2000025c:	03030707 	movweq	r0, #14087	; 0x3707
20000260:	00000003 	andeq	r0, r0, r3
	...
20000270:	ff7f0700 			; <UNDEFINED> instruction: 0xff7f0700
20000274:	80e0feff 	strdhi	pc, [r0], #239	; 0xef	; <UNPREDICTABLE>
	...
200002a0:	01000000 	mrseq	r0, (UNDEF: 0)
200002a4:	01010101 	tsteq	r1, r1, lsl #2
200002a8:	01010101 	tsteq	r1, r1, lsl #2
200002ac:	00010101 	andeq	r0, r1, r1, lsl #2
200002b0:	c0800000 	addgt	r0, r0, r0
200002b4:	ffffe7c1 			; <UNDEFINED> instruction: 0xffffe7c1
200002b8:	78fcffff 	ldmvc	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
200002bc:	40606070 	rsbmi	r6, r0, r0, ror r0
	...
200002dc:	06060202 	streq	r0, [r6], -r2, lsl #4
200002e0:	07070706 	streq	r0, [r7, -r6, lsl #14]
200002e4:	07070707 	streq	r0, [r7, -r7, lsl #14]
200002e8:	00020707 	andeq	r0, r2, r7, lsl #14
	...

20000304 <jake2>:
	...
200003a8:	80800000 	addhi	r0, r0, r0
200003ac:	c0808080 	addgt	r8, r0, r0, lsl #1
200003b0:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
200003b4:	e0c0c0c0 	sbc	ip, r0, r0, asr #1
200003b8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200003bc:	c0c0e0e0 	sbcgt	lr, r0, r0, ror #1
200003c0:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
200003c4:	00008080 	andeq	r8, r0, r0, lsl #1
	...
200003f8:	c0808000 	addgt	r8, r0, r0
200003fc:	e0e0c0c0 	rsc	ip, r0, r0, asr #1
20000400:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
20000404:	f8f8f8f0 			; <UNDEFINED> instruction: 0xf8f8f8f0
20000408:	f8f8f8f8 			; <UNDEFINED> instruction: 0xf8f8f8f8
2000040c:	fcf8f8f8 	ldc2l	8, cr15, [r8], #992	; 0x3e0
20000410:	fefefcfc 	mrc2	12, 7, pc, cr14, cr12, {7}
20000414:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20000418:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000041c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000420:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000424:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000428:	83878fdf 	orrhi	r8, r7, #892	; 0x37c
2000042c:	83838383 	orrhi	r8, r3, #201326594	; 0xc000002
20000430:	87030303 	strhi	r0, [r3, -r3, lsl #6]
20000434:	fefaff8d 	cdp2	15, 15, cr15, cr10, cr13, {4}
20000438:	f0f8f8fc 			; <UNDEFINED> instruction: 0xf0f8f8fc
2000043c:	000000c0 	andeq	r0, r0, r0, asr #1
	...
20000464:	fffffcf8 			; <UNDEFINED> instruction: 0xfffffcf8
20000468:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000046c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000470:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000474:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000478:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000047c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000480:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000484:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000488:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000048c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000490:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000494:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000498:	dfdfbfff 	svcle	0x00dfbfff
2000049c:	ff7fbfbf 			; <UNDEFINED> instruction: 0xff7fbfbf
200004a0:	7fffffff 	svcvc	0x00ffffff
200004a4:	0f0f0f0f 	svceq	0x000f0f0f
200004a8:	180f0f0f 	stmdane	pc, {r0, r1, r2, r3, r8, r9, sl, fp}	; <UNPREDICTABLE>
200004ac:	00000070 	andeq	r0, r0, r0, ror r0
	...
200004cc:	fffefcf0 			; <UNDEFINED> instruction: 0xfffefcf0
200004d0:	07070f0f 	streq	r0, [r7, -pc, lsl #30]
200004d4:	7f3f1f1f 	svcvc	0x003f1f1f
200004d8:	ffffff7f 			; <UNDEFINED> instruction: 0xffffff7f
200004dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200004e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200004e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200004e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200004ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200004f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200004f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200004f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200004fc:	7f7f7f7f 	svcvc	0x007f7f7f
20000500:	3f3f3f3f 	svccc	0x003f3f3f
20000504:	3f1f1f1f 	svccc	0x001f1f1f
20000508:	efffffff 	svc	0x00ffffff
2000050c:	03030707 	movweq	r0, #14087	; 0x3707
20000510:	02020303 	andeq	r0, r2, #201326592	; 0xc000000
20000514:	00000100 	andeq	r0, r0, r0, lsl #2
	...
20000538:	87830000 	strhi	r0, [r3, r0]
2000053c:	f8feffdf 			; <UNDEFINED> instruction: 0xf8feffdf
20000540:	00c0e0f0 	strdeq	lr, [r0], #0
20000544:	00000000 	andeq	r0, r0, r0
20000548:	fffffd78 			; <UNDEFINED> instruction: 0xfffffd78
2000054c:	03078fff 	movweq	r8, #32767	; 0x7fff
20000550:	07030303 	streq	r0, [r3, -r3, lsl #6]
20000554:	07070707 	streq	r0, [r7, -r7, lsl #14]
20000558:	03070707 	movweq	r0, #30471	; 0x7707
2000055c:	07030303 	streq	r0, [r3, -r3, lsl #6]
20000560:	03030707 	movweq	r0, #14087	; 0x3707
20000564:	00000103 	andeq	r0, r0, r3, lsl #2
	...
20000574:	ff1f0000 			; <UNDEFINED> instruction: 0xff1f0000
20000578:	00f8ffff 	ldrshteq	pc, [r8], #255	; 0xff	; <UNPREDICTABLE>
	...
200005a8:	01010101 	tsteq	r1, r1, lsl #2
200005ac:	01010101 	tsteq	r1, r1, lsl #2
200005b0:	00000001 	andeq	r0, r0, r1
200005b4:	c1800000 	orrgt	r0, r0, r0
200005b8:	ffefe7c3 			; <UNDEFINED> instruction: 0xffefe7c3
200005bc:	78f8fcff 	ldmvc	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
200005c0:	00606070 	rsbeq	r6, r0, r0, ror r0
	...
200005dc:	02020000 	andeq	r0, r2, #0
200005e0:	06020202 	streq	r0, [r2], -r2, lsl #4
200005e4:	07070706 	streq	r0, [r7, -r6, lsl #14]
200005e8:	07070707 	streq	r0, [r7, -r7, lsl #14]
200005ec:	00000707 	andeq	r0, r0, r7, lsl #14
	...

20000608 <jake3>:
	...
20000710:	e0c08000 	sbc	r8, r0, r0
20000714:	f8f0f0e0 			; <UNDEFINED> instruction: 0xf8f0f0e0
20000718:	fcf8f8f8 	ldc2l	8, cr15, [r8], #992	; 0x3e0
2000071c:	7c7c7cfc 	ldclvc	12, cr7, [ip], #-1008	; 0xfffffc10
20000720:	7c7c7c7c 	ldclvc	12, cr7, [ip], #-496	; 0xfffffe10
20000724:	fcfc7c7c 	ldc2l	12, cr7, [ip], #496	; 0x1f0
20000728:	fcfcfcfc 	ldc2l	12, cr15, [ip], #1008	; 0x3f0
2000072c:	f8f8f8fc 			; <UNDEFINED> instruction: 0xf8f8f8fc
20000730:	f0f0f0f8 			; <UNDEFINED> instruction: 0xf0f0f0f8
20000734:	80c0e0e0 	sbchi	lr, r0, r0, ror #1
20000738:	00008080 	andeq	r8, r0, r0, lsl #1
	...
20000774:	80808000 	addhi	r8, r0, r0
20000778:	f0c0c080 			; <UNDEFINED> instruction: 0xf0c0c080
2000077c:	fffffef8 			; <UNDEFINED> instruction: 0xfffffef8
20000780:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000784:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000788:	f0f0f8ff 			; <UNDEFINED> instruction: 0xf0f0f8ff
2000078c:	f0e0e0e0 			; <UNDEFINED> instruction: 0xf0e0e0e0
20000790:	f8f8f8f0 			; <UNDEFINED> instruction: 0xf8f8f8f0
20000794:	fffffffc 			; <UNDEFINED> instruction: 0xfffffffc
20000798:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000079c:	f1ffffff 			; <UNDEFINED> instruction: 0xf1ffffff
200007a0:	c0e0e0f1 	strdgt	lr, [r0], #1	; <UNPREDICTABLE>
200007a4:	61e1e0c0 	mvnvs	lr, r0, asr #1
200007a8:	00040331 	andeq	r0, r4, r1, lsr r3
	...
200007cc:	e0e0c080 	rsc	ip, r0, r0, lsl #1
200007d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200007d4:	c0c0e0e0 	sbcgt	lr, r0, r0, ror #1
200007d8:	fcf8f0e0 	ldc2l	0, cr15, [r8], #896	; 0x380
200007dc:	fffefefc 			; <UNDEFINED> instruction: 0xfffefefc
200007e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200007e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200007e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200007ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200007f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200007f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200007f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200007fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000800:	fdffffff 	ldc2l	15, cr15, [pc, #1020]!	; 20000c04 <jake4+0x2f8>
20000804:	fefffefe 	mrc2	14, 7, pc, cr15, cr14, {7}
20000808:	fffcfeff 			; <UNDEFINED> instruction: 0xfffcfeff
2000080c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000810:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000814:	00000003 	andeq	r0, r0, r3
	...
20000838:	07010000 	streq	r0, [r1, -r0]
2000083c:	bf9f1f0f 	svclt	0x009f1f0f
20000840:	f1f8fcfe 			; <UNDEFINED> instruction: 0xf1f8fcfe
20000844:	9fc7e3e1 	svcls	0x00c7e3e1
20000848:	ffff3f1f 			; <UNDEFINED> instruction: 0xffff3f1f
2000084c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000850:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000854:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000858:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000085c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000860:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000864:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000868:	7fffffff 	svcvc	0x00ffffff
2000086c:	7f7f7f7f 	svcvc	0x007f7f7f
20000870:	7f7f7f7f 	svcvc	0x007f7f7f
20000874:	1f3f3f7f 	svcne	0x003f3f7f
20000878:	f3070f1f 	vmaxnm.f32	d0, d7, d15
2000087c:	3fffffff 	svccc	0x00ffffff
20000880:	00000007 	andeq	r0, r0, r7
	...
200008a8:	01000000 	mrseq	r0, (UNDEF: 0)
200008ac:	01010101 	tsteq	r1, r1, lsl #2
200008b0:	01010101 	tsteq	r1, r1, lsl #2
200008b4:	00000101 	andeq	r0, r0, r1, lsl #2
200008b8:	cf878301 	svcgt	0x00878301
200008bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200008c0:	7ff7ffff 	svcvc	0x00f7ffff
200008c4:	67676777 			; <UNDEFINED> instruction: 0x67676777
200008c8:	03030307 	movweq	r0, #13063	; 0x3307
200008cc:	03030303 	movweq	r0, #13059	; 0x3303
200008d0:	01010303 	tsteq	r1, r3, lsl #6
	...
200008e4:	06020000 	streq	r0, [r2], -r0
200008e8:	07070707 	streq	r0, [r7, -r7, lsl #14]
200008ec:	07070707 	streq	r0, [r7, -r7, lsl #14]
200008f0:	00020307 	andeq	r0, r2, r7, lsl #6
	...

2000090c <jake4>:
	...
200009ac:	80000000 	andhi	r0, r0, r0
200009b0:	c0c0c080 	sbcgt	ip, r0, r0, lsl #1
200009b4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200009b8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200009bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200009c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200009c4:	c0c0c0e0 	sbcgt	ip, r0, r0, ror #1
200009c8:	00808080 	addeq	r8, r0, r0, lsl #1
	...
20000a10:	c0800000 	addgt	r0, r0, r0
20000a14:	f8f0e0c0 			; <UNDEFINED> instruction: 0xf8f0e0c0
20000a18:	fffefef8 			; <UNDEFINED> instruction: 0xfffefef8
20000a1c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a20:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a24:	018787ff 	strdeq	r8, [r7, pc]
20000a28:	81810101 	orrhi	r0, r1, r1, lsl #2
20000a2c:	87c18181 	strbhi	r8, [r1, r1, lsl #3]
20000a30:	ffffffc7 			; <UNDEFINED> instruction: 0xffffffc7
20000a34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a38:	7e7f7fff 	mrcvc	15, 3, r7, cr15, cr15, {7}
20000a3c:	7070787e 	rsbsvc	r7, r0, lr, ror r8
20000a40:	80c04060 	sbchi	r4, r0, r0, rrx
	...
20000a6c:	e0c08000 	sbc	r8, r0, r0
20000a70:	f8f0f0e0 			; <UNDEFINED> instruction: 0xf8f0f0e0
20000a74:	fef8f8f8 	mrc2	8, 7, pc, cr8, cr8, {7}
20000a78:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20000a7c:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20000a80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a88:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a90:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a94:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a98:	cfffffff 	svcgt	0x00ffffff
20000a9c:	f7ffe7ff 			; <UNDEFINED> instruction: 0xf7ffe7ff
20000aa0:	ffff9f87 			; <UNDEFINED> instruction: 0xffff9f87
20000aa4:	f8feffff 			; <UNDEFINED> instruction: 0xf8feffff
20000aa8:	e0e0e0f0 	strd	lr, [r0], #0	; <UNPREDICTABLE>
20000aac:	10306060 	eorsne	r6, r0, r0, rrx
20000ab0:	00000708 	andeq	r0, r0, r8, lsl #14
	...
20000ad0:	e0e00000 	rsc	r0, r0, r0
20000ad4:	70f0f0f0 	ldrshtvc	pc, [r0], #0	; <UNPREDICTABLE>
20000ad8:	ff7f7070 			; <UNDEFINED> instruction: 0xff7f7070
20000adc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000ae0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000ae4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000ae8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000aec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000af0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000af4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000af8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000afc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b10:	ffffff7f 			; <UNDEFINED> instruction: 0xffffff7f
20000b14:	0707ffff 			; <UNDEFINED> instruction: 0x0707ffff
20000b18:	00000001 	andeq	r0, r0, r1
	...
20000b40:	7f3f0f07 	svcvc	0x003f0f07
20000b44:	f0f8fcff 			; <UNDEFINED> instruction: 0xf0f8fcff
20000b48:	0783c0e0 	streq	ip, [r3, r0, ror #1]
20000b4c:	ff1f0f0f 			; <UNDEFINED> instruction: 0xff1f0f0f
20000b50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b58:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b6c:	7fffffff 	svcvc	0x00ffffff
20000b70:	3f3f7f7f 	svccc	0x003f7f7f
20000b74:	0f0f1f1f 	svceq	0x000f1f1f
20000b78:	0303070f 	movweq	r0, #14095	; 0x370f
20000b7c:	ff000000 			; <UNDEFINED> instruction: 0xff000000
20000b80:	7fffffff 	svcvc	0x00ffffff
	...
20000bac:	04000000 	streq	r0, [r0], #-0
20000bb0:	07070707 	streq	r0, [r7, -r7, lsl #14]
20000bb4:	07070707 	streq	r0, [r7, -r7, lsl #14]
20000bb8:	00000707 	andeq	r0, r0, r7, lsl #14
20000bbc:	1f0f0700 	svcne	0x000f0700
20000bc0:	f8ffffbf 			; <UNDEFINED> instruction: 0xf8ffffbf
20000bc4:	c7e7e3f8 			; <UNDEFINED> instruction: 0xc7e7e3f8
20000bc8:	878787c7 	strhi	r8, [r7, r7, asr #15]
20000bcc:	0f0f0f07 	svceq	0x000f0f07
20000bd0:	0707070f 	streq	r0, [r7, -pc, lsl #14]
20000bd4:	03030303 	movweq	r0, #13059	; 0x3303
20000bd8:	01010303 	tsteq	r1, r3, lsl #6
	...
20000be8:	18080808 	stmdane	r8, {r3, fp}
20000bec:	1f1f1f18 	svcne	0x001f1f18
20000bf0:	1c1c1c1f 	ldcne	12, cr1, [ip], {31}
20000bf4:	00081c1c 	andeq	r1, r8, ip, lsl ip
	...

20000c10 <jakesleep>:
20000c10:	02020282 	andeq	r0, r2, #536870920	; 0x20000008
20000c14:	bf060002 	svclt	0x00060002
20000c18:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20000c1c:	00000000 	andeq	r0, r0, r0
20000c20:	70c00000 	sbcvc	r0, r0, r0
20000c24:	07070f3c 	smladxeq	r7, ip, pc, r0	; <UNPREDICTABLE>
20000c28:	e0901f0f 	adds	r1, r0, pc, lsl #30
20000c2c:	80c0c0e0 	sbchi	ip, r0, r0, ror #1
20000c30:	ffff0080 			; <UNDEFINED> instruction: 0xffff0080
20000c34:	80808080 	addhi	r8, r0, r0, lsl #1
20000c38:	ffffffc0 			; <UNDEFINED> instruction: 0xffffffc0
20000c3c:	7f7fffff 	svcvc	0x007fffff
20000c40:	1f1f3f3f 	svcne	0x001f3f3f
20000c44:	0f0f0d0f 	svceq	0x000f0d0f
20000c48:	989c8c0f 	ldmls	ip, {r0, r1, r2, r3, sl, fp, pc}
20000c4c:	fff9f8b8 			; <UNDEFINED> instruction: 0xfff9f8b8
20000c50:	fffffffb 			; <UNDEFINED> instruction: 0xfffffffb
20000c54:	f7f7f7ff 			; <UNDEFINED> instruction: 0xf7f7f7ff
20000c58:	f3f3f3f3 	vrsra.u64	<illegal reg q15.5>, <illegal reg q9.5>, #13
20000c5c:	fbf1f3f3 	blx	1fc7dc32 <_etext+0x17c7bd6a>
20000c60:	fff3f1f3 			; <UNDEFINED> instruction: 0xfff3f1f3
20000c64:	f0f0fbff 			; <UNDEFINED> instruction: 0xf0f0fbff
20000c68:	f0f0fff8 			; <UNDEFINED> instruction: 0xf0f0fff8
20000c6c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20000c70:	00000000 	andeq	r0, r0, r0
20000c74:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
20000c78:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
20000c7c:	110101b9 			; <UNDEFINED> instruction: 0x110101b9
20000c80:	ff010131 			; <UNDEFINED> instruction: 0xff010131
20000c84:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20000c88:	fcf80000 	ldc2l	0, cr0, [r8]
20000c8c:	1e3ffffe 	mrcne	15, 1, APSR_nzcv, cr15, cr14, {7}
20000c90:	4f8f0e1e 	svcmi	0x008f0e1e
20000c94:	0f1f172f 	svceq	0x001f172f
20000c98:	03070707 	movweq	r0, #30471	; 0x7707
20000c9c:	01010103 	tsteq	r1, r3, lsl #2
20000ca0:	00000001 	andeq	r0, r0, r1
20000ca4:	01010204 	tsteq	r1, r4, lsl #4
	...
20000cb0:	0e3cf0c0 	cdpeq	0, 3, cr15, cr12, cr0, {6}
20000cb4:	1121e103 			; <UNDEFINED> instruction: 0x1121e103
20000cb8:	10101111 	andsne	r1, r0, r1, lsl r1
20000cbc:	30301010 	eorscc	r1, r0, r0, lsl r0
20000cc0:	0183ff7f 	orreq	pc, r3, pc, ror pc	; <UNPREDICTABLE>
20000cc4:	01000101 	tsteq	r0, r1, lsl #2
20000cc8:	ffff8301 			; <UNDEFINED> instruction: 0xffff8301
20000ccc:	3f1f3fff 	svccc	0x001f3fff
20000cd0:	ffffff7f 			; <UNDEFINED> instruction: 0xffffff7f
20000cd4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000cd8:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20000cdc:	00000000 	andeq	r0, r0, r0
20000ce0:	0000f7ff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20000ce4:	fffffff0 			; <UNDEFINED> instruction: 0xfffffff0
20000ce8:	21418181 	smlalbbcs	r8, r1, r1, r1
20000cec:	efc3a121 	svc	0x00c3a121
20000cf0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20000cf4:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
20000cf8:	60e0ffff 	strdvs	pc, [r0], #255	; 0xff	; <UNPREDICTABLE>
20000cfc:	0000031c 	andeq	r0, r0, ip, lsl r3
	...
20000d18:	fee00000 	cdp2	0, 14, cr0, cr0, cr0, {0}
20000d1c:	00000007 	andeq	r0, r0, r7
20000d20:	06030100 	streq	r0, [r3], -r0, lsl #2
20000d24:	8c8484fc 	cfstrshi	mvf8, [r4], {252}	; 0xfc
20000d28:	fefefefc 	mrc2	14, 7, pc, cr14, cr12, {7}
20000d2c:	030100fc 	movweq	r0, #4348	; 0x10fc
20000d30:	0f8efeff 	svceq	0x008efeff
20000d34:	03030707 	movweq	r0, #14087	; 0x3707
20000d38:	00000001 	andeq	r0, r0, r1
20000d3c:	0f030000 	svceq	0x00030000
20000d40:	1f3fffff 	svcne	0x003fffff
20000d44:	00001f3f 	andeq	r1, r0, pc, lsr pc
20000d48:	00000000 	andeq	r0, r0, r0
20000d4c:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20000d50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d54:	c2c240c6 	sbcgt	r4, r2, #198	; 0xc6
20000d58:	e1c0c1c2 	bic	ip, r0, r2, asr #3
20000d5c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20000d60:	07030000 	streq	r0, [r3, -r0]
20000d64:	0003ff87 	andeq	pc, r3, r7, lsl #31
	...
20000d84:	01ff0000 	mvnseq	r0, r0
20000d88:	00000000 	andeq	r0, r0, r0
20000d8c:	43663e00 	cmnmi	r6, #0, 28
20000d90:	40414141 	submi	r4, r1, r1, asr #2
20000d94:	e1c1c140 	bic	ip, r1, r0, asr #2
20000d98:	0608f0f0 			; <UNDEFINED> instruction: 0x0608f0f0
20000d9c:	07030303 	streq	r0, [r3, -r3, lsl #6]
20000da0:	f0fcfe9f 			; <UNDEFINED> instruction: 0xf0fcfe9f
20000da4:	00000000 	andeq	r0, r0, r0
20000da8:	c0c08080 	sbcgt	r8, r0, r0, lsl #1
20000dac:	f0feffff 			; <UNDEFINED> instruction: 0xf0feffff
20000db0:	00f0f0f0 	ldrshteq	pc, [r0], #0	; <UNPREDICTABLE>
20000db4:	00000000 	andeq	r0, r0, r0
20000db8:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20000dbc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000dc0:	04040406 	streq	r0, [r4], #-1030	; 0xfffffbfa
20000dc4:	87060404 	strhi	r0, [r6, -r4, lsl #8]
20000dc8:	06868687 	streq	r8, [r6], r7, lsl #13
20000dcc:	f161c183 			; <UNDEFINED> instruction: 0xf161c183
20000dd0:	e0f8fff9 	ldrsht	pc, [r8], #249	; 0xf9	; <UNPREDICTABLE>
20000dd4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
20000dd8:	c0e0e0e0 	rscgt	lr, r0, r0, ror #1
20000ddc:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20000de0:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20000de4:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
20000de8:	e0808080 	add	r8, r0, r0, lsl #1
20000dec:	80808080 	addhi	r8, r0, r0, lsl #1
20000df0:	f0bf8080 			; <UNDEFINED> instruction: 0xf0bf8080
20000df4:	808080c0 	addhi	r8, r0, r0, asr #1
20000df8:	80808080 	addhi	r8, r0, r0, lsl #1
20000dfc:	80808080 	addhi	r8, r0, r0, lsl #1
20000e00:	87818080 	strhi	r8, [r1, r0, lsl #1]
20000e04:	fedfcf8f 	cdp2	15, 13, cr12, cr15, cr15, {4}
20000e08:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20000e0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000e10:	9fbfbe3e 	svcls	0x00bfbe3e
20000e14:	8fcf8f87 	svchi	0x00cf8f87
20000e18:	83838387 	orrhi	r8, r3, #469762050	; 0x1c000002
20000e1c:	00ffff87 	rscseq	pc, pc, r7, lsl #31
20000e20:	00000000 	andeq	r0, r0, r0
20000e24:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20000e28:	ff7f0703 			; <UNDEFINED> instruction: 0xff7f0703
20000e2c:	02020213 	andeq	r0, r2, #805306369	; 0x30000001
20000e30:	0c0b1a12 			; <UNDEFINED> instruction: 0x0c0b1a12
20000e34:	00010204 	andeq	r0, r1, r4, lsl #4
20000e38:	000087ff 	strdeq	r8, [r0], -pc	; <UNPREDICTABLE>
20000e3c:	00000000 	andeq	r0, r0, r0
20000e40:	f9f80000 			; <UNDEFINED> instruction: 0xf9f80000
20000e44:	f9ff0100 			; <UNDEFINED> instruction: 0xf9ff0100
20000e48:	01010101 	tsteq	r1, r1, lsl #2
20000e4c:	c1c10101 	bicgt	r0, r1, r1, lsl #2
20000e50:	c1c1e1e1 	bicgt	lr, r1, r1, ror #3
20000e54:	03030101 	movweq	r0, #12545	; 0x3101
20000e58:	03030303 	movweq	r0, #13059	; 0x3303
20000e5c:	03030303 	movweq	r0, #13059	; 0x3303
20000e60:	07030303 	streq	r0, [r3, -r3, lsl #6]
20000e64:	03038707 	movweq	r8, #14087	; 0x3707
20000e68:	07070707 	streq	r0, [r7, -r7, lsl #14]
20000e6c:	ffff0707 			; <UNDEFINED> instruction: 0xffff0707
20000e70:	07ffffff 			; <UNDEFINED> instruction: 0x07ffffff
20000e74:	397dff17 	ldmdbcc	sp!, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
20000e78:	00000010 	andeq	r0, r0, r0, lsl r0
20000e7c:	ff7f0f03 			; <UNDEFINED> instruction: 0xff7f0f03
20000e80:	0101f9f9 	strdeq	pc, [r1, -r9]
20000e84:	07070701 	streq	r0, [r7, -r1, lsl #14]
20000e88:	07070707 	streq	r0, [r7, -r7, lsl #14]
20000e8c:	01070f07 	tsteq	r7, r7, lsl #30
20000e90:	06030301 	streq	r0, [r3], -r1, lsl #6
20000e94:	206060fc 	strdcs	r6, [r0], #-12	; <UNPREDICTABLE>
20000e98:	21212133 			; <UNDEFINED> instruction: 0x21212133
20000e9c:	20202121 	eorcs	r2, r0, r1, lsr #2
20000ea0:	23222222 			; <UNDEFINED> instruction: 0x23222222
20000ea4:	8080ff7f 	addhi	pc, r0, pc, ror pc	; <UNPREDICTABLE>
20000ea8:	80808080 	addhi	r8, r0, r0, lsl #1
20000eac:	01010080 	smlabbeq	r1, r0, r0, r0
20000eb0:	030f0000 	movweq	r0, #61440	; 0xf000
20000eb4:	00000000 	andeq	r0, r0, r0
20000eb8:	0f070000 	svceq	0x00070000
20000ebc:	0f0f0f0f 	svceq	0x000f0f0f
20000ec0:	00000003 	andeq	r0, r0, r3
	...
20000ed0:	ff3eff08 			; <UNDEFINED> instruction: 0xff3eff08
20000ed4:	00000000 	andeq	r0, r0, r0
20000ed8:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
20000edc:	7cffffff 	ldclvc	15, cr15, [pc], #1020	; 200012e0 <jake2+0x64>
20000ee0:	e0c0c3de 	ldrd	ip, [r0], #62	; 0x3e
20000ee4:	f0f0f0e0 			; <UNDEFINED> instruction: 0xf0f0f0e0
20000ee8:	fffcfcf8 			; <UNDEFINED> instruction: 0xfffcfcf8
20000eec:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
	...
20000f00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f04:	40808080 	addmi	r8, r0, r0, lsl #1
20000f08:	e0a02000 	adc	r2, r0, r0
20000f0c:	00000000 	andeq	r0, r0, r0
20000f10:	03ff0000 	mvnseq	r0, #0
20000f14:	01010101 	tsteq	r1, r1, lsl #2
20000f18:	fff1c181 			; <UNDEFINED> instruction: 0xfff1c181
20000f1c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f20:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f2c:	fefeffff 	mrc2	15, 7, pc, cr14, cr15, {7}
20000f30:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20000f34:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20000f38:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20000f3c:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20000f40:	fcfcfcfe 	ldc2l	12, cr15, [ip], #1016	; 0x3f8
20000f44:	fffffefc 			; <UNDEFINED> instruction: 0xfffffefc
20000f48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000f58:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20000f5c:	80000000 	andhi	r0, r0, r0
20000f60:	00008000 	andeq	r8, r0, r0
20000f64:	00000000 	andeq	r0, r0, r0
20000f68:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
20000f6c:	fcfcffff 	ldc2l	15, cr15, [ip], #1020	; 0x3fc

20000f70 <min>:
20000f70:	0000000d 	andeq	r0, r0, sp

20000f74 <hour>:
20000f74:	00000017 	andeq	r0, r0, r7, lsl r0

20000f78 <jake0>:
	...
20001008:	80800000 	addhi	r0, r0, r0
2000100c:	80808080 	addhi	r8, r0, r0, lsl #1
20001010:	80808080 	addhi	r8, r0, r0, lsl #1
20001014:	c0808080 	addgt	r8, r0, r0, lsl #1
20001018:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
2000101c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
20001020:	f0f0e0e0 			; <UNDEFINED> instruction: 0xf0f0e0e0
20001024:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
20001028:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
2000102c:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
20001030:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
20001034:	e0e0f0f0 	strd	pc, [r0], #0	; <UNPREDICTABLE>
20001038:	e060e0e0 	rsb	lr, r0, r0, ror #1
2000103c:	0080c0c0 	addeq	ip, r0, r0, asr #1
	...
20001068:	e0e08000 	rsc	r8, r0, r0
2000106c:	fcf8f8f0 	ldc2l	8, cr15, [r8], #960	; 0x3c0
20001070:	fffefefe 			; <UNDEFINED> instruction: 0xfffefefe
20001074:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001078:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000107c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001080:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001084:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001088:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000108c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001090:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001094:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001098:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000109c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200010a0:	c3c6cfff 	bicgt	ip, r6, #1020	; 0x3fc
200010a4:	038383c3 	orreq	r8, r3, #201326595	; 0xc000003
200010a8:	87830303 	strhi	r0, [r3, r3, lsl #6]
200010ac:	ccfeffcf 	ldclgt	15, cr15, [lr], #828	; 0x33c
200010b0:	0000e0f8 	strdeq	lr, [r0], -r8
	...
200010d4:	fff0c080 			; <UNDEFINED> instruction: 0xfff0c080
200010d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200010dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200010e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200010e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200010e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200010ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200010f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200010f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200010f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200010fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001100:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001104:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001108:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000110c:	ffffefdf 			; <UNDEFINED> instruction: 0xffffefdf
20001110:	ffbfffbf 			; <UNDEFINED> instruction: 0xffbfffbf
20001114:	1f3f6fff 	svcne	0x003f6fff
20001118:	1f1f1f1f 	svcne	0x001f1f1f
2000111c:	01f7ff1f 	mvnseq	pc, pc, lsl pc	; <UNPREDICTABLE>
	...
20001140:	fffffef0 			; <UNDEFINED> instruction: 0xfffffef0
20001144:	0003ffff 	strdeq	pc, [r3], -pc	; <UNPREDICTABLE>
20001148:	07070301 	streq	r0, [r7, -r1, lsl #6]
2000114c:	1f1f0f0f 	svcne	0x001f0f0f
20001150:	ffffffdf 			; <UNDEFINED> instruction: 0xffffffdf
20001154:	7f7fffff 	svcvc	0x007fffff
20001158:	7f7f7f7f 	svcvc	0x007f7f7f
2000115c:	7f7f7f7f 	svcvc	0x007f7f7f
20001160:	7f7f7f7f 	svcvc	0x007f7f7f
20001164:	ffff3f3f 			; <UNDEFINED> instruction: 0xffff3f3f
20001168:	1fffffff 	svcne	0x00ffffff
2000116c:	0f0f0f1f 	svceq	0x000f0f1f
20001170:	07070f0f 	streq	r0, [r7, -pc, lsl #30]
20001174:	07070707 	streq	r0, [r7, -r7, lsl #14]
20001178:	ffff0f07 			; <UNDEFINED> instruction: 0xffff0f07
2000117c:	03e3ffff 	mvneq	pc, #1020	; 0x3fc
20001180:	02030707 	andeq	r0, r3, #1835008	; 0x1c0000
20001184:	02000202 	andeq	r0, r0, #536870912	; 0x20000000
20001188:	01010202 	tsteq	r1, r2, lsl #4
	...
200011ac:	87800000 	strhi	r0, [r0, r0]
200011b0:	ffffffdf 			; <UNDEFINED> instruction: 0xffffffdf
200011b4:	00c0e0fc 	strdeq	lr, [r0], #12
200011b8:	00000000 	andeq	r0, r0, r0
200011bc:	ffff3e00 			; <UNDEFINED> instruction: 0xffff3e00
200011c0:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
200011d0:	07030302 	streq	r0, [r3, -r2, lsl #6]
200011d4:	03030707 	movweq	r0, #14087	; 0x3707
200011d8:	00000003 	andeq	r0, r0, r3
	...
200011e8:	ff7f0700 			; <UNDEFINED> instruction: 0xff7f0700
200011ec:	80e0feff 	strdhi	pc, [r0], #239	; 0xef	; <UNPREDICTABLE>
	...
20001218:	01000000 	mrseq	r0, (UNDEF: 0)
2000121c:	01010101 	tsteq	r1, r1, lsl #2
20001220:	01010101 	tsteq	r1, r1, lsl #2
20001224:	00010101 	andeq	r0, r1, r1, lsl #2
20001228:	c0800000 	addgt	r0, r0, r0
2000122c:	ffffe7c1 			; <UNDEFINED> instruction: 0xffffe7c1
20001230:	78fcffff 	ldmvc	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
20001234:	40606070 	rsbmi	r6, r0, r0, ror r0
	...
20001254:	06060202 	streq	r0, [r6], -r2, lsl #4
20001258:	07070706 	streq	r0, [r7, -r6, lsl #14]
2000125c:	07070707 	streq	r0, [r7, -r7, lsl #14]
20001260:	00020707 	andeq	r0, r2, r7, lsl #14
	...

2000127c <jake2>:
	...
20001320:	80800000 	addhi	r0, r0, r0
20001324:	c0808080 	addgt	r8, r0, r0, lsl #1
20001328:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
2000132c:	e0c0c0c0 	sbc	ip, r0, r0, asr #1
20001330:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
20001334:	c0c0e0e0 	sbcgt	lr, r0, r0, ror #1
20001338:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
2000133c:	00008080 	andeq	r8, r0, r0, lsl #1
	...
20001370:	c0808000 	addgt	r8, r0, r0
20001374:	e0e0c0c0 	rsc	ip, r0, r0, asr #1
20001378:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
2000137c:	f8f8f8f0 			; <UNDEFINED> instruction: 0xf8f8f8f0
20001380:	f8f8f8f8 			; <UNDEFINED> instruction: 0xf8f8f8f8
20001384:	fcf8f8f8 	ldc2l	8, cr15, [r8], #992	; 0x3e0
20001388:	fefefcfc 	mrc2	12, 7, pc, cr14, cr12, {7}
2000138c:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20001390:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001394:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001398:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000139c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200013a0:	83878fdf 	orrhi	r8, r7, #892	; 0x37c
200013a4:	83838383 	orrhi	r8, r3, #201326594	; 0xc000002
200013a8:	87030303 	strhi	r0, [r3, -r3, lsl #6]
200013ac:	fefaff8d 	cdp2	15, 15, cr15, cr10, cr13, {4}
200013b0:	f0f8f8fc 			; <UNDEFINED> instruction: 0xf0f8f8fc
200013b4:	000000c0 	andeq	r0, r0, r0, asr #1
	...
200013dc:	fffffcf8 			; <UNDEFINED> instruction: 0xfffffcf8
200013e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200013e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200013e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200013ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200013f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200013f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200013f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200013fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001400:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001404:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001408:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000140c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001410:	dfdfbfff 	svcle	0x00dfbfff
20001414:	ff7fbfbf 			; <UNDEFINED> instruction: 0xff7fbfbf
20001418:	7fffffff 	svcvc	0x00ffffff
2000141c:	0f0f0f0f 	svceq	0x000f0f0f
20001420:	180f0f0f 	stmdane	pc, {r0, r1, r2, r3, r8, r9, sl, fp}	; <UNPREDICTABLE>
20001424:	00000070 	andeq	r0, r0, r0, ror r0
	...
20001444:	fffefcf0 			; <UNDEFINED> instruction: 0xfffefcf0
20001448:	07070f0f 	streq	r0, [r7, -pc, lsl #30]
2000144c:	7f3f1f1f 	svcvc	0x003f1f1f
20001450:	ffffff7f 			; <UNDEFINED> instruction: 0xffffff7f
20001454:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001458:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000145c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001460:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001464:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001468:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000146c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001470:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001474:	7f7f7f7f 	svcvc	0x007f7f7f
20001478:	3f3f3f3f 	svccc	0x003f3f3f
2000147c:	3f1f1f1f 	svccc	0x001f1f1f
20001480:	efffffff 	svc	0x00ffffff
20001484:	03030707 	movweq	r0, #14087	; 0x3707
20001488:	02020303 	andeq	r0, r2, #201326592	; 0xc000000
2000148c:	00000100 	andeq	r0, r0, r0, lsl #2
	...
200014b0:	87830000 	strhi	r0, [r3, r0]
200014b4:	f8feffdf 			; <UNDEFINED> instruction: 0xf8feffdf
200014b8:	00c0e0f0 	strdeq	lr, [r0], #0
200014bc:	00000000 	andeq	r0, r0, r0
200014c0:	fffffd78 			; <UNDEFINED> instruction: 0xfffffd78
200014c4:	03078fff 	movweq	r8, #32767	; 0x7fff
200014c8:	07030303 	streq	r0, [r3, -r3, lsl #6]
200014cc:	07070707 	streq	r0, [r7, -r7, lsl #14]
200014d0:	03070707 	movweq	r0, #30471	; 0x7707
200014d4:	07030303 	streq	r0, [r3, -r3, lsl #6]
200014d8:	03030707 	movweq	r0, #14087	; 0x3707
200014dc:	00000103 	andeq	r0, r0, r3, lsl #2
	...
200014ec:	ff1f0000 			; <UNDEFINED> instruction: 0xff1f0000
200014f0:	00f8ffff 	ldrshteq	pc, [r8], #255	; 0xff	; <UNPREDICTABLE>
	...
20001520:	01010101 	tsteq	r1, r1, lsl #2
20001524:	01010101 	tsteq	r1, r1, lsl #2
20001528:	00000001 	andeq	r0, r0, r1
2000152c:	c1800000 	orrgt	r0, r0, r0
20001530:	ffefe7c3 			; <UNDEFINED> instruction: 0xffefe7c3
20001534:	78f8fcff 	ldmvc	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
20001538:	00606070 	rsbeq	r6, r0, r0, ror r0
	...
20001554:	02020000 	andeq	r0, r2, #0
20001558:	06020202 	streq	r0, [r2], -r2, lsl #4
2000155c:	07070706 	streq	r0, [r7, -r6, lsl #14]
20001560:	07070707 	streq	r0, [r7, -r7, lsl #14]
20001564:	00000707 	andeq	r0, r0, r7, lsl #14
	...

20001580 <jake3>:
	...
20001688:	e0c08000 	sbc	r8, r0, r0
2000168c:	f8f0f0e0 			; <UNDEFINED> instruction: 0xf8f0f0e0
20001690:	fcf8f8f8 	ldc2l	8, cr15, [r8], #992	; 0x3e0
20001694:	7c7c7cfc 	ldclvc	12, cr7, [ip], #-1008	; 0xfffffc10
20001698:	7c7c7c7c 	ldclvc	12, cr7, [ip], #-496	; 0xfffffe10
2000169c:	fcfc7c7c 	ldc2l	12, cr7, [ip], #496	; 0x1f0
200016a0:	fcfcfcfc 	ldc2l	12, cr15, [ip], #1008	; 0x3f0
200016a4:	f8f8f8fc 			; <UNDEFINED> instruction: 0xf8f8f8fc
200016a8:	f0f0f0f8 			; <UNDEFINED> instruction: 0xf0f0f0f8
200016ac:	80c0e0e0 	sbchi	lr, r0, r0, ror #1
200016b0:	00008080 	andeq	r8, r0, r0, lsl #1
	...
200016ec:	80808000 	addhi	r8, r0, r0
200016f0:	f0c0c080 			; <UNDEFINED> instruction: 0xf0c0c080
200016f4:	fffffef8 			; <UNDEFINED> instruction: 0xfffffef8
200016f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200016fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001700:	f0f0f8ff 			; <UNDEFINED> instruction: 0xf0f0f8ff
20001704:	f0e0e0e0 			; <UNDEFINED> instruction: 0xf0e0e0e0
20001708:	f8f8f8f0 			; <UNDEFINED> instruction: 0xf8f8f8f0
2000170c:	fffffffc 			; <UNDEFINED> instruction: 0xfffffffc
20001710:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001714:	f1ffffff 			; <UNDEFINED> instruction: 0xf1ffffff
20001718:	c0e0e0f1 	strdgt	lr, [r0], #1	; <UNPREDICTABLE>
2000171c:	61e1e0c0 	mvnvs	lr, r0, asr #1
20001720:	00040331 	andeq	r0, r4, r1, lsr r3
	...
20001744:	e0e0c080 	rsc	ip, r0, r0, lsl #1
20001748:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
2000174c:	c0c0e0e0 	sbcgt	lr, r0, r0, ror #1
20001750:	fcf8f0e0 	ldc2l	0, cr15, [r8], #896	; 0x380
20001754:	fffefefc 			; <UNDEFINED> instruction: 0xfffefefc
20001758:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000175c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001760:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001764:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001768:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000176c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001770:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001774:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001778:	fdffffff 	ldc2l	15, cr15, [pc, #1020]!	; 20001b7c <jake4+0x2f8>
2000177c:	fefffefe 	mrc2	14, 7, pc, cr15, cr14, {7}
20001780:	fffcfeff 			; <UNDEFINED> instruction: 0xfffcfeff
20001784:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001788:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000178c:	00000003 	andeq	r0, r0, r3
	...
200017b0:	07010000 	streq	r0, [r1, -r0]
200017b4:	bf9f1f0f 	svclt	0x009f1f0f
200017b8:	f1f8fcfe 			; <UNDEFINED> instruction: 0xf1f8fcfe
200017bc:	9fc7e3e1 	svcls	0x00c7e3e1
200017c0:	ffff3f1f 			; <UNDEFINED> instruction: 0xffff3f1f
200017c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200017c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200017cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200017d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200017d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200017d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200017dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200017e0:	7fffffff 	svcvc	0x00ffffff
200017e4:	7f7f7f7f 	svcvc	0x007f7f7f
200017e8:	7f7f7f7f 	svcvc	0x007f7f7f
200017ec:	1f3f3f7f 	svcne	0x003f3f7f
200017f0:	f3070f1f 	vmaxnm.f32	d0, d7, d15
200017f4:	3fffffff 	svccc	0x00ffffff
200017f8:	00000007 	andeq	r0, r0, r7
	...
20001820:	01000000 	mrseq	r0, (UNDEF: 0)
20001824:	01010101 	tsteq	r1, r1, lsl #2
20001828:	01010101 	tsteq	r1, r1, lsl #2
2000182c:	00000101 	andeq	r0, r0, r1, lsl #2
20001830:	cf878301 	svcgt	0x00878301
20001834:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001838:	7ff7ffff 	svcvc	0x00f7ffff
2000183c:	67676777 			; <UNDEFINED> instruction: 0x67676777
20001840:	03030307 	movweq	r0, #13063	; 0x3307
20001844:	03030303 	movweq	r0, #13059	; 0x3303
20001848:	01010303 	tsteq	r1, r3, lsl #6
	...
2000185c:	06020000 	streq	r0, [r2], -r0
20001860:	07070707 	streq	r0, [r7, -r7, lsl #14]
20001864:	07070707 	streq	r0, [r7, -r7, lsl #14]
20001868:	00020307 	andeq	r0, r2, r7, lsl #6
	...

20001884 <jake4>:
	...
20001924:	80000000 	andhi	r0, r0, r0
20001928:	c0c0c080 	sbcgt	ip, r0, r0, lsl #1
2000192c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
20001930:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
20001934:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
20001938:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
2000193c:	c0c0c0e0 	sbcgt	ip, r0, r0, ror #1
20001940:	00808080 	addeq	r8, r0, r0, lsl #1
	...
20001988:	c0800000 	addgt	r0, r0, r0
2000198c:	f8f0e0c0 			; <UNDEFINED> instruction: 0xf8f0e0c0
20001990:	fffefef8 			; <UNDEFINED> instruction: 0xfffefef8
20001994:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001998:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000199c:	018787ff 	strdeq	r8, [r7, pc]
200019a0:	81810101 	orrhi	r0, r1, r1, lsl #2
200019a4:	87c18181 	strbhi	r8, [r1, r1, lsl #3]
200019a8:	ffffffc7 			; <UNDEFINED> instruction: 0xffffffc7
200019ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200019b0:	7e7f7fff 	mrcvc	15, 3, r7, cr15, cr15, {7}
200019b4:	7070787e 	rsbsvc	r7, r0, lr, ror r8
200019b8:	80c04060 	sbchi	r4, r0, r0, rrx
	...
200019e4:	e0c08000 	sbc	r8, r0, r0
200019e8:	f8f0f0e0 			; <UNDEFINED> instruction: 0xf8f0f0e0
200019ec:	fef8f8f8 	mrc2	8, 7, pc, cr8, cr8, {7}
200019f0:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
200019f4:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
200019f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200019fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001a00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001a04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001a08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001a0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001a10:	cfffffff 	svcgt	0x00ffffff
20001a14:	f7ffe7ff 			; <UNDEFINED> instruction: 0xf7ffe7ff
20001a18:	ffff9f87 			; <UNDEFINED> instruction: 0xffff9f87
20001a1c:	f8feffff 			; <UNDEFINED> instruction: 0xf8feffff
20001a20:	e0e0e0f0 	strd	lr, [r0], #0	; <UNPREDICTABLE>
20001a24:	10306060 	eorsne	r6, r0, r0, rrx
20001a28:	00000708 	andeq	r0, r0, r8, lsl #14
	...
20001a48:	e0e00000 	rsc	r0, r0, r0
20001a4c:	70f0f0f0 	ldrshtvc	pc, [r0], #0	; <UNPREDICTABLE>
20001a50:	ff7f7070 			; <UNDEFINED> instruction: 0xff7f7070
20001a54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001a58:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001a5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001a60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001a64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001a68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001a6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001a70:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001a74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001a78:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001a7c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001a80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001a84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001a88:	ffffff7f 			; <UNDEFINED> instruction: 0xffffff7f
20001a8c:	0707ffff 			; <UNDEFINED> instruction: 0x0707ffff
20001a90:	00000001 	andeq	r0, r0, r1
	...
20001ab8:	7f3f0f07 	svcvc	0x003f0f07
20001abc:	f0f8fcff 			; <UNDEFINED> instruction: 0xf0f8fcff
20001ac0:	0783c0e0 	streq	ip, [r3, r0, ror #1]
20001ac4:	ff1f0f0f 			; <UNDEFINED> instruction: 0xff1f0f0f
20001ac8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001acc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001ad0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001ad4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001ad8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001adc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001ae0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001ae4:	7fffffff 	svcvc	0x00ffffff
20001ae8:	3f3f7f7f 	svccc	0x003f7f7f
20001aec:	0f0f1f1f 	svceq	0x000f1f1f
20001af0:	0303070f 	movweq	r0, #14095	; 0x370f
20001af4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
20001af8:	7fffffff 	svcvc	0x00ffffff
	...
20001b24:	04000000 	streq	r0, [r0], #-0
20001b28:	07070707 	streq	r0, [r7, -r7, lsl #14]
20001b2c:	07070707 	streq	r0, [r7, -r7, lsl #14]
20001b30:	00000707 	andeq	r0, r0, r7, lsl #14
20001b34:	1f0f0700 	svcne	0x000f0700
20001b38:	f8ffffbf 			; <UNDEFINED> instruction: 0xf8ffffbf
20001b3c:	c7e7e3f8 			; <UNDEFINED> instruction: 0xc7e7e3f8
20001b40:	878787c7 	strhi	r8, [r7, r7, asr #15]
20001b44:	0f0f0f07 	svceq	0x000f0f07
20001b48:	0707070f 	streq	r0, [r7, -pc, lsl #14]
20001b4c:	03030303 	movweq	r0, #13059	; 0x3303
20001b50:	01010303 	tsteq	r1, r3, lsl #6
	...
20001b60:	18080808 	stmdane	r8, {r3, fp}
20001b64:	1f1f1f18 	svcne	0x001f1f18
20001b68:	1c1c1c1f 	ldcne	12, cr1, [ip], {31}
20001b6c:	00081c1c 	andeq	r1, r8, ip, lsl ip
	...

20001b88 <jakesleep>:
20001b88:	02020282 	andeq	r0, r2, #536870920	; 0x20000008
20001b8c:	bf060002 	svclt	0x00060002
20001b90:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20001b94:	00000000 	andeq	r0, r0, r0
20001b98:	70c00000 	sbcvc	r0, r0, r0
20001b9c:	07070f3c 	smladxeq	r7, ip, pc, r0	; <UNPREDICTABLE>
20001ba0:	e0901f0f 	adds	r1, r0, pc, lsl #30
20001ba4:	80c0c0e0 	sbchi	ip, r0, r0, ror #1
20001ba8:	ffff0080 			; <UNDEFINED> instruction: 0xffff0080
20001bac:	80808080 	addhi	r8, r0, r0, lsl #1
20001bb0:	ffffffc0 			; <UNDEFINED> instruction: 0xffffffc0
20001bb4:	7f7fffff 	svcvc	0x007fffff
20001bb8:	1f1f3f3f 	svcne	0x001f3f3f
20001bbc:	0f0f0d0f 	svceq	0x000f0d0f
20001bc0:	989c8c0f 	ldmls	ip, {r0, r1, r2, r3, sl, fp, pc}
20001bc4:	fff9f8b8 			; <UNDEFINED> instruction: 0xfff9f8b8
20001bc8:	fffffffb 			; <UNDEFINED> instruction: 0xfffffffb
20001bcc:	f7f7f7ff 			; <UNDEFINED> instruction: 0xf7f7f7ff
20001bd0:	f3f3f3f3 	vrsra.u64	<illegal reg q15.5>, <illegal reg q9.5>, #13
20001bd4:	fbf1f3f3 	blx	1fc7ebaa <_etext+0x17c7cce2>
20001bd8:	fff3f1f3 			; <UNDEFINED> instruction: 0xfff3f1f3
20001bdc:	f0f0fbff 			; <UNDEFINED> instruction: 0xf0f0fbff
20001be0:	f0f0fff8 			; <UNDEFINED> instruction: 0xf0f0fff8
20001be4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20001be8:	00000000 	andeq	r0, r0, r0
20001bec:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
20001bf0:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
20001bf4:	110101b9 			; <UNDEFINED> instruction: 0x110101b9
20001bf8:	ff010131 			; <UNDEFINED> instruction: 0xff010131
20001bfc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20001c00:	fcf80000 	ldc2l	0, cr0, [r8]
20001c04:	1e3ffffe 	mrcne	15, 1, APSR_nzcv, cr15, cr14, {7}
20001c08:	4f8f0e1e 	svcmi	0x008f0e1e
20001c0c:	0f1f172f 	svceq	0x001f172f
20001c10:	03070707 	movweq	r0, #30471	; 0x7707
20001c14:	01010103 	tsteq	r1, r3, lsl #2
20001c18:	00000001 	andeq	r0, r0, r1
20001c1c:	01010204 	tsteq	r1, r4, lsl #4
	...
20001c28:	0e3cf0c0 	cdpeq	0, 3, cr15, cr12, cr0, {6}
20001c2c:	1121e103 			; <UNDEFINED> instruction: 0x1121e103
20001c30:	10101111 	andsne	r1, r0, r1, lsl r1
20001c34:	30301010 	eorscc	r1, r0, r0, lsl r0
20001c38:	0183ff7f 	orreq	pc, r3, pc, ror pc	; <UNPREDICTABLE>
20001c3c:	01000101 	tsteq	r0, r1, lsl #2
20001c40:	ffff8301 			; <UNDEFINED> instruction: 0xffff8301
20001c44:	3f1f3fff 	svccc	0x001f3fff
20001c48:	ffffff7f 			; <UNDEFINED> instruction: 0xffffff7f
20001c4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001c50:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20001c54:	00000000 	andeq	r0, r0, r0
20001c58:	0000f7ff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20001c5c:	fffffff0 			; <UNDEFINED> instruction: 0xfffffff0
20001c60:	21418181 	smlalbbcs	r8, r1, r1, r1
20001c64:	efc3a121 	svc	0x00c3a121
20001c68:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20001c6c:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
20001c70:	60e0ffff 	strdvs	pc, [r0], #255	; 0xff	; <UNPREDICTABLE>
20001c74:	0000031c 	andeq	r0, r0, ip, lsl r3
	...
20001c90:	fee00000 	cdp2	0, 14, cr0, cr0, cr0, {0}
20001c94:	00000007 	andeq	r0, r0, r7
20001c98:	06030100 	streq	r0, [r3], -r0, lsl #2
20001c9c:	8c8484fc 	cfstrshi	mvf8, [r4], {252}	; 0xfc
20001ca0:	fefefefc 	mrc2	14, 7, pc, cr14, cr12, {7}
20001ca4:	030100fc 	movweq	r0, #4348	; 0x10fc
20001ca8:	0f8efeff 	svceq	0x008efeff
20001cac:	03030707 	movweq	r0, #14087	; 0x3707
20001cb0:	00000001 	andeq	r0, r0, r1
20001cb4:	0f030000 	svceq	0x00030000
20001cb8:	1f3fffff 	svcne	0x003fffff
20001cbc:	00001f3f 	andeq	r1, r0, pc, lsr pc
20001cc0:	00000000 	andeq	r0, r0, r0
20001cc4:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20001cc8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001ccc:	c2c240c6 	sbcgt	r4, r2, #198	; 0xc6
20001cd0:	e1c0c1c2 	bic	ip, r0, r2, asr #3
20001cd4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20001cd8:	07030000 	streq	r0, [r3, -r0]
20001cdc:	0003ff87 	andeq	pc, r3, r7, lsl #31
	...
20001cfc:	01ff0000 	mvnseq	r0, r0
20001d00:	00000000 	andeq	r0, r0, r0
20001d04:	43663e00 	cmnmi	r6, #0, 28
20001d08:	40414141 	submi	r4, r1, r1, asr #2
20001d0c:	e1c1c140 	bic	ip, r1, r0, asr #2
20001d10:	0608f0f0 			; <UNDEFINED> instruction: 0x0608f0f0
20001d14:	07030303 	streq	r0, [r3, -r3, lsl #6]
20001d18:	f0fcfe9f 			; <UNDEFINED> instruction: 0xf0fcfe9f
20001d1c:	00000000 	andeq	r0, r0, r0
20001d20:	c0c08080 	sbcgt	r8, r0, r0, lsl #1
20001d24:	f0feffff 			; <UNDEFINED> instruction: 0xf0feffff
20001d28:	00f0f0f0 	ldrshteq	pc, [r0], #0	; <UNPREDICTABLE>
20001d2c:	00000000 	andeq	r0, r0, r0
20001d30:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20001d34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001d38:	04040406 	streq	r0, [r4], #-1030	; 0xfffffbfa
20001d3c:	87060404 	strhi	r0, [r6, -r4, lsl #8]
20001d40:	06868687 	streq	r8, [r6], r7, lsl #13
20001d44:	f161c183 			; <UNDEFINED> instruction: 0xf161c183
20001d48:	e0f8fff9 	ldrsht	pc, [r8], #249	; 0xf9	; <UNPREDICTABLE>
20001d4c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
20001d50:	c0e0e0e0 	rscgt	lr, r0, r0, ror #1
20001d54:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20001d58:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20001d5c:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
20001d60:	e0808080 	add	r8, r0, r0, lsl #1
20001d64:	80808080 	addhi	r8, r0, r0, lsl #1
20001d68:	f0bf8080 			; <UNDEFINED> instruction: 0xf0bf8080
20001d6c:	808080c0 	addhi	r8, r0, r0, asr #1
20001d70:	80808080 	addhi	r8, r0, r0, lsl #1
20001d74:	80808080 	addhi	r8, r0, r0, lsl #1
20001d78:	87818080 	strhi	r8, [r1, r0, lsl #1]
20001d7c:	fedfcf8f 	cdp2	15, 13, cr12, cr15, cr15, {4}
20001d80:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20001d84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001d88:	9fbfbe3e 	svcls	0x00bfbe3e
20001d8c:	8fcf8f87 	svchi	0x00cf8f87
20001d90:	83838387 	orrhi	r8, r3, #469762050	; 0x1c000002
20001d94:	00ffff87 	rscseq	pc, pc, r7, lsl #31
20001d98:	00000000 	andeq	r0, r0, r0
20001d9c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20001da0:	ff7f0703 			; <UNDEFINED> instruction: 0xff7f0703
20001da4:	02020213 	andeq	r0, r2, #805306369	; 0x30000001
20001da8:	0c0b1a12 			; <UNDEFINED> instruction: 0x0c0b1a12
20001dac:	00010204 	andeq	r0, r1, r4, lsl #4
20001db0:	000087ff 	strdeq	r8, [r0], -pc	; <UNPREDICTABLE>
20001db4:	00000000 	andeq	r0, r0, r0
20001db8:	f9f80000 			; <UNDEFINED> instruction: 0xf9f80000
20001dbc:	f9ff0100 			; <UNDEFINED> instruction: 0xf9ff0100
20001dc0:	01010101 	tsteq	r1, r1, lsl #2
20001dc4:	c1c10101 	bicgt	r0, r1, r1, lsl #2
20001dc8:	c1c1e1e1 	bicgt	lr, r1, r1, ror #3
20001dcc:	03030101 	movweq	r0, #12545	; 0x3101
20001dd0:	03030303 	movweq	r0, #13059	; 0x3303
20001dd4:	03030303 	movweq	r0, #13059	; 0x3303
20001dd8:	07030303 	streq	r0, [r3, -r3, lsl #6]
20001ddc:	03038707 	movweq	r8, #14087	; 0x3707
20001de0:	07070707 	streq	r0, [r7, -r7, lsl #14]
20001de4:	ffff0707 			; <UNDEFINED> instruction: 0xffff0707
20001de8:	07ffffff 			; <UNDEFINED> instruction: 0x07ffffff
20001dec:	397dff17 	ldmdbcc	sp!, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
20001df0:	00000010 	andeq	r0, r0, r0, lsl r0
20001df4:	ff7f0f03 			; <UNDEFINED> instruction: 0xff7f0f03
20001df8:	0101f9f9 	strdeq	pc, [r1, -r9]
20001dfc:	07070701 	streq	r0, [r7, -r1, lsl #14]
20001e00:	07070707 	streq	r0, [r7, -r7, lsl #14]
20001e04:	01070f07 	tsteq	r7, r7, lsl #30
20001e08:	06030301 	streq	r0, [r3], -r1, lsl #6
20001e0c:	206060fc 	strdcs	r6, [r0], #-12	; <UNPREDICTABLE>
20001e10:	21212133 			; <UNDEFINED> instruction: 0x21212133
20001e14:	20202121 	eorcs	r2, r0, r1, lsr #2
20001e18:	23222222 			; <UNDEFINED> instruction: 0x23222222
20001e1c:	8080ff7f 	addhi	pc, r0, pc, ror pc	; <UNPREDICTABLE>
20001e20:	80808080 	addhi	r8, r0, r0, lsl #1
20001e24:	01010080 	smlabbeq	r1, r0, r0, r0
20001e28:	030f0000 	movweq	r0, #61440	; 0xf000
20001e2c:	00000000 	andeq	r0, r0, r0
20001e30:	0f070000 	svceq	0x00070000
20001e34:	0f0f0f0f 	svceq	0x000f0f0f
20001e38:	00000003 	andeq	r0, r0, r3
	...
20001e48:	ff3eff08 			; <UNDEFINED> instruction: 0xff3eff08
20001e4c:	00000000 	andeq	r0, r0, r0
20001e50:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
20001e54:	7cffffff 	ldclvc	15, cr15, [pc], #1020	; 20002258 <jake2+0x6c>
20001e58:	e0c0c3de 	ldrd	ip, [r0], #62	; 0x3e
20001e5c:	f0f0f0e0 			; <UNDEFINED> instruction: 0xf0f0f0e0
20001e60:	fffcfcf8 			; <UNDEFINED> instruction: 0xfffcfcf8
20001e64:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
	...
20001e78:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001e7c:	40808080 	addmi	r8, r0, r0, lsl #1
20001e80:	e0a02000 	adc	r2, r0, r0
20001e84:	00000000 	andeq	r0, r0, r0
20001e88:	03ff0000 	mvnseq	r0, #0
20001e8c:	01010101 	tsteq	r1, r1, lsl #2
20001e90:	fff1c181 			; <UNDEFINED> instruction: 0xfff1c181
20001e94:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001e98:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001e9c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001ea0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001ea4:	fefeffff 	mrc2	15, 7, pc, cr14, cr15, {7}
20001ea8:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20001eac:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20001eb0:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20001eb4:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20001eb8:	fcfcfcfe 	ldc2l	12, cr15, [ip], #1016	; 0x3f8
20001ebc:	fffffefc 			; <UNDEFINED> instruction: 0xfffffefc
20001ec0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001ec4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001ec8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001ecc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001ed0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20001ed4:	80000000 	andhi	r0, r0, r0
20001ed8:	00008000 	andeq	r8, r0, r0
20001edc:	00000000 	andeq	r0, r0, r0
20001ee0:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
20001ee4:	fcfcffff 	ldc2l	15, cr15, [ip], #1020	; 0x3fc

20001ee8 <jake0>:
	...
20001f78:	80800000 	addhi	r0, r0, r0
20001f7c:	80808080 	addhi	r8, r0, r0, lsl #1
20001f80:	80808080 	addhi	r8, r0, r0, lsl #1
20001f84:	c0808080 	addgt	r8, r0, r0, lsl #1
20001f88:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20001f8c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
20001f90:	f0f0e0e0 			; <UNDEFINED> instruction: 0xf0f0e0e0
20001f94:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
20001f98:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
20001f9c:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
20001fa0:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
20001fa4:	e0e0f0f0 	strd	pc, [r0], #0	; <UNPREDICTABLE>
20001fa8:	e060e0e0 	rsb	lr, r0, r0, ror #1
20001fac:	0080c0c0 	addeq	ip, r0, r0, asr #1
	...
20001fd8:	e0e08000 	rsc	r8, r0, r0
20001fdc:	fcf8f8f0 	ldc2l	8, cr15, [r8], #960	; 0x3c0
20001fe0:	fffefefe 			; <UNDEFINED> instruction: 0xfffefefe
20001fe4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001fe8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001fec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001ff0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001ff4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001ff8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001ffc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002000:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002004:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002008:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000200c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002010:	c3c6cfff 	bicgt	ip, r6, #1020	; 0x3fc
20002014:	038383c3 	orreq	r8, r3, #201326595	; 0xc000003
20002018:	87830303 	strhi	r0, [r3, r3, lsl #6]
2000201c:	ccfeffcf 	ldclgt	15, cr15, [lr], #828	; 0x33c
20002020:	0000e0f8 	strdeq	lr, [r0], -r8
	...
20002044:	fff0c080 			; <UNDEFINED> instruction: 0xfff0c080
20002048:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000204c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002050:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002054:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002058:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000205c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002060:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002064:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002068:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000206c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002070:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002074:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002078:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000207c:	ffffefdf 			; <UNDEFINED> instruction: 0xffffefdf
20002080:	ffbfffbf 			; <UNDEFINED> instruction: 0xffbfffbf
20002084:	1f3f6fff 	svcne	0x003f6fff
20002088:	1f1f1f1f 	svcne	0x001f1f1f
2000208c:	01f7ff1f 	mvnseq	pc, pc, lsl pc	; <UNPREDICTABLE>
	...
200020b0:	fffffef0 			; <UNDEFINED> instruction: 0xfffffef0
200020b4:	0003ffff 	strdeq	pc, [r3], -pc	; <UNPREDICTABLE>
200020b8:	07070301 	streq	r0, [r7, -r1, lsl #6]
200020bc:	1f1f0f0f 	svcne	0x001f0f0f
200020c0:	ffffffdf 			; <UNDEFINED> instruction: 0xffffffdf
200020c4:	7f7fffff 	svcvc	0x007fffff
200020c8:	7f7f7f7f 	svcvc	0x007f7f7f
200020cc:	7f7f7f7f 	svcvc	0x007f7f7f
200020d0:	7f7f7f7f 	svcvc	0x007f7f7f
200020d4:	ffff3f3f 			; <UNDEFINED> instruction: 0xffff3f3f
200020d8:	1fffffff 	svcne	0x00ffffff
200020dc:	0f0f0f1f 	svceq	0x000f0f1f
200020e0:	07070f0f 	streq	r0, [r7, -pc, lsl #30]
200020e4:	07070707 	streq	r0, [r7, -r7, lsl #14]
200020e8:	ffff0f07 			; <UNDEFINED> instruction: 0xffff0f07
200020ec:	03e3ffff 	mvneq	pc, #1020	; 0x3fc
200020f0:	02030707 	andeq	r0, r3, #1835008	; 0x1c0000
200020f4:	02000202 	andeq	r0, r0, #536870912	; 0x20000000
200020f8:	01010202 	tsteq	r1, r2, lsl #4
	...
2000211c:	87800000 	strhi	r0, [r0, r0]
20002120:	ffffffdf 			; <UNDEFINED> instruction: 0xffffffdf
20002124:	00c0e0fc 	strdeq	lr, [r0], #12
20002128:	00000000 	andeq	r0, r0, r0
2000212c:	ffff3e00 			; <UNDEFINED> instruction: 0xffff3e00
20002130:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
20002140:	07030302 	streq	r0, [r3, -r2, lsl #6]
20002144:	03030707 	movweq	r0, #14087	; 0x3707
20002148:	00000003 	andeq	r0, r0, r3
	...
20002158:	ff7f0700 			; <UNDEFINED> instruction: 0xff7f0700
2000215c:	80e0feff 	strdhi	pc, [r0], #239	; 0xef	; <UNPREDICTABLE>
	...
20002188:	01000000 	mrseq	r0, (UNDEF: 0)
2000218c:	01010101 	tsteq	r1, r1, lsl #2
20002190:	01010101 	tsteq	r1, r1, lsl #2
20002194:	00010101 	andeq	r0, r1, r1, lsl #2
20002198:	c0800000 	addgt	r0, r0, r0
2000219c:	ffffe7c1 			; <UNDEFINED> instruction: 0xffffe7c1
200021a0:	78fcffff 	ldmvc	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
200021a4:	40606070 	rsbmi	r6, r0, r0, ror r0
	...
200021c4:	06060202 	streq	r0, [r6], -r2, lsl #4
200021c8:	07070706 	streq	r0, [r7, -r6, lsl #14]
200021cc:	07070707 	streq	r0, [r7, -r7, lsl #14]
200021d0:	00020707 	andeq	r0, r2, r7, lsl #14
	...

200021ec <jake2>:
	...
20002290:	80800000 	addhi	r0, r0, r0
20002294:	c0808080 	addgt	r8, r0, r0, lsl #1
20002298:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
2000229c:	e0c0c0c0 	sbc	ip, r0, r0, asr #1
200022a0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200022a4:	c0c0e0e0 	sbcgt	lr, r0, r0, ror #1
200022a8:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
200022ac:	00008080 	andeq	r8, r0, r0, lsl #1
	...
200022e0:	c0808000 	addgt	r8, r0, r0
200022e4:	e0e0c0c0 	rsc	ip, r0, r0, asr #1
200022e8:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
200022ec:	f8f8f8f0 			; <UNDEFINED> instruction: 0xf8f8f8f0
200022f0:	f8f8f8f8 			; <UNDEFINED> instruction: 0xf8f8f8f8
200022f4:	fcf8f8f8 	ldc2l	8, cr15, [r8], #992	; 0x3e0
200022f8:	fefefcfc 	mrc2	12, 7, pc, cr14, cr12, {7}
200022fc:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20002300:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002304:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002308:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000230c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002310:	83878fdf 	orrhi	r8, r7, #892	; 0x37c
20002314:	83838383 	orrhi	r8, r3, #201326594	; 0xc000002
20002318:	87030303 	strhi	r0, [r3, -r3, lsl #6]
2000231c:	fefaff8d 	cdp2	15, 15, cr15, cr10, cr13, {4}
20002320:	f0f8f8fc 			; <UNDEFINED> instruction: 0xf0f8f8fc
20002324:	000000c0 	andeq	r0, r0, r0, asr #1
	...
2000234c:	fffffcf8 			; <UNDEFINED> instruction: 0xfffffcf8
20002350:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002354:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002358:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000235c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002360:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002364:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002368:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000236c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002370:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002374:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002378:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000237c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002380:	dfdfbfff 	svcle	0x00dfbfff
20002384:	ff7fbfbf 			; <UNDEFINED> instruction: 0xff7fbfbf
20002388:	7fffffff 	svcvc	0x00ffffff
2000238c:	0f0f0f0f 	svceq	0x000f0f0f
20002390:	180f0f0f 	stmdane	pc, {r0, r1, r2, r3, r8, r9, sl, fp}	; <UNPREDICTABLE>
20002394:	00000070 	andeq	r0, r0, r0, ror r0
	...
200023b4:	fffefcf0 			; <UNDEFINED> instruction: 0xfffefcf0
200023b8:	07070f0f 	streq	r0, [r7, -pc, lsl #30]
200023bc:	7f3f1f1f 	svcvc	0x003f1f1f
200023c0:	ffffff7f 			; <UNDEFINED> instruction: 0xffffff7f
200023c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200023c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200023cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200023d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200023d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200023d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200023dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200023e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200023e4:	7f7f7f7f 	svcvc	0x007f7f7f
200023e8:	3f3f3f3f 	svccc	0x003f3f3f
200023ec:	3f1f1f1f 	svccc	0x001f1f1f
200023f0:	efffffff 	svc	0x00ffffff
200023f4:	03030707 	movweq	r0, #14087	; 0x3707
200023f8:	02020303 	andeq	r0, r2, #201326592	; 0xc000000
200023fc:	00000100 	andeq	r0, r0, r0, lsl #2
	...
20002420:	87830000 	strhi	r0, [r3, r0]
20002424:	f8feffdf 			; <UNDEFINED> instruction: 0xf8feffdf
20002428:	00c0e0f0 	strdeq	lr, [r0], #0
2000242c:	00000000 	andeq	r0, r0, r0
20002430:	fffffd78 			; <UNDEFINED> instruction: 0xfffffd78
20002434:	03078fff 	movweq	r8, #32767	; 0x7fff
20002438:	07030303 	streq	r0, [r3, -r3, lsl #6]
2000243c:	07070707 	streq	r0, [r7, -r7, lsl #14]
20002440:	03070707 	movweq	r0, #30471	; 0x7707
20002444:	07030303 	streq	r0, [r3, -r3, lsl #6]
20002448:	03030707 	movweq	r0, #14087	; 0x3707
2000244c:	00000103 	andeq	r0, r0, r3, lsl #2
	...
2000245c:	ff1f0000 			; <UNDEFINED> instruction: 0xff1f0000
20002460:	00f8ffff 	ldrshteq	pc, [r8], #255	; 0xff	; <UNPREDICTABLE>
	...
20002490:	01010101 	tsteq	r1, r1, lsl #2
20002494:	01010101 	tsteq	r1, r1, lsl #2
20002498:	00000001 	andeq	r0, r0, r1
2000249c:	c1800000 	orrgt	r0, r0, r0
200024a0:	ffefe7c3 			; <UNDEFINED> instruction: 0xffefe7c3
200024a4:	78f8fcff 	ldmvc	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
200024a8:	00606070 	rsbeq	r6, r0, r0, ror r0
	...
200024c4:	02020000 	andeq	r0, r2, #0
200024c8:	06020202 	streq	r0, [r2], -r2, lsl #4
200024cc:	07070706 	streq	r0, [r7, -r6, lsl #14]
200024d0:	07070707 	streq	r0, [r7, -r7, lsl #14]
200024d4:	00000707 	andeq	r0, r0, r7, lsl #14
	...

200024f0 <jake3>:
	...
200025f8:	e0c08000 	sbc	r8, r0, r0
200025fc:	f8f0f0e0 			; <UNDEFINED> instruction: 0xf8f0f0e0
20002600:	fcf8f8f8 	ldc2l	8, cr15, [r8], #992	; 0x3e0
20002604:	7c7c7cfc 	ldclvc	12, cr7, [ip], #-1008	; 0xfffffc10
20002608:	7c7c7c7c 	ldclvc	12, cr7, [ip], #-496	; 0xfffffe10
2000260c:	fcfc7c7c 	ldc2l	12, cr7, [ip], #496	; 0x1f0
20002610:	fcfcfcfc 	ldc2l	12, cr15, [ip], #1008	; 0x3f0
20002614:	f8f8f8fc 			; <UNDEFINED> instruction: 0xf8f8f8fc
20002618:	f0f0f0f8 			; <UNDEFINED> instruction: 0xf0f0f0f8
2000261c:	80c0e0e0 	sbchi	lr, r0, r0, ror #1
20002620:	00008080 	andeq	r8, r0, r0, lsl #1
	...
2000265c:	80808000 	addhi	r8, r0, r0
20002660:	f0c0c080 			; <UNDEFINED> instruction: 0xf0c0c080
20002664:	fffffef8 			; <UNDEFINED> instruction: 0xfffffef8
20002668:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000266c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002670:	f0f0f8ff 			; <UNDEFINED> instruction: 0xf0f0f8ff
20002674:	f0e0e0e0 			; <UNDEFINED> instruction: 0xf0e0e0e0
20002678:	f8f8f8f0 			; <UNDEFINED> instruction: 0xf8f8f8f0
2000267c:	fffffffc 			; <UNDEFINED> instruction: 0xfffffffc
20002680:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002684:	f1ffffff 			; <UNDEFINED> instruction: 0xf1ffffff
20002688:	c0e0e0f1 	strdgt	lr, [r0], #1	; <UNPREDICTABLE>
2000268c:	61e1e0c0 	mvnvs	lr, r0, asr #1
20002690:	00040331 	andeq	r0, r4, r1, lsr r3
	...
200026b4:	e0e0c080 	rsc	ip, r0, r0, lsl #1
200026b8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200026bc:	c0c0e0e0 	sbcgt	lr, r0, r0, ror #1
200026c0:	fcf8f0e0 	ldc2l	0, cr15, [r8], #896	; 0x380
200026c4:	fffefefc 			; <UNDEFINED> instruction: 0xfffefefc
200026c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200026cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200026d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200026d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200026d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200026dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200026e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200026e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200026e8:	fdffffff 	ldc2l	15, cr15, [pc, #1020]!	; 20002aec <jake4+0x2f8>
200026ec:	fefffefe 	mrc2	14, 7, pc, cr15, cr14, {7}
200026f0:	fffcfeff 			; <UNDEFINED> instruction: 0xfffcfeff
200026f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200026f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200026fc:	00000003 	andeq	r0, r0, r3
	...
20002720:	07010000 	streq	r0, [r1, -r0]
20002724:	bf9f1f0f 	svclt	0x009f1f0f
20002728:	f1f8fcfe 			; <UNDEFINED> instruction: 0xf1f8fcfe
2000272c:	9fc7e3e1 	svcls	0x00c7e3e1
20002730:	ffff3f1f 			; <UNDEFINED> instruction: 0xffff3f1f
20002734:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002738:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000273c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002740:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002744:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002748:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000274c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002750:	7fffffff 	svcvc	0x00ffffff
20002754:	7f7f7f7f 	svcvc	0x007f7f7f
20002758:	7f7f7f7f 	svcvc	0x007f7f7f
2000275c:	1f3f3f7f 	svcne	0x003f3f7f
20002760:	f3070f1f 	vmaxnm.f32	d0, d7, d15
20002764:	3fffffff 	svccc	0x00ffffff
20002768:	00000007 	andeq	r0, r0, r7
	...
20002790:	01000000 	mrseq	r0, (UNDEF: 0)
20002794:	01010101 	tsteq	r1, r1, lsl #2
20002798:	01010101 	tsteq	r1, r1, lsl #2
2000279c:	00000101 	andeq	r0, r0, r1, lsl #2
200027a0:	cf878301 	svcgt	0x00878301
200027a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200027a8:	7ff7ffff 	svcvc	0x00f7ffff
200027ac:	67676777 			; <UNDEFINED> instruction: 0x67676777
200027b0:	03030307 	movweq	r0, #13063	; 0x3307
200027b4:	03030303 	movweq	r0, #13059	; 0x3303
200027b8:	01010303 	tsteq	r1, r3, lsl #6
	...
200027cc:	06020000 	streq	r0, [r2], -r0
200027d0:	07070707 	streq	r0, [r7, -r7, lsl #14]
200027d4:	07070707 	streq	r0, [r7, -r7, lsl #14]
200027d8:	00020307 	andeq	r0, r2, r7, lsl #6
	...

200027f4 <jake4>:
	...
20002894:	80000000 	andhi	r0, r0, r0
20002898:	c0c0c080 	sbcgt	ip, r0, r0, lsl #1
2000289c:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200028a0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200028a4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200028a8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200028ac:	c0c0c0e0 	sbcgt	ip, r0, r0, ror #1
200028b0:	00808080 	addeq	r8, r0, r0, lsl #1
	...
200028f8:	c0800000 	addgt	r0, r0, r0
200028fc:	f8f0e0c0 			; <UNDEFINED> instruction: 0xf8f0e0c0
20002900:	fffefef8 			; <UNDEFINED> instruction: 0xfffefef8
20002904:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002908:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000290c:	018787ff 	strdeq	r8, [r7, pc]
20002910:	81810101 	orrhi	r0, r1, r1, lsl #2
20002914:	87c18181 	strbhi	r8, [r1, r1, lsl #3]
20002918:	ffffffc7 			; <UNDEFINED> instruction: 0xffffffc7
2000291c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002920:	7e7f7fff 	mrcvc	15, 3, r7, cr15, cr15, {7}
20002924:	7070787e 	rsbsvc	r7, r0, lr, ror r8
20002928:	80c04060 	sbchi	r4, r0, r0, rrx
	...
20002954:	e0c08000 	sbc	r8, r0, r0
20002958:	f8f0f0e0 			; <UNDEFINED> instruction: 0xf8f0f0e0
2000295c:	fef8f8f8 	mrc2	8, 7, pc, cr8, cr8, {7}
20002960:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20002964:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20002968:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000296c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002970:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002974:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002978:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000297c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002980:	cfffffff 	svcgt	0x00ffffff
20002984:	f7ffe7ff 			; <UNDEFINED> instruction: 0xf7ffe7ff
20002988:	ffff9f87 			; <UNDEFINED> instruction: 0xffff9f87
2000298c:	f8feffff 			; <UNDEFINED> instruction: 0xf8feffff
20002990:	e0e0e0f0 	strd	lr, [r0], #0	; <UNPREDICTABLE>
20002994:	10306060 	eorsne	r6, r0, r0, rrx
20002998:	00000708 	andeq	r0, r0, r8, lsl #14
	...
200029b8:	e0e00000 	rsc	r0, r0, r0
200029bc:	70f0f0f0 	ldrshtvc	pc, [r0], #0	; <UNPREDICTABLE>
200029c0:	ff7f7070 			; <UNDEFINED> instruction: 0xff7f7070
200029c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200029c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200029cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200029d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200029d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200029d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200029dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200029e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200029e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200029e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200029ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200029f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200029f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200029f8:	ffffff7f 			; <UNDEFINED> instruction: 0xffffff7f
200029fc:	0707ffff 			; <UNDEFINED> instruction: 0x0707ffff
20002a00:	00000001 	andeq	r0, r0, r1
	...
20002a28:	7f3f0f07 	svcvc	0x003f0f07
20002a2c:	f0f8fcff 			; <UNDEFINED> instruction: 0xf0f8fcff
20002a30:	0783c0e0 	streq	ip, [r3, r0, ror #1]
20002a34:	ff1f0f0f 			; <UNDEFINED> instruction: 0xff1f0f0f
20002a38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002a3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002a40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002a44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002a48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002a4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002a50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002a54:	7fffffff 	svcvc	0x00ffffff
20002a58:	3f3f7f7f 	svccc	0x003f7f7f
20002a5c:	0f0f1f1f 	svceq	0x000f1f1f
20002a60:	0303070f 	movweq	r0, #14095	; 0x370f
20002a64:	ff000000 			; <UNDEFINED> instruction: 0xff000000
20002a68:	7fffffff 	svcvc	0x00ffffff
	...
20002a94:	04000000 	streq	r0, [r0], #-0
20002a98:	07070707 	streq	r0, [r7, -r7, lsl #14]
20002a9c:	07070707 	streq	r0, [r7, -r7, lsl #14]
20002aa0:	00000707 	andeq	r0, r0, r7, lsl #14
20002aa4:	1f0f0700 	svcne	0x000f0700
20002aa8:	f8ffffbf 			; <UNDEFINED> instruction: 0xf8ffffbf
20002aac:	c7e7e3f8 			; <UNDEFINED> instruction: 0xc7e7e3f8
20002ab0:	878787c7 	strhi	r8, [r7, r7, asr #15]
20002ab4:	0f0f0f07 	svceq	0x000f0f07
20002ab8:	0707070f 	streq	r0, [r7, -pc, lsl #14]
20002abc:	03030303 	movweq	r0, #13059	; 0x3303
20002ac0:	01010303 	tsteq	r1, r3, lsl #6
	...
20002ad0:	18080808 	stmdane	r8, {r3, fp}
20002ad4:	1f1f1f18 	svcne	0x001f1f18
20002ad8:	1c1c1c1f 	ldcne	12, cr1, [ip], {31}
20002adc:	00081c1c 	andeq	r1, r8, ip, lsl ip
	...

20002af8 <jakesleep>:
20002af8:	02020282 	andeq	r0, r2, #536870920	; 0x20000008
20002afc:	bf060002 	svclt	0x00060002
20002b00:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20002b04:	00000000 	andeq	r0, r0, r0
20002b08:	70c00000 	sbcvc	r0, r0, r0
20002b0c:	07070f3c 	smladxeq	r7, ip, pc, r0	; <UNPREDICTABLE>
20002b10:	e0901f0f 	adds	r1, r0, pc, lsl #30
20002b14:	80c0c0e0 	sbchi	ip, r0, r0, ror #1
20002b18:	ffff0080 			; <UNDEFINED> instruction: 0xffff0080
20002b1c:	80808080 	addhi	r8, r0, r0, lsl #1
20002b20:	ffffffc0 			; <UNDEFINED> instruction: 0xffffffc0
20002b24:	7f7fffff 	svcvc	0x007fffff
20002b28:	1f1f3f3f 	svcne	0x001f3f3f
20002b2c:	0f0f0d0f 	svceq	0x000f0d0f
20002b30:	989c8c0f 	ldmls	ip, {r0, r1, r2, r3, sl, fp, pc}
20002b34:	fff9f8b8 			; <UNDEFINED> instruction: 0xfff9f8b8
20002b38:	fffffffb 			; <UNDEFINED> instruction: 0xfffffffb
20002b3c:	f7f7f7ff 			; <UNDEFINED> instruction: 0xf7f7f7ff
20002b40:	f3f3f3f3 	vrsra.u64	<illegal reg q15.5>, <illegal reg q9.5>, #13
20002b44:	fbf1f3f3 	blx	1fc7fb1a <_etext+0x17c7dc52>
20002b48:	fff3f1f3 			; <UNDEFINED> instruction: 0xfff3f1f3
20002b4c:	f0f0fbff 			; <UNDEFINED> instruction: 0xf0f0fbff
20002b50:	f0f0fff8 			; <UNDEFINED> instruction: 0xf0f0fff8
20002b54:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20002b58:	00000000 	andeq	r0, r0, r0
20002b5c:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
20002b60:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
20002b64:	110101b9 			; <UNDEFINED> instruction: 0x110101b9
20002b68:	ff010131 			; <UNDEFINED> instruction: 0xff010131
20002b6c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20002b70:	fcf80000 	ldc2l	0, cr0, [r8]
20002b74:	1e3ffffe 	mrcne	15, 1, APSR_nzcv, cr15, cr14, {7}
20002b78:	4f8f0e1e 	svcmi	0x008f0e1e
20002b7c:	0f1f172f 	svceq	0x001f172f
20002b80:	03070707 	movweq	r0, #30471	; 0x7707
20002b84:	01010103 	tsteq	r1, r3, lsl #2
20002b88:	00000001 	andeq	r0, r0, r1
20002b8c:	01010204 	tsteq	r1, r4, lsl #4
	...
20002b98:	0e3cf0c0 	cdpeq	0, 3, cr15, cr12, cr0, {6}
20002b9c:	1121e103 			; <UNDEFINED> instruction: 0x1121e103
20002ba0:	10101111 	andsne	r1, r0, r1, lsl r1
20002ba4:	30301010 	eorscc	r1, r0, r0, lsl r0
20002ba8:	0183ff7f 	orreq	pc, r3, pc, ror pc	; <UNPREDICTABLE>
20002bac:	01000101 	tsteq	r0, r1, lsl #2
20002bb0:	ffff8301 			; <UNDEFINED> instruction: 0xffff8301
20002bb4:	3f1f3fff 	svccc	0x001f3fff
20002bb8:	ffffff7f 			; <UNDEFINED> instruction: 0xffffff7f
20002bbc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002bc0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20002bc4:	00000000 	andeq	r0, r0, r0
20002bc8:	0000f7ff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20002bcc:	fffffff0 			; <UNDEFINED> instruction: 0xfffffff0
20002bd0:	21418181 	smlalbbcs	r8, r1, r1, r1
20002bd4:	efc3a121 	svc	0x00c3a121
20002bd8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20002bdc:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
20002be0:	60e0ffff 	strdvs	pc, [r0], #255	; 0xff	; <UNPREDICTABLE>
20002be4:	0000031c 	andeq	r0, r0, ip, lsl r3
	...
20002c00:	fee00000 	cdp2	0, 14, cr0, cr0, cr0, {0}
20002c04:	00000007 	andeq	r0, r0, r7
20002c08:	06030100 	streq	r0, [r3], -r0, lsl #2
20002c0c:	8c8484fc 	cfstrshi	mvf8, [r4], {252}	; 0xfc
20002c10:	fefefefc 	mrc2	14, 7, pc, cr14, cr12, {7}
20002c14:	030100fc 	movweq	r0, #4348	; 0x10fc
20002c18:	0f8efeff 	svceq	0x008efeff
20002c1c:	03030707 	movweq	r0, #14087	; 0x3707
20002c20:	00000001 	andeq	r0, r0, r1
20002c24:	0f030000 	svceq	0x00030000
20002c28:	1f3fffff 	svcne	0x003fffff
20002c2c:	00001f3f 	andeq	r1, r0, pc, lsr pc
20002c30:	00000000 	andeq	r0, r0, r0
20002c34:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20002c38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002c3c:	c2c240c6 	sbcgt	r4, r2, #198	; 0xc6
20002c40:	e1c0c1c2 	bic	ip, r0, r2, asr #3
20002c44:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20002c48:	07030000 	streq	r0, [r3, -r0]
20002c4c:	0003ff87 	andeq	pc, r3, r7, lsl #31
	...
20002c6c:	01ff0000 	mvnseq	r0, r0
20002c70:	00000000 	andeq	r0, r0, r0
20002c74:	43663e00 	cmnmi	r6, #0, 28
20002c78:	40414141 	submi	r4, r1, r1, asr #2
20002c7c:	e1c1c140 	bic	ip, r1, r0, asr #2
20002c80:	0608f0f0 			; <UNDEFINED> instruction: 0x0608f0f0
20002c84:	07030303 	streq	r0, [r3, -r3, lsl #6]
20002c88:	f0fcfe9f 			; <UNDEFINED> instruction: 0xf0fcfe9f
20002c8c:	00000000 	andeq	r0, r0, r0
20002c90:	c0c08080 	sbcgt	r8, r0, r0, lsl #1
20002c94:	f0feffff 			; <UNDEFINED> instruction: 0xf0feffff
20002c98:	00f0f0f0 	ldrshteq	pc, [r0], #0	; <UNPREDICTABLE>
20002c9c:	00000000 	andeq	r0, r0, r0
20002ca0:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20002ca4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002ca8:	04040406 	streq	r0, [r4], #-1030	; 0xfffffbfa
20002cac:	87060404 	strhi	r0, [r6, -r4, lsl #8]
20002cb0:	06868687 	streq	r8, [r6], r7, lsl #13
20002cb4:	f161c183 			; <UNDEFINED> instruction: 0xf161c183
20002cb8:	e0f8fff9 	ldrsht	pc, [r8], #249	; 0xf9	; <UNPREDICTABLE>
20002cbc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
20002cc0:	c0e0e0e0 	rscgt	lr, r0, r0, ror #1
20002cc4:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20002cc8:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20002ccc:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
20002cd0:	e0808080 	add	r8, r0, r0, lsl #1
20002cd4:	80808080 	addhi	r8, r0, r0, lsl #1
20002cd8:	f0bf8080 			; <UNDEFINED> instruction: 0xf0bf8080
20002cdc:	808080c0 	addhi	r8, r0, r0, asr #1
20002ce0:	80808080 	addhi	r8, r0, r0, lsl #1
20002ce4:	80808080 	addhi	r8, r0, r0, lsl #1
20002ce8:	87818080 	strhi	r8, [r1, r0, lsl #1]
20002cec:	fedfcf8f 	cdp2	15, 13, cr12, cr15, cr15, {4}
20002cf0:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20002cf4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002cf8:	9fbfbe3e 	svcls	0x00bfbe3e
20002cfc:	8fcf8f87 	svchi	0x00cf8f87
20002d00:	83838387 	orrhi	r8, r3, #469762050	; 0x1c000002
20002d04:	00ffff87 	rscseq	pc, pc, r7, lsl #31
20002d08:	00000000 	andeq	r0, r0, r0
20002d0c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
20002d10:	ff7f0703 			; <UNDEFINED> instruction: 0xff7f0703
20002d14:	02020213 	andeq	r0, r2, #805306369	; 0x30000001
20002d18:	0c0b1a12 			; <UNDEFINED> instruction: 0x0c0b1a12
20002d1c:	00010204 	andeq	r0, r1, r4, lsl #4
20002d20:	000087ff 	strdeq	r8, [r0], -pc	; <UNPREDICTABLE>
20002d24:	00000000 	andeq	r0, r0, r0
20002d28:	f9f80000 			; <UNDEFINED> instruction: 0xf9f80000
20002d2c:	f9ff0100 			; <UNDEFINED> instruction: 0xf9ff0100
20002d30:	01010101 	tsteq	r1, r1, lsl #2
20002d34:	c1c10101 	bicgt	r0, r1, r1, lsl #2
20002d38:	c1c1e1e1 	bicgt	lr, r1, r1, ror #3
20002d3c:	03030101 	movweq	r0, #12545	; 0x3101
20002d40:	03030303 	movweq	r0, #13059	; 0x3303
20002d44:	03030303 	movweq	r0, #13059	; 0x3303
20002d48:	07030303 	streq	r0, [r3, -r3, lsl #6]
20002d4c:	03038707 	movweq	r8, #14087	; 0x3707
20002d50:	07070707 	streq	r0, [r7, -r7, lsl #14]
20002d54:	ffff0707 			; <UNDEFINED> instruction: 0xffff0707
20002d58:	07ffffff 			; <UNDEFINED> instruction: 0x07ffffff
20002d5c:	397dff17 	ldmdbcc	sp!, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
20002d60:	00000010 	andeq	r0, r0, r0, lsl r0
20002d64:	ff7f0f03 			; <UNDEFINED> instruction: 0xff7f0f03
20002d68:	0101f9f9 	strdeq	pc, [r1, -r9]
20002d6c:	07070701 	streq	r0, [r7, -r1, lsl #14]
20002d70:	07070707 	streq	r0, [r7, -r7, lsl #14]
20002d74:	01070f07 	tsteq	r7, r7, lsl #30
20002d78:	06030301 	streq	r0, [r3], -r1, lsl #6
20002d7c:	206060fc 	strdcs	r6, [r0], #-12	; <UNPREDICTABLE>
20002d80:	21212133 			; <UNDEFINED> instruction: 0x21212133
20002d84:	20202121 	eorcs	r2, r0, r1, lsr #2
20002d88:	23222222 			; <UNDEFINED> instruction: 0x23222222
20002d8c:	8080ff7f 	addhi	pc, r0, pc, ror pc	; <UNPREDICTABLE>
20002d90:	80808080 	addhi	r8, r0, r0, lsl #1
20002d94:	01010080 	smlabbeq	r1, r0, r0, r0
20002d98:	030f0000 	movweq	r0, #61440	; 0xf000
20002d9c:	00000000 	andeq	r0, r0, r0
20002da0:	0f070000 	svceq	0x00070000
20002da4:	0f0f0f0f 	svceq	0x000f0f0f
20002da8:	00000003 	andeq	r0, r0, r3
	...
20002db8:	ff3eff08 			; <UNDEFINED> instruction: 0xff3eff08
20002dbc:	00000000 	andeq	r0, r0, r0
20002dc0:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
20002dc4:	7cffffff 	ldclvc	15, cr15, [pc], #1020	; 200031c8 <_edata+0x370>
20002dc8:	e0c0c3de 	ldrd	ip, [r0], #62	; 0x3e
20002dcc:	f0f0f0e0 			; <UNDEFINED> instruction: 0xf0f0f0e0
20002dd0:	fffcfcf8 			; <UNDEFINED> instruction: 0xfffcfcf8
20002dd4:	00001fff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
	...
20002de8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002dec:	40808080 	addmi	r8, r0, r0, lsl #1
20002df0:	e0a02000 	adc	r2, r0, r0
20002df4:	00000000 	andeq	r0, r0, r0
20002df8:	03ff0000 	mvnseq	r0, #0
20002dfc:	01010101 	tsteq	r1, r1, lsl #2
20002e00:	fff1c181 			; <UNDEFINED> instruction: 0xfff1c181
20002e04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002e08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002e0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002e10:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002e14:	fefeffff 	mrc2	15, 7, pc, cr14, cr15, {7}
20002e18:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20002e1c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20002e20:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20002e24:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20002e28:	fcfcfcfe 	ldc2l	12, cr15, [ip], #1016	; 0x3f8
20002e2c:	fffffefc 			; <UNDEFINED> instruction: 0xfffffefc
20002e30:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002e34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002e38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002e3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002e40:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
20002e44:	80000000 	andhi	r0, r0, r0
20002e48:	00008000 	andeq	r8, r0, r0
20002e4c:	00000000 	andeq	r0, r0, r0
20002e50:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
20002e54:	fcfcffff 	ldc2l	15, cr15, [ip], #1020	; 0x3fc

Disassembly of section .bss:

20002e58 <oled_buffer>:
	...

20003258 <sec>:
20003258:	00000000 	andeq	r0, r0, r0

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <vectors-0x6f2f2dc>
   4:	72412820 	subvc	r2, r1, #32, 16	; 0x200000
   8:	4e47206d 	cdpmi	0, 4, cr2, cr7, cr13, {3}
   c:	6f542055 	svcvs	0x00542055
  10:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  14:	206e6961 	rsbcs	r6, lr, r1, ror #18
  18:	322e3231 	eorcc	r3, lr, #268435459	; 0x10000003
  1c:	6c65522e 	sfmvs	f5, 2, [r5], #-184	; 0xffffff48
  20:	42282031 	eormi	r2, r8, #49	; 0x31
  24:	646c6975 	strbtvs	r6, [ip], #-2421	; 0xfffff68b
  28:	6d726120 	ldfvse	f6, [r2, #-128]!	; 0xffffff80
  2c:	2e32312d 	rsfcssp	f3, f2, #5.0
  30:	29293432 	stmdbcs	r9!, {r1, r4, r5, sl, ip, sp}
  34:	2e323120 	rsfcssp	f3, f2, f0
  38:	20312e32 	eorscs	r2, r1, r2, lsr lr
  3c:	32323032 	eorscc	r3, r2, #50	; 0x32
  40:	35303231 	ldrcc	r3, [r0, #-561]!	; 0xfffffdcf
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	4d2d3705 	stcmi	7, cr3, [sp, #-20]!	; 0xffffffec
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	1202094d 	andne	r0, r2, #1261568	; 0x134000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <vectors-0x7fb9bd0>
  28:	22061e01 	andcs	r1, r6, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.

