<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/ehsu05/Desktop/es4finalproj/impl_1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/std/standard_2008.vhd'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/std/standard_2008.vhd
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/std/standard_2008.vhd(9,9-9,17) (VHDL-1014) analyzing package 'standard'
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd(13,9-13,15) (VHDL-1014) analyzing package 'textio'
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd(157,14-157,20) (VHDL-1013) analyzing package body 'textio'
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/std/env_2008.vhd'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/std/env_2008.vhd
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/std/env_2008.vhd(8,9-8,12) (VHDL-1014) analyzing package 'env'
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd(59,9-59,23) (VHDL-1014) analyzing package 'std_logic_1164'
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd(390,14-390,28) (VHDL-1013) analyzing package body 'std_logic_1164'
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/std_logic_textio.vhdl'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/std_logic_textio.vhdl
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/std_logic_textio.vhdl(47,9-47,25) (VHDL-1014) analyzing package 'std_logic_textio'
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(72,9-72,20) (VHDL-1014) analyzing package 'numeric_std'
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(1770,14-1770,25) (VHDL-1013) analyzing package body 'numeric_std'
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd(58,9-58,29) (VHDL-1014) analyzing package 'numeric_std_unsigned'
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd(679,14-679,34) (VHDL-1013) analyzing package body 'numeric_std_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit.vhdl'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit.vhdl
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit.vhdl(62,9-62,20) (VHDL-1014) analyzing package 'numeric_bit'
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit-body.vhdl'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit-body.vhdl
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit-body.vhdl(60,14-60,25) (VHDL-1013) analyzing package body 'numeric_bit'
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned.vhdl'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned.vhdl
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned.vhdl(56,9-56,29) (VHDL-1014) analyzing package 'numeric_bit_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned-body.vhdl'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned-body.vhdl
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned-body.vhdl(59,14-59,34) (VHDL-1013) analyzing package body 'numeric_bit_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/math_real.vhdl'
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/math_real-body.vhdl'
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/math_complex.vhdl'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/math_complex.vhdl
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/math_complex.vhdl(55,9-55,21) (VHDL-1014) analyzing package 'math_complex'
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/math_complex-body.vhdl'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/math_complex-body.vhdl
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/math_complex-body.vhdl(56,14-56,26) (VHDL-1013) analyzing package body 'math_complex'
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/fixed_float_types.vhdl'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/fixed_float_types.vhdl
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/fixed_float_types.vhdl(46,9-46,26) (VHDL-1014) analyzing package 'fixed_float_types'
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg.vhdl'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg.vhdl
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg.vhdl(52,9-52,26) (VHDL-1014) analyzing package 'fixed_generic_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg-body.vhdl'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg-body.vhdl
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg-body.vhdl(49,14-49,31) (VHDL-1013) analyzing package body 'fixed_generic_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg.vhdl'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg.vhdl
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg.vhdl(52,9-52,26) (VHDL-1014) analyzing package 'float_generic_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg-body.vhdl'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg-body.vhdl
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg-body.vhdl(46,14-46,31) (VHDL-1013) analyzing package body 'float_generic_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/fixed_pkg.vhdl'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/fixed_pkg.vhdl
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/float_pkg.vhdl'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/float_pkg.vhdl
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/ieee_bit_context.vhd'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/ieee_bit_context.vhd
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/ieee_std_context.vhd'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/ieee_std_context.vhd
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/syn_attr.vhd'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/syn_attr.vhd
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package 'attributes'
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd(25,9-25,23) (VHDL-1014) analyzing package 'std_logic_misc'
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd(179,14-179,28) (VHDL-1013) analyzing package body 'std_logic_misc'
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd(22,9-22,24) (VHDL-1014) analyzing package 'std_logic_arith'
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd(276,14-276,29) (VHDL-1013) analyzing package body 'std_logic_arith'
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/mixed_lang_vltype.vhd'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package 'vl_types'
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body 'vl_types'
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/syn_arit.vhd'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/syn_arit.vhd
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package 'std_logic_arith'
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body 'std_logic_arith'
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/syn_sign.vhd'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/syn_sign.vhd
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package 'std_logic_signed'
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body 'std_logic_signed'
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/syn_unsi.vhd'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/syn_unsi.vhd
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package 'std_logic_unsigned'
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body 'std_logic_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/synattr.vhd'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/synattr.vhd
INFO - C:/Program Files/lscc/radiant/3.0/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package 'attributes'
(VERI-1482) Analyzing Verilog file 'C:/Program Files/lscc/radiant/3.0/cae_library/synthesis/verilog/iCE40UP.v'
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/cae_library/synthesis/vhdl/iCE40UP.vhd'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/cae_library/synthesis/vhdl/iCE40UP.vhd
(VHDL-1481) Analyzing VHDL file 'C:/Program Files/lscc/radiant/3.0/ip/pmi/pmi_iCE40UP.vhd'
Analyzing VHDL file C:/Program Files/lscc/radiant/3.0/ip/pmi/pmi_iCE40UP.vhd
(VHDL-1481) Analyzing VHDL file 'C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/display.vhd'
Analyzing VHDL file C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/display.vhd
INFO - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/display.vhd(5,8-5,15) (VHDL-1012) analyzing entity 'display'
INFO - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/display.vhd(17,14-17,19) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/nes.vhd'
Analyzing VHDL file C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/nes.vhd
INFO - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/nes.vhd(7,8-7,11) (VHDL-1012) analyzing entity 'nes'
ERROR - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/nes.vhd(12,9-12,14) (VHDL-1241) 'latch' is not declared
ERROR - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/nes.vhd(12,15-12,16) (VHDL-1261) syntax error near ':'
ERROR - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/nes.vhd(20,23-20,26) (VHDL-1059) entity 'nes' is not yet compiled
INFO - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/nes.vhd(20,14-20,19) (VHDL-1010) analyzing architecture 'synth'
ERROR - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/nes.vhd(33,25-33,28) (VHDL-1241) 'clk' is not declared
ERROR - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/nes.vhd(32,14-32,17) (VHDL-1445) sensitivity list can have only static signal name
ERROR - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/nes.vhd(40,48-40,52) (VHDL-1241) 'data' is not declared
ERROR - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/nes.vhd(48,5-48,10) (VHDL-1241) 'latch' is not declared
ERROR - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/nes.vhd(50,5-50,14) (VHDL-1241) 'continclk' is not declared
ERROR - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/nes.vhd(52,5-52,12) (VHDL-1241) 'digital' is not declared
(VHDL-1482) VHDL file 'C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/nes.vhd' ignored due to errors
(VHDL-1481) Analyzing VHDL file 'C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/pattern_gen.vhd'
Analyzing VHDL file C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/pattern_gen.vhd
INFO - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/pattern_gen.vhd(6,8-6,19) (VHDL-1012) analyzing entity 'pattern_gen'
INFO - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/pattern_gen.vhd(40,14-40,19) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/randomPos.vhd'
Analyzing VHDL file C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/randomPos.vhd
INFO - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/randomPos.vhd(8,8-8,17) (VHDL-1012) analyzing entity 'randompos'
INFO - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/randomPos.vhd(18,14-18,19) (VHDL-1010) analyzing architecture 'synth'
ERROR - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/randomPos.vhd(25,17-25,22) (VHDL-1319) actual seed1 of formal seed1 must be a variable
ERROR - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/randomPos.vhd(25,24-25,29) (VHDL-1319) actual seed2 of formal seed2 must be a variable
ERROR - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/randomPos.vhd(25,31-25,34) (VHDL-1319) actual gen of formal x must be a variable
ERROR - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/randomPos.vhd(26,9-26,12) (VHDL-1288) use <= to assign to signal 'int'
ERROR - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/randomPos.vhd(26,31-26,42) (VHDL-1052) 0 definitions of operator "*" match here
ERROR - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/randomPos.vhd(26,16-26,44) (VHDL-1029) cannot convert type 'real' to type 'unsigned'
WARNING - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/randomPos.vhd(24,5-28,21) (VHDL-1196) possible infinite loop; process does not have a wait statement
ERROR - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/randomPos.vhd(18,1-29,5) (VHDL-1284) unit 'synth' ignored due to previous errors
(VHDL-1482) VHDL file 'C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/randomPos.vhd' ignored due to errors
(VHDL-1481) Analyzing VHDL file 'C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/topModule.vhd'
Analyzing VHDL file C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/topModule.vhd
INFO - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/topModule.vhd(5,8-5,11) (VHDL-1012) analyzing entity 'top'
ERROR - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/topModule.vhd(10,5-10,6) (VHDL-1261) syntax error near ')'
ERROR - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/topModule.vhd(17,5-17,9) (VHDL-1261) syntax error near 'port'
ERROR - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/topModule.vhd(51,22-51,27) (VHDL-1241) 'hsosc' is not declared
ERROR - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/topModule.vhd(5,1-56,5) (VHDL-1284) unit 'top' ignored due to previous errors
(VHDL-1482) VHDL file 'C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/topModule.vhd' ignored due to errors
(VHDL-1481) Analyzing VHDL file 'C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/vga.vhd'
Analyzing VHDL file C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/vga.vhd
INFO - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/vga.vhd(5,8-5,11) (VHDL-1012) analyzing entity 'vga'
INFO - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/vga.vhd(19,14-19,19) (VHDL-1010) analyzing architecture 'synth'
INFO - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/display.vhd(5,8-5,15) (VHDL-1067) elaborating 'display(synth)'
WARNING - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/display.vhd(71,3-71,123) (VHDL-1250) 'my_pll' remains a black box since it has no binding entity
INFO - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/vga.vhd(5,8-5,11) (VHDL-1067) elaborating 'vga_uniq_0(synth)'
INFO - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/pattern_gen.vhd(6,8-6,19) (VHDL-1067) elaborating 'pattern_gen_uniq_0(synth)'
INFO - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/pattern_gen.vhd(19,3-19,8) (VHDL-9001) input port 'snake' has no actual or default value
INFO - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/pattern_gen.vhd(20,9-20,19) (VHDL-9001) input port 'snake_head' has no actual or default value
INFO - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/pattern_gen.vhd(22,9-22,15) (VHDL-9001) input port 'scores' has no actual or default value
INFO - C:/Users/ehsu05/Desktop/es4finalproj/source/impl_1/pattern_gen.vhd(24,9-24,18) (VHDL-9001) input port 'game_over' has no actual or default value
Done: design load finished with (20) errors, and (2) warnings

</PRE></BODY></HTML>