Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/projects/reference_switch/hw/pcores/" "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/contrib/pcores/" "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/std/pcores/" "/home/mshahbaz/Personal/repo/mshahbaz/NetFPGA-10G-live/lib/hw/xilinx/pcores/" "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/media/Xilinx13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc5vtx240tff1759-2
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../hdl/system.v" in library work
Module <system> compiled
Module <nf10_switch_output_port_lookup_0_wrapper> compiled
Module <axi_interconnect_0_wrapper> compiled
Module <microblaze_0_wrapper> compiled
Module <microblaze_0_ilmb_wrapper> compiled
Module <microblaze_0_dlmb_wrapper> compiled
Module <microblaze_0_i_bram_ctrl_wrapper> compiled
Module <microblaze_0_d_bram_ctrl_wrapper> compiled
Module <microblaze_0_bram_block_wrapper> compiled
Module <reset_0_wrapper> compiled
Module <rs232_uart_1_wrapper> compiled
Module <clock_generator_0_wrapper> compiled
Module <nf10_10g_interface_0_wrapper> compiled
Module <nf10_10g_interface_1_wrapper> compiled
Module <nf10_10g_interface_2_wrapper> compiled
Module <nf10_10g_interface_3_wrapper> compiled
Module <diff_input_buf_0_wrapper> compiled
Module <diff_input_buf_1_wrapper> compiled
Module <diff_input_buf_2_wrapper> compiled
Module <diff_input_buf_3_wrapper> compiled
Module <nf10_mdio_0_wrapper> compiled
Module <axi_timebase_wdt_0_wrapper> compiled
Module <nf10_input_arbiter_0_wrapper> compiled
Module <nf10_bram_output_queues_0_wrapper> compiled
Module <dma_0_wrapper> compiled
Module <nf10_axi_sim_transactor_0_wrapper> compiled
No errors in compilation
Analysis of file <"system_xst.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <system> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <system>.
Module <system> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_0> in unit <system>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_0> in unit <system>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_0> in unit <system>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf_0> in unit <system>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_0> in unit <system>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_0> in unit <system>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <RS232_Uart_1> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_interconnect_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_timebase_wdt_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <clock_generator_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <diff_input_buf_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <diff_input_buf_1> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <diff_input_buf_2> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <diff_input_buf_3> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <dma_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_bram_block> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_d_bram_ctrl> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_dlmb> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_i_bram_ctrl> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_ilmb> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_10g_interface_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_10g_interface_1> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_10g_interface_2> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_10g_interface_3> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_axi_sim_transactor_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_bram_output_queues_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_input_arbiter_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_mdio_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <nf10_switch_output_port_lookup_0> in unit <system>.
    Set property "BOX_TYPE = user_black_box" for instance <reset_0> in unit <system>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "../hdl/system.v".
WARNING:Xst:646 - Signal <axi_interconnect_0_S_RLAST<2:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_S_RID<5:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_S_BID<5:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <axi_interconnect_0_S_AWLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <axi_interconnect_0_S_AWID<1>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <axi_interconnect_0_S_ARLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <axi_interconnect_0_S_ARID<1>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <axi_interconnect_0_S_ARESETN<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_S_ARESETN<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_WLAST<4:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_WLAST<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWSIZE<14:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWSIZE<5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWLEN<39:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWLEN<15:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWID<9:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWID<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWCACHE<19:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWCACHE<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWBURST<9:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_AWBURST<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARSIZE<14:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARSIZE<5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARLEN<39:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARLEN<15:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARID<9:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARID<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARESETN<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARCACHE<19:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARCACHE<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARBURST<9:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <axi_interconnect_0_M_ARBURST<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/nf10_switch_output_port_lookup_0_wrapper.ngc>.
Reading core <../implementation/axi_interconnect_0_wrapper.ngc>.
Reading core <../implementation/axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_3.ngc>.
Reading core <../implementation/axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_2.ngc>.
Reading core <../implementation/axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1.ngc>.
Reading core <../implementation/microblaze_0_wrapper.ngc>.
Reading core <../implementation/microblaze_0_ilmb_wrapper.ngc>.
Reading core <../implementation/microblaze_0_dlmb_wrapper.ngc>.
Reading core <../implementation/microblaze_0_i_bram_ctrl_wrapper.ngc>.
Reading core <../implementation/microblaze_0_d_bram_ctrl_wrapper.ngc>.
Reading core <../implementation/microblaze_0_bram_block_wrapper.ngc>.
Reading core <../implementation/reset_0_wrapper.ngc>.
Reading core <../implementation/rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/clock_generator_0_wrapper.ngc>.
Reading core <../implementation/nf10_10g_interface_0_wrapper.ngc>.
INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for ms2035@cl.cam.ac.uk on 02/06/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Reading core <../implementation/nf10_10g_interface_1_wrapper.ngc>.
INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for ms2035@cl.cam.ac.uk on 02/06/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Reading core <../implementation/nf10_10g_interface_2_wrapper.ngc>.
INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for ms2035@cl.cam.ac.uk on 02/06/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Reading core <../implementation/nf10_10g_interface_3_wrapper.ngc>.
INFO:coreutil - Full license for component <ten_gig_eth_mac> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for ms2035@cl.cam.ac.uk on 02/06/2012It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Reading core <../implementation/diff_input_buf_0_wrapper.ngc>.
Reading core <../implementation/diff_input_buf_1_wrapper.ngc>.
Reading core <../implementation/diff_input_buf_2_wrapper.ngc>.
Reading core <../implementation/diff_input_buf_3_wrapper.ngc>.
Reading core <../implementation/nf10_mdio_0_wrapper.ngc>.
Reading core <../implementation/axi_timebase_wdt_0_wrapper.ngc>.
Reading core <../implementation/nf10_input_arbiter_0_wrapper.ngc>.
Reading core <../implementation/nf10_bram_output_queues_0_wrapper.ngc>.
Reading core <../implementation/dma_0_wrapper.ngc>.
Reading core <../implementation/nf10_axi_sim_transactor_0_wrapper.ngc>.
Loading core <nf10_switch_output_port_lookup_0_wrapper> for timing and area information for instance <nf10_switch_output_port_lookup_0>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_3> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_2> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_2> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst>.
Loading core <axi_interconnect_0_wrapper_FIFO_GENERATOR_V8_1_1> for timing and area information for instance <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst>.
Loading core <axi_interconnect_0_wrapper> for timing and area information for instance <axi_interconnect_0>.
Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <microblaze_0_ilmb_wrapper> for timing and area information for instance <microblaze_0_ilmb>.
Loading core <microblaze_0_dlmb_wrapper> for timing and area information for instance <microblaze_0_dlmb>.
Loading core <microblaze_0_i_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_i_bram_ctrl>.
Loading core <microblaze_0_d_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_d_bram_ctrl>.
Loading core <microblaze_0_bram_block_wrapper> for timing and area information for instance <microblaze_0_bram_block>.
Loading core <reset_0_wrapper> for timing and area information for instance <reset_0>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <RS232_Uart_1>.
Loading core <clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <nf10_10g_interface_0_wrapper> for timing and area information for instance <nf10_10g_interface_0>.
Loading core <nf10_10g_interface_1_wrapper> for timing and area information for instance <nf10_10g_interface_1>.
Loading core <nf10_10g_interface_2_wrapper> for timing and area information for instance <nf10_10g_interface_2>.
Loading core <nf10_10g_interface_3_wrapper> for timing and area information for instance <nf10_10g_interface_3>.
Loading core <diff_input_buf_0_wrapper> for timing and area information for instance <diff_input_buf_0>.
Loading core <diff_input_buf_1_wrapper> for timing and area information for instance <diff_input_buf_1>.
Loading core <diff_input_buf_2_wrapper> for timing and area information for instance <diff_input_buf_2>.
Loading core <diff_input_buf_3_wrapper> for timing and area information for instance <diff_input_buf_3>.
Loading core <nf10_mdio_0_wrapper> for timing and area information for instance <nf10_mdio_0>.
Loading core <axi_timebase_wdt_0_wrapper> for timing and area information for instance <axi_timebase_wdt_0>.
Loading core <nf10_input_arbiter_0_wrapper> for timing and area information for instance <nf10_input_arbiter_0>.
Loading core <nf10_bram_output_queues_0_wrapper> for timing and area information for instance <nf10_bram_output_queues_0>.
Loading core <dma_0_wrapper> for timing and area information for instance <dma_0>.
Loading core <nf10_axi_sim_transactor_0_wrapper> for timing and area information for instance <nf10_axi_sim_transactor_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_fifo_bram of type RAMB36SDP has been replaced by RAMB36SDP_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_3 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_2 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_1 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_3 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_2 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_1 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance mem_mem_0_0 in unit genblk1.u_bram of type RAMB36 has been replaced by RAMB36_EXP

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <top_cam/rtl_cam/clog/int_reg_en_i> in Unit <nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/mac_cam> is equivalent to the following FF/Latch : <top_cam/rtl_cam/clog/int_reg_en_i_1> 
INFO:Xst:2260 - The FF/Latch <top_cam/rtl_cam/clog/int_reg_en_i> in Unit <nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/mac_cam_learn> is equivalent to the following FF/Latch : <top_cam/rtl_cam/clog/int_reg_en_i_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> in Unit <axi_interconnect_0> is equivalent to the following 6 FFs/Latches : <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> <axi_interconnect_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0> in Unit <axi_interconnect_0> is equivalent to the following 8 FFs/Latches : <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_reset_resync_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_0> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_0> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_0> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_0> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_0> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_0> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_0> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_0> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_0> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_1> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_1> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_1> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_1> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_1> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_1> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_1> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_1> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_1> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_2> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_2> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_2> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_2> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_2> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_2> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_2> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_2> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_2> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_3> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_3> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_3> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_3> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_3> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_3> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_3> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_3> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_3> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <rst_reg_p_iso> in Unit <u_iface> is equivalent to the following FF/Latch : <rst_reg_p> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_116> in Unit <u_cfg> is equivalent to the following 8 FFs/Latches : <rd_data_hi_ret_8> <rd_data_hi_ret_62> <rd_data_hi_ret_128> <rd_data_hi_ret_236> <rd_data_hi_ret_248> <rd_data_hi_ret_260> <rd_data_hi_ret_272> <rd_data_hi_ret_282> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_193> in Unit <u_cfg> is equivalent to the following 7 FFs/Latches : <rd_data_hi_ret_9> <rd_data_hi_ret_27> <rd_data_hi_ret_45> <rd_data_hi_ret_63> <rd_data_hi_ret_81> <rd_data_hi_ret_99> <rd_data_hi_ret_129> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_104> in Unit <u_cfg> is equivalent to the following 9 FFs/Latches : <rd_data_hi_ret_26> <rd_data_hi_ret_44> <rd_data_hi_ret_80> <rd_data_hi_ret_98> <rd_data_hi_ret_157> <rd_data_hi_ret_181> <rd_data_hi_ret_200> <rd_data_hi_ret_212> <rd_data_hi_ret_224> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_105> in Unit <u_cfg> is equivalent to the following 10 FFs/Latches : <rd_data_hi_ret_163> <rd_data_hi_ret_187> <rd_data_hi_ret_205> <rd_data_hi_ret_217> <rd_data_hi_ret_229> <rd_data_hi_ret_241> <rd_data_hi_ret_253> <rd_data_hi_ret_265> <rd_data_hi_ret_277> <rd_data_hi_ret_283> 
INFO:Xst:2260 - The FF/Latch <rd_addr_lo_d1[8]> in Unit <u_mem_tx_pkt> is equivalent to the following 3 FFs/Latches : <rd_addr_lo_d1_fast[8]> <rd_addr_lo_d1_8_rep1> <rd_addr_lo_d1_8_rep2> 
INFO:Xst:2260 - The FF/Latch <wbin[1]> in Unit <wptr_full> is equivalent to the following 3 FFs/Latches : <wbin_fast[1]> <wbin_1_rep1> <wbin_1_rep2> 
INFO:Xst:2260 - The FF/Latch <pkt_line_cnt_ret_1> in Unit <u_rx_ctrl> is equivalent to the following 2 FFs/Latches : <pkt_line_cnt_ret_1_fast> <pkt_line_cnt_ret_1_rep1> 
INFO:Xst:2260 - The FF/Latch <pkt_buffer_full_fast_rep1> in Unit <u_rx_ctrl> is equivalent to the following 7 FFs/Latches : <pkt_buffer_full_fast_fast> <pkt_buffer_full_rep3> <pkt_buffer_full_rep2> <pkt_buffer_full_rep1> <pkt_buffer_full_fast_0> <pkt_buffer_full_fast> <pkt_buffer_full> 
INFO:Xst:2260 - The FF/Latch <pkt_line_cnt_0_rep1> in Unit <u_rx_ctrl> is equivalent to the following 2 FFs/Latches : <pkt_line_cnt_fast[0]> <pkt_line_cnt[0]> 
INFO:Xst:2260 - The FF/Latch <pkt_line_cnt_1_rep1> in Unit <u_rx_ctrl> is equivalent to the following 2 FFs/Latches : <pkt_line_cnt_fast[1]> <pkt_line_cnt[1]> 
INFO:Xst:2260 - The FF/Latch <mac_rx_state[0]> in Unit <u_rx_ctrl> is equivalent to the following 5 FFs/Latches : <mac_rx_state_fast[0]> <mac_rx_state_0_rep1> <mac_rx_state_0_rep2> <mac_rx_state_0_rep3> <mac_rx_state_0_rep4> 
INFO:Xst:2260 - The FF/Latch <out_tstrb_ret_1> in Unit <u_rx_ctrl> is equivalent to the following 5 FFs/Latches : <out_tstrb_ret_1_fast> <out_tstrb_ret_1_rep1> <out_tstrb_ret_1_rep2> <out_tstrb_ret_1_rep3> <out_tstrb_ret_1_rep4> 
INFO:Xst:2260 - The FF/Latch <out_tstrb_ret> in Unit <u_rx_ctrl> is equivalent to the following 6 FFs/Latches : <out_tstrb_ret_fast> <out_tstrb_ret_rep1> <out_tstrb_ret_rep2> <out_tstrb_ret_rep3> <out_tstrb_ret_rep4> <out_tstrb_ret_rep5> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[4]> in Unit <u_rx_shift> is equivalent to the following 2 FFs/Latches : <shift_tstrb_fast[4]> <shift_tstrb_4_rep1> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[5]> in Unit <u_rx_shift> is equivalent to the following 4 FFs/Latches : <shift_tstrb_fast[5]> <shift_tstrb_5_rep1> <shift_tstrb_5_rep2> <shift_tstrb_5_rep3> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[7]> in Unit <u_rx_shift> is equivalent to the following 4 FFs/Latches : <shift_tstrb_fast[7]> <shift_tstrb_7_rep1> <shift_tstrb_7_rep2> <shift_tstrb_7_rep3> 
INFO:Xst:2260 - The FF/Latch <shift_tvalid> in Unit <u_rx_shift> is equivalent to the following 7 FFs/Latches : <shift_tvalid_fast> <shift_tvalid_rep1> <shift_tvalid_rep1_fast> <shift_tvalid_rep1_rep1> <shift_tvalid_rep1_rep2> <shift_tvalid_fast_fast> <shift_tvalid_fast_rep1> 
INFO:Xst:2260 - The FF/Latch <pkt_send_state[0]> in Unit <u_tx_ctrl> is equivalent to the following 3 FFs/Latches : <pkt_send_state_fast[0]> <pkt_send_state_0_rep1> <pkt_send_state_0_rep2> 
INFO:Xst:2260 - The FF/Latch <mem_tx_pkt_head_l_ret[19]> in Unit <u_tx_ctrl> is equivalent to the following FF/Latch : <mem_tx_pkt_head_l[19]> 
INFO:Xst:2260 - The FF/Latch <w_almost_full_0_fast_rep3> in Unit <wptr_full> is equivalent to the following 10 FFs/Latches : <w_almost_full_0_fast_rep2> <w_almost_full_0_fast_rep1> <w_almost_full_0_fast_fast> <w_almost_full_0_rep4> <w_almost_full_0_rep3> <w_almost_full_0_rep2> <w_almost_full_0_rep1> <w_almost_full_0_fast_0> <w_almost_full_0_fast> <w_almost_full_0> 
INFO:Xst:2260 - The FF/Latch <rd_local_dw_size_ret_3> in Unit <u_pcie_rd_q> is equivalent to the following 2 FFs/Latches : <rd_local_dw_size_ret_59> <rd_local_dw_size_ret_63> 
INFO:Xst:2260 - The FF/Latch <rd_local_dw_size_ret_9> in Unit <u_pcie_rd_q> is equivalent to the following 2 FFs/Latches : <rd_local_dw_size_ret_57> <rd_local_dw_size_ret_62> 
INFO:Xst:2260 - The FF/Latch <op[1]> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <op_fast[1]> <op_1_rep1> 
INFO:Xst:2260 - The FF/Latch <wr_addr_hi_fast[8]> in Unit <u_pcie_rx_wr> is equivalent to the following FF/Latch : <wr_addr_hi[8]> 
INFO:Xst:2260 - The FF/Latch <head1_ret> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <head1_ret_fast> <head1_ret_rep1> 
INFO:Xst:2260 - The FF/Latch <state_0_rep1> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <state_fast[0]> <state[0]> 
INFO:Xst:2260 - The FF/Latch <wr_en_hi> in Unit <u_pcie_rx_wr> is equivalent to the following 23 FFs/Latches : <wr_en_hi_fast> <wr_en_hi_rep1> <wr_en_hi_rep2> <wr_en_hi_fast_fast> <wr_en_hi_fast_rep1> <wr_en_hi_fast_rep2> <wr_en_lo_ret_11> <wr_en_hi_rep1_fast> <wr_en_hi_rep1_rep1> <wr_en_hi_rep1_rep2> <wr_en_hi_fast_fast_0> <wr_en_hi_fast_rep1_0> <wr_en_hi_rep1_rep2_fast> <wr_en_hi_rep1_rep2_rep1> <wr_en_hi_rep1_rep1_fast> <wr_en_hi_rep1_rep1_rep1> <wr_en_hi_rep1_fast_0> <wr_en_hi_rep1_rep1_0> <wr_en_hi_fast_rep1_fast> <wr_en_hi_fast_rep1_rep1> <wr_en_hi_fast_rep2_fast> <wr_en_hi_fast_rep2_rep1> <wr_en_hi_fast_rep2_rep2> 
INFO:Xst:2260 - The FF/Latch <wr_addr_hi_fast[9]> in Unit <u_pcie_rx_wr> is equivalent to the following FF/Latch : <wr_addr_hi[9]> 
INFO:Xst:2260 - The FF/Latch <wr_en_lo> in Unit <u_pcie_rx_wr> is equivalent to the following 26 FFs/Latches : <wr_en_lo_fast> <wr_en_lo_rep1> <wr_en_lo_rep2> <wr_en_lo_fast_fast> <wr_en_lo_fast_rep1> <wr_en_lo_fast_rep2> <wr_en_lo_ret_9> <wr_en_lo_fast_rep2_fast> <wr_en_lo_fast_rep2_rep1> <wr_en_lo_fast_fast_0> <wr_en_lo_fast_rep1_0> <wr_en_lo_rep1_fast> <wr_en_lo_rep1_rep1> <wr_en_lo_rep1_rep2> <wr_en_lo_fast_fast_1> <wr_en_lo_fast_rep1_1> <wr_en_lo_fast_rep1_0_fast> <wr_en_lo_fast_rep1_0_rep1> <wr_en_lo_fast_rep1_0_rep2> <wr_en_lo_fast_rep1_0_rep3> <wr_en_lo_fast_rep1_fast> <wr_en_lo_fast_rep1_rep1> <wr_en_lo_fast_rep1_rep2> <wr_en_lo_fast_fast_fast> <wr_en_lo_fast_fast_rep1> <wr_en_lo_fast_fast_rep2> 
INFO:Xst:2260 - The FF/Latch <head1[61]> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <head1_fast[61]> <head1_61_rep1> 
INFO:Xst:2260 - The FF/Latch <op[1]> in Unit <u_pcie_rx_cm> is equivalent to the following 3 FFs/Latches : <op_fast[1]> <op_1_rep1> <op_1_rep2> 
INFO:Xst:2260 - The FF/Latch <trn_rerrfwd_n_reg> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rerrfwd_n_reg_fast> <trn_rerrfwd_n_reg_rep1> 
INFO:Xst:2260 - The FF/Latch <trn_rsrc_rdy_n_reg_ret_1_fast> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <trn_rsrc_rdy_n_reg_ret_1> 
INFO:Xst:2260 - The FF/Latch <trn_rsrc_rdy_n_reg> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rsrc_rdy_n_reg_fast> <trn_rsrc_rdy_n_reg_rep1> 
INFO:Xst:2260 - The FF/Latch <wr_addr_hi_fast[9]> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <wr_addr_hi[9]> 
INFO:Xst:2260 - The FF/Latch <wr_mem_select[1]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <wr_mem_select_fast_0[1]> <wr_mem_select_1_rep1> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[41]> in Unit <u_pcie_rx_cm> is equivalent to the following 3 FFs/Latches : <trn_rd_reg_fast[41]> <trn_rd_reg_41_rep1> <trn_rd_reg_41_rep2> 
INFO:Xst:2260 - The FF/Latch <wr_mem_select[2]> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <wr_mem_select_fast[2]> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[42]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rd_reg_fast[42]> <trn_rd_reg_42_rep1> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[43]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rd_reg_fast[43]> <trn_rd_reg_43_rep1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret> in Unit <u_pcie_tx> is equivalent to the following 13 FFs/Latches : <rd_addr_hi_ret_fast> <rd_addr_hi_ret_rep1> <rd_addr_hi_ret_rep1_fast> <rd_addr_hi_ret_rep1_rep1> <rd_addr_hi_ret_rep1_rep2> <rd_addr_hi_ret_rep1_rep3> <rd_addr_hi_ret_fast_0> <rd_addr_hi_ret_rep1_0> <rd_addr_hi_ret_rep2> <rd_addr_hi_ret_rep3> <rd_addr_hi_ret_rep4> <rd_addr_hi_ret_fast_fast> <rd_addr_hi_ret_fast_rep1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_12> in Unit <u_pcie_tx> is equivalent to the following 5 FFs/Latches : <rd_addr_hi_ret_12_fast> <rd_addr_hi_ret_12_rep1> <rd_addr_hi_ret_12_fast_0> <rd_addr_hi_ret_12_rep1_0> <rd_addr_hi_ret_12_rep2> 
INFO:Xst:2260 - The FF/Latch <state_1_rep1> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <state_fast[1]> <state[1]> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_11> in Unit <u_pcie_tx_wr> is equivalent to the following 4 FFs/Latches : <rd_addr_hi_ret_11_fast> <rd_addr_hi_ret_11_fast_0> <rd_addr_hi_ret_11_rep1> <rd_addr_hi_ret_11_rep2> 
INFO:Xst:2260 - The FF/Latch <deq_data_ret_6> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <deq_data_ret_6_fast> <deq_data_ret_6_rep1> 
INFO:Xst:2260 - The FF/Latch <addr_ret_40> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <addr_ret_40_fast> <addr_ret_40_rep1> 
INFO:Xst:2260 - The FF/Latch <op_ret_1> in Unit <u_pcie_tx_wr> is equivalent to the following 3 FFs/Latches : <op_ret_1_fast> <op_ret_1_rep1> <op_ret_1_rep2> 
INFO:Xst:2260 - The FF/Latch <state_0_rep2> in Unit <u_pcie_tx_wr> is equivalent to the following 3 FFs/Latches : <state_0_rep1> <state_fast[0]> <state[0]> 
INFO:Xst:2260 - The FF/Latch <deq_data_0_rep1> in Unit <u_wr_q> is equivalent to the following 2 FFs/Latches : <deq_data_fast[0]> <deq_data[0]> 
INFO:Xst:2260 - The FF/Latch <top_cam/rtl_cam/clog/int_reg_en_i> in Unit <nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/mac_cam> is equivalent to the following FF/Latch : <top_cam/rtl_cam/clog/int_reg_en_i_1> 
INFO:Xst:2260 - The FF/Latch <top_cam/rtl_cam/clog/int_reg_en_i> in Unit <nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/mac_cam_learn> is equivalent to the following FF/Latch : <top_cam/rtl_cam/clog/int_reg_en_i_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_async_conv_reset> in Unit <axi_interconnect_0> is equivalent to the following 6 FFs/Latches : <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/m_async_conv_reset> <axi_interconnect_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/m_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_async_conv_reset> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_async_conv_reset> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/gen_sasd.crossbar_sasd_0/m_atarget_enc_2_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0> in Unit <axi_interconnect_0> is equivalent to the following 8 FFs/Latches : <axi_interconnect_0/si_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/si_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/interconnect_reset_resync_0> <axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/interconnect_reset_resync_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_0> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_0> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_0> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_0> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_0> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_0> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_0> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_0> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_0> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_1> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_1> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_1> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_1> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_1> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_1> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_1> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_1> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_1> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_2> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_2> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_2> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_2> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_2> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_2> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_2> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_2> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_2> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1> in Unit <nf10_10g_interface_3> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0> in Unit <nf10_10g_interface_3> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16>
   <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2> in Unit <nf10_10g_interface_3> is equivalent to the following 5 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6> in Unit <nf10_10g_interface_3> is equivalent to the following 3 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3> in Unit <nf10_10g_interface_3> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2> in Unit <nf10_10g_interface_3> is equivalent to the following 9 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25>
   <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0> in Unit <nf10_10g_interface_3> is equivalent to the following 7 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1> in Unit <nf10_10g_interface_3> is equivalent to the following 2 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2> 
INFO:Xst:2260 - The FF/Latch <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3> in Unit <nf10_10g_interface_3> is equivalent to the following 8 FFs/Latches : <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27> <nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[2].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[6].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[7].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[3].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[4].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[1].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down0> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].tx_power_down1> in Unit <dma_0> is equivalent to the following FF/Latch : <dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[5].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <rst_reg_p_iso> in Unit <u_iface> is equivalent to the following FF/Latch : <rst_reg_p> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_116> in Unit <u_cfg> is equivalent to the following 8 FFs/Latches : <rd_data_hi_ret_8> <rd_data_hi_ret_62> <rd_data_hi_ret_128> <rd_data_hi_ret_236> <rd_data_hi_ret_248> <rd_data_hi_ret_260> <rd_data_hi_ret_272> <rd_data_hi_ret_282> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_193> in Unit <u_cfg> is equivalent to the following 7 FFs/Latches : <rd_data_hi_ret_9> <rd_data_hi_ret_27> <rd_data_hi_ret_45> <rd_data_hi_ret_63> <rd_data_hi_ret_81> <rd_data_hi_ret_99> <rd_data_hi_ret_129> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_104> in Unit <u_cfg> is equivalent to the following 9 FFs/Latches : <rd_data_hi_ret_26> <rd_data_hi_ret_44> <rd_data_hi_ret_80> <rd_data_hi_ret_98> <rd_data_hi_ret_157> <rd_data_hi_ret_181> <rd_data_hi_ret_200> <rd_data_hi_ret_212> <rd_data_hi_ret_224> 
INFO:Xst:2260 - The FF/Latch <rd_data_hi_ret_105> in Unit <u_cfg> is equivalent to the following 10 FFs/Latches : <rd_data_hi_ret_163> <rd_data_hi_ret_187> <rd_data_hi_ret_205> <rd_data_hi_ret_217> <rd_data_hi_ret_229> <rd_data_hi_ret_241> <rd_data_hi_ret_253> <rd_data_hi_ret_265> <rd_data_hi_ret_277> <rd_data_hi_ret_283> 
INFO:Xst:2260 - The FF/Latch <rd_addr_lo_d1[8]> in Unit <u_mem_tx_pkt> is equivalent to the following 3 FFs/Latches : <rd_addr_lo_d1_fast[8]> <rd_addr_lo_d1_8_rep1> <rd_addr_lo_d1_8_rep2> 
INFO:Xst:2260 - The FF/Latch <wbin[1]> in Unit <wptr_full> is equivalent to the following 3 FFs/Latches : <wbin_fast[1]> <wbin_1_rep1> <wbin_1_rep2> 
INFO:Xst:2260 - The FF/Latch <pkt_line_cnt_ret_1> in Unit <u_rx_ctrl> is equivalent to the following 2 FFs/Latches : <pkt_line_cnt_ret_1_fast> <pkt_line_cnt_ret_1_rep1> 
INFO:Xst:2260 - The FF/Latch <pkt_buffer_full_fast_rep1> in Unit <u_rx_ctrl> is equivalent to the following 7 FFs/Latches : <pkt_buffer_full_fast_fast> <pkt_buffer_full_rep3> <pkt_buffer_full_rep2> <pkt_buffer_full_rep1> <pkt_buffer_full_fast_0> <pkt_buffer_full_fast> <pkt_buffer_full> 
INFO:Xst:2260 - The FF/Latch <pkt_line_cnt_0_rep1> in Unit <u_rx_ctrl> is equivalent to the following 2 FFs/Latches : <pkt_line_cnt_fast[0]> <pkt_line_cnt[0]> 
INFO:Xst:2260 - The FF/Latch <pkt_line_cnt_1_rep1> in Unit <u_rx_ctrl> is equivalent to the following 2 FFs/Latches : <pkt_line_cnt_fast[1]> <pkt_line_cnt[1]> 
INFO:Xst:2260 - The FF/Latch <mac_rx_state[0]> in Unit <u_rx_ctrl> is equivalent to the following 5 FFs/Latches : <mac_rx_state_fast[0]> <mac_rx_state_0_rep1> <mac_rx_state_0_rep2> <mac_rx_state_0_rep3> <mac_rx_state_0_rep4> 
INFO:Xst:2260 - The FF/Latch <out_tstrb_ret_1> in Unit <u_rx_ctrl> is equivalent to the following 5 FFs/Latches : <out_tstrb_ret_1_fast> <out_tstrb_ret_1_rep1> <out_tstrb_ret_1_rep2> <out_tstrb_ret_1_rep3> <out_tstrb_ret_1_rep4> 
INFO:Xst:2260 - The FF/Latch <out_tstrb_ret> in Unit <u_rx_ctrl> is equivalent to the following 6 FFs/Latches : <out_tstrb_ret_fast> <out_tstrb_ret_rep1> <out_tstrb_ret_rep2> <out_tstrb_ret_rep3> <out_tstrb_ret_rep4> <out_tstrb_ret_rep5> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[4]> in Unit <u_rx_shift> is equivalent to the following 2 FFs/Latches : <shift_tstrb_fast[4]> <shift_tstrb_4_rep1> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[5]> in Unit <u_rx_shift> is equivalent to the following 4 FFs/Latches : <shift_tstrb_fast[5]> <shift_tstrb_5_rep1> <shift_tstrb_5_rep2> <shift_tstrb_5_rep3> 
INFO:Xst:2260 - The FF/Latch <shift_tstrb[7]> in Unit <u_rx_shift> is equivalent to the following 4 FFs/Latches : <shift_tstrb_fast[7]> <shift_tstrb_7_rep1> <shift_tstrb_7_rep2> <shift_tstrb_7_rep3> 
INFO:Xst:2260 - The FF/Latch <shift_tvalid> in Unit <u_rx_shift> is equivalent to the following 7 FFs/Latches : <shift_tvalid_fast> <shift_tvalid_rep1> <shift_tvalid_rep1_fast> <shift_tvalid_rep1_rep1> <shift_tvalid_rep1_rep2> <shift_tvalid_fast_fast> <shift_tvalid_fast_rep1> 
INFO:Xst:2260 - The FF/Latch <pkt_send_state[0]> in Unit <u_tx_ctrl> is equivalent to the following 3 FFs/Latches : <pkt_send_state_fast[0]> <pkt_send_state_0_rep1> <pkt_send_state_0_rep2> 
INFO:Xst:2260 - The FF/Latch <mem_tx_pkt_head_l_ret[19]> in Unit <u_tx_ctrl> is equivalent to the following FF/Latch : <mem_tx_pkt_head_l[19]> 
INFO:Xst:2260 - The FF/Latch <w_almost_full_0_fast_rep3> in Unit <wptr_full> is equivalent to the following 10 FFs/Latches : <w_almost_full_0_fast_rep2> <w_almost_full_0_fast_rep1> <w_almost_full_0_fast_fast> <w_almost_full_0_rep4> <w_almost_full_0_rep3> <w_almost_full_0_rep2> <w_almost_full_0_rep1> <w_almost_full_0_fast_0> <w_almost_full_0_fast> <w_almost_full_0> 
INFO:Xst:2260 - The FF/Latch <rd_local_dw_size_ret_3> in Unit <u_pcie_rd_q> is equivalent to the following 2 FFs/Latches : <rd_local_dw_size_ret_59> <rd_local_dw_size_ret_63> 
INFO:Xst:2260 - The FF/Latch <rd_local_dw_size_ret_9> in Unit <u_pcie_rd_q> is equivalent to the following 2 FFs/Latches : <rd_local_dw_size_ret_57> <rd_local_dw_size_ret_62> 
INFO:Xst:2260 - The FF/Latch <op[1]> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <op_fast[1]> <op_1_rep1> 
INFO:Xst:2260 - The FF/Latch <wr_addr_hi_fast[8]> in Unit <u_pcie_rx_wr> is equivalent to the following FF/Latch : <wr_addr_hi[8]> 
INFO:Xst:2260 - The FF/Latch <head1_ret> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <head1_ret_fast> <head1_ret_rep1> 
INFO:Xst:2260 - The FF/Latch <state_0_rep1> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <state_fast[0]> <state[0]> 
INFO:Xst:2260 - The FF/Latch <wr_en_hi> in Unit <u_pcie_rx_wr> is equivalent to the following 23 FFs/Latches : <wr_en_hi_fast> <wr_en_hi_rep1> <wr_en_hi_rep2> <wr_en_hi_fast_fast> <wr_en_hi_fast_rep1> <wr_en_hi_fast_rep2> <wr_en_lo_ret_11> <wr_en_hi_rep1_fast> <wr_en_hi_rep1_rep1> <wr_en_hi_rep1_rep2> <wr_en_hi_fast_fast_0> <wr_en_hi_fast_rep1_0> <wr_en_hi_rep1_rep2_fast> <wr_en_hi_rep1_rep2_rep1> <wr_en_hi_rep1_rep1_fast> <wr_en_hi_rep1_rep1_rep1> <wr_en_hi_rep1_fast_0> <wr_en_hi_rep1_rep1_0> <wr_en_hi_fast_rep1_fast> <wr_en_hi_fast_rep1_rep1> <wr_en_hi_fast_rep2_fast> <wr_en_hi_fast_rep2_rep1> <wr_en_hi_fast_rep2_rep2> 
INFO:Xst:2260 - The FF/Latch <wr_addr_hi_fast[9]> in Unit <u_pcie_rx_wr> is equivalent to the following FF/Latch : <wr_addr_hi[9]> 
INFO:Xst:2260 - The FF/Latch <wr_en_lo> in Unit <u_pcie_rx_wr> is equivalent to the following 26 FFs/Latches : <wr_en_lo_fast> <wr_en_lo_rep1> <wr_en_lo_rep2> <wr_en_lo_fast_fast> <wr_en_lo_fast_rep1> <wr_en_lo_fast_rep2> <wr_en_lo_ret_9> <wr_en_lo_fast_rep2_fast> <wr_en_lo_fast_rep2_rep1> <wr_en_lo_fast_fast_0> <wr_en_lo_fast_rep1_0> <wr_en_lo_rep1_fast> <wr_en_lo_rep1_rep1> <wr_en_lo_rep1_rep2> <wr_en_lo_fast_fast_1> <wr_en_lo_fast_rep1_1> <wr_en_lo_fast_rep1_0_fast> <wr_en_lo_fast_rep1_0_rep1> <wr_en_lo_fast_rep1_0_rep2> <wr_en_lo_fast_rep1_0_rep3> <wr_en_lo_fast_rep1_fast> <wr_en_lo_fast_rep1_rep1> <wr_en_lo_fast_rep1_rep2> <wr_en_lo_fast_fast_fast> <wr_en_lo_fast_fast_rep1> <wr_en_lo_fast_fast_rep2> 
INFO:Xst:2260 - The FF/Latch <head1[61]> in Unit <u_pcie_rx_wr> is equivalent to the following 2 FFs/Latches : <head1_fast[61]> <head1_61_rep1> 
INFO:Xst:2260 - The FF/Latch <op[1]> in Unit <u_pcie_rx_cm> is equivalent to the following 3 FFs/Latches : <op_fast[1]> <op_1_rep1> <op_1_rep2> 
INFO:Xst:2260 - The FF/Latch <trn_rerrfwd_n_reg> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rerrfwd_n_reg_fast> <trn_rerrfwd_n_reg_rep1> 
INFO:Xst:2260 - The FF/Latch <trn_rsrc_rdy_n_reg_ret_1_fast> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <trn_rsrc_rdy_n_reg_ret_1> 
INFO:Xst:2260 - The FF/Latch <trn_rsrc_rdy_n_reg> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rsrc_rdy_n_reg_fast> <trn_rsrc_rdy_n_reg_rep1> 
INFO:Xst:2260 - The FF/Latch <wr_addr_hi_fast[9]> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <wr_addr_hi[9]> 
INFO:Xst:2260 - The FF/Latch <wr_mem_select[1]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <wr_mem_select_fast_0[1]> <wr_mem_select_1_rep1> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[41]> in Unit <u_pcie_rx_cm> is equivalent to the following 3 FFs/Latches : <trn_rd_reg_fast[41]> <trn_rd_reg_41_rep1> <trn_rd_reg_41_rep2> 
INFO:Xst:2260 - The FF/Latch <wr_mem_select[2]> in Unit <u_pcie_rx_cm> is equivalent to the following FF/Latch : <wr_mem_select_fast[2]> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[42]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rd_reg_fast[42]> <trn_rd_reg_42_rep1> 
INFO:Xst:2260 - The FF/Latch <trn_rd_reg[43]> in Unit <u_pcie_rx_cm> is equivalent to the following 2 FFs/Latches : <trn_rd_reg_fast[43]> <trn_rd_reg_43_rep1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret> in Unit <u_pcie_tx> is equivalent to the following 13 FFs/Latches : <rd_addr_hi_ret_fast> <rd_addr_hi_ret_rep1> <rd_addr_hi_ret_rep1_fast> <rd_addr_hi_ret_rep1_rep1> <rd_addr_hi_ret_rep1_rep2> <rd_addr_hi_ret_rep1_rep3> <rd_addr_hi_ret_fast_0> <rd_addr_hi_ret_rep1_0> <rd_addr_hi_ret_rep2> <rd_addr_hi_ret_rep3> <rd_addr_hi_ret_rep4> <rd_addr_hi_ret_fast_fast> <rd_addr_hi_ret_fast_rep1> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_12> in Unit <u_pcie_tx> is equivalent to the following 5 FFs/Latches : <rd_addr_hi_ret_12_fast> <rd_addr_hi_ret_12_rep1> <rd_addr_hi_ret_12_fast_0> <rd_addr_hi_ret_12_rep1_0> <rd_addr_hi_ret_12_rep2> 
INFO:Xst:2260 - The FF/Latch <state_1_rep1> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <state_fast[1]> <state[1]> 
INFO:Xst:2260 - The FF/Latch <rd_addr_hi_ret_11> in Unit <u_pcie_tx_wr> is equivalent to the following 4 FFs/Latches : <rd_addr_hi_ret_11_fast> <rd_addr_hi_ret_11_fast_0> <rd_addr_hi_ret_11_rep1> <rd_addr_hi_ret_11_rep2> 
INFO:Xst:2260 - The FF/Latch <deq_data_ret_6> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <deq_data_ret_6_fast> <deq_data_ret_6_rep1> 
INFO:Xst:2260 - The FF/Latch <addr_ret_40> in Unit <u_pcie_tx_wr> is equivalent to the following 2 FFs/Latches : <addr_ret_40_fast> <addr_ret_40_rep1> 
INFO:Xst:2260 - The FF/Latch <op_ret_1> in Unit <u_pcie_tx_wr> is equivalent to the following 3 FFs/Latches : <op_ret_1_fast> <op_ret_1_rep1> <op_ret_1_rep2> 
INFO:Xst:2260 - The FF/Latch <state_0_rep2> in Unit <u_pcie_tx_wr> is equivalent to the following 3 FFs/Latches : <state_0_rep1> <state_fast[0]> <state[0]> 
INFO:Xst:2260 - The FF/Latch <deq_data_0_rep1> in Unit <u_wr_q> is equivalent to the following 2 FFs/Latches : <deq_data_fast[0]> <deq_data[0]> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 113

Cell Usage :
# BELS                             : 49356
#      GND                         : 106
#      INV                         : 538
#      LUT1                        : 879
#      LUT1_L                      : 714
#      LUT2                        : 2611
#      LUT2_L                      : 212
#      LUT3                        : 8667
#      LUT3_L                      : 1243
#      LUT4                        : 5194
#      LUT4_L                      : 328
#      LUT5                        : 4988
#      LUT5_L                      : 1049
#      LUT6                        : 13284
#      LUT6_2                      : 103
#      LUT6_L                      : 2137
#      MULT_AND                    : 2
#      MUXCY                       : 1460
#      MUXCY_L                     : 1865
#      MUXF5                       : 4
#      MUXF7                       : 991
#      MUXF8                       : 40
#      VCC                         : 67
#      XORCY                       : 2874
# FlipFlops/Latches                : 50110
#      FD                          : 6969
#      FDC                         : 1540
#      FDCE                        : 336
#      FDCP                        : 64
#      FDE                         : 7790
#      FDP                         : 475
#      FDPE                        : 24
#      FDR                         : 13086
#      FDRE                        : 16635
#      FDRS                        : 1127
#      FDRSE                       : 207
#      FDS                         : 1363
#      FDSE                        : 493
#      LDP_1                       : 1
# RAMS                             : 733
#      RAM32M                      : 298
#      RAM32X1D                    : 46
#      RAM32X1S                    : 96
#      RAM64M                      : 36
#      RAM64X1D                    : 32
#      RAMB18                      : 16
#      RAMB18SDP                   : 171
#      RAMB36_EXP                  : 34
#      RAMB36SDP_EXP               : 4
# Shift Registers                  : 1001
#      SRL16                       : 819
#      SRL16E                      : 5
#      SRLC16E                     : 177
# Clock Buffers                    : 18
#      BUFG                        : 18
# IO Buffers                       : 108
#      IBUF                        : 51
#      IBUFDS                      : 5
#      IOBUF                       : 1
#      OBUF                        : 51
# GigabitIOs                       : 12
#      GTX_DUAL                    : 12
# Others                           : 27
#      FIFO18_36                   : 16
#      FIFO36_72_EXP               : 8
#      PCIE_INTERNAL_1_1           : 1
#      PLL_ADV                     : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vtx240tff1759-2 


Slice Logic Utilization: 
 Number of Slice Registers:           50110  out of  149760    33%  
 Number of Slice LUTs:                44536  out of  149760    29%  
    Number used as Logic:             41947  out of  149760    28%  
    Number used as Memory:             2589  out of  39360     6%  
       Number used as RAM:             1588
       Number used as SRL:             1001

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  69580
   Number with an unused Flip Flop:   19470  out of  69580    27%  
   Number with an unused LUT:         25044  out of  69580    35%  
   Number of fully used LUT-FF pairs: 25066  out of  69580    36%  
   Number of unique control sets:      3138

IO Utilization: 
 Number of IOs:                         113
 Number of bonded IOBs:                 103  out of    680    15%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:              148  out of    324    45%  
    Number using Block RAM only:        132
    Number using FIFO only:              16
 Number of BUFG/BUFGCTRLs:               18  out of     32    56%  
 Number of GTX_DUALs:                    12  out of     24    50%  
 Number of PLL_ADVs:                      2  out of      6    33%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                        | Clock buffer(FF name)                                                      | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------+
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1                                                                                                | BUFG                                                                       | 20479 |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0                                                                                                | BUFG                                                                       | 3293  |
nf10_10g_interface_0/nf10_10g_interface_0/txoutclk                                                                                                  | BUFG                                                                       | 3997  |
nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1                                                          | BUFG                                                                       | 458   |
nf10_10g_interface_1/nf10_10g_interface_1/txoutclk                                                                                                  | BUFG                                                                       | 3997  |
nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1                                                          | BUFG                                                                       | 458   |
nf10_10g_interface_2/nf10_10g_interface_2/txoutclk                                                                                                  | BUFG                                                                       | 3997  |
nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1                                                          | BUFG                                                                       | 458   |
nf10_10g_interface_3/nf10_10g_interface_3/txoutclk                                                                                                  | BUFG                                                                       | 3997  |
nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1                                                          | BUFG                                                                       | 458   |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout1                                                                                                 | BUFG                                                                       | 9740  |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout0                                                                                                 | BUFG                                                                       | 451   |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/txsync_clkout                                                                                           | BUFG                                                                       | 114   |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/icdrreset<0>(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/icdrreset_0_and00001:O)| NONE(*)(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0)| 1     |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0>                                                                            | BUFG                                                                       | 18    |
----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                   | Buffer(FF name)                                                                                                                                                                                                                               | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FSM_Scst_FSM_inv(dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/rst_n_inv1_INV_0:O)                                                                                                                                                                                                                                      | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_0)                                                                                                                                                     | 418   |
dma_0/dma_0/u_dma/u_iface/rst_reg_p_iso(dma_0/dma_0/u_dma/u_iface/rst_reg_p_iso:Q)                                                                                                                                                                                                                                                                                                                               | NONE(dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/rptr_empty/rbin[0])                                                                                                                                                                 | 195   |
nf10_10g_interface_0/nf10_10g_interface_0/converter_master/axi_resetn_inv(nf10_10g_interface_0/nf10_10g_interface_0/reset1_INV_0:O)                                                                                                                                                                                                                                                                              | NONE(nf10_10g_interface_0/nf10_10g_interface_0/rx_queue/err_state_FSM_FFd1)                                                                                                                                                                   | 164   |
nf10_10g_interface_1/nf10_10g_interface_1/converter_master/axi_resetn_inv(nf10_10g_interface_1/nf10_10g_interface_1/reset1_INV_0:O)                                                                                                                                                                                                                                                                              | NONE(nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/err_state_FSM_FFd1)                                                                                                                                                                   | 164   |
nf10_10g_interface_2/nf10_10g_interface_2/converter_master/axi_resetn_inv(nf10_10g_interface_2/nf10_10g_interface_2/reset1_INV_0:O)                                                                                                                                                                                                                                                                              | NONE(nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/err_state_FSM_FFd1)                                                                                                                                                                   | 164   |
nf10_10g_interface_3/nf10_10g_interface_3/converter_master/axi_resetn_inv(nf10_10g_interface_3/nf10_10g_interface_3/reset1_INV_0:O)                                                                                                                                                                                                                                                                              | NONE(nf10_10g_interface_3/nf10_10g_interface_3/rx_queue/err_state_FSM_FFd1)                                                                                                                                                                   | 164   |
dma_0/dma_0/u_dma/u_iface/x_rst_t/rst_reg_t(dma_0/dma_0/u_dma/u_iface/x_rst_t/SyncA_clkB_1[0]:Q)                                                                                                                                                                                                                                                                                                                 | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/genblk1.u_fifo_x/afifo/rptr_empty/rbin[0])                                                                                                                                                        | 123   |
dma_0/dma_0/u_dma/u_pcie_rx/rst_reg(dma_0/dma_0/u_dma/u_pcie_rx/rst_reg:Q)                                                                                                                                                                                                                                                                                                                                       | NONE(dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/rptr_empty/rbin[0])                                                                                                                                                            | 99    |
dma_0/dma_0/u_dma/u_iface/x_rst_r/rst_reg_r(dma_0/dma_0/u_dma/u_iface/x_rst_r/SyncA_clkB_1[0]:Q)                                                                                                                                                                                                                                                                                                                 | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/genblk1.u_fifo_x/afifo/rptr_empty/rbin[0])                                                                                                                                                        | 85    |
dma_0/S_AXI_BRESP<0>(dma_0/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                            | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].reset)                                                                                                                                                                   | 74    |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0]_tx_elec_idle_not0000(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0]_tx_elec_idle_not00001_INV_0:O)                                                                                                                                                                                                                              | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].reset)                                                                                                                                                                   | 64    |
nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i1:O)                                                                                                                                                                                                  | NONE(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0)                                                                                                                     | 34    |
nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i1:O)                                                                                                                                                                                                  | NONE(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0)                                                                                                                     | 34    |
nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i1:O)                                                                                                                                                                                                  | NONE(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0)                                                                                                                     | 34    |
nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_reset_i1:O)                                                                                                                                                                                                  | NONE(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0)                                                                                                                     | 34    |
dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_bram/GND:G)                                                                                                                                                                                                                                       | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0)                                                                                                                                             | 32    |
dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_bram/GND:G)                                                                                                                                                                                                                                       | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0)                                                                                                                                             | 32    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv(axi_interconnect_0/axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0:O)                                                                                                                                                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0)                                                                                                                    | 30    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/async_conv_reset(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/async_conv_reset1:O)                                                                                                                                                                                          | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                                 | 30    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                             | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                            | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                               | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                              | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                            | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                           | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                              | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                             | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0)                              | 20    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0)                             | 20    |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i_not0000(dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i_not00001_INV_0:O)                                                                                                                                                                                                                                                                                                | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0)                                                                                                                                                                       | 20    |
dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_bram/GND(dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_bram/GND:G)                                                                                                                                                                                                                                   | NONE(dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_bram/mem_mem_0_0)                                                                                                                                           | 20    |
nf10_switch_output_port_lookup_0/nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/mac_cam/N1(nf10_switch_output_port_lookup_0/nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/mac_cam/XST_GND:G)                                                                                                                                                                                  | NONE(nf10_switch_output_port_lookup_0/nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/mac_cam/top_cam/rtl_cam/mem/gblk.blkmem/gextw[0].gcp.extd/gextd[0].gincp.extdp/v5prim.BRAM_TDP_MACRO_inst/ramb_v5.ramb36_dp.ram36)      | 20    |
nf10_switch_output_port_lookup_0/nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/mac_cam_learn/N1(nf10_switch_output_port_lookup_0/nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/mac_cam_learn/XST_GND:G)                                                                                                                                                                      | NONE(nf10_switch_output_port_lookup_0/nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/mac_cam_learn/top_cam/rtl_cam/mem/gblk.blkmem/gextw[0].gcp.extd/gextd[0].gincp.extdp/v5prim.BRAM_TDP_MACRO_inst/ramb_v5.ramb36_dp.ram36)| 20    |
microblaze_0_bram_block/microblaze_0_bram_block/pgassign12<0>(microblaze_0_bram_block/microblaze_0_bram_block/XST_GND:G)                                                                                                                                                                                                                                                                                         | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0)                                                                                                                                                                                | 16    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)         | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)           | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)        | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)          | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1)          | 14    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)                     | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)      | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)                       | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)| NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)                    | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)                      | 13    |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1:Q)    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1)                      | 13    |
dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/cfg_function_number<0>(dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/XST_GND:G)                                                                                                                                                                                                                                                                                                        | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mram_regBank)                                                                                                                                                  | 10    |
nf10_switch_output_port_lookup_0/S_AXI_BRESP<0>(nf10_switch_output_port_lookup_0/XST_GND:G)                                                                                                                                                                                                                                                                                                                      | NONE(nf10_switch_output_port_lookup_0/nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/Mram_lut)                                                                                                                               | 10    |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/d_user_reset_n_inv(dma_0/dma_0/ep/pcie_ep0/pcie_blk/d_user_reset_n_inv1:O)                                                                                                                                                                                                                                                                                                      | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/reg_enable_ltssm_reset)                                                                                                                                                                                 | 9     |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/use_reset_logic.reset_i/user_master_reset_n_inv(dma_0/dma_0/ep/pcie_ep0/pcie_blk/use_reset_logic.reset_i/user_master_reset_n_inv1:O)                                                                                                                                                                                                                                            | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/use_reset_logic.reset_i/crm_pwr_soft_reset_n_aftersentcpl)                                                                                                                                              | 9     |
nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_1(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1:Q)                                                                                                                                                                  | NONE(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6)                                                                                                                    | 9     |
nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_2(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2:Q)                                                                                                                                                                  | NONE(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17)                                                                                                                   | 9     |
nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_3(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3:Q)                                                                                                                                                                  | NONE(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0)                                                                                                                      | 9     |
nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_1(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1:Q)                                                                                                                                                                  | NONE(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6)                                                                                                                    | 9     |
nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_2(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2:Q)                                                                                                                                                                  | NONE(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17)                                                                                                                   | 9     |
nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_3(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3:Q)                                                                                                                                                                  | NONE(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0)                                                                                                                      | 9     |
nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_1(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1:Q)                                                                                                                                                                  | NONE(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6)                                                                                                                    | 9     |
nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_2(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2:Q)                                                                                                                                                                  | NONE(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17)                                                                                                                   | 9     |
nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_3(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3:Q)                                                                                                                                                                  | NONE(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0)                                                                                                                      | 9     |
nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_1(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1:Q)                                                                                                                                                                  | NONE(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6)                                                                                                                    | 9     |
nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_2(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2:Q)                                                                                                                                                                  | NONE(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17)                                                                                                                   | 9     |
nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r<0>_3(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3:Q)                                                                                                                                                                  | NONE(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0)                                                                                                                      | 9     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi/genblk1.u_bram/GND:G)                                                                                                                                                                                                             | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0)                                                                                                                                | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi/genblk1.u_bram/GND:G)                                                                                                                                                                                                             | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0)                                                                                                                                | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi/genblk1.u_bram/GND:G)                                                                                                                                                                                                             | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0)                                                                                                                                | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi/genblk1.u_bram/GND:G)                                                                                                                                                                                                             | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0)                                                                                                                                | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/genblk1.u_bram/GND:G)                                                                                                                                                                                                               | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0)                                                                                                                                 | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/genblk1.u_bram/GND:G)                                                                                                                                                                                                               | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0)                                                                                                                                 | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/genblk1.u_bram/GND:G)                                                                                                                                                                                                               | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0)                                                                                                                                 | 8     |
dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/genblk1.u_bram/GND(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/genblk1.u_bram/GND:G)                                                                                                                                                                                                               | NONE(dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0)                                                                                                                                 | 8     |
nf10_10g_interface_0/m_axis_tuser<16>(nf10_10g_interface_0/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                            | NONE(nf10_10g_interface_0/nf10_10g_interface_0/rx_queue/rx_fifo)                                                                                                                                                                              | 8     |
nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch(nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch1:O)                                                                                                                                                                                                                                        | NONE(nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r1)                                                                                                                                          | 8     |
nf10_10g_interface_1/m_axis_tuser<18>(nf10_10g_interface_1/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                            | NONE(nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo)                                                                                                                                                                              | 8     |
nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch(nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch1:O)                                                                                                                                                                                                                                        | NONE(nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r1)                                                                                                                                          | 8     |
nf10_10g_interface_2/m_axis_tuser<20>(nf10_10g_interface_2/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                            | NONE(nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo)                                                                                                                                                                              | 8     |
nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch(nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch1:O)                                                                                                                                                                                                                                        | NONE(nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r1)                                                                                                                                          | 8     |
nf10_10g_interface_3/m_axis_tuser<22>(nf10_10g_interface_3/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                            | NONE(nf10_10g_interface_3/nf10_10g_interface_3/rx_queue/rx_fifo)                                                                                                                                                                              | 8     |
nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch(nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/int_flow_ctrl_rx_rst_asynch1:O)                                                                                                                                                                                                                                        | NONE(nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r1)                                                                                                                                          | 8     |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/pipe_reset_l0(dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_ep:PIPERESETL0)                                                                                                                                                                                                                                                                                                             | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/delayed_elec_idle_reset)                                                                                                                                                         | 4     |
nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/clk_156_reset_txsync_r3(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/clk_156_reset_txsync_r3:Q)                                                                                                                                                                                                                                                     | NONE(nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/reset_dclk_r_0)                                                                                                                                                     | 4     |
nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/int_rx_rst_asynch(nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/int_rx_rst_asynch1:O)                                                                                                                                                                                                                                                            | NONE(nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/r1)                                                                                                                                                    | 4     |
nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/int_tx_rst_asynch(nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/int_tx_rst_asynch1:O)                                                                                                                                                                                                                                                            | NONE(nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/r1)                                                                                                                                                    | 4     |
nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/clk_156_reset_txsync_r3(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/clk_156_reset_txsync_r3:Q)                                                                                                                                                                                                                                                     | NONE(nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/reset_dclk_r_0)                                                                                                                                                     | 4     |
nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/int_rx_rst_asynch(nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/int_rx_rst_asynch1:O)                                                                                                                                                                                                                                                            | NONE(nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/r1)                                                                                                                                                    | 4     |
nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/int_tx_rst_asynch(nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/int_tx_rst_asynch1:O)                                                                                                                                                                                                                                                            | NONE(nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/r1)                                                                                                                                                    | 4     |
nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/clk_156_reset_txsync_r3(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/clk_156_reset_txsync_r3:Q)                                                                                                                                                                                                                                                     | NONE(nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/reset_dclk_r_0)                                                                                                                                                     | 4     |
nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/int_rx_rst_asynch(nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/int_rx_rst_asynch1:O)                                                                                                                                                                                                                                                            | NONE(nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/r1)                                                                                                                                                    | 4     |
nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/int_tx_rst_asynch(nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/int_tx_rst_asynch1:O)                                                                                                                                                                                                                                                            | NONE(nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/r1)                                                                                                                                                    | 4     |
nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/clk_156_reset_txsync_r3(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/clk_156_reset_txsync_r3:Q)                                                                                                                                                                                                                                                     | NONE(nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/reset_dclk_r_0)                                                                                                                                                     | 4     |
nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/int_rx_rst_asynch(nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/int_rx_rst_asynch1:O)                                                                                                                                                                                                                                                            | NONE(nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/r1)                                                                                                                                                    | 4     |
nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/int_tx_rst_asynch(nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/int_tx_rst_asynch1:O)                                                                                                                                                                                                                                                            | NONE(nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/r1)                                                                                                                                                    | 4     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                                   | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                                     | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                              | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                                  | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                                    | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0)                                    | 3     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)         | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)                    | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_async.asyncfifo_ar/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                                   | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)             | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)                      | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                    | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_async.asyncfifo_r/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                                     | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)       | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)                   | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                              | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_async.asyncfifo_aw/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                                  | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)           | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)                     | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_b_async.asyncfifo_b/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                                    | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2:Q)           | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)                     | 2     |
axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                  | NONE(axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_async.asyncfifo_w/inst/BU3/U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0)                                    | 2     |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tx_sync_reset(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tx_sync_reset1:O)                                                                                                                                                                                                                                                                  | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/reset_usrclk_r_0)                                                                                                                                                 | 2     |
dma_0/dma_0/converter_master/axi_resetn_inv(dma_0/dma_0/ep/pcie_ep0/GTPRESET1_INV_0:O)                                                                                                                                                                                                                                                                                                                           | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/rst_pcie)                                                                                                                                                                        | 1     |
dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0_and0000(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0_and00001:O)                                                                                                                                                                                                                                                        | NONE(dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0)                                                                                                                                                                      | 1     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.582ns (Maximum Frequency: 131.900MHz)
   Minimum input arrival time before clock: 1.481ns
   Maximum output required time after clock: 3.578ns
   Maximum combinational path delay: 1.196ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Clock period: 7.582ns (frequency: 131.900MHz)
  Total number of paths / destination ports: 927395 / 43409
-------------------------------------------------------------------------
Delay:               7.582ns (Levels of Logic = 12)
  Source:            nf10_input_arbiter_0/nf10_input_arbiter_0/in_arb_queues[2].in_arb_fifo/dout_valid (FF)
  Destination:       nf10_switch_output_port_lookup_0/nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/mac_cam/top_cam/rtl_cam/mlog/blkmem_match_disable_15 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: nf10_input_arbiter_0/nf10_input_arbiter_0/in_arb_queues[2].in_arb_fifo/dout_valid to nf10_switch_output_port_lookup_0/nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/mac_cam/top_cam/rtl_cam/mlog/blkmem_match_disable_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.396   0.929  nf10_input_arbiter_0/in_arb_queues[2].in_arb_fifo/dout_valid (nf10_input_arbiter_0/in_arb_queues[2].in_arb_fifo/dout_valid)
     LUT6:I0->O            9   0.086   0.524  nf10_input_arbiter_0/Mmux__COND_14_SW4 (N2161)
     LUT3:I1->O            2   0.086   0.905  nf10_input_arbiter_0/m_axis_tvalid1 (m_axis_tvalid)
     end scope: 'nf10_input_arbiter_0'
     begin scope: 'nf10_switch_output_port_lookup_0'
     LUT6:I0->O          172   0.086   0.542  nf10_switch_output_port_lookup_0/output_port_lookup/_and00001 (nf10_switch_output_port_lookup_0/output_port_lookup/_and0000)
     LUT3:I2->O           49   0.086   0.597  nf10_switch_output_port_lookup_0/output_port_lookup/eth_parser/src_port<0>11 (nf10_switch_output_port_lookup_0/output_port_lookup/eth_done)
     LUT5:I3->O            4   0.086   0.914  nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/cam_cmp_din<46>1 (nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/cam_cmp_din<46>)
     begin scope: 'nf10_switch_output_port_lookup_0/output_port_lookup/mac_cam_lut/mac_cam'
     LUT6:I0->O            1   0.086   0.000  top_cam/rtl_cam/clog/rw_dec_clr_i18_G (N15)
     MUXF7:I1->O           1   0.214   0.487  top_cam/rtl_cam/clog/rw_dec_clr_i18 (top_cam/rtl_cam/clog/rw_dec_clr_i17)
     LUT4:I2->O            1   0.086   0.819  top_cam/rtl_cam/clog/rw_dec_clr_i21 (top_cam/rtl_cam/clog/rw_dec_clr_i20)
     LUT6:I1->O           16   0.086   0.481  top_cam/rtl_cam/clog/rw_dec_clr_i22 (top_cam/rtl_cam/rw_dec_clr_i)
     LUT5:I4->O            1   0.086   0.000  top_cam/rtl_cam/mlog/blkmem_match_disable_15_rstpot (top_cam/rtl_cam/mlog/blkmem_match_disable_15_rstpot)
     FD:D                     -0.022          top_cam/rtl_cam/mlog/blkmem_match_disable_15
    ----------------------------------------
    Total                      7.582ns (1.384ns logic, 6.198ns route)
                                       (18.3% logic, 81.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Clock period: 5.731ns (frequency: 174.502MHz)
  Total number of paths / destination ports: 247978 / 7390
-------------------------------------------------------------------------
Delay:               5.731ns (Levels of Logic = 9)
  Source:            RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:       dma_0/dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to dma_0/dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             22   0.396   0.915  RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg)
     LUT5:I0->O            6   0.086   0.685  RS232_Uart_1/UARTLITE_CORE_I/ip2bus_wrack1 (S_AXI_AWREADY)
     end scope: 'RS232_Uart_1'
     begin scope: 'axi_interconnect_0'
     LUT6:I2->O            1   0.086   0.487  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/O1 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/O)
     LUT6:I4->O            6   0.086   0.435  axi_interconnect_0/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/O3 (axi_interconnect_0/gen_sasd.crossbar_sasd_0/aa_wready)
     LUT2:I1->O            3   0.086   0.910  axi_interconnect_0/gen_sasd.crossbar_sasd_0/si_wready<1>1 (S_AXI_WREADY<1>)
     end scope: 'axi_interconnect_0'
     begin scope: 'dma_0'
     LUT6:I0->O            1   0.086   0.412  dma_0/u_axi_m/I_RD_WR_CNTLR/sig_wr_cmplt_SW1 (N207)
     LUT5:I4->O            2   0.086   0.416  dma_0/u_axi_m/I_RD_WR_CNTLR/sig_wr_cmplt (dma_0/u_axi_m/I_RD_WR_CNTLR/sig_wr_cmplt)
     LUT6:I5->O            2   0.086   0.290  dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local_or00001 (dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local_or0000)
     FDRE:CE                   0.185          dma_0/u_axi_m/I_RD_WR_CNTLR/sig_bus2ip_cmplt_local
    ----------------------------------------
    Total                      5.731ns (1.183ns logic, 4.548ns route)
                                       (20.6% logic, 79.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_0/nf10_10g_interface_0/txoutclk'
  Clock period: 5.086ns (frequency: 196.628MHz)
  Total number of paths / destination ports: 60167 / 7508
-------------------------------------------------------------------------
Delay:               5.086ns (Levels of Logic = 10)
  Source:            nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (FF)
  Destination:       nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0 (FF)
  Source Clock:      nf10_10g_interface_0/nf10_10g_interface_0/txoutclk rising
  Destination Clock: nf10_10g_interface_0/nf10_10g_interface_0/txoutclk rising

  Data Path: nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 to nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.396   0.957  U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg<6>)
     LUT6:I0->O            1   0.086   0.600  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1_SW2 (N375)
     LUT3:I0->O            5   0.086   0.680  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N20)
     LUT5:I1->O            1   0.086   0.412  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>_SW0 (N529)
     LUT6:I5->O            1   0.086   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>)
     MUXCY:S->O            1   0.305   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2>)
     MUXCY:CI->O           0   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3>)
     XORCY:CI->O           3   0.300   0.421  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_xor<4> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_comb<4>)
     LUT3:I2->O           11   0.086   0.332  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en)
     FDRE:CE                   0.185          U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
    ----------------------------------------
    Total                      5.086ns (1.684ns logic, 3.401ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1'
  Clock period: 2.790ns (frequency: 358.365MHz)
  Total number of paths / destination ports: 4473 / 679
-------------------------------------------------------------------------
Delay:               2.790ns (Levels of Logic = 4)
  Source:            nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (FF)
  Destination:       nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13 (FF)
  Source Clock:      nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising
  Destination Clock: nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising

  Data Path: nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 to nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.396   0.496  nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r<0>)
     LUT2:I0->O            1   0.086   0.412  nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11_SW0 (N102)
     LUT6:I5->O            3   0.086   0.421  nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11 (nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/N14)
     LUT4:I3->O           14   0.086   0.722  nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>1 (nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_mux_0_i<0>)
     LUT4:I0->O            1   0.086   0.000  nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_d<13>111 (nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_d<13>)
     FDR:D                    -0.022          nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13
    ----------------------------------------
    Total                      2.790ns (0.740ns logic, 2.050ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_1/nf10_10g_interface_1/txoutclk'
  Clock period: 5.086ns (frequency: 196.628MHz)
  Total number of paths / destination ports: 60167 / 7508
-------------------------------------------------------------------------
Delay:               5.086ns (Levels of Logic = 10)
  Source:            nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (FF)
  Destination:       nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0 (FF)
  Source Clock:      nf10_10g_interface_1/nf10_10g_interface_1/txoutclk rising
  Destination Clock: nf10_10g_interface_1/nf10_10g_interface_1/txoutclk rising

  Data Path: nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 to nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.396   0.957  U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg<6>)
     LUT6:I0->O            1   0.086   0.600  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1_SW2 (N375)
     LUT3:I0->O            5   0.086   0.680  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N20)
     LUT5:I1->O            1   0.086   0.412  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>_SW0 (N529)
     LUT6:I5->O            1   0.086   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>)
     MUXCY:S->O            1   0.305   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2>)
     MUXCY:CI->O           0   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3>)
     XORCY:CI->O           3   0.300   0.421  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_xor<4> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_comb<4>)
     LUT3:I2->O           11   0.086   0.332  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en)
     FDRE:CE                   0.185          U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
    ----------------------------------------
    Total                      5.086ns (1.684ns logic, 3.401ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1'
  Clock period: 2.790ns (frequency: 358.365MHz)
  Total number of paths / destination ports: 4473 / 679
-------------------------------------------------------------------------
Delay:               2.790ns (Levels of Logic = 4)
  Source:            nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (FF)
  Destination:       nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13 (FF)
  Source Clock:      nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising
  Destination Clock: nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising

  Data Path: nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 to nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.396   0.496  nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r<0>)
     LUT2:I0->O            1   0.086   0.412  nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11_SW0 (N102)
     LUT6:I5->O            3   0.086   0.421  nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11 (nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/N14)
     LUT4:I3->O           14   0.086   0.722  nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>1 (nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_mux_0_i<0>)
     LUT4:I0->O            1   0.086   0.000  nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_d<13>111 (nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_d<13>)
     FDR:D                    -0.022          nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13
    ----------------------------------------
    Total                      2.790ns (0.740ns logic, 2.050ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_2/nf10_10g_interface_2/txoutclk'
  Clock period: 5.086ns (frequency: 196.628MHz)
  Total number of paths / destination ports: 60167 / 7508
-------------------------------------------------------------------------
Delay:               5.086ns (Levels of Logic = 10)
  Source:            nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (FF)
  Destination:       nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0 (FF)
  Source Clock:      nf10_10g_interface_2/nf10_10g_interface_2/txoutclk rising
  Destination Clock: nf10_10g_interface_2/nf10_10g_interface_2/txoutclk rising

  Data Path: nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 to nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.396   0.957  U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg<6>)
     LUT6:I0->O            1   0.086   0.600  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1_SW2 (N375)
     LUT3:I0->O            5   0.086   0.680  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N20)
     LUT5:I1->O            1   0.086   0.412  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>_SW0 (N529)
     LUT6:I5->O            1   0.086   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>)
     MUXCY:S->O            1   0.305   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2>)
     MUXCY:CI->O           0   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3>)
     XORCY:CI->O           3   0.300   0.421  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_xor<4> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_comb<4>)
     LUT3:I2->O           11   0.086   0.332  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en)
     FDRE:CE                   0.185          U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
    ----------------------------------------
    Total                      5.086ns (1.684ns logic, 3.401ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1'
  Clock period: 2.790ns (frequency: 358.365MHz)
  Total number of paths / destination ports: 4473 / 679
-------------------------------------------------------------------------
Delay:               2.790ns (Levels of Logic = 4)
  Source:            nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (FF)
  Destination:       nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13 (FF)
  Source Clock:      nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising
  Destination Clock: nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising

  Data Path: nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 to nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.396   0.496  nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r<0>)
     LUT2:I0->O            1   0.086   0.412  nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11_SW0 (N102)
     LUT6:I5->O            3   0.086   0.421  nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11 (nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/N14)
     LUT4:I3->O           14   0.086   0.722  nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>1 (nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_mux_0_i<0>)
     LUT4:I0->O            1   0.086   0.000  nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_d<13>111 (nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_d<13>)
     FDR:D                    -0.022          nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13
    ----------------------------------------
    Total                      2.790ns (0.740ns logic, 2.050ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_3/nf10_10g_interface_3/txoutclk'
  Clock period: 5.086ns (frequency: 196.628MHz)
  Total number of paths / destination ports: 60167 / 7508
-------------------------------------------------------------------------
Delay:               5.086ns (Levels of Logic = 10)
  Source:            nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (FF)
  Destination:       nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0 (FF)
  Source Clock:      nf10_10g_interface_3/nf10_10g_interface_3/txoutclk rising
  Destination Clock: nf10_10g_interface_3/nf10_10g_interface_3/txoutclk rising

  Data Path: nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 to nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.396   0.957  U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6 (U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg<6>)
     LUT6:I0->O            1   0.086   0.600  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1_SW2 (N375)
     LUT3:I0->O            5   0.086   0.680  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N20)
     LUT5:I1->O            1   0.086   0.412  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>_SW0 (N529)
     LUT6:I5->O            1   0.086   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>)
     MUXCY:S->O            1   0.305   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2>)
     MUXCY:CI->O           0   0.023   0.000  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3>)
     XORCY:CI->O           3   0.300   0.421  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_xor<4> (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_comb<4>)
     LUT3:I2->O           11   0.086   0.332  U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en1 (U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en)
     FDRE:CE                   0.185          U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0
    ----------------------------------------
    Total                      5.086ns (1.684ns logic, 3.401ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1'
  Clock period: 2.790ns (frequency: 358.365MHz)
  Total number of paths / destination ports: 4473 / 679
-------------------------------------------------------------------------
Delay:               2.790ns (Levels of Logic = 4)
  Source:            nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (FF)
  Destination:       nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13 (FF)
  Source Clock:      nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising
  Destination Clock: nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i1 rising

  Data Path: nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 to nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.396   0.496  nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0 (nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r<0>)
     LUT2:I0->O            1   0.086   0.412  nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11_SW0 (N102)
     LUT6:I5->O            3   0.086   0.421  nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>11 (nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/N14)
     LUT4:I3->O           14   0.086   0.722  nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/SEL_0<0>1 (nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_mux_0_i<0>)
     LUT4:I0->O            1   0.086   0.000  nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_d<13>111 (nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_d<13>)
     FDR:D                    -0.022          nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13
    ----------------------------------------
    Total                      2.790ns (0.740ns logic, 2.050ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout1'
  Clock period: 3.683ns (frequency: 271.520MHz)
  Total number of paths / destination ports: 186764 / 22195
-------------------------------------------------------------------------
Delay:               3.683ns (Levels of Logic = 12)
  Source:            dma_0/dma_0/u_dma/u_pcie_tx/pcie_req_grant_wr (FF)
  Destination:       dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/dw_count_ret_1 (FF)
  Source Clock:      dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout1 rising
  Destination Clock: dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout1 rising

  Data Path: dma_0/dma_0/u_dma/u_pcie_tx/pcie_req_grant_wr to dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/dw_count_ret_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            135   0.396   1.025  pcie_req_grant_wr (pcie_req_grant_wr)
     begin scope: 'u_pcie_tx_wr'
     LUT6:I0->O            1   0.086   0.000  un1_dw_count_axb_2 (un1_dw_count_axb_2)
     MUXCY_L:S->LO         1   0.305   0.000  un1_dw_count_cry_2 (un1_dw_count_cry_2)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_dw_count_cry_3 (un1_dw_count_cry_3)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_dw_count_cry_4 (un1_dw_count_cry_4)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_dw_count_cry_5 (un1_dw_count_cry_5)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_dw_count_cry_6 (un1_dw_count_cry_6)
     MUXCY_L:CI->LO        1   0.023   0.000  un1_dw_count_cry_7 (un1_dw_count_cry_7)
     XORCY:CI->O           1   0.300   0.412  un1_dw_count_s_8 (un1_dw_count_s_8_0)
     LUT4:I3->O            1   0.086   0.412  dw_count_5_iv_0_1[8] (dw_count_5_iv_0_1[8])
     LUT6_L:I5->LO         2   0.086   0.376  dw_count_5_0_i[8] (dw_countoi[8])
     LUT6_L:I2->LO         1   0.086   0.000  trn_teof_n_2_sqmuxa_0_a2 (N_770_reti)
     FD:D                     -0.022          dw_count_ret_1
    ----------------------------------------
    Total                      3.683ns (1.459ns logic, 2.224ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout0'
  Clock period: 3.837ns (frequency: 260.619MHz)
  Total number of paths / destination ports: 11242 / 813
-------------------------------------------------------------------------
Delay:               3.837ns (Levels of Logic = 5)
  Source:            dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_data_1 (FF)
  Destination:       dma_0/dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_0 (FF)
  Source Clock:      dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout0 rising
  Destination Clock: dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/clkout0 rising

  Data Path: dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_data_1 to dma_0/dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.396   0.910  dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_data_1 (dma_0/ep/pcie_ep0/pcie_blk/pipe_rx_data<1>)
     LUT6:I0->O            2   0.086   0.666  dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l0_and000011 (dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/N17)
     LUT6:I2->O            4   0.086   0.500  dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l0_and00001 (dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l0)
     LUT4:I2->O            2   0.086   0.416  dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l7_out_or00011_1 (dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l7_out_or00011)
     LUT6:I5->O           28   0.086   0.519  dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l0_out_mux0000<0>111 (dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/N14)
     LUT4:I3->O            1   0.086   0.000  dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_mux0000<7>1 (dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_mux0000<7>)
     FD:D                     -0.022          dma_0/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l3_out_0
    ----------------------------------------
    Total                      3.837ns (0.826ns logic, 3.011ns route)
                                       (21.5% logic, 78.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/txsync_clkout'
  Clock period: 2.404ns (frequency: 415.947MHz)
  Total number of paths / destination ports: 528 / 215
-------------------------------------------------------------------------
Delay:               2.404ns (Levels of Logic = 2)
  Source:            dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/xd_state_FSM_FFd5 (FF)
  Destination:       dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_5 (FF)
  Source Clock:      dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/txsync_clkout rising
  Destination Clock: dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/txsync_clkout rising

  Data Path: dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/xd_state_FSM_FFd5 to dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q            3   0.396   0.671  dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/xd_state_FSM_FFd5 (dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/xd_state_FSM_FFd5)
     LUT4:I0->O            1   0.086   0.412  dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_mux0000<1>2_SW0 (N10)
     LUT6:I5->O            1   0.086   0.286  dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_mux0000<1>2 (dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/N10)
     FDSE:S                    0.468          dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/GT_DADDR_5
    ----------------------------------------
    Total                      2.404ns (1.036ns logic, 1.368ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0>'
  Clock period: 2.668ns (frequency: 374.770MHz)
  Total number of paths / destination ports: 298 / 34
-------------------------------------------------------------------------
Delay:               2.668ns (Levels of Logic = 3)
  Source:            dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 (FF)
  Destination:       dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0 (FF)
  Source Clock:      dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0> rising
  Destination Clock: dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0> rising

  Data Path: dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 to dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.396   0.604  dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 (dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>)
     LUT3:I0->O            1   0.086   0.412  dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0 (N76)
     LUT6:I5->O            3   0.086   0.496  dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000 (dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000)
     LUT2:I0->O            8   0.086   0.318  dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not00011 (dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not0001)
     FDCE:CE                   0.185          dma_0/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0
    ----------------------------------------
    Total                      2.668ns (0.839ns logic, 1.829ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.481ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       reset_0/reset_0/EXT_LPF/exr_d1 (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: RESET to reset_0/reset_0/EXT_LPF/exr_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.694   0.290  RESET_IBUF (RESET_IBUF)
     begin scope: 'reset_0'
     INV:I->O              1   0.212   0.286  reset_0/EXT_LPF/exr_d1_or000011_INV_0 (reset_0/EXT_LPF/exr_d1_or00001)
     FDS:D                    -0.022          reset_0/EXT_LPF/exr_d1
    ----------------------------------------
    Total                      1.481ns (0.906ns logic, 0.575ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.286ns (Levels of Logic = 0)
  Source:            dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i:LOCKED (PAD)
  Destination:       dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r (FF)
  Destination Clock: dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out<0> rising

  Data Path: dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i:LOCKED to dma_0/dma_0/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PLL_ADV:LOCKED         1   0.000   0.286  dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i (dma_0/ep/pcie_ep0/pcie_blk/clocking_i/use_pll_pll_lk_out)
     FDCE:D                   -0.022          dma_0/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
    ----------------------------------------
    Total                      0.286ns (0.000ns logic, 0.286ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Offset:              3.578ns (Levels of Logic = 4)
  Source:            axi_interconnect_0/axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe_2 (FF)
  Destination:       PHY_RST_N (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: axi_interconnect_0/axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe_2 to PHY_RST_N
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             41   0.396   0.395  axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe_2 (axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe<2>)
     INV:I->O            268   0.212   0.431  axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_RESET_OUT_N1_INV_0 (M_AXI_ARESET_OUT_N<1>)
     end scope: 'axi_interconnect_0'
     begin scope: 'nf10_mdio_0'
     end scope: 'nf10_mdio_0'
     OBUF:I->O                 2.144          PHY_RST_N_OBUF (PHY_RST_N)
    ----------------------------------------
    Total                      3.578ns (2.752ns logic, 0.826ns route)
                                       (76.9% logic, 23.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.196ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:RST (PAD)

  Data Path: RESET to clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.694   0.290  RESET_IBUF (RESET_IBUF)
     begin scope: 'clock_generator_0'
     INV:I->O              0   0.212   0.000  clock_generator_0/PLL0_INST/rsti1_INV_0 (clock_generator_0/PLL0_INST/rsti)
    PLL_ADV:RST                0.000          clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    ----------------------------------------
    Total                      1.196ns (0.906ns logic, 0.290ns route)
                                       (75.8% logic, 24.2% route)

=========================================================================


Total REAL time to Xst completion: 284.00 secs
Total CPU time to Xst completion: 282.43 secs
 
--> 


Total memory usage is 1339216 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   32 (   0 filtered)
Number of infos    :  278 (   0 filtered)

