{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624068452499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624068452500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 19 06:37:32 2021 " "Processing started: Sat Jun 19 06:37:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624068452500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068452500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopDesign -c TopDesign " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopDesign -c TopDesign" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068452500 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624068453044 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624068453044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/register18.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/register18.v" { { "Info" "ISGN_ENTITY_NAME" "1 register18 " "Found entity 1: register18" {  } { { "../../Exp_Accelerator/register18.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/register18.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068465537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../../Exp_Accelerator/register.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068465539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../../Exp_Accelerator/mux2to1.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/mux2to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068465540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "../../Exp_Accelerator/multiplier.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068465541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/lutexp.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/lutexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068465542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/exponential.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/exponential.v" { { "Info" "ISGN_ENTITY_NAME" "1 exponential " "Found entity 1: exponential" {  } { { "../../Exp_Accelerator/exponential.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/exponential.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068465543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../../Exp_Accelerator/Datapath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068465545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../Exp_Accelerator/Counter.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068465546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../../Exp_Accelerator/Controller.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068465547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../../Exp_Accelerator/adder.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068465548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/quartus/wrapper/wrapperdatapath.v 4 4 " "Found 4 design units, including 4 entities, in source file /files/university/term 4/dld lab/projects/project4/quartus/wrapper/wrapperdatapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 WrapperDataPath " "Found entity 1: WrapperDataPath" {  } { { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068465551 ""} { "Info" "ISGN_ENTITY_NAME" "2 ShiftReg " "Found entity 2: ShiftReg" {  } { { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068465551 ""} { "Info" "ISGN_ENTITY_NAME" "3 Register " "Found entity 3: Register" {  } { { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068465551 ""} { "Info" "ISGN_ENTITY_NAME" "4 Shifter " "Found entity 4: Shifter" {  } { { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068465551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/quartus/wrapper/wrappercontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/quartus/wrapper/wrappercontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 WrapperController " "Found entity 1: WrapperController" {  } { { "../Wrapper/WrapperController.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068465552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/quartus/wrapper/wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/quartus/wrapper/wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wrapper " "Found entity 1: Wrapper" {  } { { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068465554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/quartus/wrapper/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/quartus/wrapper/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068465555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/modelsim/frequency multiplire/frequencymultiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/modelsim/frequency multiplire/frequencymultiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyMultiplier " "Found entity 1: FrequencyMultiplier" {  } { { "../../ModelSim/Frequency Multiplire/FrequencyMultiplier.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/FrequencyMultiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068465556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/modelsim/frequency multiplire/datapath.v 5 5 " "Found 5 design units, including 5 entities, in source file /files/university/term 4/dld lab/projects/project4/modelsim/frequency multiplire/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068465559 ""} { "Info" "ISGN_ENTITY_NAME" "2 Counter " "Found entity 2: Counter" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068465559 ""} { "Info" "ISGN_ENTITY_NAME" "3 Shifter1 " "Found entity 3: Shifter1" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068465559 ""} { "Info" "ISGN_ENTITY_NAME" "4 Divider " "Found entity 4: Divider" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068465559 ""} { "Info" "ISGN_ENTITY_NAME" "5 Register1 " "Found entity 5: Register1" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068465559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/modelsim/frequency multiplire/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/modelsim/frequency multiplire/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../../ModelSim/Frequency Multiplire/Controller.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068465560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465560 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "TopDesign.v(6) " "Verilog HDL Module Instantiation warning at TopDesign.v(6): ignored dangling comma in List of Port Connections" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1624068465562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/modelsim/topdesign/topdesign.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/modelsim/topdesign/topdesign.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDesign " "Found entity 1: TopDesign" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068465562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wrreq WrapperDataPath.v(13) " "Verilog HDL Implicit Net warning at WrapperDataPath.v(13): created implicit net for \"wrreq\"" {  } { { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068465562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q TopDesign.v(6) " "Verilog HDL Implicit Net warning at TopDesign.v(6): created implicit net for \"q\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068465562 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopDesign " "Elaborating entity \"TopDesign\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624068465610 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "exp_out TopDesign.v(2) " "Output port \"exp_out\" at TopDesign.v(2) has no driver" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624068465611 "|TopDesign"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyMultiplier FrequencyMultiplier:fm " "Elaborating entity \"FrequencyMultiplier\" for hierarchy \"FrequencyMultiplier:fm\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "fm" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068465612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller FrequencyMultiplier:fm\|Controller:controller " "Elaborating entity \"Controller\" for hierarchy \"FrequencyMultiplier:fm\|Controller:controller\"" {  } { { "../../ModelSim/Frequency Multiplire/FrequencyMultiplier.v" "controller" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/FrequencyMultiplier.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068465613 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ps Controller.v(7) " "Verilog HDL Always Construct warning at Controller.v(7): variable \"ps\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../ModelSim/Frequency Multiplire/Controller.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/Controller.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624068465613 "|TopDesign|FrequencyMultiplier:fm|Controller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath FrequencyMultiplier:fm\|DataPath:data_path " "Elaborating entity \"DataPath\" for hierarchy \"FrequencyMultiplier:fm\|DataPath:data_path\"" {  } { { "../../ModelSim/Frequency Multiplire/FrequencyMultiplier.v" "data_path" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/FrequencyMultiplier.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068465614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter FrequencyMultiplier:fm\|DataPath:data_path\|Counter:counter " "Elaborating entity \"Counter\" for hierarchy \"FrequencyMultiplier:fm\|DataPath:data_path\|Counter:counter\"" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "counter" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068465616 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DataPath.v(20) " "Verilog HDL assignment warning at DataPath.v(20): truncated value with size 32 to match size of target (13)" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624068465616 "|TopDesign|FrequencyMultiplier:fm|DataPath:data_path|Counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter1 FrequencyMultiplier:fm\|DataPath:data_path\|Shifter1:shifter " "Elaborating entity \"Shifter1\" for hierarchy \"FrequencyMultiplier:fm\|DataPath:data_path\|Shifter1:shifter\"" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "shifter" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068465617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider " "Elaborating entity \"Divider\" for hierarchy \"FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\"" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "divider" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068465619 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DataPath.v(58) " "Verilog HDL assignment warning at DataPath.v(58): truncated value with size 32 to match size of target (13)" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624068465619 "|TopDesign|FrequencyMultiplier:fm|DataPath:data_path|Divider:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register1 FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|Register1:my_reg " "Elaborating entity \"Register1\" for hierarchy \"FrequencyMultiplier:fm\|DataPath:data_path\|Divider:divider\|Register1:my_reg\"" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "my_reg" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068465620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wrapper Wrapper:wrapper " "Elaborating entity \"Wrapper\" for hierarchy \"Wrapper:wrapper\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "wrapper" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068465622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WrapperController Wrapper:wrapper\|WrapperController:controller " "Elaborating entity \"WrapperController\" for hierarchy \"Wrapper:wrapper\|WrapperController:controller\"" {  } { { "../Wrapper/Wrapper.v" "controller" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068465623 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ps WrapperController.v(6) " "Verilog HDL Always Construct warning at WrapperController.v(6): variable \"ps\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Wrapper/WrapperController.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperController.v" 6 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624068465624 "|TopDesign|Wrapper:wrapper|WrapperController:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WrapperDataPath Wrapper:wrapper\|WrapperDataPath:data_path " "Elaborating entity \"WrapperDataPath\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\"" {  } { { "../Wrapper/Wrapper.v" "data_path" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068465624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftReg Wrapper:wrapper\|WrapperDataPath:data_path\|ShiftReg:shift_reg " "Elaborating entity \"ShiftReg\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|ShiftReg:shift_reg\"" {  } { { "../Wrapper/WrapperDataPath.v" "shift_reg" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068465626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Wrapper:wrapper\|WrapperDataPath:data_path\|Register:register " "Elaborating entity \"Register\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|Register:register\"" {  } { { "../Wrapper/WrapperDataPath.v" "register" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068465627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Wrapper:wrapper\|WrapperDataPath:data_path\|Shifter:shifter " "Elaborating entity \"Shifter\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|Shifter:shifter\"" {  } { { "../Wrapper/WrapperDataPath.v" "shifter" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068465628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exponential Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex " "Elaborating entity \"exponential\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\"" {  } { { "../Wrapper/WrapperDataPath.v" "ex" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068465631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|controller:control " "Elaborating entity \"controller\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|controller:control\"" {  } { { "../../Exp_Accelerator/exponential.v" "control" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/exponential.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068465632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP " "Elaborating entity \"datapath\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP\"" {  } { { "../../Exp_Accelerator/exponential.v" "dP" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/exponential.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068465634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|register:regx " "Elaborating entity \"register\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|register:regx\"" {  } { { "../../Exp_Accelerator/Datapath.v" "regx" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068465636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|counter:count " "Elaborating entity \"counter\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|counter:count\"" {  } { { "../../Exp_Accelerator/Datapath.v" "count" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068465638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|LUT:lut " "Elaborating entity \"LUT\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|LUT:lut\"" {  } { { "../../Exp_Accelerator/Datapath.v" "lut" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068465639 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LUTExp.v(4) " "Verilog HDL Case Statement warning at LUTExp.v(4): incomplete case statement has no default case item" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 4 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1624068465640 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datat LUTExp.v(3) " "Verilog HDL Always Construct warning at LUTExp.v(3): inferring latch(es) for variable \"datat\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624068465640 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[0\] LUTExp.v(3) " "Inferred latch for \"datat\[0\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465640 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[1\] LUTExp.v(3) " "Inferred latch for \"datat\[1\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465640 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[2\] LUTExp.v(3) " "Inferred latch for \"datat\[2\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465640 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[3\] LUTExp.v(3) " "Inferred latch for \"datat\[3\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465640 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[4\] LUTExp.v(3) " "Inferred latch for \"datat\[4\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465640 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[5\] LUTExp.v(3) " "Inferred latch for \"datat\[5\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465640 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[6\] LUTExp.v(3) " "Inferred latch for \"datat\[6\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465640 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[7\] LUTExp.v(3) " "Inferred latch for \"datat\[7\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465640 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[8\] LUTExp.v(3) " "Inferred latch for \"datat\[8\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465640 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[9\] LUTExp.v(3) " "Inferred latch for \"datat\[9\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465640 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[10\] LUTExp.v(3) " "Inferred latch for \"datat\[10\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465640 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[11\] LUTExp.v(3) " "Inferred latch for \"datat\[11\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465640 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[12\] LUTExp.v(3) " "Inferred latch for \"datat\[12\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465641 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[13\] LUTExp.v(3) " "Inferred latch for \"datat\[13\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465641 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[14\] LUTExp.v(3) " "Inferred latch for \"datat\[14\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465641 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[15\] LUTExp.v(3) " "Inferred latch for \"datat\[15\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465641 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|mux2to1:mux " "Elaborating entity \"mux2to1\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|mux2to1:mux\"" {  } { { "../../Exp_Accelerator/Datapath.v" "mux" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068465641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|multiplier:mult " "Elaborating entity \"multiplier\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|multiplier:mult\"" {  } { { "../../Exp_Accelerator/Datapath.v" "mult" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068465643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|adder:add " "Elaborating entity \"adder\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|adder:add\"" {  } { { "../../Exp_Accelerator/Datapath.v" "add" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068465645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register18 Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|register18:rres " "Elaborating entity \"register18\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|register18:rres\"" {  } { { "../../Exp_Accelerator/Datapath.v" "rres" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068465646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo " "Elaborating entity \"FIFO\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\"" {  } { { "../Wrapper/WrapperDataPath.v" "fifo" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068465655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\"" {  } { { "../Wrapper/FIFO.v" "scfifo_component" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068465869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\"" {  } { { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068465870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624068465870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624068465870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624068465870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624068465870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624068465870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624068465870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624068465870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624068465870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624068465870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624068465870 ""}  } { { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624068465870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9k31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9k31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9k31 " "Found entity 1: scfifo_9k31" {  } { { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068465924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9k31 Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated " "Elaborating entity \"scfifo_9k31\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068465925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gq31 " "Found entity 1: a_dpfifo_gq31" {  } { { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068465937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gq31 Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo " "Elaborating entity \"a_dpfifo_gq31\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\"" {  } { { "db/scfifo_9k31.tdf" "dpfifo" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068465938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_h4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_h4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_h4f " "Found entity 1: a_fefifo_h4f" {  } { { "db/a_fefifo_h4f.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_fefifo_h4f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068465951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068465951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_h4f Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|a_fefifo_h4f:fifo_state " "Elaborating entity \"a_fefifo_h4f\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|a_fefifo_h4f:fifo_state\"" {  } { { "db/a_dpfifo_gq31.tdf" "fifo_state" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068465951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9o7 " "Found entity 1: cntr_9o7" {  } { { "db/cntr_9o7.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/cntr_9o7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068466000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068466000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9o7 Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|a_fefifo_h4f:fifo_state\|cntr_9o7:count_usedw " "Elaborating entity \"cntr_9o7\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|a_fefifo_h4f:fifo_state\|cntr_9o7:count_usedw\"" {  } { { "db/a_fefifo_h4f.tdf" "count_usedw" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_fefifo_h4f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068466001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kgm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kgm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kgm1 " "Found entity 1: altsyncram_kgm1" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068466058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068466058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kgm1 Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram " "Elaborating entity \"altsyncram_kgm1\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\"" {  } { { "db/a_dpfifo_gq31.tdf" "FIFOram" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068466058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/cntr_tnb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624068466112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068466112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|cntr_tnb:rd_ptr_count " "Elaborating entity \"cntr_tnb\" for hierarchy \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|cntr_tnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_gq31.tdf" "rd_ptr_count" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068466112 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[0\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 40 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068466394 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[1\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 70 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068466394 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[2\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 100 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068466394 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[3\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 130 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068466394 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[4\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 160 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068466394 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[5\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 190 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068466394 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[6\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 220 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068466394 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[7\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 250 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068466394 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[8\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 280 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068466394 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[9\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 310 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068466394 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[10\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 340 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068466394 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[11\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 370 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068466394 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[12\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 400 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068466394 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[13\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 430 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068466394 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[14\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 460 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068466394 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[15\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 490 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068466394 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[16\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 520 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068466394 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[17\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 550 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068466394 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[18\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 580 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068466394 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[19\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 610 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068466394 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[20\] " "Synthesized away node \"Wrapper:wrapper\|WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf" 640 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../Wrapper/FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "../Wrapper/WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "../Wrapper/Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } } { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068466394 "|TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|ram_block1a20"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1624068466394 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1624068466394 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1624068466866 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../ModelSim/Frequency Multiplire/DataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v" 75 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1624068466883 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1624068466883 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[0\] GND " "Pin \"exp_out\[0\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068466944 "|TopDesign|exp_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[1\] GND " "Pin \"exp_out\[1\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068466944 "|TopDesign|exp_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[2\] GND " "Pin \"exp_out\[2\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068466944 "|TopDesign|exp_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[3\] GND " "Pin \"exp_out\[3\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068466944 "|TopDesign|exp_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[4\] GND " "Pin \"exp_out\[4\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068466944 "|TopDesign|exp_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[5\] GND " "Pin \"exp_out\[5\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068466944 "|TopDesign|exp_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[6\] GND " "Pin \"exp_out\[6\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068466944 "|TopDesign|exp_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[7\] GND " "Pin \"exp_out\[7\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068466944 "|TopDesign|exp_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[8\] GND " "Pin \"exp_out\[8\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068466944 "|TopDesign|exp_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[9\] GND " "Pin \"exp_out\[9\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068466944 "|TopDesign|exp_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[10\] GND " "Pin \"exp_out\[10\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068466944 "|TopDesign|exp_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[11\] GND " "Pin \"exp_out\[11\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068466944 "|TopDesign|exp_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[12\] GND " "Pin \"exp_out\[12\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068466944 "|TopDesign|exp_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[13\] GND " "Pin \"exp_out\[13\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068466944 "|TopDesign|exp_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[14\] GND " "Pin \"exp_out\[14\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068466944 "|TopDesign|exp_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[15\] GND " "Pin \"exp_out\[15\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068466944 "|TopDesign|exp_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[16\] GND " "Pin \"exp_out\[16\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068466944 "|TopDesign|exp_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[17\] GND " "Pin \"exp_out\[17\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068466944 "|TopDesign|exp_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[18\] GND " "Pin \"exp_out\[18\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068466944 "|TopDesign|exp_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[19\] GND " "Pin \"exp_out\[19\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068466944 "|TopDesign|exp_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_out\[20\] GND " "Pin \"exp_out\[20\]\" is stuck at GND" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624068466944 "|TopDesign|exp_out[20]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1624068466944 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624068467022 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "79 " "79 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624068467482 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624068467678 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624068467678 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "u\[0\] " "No output dependent on input pin \"u\[0\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068467736 "|TopDesign|u[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "u\[1\] " "No output dependent on input pin \"u\[1\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068467736 "|TopDesign|u[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[0\] " "No output dependent on input pin \"v\[0\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068467736 "|TopDesign|v[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[1\] " "No output dependent on input pin \"v\[1\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068467736 "|TopDesign|v[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[2\] " "No output dependent on input pin \"v\[2\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068467736 "|TopDesign|v[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[3\] " "No output dependent on input pin \"v\[3\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068467736 "|TopDesign|v[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[4\] " "No output dependent on input pin \"v\[4\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068467736 "|TopDesign|v[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[5\] " "No output dependent on input pin \"v\[5\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068467736 "|TopDesign|v[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[6\] " "No output dependent on input pin \"v\[6\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068467736 "|TopDesign|v[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[7\] " "No output dependent on input pin \"v\[7\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068467736 "|TopDesign|v[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[8\] " "No output dependent on input pin \"v\[8\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068467736 "|TopDesign|v[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[9\] " "No output dependent on input pin \"v\[9\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068467736 "|TopDesign|v[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[10\] " "No output dependent on input pin \"v\[10\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068467736 "|TopDesign|v[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[11\] " "No output dependent on input pin \"v\[11\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068467736 "|TopDesign|v[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[12\] " "No output dependent on input pin \"v\[12\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068467736 "|TopDesign|v[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[13\] " "No output dependent on input pin \"v\[13\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068467736 "|TopDesign|v[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[14\] " "No output dependent on input pin \"v\[14\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068467736 "|TopDesign|v[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "v\[15\] " "No output dependent on input pin \"v\[15\]\"" {  } { { "../../ModelSim/TopDesign/TopDesign.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624068467736 "|TopDesign|v[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1624068467736 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "174 " "Implemented 174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624068467738 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624068467738 ""} { "Info" "ICUT_CUT_TM_LCELLS" "125 " "Implemented 125 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624068467738 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624068467738 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624068467773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 19 06:37:47 2021 " "Processing ended: Sat Jun 19 06:37:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624068467773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624068467773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624068467773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624068467773 ""}
