$date
	Sun Oct 23 03:57:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#743882
b1011 &
b1011 %
1$
b1011 !
1"
#743883
0"
#743886
b100010 &
b100010 %
#743890
b10001 &
b10001 %
#743894
b110100 &
b110100 %
#743898
b11010 &
b11010 %
#743902
b1101 &
b1101 %
#743906
b101000 &
b101000 %
#743910
b10100 &
b10100 %
#743914
b1010 &
b1010 %
#743918
b101 &
b101 %
#743922
b10000 &
b10000 %
#743926
b1000 &
b1000 %
#743930
b100 &
b100 %
#743934
b10 &
b10 %
#743938
b1 &
b1 %
1#
#743942
b0 &
0#
b0 %
0$
#1708128
b1010 !
1"
#1708130
b1010 &
b1010 %
1$
#1708131
0"
#1708134
b101 &
b101 %
#1708138
b10000 &
b10000 %
#1708142
b1000 &
b1000 %
#1708146
b100 &
b100 %
#1708150
b10 &
b10 %
#1708154
b1 &
b1 %
1#
#1708158
b0 &
0#
b0 %
0$
#2680021
1"
#2680022
b1010 &
b1010 %
1$
#2680023
0"
#2680026
b101 &
b101 %
#2680030
b10000 &
b10000 %
#2680034
b1000 &
b1000 %
#2680038
b100 &
b100 %
#2680042
b10 &
b10 %
#2680046
b1 &
1#
b1 %
#2680050
b0 &
b0 %
0#
0$
#4500012
