module control (input Clk, Reset, Load_B, Execute,
					 output logic Ld_B);
					 
	enum logic [3:0] {A,B,C,D} cur_state, next_state;
	
	always_ff @ (posedge Clk or posedge Reset)
	begin
		if(Reset)
			cur_state = A;
		else
			cur_state = next_state;
		end
		
		always_comb
		begin
			next_state = cur_state;
			
			unique case (cur_state)
				A:	next_state = D;
				B: next_state = D;
				C: next_state = D;
				D: {if(Execute)
						next_state = B;
					else if(Load_B)
						next_state = C;
					else if(Reset)
						next_state = A;
					else
						next_state = D;}
				endcase
			end
			
			always_comb
			begin
				case (cur_state)
					D:
					begin
						Ld_B <= Load_B;
					end
					default:
					begin
						Ld_B <= 1'b0;
					end
					
						
					
					
					
					
					
					
					
			
				
				