
Table_Tester_PRS20.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b44  08000250  08000250  00001250  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001814  08009d94  08009d94  0000ad94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b5a8  0800b5a8  0000d00c  2**0
                  CONTENTS
  4 .ARM          00000008  0800b5a8  0800b5a8  0000c5a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b5b0  0800b5b0  0000d00c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b5b0  0800b5b0  0000c5b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b5b4  0800b5b4  0000c5b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800b5b8  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000287e4  2000000c  0800b5c4  0000d00c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200287f0  0800b5c4  0000d7f0  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000d00c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015bcf  00000000  00000000  0000d042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003623  00000000  00000000  00022c11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001748  00000000  00000000  00026238  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001199  00000000  00000000  00027980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f4af  00000000  00000000  00028b19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015c3f  00000000  00000000  00057fc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010bce6  00000000  00000000  0006dc07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001798ed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000616c  00000000  00000000  00179930  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008b  00000000  00000000  0017fa9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	@ (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	f3af 8000 	nop.w
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	2000000c 	.word	0x2000000c
 800026c:	00000000 	.word	0x00000000
 8000270:	08009d7c 	.word	0x08009d7c

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	@ (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <frame_dummy+0x18>)
 800027e:	f3af 8000 	nop.w
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	20000010 	.word	0x20000010
 800028c:	08009d7c 	.word	0x08009d7c

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b97e 	b.w	80005a4 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002c4:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14d      	bne.n	8000368 <__udivmoddi4+0xa8>
 80002cc:	428a      	cmp	r2, r1
 80002ce:	460f      	mov	r7, r1
 80002d0:	4684      	mov	ip, r0
 80002d2:	4696      	mov	lr, r2
 80002d4:	fab2 f382 	clz	r3, r2
 80002d8:	d960      	bls.n	800039c <__udivmoddi4+0xdc>
 80002da:	b14b      	cbz	r3, 80002f0 <__udivmoddi4+0x30>
 80002dc:	fa02 fe03 	lsl.w	lr, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80002ea:	fa20 f202 	lsr.w	r2, r0, r2
 80002ee:	4317      	orrs	r7, r2
 80002f0:	ea4f 461e 	mov.w	r6, lr, lsr #16
 80002f4:	fa1f f48e 	uxth.w	r4, lr
 80002f8:	ea4f 421c 	mov.w	r2, ip, lsr #16
 80002fc:	fbb7 f1f6 	udiv	r1, r7, r6
 8000300:	fb06 7711 	mls	r7, r6, r1, r7
 8000304:	fb01 f004 	mul.w	r0, r1, r4
 8000308:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800030c:	4290      	cmp	r0, r2
 800030e:	d908      	bls.n	8000322 <__udivmoddi4+0x62>
 8000310:	eb1e 0202 	adds.w	r2, lr, r2
 8000314:	f101 37ff 	add.w	r7, r1, #4294967295
 8000318:	d202      	bcs.n	8000320 <__udivmoddi4+0x60>
 800031a:	4290      	cmp	r0, r2
 800031c:	f200 812d 	bhi.w	800057a <__udivmoddi4+0x2ba>
 8000320:	4639      	mov	r1, r7
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	fa1f fc8c 	uxth.w	ip, ip
 8000328:	fbb2 f0f6 	udiv	r0, r2, r6
 800032c:	fb06 2210 	mls	r2, r6, r0, r2
 8000330:	fb00 f404 	mul.w	r4, r0, r4
 8000334:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000338:	4564      	cmp	r4, ip
 800033a:	d908      	bls.n	800034e <__udivmoddi4+0x8e>
 800033c:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000340:	f100 32ff 	add.w	r2, r0, #4294967295
 8000344:	d202      	bcs.n	800034c <__udivmoddi4+0x8c>
 8000346:	4564      	cmp	r4, ip
 8000348:	f200 811a 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 800034c:	4610      	mov	r0, r2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	ebac 0c04 	sub.w	ip, ip, r4
 8000356:	2100      	movs	r1, #0
 8000358:	b125      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035a:	fa2c f303 	lsr.w	r3, ip, r3
 800035e:	2200      	movs	r2, #0
 8000360:	e9c5 3200 	strd	r3, r2, [r5]
 8000364:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000368:	428b      	cmp	r3, r1
 800036a:	d905      	bls.n	8000378 <__udivmoddi4+0xb8>
 800036c:	b10d      	cbz	r5, 8000372 <__udivmoddi4+0xb2>
 800036e:	e9c5 0100 	strd	r0, r1, [r5]
 8000372:	2100      	movs	r1, #0
 8000374:	4608      	mov	r0, r1
 8000376:	e7f5      	b.n	8000364 <__udivmoddi4+0xa4>
 8000378:	fab3 f183 	clz	r1, r3
 800037c:	2900      	cmp	r1, #0
 800037e:	d14d      	bne.n	800041c <__udivmoddi4+0x15c>
 8000380:	42a3      	cmp	r3, r4
 8000382:	f0c0 80f2 	bcc.w	800056a <__udivmoddi4+0x2aa>
 8000386:	4290      	cmp	r0, r2
 8000388:	f080 80ef 	bcs.w	800056a <__udivmoddi4+0x2aa>
 800038c:	4606      	mov	r6, r0
 800038e:	4623      	mov	r3, r4
 8000390:	4608      	mov	r0, r1
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e6      	beq.n	8000364 <__udivmoddi4+0xa4>
 8000396:	e9c5 6300 	strd	r6, r3, [r5]
 800039a:	e7e3      	b.n	8000364 <__udivmoddi4+0xa4>
 800039c:	2b00      	cmp	r3, #0
 800039e:	f040 80a2 	bne.w	80004e6 <__udivmoddi4+0x226>
 80003a2:	1a8a      	subs	r2, r1, r2
 80003a4:	ea4f 471e 	mov.w	r7, lr, lsr #16
 80003a8:	fa1f f68e 	uxth.w	r6, lr
 80003ac:	2101      	movs	r1, #1
 80003ae:	fbb2 f4f7 	udiv	r4, r2, r7
 80003b2:	fb07 2014 	mls	r0, r7, r4, r2
 80003b6:	ea4f 421c 	mov.w	r2, ip, lsr #16
 80003ba:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003be:	fb06 f004 	mul.w	r0, r6, r4
 80003c2:	4290      	cmp	r0, r2
 80003c4:	d90f      	bls.n	80003e6 <__udivmoddi4+0x126>
 80003c6:	eb1e 0202 	adds.w	r2, lr, r2
 80003ca:	f104 38ff 	add.w	r8, r4, #4294967295
 80003ce:	bf2c      	ite	cs
 80003d0:	f04f 0901 	movcs.w	r9, #1
 80003d4:	f04f 0900 	movcc.w	r9, #0
 80003d8:	4290      	cmp	r0, r2
 80003da:	d903      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003dc:	f1b9 0f00 	cmp.w	r9, #0
 80003e0:	f000 80c8 	beq.w	8000574 <__udivmoddi4+0x2b4>
 80003e4:	4644      	mov	r4, r8
 80003e6:	1a12      	subs	r2, r2, r0
 80003e8:	fa1f fc8c 	uxth.w	ip, ip
 80003ec:	fbb2 f0f7 	udiv	r0, r2, r7
 80003f0:	fb07 2210 	mls	r2, r7, r0, r2
 80003f4:	fb00 f606 	mul.w	r6, r0, r6
 80003f8:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 80003fc:	4566      	cmp	r6, ip
 80003fe:	d908      	bls.n	8000412 <__udivmoddi4+0x152>
 8000400:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000404:	f100 32ff 	add.w	r2, r0, #4294967295
 8000408:	d202      	bcs.n	8000410 <__udivmoddi4+0x150>
 800040a:	4566      	cmp	r6, ip
 800040c:	f200 80bb 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000410:	4610      	mov	r0, r2
 8000412:	ebac 0c06 	sub.w	ip, ip, r6
 8000416:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800041a:	e79d      	b.n	8000358 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa04 fe01 	lsl.w	lr, r4, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	fa20 fc06 	lsr.w	ip, r0, r6
 800042e:	40f4      	lsrs	r4, r6
 8000430:	408a      	lsls	r2, r1
 8000432:	431f      	orrs	r7, r3
 8000434:	ea4e 030c 	orr.w	r3, lr, ip
 8000438:	fa00 fe01 	lsl.w	lr, r0, r1
 800043c:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000440:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000444:	fa1f fc87 	uxth.w	ip, r7
 8000448:	fbb4 f0f8 	udiv	r0, r4, r8
 800044c:	fb08 4410 	mls	r4, r8, r0, r4
 8000450:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000454:	fb00 f90c 	mul.w	r9, r0, ip
 8000458:	45a1      	cmp	r9, r4
 800045a:	d90e      	bls.n	800047a <__udivmoddi4+0x1ba>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000462:	bf2c      	ite	cs
 8000464:	f04f 0b01 	movcs.w	fp, #1
 8000468:	f04f 0b00 	movcc.w	fp, #0
 800046c:	45a1      	cmp	r9, r4
 800046e:	d903      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000470:	f1bb 0f00 	cmp.w	fp, #0
 8000474:	f000 8093 	beq.w	800059e <__udivmoddi4+0x2de>
 8000478:	4650      	mov	r0, sl
 800047a:	eba4 0409 	sub.w	r4, r4, r9
 800047e:	fa1f f983 	uxth.w	r9, r3
 8000482:	fbb4 f3f8 	udiv	r3, r4, r8
 8000486:	fb08 4413 	mls	r4, r8, r3, r4
 800048a:	fb03 fc0c 	mul.w	ip, r3, ip
 800048e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000492:	45a4      	cmp	ip, r4
 8000494:	d906      	bls.n	80004a4 <__udivmoddi4+0x1e4>
 8000496:	193c      	adds	r4, r7, r4
 8000498:	f103 38ff 	add.w	r8, r3, #4294967295
 800049c:	d201      	bcs.n	80004a2 <__udivmoddi4+0x1e2>
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d87a      	bhi.n	8000598 <__udivmoddi4+0x2d8>
 80004a2:	4643      	mov	r3, r8
 80004a4:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a8:	eba4 040c 	sub.w	r4, r4, ip
 80004ac:	fba0 9802 	umull	r9, r8, r0, r2
 80004b0:	4544      	cmp	r4, r8
 80004b2:	46cc      	mov	ip, r9
 80004b4:	4643      	mov	r3, r8
 80004b6:	d302      	bcc.n	80004be <__udivmoddi4+0x1fe>
 80004b8:	d106      	bne.n	80004c8 <__udivmoddi4+0x208>
 80004ba:	45ce      	cmp	lr, r9
 80004bc:	d204      	bcs.n	80004c8 <__udivmoddi4+0x208>
 80004be:	3801      	subs	r0, #1
 80004c0:	ebb9 0c02 	subs.w	ip, r9, r2
 80004c4:	eb68 0307 	sbc.w	r3, r8, r7
 80004c8:	b15d      	cbz	r5, 80004e2 <__udivmoddi4+0x222>
 80004ca:	ebbe 020c 	subs.w	r2, lr, ip
 80004ce:	eb64 0403 	sbc.w	r4, r4, r3
 80004d2:	fa04 f606 	lsl.w	r6, r4, r6
 80004d6:	fa22 f301 	lsr.w	r3, r2, r1
 80004da:	40cc      	lsrs	r4, r1
 80004dc:	431e      	orrs	r6, r3
 80004de:	e9c5 6400 	strd	r6, r4, [r5]
 80004e2:	2100      	movs	r1, #0
 80004e4:	e73e      	b.n	8000364 <__udivmoddi4+0xa4>
 80004e6:	fa02 fe03 	lsl.w	lr, r2, r3
 80004ea:	f1c3 0120 	rsb	r1, r3, #32
 80004ee:	fa04 f203 	lsl.w	r2, r4, r3
 80004f2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004f6:	40cc      	lsrs	r4, r1
 80004f8:	ea4f 471e 	mov.w	r7, lr, lsr #16
 80004fc:	fa20 f101 	lsr.w	r1, r0, r1
 8000500:	fa1f f68e 	uxth.w	r6, lr
 8000504:	fbb4 f0f7 	udiv	r0, r4, r7
 8000508:	430a      	orrs	r2, r1
 800050a:	fb07 4410 	mls	r4, r7, r0, r4
 800050e:	0c11      	lsrs	r1, r2, #16
 8000510:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8000514:	fb00 f406 	mul.w	r4, r0, r6
 8000518:	428c      	cmp	r4, r1
 800051a:	d90e      	bls.n	800053a <__udivmoddi4+0x27a>
 800051c:	eb1e 0101 	adds.w	r1, lr, r1
 8000520:	f100 38ff 	add.w	r8, r0, #4294967295
 8000524:	bf2c      	ite	cs
 8000526:	f04f 0901 	movcs.w	r9, #1
 800052a:	f04f 0900 	movcc.w	r9, #0
 800052e:	428c      	cmp	r4, r1
 8000530:	d902      	bls.n	8000538 <__udivmoddi4+0x278>
 8000532:	f1b9 0f00 	cmp.w	r9, #0
 8000536:	d02c      	beq.n	8000592 <__udivmoddi4+0x2d2>
 8000538:	4640      	mov	r0, r8
 800053a:	1b09      	subs	r1, r1, r4
 800053c:	b292      	uxth	r2, r2
 800053e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000542:	fb07 1114 	mls	r1, r7, r4, r1
 8000546:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054a:	fb04 f106 	mul.w	r1, r4, r6
 800054e:	4291      	cmp	r1, r2
 8000550:	d907      	bls.n	8000562 <__udivmoddi4+0x2a2>
 8000552:	eb1e 0202 	adds.w	r2, lr, r2
 8000556:	f104 38ff 	add.w	r8, r4, #4294967295
 800055a:	d201      	bcs.n	8000560 <__udivmoddi4+0x2a0>
 800055c:	4291      	cmp	r1, r2
 800055e:	d815      	bhi.n	800058c <__udivmoddi4+0x2cc>
 8000560:	4644      	mov	r4, r8
 8000562:	1a52      	subs	r2, r2, r1
 8000564:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8000568:	e721      	b.n	80003ae <__udivmoddi4+0xee>
 800056a:	1a86      	subs	r6, r0, r2
 800056c:	eb64 0303 	sbc.w	r3, r4, r3
 8000570:	2001      	movs	r0, #1
 8000572:	e70e      	b.n	8000392 <__udivmoddi4+0xd2>
 8000574:	3c02      	subs	r4, #2
 8000576:	4472      	add	r2, lr
 8000578:	e735      	b.n	80003e6 <__udivmoddi4+0x126>
 800057a:	3902      	subs	r1, #2
 800057c:	4472      	add	r2, lr
 800057e:	e6d0      	b.n	8000322 <__udivmoddi4+0x62>
 8000580:	44f4      	add	ip, lr
 8000582:	3802      	subs	r0, #2
 8000584:	e6e3      	b.n	800034e <__udivmoddi4+0x8e>
 8000586:	44f4      	add	ip, lr
 8000588:	3802      	subs	r0, #2
 800058a:	e742      	b.n	8000412 <__udivmoddi4+0x152>
 800058c:	3c02      	subs	r4, #2
 800058e:	4472      	add	r2, lr
 8000590:	e7e7      	b.n	8000562 <__udivmoddi4+0x2a2>
 8000592:	3802      	subs	r0, #2
 8000594:	4471      	add	r1, lr
 8000596:	e7d0      	b.n	800053a <__udivmoddi4+0x27a>
 8000598:	3b02      	subs	r3, #2
 800059a:	443c      	add	r4, r7
 800059c:	e782      	b.n	80004a4 <__udivmoddi4+0x1e4>
 800059e:	3802      	subs	r0, #2
 80005a0:	443c      	add	r4, r7
 80005a2:	e76a      	b.n	800047a <__udivmoddi4+0x1ba>

080005a4 <__aeabi_idiv0>:
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop

080005a8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* creation of myMutex01 */
  myMutex01Handle = osMutexNew(&myMutex01_attributes);
 80005ac:	4810      	ldr	r0, [pc, #64]	@ (80005f0 <MX_FREERTOS_Init+0x48>)
 80005ae:	f006 fe67 	bl	8007280 <osMutexNew>
 80005b2:	4603      	mov	r3, r0
 80005b4:	4a0f      	ldr	r2, [pc, #60]	@ (80005f4 <MX_FREERTOS_Init+0x4c>)
 80005b6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */
  /* creation of myTimer01 */
  myTimer01Handle = osTimerNew(Callback01, osTimerPeriodic, NULL, &myTimer01_attributes);
 80005b8:	4b0f      	ldr	r3, [pc, #60]	@ (80005f8 <MX_FREERTOS_Init+0x50>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	2101      	movs	r1, #1
 80005be:	480f      	ldr	r0, [pc, #60]	@ (80005fc <MX_FREERTOS_Init+0x54>)
 80005c0:	f006 fdbc 	bl	800713c <osTimerNew>
 80005c4:	4603      	mov	r3, r0
 80005c6:	4a0e      	ldr	r2, [pc, #56]	@ (8000600 <MX_FREERTOS_Init+0x58>)
 80005c8:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */
  /* creation of myQueue01 */
  myQueue01Handle = osMessageQueueNew (16, sizeof(uint16_t), &myQueue01_attributes);
 80005ca:	4a0e      	ldr	r2, [pc, #56]	@ (8000604 <MX_FREERTOS_Init+0x5c>)
 80005cc:	2102      	movs	r1, #2
 80005ce:	2010      	movs	r0, #16
 80005d0:	f006 fedb 	bl	800738a <osMessageQueueNew>
 80005d4:	4603      	mov	r3, r0
 80005d6:	4a0c      	ldr	r2, [pc, #48]	@ (8000608 <MX_FREERTOS_Init+0x60>)
 80005d8:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80005da:	4a0c      	ldr	r2, [pc, #48]	@ (800060c <MX_FREERTOS_Init+0x64>)
 80005dc:	2100      	movs	r1, #0
 80005de:	480c      	ldr	r0, [pc, #48]	@ (8000610 <MX_FREERTOS_Init+0x68>)
 80005e0:	f006 fce8 	bl	8006fb4 <osThreadNew>
 80005e4:	4603      	mov	r3, r0
 80005e6:	4a0b      	ldr	r2, [pc, #44]	@ (8000614 <MX_FREERTOS_Init+0x6c>)
 80005e8:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80005ea:	bf00      	nop
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	08009e00 	.word	0x08009e00
 80005f4:	20000060 	.word	0x20000060
 80005f8:	08009e10 	.word	0x08009e10
 80005fc:	080006f5 	.word	0x080006f5
 8000600:	20000064 	.word	0x20000064
 8000604:	08009e20 	.word	0x08009e20
 8000608:	20000068 	.word	0x20000068
 800060c:	08009ddc 	.word	0x08009ddc
 8000610:	08000619 	.word	0x08000619
 8000614:	2000005c 	.word	0x2000005c

08000618 <StartDefaultTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000618:	b5b0      	push	{r4, r5, r7, lr}
 800061a:	b08c      	sub	sp, #48	@ 0x30
 800061c:	af04      	add	r7, sp, #16
 800061e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN defaultTask */
  /* Infinite loop */
	Coordinate Touch_XY;
	int Coor_X = 0;
 8000620:	2300      	movs	r3, #0
 8000622:	61fb      	str	r3, [r7, #28]
	int Coor_Y = 0;
 8000624:	2300      	movs	r3, #0
 8000626:	61bb      	str	r3, [r7, #24]
	//Coordinate Touch_XY_Old;
	//char Str[50];
	char i = 0;
 8000628:	2300      	movs	r3, #0
 800062a:	75fb      	strb	r3, [r7, #23]
	memset(Str, 0, sizeof(Str));
 800062c:	2232      	movs	r2, #50	@ 0x32
 800062e:	2100      	movs	r1, #0
 8000630:	482c      	ldr	r0, [pc, #176]	@ (80006e4 <StartDefaultTask+0xcc>)
 8000632:	f009 fb69 	bl	8009d08 <memset>

	//LCD_DisplayOn();
	osDelay(100);
 8000636:	2064      	movs	r0, #100	@ 0x64
 8000638:	f006 fd4d 	bl	80070d6 <osDelay>
	LCD_Clear(RED);
 800063c:	f44f 4078 	mov.w	r0, #63488	@ 0xf800
 8000640:	f002 ffb2 	bl	80035a8 <LCD_Clear>
	//LCD_ShowString(5,10,15,(u8 *)"This is Test.",1);
	//Show_Str(5, 30, YELLOW, RED, "This is Test.",15,1);
	matrix = Matrix_Default; //ts_calibrate( 240, 320 );
 8000644:	4a28      	ldr	r2, [pc, #160]	@ (80006e8 <StartDefaultTask+0xd0>)
 8000646:	4b29      	ldr	r3, [pc, #164]	@ (80006ec <StartDefaultTask+0xd4>)
 8000648:	4614      	mov	r4, r2
 800064a:	461d      	mov	r5, r3
 800064c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800064e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000650:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000654:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  for(;;)
  {
	  if(TS_Touched() == 1)
 8000658:	f003 fdc2 	bl	80041e0 <TS_Touched>
 800065c:	4603      	mov	r3, r0
 800065e:	2b01      	cmp	r3, #1
 8000660:	d1fa      	bne.n	8000658 <StartDefaultTask+0x40>
	  {
		  getDisplayPoint(&display, Read_Value(), &matrix ) ;
 8000662:	f003 fc71 	bl	8003f48 <Read_Value>
 8000666:	4603      	mov	r3, r0
 8000668:	4a1f      	ldr	r2, [pc, #124]	@ (80006e8 <StartDefaultTask+0xd0>)
 800066a:	4619      	mov	r1, r3
 800066c:	4820      	ldr	r0, [pc, #128]	@ (80006f0 <StartDefaultTask+0xd8>)
 800066e:	f003 fad9 	bl	8003c24 <getDisplayPoint>
		  ts_draw_point(display.x,display.y,BLUE );
 8000672:	4b1f      	ldr	r3, [pc, #124]	@ (80006f0 <StartDefaultTask+0xd8>)
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	4a1e      	ldr	r2, [pc, #120]	@ (80006f0 <StartDefaultTask+0xd8>)
 8000678:	6851      	ldr	r1, [r2, #4]
 800067a:	221f      	movs	r2, #31
 800067c:	4618      	mov	r0, r3
 800067e:	f003 fb17 	bl	8003cb0 <ts_draw_point>

		  if( (10<display.x && display.x<20) && (10<display.y && display.y<20) && (TS_Touched() == 1) )
 8000682:	4b1b      	ldr	r3, [pc, #108]	@ (80006f0 <StartDefaultTask+0xd8>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	2b0a      	cmp	r3, #10
 8000688:	dde6      	ble.n	8000658 <StartDefaultTask+0x40>
 800068a:	4b19      	ldr	r3, [pc, #100]	@ (80006f0 <StartDefaultTask+0xd8>)
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	2b13      	cmp	r3, #19
 8000690:	dce2      	bgt.n	8000658 <StartDefaultTask+0x40>
 8000692:	4b17      	ldr	r3, [pc, #92]	@ (80006f0 <StartDefaultTask+0xd8>)
 8000694:	685b      	ldr	r3, [r3, #4]
 8000696:	2b0a      	cmp	r3, #10
 8000698:	ddde      	ble.n	8000658 <StartDefaultTask+0x40>
 800069a:	4b15      	ldr	r3, [pc, #84]	@ (80006f0 <StartDefaultTask+0xd8>)
 800069c:	685b      	ldr	r3, [r3, #4]
 800069e:	2b13      	cmp	r3, #19
 80006a0:	dcda      	bgt.n	8000658 <StartDefaultTask+0x40>
 80006a2:	f003 fd9d 	bl	80041e0 <TS_Touched>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b01      	cmp	r3, #1
 80006aa:	d1d5      	bne.n	8000658 <StartDefaultTask+0x40>
		  {
			  LCD_Clear(RED);
 80006ac:	f44f 4078 	mov.w	r0, #63488	@ 0xf800
 80006b0:	f002 ff7a 	bl	80035a8 <LCD_Clear>
//	  		  RS485_Tx(3, "Salam az khate 3", 16);
//	  		  RS485_Tx(4, "Salam az khate 4", 16);
//	  		  RS485_Tx(5, "Salam az khate 5", 16);
//	  		  RS485_Tx(6, "Salam az khate 6", 16);
//	  		  RS485_Tx(7, "Salam az khate 7", 16);
			  Show_Str(5, 30, YELLOW, RED, Str,15,1);
 80006b4:	2301      	movs	r3, #1
 80006b6:	9302      	str	r3, [sp, #8]
 80006b8:	230f      	movs	r3, #15
 80006ba:	9301      	str	r3, [sp, #4]
 80006bc:	4b09      	ldr	r3, [pc, #36]	@ (80006e4 <StartDefaultTask+0xcc>)
 80006be:	9300      	str	r3, [sp, #0]
 80006c0:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80006c4:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 80006c8:	211e      	movs	r1, #30
 80006ca:	2005      	movs	r0, #5
 80006cc:	f002 fcde 	bl	800308c <Show_Str>
			  i = 0;
 80006d0:	2300      	movs	r3, #0
 80006d2:	75fb      	strb	r3, [r7, #23]
	  		  display.x=0; display.y=0;
 80006d4:	4b06      	ldr	r3, [pc, #24]	@ (80006f0 <StartDefaultTask+0xd8>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	601a      	str	r2, [r3, #0]
 80006da:	4b05      	ldr	r3, [pc, #20]	@ (80006f0 <StartDefaultTask+0xd8>)
 80006dc:	2200      	movs	r2, #0
 80006de:	605a      	str	r2, [r3, #4]
	  if(TS_Touched() == 1)
 80006e0:	e7ba      	b.n	8000658 <StartDefaultTask+0x40>
 80006e2:	bf00      	nop
 80006e4:	20000028 	.word	0x20000028
 80006e8:	20025c64 	.word	0x20025c64
 80006ec:	20025c88 	.word	0x20025c88
 80006f0:	20025c80 	.word	0x20025c80

080006f4 <Callback01>:
  /* USER CODE END defaultTask */
}

/* Callback01 function */
void Callback01(void *argument)
{
 80006f4:	b480      	push	{r7}
 80006f6:	b083      	sub	sp, #12
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback01 */

  /* USER CODE END Callback01 */
}
 80006fc:	bf00      	nop
 80006fe:	370c      	adds	r7, #12
 8000700:	46bd      	mov	sp, r7
 8000702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000706:	4770      	bx	lr

08000708 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000708:	b480      	push	{r7}
 800070a:	b085      	sub	sp, #20
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	f003 0307 	and.w	r3, r3, #7
 8000716:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000718:	4b0c      	ldr	r3, [pc, #48]	@ (800074c <__NVIC_SetPriorityGrouping+0x44>)
 800071a:	68db      	ldr	r3, [r3, #12]
 800071c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800071e:	68ba      	ldr	r2, [r7, #8]
 8000720:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000724:	4013      	ands	r3, r2
 8000726:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800072c:	68bb      	ldr	r3, [r7, #8]
 800072e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000730:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000734:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000738:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800073a:	4a04      	ldr	r2, [pc, #16]	@ (800074c <__NVIC_SetPriorityGrouping+0x44>)
 800073c:	68bb      	ldr	r3, [r7, #8]
 800073e:	60d3      	str	r3, [r2, #12]
}
 8000740:	bf00      	nop
 8000742:	3714      	adds	r7, #20
 8000744:	46bd      	mov	sp, r7
 8000746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074a:	4770      	bx	lr
 800074c:	e000ed00 	.word	0xe000ed00

08000750 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000754:	4b04      	ldr	r3, [pc, #16]	@ (8000768 <__NVIC_GetPriorityGrouping+0x18>)
 8000756:	68db      	ldr	r3, [r3, #12]
 8000758:	0a1b      	lsrs	r3, r3, #8
 800075a:	f003 0307 	and.w	r3, r3, #7
}
 800075e:	4618      	mov	r0, r3
 8000760:	46bd      	mov	sp, r7
 8000762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000766:	4770      	bx	lr
 8000768:	e000ed00 	.word	0xe000ed00

0800076c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800076c:	b480      	push	{r7}
 800076e:	b083      	sub	sp, #12
 8000770:	af00      	add	r7, sp, #0
 8000772:	4603      	mov	r3, r0
 8000774:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000776:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800077a:	2b00      	cmp	r3, #0
 800077c:	db0b      	blt.n	8000796 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800077e:	88fb      	ldrh	r3, [r7, #6]
 8000780:	f003 021f 	and.w	r2, r3, #31
 8000784:	4907      	ldr	r1, [pc, #28]	@ (80007a4 <__NVIC_EnableIRQ+0x38>)
 8000786:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800078a:	095b      	lsrs	r3, r3, #5
 800078c:	2001      	movs	r0, #1
 800078e:	fa00 f202 	lsl.w	r2, r0, r2
 8000792:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000796:	bf00      	nop
 8000798:	370c      	adds	r7, #12
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	e000e100 	.word	0xe000e100

080007a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007a8:	b480      	push	{r7}
 80007aa:	b083      	sub	sp, #12
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	4603      	mov	r3, r0
 80007b0:	6039      	str	r1, [r7, #0]
 80007b2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80007b4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	db0a      	blt.n	80007d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007bc:	683b      	ldr	r3, [r7, #0]
 80007be:	b2da      	uxtb	r2, r3
 80007c0:	490c      	ldr	r1, [pc, #48]	@ (80007f4 <__NVIC_SetPriority+0x4c>)
 80007c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007c6:	0112      	lsls	r2, r2, #4
 80007c8:	b2d2      	uxtb	r2, r2
 80007ca:	440b      	add	r3, r1
 80007cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007d0:	e00a      	b.n	80007e8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007d2:	683b      	ldr	r3, [r7, #0]
 80007d4:	b2da      	uxtb	r2, r3
 80007d6:	4908      	ldr	r1, [pc, #32]	@ (80007f8 <__NVIC_SetPriority+0x50>)
 80007d8:	88fb      	ldrh	r3, [r7, #6]
 80007da:	f003 030f 	and.w	r3, r3, #15
 80007de:	3b04      	subs	r3, #4
 80007e0:	0112      	lsls	r2, r2, #4
 80007e2:	b2d2      	uxtb	r2, r2
 80007e4:	440b      	add	r3, r1
 80007e6:	761a      	strb	r2, [r3, #24]
}
 80007e8:	bf00      	nop
 80007ea:	370c      	adds	r7, #12
 80007ec:	46bd      	mov	sp, r7
 80007ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f2:	4770      	bx	lr
 80007f4:	e000e100 	.word	0xe000e100
 80007f8:	e000ed00 	.word	0xe000ed00

080007fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007fc:	b480      	push	{r7}
 80007fe:	b089      	sub	sp, #36	@ 0x24
 8000800:	af00      	add	r7, sp, #0
 8000802:	60f8      	str	r0, [r7, #12]
 8000804:	60b9      	str	r1, [r7, #8]
 8000806:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	f003 0307 	and.w	r3, r3, #7
 800080e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000810:	69fb      	ldr	r3, [r7, #28]
 8000812:	f1c3 0307 	rsb	r3, r3, #7
 8000816:	2b04      	cmp	r3, #4
 8000818:	bf28      	it	cs
 800081a:	2304      	movcs	r3, #4
 800081c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800081e:	69fb      	ldr	r3, [r7, #28]
 8000820:	3304      	adds	r3, #4
 8000822:	2b06      	cmp	r3, #6
 8000824:	d902      	bls.n	800082c <NVIC_EncodePriority+0x30>
 8000826:	69fb      	ldr	r3, [r7, #28]
 8000828:	3b03      	subs	r3, #3
 800082a:	e000      	b.n	800082e <NVIC_EncodePriority+0x32>
 800082c:	2300      	movs	r3, #0
 800082e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000830:	f04f 32ff 	mov.w	r2, #4294967295
 8000834:	69bb      	ldr	r3, [r7, #24]
 8000836:	fa02 f303 	lsl.w	r3, r2, r3
 800083a:	43da      	mvns	r2, r3
 800083c:	68bb      	ldr	r3, [r7, #8]
 800083e:	401a      	ands	r2, r3
 8000840:	697b      	ldr	r3, [r7, #20]
 8000842:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000844:	f04f 31ff 	mov.w	r1, #4294967295
 8000848:	697b      	ldr	r3, [r7, #20]
 800084a:	fa01 f303 	lsl.w	r3, r1, r3
 800084e:	43d9      	mvns	r1, r3
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000854:	4313      	orrs	r3, r2
         );
}
 8000856:	4618      	mov	r0, r3
 8000858:	3724      	adds	r7, #36	@ 0x24
 800085a:	46bd      	mov	sp, r7
 800085c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000860:	4770      	bx	lr
	...

08000864 <LL_DMA_EnableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None.
  */
__STATIC_INLINE void LL_DMA_EnableChannel(const DMA_TypeDef *DMAx, uint32_t Channel)
{
 8000864:	b480      	push	{r7}
 8000866:	b085      	sub	sp, #20
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
 800086c:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 8000872:	4a0b      	ldr	r2, [pc, #44]	@ (80008a0 <LL_DMA_EnableChannel+0x3c>)
 8000874:	683b      	ldr	r3, [r7, #0]
 8000876:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800087a:	68fb      	ldr	r3, [r7, #12]
 800087c:	4413      	add	r3, r2
 800087e:	695b      	ldr	r3, [r3, #20]
 8000880:	4907      	ldr	r1, [pc, #28]	@ (80008a0 <LL_DMA_EnableChannel+0x3c>)
 8000882:	683a      	ldr	r2, [r7, #0]
 8000884:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8000888:	68fa      	ldr	r2, [r7, #12]
 800088a:	440a      	add	r2, r1
 800088c:	f043 0301 	orr.w	r3, r3, #1
 8000890:	6153      	str	r3, [r2, #20]
}
 8000892:	bf00      	nop
 8000894:	3714      	adds	r7, #20
 8000896:	46bd      	mov	sp, r7
 8000898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089c:	4770      	bx	lr
 800089e:	bf00      	nop
 80008a0:	08009e38 	.word	0x08009e38

080008a4 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None.
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(const DMA_TypeDef *DMAx, uint32_t Channel)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b085      	sub	sp, #20
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
 80008ac:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE);
 80008b2:	4a0b      	ldr	r2, [pc, #44]	@ (80008e0 <LL_DMA_EnableIT_TC+0x3c>)
 80008b4:	683b      	ldr	r3, [r7, #0]
 80008b6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80008ba:	68fb      	ldr	r3, [r7, #12]
 80008bc:	4413      	add	r3, r2
 80008be:	695b      	ldr	r3, [r3, #20]
 80008c0:	4907      	ldr	r1, [pc, #28]	@ (80008e0 <LL_DMA_EnableIT_TC+0x3c>)
 80008c2:	683a      	ldr	r2, [r7, #0]
 80008c4:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80008c8:	68fa      	ldr	r2, [r7, #12]
 80008ca:	440a      	add	r2, r1
 80008cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80008d0:	6153      	str	r3, [r2, #20]
}
 80008d2:	bf00      	nop
 80008d4:	3714      	adds	r7, #20
 80008d6:	46bd      	mov	sp, r7
 80008d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008dc:	4770      	bx	lr
 80008de:	bf00      	nop
 80008e0:	08009e38 	.word	0x08009e38

080008e4 <LL_LPUART_Enable>:
  * @rmtoll CR1          UE            LL_LPUART_Enable
  * @param  LPUARTx LPUART Instance
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_Enable(USART_TypeDef *LPUARTx)
{
 80008e4:	b480      	push	{r7}
 80008e6:	b083      	sub	sp, #12
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  SET_BIT(LPUARTx->CR1, USART_CR1_UE);
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	f043 0201 	orr.w	r2, r3, #1
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	601a      	str	r2, [r3, #0]
}
 80008f8:	bf00      	nop
 80008fa:	370c      	adds	r7, #12
 80008fc:	46bd      	mov	sp, r7
 80008fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000902:	4770      	bx	lr

08000904 <LL_LPUART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_LPUART_DisableFIFO
  * @param  LPUARTx LPUART Instance
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_DisableFIFO(USART_TypeDef *LPUARTx)
{
 8000904:	b480      	push	{r7}
 8000906:	b083      	sub	sp, #12
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(LPUARTx->CR1, USART_CR1_FIFOEN);
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	601a      	str	r2, [r3, #0]
}
 8000918:	bf00      	nop
 800091a:	370c      	adds	r7, #12
 800091c:	46bd      	mov	sp, r7
 800091e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000922:	4770      	bx	lr

08000924 <LL_LPUART_SetTXFIFOThreshold>:
  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_SetTXFIFOThreshold(USART_TypeDef *LPUARTx, uint32_t Threshold)
{
 8000924:	b480      	push	{r7}
 8000926:	b089      	sub	sp, #36	@ 0x24
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
 800092c:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(LPUARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	3308      	adds	r3, #8
 8000932:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	e853 3f00 	ldrex	r3, [r3]
 800093a:	60bb      	str	r3, [r7, #8]
   return(result);
 800093c:	68bb      	ldr	r3, [r7, #8]
 800093e:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8000942:	683b      	ldr	r3, [r7, #0]
 8000944:	075b      	lsls	r3, r3, #29
 8000946:	4313      	orrs	r3, r2
 8000948:	61fb      	str	r3, [r7, #28]
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	3308      	adds	r3, #8
 800094e:	69fa      	ldr	r2, [r7, #28]
 8000950:	61ba      	str	r2, [r7, #24]
 8000952:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000954:	6979      	ldr	r1, [r7, #20]
 8000956:	69ba      	ldr	r2, [r7, #24]
 8000958:	e841 2300 	strex	r3, r2, [r1]
 800095c:	613b      	str	r3, [r7, #16]
   return(result);
 800095e:	693b      	ldr	r3, [r7, #16]
 8000960:	2b00      	cmp	r3, #0
 8000962:	d1e4      	bne.n	800092e <LL_LPUART_SetTXFIFOThreshold+0xa>
}
 8000964:	bf00      	nop
 8000966:	bf00      	nop
 8000968:	3724      	adds	r7, #36	@ 0x24
 800096a:	46bd      	mov	sp, r7
 800096c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000970:	4770      	bx	lr

08000972 <LL_LPUART_SetRXFIFOThreshold>:
  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_LPUART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_SetRXFIFOThreshold(USART_TypeDef *LPUARTx, uint32_t Threshold)
{
 8000972:	b480      	push	{r7}
 8000974:	b089      	sub	sp, #36	@ 0x24
 8000976:	af00      	add	r7, sp, #0
 8000978:	6078      	str	r0, [r7, #4]
 800097a:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(LPUARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	3308      	adds	r3, #8
 8000980:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000982:	68fb      	ldr	r3, [r7, #12]
 8000984:	e853 3f00 	ldrex	r3, [r3]
 8000988:	60bb      	str	r3, [r7, #8]
   return(result);
 800098a:	68bb      	ldr	r3, [r7, #8]
 800098c:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8000990:	683b      	ldr	r3, [r7, #0]
 8000992:	065b      	lsls	r3, r3, #25
 8000994:	4313      	orrs	r3, r2
 8000996:	61fb      	str	r3, [r7, #28]
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	3308      	adds	r3, #8
 800099c:	69fa      	ldr	r2, [r7, #28]
 800099e:	61ba      	str	r2, [r7, #24]
 80009a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80009a2:	6979      	ldr	r1, [r7, #20]
 80009a4:	69ba      	ldr	r2, [r7, #24]
 80009a6:	e841 2300 	strex	r3, r2, [r1]
 80009aa:	613b      	str	r3, [r7, #16]
   return(result);
 80009ac:	693b      	ldr	r3, [r7, #16]
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d1e4      	bne.n	800097c <LL_LPUART_SetRXFIFOThreshold+0xa>
}
 80009b2:	bf00      	nop
 80009b4:	bf00      	nop
 80009b6:	3724      	adds	r7, #36	@ 0x24
 80009b8:	46bd      	mov	sp, r7
 80009ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009be:	4770      	bx	lr

080009c0 <LL_LPUART_DisableOverrunDetect>:
  * @rmtoll CR3          OVRDIS        LL_LPUART_DisableOverrunDetect
  * @param  LPUARTx LPUART Instance
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_DisableOverrunDetect(USART_TypeDef *LPUARTx)
{
 80009c0:	b480      	push	{r7}
 80009c2:	b083      	sub	sp, #12
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  SET_BIT(LPUARTx->CR3, USART_CR3_OVRDIS);
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	689b      	ldr	r3, [r3, #8]
 80009cc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	609a      	str	r2, [r3, #8]
}
 80009d4:	bf00      	nop
 80009d6:	370c      	adds	r7, #12
 80009d8:	46bd      	mov	sp, r7
 80009da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009de:	4770      	bx	lr

080009e0 <LL_LPUART_EnableDMAReq_RX>:
  * @rmtoll CR3          DMAR          LL_LPUART_EnableDMAReq_RX
  * @param  LPUARTx LPUART Instance
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_EnableDMAReq_RX(USART_TypeDef *LPUARTx)
{
 80009e0:	b480      	push	{r7}
 80009e2:	b089      	sub	sp, #36	@ 0x24
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(LPUARTx->CR3, USART_CR3_DMAR);
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	3308      	adds	r3, #8
 80009ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	e853 3f00 	ldrex	r3, [r3]
 80009f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80009f6:	68bb      	ldr	r3, [r7, #8]
 80009f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80009fc:	61fb      	str	r3, [r7, #28]
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	3308      	adds	r3, #8
 8000a02:	69fa      	ldr	r2, [r7, #28]
 8000a04:	61ba      	str	r2, [r7, #24]
 8000a06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000a08:	6979      	ldr	r1, [r7, #20]
 8000a0a:	69ba      	ldr	r2, [r7, #24]
 8000a0c:	e841 2300 	strex	r3, r2, [r1]
 8000a10:	613b      	str	r3, [r7, #16]
   return(result);
 8000a12:	693b      	ldr	r3, [r7, #16]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d1e7      	bne.n	80009e8 <LL_LPUART_EnableDMAReq_RX+0x8>
}
 8000a18:	bf00      	nop
 8000a1a:	bf00      	nop
 8000a1c:	3724      	adds	r7, #36	@ 0x24
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a24:	4770      	bx	lr

08000a26 <LL_LPUART_DMA_GetRegAddr>:
  *         @arg @ref LL_LPUART_DMA_REG_DATA_TRANSMIT
  *         @arg @ref LL_LPUART_DMA_REG_DATA_RECEIVE
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_LPUART_DMA_GetRegAddr(const USART_TypeDef *LPUARTx, uint32_t Direction)
{
 8000a26:	b480      	push	{r7}
 8000a28:	b085      	sub	sp, #20
 8000a2a:	af00      	add	r7, sp, #0
 8000a2c:	6078      	str	r0, [r7, #4]
 8000a2e:	6039      	str	r1, [r7, #0]
  uint32_t data_reg_addr;

  if (Direction == LL_LPUART_DMA_REG_DATA_TRANSMIT)
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d103      	bne.n	8000a3e <LL_LPUART_DMA_GetRegAddr+0x18>
  {
    /* return address of TDR register */
    data_reg_addr = (uint32_t) &(LPUARTx->TDR);
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	3328      	adds	r3, #40	@ 0x28
 8000a3a:	60fb      	str	r3, [r7, #12]
 8000a3c:	e002      	b.n	8000a44 <LL_LPUART_DMA_GetRegAddr+0x1e>
  }
  else
  {
    /* return address of RDR register */
    data_reg_addr = (uint32_t) &(LPUARTx->RDR);
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	3324      	adds	r3, #36	@ 0x24
 8000a42:	60fb      	str	r3, [r7, #12]
  }

  return data_reg_addr;
 8000a44:	68fb      	ldr	r3, [r7, #12]
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	3714      	adds	r7, #20
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a50:	4770      	bx	lr
	...

08000a54 <LL_RCC_HSE_EnableBypass>:
  * @brief  Enable HSE external oscillator (HSE Bypass)
  * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 8000a58:	4b05      	ldr	r3, [pc, #20]	@ (8000a70 <LL_RCC_HSE_EnableBypass+0x1c>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	4a04      	ldr	r2, [pc, #16]	@ (8000a70 <LL_RCC_HSE_EnableBypass+0x1c>)
 8000a5e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000a62:	6013      	str	r3, [r2, #0]
}
 8000a64:	bf00      	nop
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop
 8000a70:	44020c00 	.word	0x44020c00

08000a74 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8000a78:	4b05      	ldr	r3, [pc, #20]	@ (8000a90 <LL_RCC_HSE_Enable+0x1c>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a04      	ldr	r2, [pc, #16]	@ (8000a90 <LL_RCC_HSE_Enable+0x1c>)
 8000a7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000a82:	6013      	str	r3, [r2, #0]
}
 8000a84:	bf00      	nop
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr
 8000a8e:	bf00      	nop
 8000a90:	44020c00 	.word	0x44020c00

08000a94 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == RCC_CR_HSERDY) ? 1UL : 0UL);
 8000a98:	4b07      	ldr	r3, [pc, #28]	@ (8000ab8 <LL_RCC_HSE_IsReady+0x24>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000aa0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8000aa4:	d101      	bne.n	8000aaa <LL_RCC_HSE_IsReady+0x16>
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	e000      	b.n	8000aac <LL_RCC_HSE_IsReady+0x18>
 8000aaa:	2300      	movs	r3, #0
}
 8000aac:	4618      	mov	r0, r3
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop
 8000ab8:	44020c00 	.word	0x44020c00

08000abc <LL_RCC_HSE_SetExternalClockType>:
  *         @arg @ref LL_RCC_HSE_ANALOG_TYPE
  *         @arg @ref LL_RCC_HSE_DIGITAL_TYPE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetExternalClockType(uint32_t HSEClockMode)
{
 8000abc:	b480      	push	{r7}
 8000abe:	b083      	sub	sp, #12
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSEEXT, HSEClockMode);
 8000ac4:	4b06      	ldr	r3, [pc, #24]	@ (8000ae0 <LL_RCC_HSE_SetExternalClockType+0x24>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8000acc:	4904      	ldr	r1, [pc, #16]	@ (8000ae0 <LL_RCC_HSE_SetExternalClockType+0x24>)
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	4313      	orrs	r3, r2
 8000ad2:	600b      	str	r3, [r1, #0]
}
 8000ad4:	bf00      	nop
 8000ad6:	370c      	adds	r7, #12
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ade:	4770      	bx	lr
 8000ae0:	44020c00 	.word	0x44020c00

08000ae4 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL1
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	b083      	sub	sp, #12
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, Source);
 8000aec:	4b06      	ldr	r3, [pc, #24]	@ (8000b08 <LL_RCC_SetSysClkSource+0x24>)
 8000aee:	69db      	ldr	r3, [r3, #28]
 8000af0:	f023 0203 	bic.w	r2, r3, #3
 8000af4:	4904      	ldr	r1, [pc, #16]	@ (8000b08 <LL_RCC_SetSysClkSource+0x24>)
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	4313      	orrs	r3, r2
 8000afa:	61cb      	str	r3, [r1, #28]
}
 8000afc:	bf00      	nop
 8000afe:	370c      	adds	r7, #12
 8000b00:	46bd      	mov	sp, r7
 8000b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b06:	4770      	bx	lr
 8000b08:	44020c00 	.word	0x44020c00

08000b0c <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_CSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL1
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR1, RCC_CFGR1_SWS));
 8000b10:	4b04      	ldr	r3, [pc, #16]	@ (8000b24 <LL_RCC_GetSysClkSource+0x18>)
 8000b12:	69db      	ldr	r3, [r3, #28]
 8000b14:	f003 0318 	and.w	r3, r3, #24
}
 8000b18:	4618      	mov	r0, r3
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	44020c00 	.word	0x44020c00

08000b28 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b083      	sub	sp, #12
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, Prescaler);
 8000b30:	4b06      	ldr	r3, [pc, #24]	@ (8000b4c <LL_RCC_SetAHBPrescaler+0x24>)
 8000b32:	6a1b      	ldr	r3, [r3, #32]
 8000b34:	f023 020f 	bic.w	r2, r3, #15
 8000b38:	4904      	ldr	r1, [pc, #16]	@ (8000b4c <LL_RCC_SetAHBPrescaler+0x24>)
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	4313      	orrs	r3, r2
 8000b3e:	620b      	str	r3, [r1, #32]
}
 8000b40:	bf00      	nop
 8000b42:	370c      	adds	r7, #12
 8000b44:	46bd      	mov	sp, r7
 8000b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4a:	4770      	bx	lr
 8000b4c:	44020c00 	.word	0x44020c00

08000b50 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b083      	sub	sp, #12
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, Prescaler);
 8000b58:	4b06      	ldr	r3, [pc, #24]	@ (8000b74 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000b5a:	6a1b      	ldr	r3, [r3, #32]
 8000b5c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8000b60:	4904      	ldr	r1, [pc, #16]	@ (8000b74 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	4313      	orrs	r3, r2
 8000b66:	620b      	str	r3, [r1, #32]
}
 8000b68:	bf00      	nop
 8000b6a:	370c      	adds	r7, #12
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b72:	4770      	bx	lr
 8000b74:	44020c00 	.word	0x44020c00

08000b78 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b083      	sub	sp, #12
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, Prescaler);
 8000b80:	4b06      	ldr	r3, [pc, #24]	@ (8000b9c <LL_RCC_SetAPB2Prescaler+0x24>)
 8000b82:	6a1b      	ldr	r3, [r3, #32]
 8000b84:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8000b88:	4904      	ldr	r1, [pc, #16]	@ (8000b9c <LL_RCC_SetAPB2Prescaler+0x24>)
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	4313      	orrs	r3, r2
 8000b8e:	620b      	str	r3, [r1, #32]
}
 8000b90:	bf00      	nop
 8000b92:	370c      	adds	r7, #12
 8000b94:	46bd      	mov	sp, r7
 8000b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9a:	4770      	bx	lr
 8000b9c:	44020c00 	.word	0x44020c00

08000ba0 <LL_RCC_SetAPB3Prescaler>:
  *         @arg @ref LL_RCC_APB3_DIV_8
  *         @arg @ref LL_RCC_APB3_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB3Prescaler(uint32_t Prescaler)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b083      	sub	sp, #12
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, Prescaler);
 8000ba8:	4b06      	ldr	r3, [pc, #24]	@ (8000bc4 <LL_RCC_SetAPB3Prescaler+0x24>)
 8000baa:	6a1b      	ldr	r3, [r3, #32]
 8000bac:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8000bb0:	4904      	ldr	r1, [pc, #16]	@ (8000bc4 <LL_RCC_SetAPB3Prescaler+0x24>)
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	4313      	orrs	r3, r2
 8000bb6:	620b      	str	r3, [r1, #32]
}
 8000bb8:	bf00      	nop
 8000bba:	370c      	adds	r7, #12
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr
 8000bc4:	44020c00 	.word	0x44020c00

08000bc8 <LL_RCC_SetClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClockSource(uint32_t ClkSource)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b085      	sub	sp, #20
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  uint32_t *pReg = (uint32_t *)((uint32_t)&RCC->CCIPR1 + LL_CLKSOURCE_REG(ClkSource));
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	b2da      	uxtb	r2, r3
 8000bd4:	4b10      	ldr	r3, [pc, #64]	@ (8000c18 <LL_RCC_SetClockSource+0x50>)
 8000bd6:	4413      	add	r3, r2
 8000bd8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(*pReg, LL_CLKSOURCE_MASK(ClkSource), LL_CLKSOURCE_CONFIG(ClkSource));
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	681a      	ldr	r2, [r3, #0]
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	0e19      	lsrs	r1, r3, #24
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	0a1b      	lsrs	r3, r3, #8
 8000be6:	f003 031f 	and.w	r3, r3, #31
 8000bea:	fa01 f303 	lsl.w	r3, r1, r3
 8000bee:	43db      	mvns	r3, r3
 8000bf0:	401a      	ands	r2, r3
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	0c1b      	lsrs	r3, r3, #16
 8000bf6:	b2d9      	uxtb	r1, r3
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	0a1b      	lsrs	r3, r3, #8
 8000bfc:	f003 031f 	and.w	r3, r3, #31
 8000c00:	fa01 f303 	lsl.w	r3, r1, r3
 8000c04:	431a      	orrs	r2, r3
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	601a      	str	r2, [r3, #0]
}
 8000c0a:	bf00      	nop
 8000c0c:	3714      	adds	r7, #20
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop
 8000c18:	44020cd8 	.word	0x44020cd8

08000c1c <LL_RCC_SetUSARTClockSource>:
  *
  *  (*)  : For stm32h56xxx and stm32h57xxx family lines only.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b082      	sub	sp, #8
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(USARTxSource);
 8000c24:	6878      	ldr	r0, [r7, #4]
 8000c26:	f7ff ffcf 	bl	8000bc8 <LL_RCC_SetClockSource>
}
 8000c2a:	bf00      	nop
 8000c2c:	3708      	adds	r7, #8
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}

08000c32 <LL_RCC_SetUARTClockSource>:
  *         @arg @ref LL_RCC_UART12_CLKSOURCE_CSI
  *         @arg @ref LL_RCC_UART12_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUARTClockSource(uint32_t UARTxSource)
{
 8000c32:	b580      	push	{r7, lr}
 8000c34:	b082      	sub	sp, #8
 8000c36:	af00      	add	r7, sp, #0
 8000c38:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(UARTxSource);
 8000c3a:	6878      	ldr	r0, [r7, #4]
 8000c3c:	f7ff ffc4 	bl	8000bc8 <LL_RCC_SetClockSource>
}
 8000c40:	bf00      	nop
 8000c42:	3708      	adds	r7, #8
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}

08000c48 <LL_RCC_SetLPUARTClockSource>:
  *
  *  (*)  : For stm32h56xxx and stm32h57xxx family lines only.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetLPUARTClockSource(uint32_t LPUARTxSource)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b083      	sub	sp, #12
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR3, RCC_CCIPR3_LPUART1SEL, LPUARTxSource);
 8000c50:	4b07      	ldr	r3, [pc, #28]	@ (8000c70 <LL_RCC_SetLPUARTClockSource+0x28>)
 8000c52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c56:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8000c5a:	4905      	ldr	r1, [pc, #20]	@ (8000c70 <LL_RCC_SetLPUARTClockSource+0x28>)
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	4313      	orrs	r3, r2
 8000c60:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
}
 8000c64:	bf00      	nop
 8000c66:	370c      	adds	r7, #12
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6e:	4770      	bx	lr
 8000c70:	44020c00 	.word	0x44020c00

08000c74 <LL_RCC_SetSPIClockSource>:
  *
  *  (*)  : For stm32h56xxx and stm32h57xxx family lines.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSPIClockSource(uint32_t SPIxSource)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b082      	sub	sp, #8
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(SPIxSource);
 8000c7c:	6878      	ldr	r0, [r7, #4]
 8000c7e:	f7ff ffa3 	bl	8000bc8 <LL_RCC_SetClockSource>
}
 8000c82:	bf00      	nop
 8000c84:	3708      	adds	r7, #8
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
	...

08000c8c <LL_RCC_PLL1_Enable>:
  * @brief  Enable PLL1
  * @rmtoll CR           PLL1ON         LL_RCC_PLL1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL1_Enable(void)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLL1ON);
 8000c90:	4b05      	ldr	r3, [pc, #20]	@ (8000ca8 <LL_RCC_PLL1_Enable+0x1c>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	4a04      	ldr	r2, [pc, #16]	@ (8000ca8 <LL_RCC_PLL1_Enable+0x1c>)
 8000c96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000c9a:	6013      	str	r3, [r2, #0]
}
 8000c9c:	bf00      	nop
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop
 8000ca8:	44020c00 	.word	0x44020c00

08000cac <LL_RCC_PLL1_IsReady>:
  * @brief  Check if PLL1 Ready
  * @rmtoll CR           PLL1RDY        LL_RCC_PLL1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_IsReady(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == RCC_CR_PLL1RDY) ? 1UL : 0UL);
 8000cb0:	4b07      	ldr	r3, [pc, #28]	@ (8000cd0 <LL_RCC_PLL1_IsReady+0x24>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000cb8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8000cbc:	d101      	bne.n	8000cc2 <LL_RCC_PLL1_IsReady+0x16>
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	e000      	b.n	8000cc4 <LL_RCC_PLL1_IsReady+0x18>
 8000cc2:	2300      	movs	r3, #0
}
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop
 8000cd0:	44020c00 	.word	0x44020c00

08000cd4 <LL_RCC_PLL1P_Enable>:
  * @note   This API shall be called only when PLL1 is disabled.
  * @rmtoll PLL1CFGR      PLL1PEN        LL_RCC_PLL1P_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL1P_Enable(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1PEN);
 8000cd8:	4b05      	ldr	r3, [pc, #20]	@ (8000cf0 <LL_RCC_PLL1P_Enable+0x1c>)
 8000cda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000cdc:	4a04      	ldr	r2, [pc, #16]	@ (8000cf0 <LL_RCC_PLL1P_Enable+0x1c>)
 8000cde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ce2:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8000ce4:	bf00      	nop
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr
 8000cee:	bf00      	nop
 8000cf0:	44020c00 	.word	0x44020c00

08000cf4 <LL_RCC_PLL1_SetSource>:
  *         @arg @ref LL_RCC_PLL1SOURCE_CSI
  *         @arg @ref LL_RCC_PLL1SOURCE_HSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL1_SetSource(uint32_t PLL1Source)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b083      	sub	sp, #12
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1SRC, PLL1Source);
 8000cfc:	4b06      	ldr	r3, [pc, #24]	@ (8000d18 <LL_RCC_PLL1_SetSource+0x24>)
 8000cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d00:	f023 0203 	bic.w	r2, r3, #3
 8000d04:	4904      	ldr	r1, [pc, #16]	@ (8000d18 <LL_RCC_PLL1_SetSource+0x24>)
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	4313      	orrs	r3, r2
 8000d0a:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8000d0c:	bf00      	nop
 8000d0e:	370c      	adds	r7, #12
 8000d10:	46bd      	mov	sp, r7
 8000d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d16:	4770      	bx	lr
 8000d18:	44020c00 	.word	0x44020c00

08000d1c <LL_RCC_PLL1_SetN>:
  * @brief  Set Main PLL1 multiplication factor for VCO
  * @rmtoll PLL1CFGR      PLL1N          LL_RCC_PLL1_SetN
  * @param PLL1N parameter can be a value between 4 and 512
  */
__STATIC_INLINE void LL_RCC_PLL1_SetN(uint32_t PLL1N)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b083      	sub	sp, #12
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL1DIVR, RCC_PLL1DIVR_PLL1N, (PLL1N - 1UL) << RCC_PLL1DIVR_PLL1N_Pos);
 8000d24:	4b08      	ldr	r3, [pc, #32]	@ (8000d48 <LL_RCC_PLL1_SetN+0x2c>)
 8000d26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d28:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 8000d2c:	f023 0301 	bic.w	r3, r3, #1
 8000d30:	687a      	ldr	r2, [r7, #4]
 8000d32:	3a01      	subs	r2, #1
 8000d34:	4904      	ldr	r1, [pc, #16]	@ (8000d48 <LL_RCC_PLL1_SetN+0x2c>)
 8000d36:	4313      	orrs	r3, r2
 8000d38:	634b      	str	r3, [r1, #52]	@ 0x34
}
 8000d3a:	bf00      	nop
 8000d3c:	370c      	adds	r7, #12
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop
 8000d48:	44020c00 	.word	0x44020c00

08000d4c <LL_RCC_PLL1_SetP>:
  * @note Used for System clock
  * @rmtoll PLL1CFGR      PLL1P       LL_RCC_PLL1_SetP
  * @param PLL1P parameter can be a value between 2 and 128 (odd value not allowed)
  */
__STATIC_INLINE void LL_RCC_PLL1_SetP(uint32_t PLL1P)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	b083      	sub	sp, #12
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL1DIVR, RCC_PLL1DIVR_PLL1P, (PLL1P - 1UL) << RCC_PLL1DIVR_PLL1P_Pos);
 8000d54:	4b07      	ldr	r3, [pc, #28]	@ (8000d74 <LL_RCC_PLL1_SetP+0x28>)
 8000d56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d58:	f423 427e 	bic.w	r2, r3, #65024	@ 0xfe00
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	3b01      	subs	r3, #1
 8000d60:	025b      	lsls	r3, r3, #9
 8000d62:	4904      	ldr	r1, [pc, #16]	@ (8000d74 <LL_RCC_PLL1_SetP+0x28>)
 8000d64:	4313      	orrs	r3, r2
 8000d66:	634b      	str	r3, [r1, #52]	@ 0x34
}
 8000d68:	bf00      	nop
 8000d6a:	370c      	adds	r7, #12
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d72:	4770      	bx	lr
 8000d74:	44020c00 	.word	0x44020c00

08000d78 <LL_RCC_PLL1_SetQ>:
  * @note Used for peripherals clocks
  * @rmtoll PLLCFGR      PLL1Q          LL_RCC_PLL1_SetQ
  * @param PLL1Q parameter can be a value between 1 and 128
  */
__STATIC_INLINE void LL_RCC_PLL1_SetQ(uint32_t PLL1Q)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b083      	sub	sp, #12
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL1DIVR, RCC_PLL1DIVR_PLL1Q, (PLL1Q - 1UL) << RCC_PLL1DIVR_PLL1Q_Pos);
 8000d80:	4b07      	ldr	r3, [pc, #28]	@ (8000da0 <LL_RCC_PLL1_SetQ+0x28>)
 8000d82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d84:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	3b01      	subs	r3, #1
 8000d8c:	041b      	lsls	r3, r3, #16
 8000d8e:	4904      	ldr	r1, [pc, #16]	@ (8000da0 <LL_RCC_PLL1_SetQ+0x28>)
 8000d90:	4313      	orrs	r3, r2
 8000d92:	634b      	str	r3, [r1, #52]	@ 0x34
}
 8000d94:	bf00      	nop
 8000d96:	370c      	adds	r7, #12
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9e:	4770      	bx	lr
 8000da0:	44020c00 	.word	0x44020c00

08000da4 <LL_RCC_PLL1_SetR>:
  * @note Used for trace
  * @rmtoll PLL1DIVR      PLL1R          LL_RCC_PLL1_SetR
  * @param PLL1R parameter can be a value between 1 and 128
  */
__STATIC_INLINE void LL_RCC_PLL1_SetR(uint32_t PLL1R)
{
 8000da4:	b480      	push	{r7}
 8000da6:	b083      	sub	sp, #12
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL1DIVR, RCC_PLL1DIVR_PLL1R, (PLL1R - 1UL) << RCC_PLL1DIVR_PLL1R_Pos);
 8000dac:	4b07      	ldr	r3, [pc, #28]	@ (8000dcc <LL_RCC_PLL1_SetR+0x28>)
 8000dae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000db0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	3b01      	subs	r3, #1
 8000db8:	061b      	lsls	r3, r3, #24
 8000dba:	4904      	ldr	r1, [pc, #16]	@ (8000dcc <LL_RCC_PLL1_SetR+0x28>)
 8000dbc:	4313      	orrs	r3, r2
 8000dbe:	634b      	str	r3, [r1, #52]	@ 0x34
}
 8000dc0:	bf00      	nop
 8000dc2:	370c      	adds	r7, #12
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dca:	4770      	bx	lr
 8000dcc:	44020c00 	.word	0x44020c00

08000dd0 <LL_RCC_PLL1_SetM>:
  * @brief  Set Division factor for the main PLL and other PLL
  * @rmtoll PLL1CFGR      PLL1M          LL_RCC_PLL1_SetM
  * @param PLL1M parameter can be a value between 1 and 63
  */
__STATIC_INLINE void LL_RCC_PLL1_SetM(uint32_t PLL1M)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b083      	sub	sp, #12
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1M, PLL1M  << RCC_PLL1CFGR_PLL1M_Pos);
 8000dd8:	4b07      	ldr	r3, [pc, #28]	@ (8000df8 <LL_RCC_PLL1_SetM+0x28>)
 8000dda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ddc:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	021b      	lsls	r3, r3, #8
 8000de4:	4904      	ldr	r1, [pc, #16]	@ (8000df8 <LL_RCC_PLL1_SetM+0x28>)
 8000de6:	4313      	orrs	r3, r2
 8000de8:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8000dea:	bf00      	nop
 8000dec:	370c      	adds	r7, #12
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop
 8000df8:	44020c00 	.word	0x44020c00

08000dfc <LL_RCC_PLL1_SetVCOInputRange>:
  *         @arg @ref LL_RCC_PLLINPUTRANGE_4_8
  *         @arg @ref LL_RCC_PLLINPUTRANGE_8_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL1_SetVCOInputRange(uint32_t InputRange)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b083      	sub	sp, #12
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1RGE, InputRange << RCC_PLL1CFGR_PLL1RGE_Pos);
 8000e04:	4b07      	ldr	r3, [pc, #28]	@ (8000e24 <LL_RCC_PLL1_SetVCOInputRange+0x28>)
 8000e06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e08:	f023 020c 	bic.w	r2, r3, #12
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	009b      	lsls	r3, r3, #2
 8000e10:	4904      	ldr	r1, [pc, #16]	@ (8000e24 <LL_RCC_PLL1_SetVCOInputRange+0x28>)
 8000e12:	4313      	orrs	r3, r2
 8000e14:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8000e16:	bf00      	nop
 8000e18:	370c      	adds	r7, #12
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop
 8000e24:	44020c00 	.word	0x44020c00

08000e28 <LL_RCC_PLL1_SetVCOOutputRange>:
  *         @arg @ref LL_RCC_PLLVCORANGE_WIDE
  *         @arg @ref LL_RCC_PLLVCORANGE_MEDIUM
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL1_SetVCOOutputRange(uint32_t VCORange)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b083      	sub	sp, #12
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1VCOSEL, VCORange << RCC_PLL1CFGR_PLL1VCOSEL_Pos);
 8000e30:	4b07      	ldr	r3, [pc, #28]	@ (8000e50 <LL_RCC_PLL1_SetVCOOutputRange+0x28>)
 8000e32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e34:	f023 0220 	bic.w	r2, r3, #32
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	015b      	lsls	r3, r3, #5
 8000e3c:	4904      	ldr	r1, [pc, #16]	@ (8000e50 <LL_RCC_PLL1_SetVCOOutputRange+0x28>)
 8000e3e:	4313      	orrs	r3, r2
 8000e40:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8000e42:	bf00      	nop
 8000e44:	370c      	adds	r7, #12
 8000e46:	46bd      	mov	sp, r7
 8000e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop
 8000e50:	44020c00 	.word	0x44020c00

08000e54 <LL_RCC_PLL2_Enable>:
  * @brief  Enable PLL2
  * @rmtoll CR           PLL2ON     LL_RCC_PLL2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL2_Enable(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLL2ON);
 8000e58:	4b05      	ldr	r3, [pc, #20]	@ (8000e70 <LL_RCC_PLL2_Enable+0x1c>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	4a04      	ldr	r2, [pc, #16]	@ (8000e70 <LL_RCC_PLL2_Enable+0x1c>)
 8000e5e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000e62:	6013      	str	r3, [r2, #0]
}
 8000e64:	bf00      	nop
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr
 8000e6e:	bf00      	nop
 8000e70:	44020c00 	.word	0x44020c00

08000e74 <LL_RCC_PLL2_IsReady>:
  * @brief  Check if PLL2 Ready
  * @rmtoll CR           PLL2RDY    LL_RCC_PLL2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_IsReady(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLL2RDY) == RCC_CR_PLL2RDY) ? 1UL : 0UL);
 8000e78:	4b07      	ldr	r3, [pc, #28]	@ (8000e98 <LL_RCC_PLL2_IsReady+0x24>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000e80:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8000e84:	d101      	bne.n	8000e8a <LL_RCC_PLL2_IsReady+0x16>
 8000e86:	2301      	movs	r3, #1
 8000e88:	e000      	b.n	8000e8c <LL_RCC_PLL2_IsReady+0x18>
 8000e8a:	2300      	movs	r3, #0
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop
 8000e98:	44020c00 	.word	0x44020c00

08000e9c <LL_RCC_PLL2_SetSource>:
  *         @arg @ref LL_RCC_PLL2SOURCE_HSI
  *         @arg @ref LL_RCC_PLL2SOURCE_HSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL2_SetSource(uint32_t PLL2Source)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2SRC, PLL2Source);
 8000ea4:	4b06      	ldr	r3, [pc, #24]	@ (8000ec0 <LL_RCC_PLL2_SetSource+0x24>)
 8000ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ea8:	f023 0203 	bic.w	r2, r3, #3
 8000eac:	4904      	ldr	r1, [pc, #16]	@ (8000ec0 <LL_RCC_PLL2_SetSource+0x24>)
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8000eb4:	bf00      	nop
 8000eb6:	370c      	adds	r7, #12
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr
 8000ec0:	44020c00 	.word	0x44020c00

08000ec4 <LL_RCC_PLL2_SetM>:
  * @note   This API shall be called only when PLL2 is disabled.
  * @rmtoll PLL2CFGR      PLL2M          LL_RCC_PLL2_SetM
  * @param PLL2M parameter can be a value between 1 and 63
  */
__STATIC_INLINE void LL_RCC_PLL2_SetM(uint32_t PLL2M)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b083      	sub	sp, #12
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2M, PLL2M << RCC_PLL2CFGR_PLL2M_Pos);
 8000ecc:	4b07      	ldr	r3, [pc, #28]	@ (8000eec <LL_RCC_PLL2_SetM+0x28>)
 8000ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ed0:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	021b      	lsls	r3, r3, #8
 8000ed8:	4904      	ldr	r1, [pc, #16]	@ (8000eec <LL_RCC_PLL2_SetM+0x28>)
 8000eda:	4313      	orrs	r3, r2
 8000edc:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8000ede:	bf00      	nop
 8000ee0:	370c      	adds	r7, #12
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop
 8000eec:	44020c00 	.word	0x44020c00

08000ef0 <LL_RCC_PLL2_SetN>:
  * @brief  Set PLL2 multiplication factor N
  * @rmtoll PLL2CFGR      PLL2N          LL_RCC_PLL2_SetN
  * @param PLL2N parameter can be a value between 4 and 512
  */
__STATIC_INLINE void LL_RCC_PLL2_SetN(uint32_t PLL2N)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b083      	sub	sp, #12
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL2DIVR, RCC_PLL2DIVR_PLL2N, (PLL2N - 1UL) << RCC_PLL2DIVR_PLL2N_Pos);
 8000ef8:	4b08      	ldr	r3, [pc, #32]	@ (8000f1c <LL_RCC_PLL2_SetN+0x2c>)
 8000efa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000efc:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 8000f00:	f023 0301 	bic.w	r3, r3, #1
 8000f04:	687a      	ldr	r2, [r7, #4]
 8000f06:	3a01      	subs	r2, #1
 8000f08:	4904      	ldr	r1, [pc, #16]	@ (8000f1c <LL_RCC_PLL2_SetN+0x2c>)
 8000f0a:	4313      	orrs	r3, r2
 8000f0c:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 8000f0e:	bf00      	nop
 8000f10:	370c      	adds	r7, #12
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	44020c00 	.word	0x44020c00

08000f20 <LL_RCC_PLL2_SetP>:
  * @note Used for peripherals clocks
  * @rmtoll PLL2CFGR      PLL2P       LL_RCC_PLL2_SetP
  * @param PLL2P parameter can be a value between 1 and 128
  */
__STATIC_INLINE void LL_RCC_PLL2_SetP(uint32_t PLL2P)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL2DIVR, RCC_PLL2DIVR_PLL2P, (PLL2P - 1UL) << RCC_PLL2DIVR_PLL2P_Pos);
 8000f28:	4b07      	ldr	r3, [pc, #28]	@ (8000f48 <LL_RCC_PLL2_SetP+0x28>)
 8000f2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f2c:	f423 427e 	bic.w	r2, r3, #65024	@ 0xfe00
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	3b01      	subs	r3, #1
 8000f34:	025b      	lsls	r3, r3, #9
 8000f36:	4904      	ldr	r1, [pc, #16]	@ (8000f48 <LL_RCC_PLL2_SetP+0x28>)
 8000f38:	4313      	orrs	r3, r2
 8000f3a:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 8000f3c:	bf00      	nop
 8000f3e:	370c      	adds	r7, #12
 8000f40:	46bd      	mov	sp, r7
 8000f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f46:	4770      	bx	lr
 8000f48:	44020c00 	.word	0x44020c00

08000f4c <LL_RCC_PLL2_SetQ>:
  * @note Used for peripherals clocks
  * @rmtoll PLLCFGR      PLL2Q          LL_RCC_PLL2_SetQ
  * @param PLL2Q parameter can be a value between 1 and 128
  */
__STATIC_INLINE void LL_RCC_PLL2_SetQ(uint32_t PLL2Q)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b083      	sub	sp, #12
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL2DIVR, RCC_PLL2DIVR_PLL2Q, (PLL2Q - 1UL) << RCC_PLL2DIVR_PLL2Q_Pos);
 8000f54:	4b07      	ldr	r3, [pc, #28]	@ (8000f74 <LL_RCC_PLL2_SetQ+0x28>)
 8000f56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f58:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	3b01      	subs	r3, #1
 8000f60:	041b      	lsls	r3, r3, #16
 8000f62:	4904      	ldr	r1, [pc, #16]	@ (8000f74 <LL_RCC_PLL2_SetQ+0x28>)
 8000f64:	4313      	orrs	r3, r2
 8000f66:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 8000f68:	bf00      	nop
 8000f6a:	370c      	adds	r7, #12
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr
 8000f74:	44020c00 	.word	0x44020c00

08000f78 <LL_RCC_PLL2_SetR>:
  * @note Used for PLL2CLK selected for peripherals clocks
  * @rmtoll PLL2CFGR      PLL2Q          LL_RCC_PLL2_SetR
  * @param PLL2R parameter can be a value between 1 and 128
  */
__STATIC_INLINE void  LL_RCC_PLL2_SetR(uint32_t PLL2R)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b083      	sub	sp, #12
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL2DIVR, RCC_PLL2DIVR_PLL2R, (PLL2R - 1UL) << RCC_PLL2DIVR_PLL2R_Pos);
 8000f80:	4b07      	ldr	r3, [pc, #28]	@ (8000fa0 <LL_RCC_PLL2_SetR+0x28>)
 8000f82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f84:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	3b01      	subs	r3, #1
 8000f8c:	061b      	lsls	r3, r3, #24
 8000f8e:	4904      	ldr	r1, [pc, #16]	@ (8000fa0 <LL_RCC_PLL2_SetR+0x28>)
 8000f90:	4313      	orrs	r3, r2
 8000f92:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 8000f94:	bf00      	nop
 8000f96:	370c      	adds	r7, #12
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr
 8000fa0:	44020c00 	.word	0x44020c00

08000fa4 <LL_RCC_PLL2P_Enable>:
  * @brief  Enable PLL2 P output
  * @rmtoll PLL2CFGR  PLL2PEN    LL_RCC_PLL2P_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL2P_Enable(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2PEN);
 8000fa8:	4b05      	ldr	r3, [pc, #20]	@ (8000fc0 <LL_RCC_PLL2P_Enable+0x1c>)
 8000faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fac:	4a04      	ldr	r2, [pc, #16]	@ (8000fc0 <LL_RCC_PLL2P_Enable+0x1c>)
 8000fae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000fb2:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 8000fb4:	bf00      	nop
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop
 8000fc0:	44020c00 	.word	0x44020c00

08000fc4 <LL_RCC_PLL2_SetVCOInputRange>:
  *         @arg @ref LL_RCC_PLLINPUTRANGE_4_8
  *         @arg @ref LL_RCC_PLLINPUTRANGE_8_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL2_SetVCOInputRange(uint32_t InputRange)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2RGE, InputRange << RCC_PLL2CFGR_PLL2RGE_Pos);
 8000fcc:	4b07      	ldr	r3, [pc, #28]	@ (8000fec <LL_RCC_PLL2_SetVCOInputRange+0x28>)
 8000fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fd0:	f023 020c 	bic.w	r2, r3, #12
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	009b      	lsls	r3, r3, #2
 8000fd8:	4904      	ldr	r1, [pc, #16]	@ (8000fec <LL_RCC_PLL2_SetVCOInputRange+0x28>)
 8000fda:	4313      	orrs	r3, r2
 8000fdc:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8000fde:	bf00      	nop
 8000fe0:	370c      	adds	r7, #12
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	44020c00 	.word	0x44020c00

08000ff0 <LL_RCC_PLL2_SetVCOOutputRange>:
  *         @arg @ref LL_RCC_PLLVCORANGE_WIDE
  *         @arg @ref LL_RCC_PLLVCORANGE_MEDIUM
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL2_SetVCOOutputRange(uint32_t VCORange)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2VCOSEL, VCORange << RCC_PLL2CFGR_PLL2VCOSEL_Pos);
 8000ff8:	4b07      	ldr	r3, [pc, #28]	@ (8001018 <LL_RCC_PLL2_SetVCOOutputRange+0x28>)
 8000ffa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ffc:	f023 0220 	bic.w	r2, r3, #32
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	015b      	lsls	r3, r3, #5
 8001004:	4904      	ldr	r1, [pc, #16]	@ (8001018 <LL_RCC_PLL2_SetVCOOutputRange+0x28>)
 8001006:	4313      	orrs	r3, r2
 8001008:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 800100a:	bf00      	nop
 800100c:	370c      	adds	r7, #12
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop
 8001018:	44020c00 	.word	0x44020c00

0800101c <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 800101c:	b480      	push	{r7}
 800101e:	b083      	sub	sp, #12
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->VOSCR, PWR_VOSCR_VOS, VoltageScaling);
 8001024:	4b06      	ldr	r3, [pc, #24]	@ (8001040 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8001026:	691b      	ldr	r3, [r3, #16]
 8001028:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800102c:	4904      	ldr	r1, [pc, #16]	@ (8001040 <LL_PWR_SetRegulVoltageScaling+0x24>)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	4313      	orrs	r3, r2
 8001032:	610b      	str	r3, [r1, #16]
}
 8001034:	bf00      	nop
 8001036:	370c      	adds	r7, #12
 8001038:	46bd      	mov	sp, r7
 800103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103e:	4770      	bx	lr
 8001040:	44020800 	.word	0x44020800

08001044 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll UCPDR          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
  SET_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_DBDIS);
 8001048:	4b05      	ldr	r3, [pc, #20]	@ (8001060 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 800104a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800104c:	4a04      	ldr	r2, [pc, #16]	@ (8001060 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 800104e:	f043 0301 	orr.w	r3, r3, #1
 8001052:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 8001054:	bf00      	nop
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	44020800 	.word	0x44020800

08001064 <LL_PWR_IsActiveFlag_VOS>:
  *         scaling range or not.
  * @rmtoll VOSSR          VOSRDY          LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->VOSSR, PWR_VOSSR_VOSRDY) == (PWR_VOSSR_VOSRDY)) ? 1UL : 0UL);
 8001068:	4b06      	ldr	r3, [pc, #24]	@ (8001084 <LL_PWR_IsActiveFlag_VOS+0x20>)
 800106a:	695b      	ldr	r3, [r3, #20]
 800106c:	f003 0308 	and.w	r3, r3, #8
 8001070:	2b08      	cmp	r3, #8
 8001072:	d101      	bne.n	8001078 <LL_PWR_IsActiveFlag_VOS+0x14>
 8001074:	2301      	movs	r3, #1
 8001076:	e000      	b.n	800107a <LL_PWR_IsActiveFlag_VOS+0x16>
 8001078:	2300      	movs	r3, #0
}
 800107a:	4618      	mov	r0, r3
 800107c:	46bd      	mov	sp, r7
 800107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001082:	4770      	bx	lr
 8001084:	44020800 	.word	0x44020800

08001088 <LL_AHB1_GRP1_EnableClock>:
  *
  *  (*)  : Not available for all stm32h5xxxx family lines.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001088:	b480      	push	{r7}
 800108a:	b085      	sub	sp, #20
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001090:	4b0a      	ldr	r3, [pc, #40]	@ (80010bc <LL_AHB1_GRP1_EnableClock+0x34>)
 8001092:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8001096:	4909      	ldr	r1, [pc, #36]	@ (80010bc <LL_AHB1_GRP1_EnableClock+0x34>)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	4313      	orrs	r3, r2
 800109c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80010a0:	4b06      	ldr	r3, [pc, #24]	@ (80010bc <LL_AHB1_GRP1_EnableClock+0x34>)
 80010a2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	4013      	ands	r3, r2
 80010aa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80010ac:	68fb      	ldr	r3, [r7, #12]
}
 80010ae:	bf00      	nop
 80010b0:	3714      	adds	r7, #20
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr
 80010ba:	bf00      	nop
 80010bc:	44020c00 	.word	0x44020c00

080010c0 <LL_AHB2_GRP1_EnableClock>:
  *
  *  (*)  : Not available for all stm32h5xxxx family lines.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b085      	sub	sp, #20
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80010c8:	4b0a      	ldr	r3, [pc, #40]	@ (80010f4 <LL_AHB2_GRP1_EnableClock+0x34>)
 80010ca:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80010ce:	4909      	ldr	r1, [pc, #36]	@ (80010f4 <LL_AHB2_GRP1_EnableClock+0x34>)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	4313      	orrs	r3, r2
 80010d4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80010d8:	4b06      	ldr	r3, [pc, #24]	@ (80010f4 <LL_AHB2_GRP1_EnableClock+0x34>)
 80010da:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	4013      	ands	r3, r2
 80010e2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80010e4:	68fb      	ldr	r3, [r7, #12]
}
 80010e6:	bf00      	nop
 80010e8:	3714      	adds	r7, #20
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop
 80010f4:	44020c00 	.word	0x44020c00

080010f8 <LL_APB1_GRP1_EnableClock>:
  *
  *  (*)  : Not available for all stm32h5xxxx family lines.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b085      	sub	sp, #20
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1LENR, Periphs);
 8001100:	4b0a      	ldr	r3, [pc, #40]	@ (800112c <LL_APB1_GRP1_EnableClock+0x34>)
 8001102:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8001106:	4909      	ldr	r1, [pc, #36]	@ (800112c <LL_APB1_GRP1_EnableClock+0x34>)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	4313      	orrs	r3, r2
 800110c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1LENR, Periphs);
 8001110:	4b06      	ldr	r3, [pc, #24]	@ (800112c <LL_APB1_GRP1_EnableClock+0x34>)
 8001112:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4013      	ands	r3, r2
 800111a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800111c:	68fb      	ldr	r3, [r7, #12]
}
 800111e:	bf00      	nop
 8001120:	3714      	adds	r7, #20
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop
 800112c:	44020c00 	.word	0x44020c00

08001130 <LL_APB2_GRP1_EnableClock>:
  *
  *  (*)  : Not available for all stm32h5xxxx family lines.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001130:	b480      	push	{r7}
 8001132:	b085      	sub	sp, #20
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001138:	4b0a      	ldr	r3, [pc, #40]	@ (8001164 <LL_APB2_GRP1_EnableClock+0x34>)
 800113a:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 800113e:	4909      	ldr	r1, [pc, #36]	@ (8001164 <LL_APB2_GRP1_EnableClock+0x34>)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	4313      	orrs	r3, r2
 8001144:	f8c1 30a4 	str.w	r3, [r1, #164]	@ 0xa4
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001148:	4b06      	ldr	r3, [pc, #24]	@ (8001164 <LL_APB2_GRP1_EnableClock+0x34>)
 800114a:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	4013      	ands	r3, r2
 8001152:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001154:	68fb      	ldr	r3, [r7, #12]
}
 8001156:	bf00      	nop
 8001158:	3714      	adds	r7, #20
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop
 8001164:	44020c00 	.word	0x44020c00

08001168 <LL_APB3_GRP1_EnableClock>:
  *
  *  (*)  : Not available for all stm32h5xxxx family lines.
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8001168:	b480      	push	{r7}
 800116a:	b085      	sub	sp, #20
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8001170:	4b0a      	ldr	r3, [pc, #40]	@ (800119c <LL_APB3_GRP1_EnableClock+0x34>)
 8001172:	f8d3 20a8 	ldr.w	r2, [r3, #168]	@ 0xa8
 8001176:	4909      	ldr	r1, [pc, #36]	@ (800119c <LL_APB3_GRP1_EnableClock+0x34>)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	4313      	orrs	r3, r2
 800117c:	f8c1 30a8 	str.w	r3, [r1, #168]	@ 0xa8
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8001180:	4b06      	ldr	r3, [pc, #24]	@ (800119c <LL_APB3_GRP1_EnableClock+0x34>)
 8001182:	f8d3 20a8 	ldr.w	r2, [r3, #168]	@ 0xa8
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	4013      	ands	r3, r2
 800118a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800118c:	68fb      	ldr	r3, [r7, #12]
}
 800118e:	bf00      	nop
 8001190:	3714      	adds	r7, #20
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop
 800119c:	44020c00 	.word	0x44020c00

080011a0 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80011a8:	4b06      	ldr	r3, [pc, #24]	@ (80011c4 <LL_FLASH_SetLatency+0x24>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f023 020f 	bic.w	r2, r3, #15
 80011b0:	4904      	ldr	r1, [pc, #16]	@ (80011c4 <LL_FLASH_SetLatency+0x24>)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	4313      	orrs	r3, r2
 80011b6:	600b      	str	r3, [r1, #0]
}
 80011b8:	bf00      	nop
 80011ba:	370c      	adds	r7, #12
 80011bc:	46bd      	mov	sp, r7
 80011be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c2:	4770      	bx	lr
 80011c4:	40022000 	.word	0x40022000

080011c8 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80011cc:	4b04      	ldr	r3, [pc, #16]	@ (80011e0 <LL_FLASH_GetLatency+0x18>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f003 030f 	and.w	r3, r3, #15
}
 80011d4:	4618      	mov	r0, r3
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	40022000 	.word	0x40022000

080011e4 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CFG2, SPI_CFG2_SP, Standard);
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	68db      	ldr	r3, [r3, #12]
 80011f2:	f423 1260 	bic.w	r2, r3, #3670016	@ 0x380000
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	431a      	orrs	r2, r3
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	60da      	str	r2, [r3, #12]
}
 80011fe:	bf00      	nop
 8001200:	370c      	adds	r7, #12
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr

0800120a <LL_SPI_SetFIFOThreshold>:
  *         @arg @ref LL_SPI_FIFO_TH_15DATA
  *         @arg @ref LL_SPI_FIFO_TH_16DATA
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetFIFOThreshold(SPI_TypeDef *SPIx, uint32_t Threshold)
{
 800120a:	b480      	push	{r7}
 800120c:	b083      	sub	sp, #12
 800120e:	af00      	add	r7, sp, #0
 8001210:	6078      	str	r0, [r7, #4]
 8001212:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CFG1, SPI_CFG1_FTHLV, Threshold);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	689b      	ldr	r3, [r3, #8]
 8001218:	f423 72f0 	bic.w	r2, r3, #480	@ 0x1e0
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	431a      	orrs	r2, r3
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	609a      	str	r2, [r3, #8]
}
 8001224:	bf00      	nop
 8001226:	370c      	adds	r7, #12
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr

08001230 <LL_SPI_EnableNSSPulseMgt>:
  * @rmtoll CFG2         SSOM          LL_SPI_EnableNSSPulseMgt
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_EnableNSSPulseMgt(SPI_TypeDef *SPIx)
{
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CFG2, SPI_CFG2_SSOM);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	68db      	ldr	r3, [r3, #12]
 800123c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	60da      	str	r2, [r3, #12]
}
 8001244:	bf00      	nop
 8001246:	370c      	adds	r7, #12
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr

08001250 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8001250:	b480      	push	{r7}
 8001252:	b083      	sub	sp, #12
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	f043 0201 	orr.w	r2, r3, #1
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	601a      	str	r2, [r3, #0]
}
 8001264:	bf00      	nop
 8001266:	370c      	adds	r7, #12
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr

08001270 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 8001270:	b480      	push	{r7}
 8001272:	b083      	sub	sp, #12
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	601a      	str	r2, [r3, #0]
}
 8001284:	bf00      	nop
 8001286:	370c      	adds	r7, #12
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr

08001290 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8001290:	b480      	push	{r7}
 8001292:	b089      	sub	sp, #36	@ 0x24
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
 8001298:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	3308      	adds	r3, #8
 800129e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	e853 3f00 	ldrex	r3, [r3]
 80012a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80012a8:	68bb      	ldr	r3, [r7, #8]
 80012aa:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	075b      	lsls	r3, r3, #29
 80012b2:	4313      	orrs	r3, r2
 80012b4:	61fb      	str	r3, [r7, #28]
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	3308      	adds	r3, #8
 80012ba:	69fa      	ldr	r2, [r7, #28]
 80012bc:	61ba      	str	r2, [r7, #24]
 80012be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80012c0:	6979      	ldr	r1, [r7, #20]
 80012c2:	69ba      	ldr	r2, [r7, #24]
 80012c4:	e841 2300 	strex	r3, r2, [r1]
 80012c8:	613b      	str	r3, [r7, #16]
   return(result);
 80012ca:	693b      	ldr	r3, [r7, #16]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d1e4      	bne.n	800129a <LL_USART_SetTXFIFOThreshold+0xa>
}
 80012d0:	bf00      	nop
 80012d2:	bf00      	nop
 80012d4:	3724      	adds	r7, #36	@ 0x24
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr

080012de <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 80012de:	b480      	push	{r7}
 80012e0:	b089      	sub	sp, #36	@ 0x24
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	6078      	str	r0, [r7, #4]
 80012e6:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	3308      	adds	r3, #8
 80012ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	e853 3f00 	ldrex	r3, [r3]
 80012f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80012f6:	68bb      	ldr	r3, [r7, #8]
 80012f8:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	065b      	lsls	r3, r3, #25
 8001300:	4313      	orrs	r3, r2
 8001302:	61fb      	str	r3, [r7, #28]
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	3308      	adds	r3, #8
 8001308:	69fa      	ldr	r2, [r7, #28]
 800130a:	61ba      	str	r2, [r7, #24]
 800130c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800130e:	6979      	ldr	r1, [r7, #20]
 8001310:	69ba      	ldr	r2, [r7, #24]
 8001312:	e841 2300 	strex	r3, r2, [r1]
 8001316:	613b      	str	r3, [r7, #16]
   return(result);
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d1e4      	bne.n	80012e8 <LL_USART_SetRXFIFOThreshold+0xa>
}
 800131e:	bf00      	nop
 8001320:	bf00      	nop
 8001322:	3724      	adds	r7, #36	@ 0x24
 8001324:	46bd      	mov	sp, r7
 8001326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132a:	4770      	bx	lr

0800132c <LL_USART_DisableOverrunDetect>:
  * @rmtoll CR3          OVRDIS        LL_USART_DisableOverrunDetect
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableOverrunDetect(USART_TypeDef *USARTx)
{
 800132c:	b480      	push	{r7}
 800132e:	b083      	sub	sp, #12
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_OVRDIS);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	689b      	ldr	r3, [r3, #8]
 8001338:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	609a      	str	r2, [r3, #8]
}
 8001340:	bf00      	nop
 8001342:	370c      	adds	r7, #12
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr

0800134c <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 800134c:	b480      	push	{r7}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	689b      	ldr	r3, [r3, #8]
 8001364:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	609a      	str	r2, [r3, #8]
}
 800136c:	bf00      	nop
 800136e:	370c      	adds	r7, #12
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr

08001378 <LL_USART_EnableDMAReq_RX>:
  * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
 8001378:	b480      	push	{r7}
 800137a:	b089      	sub	sp, #36	@ 0x24
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	3308      	adds	r3, #8
 8001384:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	e853 3f00 	ldrex	r3, [r3]
 800138c:	60bb      	str	r3, [r7, #8]
   return(result);
 800138e:	68bb      	ldr	r3, [r7, #8]
 8001390:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001394:	61fb      	str	r3, [r7, #28]
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	3308      	adds	r3, #8
 800139a:	69fa      	ldr	r2, [r7, #28]
 800139c:	61ba      	str	r2, [r7, #24]
 800139e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80013a0:	6979      	ldr	r1, [r7, #20]
 80013a2:	69ba      	ldr	r2, [r7, #24]
 80013a4:	e841 2300 	strex	r3, r2, [r1]
 80013a8:	613b      	str	r3, [r7, #16]
   return(result);
 80013aa:	693b      	ldr	r3, [r7, #16]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d1e7      	bne.n	8001380 <LL_USART_EnableDMAReq_RX+0x8>
}
 80013b0:	bf00      	nop
 80013b2:	bf00      	nop
 80013b4:	3724      	adds	r7, #36	@ 0x24
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr

080013be <LL_USART_DMA_GetRegAddr>:
  *         @arg @ref LL_USART_DMA_REG_DATA_TRANSMIT
  *         @arg @ref LL_USART_DMA_REG_DATA_RECEIVE
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(const USART_TypeDef *USARTx, uint32_t Direction)
{
 80013be:	b480      	push	{r7}
 80013c0:	b085      	sub	sp, #20
 80013c2:	af00      	add	r7, sp, #0
 80013c4:	6078      	str	r0, [r7, #4]
 80013c6:	6039      	str	r1, [r7, #0]
  uint32_t data_reg_addr;

  if (Direction == LL_USART_DMA_REG_DATA_TRANSMIT)
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d103      	bne.n	80013d6 <LL_USART_DMA_GetRegAddr+0x18>
  {
    /* return address of TDR register */
    data_reg_addr = (uint32_t) &(USARTx->TDR);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	3328      	adds	r3, #40	@ 0x28
 80013d2:	60fb      	str	r3, [r7, #12]
 80013d4:	e002      	b.n	80013dc <LL_USART_DMA_GetRegAddr+0x1e>
  }
  else
  {
    /* return address of RDR register */
    data_reg_addr = (uint32_t) &(USARTx->RDR);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	3324      	adds	r3, #36	@ 0x24
 80013da:	60fb      	str	r3, [r7, #12]
  }

  return data_reg_addr;
 80013dc:	68fb      	ldr	r3, [r7, #12]
}
 80013de:	4618      	mov	r0, r3
 80013e0:	3714      	adds	r7, #20
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr

080013ea <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80013ea:	b480      	push	{r7}
 80013ec:	b083      	sub	sp, #12
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	6078      	str	r0, [r7, #4]
 80013f2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	683a      	ldr	r2, [r7, #0]
 80013f8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80013fa:	bf00      	nop
 80013fc:	370c      	adds	r7, #12
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
	...

08001408 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800140c:	2003      	movs	r0, #3
 800140e:	f7ff f97b 	bl	8000708 <__NVIC_SetPriorityGrouping>

  /* PendSV_IRQn interrupt configuration */
  NVIC_SetPriority(PendSV_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 8001412:	f7ff f99d 	bl	8000750 <__NVIC_GetPriorityGrouping>
 8001416:	4603      	mov	r3, r0
 8001418:	2200      	movs	r2, #0
 800141a:	210f      	movs	r1, #15
 800141c:	4618      	mov	r0, r3
 800141e:	f7ff f9ed 	bl	80007fc <NVIC_EncodePriority>
 8001422:	4603      	mov	r3, r0
 8001424:	4619      	mov	r1, r3
 8001426:	f06f 0001 	mvn.w	r0, #1
 800142a:	f7ff f9bd 	bl	80007a8 <__NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 800142e:	f7ff f98f 	bl	8000750 <__NVIC_GetPriorityGrouping>
 8001432:	4603      	mov	r3, r0
 8001434:	2200      	movs	r2, #0
 8001436:	210f      	movs	r1, #15
 8001438:	4618      	mov	r0, r3
 800143a:	f7ff f9df 	bl	80007fc <NVIC_EncodePriority>
 800143e:	4603      	mov	r3, r0
 8001440:	4619      	mov	r1, r3
 8001442:	f04f 30ff 	mov.w	r0, #4294967295
 8001446:	f7ff f9af 	bl	80007a8 <__NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  LL_PWR_DisableUCPDDeadBattery();
 800144a:	f7ff fdfb 	bl	8001044 <LL_PWR_DisableUCPDDeadBattery>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800144e:	f000 f82f 	bl	80014b0 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001452:	f000 f88f 	bl	8001574 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  LL_mDelay(200);
 8001456:	20c8      	movs	r0, #200	@ 0xc8
 8001458:	f005 fcba 	bl	8006dd0 <LL_mDelay>
  MX_GPIO_Init();
 800145c:	f000 ff50 	bl	8002300 <MX_GPIO_Init>
  MX_GPDMA1_Init();
 8001460:	f000 f8af 	bl	80015c2 <MX_GPDMA1_Init>
  MX_SPI3_Init();
 8001464:	f000 fe74 	bl	8002150 <MX_SPI3_Init>
  MX_SPI6_Init();
 8001468:	f000 feea 	bl	8002240 <MX_SPI6_Init>
  MX_LPUART1_UART_Init();
 800146c:	f000 f920 	bl	80016b0 <MX_LPUART1_UART_Init>
  MX_UART4_Init();
 8001470:	f000 f9da 	bl	8001828 <MX_UART4_Init>
  MX_UART5_Init();
 8001474:	f000 fa9c 	bl	80019b0 <MX_UART5_Init>
  MX_USART3_UART_Init();
 8001478:	f000 fc22 	bl	8001cc0 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 800147c:	f000 fce4 	bl	8001e48 <MX_USART6_UART_Init>
  MX_UART7_Init();
 8001480:	f000 fb5a 	bl	8001b38 <MX_UART7_Init>
  MX_USART11_UART_Init();
 8001484:	f000 fda2 	bl	8001fcc <MX_USART11_UART_Init>
  /* USER CODE BEGIN 2 */
  LCD_Init();
 8001488:	f002 f8d2 	bl	8003630 <LCD_Init>
  xpt2046_init();
 800148c:	f002 fba4 	bl	8003bd8 <xpt2046_init>

  memset(General_Buffer, 0, sizeof(General_Buffer));
 8001490:	f44f 3216 	mov.w	r2, #153600	@ 0x25800
 8001494:	2100      	movs	r1, #0
 8001496:	4805      	ldr	r0, [pc, #20]	@ (80014ac <main+0xa4>)
 8001498:	f008 fc36 	bl	8009d08 <memset>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800149c:	f005 fd3a 	bl	8006f14 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80014a0:	f7ff f882 	bl	80005a8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80014a4:	f005 fd5c 	bl	8006f60 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80014a8:	bf00      	nop
 80014aa:	e7fd      	b.n	80014a8 <main+0xa0>
 80014ac:	2000006c 	.word	0x2000006c

080014b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_5);
 80014b4:	2005      	movs	r0, #5
 80014b6:	f7ff fe73 	bl	80011a0 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_5)
 80014ba:	bf00      	nop
 80014bc:	f7ff fe84 	bl	80011c8 <LL_FLASH_GetLatency>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b05      	cmp	r3, #5
 80014c4:	d1fa      	bne.n	80014bc <SystemClock_Config+0xc>
  {
  }

  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE0);
 80014c6:	2030      	movs	r0, #48	@ 0x30
 80014c8:	f7ff fda8 	bl	800101c <LL_PWR_SetRegulVoltageScaling>
  while (LL_PWR_IsActiveFlag_VOS() == 0)
 80014cc:	bf00      	nop
 80014ce:	f7ff fdc9 	bl	8001064 <LL_PWR_IsActiveFlag_VOS>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d0fa      	beq.n	80014ce <SystemClock_Config+0x1e>
  {
  }
  LL_RCC_HSE_EnableBypass();
 80014d8:	f7ff fabc 	bl	8000a54 <LL_RCC_HSE_EnableBypass>
  LL_RCC_HSE_SetExternalClockType(LL_RCC_HSE_ANALOG_TYPE);
 80014dc:	2000      	movs	r0, #0
 80014de:	f7ff faed 	bl	8000abc <LL_RCC_HSE_SetExternalClockType>
  LL_RCC_HSE_Enable();
 80014e2:	f7ff fac7 	bl	8000a74 <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 80014e6:	bf00      	nop
 80014e8:	f7ff fad4 	bl	8000a94 <LL_RCC_HSE_IsReady>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b01      	cmp	r3, #1
 80014f0:	d1fa      	bne.n	80014e8 <SystemClock_Config+0x38>
  {
  }

  LL_RCC_PLL1_SetSource(LL_RCC_PLL1SOURCE_HSE);
 80014f2:	2003      	movs	r0, #3
 80014f4:	f7ff fbfe 	bl	8000cf4 <LL_RCC_PLL1_SetSource>
  LL_RCC_PLL1_SetVCOInputRange(LL_RCC_PLLINPUTRANGE_8_16);
 80014f8:	2003      	movs	r0, #3
 80014fa:	f7ff fc7f 	bl	8000dfc <LL_RCC_PLL1_SetVCOInputRange>
  LL_RCC_PLL1_SetVCOOutputRange(LL_RCC_PLLVCORANGE_WIDE);
 80014fe:	2000      	movs	r0, #0
 8001500:	f7ff fc92 	bl	8000e28 <LL_RCC_PLL1_SetVCOOutputRange>
  LL_RCC_PLL1_SetM(2);
 8001504:	2002      	movs	r0, #2
 8001506:	f7ff fc63 	bl	8000dd0 <LL_RCC_PLL1_SetM>
  LL_RCC_PLL1_SetN(50);
 800150a:	2032      	movs	r0, #50	@ 0x32
 800150c:	f7ff fc06 	bl	8000d1c <LL_RCC_PLL1_SetN>
  LL_RCC_PLL1_SetP(2);
 8001510:	2002      	movs	r0, #2
 8001512:	f7ff fc1b 	bl	8000d4c <LL_RCC_PLL1_SetP>
  LL_RCC_PLL1_SetQ(2);
 8001516:	2002      	movs	r0, #2
 8001518:	f7ff fc2e 	bl	8000d78 <LL_RCC_PLL1_SetQ>
  LL_RCC_PLL1_SetR(2);
 800151c:	2002      	movs	r0, #2
 800151e:	f7ff fc41 	bl	8000da4 <LL_RCC_PLL1_SetR>
  LL_RCC_PLL1P_Enable();
 8001522:	f7ff fbd7 	bl	8000cd4 <LL_RCC_PLL1P_Enable>
  LL_RCC_PLL1_Enable();
 8001526:	f7ff fbb1 	bl	8000c8c <LL_RCC_PLL1_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL1_IsReady() != 1)
 800152a:	bf00      	nop
 800152c:	f7ff fbbe 	bl	8000cac <LL_RCC_PLL1_IsReady>
 8001530:	4603      	mov	r3, r0
 8001532:	2b01      	cmp	r3, #1
 8001534:	d1fa      	bne.n	800152c <SystemClock_Config+0x7c>
  {
  }

  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL1);
 8001536:	2003      	movs	r0, #3
 8001538:	f7ff fad4 	bl	8000ae4 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL1)
 800153c:	bf00      	nop
 800153e:	f7ff fae5 	bl	8000b0c <LL_RCC_GetSysClkSource>
 8001542:	4603      	mov	r3, r0
 8001544:	2b18      	cmp	r3, #24
 8001546:	d1fa      	bne.n	800153e <SystemClock_Config+0x8e>
  {
  }

  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001548:	2000      	movs	r0, #0
 800154a:	f7ff faed 	bl	8000b28 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 800154e:	2000      	movs	r0, #0
 8001550:	f7ff fafe 	bl	8000b50 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8001554:	2000      	movs	r0, #0
 8001556:	f7ff fb0f 	bl	8000b78 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetAPB3Prescaler(LL_RCC_APB3_DIV_1);
 800155a:	2000      	movs	r0, #0
 800155c:	f7ff fb20 	bl	8000ba0 <LL_RCC_SetAPB3Prescaler>

  LL_Init1msTick(250000000);
 8001560:	4803      	ldr	r0, [pc, #12]	@ (8001570 <SystemClock_Config+0xc0>)
 8001562:	f005 fc27 	bl	8006db4 <LL_Init1msTick>

  LL_SetSystemCoreClock(250000000);
 8001566:	4802      	ldr	r0, [pc, #8]	@ (8001570 <SystemClock_Config+0xc0>)
 8001568:	f005 fc5a 	bl	8006e20 <LL_SetSystemCoreClock>
}
 800156c:	bf00      	nop
 800156e:	bd80      	pop	{r7, pc}
 8001570:	0ee6b280 	.word	0x0ee6b280

08001574 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  LL_RCC_PLL2_SetSource(LL_RCC_PLL2SOURCE_HSE);
 8001578:	2003      	movs	r0, #3
 800157a:	f7ff fc8f 	bl	8000e9c <LL_RCC_PLL2_SetSource>
  LL_RCC_PLL2_SetVCOInputRange(LL_RCC_PLLINPUTRANGE_8_16);
 800157e:	2003      	movs	r0, #3
 8001580:	f7ff fd20 	bl	8000fc4 <LL_RCC_PLL2_SetVCOInputRange>
  LL_RCC_PLL2_SetVCOOutputRange(LL_RCC_PLLVCORANGE_WIDE);
 8001584:	2000      	movs	r0, #0
 8001586:	f7ff fd33 	bl	8000ff0 <LL_RCC_PLL2_SetVCOOutputRange>
  LL_RCC_PLL2_SetM(2);
 800158a:	2002      	movs	r0, #2
 800158c:	f7ff fc9a 	bl	8000ec4 <LL_RCC_PLL2_SetM>
  LL_RCC_PLL2_SetN(50);
 8001590:	2032      	movs	r0, #50	@ 0x32
 8001592:	f7ff fcad 	bl	8000ef0 <LL_RCC_PLL2_SetN>
  LL_RCC_PLL2_SetP(2);
 8001596:	2002      	movs	r0, #2
 8001598:	f7ff fcc2 	bl	8000f20 <LL_RCC_PLL2_SetP>
  LL_RCC_PLL2_SetQ(2);
 800159c:	2002      	movs	r0, #2
 800159e:	f7ff fcd5 	bl	8000f4c <LL_RCC_PLL2_SetQ>
  LL_RCC_PLL2_SetR(2);
 80015a2:	2002      	movs	r0, #2
 80015a4:	f7ff fce8 	bl	8000f78 <LL_RCC_PLL2_SetR>
  LL_RCC_PLL2P_Enable();
 80015a8:	f7ff fcfc 	bl	8000fa4 <LL_RCC_PLL2P_Enable>
  LL_RCC_PLL2_Enable();
 80015ac:	f7ff fc52 	bl	8000e54 <LL_RCC_PLL2_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL2_IsReady() != 1)
 80015b0:	bf00      	nop
 80015b2:	f7ff fc5f 	bl	8000e74 <LL_RCC_PLL2_IsReady>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b01      	cmp	r3, #1
 80015ba:	d1fa      	bne.n	80015b2 <PeriphCommonClock_Config+0x3e>
  {
  }

}
 80015bc:	bf00      	nop
 80015be:	bf00      	nop
 80015c0:	bd80      	pop	{r7, pc}

080015c2 <MX_GPDMA1_Init>:
  * @brief GPDMA1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPDMA1_Init(void)
{
 80015c2:	b580      	push	{r7, lr}
 80015c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPDMA1);
 80015c6:	2001      	movs	r0, #1
 80015c8:	f7ff fd5e 	bl	8001088 <LL_AHB1_GRP1_EnableClock>

  /* GPDMA1 interrupt Init */
  NVIC_SetPriority(GPDMA1_Channel0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 80015cc:	f7ff f8c0 	bl	8000750 <__NVIC_GetPriorityGrouping>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2200      	movs	r2, #0
 80015d4:	2105      	movs	r1, #5
 80015d6:	4618      	mov	r0, r3
 80015d8:	f7ff f910 	bl	80007fc <NVIC_EncodePriority>
 80015dc:	4603      	mov	r3, r0
 80015de:	4619      	mov	r1, r3
 80015e0:	201b      	movs	r0, #27
 80015e2:	f7ff f8e1 	bl	80007a8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(GPDMA1_Channel0_IRQn);
 80015e6:	201b      	movs	r0, #27
 80015e8:	f7ff f8c0 	bl	800076c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN GPDMA1_Init 1 */
	NVIC_SetPriority(GPDMA1_Channel1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 80015ec:	f7ff f8b0 	bl	8000750 <__NVIC_GetPriorityGrouping>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2200      	movs	r2, #0
 80015f4:	2105      	movs	r1, #5
 80015f6:	4618      	mov	r0, r3
 80015f8:	f7ff f900 	bl	80007fc <NVIC_EncodePriority>
 80015fc:	4603      	mov	r3, r0
 80015fe:	4619      	mov	r1, r3
 8001600:	201c      	movs	r0, #28
 8001602:	f7ff f8d1 	bl	80007a8 <__NVIC_SetPriority>
	NVIC_EnableIRQ(GPDMA1_Channel1_IRQn);
 8001606:	201c      	movs	r0, #28
 8001608:	f7ff f8b0 	bl	800076c <__NVIC_EnableIRQ>

	NVIC_SetPriority(GPDMA1_Channel2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 800160c:	f7ff f8a0 	bl	8000750 <__NVIC_GetPriorityGrouping>
 8001610:	4603      	mov	r3, r0
 8001612:	2200      	movs	r2, #0
 8001614:	2105      	movs	r1, #5
 8001616:	4618      	mov	r0, r3
 8001618:	f7ff f8f0 	bl	80007fc <NVIC_EncodePriority>
 800161c:	4603      	mov	r3, r0
 800161e:	4619      	mov	r1, r3
 8001620:	201d      	movs	r0, #29
 8001622:	f7ff f8c1 	bl	80007a8 <__NVIC_SetPriority>
	NVIC_EnableIRQ(GPDMA1_Channel2_IRQn);
 8001626:	201d      	movs	r0, #29
 8001628:	f7ff f8a0 	bl	800076c <__NVIC_EnableIRQ>

	NVIC_SetPriority(GPDMA1_Channel3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 800162c:	f7ff f890 	bl	8000750 <__NVIC_GetPriorityGrouping>
 8001630:	4603      	mov	r3, r0
 8001632:	2200      	movs	r2, #0
 8001634:	2105      	movs	r1, #5
 8001636:	4618      	mov	r0, r3
 8001638:	f7ff f8e0 	bl	80007fc <NVIC_EncodePriority>
 800163c:	4603      	mov	r3, r0
 800163e:	4619      	mov	r1, r3
 8001640:	201e      	movs	r0, #30
 8001642:	f7ff f8b1 	bl	80007a8 <__NVIC_SetPriority>
	NVIC_EnableIRQ(GPDMA1_Channel3_IRQn);
 8001646:	201e      	movs	r0, #30
 8001648:	f7ff f890 	bl	800076c <__NVIC_EnableIRQ>

	NVIC_SetPriority(GPDMA1_Channel4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 800164c:	f7ff f880 	bl	8000750 <__NVIC_GetPriorityGrouping>
 8001650:	4603      	mov	r3, r0
 8001652:	2200      	movs	r2, #0
 8001654:	2105      	movs	r1, #5
 8001656:	4618      	mov	r0, r3
 8001658:	f7ff f8d0 	bl	80007fc <NVIC_EncodePriority>
 800165c:	4603      	mov	r3, r0
 800165e:	4619      	mov	r1, r3
 8001660:	201f      	movs	r0, #31
 8001662:	f7ff f8a1 	bl	80007a8 <__NVIC_SetPriority>
	NVIC_EnableIRQ(GPDMA1_Channel4_IRQn);
 8001666:	201f      	movs	r0, #31
 8001668:	f7ff f880 	bl	800076c <__NVIC_EnableIRQ>

	NVIC_SetPriority(GPDMA1_Channel5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 800166c:	f7ff f870 	bl	8000750 <__NVIC_GetPriorityGrouping>
 8001670:	4603      	mov	r3, r0
 8001672:	2200      	movs	r2, #0
 8001674:	2105      	movs	r1, #5
 8001676:	4618      	mov	r0, r3
 8001678:	f7ff f8c0 	bl	80007fc <NVIC_EncodePriority>
 800167c:	4603      	mov	r3, r0
 800167e:	4619      	mov	r1, r3
 8001680:	2020      	movs	r0, #32
 8001682:	f7ff f891 	bl	80007a8 <__NVIC_SetPriority>
	NVIC_EnableIRQ(GPDMA1_Channel5_IRQn);
 8001686:	2020      	movs	r0, #32
 8001688:	f7ff f870 	bl	800076c <__NVIC_EnableIRQ>

	NVIC_SetPriority(GPDMA1_Channel6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 800168c:	f7ff f860 	bl	8000750 <__NVIC_GetPriorityGrouping>
 8001690:	4603      	mov	r3, r0
 8001692:	2200      	movs	r2, #0
 8001694:	2105      	movs	r1, #5
 8001696:	4618      	mov	r0, r3
 8001698:	f7ff f8b0 	bl	80007fc <NVIC_EncodePriority>
 800169c:	4603      	mov	r3, r0
 800169e:	4619      	mov	r1, r3
 80016a0:	2021      	movs	r0, #33	@ 0x21
 80016a2:	f7ff f881 	bl	80007a8 <__NVIC_SetPriority>
	NVIC_EnableIRQ(GPDMA1_Channel6_IRQn);
 80016a6:	2021      	movs	r0, #33	@ 0x21
 80016a8:	f7ff f860 	bl	800076c <__NVIC_EnableIRQ>
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 80016ac:	bf00      	nop
 80016ae:	bd80      	pop	{r7, pc}

080016b0 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b0b2      	sub	sp, #200	@ 0xc8
 80016b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LPUART1_Init 0 */
	LL_DMA_InitTypeDef DMA_InitStruct = {0};
 80016b6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80016ba:	2294      	movs	r2, #148	@ 0x94
 80016bc:	2100      	movs	r1, #0
 80016be:	4618      	mov	r0, r3
 80016c0:	f008 fb22 	bl	8009d08 <memset>

  /* USER CODE END LPUART1_Init 0 */

  LL_LPUART_InitTypeDef LPUART_InitStruct = {0};
 80016c4:	f107 0318 	add.w	r3, r7, #24
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	605a      	str	r2, [r3, #4]
 80016ce:	609a      	str	r2, [r3, #8]
 80016d0:	60da      	str	r2, [r3, #12]
 80016d2:	611a      	str	r2, [r3, #16]
 80016d4:	615a      	str	r2, [r3, #20]
 80016d6:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016d8:	463b      	mov	r3, r7
 80016da:	2200      	movs	r2, #0
 80016dc:	601a      	str	r2, [r3, #0]
 80016de:	605a      	str	r2, [r3, #4]
 80016e0:	609a      	str	r2, [r3, #8]
 80016e2:	60da      	str	r2, [r3, #12]
 80016e4:	611a      	str	r2, [r3, #16]
 80016e6:	615a      	str	r2, [r3, #20]

  LL_RCC_SetLPUARTClockSource(LL_RCC_LPUART1_CLKSOURCE_PCLK3);
 80016e8:	2000      	movs	r0, #0
 80016ea:	f7ff faad 	bl	8000c48 <LL_RCC_SetLPUARTClockSource>

  /* Peripheral clock enable */
  LL_APB3_GRP1_EnableClock(LL_APB3_GRP1_PERIPH_LPUART1);
 80016ee:	2040      	movs	r0, #64	@ 0x40
 80016f0:	f7ff fd3a 	bl	8001168 <LL_APB3_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80016f4:	2001      	movs	r0, #1
 80016f6:	f7ff fce3 	bl	80010c0 <LL_AHB2_GRP1_EnableClock>
  /**LPUART1 GPIO Configuration
  PA9   ------> LPUART1_TX
  PA10   ------> LPUART1_RX
  */
  GPIO_InitStruct.Pin = LPUART1_TX_RS485_5_Pin|LPUART1_RX_RS485_5_Pin;
 80016fa:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80016fe:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001700:	2302      	movs	r3, #2
 8001702:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001704:	2300      	movs	r3, #0
 8001706:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001708:	2300      	movs	r3, #0
 800170a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800170c:	2300      	movs	r3, #0
 800170e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_3;
 8001710:	2303      	movs	r3, #3
 8001712:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001714:	463b      	mov	r3, r7
 8001716:	4619      	mov	r1, r3
 8001718:	483f      	ldr	r0, [pc, #252]	@ (8001818 <MX_LPUART1_UART_Init+0x168>)
 800171a:	f003 fa6a 	bl	8004bf2 <LL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_Init 1 */
	DMA_InitStruct.SrcAddress = LL_LPUART_DMA_GetRegAddr(LPUART1, LL_LPUART_DMA_REG_DATA_RECEIVE);
 800171e:	2101      	movs	r1, #1
 8001720:	483e      	ldr	r0, [pc, #248]	@ (800181c <MX_LPUART1_UART_Init+0x16c>)
 8001722:	f7ff f980 	bl	8000a26 <LL_LPUART_DMA_GetRegAddr>
 8001726:	4603      	mov	r3, r0
 8001728:	637b      	str	r3, [r7, #52]	@ 0x34
	DMA_InitStruct.DestAddress = (uint32_t)&RX_Buffer[Line5_BUF_Index];
 800172a:	4b3d      	ldr	r3, [pc, #244]	@ (8001820 <MX_LPUART1_UART_Init+0x170>)
 800172c:	63bb      	str	r3, [r7, #56]	@ 0x38
	DMA_InitStruct.Direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 800172e:	2300      	movs	r3, #0
 8001730:	63fb      	str	r3, [r7, #60]	@ 0x3c
	DMA_InitStruct.BlkHWRequest = LL_DMA_HWREQUEST_SINGLEBURST;//LL_DMA_HWREQUEST_SINGLEBURST;
 8001732:	2300      	movs	r3, #0
 8001734:	643b      	str	r3, [r7, #64]	@ 0x40
	DMA_InitStruct.DataAlignment = LL_DMA_DATA_ALIGN_ZEROPADD;
 8001736:	2300      	movs	r3, #0
 8001738:	647b      	str	r3, [r7, #68]	@ 0x44
	DMA_InitStruct.SrcBurstLength = 1;
 800173a:	2301      	movs	r3, #1
 800173c:	64bb      	str	r3, [r7, #72]	@ 0x48
	DMA_InitStruct.DestBurstLength = 1;
 800173e:	2301      	movs	r3, #1
 8001740:	64fb      	str	r3, [r7, #76]	@ 0x4c
	DMA_InitStruct.SrcDataWidth = LL_DMA_SRC_DATAWIDTH_BYTE;
 8001742:	2300      	movs	r3, #0
 8001744:	653b      	str	r3, [r7, #80]	@ 0x50
	DMA_InitStruct.DestDataWidth = LL_DMA_DEST_DATAWIDTH_BYTE;
 8001746:	2300      	movs	r3, #0
 8001748:	657b      	str	r3, [r7, #84]	@ 0x54
	DMA_InitStruct.SrcIncMode = LL_DMA_SRC_FIXED;
 800174a:	2300      	movs	r3, #0
 800174c:	65bb      	str	r3, [r7, #88]	@ 0x58
	DMA_InitStruct.DestIncMode = LL_DMA_DEST_INCREMENT;
 800174e:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8001752:	65fb      	str	r3, [r7, #92]	@ 0x5c
	DMA_InitStruct.Priority = LL_DMA_LOW_PRIORITY_HIGH_WEIGHT;
 8001754:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001758:	663b      	str	r3, [r7, #96]	@ 0x60
	DMA_InitStruct.BlkDataLength = Line_BUF_Size; //sizeof(RX_Buffer);//0x00000000U;
 800175a:	2364      	movs	r3, #100	@ 0x64
 800175c:	667b      	str	r3, [r7, #100]	@ 0x64
	DMA_InitStruct.Mode = LL_DMA_NORMAL;
 800175e:	2300      	movs	r3, #0
 8001760:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
	DMA_InitStruct.TriggerMode = LL_DMA_TRIGM_SINGLBURST_TRANSFER;//LL_DMA_TRIGM_BLK_TRANSFER;
 8001764:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001768:	66fb      	str	r3, [r7, #108]	@ 0x6c
	DMA_InitStruct.TriggerPolarity = LL_DMA_TRIG_POLARITY_MASKED;//LL_DMA_TRIG_POLARITY_RISING;
 800176a:	2300      	movs	r3, #0
 800176c:	673b      	str	r3, [r7, #112]	@ 0x70
	DMA_InitStruct.TriggerSelection = 0x00000000U;//LL_GPDMA1_TRIGGER_GPDMA1_CH0_TCF;
 800176e:	2300      	movs	r3, #0
 8001770:	677b      	str	r3, [r7, #116]	@ 0x74
	DMA_InitStruct.Request = LL_GPDMA1_REQUEST_LPUART1_RX;
 8001772:	232d      	movs	r3, #45	@ 0x2d
 8001774:	67bb      	str	r3, [r7, #120]	@ 0x78
	DMA_InitStruct.TransferEventMode = LL_DMA_TCEM_BLK_TRANSFER;
 8001776:	2300      	movs	r3, #0
 8001778:	67fb      	str	r3, [r7, #124]	@ 0x7c
	//  DMA_InitStruct.Mode = LL_DMA_NORMAL;
	DMA_InitStruct.SrcAllocatedPort = LL_DMA_SRC_ALLOCATED_PORT0;
 800177a:	2300      	movs	r3, #0
 800177c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	DMA_InitStruct.DestAllocatedPort = LL_DMA_DEST_ALLOCATED_PORT0;
 8001780:	2300      	movs	r3, #0
 8001782:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	DMA_InitStruct.LinkAllocatedPort = LL_DMA_LINK_ALLOCATED_PORT1;
 8001786:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800178a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
	DMA_InitStruct.LinkStepMode = LL_DMA_LSM_FULL_EXECUTION;
 800178e:	2300      	movs	r3, #0
 8001790:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
	DMA_InitStruct.LinkedListBaseAddr = 0x00000000U;
 8001794:	2300      	movs	r3, #0
 8001796:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
	DMA_InitStruct.LinkedListAddrOffset = 0x00000000U;
 800179a:	2300      	movs	r3, #0
 800179c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
	LL_DMA_Init(GPDMA1, LL_DMA_CHANNEL_4, &DMA_InitStruct);
 80017a0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80017a4:	461a      	mov	r2, r3
 80017a6:	2104      	movs	r1, #4
 80017a8:	481e      	ldr	r0, [pc, #120]	@ (8001824 <MX_LPUART1_UART_Init+0x174>)
 80017aa:	f002 ff59 	bl	8004660 <LL_DMA_Init>

	LL_DMA_EnableIT_TC(GPDMA1, LL_DMA_CHANNEL_4);
 80017ae:	2104      	movs	r1, #4
 80017b0:	481c      	ldr	r0, [pc, #112]	@ (8001824 <MX_LPUART1_UART_Init+0x174>)
 80017b2:	f7ff f877 	bl	80008a4 <LL_DMA_EnableIT_TC>

	LL_DMA_EnableChannel(GPDMA1, LL_DMA_CHANNEL_4);
 80017b6:	2104      	movs	r1, #4
 80017b8:	481a      	ldr	r0, [pc, #104]	@ (8001824 <MX_LPUART1_UART_Init+0x174>)
 80017ba:	f7ff f853 	bl	8000864 <LL_DMA_EnableChannel>

  /* USER CODE END LPUART1_Init 1 */
  LPUART_InitStruct.PrescalerValue = LL_LPUART_PRESCALER_DIV8;
 80017be:	2304      	movs	r3, #4
 80017c0:	61bb      	str	r3, [r7, #24]
  LPUART_InitStruct.BaudRate = 9600;
 80017c2:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
 80017c6:	61fb      	str	r3, [r7, #28]
  LPUART_InitStruct.DataWidth = LL_LPUART_DATAWIDTH_8B;
 80017c8:	2300      	movs	r3, #0
 80017ca:	623b      	str	r3, [r7, #32]
  LPUART_InitStruct.StopBits = LL_LPUART_STOPBITS_1;
 80017cc:	2300      	movs	r3, #0
 80017ce:	627b      	str	r3, [r7, #36]	@ 0x24
  LPUART_InitStruct.Parity = LL_LPUART_PARITY_NONE;
 80017d0:	2300      	movs	r3, #0
 80017d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  LPUART_InitStruct.TransferDirection = LL_LPUART_DIRECTION_TX_RX;
 80017d4:	230c      	movs	r3, #12
 80017d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LPUART_InitStruct.HardwareFlowControl = LL_LPUART_HWCONTROL_NONE;
 80017d8:	2300      	movs	r3, #0
 80017da:	633b      	str	r3, [r7, #48]	@ 0x30
  LL_LPUART_Init(LPUART1, &LPUART_InitStruct);
 80017dc:	f107 0318 	add.w	r3, r7, #24
 80017e0:	4619      	mov	r1, r3
 80017e2:	480e      	ldr	r0, [pc, #56]	@ (800181c <MX_LPUART1_UART_Init+0x16c>)
 80017e4:	f003 fb1c 	bl	8004e20 <LL_LPUART_Init>
  LL_LPUART_SetTXFIFOThreshold(LPUART1, LL_LPUART_FIFOTHRESHOLD_1_8);
 80017e8:	2100      	movs	r1, #0
 80017ea:	480c      	ldr	r0, [pc, #48]	@ (800181c <MX_LPUART1_UART_Init+0x16c>)
 80017ec:	f7ff f89a 	bl	8000924 <LL_LPUART_SetTXFIFOThreshold>
  LL_LPUART_SetRXFIFOThreshold(LPUART1, LL_LPUART_FIFOTHRESHOLD_1_8);
 80017f0:	2100      	movs	r1, #0
 80017f2:	480a      	ldr	r0, [pc, #40]	@ (800181c <MX_LPUART1_UART_Init+0x16c>)
 80017f4:	f7ff f8bd 	bl	8000972 <LL_LPUART_SetRXFIFOThreshold>
  LL_LPUART_DisableFIFO(LPUART1);
 80017f8:	4808      	ldr	r0, [pc, #32]	@ (800181c <MX_LPUART1_UART_Init+0x16c>)
 80017fa:	f7ff f883 	bl	8000904 <LL_LPUART_DisableFIFO>
  LL_LPUART_DisableOverrunDetect(LPUART1);
 80017fe:	4807      	ldr	r0, [pc, #28]	@ (800181c <MX_LPUART1_UART_Init+0x16c>)
 8001800:	f7ff f8de 	bl	80009c0 <LL_LPUART_DisableOverrunDetect>
  LL_LPUART_EnableDMAReq_RX(LPUART1);
 8001804:	4805      	ldr	r0, [pc, #20]	@ (800181c <MX_LPUART1_UART_Init+0x16c>)
 8001806:	f7ff f8eb 	bl	80009e0 <LL_LPUART_EnableDMAReq_RX>

  /* USER CODE BEGIN WKUPType LPUART1 */

  /* USER CODE END WKUPType LPUART1 */

  LL_LPUART_Enable(LPUART1);
 800180a:	4804      	ldr	r0, [pc, #16]	@ (800181c <MX_LPUART1_UART_Init+0x16c>)
 800180c:	f7ff f86a 	bl	80008e4 <LL_LPUART_Enable>
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001810:	bf00      	nop
 8001812:	37c8      	adds	r7, #200	@ 0xc8
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	42020000 	.word	0x42020000
 800181c:	44002400 	.word	0x44002400
 8001820:	200259fc 	.word	0x200259fc
 8001824:	40020000 	.word	0x40020000

08001828 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b0b4      	sub	sp, #208	@ 0xd0
 800182c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART4_Init 0 */
	LL_DMA_InitTypeDef DMA_InitStruct = {0};
 800182e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001832:	2294      	movs	r2, #148	@ 0x94
 8001834:	2100      	movs	r1, #0
 8001836:	4618      	mov	r0, r3
 8001838:	f008 fa66 	bl	8009d08 <memset>

  /* USER CODE END UART4_Init 0 */

  LL_USART_InitTypeDef UART_InitStruct = {0};
 800183c:	f107 031c 	add.w	r3, r7, #28
 8001840:	2220      	movs	r2, #32
 8001842:	2100      	movs	r1, #0
 8001844:	4618      	mov	r0, r3
 8001846:	f008 fa5f 	bl	8009d08 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800184a:	1d3b      	adds	r3, r7, #4
 800184c:	2200      	movs	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	605a      	str	r2, [r3, #4]
 8001852:	609a      	str	r2, [r3, #8]
 8001854:	60da      	str	r2, [r3, #12]
 8001856:	611a      	str	r2, [r3, #16]
 8001858:	615a      	str	r2, [r3, #20]

  LL_RCC_SetUARTClockSource(LL_RCC_UART4_CLKSOURCE_PCLK1);
 800185a:	4850      	ldr	r0, [pc, #320]	@ (800199c <MX_UART4_Init+0x174>)
 800185c:	f7ff f9e9 	bl	8000c32 <LL_RCC_SetUARTClockSource>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 8001860:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8001864:	f7ff fc48 	bl	80010f8 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 8001868:	2008      	movs	r0, #8
 800186a:	f7ff fc29 	bl	80010c0 <LL_AHB2_GRP1_EnableClock>
  /**UART4 GPIO Configuration
  PD11   ------> UART4_RX
  PD12   ------> UART4_TX
  */
  GPIO_InitStruct.Pin = UART4_RX_RS485_3_Pin|UART4_TX_RS485_3_Pin;
 800186e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001872:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001874:	2302      	movs	r3, #2
 8001876:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001878:	2300      	movs	r3, #0
 800187a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800187c:	2300      	movs	r3, #0
 800187e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001880:	2300      	movs	r3, #0
 8001882:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8001884:	2308      	movs	r3, #8
 8001886:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001888:	1d3b      	adds	r3, r7, #4
 800188a:	4619      	mov	r1, r3
 800188c:	4844      	ldr	r0, [pc, #272]	@ (80019a0 <MX_UART4_Init+0x178>)
 800188e:	f003 f9b0 	bl	8004bf2 <LL_GPIO_Init>

  /* USER CODE BEGIN UART4_Init 1 */
	DMA_InitStruct.SrcAddress = LL_USART_DMA_GetRegAddr(UART4, LL_USART_DMA_REG_DATA_RECEIVE);
 8001892:	2101      	movs	r1, #1
 8001894:	4843      	ldr	r0, [pc, #268]	@ (80019a4 <MX_UART4_Init+0x17c>)
 8001896:	f7ff fd92 	bl	80013be <LL_USART_DMA_GetRegAddr>
 800189a:	4603      	mov	r3, r0
 800189c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	DMA_InitStruct.DestAddress = (uint32_t)&RX_Buffer[Line3_BUF_Index];
 800189e:	4b42      	ldr	r3, [pc, #264]	@ (80019a8 <MX_UART4_Init+0x180>)
 80018a0:	643b      	str	r3, [r7, #64]	@ 0x40
	DMA_InitStruct.Direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 80018a2:	2300      	movs	r3, #0
 80018a4:	647b      	str	r3, [r7, #68]	@ 0x44
	DMA_InitStruct.BlkHWRequest = LL_DMA_HWREQUEST_SINGLEBURST;;//LL_DMA_HWREQUEST_BLK
 80018a6:	2300      	movs	r3, #0
 80018a8:	64bb      	str	r3, [r7, #72]	@ 0x48
	DMA_InitStruct.DataAlignment = LL_DMA_DATA_ALIGN_ZEROPADD;
 80018aa:	2300      	movs	r3, #0
 80018ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
	DMA_InitStruct.SrcBurstLength = 1;
 80018ae:	2301      	movs	r3, #1
 80018b0:	653b      	str	r3, [r7, #80]	@ 0x50
	DMA_InitStruct.DestBurstLength = 1;
 80018b2:	2301      	movs	r3, #1
 80018b4:	657b      	str	r3, [r7, #84]	@ 0x54
	DMA_InitStruct.SrcDataWidth = LL_DMA_SRC_DATAWIDTH_BYTE;
 80018b6:	2300      	movs	r3, #0
 80018b8:	65bb      	str	r3, [r7, #88]	@ 0x58
	DMA_InitStruct.DestDataWidth = LL_DMA_DEST_DATAWIDTH_BYTE;
 80018ba:	2300      	movs	r3, #0
 80018bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
	DMA_InitStruct.SrcIncMode = LL_DMA_SRC_FIXED;
 80018be:	2300      	movs	r3, #0
 80018c0:	663b      	str	r3, [r7, #96]	@ 0x60
	DMA_InitStruct.DestIncMode = LL_DMA_DEST_INCREMENT;
 80018c2:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80018c6:	667b      	str	r3, [r7, #100]	@ 0x64
	DMA_InitStruct.Priority = LL_DMA_LOW_PRIORITY_HIGH_WEIGHT;
 80018c8:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80018cc:	66bb      	str	r3, [r7, #104]	@ 0x68
	DMA_InitStruct.BlkDataLength = Line_BUF_Size; //sizeof(RX_Buffer);//0x00000000U;
 80018ce:	2364      	movs	r3, #100	@ 0x64
 80018d0:	66fb      	str	r3, [r7, #108]	@ 0x6c
	DMA_InitStruct.Mode = LL_DMA_NORMAL;
 80018d2:	2300      	movs	r3, #0
 80018d4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
	DMA_InitStruct.TriggerMode = LL_DMA_TRIGM_SINGLBURST_TRANSFER;//LL_DMA_TRIGM_BLK_TRANSFER;
 80018d8:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80018dc:	677b      	str	r3, [r7, #116]	@ 0x74
	DMA_InitStruct.TriggerPolarity = LL_DMA_TRIG_POLARITY_MASKED;//LL_DMA_TRIG_POLARITY_RISING;
 80018de:	2300      	movs	r3, #0
 80018e0:	67bb      	str	r3, [r7, #120]	@ 0x78
	DMA_InitStruct.TriggerSelection = 0x00000000U;//LL_GPDMA1_TRIGGER_GPDMA1_CH0_TCF;
 80018e2:	2300      	movs	r3, #0
 80018e4:	67fb      	str	r3, [r7, #124]	@ 0x7c
	DMA_InitStruct.Request = LL_GPDMA1_REQUEST_UART4_RX;
 80018e6:	231b      	movs	r3, #27
 80018e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	DMA_InitStruct.TransferEventMode = LL_DMA_TCEM_BLK_TRANSFER;
 80018ec:	2300      	movs	r3, #0
 80018ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	//  DMA_InitStruct.Mode = LL_DMA_NORMAL;
	DMA_InitStruct.SrcAllocatedPort = LL_DMA_SRC_ALLOCATED_PORT0;
 80018f2:	2300      	movs	r3, #0
 80018f4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
	DMA_InitStruct.DestAllocatedPort = LL_DMA_DEST_ALLOCATED_PORT0;
 80018f8:	2300      	movs	r3, #0
 80018fa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
	DMA_InitStruct.LinkAllocatedPort = LL_DMA_LINK_ALLOCATED_PORT1;
 80018fe:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001902:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
	DMA_InitStruct.LinkStepMode = LL_DMA_LSM_FULL_EXECUTION;
 8001906:	2300      	movs	r3, #0
 8001908:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
	DMA_InitStruct.LinkedListBaseAddr = 0x00000000U;
 800190c:	2300      	movs	r3, #0
 800190e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
	DMA_InitStruct.LinkedListAddrOffset = 0x00000000U;
 8001912:	2300      	movs	r3, #0
 8001914:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
	LL_DMA_Init(GPDMA1, LL_DMA_CHANNEL_2, &DMA_InitStruct);
 8001918:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800191c:	461a      	mov	r2, r3
 800191e:	2102      	movs	r1, #2
 8001920:	4822      	ldr	r0, [pc, #136]	@ (80019ac <MX_UART4_Init+0x184>)
 8001922:	f002 fe9d 	bl	8004660 <LL_DMA_Init>

	LL_DMA_EnableIT_TC(GPDMA1, LL_DMA_CHANNEL_2);
 8001926:	2102      	movs	r1, #2
 8001928:	4820      	ldr	r0, [pc, #128]	@ (80019ac <MX_UART4_Init+0x184>)
 800192a:	f7fe ffbb 	bl	80008a4 <LL_DMA_EnableIT_TC>

	LL_DMA_EnableChannel(GPDMA1, LL_DMA_CHANNEL_2);
 800192e:	2102      	movs	r1, #2
 8001930:	481e      	ldr	r0, [pc, #120]	@ (80019ac <MX_UART4_Init+0x184>)
 8001932:	f7fe ff97 	bl	8000864 <LL_DMA_EnableChannel>

  /* USER CODE END UART4_Init 1 */
  UART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8001936:	2300      	movs	r3, #0
 8001938:	61fb      	str	r3, [r7, #28]
  UART_InitStruct.BaudRate = 9600;
 800193a:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
 800193e:	623b      	str	r3, [r7, #32]
  UART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001940:	2300      	movs	r3, #0
 8001942:	627b      	str	r3, [r7, #36]	@ 0x24
  UART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001944:	2300      	movs	r3, #0
 8001946:	62bb      	str	r3, [r7, #40]	@ 0x28
  UART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001948:	2300      	movs	r3, #0
 800194a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  UART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800194c:	230c      	movs	r3, #12
 800194e:	633b      	str	r3, [r7, #48]	@ 0x30
  UART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001950:	2300      	movs	r3, #0
 8001952:	637b      	str	r3, [r7, #52]	@ 0x34
  UART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001954:	2300      	movs	r3, #0
 8001956:	63bb      	str	r3, [r7, #56]	@ 0x38
  LL_USART_Init(UART4, &UART_InitStruct);
 8001958:	f107 031c 	add.w	r3, r7, #28
 800195c:	4619      	mov	r1, r3
 800195e:	4811      	ldr	r0, [pc, #68]	@ (80019a4 <MX_UART4_Init+0x17c>)
 8001960:	f005 f924 	bl	8006bac <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(UART4, LL_USART_FIFOTHRESHOLD_1_8);
 8001964:	2100      	movs	r1, #0
 8001966:	480f      	ldr	r0, [pc, #60]	@ (80019a4 <MX_UART4_Init+0x17c>)
 8001968:	f7ff fc92 	bl	8001290 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(UART4, LL_USART_FIFOTHRESHOLD_1_8);
 800196c:	2100      	movs	r1, #0
 800196e:	480d      	ldr	r0, [pc, #52]	@ (80019a4 <MX_UART4_Init+0x17c>)
 8001970:	f7ff fcb5 	bl	80012de <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(UART4);
 8001974:	480b      	ldr	r0, [pc, #44]	@ (80019a4 <MX_UART4_Init+0x17c>)
 8001976:	f7ff fc7b 	bl	8001270 <LL_USART_DisableFIFO>
  LL_USART_DisableOverrunDetect(UART4);
 800197a:	480a      	ldr	r0, [pc, #40]	@ (80019a4 <MX_UART4_Init+0x17c>)
 800197c:	f7ff fcd6 	bl	800132c <LL_USART_DisableOverrunDetect>
  LL_USART_ConfigAsyncMode(UART4);
 8001980:	4808      	ldr	r0, [pc, #32]	@ (80019a4 <MX_UART4_Init+0x17c>)
 8001982:	f7ff fce3 	bl	800134c <LL_USART_ConfigAsyncMode>
  LL_USART_EnableDMAReq_RX(UART4);
 8001986:	4807      	ldr	r0, [pc, #28]	@ (80019a4 <MX_UART4_Init+0x17c>)
 8001988:	f7ff fcf6 	bl	8001378 <LL_USART_EnableDMAReq_RX>
  LL_USART_Enable(UART4);
 800198c:	4805      	ldr	r0, [pc, #20]	@ (80019a4 <MX_UART4_Init+0x17c>)
 800198e:	f7ff fc5f 	bl	8001250 <LL_USART_Enable>
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001992:	bf00      	nop
 8001994:	37d0      	adds	r7, #208	@ 0xd0
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	07000900 	.word	0x07000900
 80019a0:	42020c00 	.word	0x42020c00
 80019a4:	40004c00 	.word	0x40004c00
 80019a8:	20025934 	.word	0x20025934
 80019ac:	40020000 	.word	0x40020000

080019b0 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b0b4      	sub	sp, #208	@ 0xd0
 80019b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART5_Init 0 */
	LL_DMA_InitTypeDef DMA_InitStruct = {0};
 80019b6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80019ba:	2294      	movs	r2, #148	@ 0x94
 80019bc:	2100      	movs	r1, #0
 80019be:	4618      	mov	r0, r3
 80019c0:	f008 f9a2 	bl	8009d08 <memset>

  /* USER CODE END UART5_Init 0 */

  LL_USART_InitTypeDef UART_InitStruct = {0};
 80019c4:	f107 031c 	add.w	r3, r7, #28
 80019c8:	2220      	movs	r2, #32
 80019ca:	2100      	movs	r1, #0
 80019cc:	4618      	mov	r0, r3
 80019ce:	f008 f99b 	bl	8009d08 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d2:	1d3b      	adds	r3, r7, #4
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	605a      	str	r2, [r3, #4]
 80019da:	609a      	str	r2, [r3, #8]
 80019dc:	60da      	str	r2, [r3, #12]
 80019de:	611a      	str	r2, [r3, #16]
 80019e0:	615a      	str	r2, [r3, #20]

  LL_RCC_SetUARTClockSource(LL_RCC_UART5_CLKSOURCE_PCLK1);
 80019e2:	4850      	ldr	r0, [pc, #320]	@ (8001b24 <MX_UART5_Init+0x174>)
 80019e4:	f7ff f925 	bl	8000c32 <LL_RCC_SetUARTClockSource>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART5);
 80019e8:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80019ec:	f7ff fb84 	bl	80010f8 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80019f0:	2002      	movs	r0, #2
 80019f2:	f7ff fb65 	bl	80010c0 <LL_AHB2_GRP1_EnableClock>
  /**UART5 GPIO Configuration
  PB12   ------> UART5_RX
  PB13   ------> UART5_TX
  */
  GPIO_InitStruct.Pin = UART5_RX_RS485_2_Pin|UART5_TX_RS485_2_Pin;
 80019f6:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80019fa:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80019fc:	2302      	movs	r3, #2
 80019fe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001a00:	2300      	movs	r3, #0
 8001a02:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001a04:	2300      	movs	r3, #0
 8001a06:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_14;
 8001a0c:	230e      	movs	r3, #14
 8001a0e:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a10:	1d3b      	adds	r3, r7, #4
 8001a12:	4619      	mov	r1, r3
 8001a14:	4844      	ldr	r0, [pc, #272]	@ (8001b28 <MX_UART5_Init+0x178>)
 8001a16:	f003 f8ec 	bl	8004bf2 <LL_GPIO_Init>

  /* USER CODE BEGIN UART5_Init 1 */
	DMA_InitStruct.SrcAddress = LL_USART_DMA_GetRegAddr(UART5, LL_USART_DMA_REG_DATA_RECEIVE);
 8001a1a:	2101      	movs	r1, #1
 8001a1c:	4843      	ldr	r0, [pc, #268]	@ (8001b2c <MX_UART5_Init+0x17c>)
 8001a1e:	f7ff fcce 	bl	80013be <LL_USART_DMA_GetRegAddr>
 8001a22:	4603      	mov	r3, r0
 8001a24:	63fb      	str	r3, [r7, #60]	@ 0x3c
	DMA_InitStruct.DestAddress = (uint32_t)&RX_Buffer[Line2_BUF_Index];
 8001a26:	4b42      	ldr	r3, [pc, #264]	@ (8001b30 <MX_UART5_Init+0x180>)
 8001a28:	643b      	str	r3, [r7, #64]	@ 0x40
	DMA_InitStruct.Direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	647b      	str	r3, [r7, #68]	@ 0x44
	DMA_InitStruct.BlkHWRequest = LL_DMA_HWREQUEST_SINGLEBURST;//LL_DMA_HWREQUEST_SINGLEBURST;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	64bb      	str	r3, [r7, #72]	@ 0x48
	DMA_InitStruct.DataAlignment = LL_DMA_DATA_ALIGN_ZEROPADD;
 8001a32:	2300      	movs	r3, #0
 8001a34:	64fb      	str	r3, [r7, #76]	@ 0x4c
	DMA_InitStruct.SrcBurstLength = 1;
 8001a36:	2301      	movs	r3, #1
 8001a38:	653b      	str	r3, [r7, #80]	@ 0x50
	DMA_InitStruct.DestBurstLength = 1;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	657b      	str	r3, [r7, #84]	@ 0x54
	DMA_InitStruct.SrcDataWidth = LL_DMA_SRC_DATAWIDTH_BYTE;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	65bb      	str	r3, [r7, #88]	@ 0x58
	DMA_InitStruct.DestDataWidth = LL_DMA_DEST_DATAWIDTH_BYTE;
 8001a42:	2300      	movs	r3, #0
 8001a44:	65fb      	str	r3, [r7, #92]	@ 0x5c
	DMA_InitStruct.SrcIncMode = LL_DMA_SRC_FIXED;
 8001a46:	2300      	movs	r3, #0
 8001a48:	663b      	str	r3, [r7, #96]	@ 0x60
	DMA_InitStruct.DestIncMode = LL_DMA_DEST_INCREMENT;
 8001a4a:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8001a4e:	667b      	str	r3, [r7, #100]	@ 0x64
	DMA_InitStruct.Priority = LL_DMA_LOW_PRIORITY_HIGH_WEIGHT;
 8001a50:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001a54:	66bb      	str	r3, [r7, #104]	@ 0x68
	DMA_InitStruct.BlkDataLength = Line_BUF_Size; //sizeof(RX_Buffer);//0x00000000U;
 8001a56:	2364      	movs	r3, #100	@ 0x64
 8001a58:	66fb      	str	r3, [r7, #108]	@ 0x6c
	DMA_InitStruct.Mode = LL_DMA_NORMAL;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
	DMA_InitStruct.TriggerMode = LL_DMA_TRIGM_SINGLBURST_TRANSFER;//LL_DMA_TRIGM_BLK_TRANSFER;
 8001a60:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001a64:	677b      	str	r3, [r7, #116]	@ 0x74
	DMA_InitStruct.TriggerPolarity = LL_DMA_TRIG_POLARITY_MASKED;//LL_DMA_TRIG_POLARITY_RISING;
 8001a66:	2300      	movs	r3, #0
 8001a68:	67bb      	str	r3, [r7, #120]	@ 0x78
	DMA_InitStruct.TriggerSelection = 0x00000000U;//LL_GPDMA1_TRIGGER_GPDMA1_CH0_TCF;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	67fb      	str	r3, [r7, #124]	@ 0x7c
	DMA_InitStruct.Request = LL_GPDMA1_REQUEST_UART5_RX;
 8001a6e:	231d      	movs	r3, #29
 8001a70:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	DMA_InitStruct.TransferEventMode = LL_DMA_TCEM_BLK_TRANSFER;
 8001a74:	2300      	movs	r3, #0
 8001a76:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	//  DMA_InitStruct.Mode = LL_DMA_NORMAL;
	DMA_InitStruct.SrcAllocatedPort = LL_DMA_SRC_ALLOCATED_PORT0;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
	DMA_InitStruct.DestAllocatedPort = LL_DMA_DEST_ALLOCATED_PORT0;
 8001a80:	2300      	movs	r3, #0
 8001a82:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
	DMA_InitStruct.LinkAllocatedPort = LL_DMA_LINK_ALLOCATED_PORT1;
 8001a86:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001a8a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
	DMA_InitStruct.LinkStepMode = LL_DMA_LSM_FULL_EXECUTION;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
	DMA_InitStruct.LinkedListBaseAddr = 0x00000000U;
 8001a94:	2300      	movs	r3, #0
 8001a96:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
	DMA_InitStruct.LinkedListAddrOffset = 0x00000000U;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
	LL_DMA_Init(GPDMA1, LL_DMA_CHANNEL_1, &DMA_InitStruct);
 8001aa0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	2101      	movs	r1, #1
 8001aa8:	4822      	ldr	r0, [pc, #136]	@ (8001b34 <MX_UART5_Init+0x184>)
 8001aaa:	f002 fdd9 	bl	8004660 <LL_DMA_Init>

	LL_DMA_EnableIT_TC(GPDMA1, LL_DMA_CHANNEL_1);
 8001aae:	2101      	movs	r1, #1
 8001ab0:	4820      	ldr	r0, [pc, #128]	@ (8001b34 <MX_UART5_Init+0x184>)
 8001ab2:	f7fe fef7 	bl	80008a4 <LL_DMA_EnableIT_TC>

	LL_DMA_EnableChannel(GPDMA1, LL_DMA_CHANNEL_1);
 8001ab6:	2101      	movs	r1, #1
 8001ab8:	481e      	ldr	r0, [pc, #120]	@ (8001b34 <MX_UART5_Init+0x184>)
 8001aba:	f7fe fed3 	bl	8000864 <LL_DMA_EnableChannel>

  /* USER CODE END UART5_Init 1 */
  UART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	61fb      	str	r3, [r7, #28]
  UART_InitStruct.BaudRate = 9600;
 8001ac2:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
 8001ac6:	623b      	str	r3, [r7, #32]
  UART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	627b      	str	r3, [r7, #36]	@ 0x24
  UART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001acc:	2300      	movs	r3, #0
 8001ace:	62bb      	str	r3, [r7, #40]	@ 0x28
  UART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  UART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001ad4:	230c      	movs	r3, #12
 8001ad6:	633b      	str	r3, [r7, #48]	@ 0x30
  UART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	637b      	str	r3, [r7, #52]	@ 0x34
  UART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001adc:	2300      	movs	r3, #0
 8001ade:	63bb      	str	r3, [r7, #56]	@ 0x38
  LL_USART_Init(UART5, &UART_InitStruct);
 8001ae0:	f107 031c 	add.w	r3, r7, #28
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4811      	ldr	r0, [pc, #68]	@ (8001b2c <MX_UART5_Init+0x17c>)
 8001ae8:	f005 f860 	bl	8006bac <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(UART5, LL_USART_FIFOTHRESHOLD_1_8);
 8001aec:	2100      	movs	r1, #0
 8001aee:	480f      	ldr	r0, [pc, #60]	@ (8001b2c <MX_UART5_Init+0x17c>)
 8001af0:	f7ff fbce 	bl	8001290 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(UART5, LL_USART_FIFOTHRESHOLD_1_8);
 8001af4:	2100      	movs	r1, #0
 8001af6:	480d      	ldr	r0, [pc, #52]	@ (8001b2c <MX_UART5_Init+0x17c>)
 8001af8:	f7ff fbf1 	bl	80012de <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(UART5);
 8001afc:	480b      	ldr	r0, [pc, #44]	@ (8001b2c <MX_UART5_Init+0x17c>)
 8001afe:	f7ff fbb7 	bl	8001270 <LL_USART_DisableFIFO>
  LL_USART_DisableOverrunDetect(UART5);
 8001b02:	480a      	ldr	r0, [pc, #40]	@ (8001b2c <MX_UART5_Init+0x17c>)
 8001b04:	f7ff fc12 	bl	800132c <LL_USART_DisableOverrunDetect>
  LL_USART_ConfigAsyncMode(UART5);
 8001b08:	4808      	ldr	r0, [pc, #32]	@ (8001b2c <MX_UART5_Init+0x17c>)
 8001b0a:	f7ff fc1f 	bl	800134c <LL_USART_ConfigAsyncMode>
  LL_USART_EnableDMAReq_RX(UART5);
 8001b0e:	4807      	ldr	r0, [pc, #28]	@ (8001b2c <MX_UART5_Init+0x17c>)
 8001b10:	f7ff fc32 	bl	8001378 <LL_USART_EnableDMAReq_RX>
  LL_USART_Enable(UART5);
 8001b14:	4805      	ldr	r0, [pc, #20]	@ (8001b2c <MX_UART5_Init+0x17c>)
 8001b16:	f7ff fb9b 	bl	8001250 <LL_USART_Enable>
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001b1a:	bf00      	nop
 8001b1c:	37d0      	adds	r7, #208	@ 0xd0
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	07000c00 	.word	0x07000c00
 8001b28:	42020400 	.word	0x42020400
 8001b2c:	40005000 	.word	0x40005000
 8001b30:	200258d0 	.word	0x200258d0
 8001b34:	40020000 	.word	0x40020000

08001b38 <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b0b4      	sub	sp, #208	@ 0xd0
 8001b3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART7_Init 0 */
	LL_DMA_InitTypeDef DMA_InitStruct = {0};
 8001b3e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001b42:	2294      	movs	r2, #148	@ 0x94
 8001b44:	2100      	movs	r1, #0
 8001b46:	4618      	mov	r0, r3
 8001b48:	f008 f8de 	bl	8009d08 <memset>

  /* USER CODE END UART7_Init 0 */

  LL_USART_InitTypeDef UART_InitStruct = {0};
 8001b4c:	f107 031c 	add.w	r3, r7, #28
 8001b50:	2220      	movs	r2, #32
 8001b52:	2100      	movs	r1, #0
 8001b54:	4618      	mov	r0, r3
 8001b56:	f008 f8d7 	bl	8009d08 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b5a:	1d3b      	adds	r3, r7, #4
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	605a      	str	r2, [r3, #4]
 8001b62:	609a      	str	r2, [r3, #8]
 8001b64:	60da      	str	r2, [r3, #12]
 8001b66:	611a      	str	r2, [r3, #16]
 8001b68:	615a      	str	r2, [r3, #20]

  LL_RCC_SetUARTClockSource(LL_RCC_UART7_CLKSOURCE_PCLK1);
 8001b6a:	4850      	ldr	r0, [pc, #320]	@ (8001cac <MX_UART7_Init+0x174>)
 8001b6c:	f7ff f861 	bl	8000c32 <LL_RCC_SetUARTClockSource>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART7);
 8001b70:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001b74:	f7ff fac0 	bl	80010f8 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001b78:	2001      	movs	r0, #1
 8001b7a:	f7ff faa1 	bl	80010c0 <LL_AHB2_GRP1_EnableClock>
  /**UART7 GPIO Configuration
  PA8   ------> UART7_RX
  PA15(JTDI)   ------> UART7_TX
  */
  GPIO_InitStruct.Pin = UART7_RX_RS485_7_Pin|UART7_TX_RS485_7_Pin;
 8001b7e:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 8001b82:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001b84:	2302      	movs	r3, #2
 8001b86:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001b90:	2300      	movs	r3, #0
 8001b92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_11;
 8001b94:	230b      	movs	r3, #11
 8001b96:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b98:	1d3b      	adds	r3, r7, #4
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	4844      	ldr	r0, [pc, #272]	@ (8001cb0 <MX_UART7_Init+0x178>)
 8001b9e:	f003 f828 	bl	8004bf2 <LL_GPIO_Init>

  /* USER CODE BEGIN UART7_Init 1 */
	DMA_InitStruct.SrcAddress = LL_USART_DMA_GetRegAddr(UART7, LL_USART_DMA_REG_DATA_RECEIVE);
 8001ba2:	2101      	movs	r1, #1
 8001ba4:	4843      	ldr	r0, [pc, #268]	@ (8001cb4 <MX_UART7_Init+0x17c>)
 8001ba6:	f7ff fc0a 	bl	80013be <LL_USART_DMA_GetRegAddr>
 8001baa:	4603      	mov	r3, r0
 8001bac:	63fb      	str	r3, [r7, #60]	@ 0x3c
	DMA_InitStruct.DestAddress = (uint32_t)&RX_Buffer[Line7_BUF_Index];
 8001bae:	4b42      	ldr	r3, [pc, #264]	@ (8001cb8 <MX_UART7_Init+0x180>)
 8001bb0:	643b      	str	r3, [r7, #64]	@ 0x40
	DMA_InitStruct.Direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	647b      	str	r3, [r7, #68]	@ 0x44
	DMA_InitStruct.BlkHWRequest = LL_DMA_HWREQUEST_SINGLEBURST;//LL_DMA_HWREQUEST_SINGLEBURST;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	64bb      	str	r3, [r7, #72]	@ 0x48
	DMA_InitStruct.DataAlignment = LL_DMA_DATA_ALIGN_ZEROPADD;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
	DMA_InitStruct.SrcBurstLength = 1;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	653b      	str	r3, [r7, #80]	@ 0x50
	DMA_InitStruct.DestBurstLength = 1;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	657b      	str	r3, [r7, #84]	@ 0x54
	DMA_InitStruct.SrcDataWidth = LL_DMA_SRC_DATAWIDTH_BYTE;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	65bb      	str	r3, [r7, #88]	@ 0x58
	DMA_InitStruct.DestDataWidth = LL_DMA_DEST_DATAWIDTH_BYTE;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	65fb      	str	r3, [r7, #92]	@ 0x5c
	DMA_InitStruct.SrcIncMode = LL_DMA_SRC_FIXED;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	663b      	str	r3, [r7, #96]	@ 0x60
	DMA_InitStruct.DestIncMode = LL_DMA_DEST_INCREMENT;
 8001bd2:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8001bd6:	667b      	str	r3, [r7, #100]	@ 0x64
	DMA_InitStruct.Priority = LL_DMA_LOW_PRIORITY_HIGH_WEIGHT;
 8001bd8:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001bdc:	66bb      	str	r3, [r7, #104]	@ 0x68
	DMA_InitStruct.BlkDataLength = Line_BUF_Size; //sizeof(RX_Buffer);//0x00000000U;
 8001bde:	2364      	movs	r3, #100	@ 0x64
 8001be0:	66fb      	str	r3, [r7, #108]	@ 0x6c
	DMA_InitStruct.Mode = LL_DMA_NORMAL;
 8001be2:	2300      	movs	r3, #0
 8001be4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
	DMA_InitStruct.TriggerMode = LL_DMA_TRIGM_SINGLBURST_TRANSFER;//LL_DMA_TRIGM_BLK_TRANSFER;
 8001be8:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001bec:	677b      	str	r3, [r7, #116]	@ 0x74
	DMA_InitStruct.TriggerPolarity = LL_DMA_TRIG_POLARITY_MASKED;//LL_DMA_TRIG_POLARITY_RISING;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	67bb      	str	r3, [r7, #120]	@ 0x78
	DMA_InitStruct.TriggerSelection = 0x00000000U;//LL_GPDMA1_TRIGGER_GPDMA1_CH0_TCF;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	67fb      	str	r3, [r7, #124]	@ 0x7c
	DMA_InitStruct.Request = LL_GPDMA1_REQUEST_UART7_RX;
 8001bf6:	2321      	movs	r3, #33	@ 0x21
 8001bf8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	DMA_InitStruct.TransferEventMode = LL_DMA_TCEM_BLK_TRANSFER;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	//  DMA_InitStruct.Mode = LL_DMA_NORMAL;
	DMA_InitStruct.SrcAllocatedPort = LL_DMA_SRC_ALLOCATED_PORT0;
 8001c02:	2300      	movs	r3, #0
 8001c04:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
	DMA_InitStruct.DestAllocatedPort = LL_DMA_DEST_ALLOCATED_PORT0;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
	DMA_InitStruct.LinkAllocatedPort = LL_DMA_LINK_ALLOCATED_PORT1;
 8001c0e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001c12:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
	DMA_InitStruct.LinkStepMode = LL_DMA_LSM_FULL_EXECUTION;
 8001c16:	2300      	movs	r3, #0
 8001c18:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
	DMA_InitStruct.LinkedListBaseAddr = 0x00000000U;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
	DMA_InitStruct.LinkedListAddrOffset = 0x00000000U;
 8001c22:	2300      	movs	r3, #0
 8001c24:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
	LL_DMA_Init(GPDMA1, LL_DMA_CHANNEL_6, &DMA_InitStruct);
 8001c28:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001c2c:	461a      	mov	r2, r3
 8001c2e:	2106      	movs	r1, #6
 8001c30:	4822      	ldr	r0, [pc, #136]	@ (8001cbc <MX_UART7_Init+0x184>)
 8001c32:	f002 fd15 	bl	8004660 <LL_DMA_Init>

	LL_DMA_EnableIT_TC(GPDMA1, LL_DMA_CHANNEL_6);
 8001c36:	2106      	movs	r1, #6
 8001c38:	4820      	ldr	r0, [pc, #128]	@ (8001cbc <MX_UART7_Init+0x184>)
 8001c3a:	f7fe fe33 	bl	80008a4 <LL_DMA_EnableIT_TC>

	LL_DMA_EnableChannel(GPDMA1, LL_DMA_CHANNEL_6);
 8001c3e:	2106      	movs	r1, #6
 8001c40:	481e      	ldr	r0, [pc, #120]	@ (8001cbc <MX_UART7_Init+0x184>)
 8001c42:	f7fe fe0f 	bl	8000864 <LL_DMA_EnableChannel>

  /* USER CODE END UART7_Init 1 */
  UART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8001c46:	2300      	movs	r3, #0
 8001c48:	61fb      	str	r3, [r7, #28]
  UART_InitStruct.BaudRate = 9600;
 8001c4a:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
 8001c4e:	623b      	str	r3, [r7, #32]
  UART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001c50:	2300      	movs	r3, #0
 8001c52:	627b      	str	r3, [r7, #36]	@ 0x24
  UART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001c54:	2300      	movs	r3, #0
 8001c56:	62bb      	str	r3, [r7, #40]	@ 0x28
  UART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  UART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001c5c:	230c      	movs	r3, #12
 8001c5e:	633b      	str	r3, [r7, #48]	@ 0x30
  UART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001c60:	2300      	movs	r3, #0
 8001c62:	637b      	str	r3, [r7, #52]	@ 0x34
  UART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001c64:	2300      	movs	r3, #0
 8001c66:	63bb      	str	r3, [r7, #56]	@ 0x38
  LL_USART_Init(UART7, &UART_InitStruct);
 8001c68:	f107 031c 	add.w	r3, r7, #28
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	4811      	ldr	r0, [pc, #68]	@ (8001cb4 <MX_UART7_Init+0x17c>)
 8001c70:	f004 ff9c 	bl	8006bac <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(UART7, LL_USART_FIFOTHRESHOLD_1_8);
 8001c74:	2100      	movs	r1, #0
 8001c76:	480f      	ldr	r0, [pc, #60]	@ (8001cb4 <MX_UART7_Init+0x17c>)
 8001c78:	f7ff fb0a 	bl	8001290 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(UART7, LL_USART_FIFOTHRESHOLD_1_8);
 8001c7c:	2100      	movs	r1, #0
 8001c7e:	480d      	ldr	r0, [pc, #52]	@ (8001cb4 <MX_UART7_Init+0x17c>)
 8001c80:	f7ff fb2d 	bl	80012de <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(UART7);
 8001c84:	480b      	ldr	r0, [pc, #44]	@ (8001cb4 <MX_UART7_Init+0x17c>)
 8001c86:	f7ff faf3 	bl	8001270 <LL_USART_DisableFIFO>
  LL_USART_DisableOverrunDetect(UART7);
 8001c8a:	480a      	ldr	r0, [pc, #40]	@ (8001cb4 <MX_UART7_Init+0x17c>)
 8001c8c:	f7ff fb4e 	bl	800132c <LL_USART_DisableOverrunDetect>
  LL_USART_ConfigAsyncMode(UART7);
 8001c90:	4808      	ldr	r0, [pc, #32]	@ (8001cb4 <MX_UART7_Init+0x17c>)
 8001c92:	f7ff fb5b 	bl	800134c <LL_USART_ConfigAsyncMode>
  LL_USART_EnableDMAReq_RX(UART7);
 8001c96:	4807      	ldr	r0, [pc, #28]	@ (8001cb4 <MX_UART7_Init+0x17c>)
 8001c98:	f7ff fb6e 	bl	8001378 <LL_USART_EnableDMAReq_RX>
  LL_USART_Enable(UART7);
 8001c9c:	4805      	ldr	r0, [pc, #20]	@ (8001cb4 <MX_UART7_Init+0x17c>)
 8001c9e:	f7ff fad7 	bl	8001250 <LL_USART_Enable>
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8001ca2:	bf00      	nop
 8001ca4:	37d0      	adds	r7, #208	@ 0xd0
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	07001200 	.word	0x07001200
 8001cb0:	42020000 	.word	0x42020000
 8001cb4:	40007800 	.word	0x40007800
 8001cb8:	20025ac4 	.word	0x20025ac4
 8001cbc:	40020000 	.word	0x40020000

08001cc0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b0b4      	sub	sp, #208	@ 0xd0
 8001cc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */
	LL_DMA_InitTypeDef DMA_InitStruct = {0};
 8001cc6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001cca:	2294      	movs	r2, #148	@ 0x94
 8001ccc:	2100      	movs	r1, #0
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f008 f81a 	bl	8009d08 <memset>

  /* USER CODE END USART3_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001cd4:	f107 031c 	add.w	r3, r7, #28
 8001cd8:	2220      	movs	r2, #32
 8001cda:	2100      	movs	r1, #0
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f008 f813 	bl	8009d08 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce2:	1d3b      	adds	r3, r7, #4
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	601a      	str	r2, [r3, #0]
 8001ce8:	605a      	str	r2, [r3, #4]
 8001cea:	609a      	str	r2, [r3, #8]
 8001cec:	60da      	str	r2, [r3, #12]
 8001cee:	611a      	str	r2, [r3, #16]
 8001cf0:	615a      	str	r2, [r3, #20]

  LL_RCC_SetUSARTClockSource(LL_RCC_USART3_CLKSOURCE_PCLK1);
 8001cf2:	4850      	ldr	r0, [pc, #320]	@ (8001e34 <MX_USART3_UART_Init+0x174>)
 8001cf4:	f7fe ff92 	bl	8000c1c <LL_RCC_SetUSARTClockSource>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 8001cf8:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8001cfc:	f7ff f9fc 	bl	80010f8 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8001d00:	2002      	movs	r0, #2
 8001d02:	f7ff f9dd 	bl	80010c0 <LL_AHB2_GRP1_EnableClock>
  /**USART3 GPIO Configuration
  PB10   ------> USART3_TX
  PB11   ------> USART3_RX
  */
  GPIO_InitStruct.Pin = UART3_TX_RS485_1_Pin|UART3_RX_RS485_1_Pin;
 8001d06:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001d0a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001d0c:	2302      	movs	r3, #2
 8001d0e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001d10:	2300      	movs	r3, #0
 8001d12:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d14:	2300      	movs	r3, #0
 8001d16:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001d1c:	2307      	movs	r3, #7
 8001d1e:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d20:	1d3b      	adds	r3, r7, #4
 8001d22:	4619      	mov	r1, r3
 8001d24:	4844      	ldr	r0, [pc, #272]	@ (8001e38 <MX_USART3_UART_Init+0x178>)
 8001d26:	f002 ff64 	bl	8004bf2 <LL_GPIO_Init>

  /* USER CODE BEGIN USART3_Init 1 */
  DMA_InitStruct.SrcAddress = LL_USART_DMA_GetRegAddr(USART3, LL_USART_DMA_REG_DATA_RECEIVE);
 8001d2a:	2101      	movs	r1, #1
 8001d2c:	4843      	ldr	r0, [pc, #268]	@ (8001e3c <MX_USART3_UART_Init+0x17c>)
 8001d2e:	f7ff fb46 	bl	80013be <LL_USART_DMA_GetRegAddr>
 8001d32:	4603      	mov	r3, r0
 8001d34:	63fb      	str	r3, [r7, #60]	@ 0x3c
  DMA_InitStruct.DestAddress = (uint32_t)&RX_Buffer[Line1_BUF_Index];
 8001d36:	4b42      	ldr	r3, [pc, #264]	@ (8001e40 <MX_USART3_UART_Init+0x180>)
 8001d38:	643b      	str	r3, [r7, #64]	@ 0x40
  DMA_InitStruct.Direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	647b      	str	r3, [r7, #68]	@ 0x44
  DMA_InitStruct.BlkHWRequest = LL_DMA_HWREQUEST_SINGLEBURST;//LL_DMA_HWREQUEST_SINGLEBURST;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	64bb      	str	r3, [r7, #72]	@ 0x48
  DMA_InitStruct.DataAlignment = LL_DMA_DATA_ALIGN_ZEROPADD;
 8001d42:	2300      	movs	r3, #0
 8001d44:	64fb      	str	r3, [r7, #76]	@ 0x4c
  DMA_InitStruct.SrcBurstLength = 1;
 8001d46:	2301      	movs	r3, #1
 8001d48:	653b      	str	r3, [r7, #80]	@ 0x50
  DMA_InitStruct.DestBurstLength = 1;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	657b      	str	r3, [r7, #84]	@ 0x54
  DMA_InitStruct.SrcDataWidth = LL_DMA_SRC_DATAWIDTH_BYTE;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	65bb      	str	r3, [r7, #88]	@ 0x58
  DMA_InitStruct.DestDataWidth = LL_DMA_DEST_DATAWIDTH_BYTE;
 8001d52:	2300      	movs	r3, #0
 8001d54:	65fb      	str	r3, [r7, #92]	@ 0x5c
  DMA_InitStruct.SrcIncMode = LL_DMA_SRC_FIXED;
 8001d56:	2300      	movs	r3, #0
 8001d58:	663b      	str	r3, [r7, #96]	@ 0x60
  DMA_InitStruct.DestIncMode = LL_DMA_DEST_INCREMENT;
 8001d5a:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8001d5e:	667b      	str	r3, [r7, #100]	@ 0x64
  DMA_InitStruct.Priority = LL_DMA_LOW_PRIORITY_HIGH_WEIGHT;
 8001d60:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001d64:	66bb      	str	r3, [r7, #104]	@ 0x68
  DMA_InitStruct.BlkDataLength = Line_BUF_Size; //sizeof(RX_Buffer);//0x00000000U;
 8001d66:	2364      	movs	r3, #100	@ 0x64
 8001d68:	66fb      	str	r3, [r7, #108]	@ 0x6c
  DMA_InitStruct.Mode = LL_DMA_NORMAL;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  DMA_InitStruct.TriggerMode = LL_DMA_TRIGM_SINGLBURST_TRANSFER;//LL_DMA_TRIGM_BLK_TRANSFER;
 8001d70:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001d74:	677b      	str	r3, [r7, #116]	@ 0x74
  DMA_InitStruct.TriggerPolarity = LL_DMA_TRIG_POLARITY_MASKED;//LL_DMA_TRIG_POLARITY_RISING;
 8001d76:	2300      	movs	r3, #0
 8001d78:	67bb      	str	r3, [r7, #120]	@ 0x78
  DMA_InitStruct.TriggerSelection = 0x00000000U;//LL_GPDMA1_TRIGGER_GPDMA1_CH0_TCF;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	67fb      	str	r3, [r7, #124]	@ 0x7c
  DMA_InitStruct.Request = LL_GPDMA1_REQUEST_USART3_RX;
 8001d7e:	2319      	movs	r3, #25
 8001d80:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  DMA_InitStruct.TransferEventMode = LL_DMA_TCEM_BLK_TRANSFER;
 8001d84:	2300      	movs	r3, #0
 8001d86:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
//  DMA_InitStruct.Mode = LL_DMA_NORMAL;
  DMA_InitStruct.SrcAllocatedPort = LL_DMA_SRC_ALLOCATED_PORT0;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  DMA_InitStruct.DestAllocatedPort = LL_DMA_DEST_ALLOCATED_PORT0;
 8001d90:	2300      	movs	r3, #0
 8001d92:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  DMA_InitStruct.LinkAllocatedPort = LL_DMA_LINK_ALLOCATED_PORT1;
 8001d96:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d9a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  DMA_InitStruct.LinkStepMode = LL_DMA_LSM_FULL_EXECUTION;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  DMA_InitStruct.LinkedListBaseAddr = 0x00000000U;
 8001da4:	2300      	movs	r3, #0
 8001da6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  DMA_InitStruct.LinkedListAddrOffset = 0x00000000U;
 8001daa:	2300      	movs	r3, #0
 8001dac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  LL_DMA_Init(GPDMA1, LL_DMA_CHANNEL_0, &DMA_InitStruct);
 8001db0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001db4:	461a      	mov	r2, r3
 8001db6:	2100      	movs	r1, #0
 8001db8:	4822      	ldr	r0, [pc, #136]	@ (8001e44 <MX_USART3_UART_Init+0x184>)
 8001dba:	f002 fc51 	bl	8004660 <LL_DMA_Init>

  LL_DMA_EnableIT_TC(GPDMA1, LL_DMA_CHANNEL_0);
 8001dbe:	2100      	movs	r1, #0
 8001dc0:	4820      	ldr	r0, [pc, #128]	@ (8001e44 <MX_USART3_UART_Init+0x184>)
 8001dc2:	f7fe fd6f 	bl	80008a4 <LL_DMA_EnableIT_TC>

  LL_DMA_EnableChannel(GPDMA1, LL_DMA_CHANNEL_0);
 8001dc6:	2100      	movs	r1, #0
 8001dc8:	481e      	ldr	r0, [pc, #120]	@ (8001e44 <MX_USART3_UART_Init+0x184>)
 8001dca:	f7fe fd4b 	bl	8000864 <LL_DMA_EnableChannel>

  /* USER CODE END USART3_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.BaudRate = 9600;
 8001dd2:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
 8001dd6:	623b      	str	r3, [r7, #32]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001de0:	2300      	movs	r3, #0
 8001de2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001de4:	230c      	movs	r3, #12
 8001de6:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001de8:	2300      	movs	r3, #0
 8001dea:	637b      	str	r3, [r7, #52]	@ 0x34
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001dec:	2300      	movs	r3, #0
 8001dee:	63bb      	str	r3, [r7, #56]	@ 0x38
  LL_USART_Init(USART3, &USART_InitStruct);
 8001df0:	f107 031c 	add.w	r3, r7, #28
 8001df4:	4619      	mov	r1, r3
 8001df6:	4811      	ldr	r0, [pc, #68]	@ (8001e3c <MX_USART3_UART_Init+0x17c>)
 8001df8:	f004 fed8 	bl	8006bac <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART3, LL_USART_FIFOTHRESHOLD_1_8);
 8001dfc:	2100      	movs	r1, #0
 8001dfe:	480f      	ldr	r0, [pc, #60]	@ (8001e3c <MX_USART3_UART_Init+0x17c>)
 8001e00:	f7ff fa46 	bl	8001290 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART3, LL_USART_FIFOTHRESHOLD_1_8);
 8001e04:	2100      	movs	r1, #0
 8001e06:	480d      	ldr	r0, [pc, #52]	@ (8001e3c <MX_USART3_UART_Init+0x17c>)
 8001e08:	f7ff fa69 	bl	80012de <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART3);
 8001e0c:	480b      	ldr	r0, [pc, #44]	@ (8001e3c <MX_USART3_UART_Init+0x17c>)
 8001e0e:	f7ff fa2f 	bl	8001270 <LL_USART_DisableFIFO>
  LL_USART_DisableOverrunDetect(USART3);
 8001e12:	480a      	ldr	r0, [pc, #40]	@ (8001e3c <MX_USART3_UART_Init+0x17c>)
 8001e14:	f7ff fa8a 	bl	800132c <LL_USART_DisableOverrunDetect>
  LL_USART_ConfigAsyncMode(USART3);
 8001e18:	4808      	ldr	r0, [pc, #32]	@ (8001e3c <MX_USART3_UART_Init+0x17c>)
 8001e1a:	f7ff fa97 	bl	800134c <LL_USART_ConfigAsyncMode>
  LL_USART_EnableDMAReq_RX(USART3);
 8001e1e:	4807      	ldr	r0, [pc, #28]	@ (8001e3c <MX_USART3_UART_Init+0x17c>)
 8001e20:	f7ff faaa 	bl	8001378 <LL_USART_EnableDMAReq_RX>
  LL_USART_Enable(USART3);
 8001e24:	4805      	ldr	r0, [pc, #20]	@ (8001e3c <MX_USART3_UART_Init+0x17c>)
 8001e26:	f7ff fa13 	bl	8001250 <LL_USART_Enable>
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001e2a:	bf00      	nop
 8001e2c:	37d0      	adds	r7, #208	@ 0xd0
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	07000600 	.word	0x07000600
 8001e38:	42020400 	.word	0x42020400
 8001e3c:	40004800 	.word	0x40004800
 8001e40:	2002586c 	.word	0x2002586c
 8001e44:	40020000 	.word	0x40020000

08001e48 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b0b4      	sub	sp, #208	@ 0xd0
 8001e4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART6_Init 0 */
	LL_DMA_InitTypeDef DMA_InitStruct = {0};
 8001e4e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001e52:	2294      	movs	r2, #148	@ 0x94
 8001e54:	2100      	movs	r1, #0
 8001e56:	4618      	mov	r0, r3
 8001e58:	f007 ff56 	bl	8009d08 <memset>

  /* USER CODE END USART6_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001e5c:	f107 031c 	add.w	r3, r7, #28
 8001e60:	2220      	movs	r2, #32
 8001e62:	2100      	movs	r1, #0
 8001e64:	4618      	mov	r0, r3
 8001e66:	f007 ff4f 	bl	8009d08 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e6a:	1d3b      	adds	r3, r7, #4
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	601a      	str	r2, [r3, #0]
 8001e70:	605a      	str	r2, [r3, #4]
 8001e72:	609a      	str	r2, [r3, #8]
 8001e74:	60da      	str	r2, [r3, #12]
 8001e76:	611a      	str	r2, [r3, #16]
 8001e78:	615a      	str	r2, [r3, #20]

  LL_RCC_SetUSARTClockSource(LL_RCC_USART6_CLKSOURCE_PCLK1);
 8001e7a:	484f      	ldr	r0, [pc, #316]	@ (8001fb8 <MX_USART6_UART_Init+0x170>)
 8001e7c:	f7fe fece 	bl	8000c1c <LL_RCC_SetUSARTClockSource>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART6);
 8001e80:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 8001e84:	f7ff f938 	bl	80010f8 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8001e88:	2004      	movs	r0, #4
 8001e8a:	f7ff f919 	bl	80010c0 <LL_AHB2_GRP1_EnableClock>
  /**USART6 GPIO Configuration
  PC6   ------> USART6_TX
  PC7   ------> USART6_RX
  */
  GPIO_InitStruct.Pin = UART6_TX_RS485_4_Pin|UART6_RX_RS485_4_Pin;
 8001e8e:	23c0      	movs	r3, #192	@ 0xc0
 8001e90:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001e92:	2302      	movs	r3, #2
 8001e94:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e96:	2300      	movs	r3, #0
 8001e98:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001ea2:	2307      	movs	r3, #7
 8001ea4:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ea6:	1d3b      	adds	r3, r7, #4
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	4844      	ldr	r0, [pc, #272]	@ (8001fbc <MX_USART6_UART_Init+0x174>)
 8001eac:	f002 fea1 	bl	8004bf2 <LL_GPIO_Init>

  /* USER CODE BEGIN USART6_Init 1 */
	DMA_InitStruct.SrcAddress = LL_USART_DMA_GetRegAddr(USART6, LL_USART_DMA_REG_DATA_RECEIVE);
 8001eb0:	2101      	movs	r1, #1
 8001eb2:	4843      	ldr	r0, [pc, #268]	@ (8001fc0 <MX_USART6_UART_Init+0x178>)
 8001eb4:	f7ff fa83 	bl	80013be <LL_USART_DMA_GetRegAddr>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	63fb      	str	r3, [r7, #60]	@ 0x3c
	DMA_InitStruct.DestAddress = (uint32_t)&RX_Buffer[Line4_BUF_Index];
 8001ebc:	4b41      	ldr	r3, [pc, #260]	@ (8001fc4 <MX_USART6_UART_Init+0x17c>)
 8001ebe:	643b      	str	r3, [r7, #64]	@ 0x40
	DMA_InitStruct.Direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	647b      	str	r3, [r7, #68]	@ 0x44
	DMA_InitStruct.BlkHWRequest = LL_DMA_HWREQUEST_SINGLEBURST;//LL_DMA_HWREQUEST_SINGLEBURST;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	64bb      	str	r3, [r7, #72]	@ 0x48
	DMA_InitStruct.DataAlignment = LL_DMA_DATA_ALIGN_ZEROPADD;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	64fb      	str	r3, [r7, #76]	@ 0x4c
	DMA_InitStruct.SrcBurstLength = 1;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	653b      	str	r3, [r7, #80]	@ 0x50
	DMA_InitStruct.DestBurstLength = 1;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	657b      	str	r3, [r7, #84]	@ 0x54
	DMA_InitStruct.SrcDataWidth = LL_DMA_SRC_DATAWIDTH_BYTE;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	65bb      	str	r3, [r7, #88]	@ 0x58
	DMA_InitStruct.DestDataWidth = LL_DMA_DEST_DATAWIDTH_BYTE;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	65fb      	str	r3, [r7, #92]	@ 0x5c
	DMA_InitStruct.SrcIncMode = LL_DMA_SRC_FIXED;
 8001edc:	2300      	movs	r3, #0
 8001ede:	663b      	str	r3, [r7, #96]	@ 0x60
	DMA_InitStruct.DestIncMode = LL_DMA_DEST_INCREMENT;
 8001ee0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8001ee4:	667b      	str	r3, [r7, #100]	@ 0x64
	DMA_InitStruct.Priority = LL_DMA_LOW_PRIORITY_HIGH_WEIGHT;
 8001ee6:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001eea:	66bb      	str	r3, [r7, #104]	@ 0x68
	DMA_InitStruct.BlkDataLength = Line_BUF_Size; //sizeof(RX_Buffer);//0x00000000U;
 8001eec:	2364      	movs	r3, #100	@ 0x64
 8001eee:	66fb      	str	r3, [r7, #108]	@ 0x6c
	DMA_InitStruct.Mode = LL_DMA_NORMAL;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
	DMA_InitStruct.TriggerMode = LL_DMA_TRIGM_SINGLBURST_TRANSFER;//LL_DMA_TRIGM_BLK_TRANSFER;
 8001ef6:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001efa:	677b      	str	r3, [r7, #116]	@ 0x74
	DMA_InitStruct.TriggerPolarity = LL_DMA_TRIG_POLARITY_MASKED;//LL_DMA_TRIG_POLARITY_RISING;
 8001efc:	2300      	movs	r3, #0
 8001efe:	67bb      	str	r3, [r7, #120]	@ 0x78
	DMA_InitStruct.TriggerSelection = 0x00000000U;//LL_GPDMA1_TRIGGER_GPDMA1_CH0_TCF;
 8001f00:	2300      	movs	r3, #0
 8001f02:	67fb      	str	r3, [r7, #124]	@ 0x7c
	DMA_InitStruct.Request = LL_GPDMA1_REQUEST_USART6_RX;
 8001f04:	231f      	movs	r3, #31
 8001f06:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	DMA_InitStruct.TransferEventMode = LL_DMA_TCEM_BLK_TRANSFER;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	//  DMA_InitStruct.Mode = LL_DMA_NORMAL;
	DMA_InitStruct.SrcAllocatedPort = LL_DMA_SRC_ALLOCATED_PORT0;
 8001f10:	2300      	movs	r3, #0
 8001f12:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
	DMA_InitStruct.DestAllocatedPort = LL_DMA_DEST_ALLOCATED_PORT0;
 8001f16:	2300      	movs	r3, #0
 8001f18:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
	DMA_InitStruct.LinkAllocatedPort = LL_DMA_LINK_ALLOCATED_PORT1;
 8001f1c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f20:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
	DMA_InitStruct.LinkStepMode = LL_DMA_LSM_FULL_EXECUTION;
 8001f24:	2300      	movs	r3, #0
 8001f26:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
	DMA_InitStruct.LinkedListBaseAddr = 0x00000000U;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
	DMA_InitStruct.LinkedListAddrOffset = 0x00000000U;
 8001f30:	2300      	movs	r3, #0
 8001f32:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
	LL_DMA_Init(GPDMA1, LL_DMA_CHANNEL_3, &DMA_InitStruct);
 8001f36:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001f3a:	461a      	mov	r2, r3
 8001f3c:	2103      	movs	r1, #3
 8001f3e:	4822      	ldr	r0, [pc, #136]	@ (8001fc8 <MX_USART6_UART_Init+0x180>)
 8001f40:	f002 fb8e 	bl	8004660 <LL_DMA_Init>

	LL_DMA_EnableIT_TC(GPDMA1, LL_DMA_CHANNEL_3);
 8001f44:	2103      	movs	r1, #3
 8001f46:	4820      	ldr	r0, [pc, #128]	@ (8001fc8 <MX_USART6_UART_Init+0x180>)
 8001f48:	f7fe fcac 	bl	80008a4 <LL_DMA_EnableIT_TC>

	LL_DMA_EnableChannel(GPDMA1, LL_DMA_CHANNEL_3);
 8001f4c:	2103      	movs	r1, #3
 8001f4e:	481e      	ldr	r0, [pc, #120]	@ (8001fc8 <MX_USART6_UART_Init+0x180>)
 8001f50:	f7fe fc88 	bl	8000864 <LL_DMA_EnableChannel>

  /* USER CODE END USART6_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8001f54:	2300      	movs	r3, #0
 8001f56:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.BaudRate = 9600;
 8001f58:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
 8001f5c:	623b      	str	r3, [r7, #32]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001f62:	2300      	movs	r3, #0
 8001f64:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001f66:	2300      	movs	r3, #0
 8001f68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001f6a:	230c      	movs	r3, #12
 8001f6c:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	637b      	str	r3, [r7, #52]	@ 0x34
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001f72:	2300      	movs	r3, #0
 8001f74:	63bb      	str	r3, [r7, #56]	@ 0x38
  LL_USART_Init(USART6, &USART_InitStruct);
 8001f76:	f107 031c 	add.w	r3, r7, #28
 8001f7a:	4619      	mov	r1, r3
 8001f7c:	4810      	ldr	r0, [pc, #64]	@ (8001fc0 <MX_USART6_UART_Init+0x178>)
 8001f7e:	f004 fe15 	bl	8006bac <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART6, LL_USART_FIFOTHRESHOLD_1_8);
 8001f82:	2100      	movs	r1, #0
 8001f84:	480e      	ldr	r0, [pc, #56]	@ (8001fc0 <MX_USART6_UART_Init+0x178>)
 8001f86:	f7ff f983 	bl	8001290 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART6, LL_USART_FIFOTHRESHOLD_1_8);
 8001f8a:	2100      	movs	r1, #0
 8001f8c:	480c      	ldr	r0, [pc, #48]	@ (8001fc0 <MX_USART6_UART_Init+0x178>)
 8001f8e:	f7ff f9a6 	bl	80012de <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART6);
 8001f92:	480b      	ldr	r0, [pc, #44]	@ (8001fc0 <MX_USART6_UART_Init+0x178>)
 8001f94:	f7ff f96c 	bl	8001270 <LL_USART_DisableFIFO>
  LL_USART_DisableOverrunDetect(USART6);
 8001f98:	4809      	ldr	r0, [pc, #36]	@ (8001fc0 <MX_USART6_UART_Init+0x178>)
 8001f9a:	f7ff f9c7 	bl	800132c <LL_USART_DisableOverrunDetect>
  LL_USART_ConfigAsyncMode(USART6);
 8001f9e:	4808      	ldr	r0, [pc, #32]	@ (8001fc0 <MX_USART6_UART_Init+0x178>)
 8001fa0:	f7ff f9d4 	bl	800134c <LL_USART_ConfigAsyncMode>
  LL_USART_EnableDMAReq_RX(USART6);
 8001fa4:	4806      	ldr	r0, [pc, #24]	@ (8001fc0 <MX_USART6_UART_Init+0x178>)
 8001fa6:	f7ff f9e7 	bl	8001378 <LL_USART_EnableDMAReq_RX>
  LL_USART_Enable(USART6);
 8001faa:	4805      	ldr	r0, [pc, #20]	@ (8001fc0 <MX_USART6_UART_Init+0x178>)
 8001fac:	f7ff f950 	bl	8001250 <LL_USART_Enable>
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001fb0:	bf00      	nop
 8001fb2:	37d0      	adds	r7, #208	@ 0xd0
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	07000f00 	.word	0x07000f00
 8001fbc:	42020800 	.word	0x42020800
 8001fc0:	40006400 	.word	0x40006400
 8001fc4:	20025998 	.word	0x20025998
 8001fc8:	40020000 	.word	0x40020000

08001fcc <MX_USART11_UART_Init>:
  * @brief USART11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART11_UART_Init(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b0b4      	sub	sp, #208	@ 0xd0
 8001fd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART11_Init 0 */
	LL_DMA_InitTypeDef DMA_InitStruct = {0};
 8001fd2:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001fd6:	2294      	movs	r2, #148	@ 0x94
 8001fd8:	2100      	movs	r1, #0
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f007 fe94 	bl	8009d08 <memset>

  /* USER CODE END USART11_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001fe0:	f107 031c 	add.w	r3, r7, #28
 8001fe4:	2220      	movs	r2, #32
 8001fe6:	2100      	movs	r1, #0
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f007 fe8d 	bl	8009d08 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fee:	1d3b      	adds	r3, r7, #4
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	601a      	str	r2, [r3, #0]
 8001ff4:	605a      	str	r2, [r3, #4]
 8001ff6:	609a      	str	r2, [r3, #8]
 8001ff8:	60da      	str	r2, [r3, #12]
 8001ffa:	611a      	str	r2, [r3, #16]
 8001ffc:	615a      	str	r2, [r3, #20]

  LL_RCC_SetUSARTClockSource(LL_RCC_USART11_CLKSOURCE_PCLK1);
 8001ffe:	484f      	ldr	r0, [pc, #316]	@ (800213c <MX_USART11_UART_Init+0x170>)
 8002000:	f7fe fe0c 	bl	8000c1c <LL_RCC_SetUSARTClockSource>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART11);
 8002004:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8002008:	f7ff f876 	bl	80010f8 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 800200c:	2001      	movs	r0, #1
 800200e:	f7ff f857 	bl	80010c0 <LL_AHB2_GRP1_EnableClock>
  /**USART11 GPIO Configuration
  PA6   ------> USART11_TX
  PA7   ------> USART11_RX
  */
  GPIO_InitStruct.Pin = UART11_TX_RS485_6_Pin|UART11_RX_RS485_6_Pin;
 8002012:	23c0      	movs	r3, #192	@ 0xc0
 8002014:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002016:	2302      	movs	r3, #2
 8002018:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800201a:	2300      	movs	r3, #0
 800201c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800201e:	2300      	movs	r3, #0
 8002020:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002022:	2300      	movs	r3, #0
 8002024:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002026:	2307      	movs	r3, #7
 8002028:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800202a:	1d3b      	adds	r3, r7, #4
 800202c:	4619      	mov	r1, r3
 800202e:	4844      	ldr	r0, [pc, #272]	@ (8002140 <MX_USART11_UART_Init+0x174>)
 8002030:	f002 fddf 	bl	8004bf2 <LL_GPIO_Init>

  /* USER CODE BEGIN USART11_Init 1 */
	DMA_InitStruct.SrcAddress = LL_USART_DMA_GetRegAddr(USART11, LL_USART_DMA_REG_DATA_RECEIVE);
 8002034:	2101      	movs	r1, #1
 8002036:	4843      	ldr	r0, [pc, #268]	@ (8002144 <MX_USART11_UART_Init+0x178>)
 8002038:	f7ff f9c1 	bl	80013be <LL_USART_DMA_GetRegAddr>
 800203c:	4603      	mov	r3, r0
 800203e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	DMA_InitStruct.DestAddress = (uint32_t)&RX_Buffer[Line6_BUF_Index];
 8002040:	4b41      	ldr	r3, [pc, #260]	@ (8002148 <MX_USART11_UART_Init+0x17c>)
 8002042:	643b      	str	r3, [r7, #64]	@ 0x40
	DMA_InitStruct.Direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 8002044:	2300      	movs	r3, #0
 8002046:	647b      	str	r3, [r7, #68]	@ 0x44
	DMA_InitStruct.BlkHWRequest = LL_DMA_HWREQUEST_SINGLEBURST;//LL_DMA_HWREQUEST_SINGLEBURST;
 8002048:	2300      	movs	r3, #0
 800204a:	64bb      	str	r3, [r7, #72]	@ 0x48
	DMA_InitStruct.DataAlignment = LL_DMA_DATA_ALIGN_ZEROPADD;
 800204c:	2300      	movs	r3, #0
 800204e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	DMA_InitStruct.SrcBurstLength = 1;
 8002050:	2301      	movs	r3, #1
 8002052:	653b      	str	r3, [r7, #80]	@ 0x50
	DMA_InitStruct.DestBurstLength = 1;
 8002054:	2301      	movs	r3, #1
 8002056:	657b      	str	r3, [r7, #84]	@ 0x54
	DMA_InitStruct.SrcDataWidth = LL_DMA_SRC_DATAWIDTH_BYTE;
 8002058:	2300      	movs	r3, #0
 800205a:	65bb      	str	r3, [r7, #88]	@ 0x58
	DMA_InitStruct.DestDataWidth = LL_DMA_DEST_DATAWIDTH_BYTE;
 800205c:	2300      	movs	r3, #0
 800205e:	65fb      	str	r3, [r7, #92]	@ 0x5c
	DMA_InitStruct.SrcIncMode = LL_DMA_SRC_FIXED;
 8002060:	2300      	movs	r3, #0
 8002062:	663b      	str	r3, [r7, #96]	@ 0x60
	DMA_InitStruct.DestIncMode = LL_DMA_DEST_INCREMENT;
 8002064:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8002068:	667b      	str	r3, [r7, #100]	@ 0x64
	DMA_InitStruct.Priority = LL_DMA_LOW_PRIORITY_HIGH_WEIGHT;
 800206a:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800206e:	66bb      	str	r3, [r7, #104]	@ 0x68
	DMA_InitStruct.BlkDataLength = Line_BUF_Size; //sizeof(RX_Buffer);//0x00000000U;
 8002070:	2364      	movs	r3, #100	@ 0x64
 8002072:	66fb      	str	r3, [r7, #108]	@ 0x6c
	DMA_InitStruct.Mode = LL_DMA_NORMAL;
 8002074:	2300      	movs	r3, #0
 8002076:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
	DMA_InitStruct.TriggerMode = LL_DMA_TRIGM_SINGLBURST_TRANSFER;//LL_DMA_TRIGM_BLK_TRANSFER;
 800207a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800207e:	677b      	str	r3, [r7, #116]	@ 0x74
	DMA_InitStruct.TriggerPolarity = LL_DMA_TRIG_POLARITY_MASKED;//LL_DMA_TRIG_POLARITY_RISING;
 8002080:	2300      	movs	r3, #0
 8002082:	67bb      	str	r3, [r7, #120]	@ 0x78
	DMA_InitStruct.TriggerSelection = 0x00000000U;//LL_GPDMA1_TRIGGER_GPDMA1_CH0_TCF;
 8002084:	2300      	movs	r3, #0
 8002086:	67fb      	str	r3, [r7, #124]	@ 0x7c
	DMA_InitStruct.Request = LL_GPDMA1_REQUEST_USART11_RX;
 8002088:	2329      	movs	r3, #41	@ 0x29
 800208a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	DMA_InitStruct.TransferEventMode = LL_DMA_TCEM_BLK_TRANSFER;
 800208e:	2300      	movs	r3, #0
 8002090:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	//  DMA_InitStruct.Mode = LL_DMA_NORMAL;
	DMA_InitStruct.SrcAllocatedPort = LL_DMA_SRC_ALLOCATED_PORT0;
 8002094:	2300      	movs	r3, #0
 8002096:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
	DMA_InitStruct.DestAllocatedPort = LL_DMA_DEST_ALLOCATED_PORT0;
 800209a:	2300      	movs	r3, #0
 800209c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
	DMA_InitStruct.LinkAllocatedPort = LL_DMA_LINK_ALLOCATED_PORT1;
 80020a0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80020a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
	DMA_InitStruct.LinkStepMode = LL_DMA_LSM_FULL_EXECUTION;
 80020a8:	2300      	movs	r3, #0
 80020aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
	DMA_InitStruct.LinkedListBaseAddr = 0x00000000U;
 80020ae:	2300      	movs	r3, #0
 80020b0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
	DMA_InitStruct.LinkedListAddrOffset = 0x00000000U;
 80020b4:	2300      	movs	r3, #0
 80020b6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
	LL_DMA_Init(GPDMA1, LL_DMA_CHANNEL_5, &DMA_InitStruct);
 80020ba:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80020be:	461a      	mov	r2, r3
 80020c0:	2105      	movs	r1, #5
 80020c2:	4822      	ldr	r0, [pc, #136]	@ (800214c <MX_USART11_UART_Init+0x180>)
 80020c4:	f002 facc 	bl	8004660 <LL_DMA_Init>

	LL_DMA_EnableIT_TC(GPDMA1, LL_DMA_CHANNEL_5);
 80020c8:	2105      	movs	r1, #5
 80020ca:	4820      	ldr	r0, [pc, #128]	@ (800214c <MX_USART11_UART_Init+0x180>)
 80020cc:	f7fe fbea 	bl	80008a4 <LL_DMA_EnableIT_TC>

	LL_DMA_EnableChannel(GPDMA1, LL_DMA_CHANNEL_5);
 80020d0:	2105      	movs	r1, #5
 80020d2:	481e      	ldr	r0, [pc, #120]	@ (800214c <MX_USART11_UART_Init+0x180>)
 80020d4:	f7fe fbc6 	bl	8000864 <LL_DMA_EnableChannel>

  /* USER CODE END USART11_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 80020d8:	2300      	movs	r3, #0
 80020da:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.BaudRate = 9600;
 80020dc:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
 80020e0:	623b      	str	r3, [r7, #32]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80020e2:	2300      	movs	r3, #0
 80020e4:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80020e6:	2300      	movs	r3, #0
 80020e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80020ea:	2300      	movs	r3, #0
 80020ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80020ee:	230c      	movs	r3, #12
 80020f0:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80020f2:	2300      	movs	r3, #0
 80020f4:	637b      	str	r3, [r7, #52]	@ 0x34
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80020f6:	2300      	movs	r3, #0
 80020f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  LL_USART_Init(USART11, &USART_InitStruct);
 80020fa:	f107 031c 	add.w	r3, r7, #28
 80020fe:	4619      	mov	r1, r3
 8002100:	4810      	ldr	r0, [pc, #64]	@ (8002144 <MX_USART11_UART_Init+0x178>)
 8002102:	f004 fd53 	bl	8006bac <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART11, LL_USART_FIFOTHRESHOLD_1_8);
 8002106:	2100      	movs	r1, #0
 8002108:	480e      	ldr	r0, [pc, #56]	@ (8002144 <MX_USART11_UART_Init+0x178>)
 800210a:	f7ff f8c1 	bl	8001290 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART11, LL_USART_FIFOTHRESHOLD_1_8);
 800210e:	2100      	movs	r1, #0
 8002110:	480c      	ldr	r0, [pc, #48]	@ (8002144 <MX_USART11_UART_Init+0x178>)
 8002112:	f7ff f8e4 	bl	80012de <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART11);
 8002116:	480b      	ldr	r0, [pc, #44]	@ (8002144 <MX_USART11_UART_Init+0x178>)
 8002118:	f7ff f8aa 	bl	8001270 <LL_USART_DisableFIFO>
  LL_USART_DisableOverrunDetect(USART11);
 800211c:	4809      	ldr	r0, [pc, #36]	@ (8002144 <MX_USART11_UART_Init+0x178>)
 800211e:	f7ff f905 	bl	800132c <LL_USART_DisableOverrunDetect>
  LL_USART_ConfigAsyncMode(USART11);
 8002122:	4808      	ldr	r0, [pc, #32]	@ (8002144 <MX_USART11_UART_Init+0x178>)
 8002124:	f7ff f912 	bl	800134c <LL_USART_ConfigAsyncMode>
  LL_USART_EnableDMAReq_RX(USART11);
 8002128:	4806      	ldr	r0, [pc, #24]	@ (8002144 <MX_USART11_UART_Init+0x178>)
 800212a:	f7ff f925 	bl	8001378 <LL_USART_EnableDMAReq_RX>
  LL_USART_Enable(USART11);
 800212e:	4805      	ldr	r0, [pc, #20]	@ (8002144 <MX_USART11_UART_Init+0x178>)
 8002130:	f7ff f88e 	bl	8001250 <LL_USART_Enable>
  /* USER CODE BEGIN USART11_Init 2 */

  /* USER CODE END USART11_Init 2 */

}
 8002134:	bf00      	nop
 8002136:	37d0      	adds	r7, #208	@ 0xd0
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}
 800213c:	07000004 	.word	0x07000004
 8002140:	42020000 	.word	0x42020000
 8002144:	40006c00 	.word	0x40006c00
 8002148:	20025a60 	.word	0x20025a60
 800214c:	40020000 	.word	0x40020000

08002150 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b0b6      	sub	sp, #216	@ 0xd8
 8002154:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 0 */

  /* USER CODE END SPI3_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8002156:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 800215a:	2228      	movs	r2, #40	@ 0x28
 800215c:	2100      	movs	r1, #0
 800215e:	4618      	mov	r0, r3
 8002160:	f007 fdd2 	bl	8009d08 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002164:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8002168:	2200      	movs	r2, #0
 800216a:	601a      	str	r2, [r3, #0]
 800216c:	605a      	str	r2, [r3, #4]
 800216e:	609a      	str	r2, [r3, #8]
 8002170:	60da      	str	r2, [r3, #12]
 8002172:	611a      	str	r2, [r3, #16]
 8002174:	615a      	str	r2, [r3, #20]
  LL_DMA_InitTypeDef DMA_InitStruct = {0};
 8002176:	1d3b      	adds	r3, r7, #4
 8002178:	2294      	movs	r2, #148	@ 0x94
 800217a:	2100      	movs	r1, #0
 800217c:	4618      	mov	r0, r3
 800217e:	f007 fdc3 	bl	8009d08 <memset>

  LL_RCC_SetSPIClockSource(LL_RCC_SPI3_CLKSOURCE_PLL2P);
 8002182:	482c      	ldr	r0, [pc, #176]	@ (8002234 <MX_SPI3_Init+0xe4>)
 8002184:	f7fe fd76 	bl	8000c74 <LL_RCC_SetSPIClockSource>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 8002188:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800218c:	f7fe ffb4 	bl	80010f8 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8002190:	2004      	movs	r0, #4
 8002192:	f7fe ff95 	bl	80010c0 <LL_AHB2_GRP1_EnableClock>
  /**SPI3 GPIO Configuration
  PC10   ------> SPI3_SCK
  PC11   ------> SPI3_MISO
  PC12   ------> SPI3_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10|LL_GPIO_PIN_11|LL_GPIO_PIN_12;
 8002196:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800219a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800219e:	2302      	movs	r3, #2
 80021a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80021a4:	2300      	movs	r3, #0
 80021a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80021aa:	2300      	movs	r3, #0
 80021ac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80021b0:	2300      	movs	r3, #0
 80021b2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 80021b6:	2306      	movs	r3, #6
 80021b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021bc:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 80021c0:	4619      	mov	r1, r3
 80021c2:	481d      	ldr	r0, [pc, #116]	@ (8002238 <MX_SPI3_Init+0xe8>)
 80021c4:	f002 fd15 	bl	8004bf2 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
    SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80021c8:	2300      	movs	r3, #0
 80021ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80021ce:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80021d2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT; //LL_SPI_DATAWIDTH_16BIT;
 80021d6:	2307      	movs	r3, #7
 80021d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 80021dc:	2300      	movs	r3, #0
 80021de:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 80021e2:	2300      	movs	r3, #0
 80021e4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80021e8:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80021ec:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8;
 80021f0:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80021f4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80021f8:	2300      	movs	r3, #0
 80021fa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80021fe:	2300      	movs	r3, #0
 8002200:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
	SPI_InitStruct.CRCPoly = 0x7;
 8002204:	2307      	movs	r3, #7
 8002206:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
	LL_SPI_Init(SPI3, &SPI_InitStruct);
 800220a:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 800220e:	4619      	mov	r1, r3
 8002210:	480a      	ldr	r0, [pc, #40]	@ (800223c <MX_SPI3_Init+0xec>)
 8002212:	f004 fbaf 	bl	8006974 <LL_SPI_Init>
	LL_SPI_SetStandard(SPI3, LL_SPI_PROTOCOL_MOTOROLA);
 8002216:	2100      	movs	r1, #0
 8002218:	4808      	ldr	r0, [pc, #32]	@ (800223c <MX_SPI3_Init+0xec>)
 800221a:	f7fe ffe3 	bl	80011e4 <LL_SPI_SetStandard>
	LL_SPI_EnableNSSPulseMgt(SPI3);
 800221e:	4807      	ldr	r0, [pc, #28]	@ (800223c <MX_SPI3_Init+0xec>)
 8002220:	f7ff f806 	bl	8001230 <LL_SPI_EnableNSSPulseMgt>
  /* USER CODE BEGIN SPI3_Init 2 */
  LL_SPI_SetFIFOThreshold(SPI3, LL_SPI_FIFO_TH_01DATA);
 8002224:	2100      	movs	r1, #0
 8002226:	4805      	ldr	r0, [pc, #20]	@ (800223c <MX_SPI3_Init+0xec>)
 8002228:	f7fe ffef 	bl	800120a <LL_SPI_SetFIFOThreshold>
  //LL_SPI_EnableDMAReq_TX(SPI_TypeDef *SPIx)
  //LL_SPI_DMA_GetTxRegAddr(const SPI_TypeDef *SPIx)
  //LL_SPI_TransmitData16(SPI_TypeDef *SPIx, uint16_t TxData)
  /* USER CODE END SPI3_Init 2 */

}
 800222c:	bf00      	nop
 800222e:	37d8      	adds	r7, #216	@ 0xd8
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}
 8002234:	07010608 	.word	0x07010608
 8002238:	42020800 	.word	0x42020800
 800223c:	40003c00 	.word	0x40003c00

08002240 <MX_SPI6_Init>:
  * @brief SPI6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI6_Init(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b090      	sub	sp, #64	@ 0x40
 8002244:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI6_Init 0 */

  /* USER CODE END SPI6_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8002246:	f107 0318 	add.w	r3, r7, #24
 800224a:	2228      	movs	r2, #40	@ 0x28
 800224c:	2100      	movs	r1, #0
 800224e:	4618      	mov	r0, r3
 8002250:	f007 fd5a 	bl	8009d08 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002254:	463b      	mov	r3, r7
 8002256:	2200      	movs	r2, #0
 8002258:	601a      	str	r2, [r3, #0]
 800225a:	605a      	str	r2, [r3, #4]
 800225c:	609a      	str	r2, [r3, #8]
 800225e:	60da      	str	r2, [r3, #12]
 8002260:	611a      	str	r2, [r3, #16]
 8002262:	615a      	str	r2, [r3, #20]

  LL_RCC_SetSPIClockSource(LL_RCC_SPI6_CLKSOURCE_PCLK2);
 8002264:	4823      	ldr	r0, [pc, #140]	@ (80022f4 <MX_SPI6_Init+0xb4>)
 8002266:	f7fe fd05 	bl	8000c74 <LL_RCC_SetSPIClockSource>

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI6);
 800226a:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800226e:	f7fe ff5f 	bl	8001130 <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8002272:	2002      	movs	r0, #2
 8002274:	f7fe ff24 	bl	80010c0 <LL_AHB2_GRP1_EnableClock>
  /**SPI6 GPIO Configuration
  PB3(JTDO/TRACESWO)   ------> SPI6_SCK
  PB4(NJTRST)   ------> SPI6_MISO
  PB5   ------> SPI6_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 8002278:	2338      	movs	r3, #56	@ 0x38
 800227a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800227c:	2302      	movs	r3, #2
 800227e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002280:	2300      	movs	r3, #0
 8002282:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002284:	2300      	movs	r3, #0
 8002286:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002288:	2300      	movs	r3, #0
 800228a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 800228c:	2308      	movs	r3, #8
 800228e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002290:	463b      	mov	r3, r7
 8002292:	4619      	mov	r1, r3
 8002294:	4818      	ldr	r0, [pc, #96]	@ (80022f8 <MX_SPI6_Init+0xb8>)
 8002296:	f002 fcac 	bl	8004bf2 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI6_Init 1 */

  /* USER CODE END SPI6_Init 1 */
  /* SPI6 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800229a:	2300      	movs	r3, #0
 800229c:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800229e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80022a2:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80022a4:	2307      	movs	r3, #7
 80022a6:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 80022a8:	2300      	movs	r3, #0
 80022aa:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 80022ac:	2300      	movs	r3, #0
 80022ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80022b0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80022b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV64;
 80022b6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80022ba:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80022bc:	2300      	movs	r3, #0
 80022be:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80022c0:	2300      	movs	r3, #0
 80022c2:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 0x7;
 80022c4:	2307      	movs	r3, #7
 80022c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI6, &SPI_InitStruct);
 80022c8:	f107 0318 	add.w	r3, r7, #24
 80022cc:	4619      	mov	r1, r3
 80022ce:	480b      	ldr	r0, [pc, #44]	@ (80022fc <MX_SPI6_Init+0xbc>)
 80022d0:	f004 fb50 	bl	8006974 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI6, LL_SPI_PROTOCOL_MOTOROLA);
 80022d4:	2100      	movs	r1, #0
 80022d6:	4809      	ldr	r0, [pc, #36]	@ (80022fc <MX_SPI6_Init+0xbc>)
 80022d8:	f7fe ff84 	bl	80011e4 <LL_SPI_SetStandard>
  LL_SPI_EnableNSSPulseMgt(SPI6);
 80022dc:	4807      	ldr	r0, [pc, #28]	@ (80022fc <MX_SPI6_Init+0xbc>)
 80022de:	f7fe ffa7 	bl	8001230 <LL_SPI_EnableNSSPulseMgt>
  /* USER CODE BEGIN SPI6_Init 2 */
  LL_SPI_SetFIFOThreshold(SPI6, LL_SPI_FIFO_TH_01DATA);
 80022e2:	2100      	movs	r1, #0
 80022e4:	4805      	ldr	r0, [pc, #20]	@ (80022fc <MX_SPI6_Init+0xbc>)
 80022e6:	f7fe ff90 	bl	800120a <LL_SPI_SetFIFOThreshold>
  /* USER CODE END SPI6_Init 2 */

}
 80022ea:	bf00      	nop
 80022ec:	3740      	adds	r7, #64	@ 0x40
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	07000f08 	.word	0x07000f08
 80022f8:	42020400 	.word	0x42020400
 80022fc:	40015000 	.word	0x40015000

08002300 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b086      	sub	sp, #24
 8002304:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002306:	463b      	mov	r3, r7
 8002308:	2200      	movs	r2, #0
 800230a:	601a      	str	r2, [r3, #0]
 800230c:	605a      	str	r2, [r3, #4]
 800230e:	609a      	str	r2, [r3, #8]
 8002310:	60da      	str	r2, [r3, #12]
 8002312:	611a      	str	r2, [r3, #16]
 8002314:	615a      	str	r2, [r3, #20]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8002316:	2004      	movs	r0, #4
 8002318:	f7fe fed2 	bl	80010c0 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOH);
 800231c:	2080      	movs	r0, #128	@ 0x80
 800231e:	f7fe fecf 	bl	80010c0 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8002322:	2001      	movs	r0, #1
 8002324:	f7fe fecc 	bl	80010c0 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8002328:	2002      	movs	r0, #2
 800232a:	f7fe fec9 	bl	80010c0 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 800232e:	2008      	movs	r0, #8
 8002330:	f7fe fec6 	bl	80010c0 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, SPI_TFT_CS_Pin|TFT_RS_Pin|Touch_CS_Pin|RS485_2_DE_Pin
 8002334:	f244 3103 	movw	r1, #17155	@ 0x4303
 8002338:	481b      	ldr	r0, [pc, #108]	@ (80023a8 <MX_GPIO_Init+0xa8>)
 800233a:	f7ff f856 	bl	80013ea <LL_GPIO_ResetOutputPin>
                          |RS485_5_DE_Pin);

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, RS485_1_DE_Pin|RS485_6_DE_Pin|RS485_7_DE_Pin|RS485_3_DE_Pin
 800233e:	f24c 0107 	movw	r1, #49159	@ 0xc007
 8002342:	481a      	ldr	r0, [pc, #104]	@ (80023ac <MX_GPIO_Init+0xac>)
 8002344:	f7ff f851 	bl	80013ea <LL_GPIO_ResetOutputPin>
                          |RS485_4_DE_Pin);

  /**/
  GPIO_InitStruct.Pin = SPI_TFT_CS_Pin|TFT_RS_Pin|Touch_CS_Pin|RS485_2_DE_Pin
 8002348:	f244 3303 	movw	r3, #17155	@ 0x4303
 800234c:	603b      	str	r3, [r7, #0]
                          |RS485_5_DE_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800234e:	2301      	movs	r3, #1
 8002350:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002352:	2302      	movs	r3, #2
 8002354:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002356:	2300      	movs	r3, #0
 8002358:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800235a:	2300      	movs	r3, #0
 800235c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800235e:	463b      	mov	r3, r7
 8002360:	4619      	mov	r1, r3
 8002362:	4811      	ldr	r0, [pc, #68]	@ (80023a8 <MX_GPIO_Init+0xa8>)
 8002364:	f002 fc45 	bl	8004bf2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = Touch_IRQ_Pin;
 8002368:	2304      	movs	r3, #4
 800236a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800236c:	2300      	movs	r3, #0
 800236e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002370:	2301      	movs	r3, #1
 8002372:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(Touch_IRQ_GPIO_Port, &GPIO_InitStruct);
 8002374:	463b      	mov	r3, r7
 8002376:	4619      	mov	r1, r3
 8002378:	480b      	ldr	r0, [pc, #44]	@ (80023a8 <MX_GPIO_Init+0xa8>)
 800237a:	f002 fc3a 	bl	8004bf2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RS485_1_DE_Pin|RS485_6_DE_Pin|RS485_7_DE_Pin|RS485_3_DE_Pin
 800237e:	f24c 0307 	movw	r3, #49159	@ 0xc007
 8002382:	603b      	str	r3, [r7, #0]
                          |RS485_4_DE_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002384:	2301      	movs	r3, #1
 8002386:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002388:	2302      	movs	r3, #2
 800238a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800238c:	2300      	movs	r3, #0
 800238e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002390:	2300      	movs	r3, #0
 8002392:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002394:	463b      	mov	r3, r7
 8002396:	4619      	mov	r1, r3
 8002398:	4804      	ldr	r0, [pc, #16]	@ (80023ac <MX_GPIO_Init+0xac>)
 800239a:	f002 fc2a 	bl	8004bf2 <LL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800239e:	bf00      	nop
 80023a0:	3718      	adds	r7, #24
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	42020800 	.word	0x42020800
 80023ac:	42020400 	.word	0x42020400

080023b0 <LL_DMA_EnableChannel>:
{
 80023b0:	b480      	push	{r7}
 80023b2:	b085      	sub	sp, #20
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
 80023b8:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 80023be:	4a0b      	ldr	r2, [pc, #44]	@ (80023ec <LL_DMA_EnableChannel+0x3c>)
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	4413      	add	r3, r2
 80023ca:	695b      	ldr	r3, [r3, #20]
 80023cc:	4907      	ldr	r1, [pc, #28]	@ (80023ec <LL_DMA_EnableChannel+0x3c>)
 80023ce:	683a      	ldr	r2, [r7, #0]
 80023d0:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80023d4:	68fa      	ldr	r2, [r7, #12]
 80023d6:	440a      	add	r2, r1
 80023d8:	f043 0301 	orr.w	r3, r3, #1
 80023dc:	6153      	str	r3, [r2, #20]
}
 80023de:	bf00      	nop
 80023e0:	3714      	adds	r7, #20
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	08009e58 	.word	0x08009e58

080023f0 <LL_DMA_DisableChannel>:
{
 80023f0:	b480      	push	{r7}
 80023f2:	b085      	sub	sp, #20
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
 80023f8:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CCR,
 80023fe:	4a0b      	ldr	r2, [pc, #44]	@ (800242c <LL_DMA_DisableChannel+0x3c>)
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	4413      	add	r3, r2
 800240a:	695b      	ldr	r3, [r3, #20]
 800240c:	4907      	ldr	r1, [pc, #28]	@ (800242c <LL_DMA_DisableChannel+0x3c>)
 800240e:	683a      	ldr	r2, [r7, #0]
 8002410:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8002414:	68fa      	ldr	r2, [r7, #12]
 8002416:	440a      	add	r2, r1
 8002418:	f043 0306 	orr.w	r3, r3, #6
 800241c:	6153      	str	r3, [r2, #20]
}
 800241e:	bf00      	nop
 8002420:	3714      	adds	r7, #20
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr
 800242a:	bf00      	nop
 800242c:	08009e58 	.word	0x08009e58

08002430 <LL_DMA_SuspendChannel>:
{
 8002430:	b480      	push	{r7}
 8002432:	b085      	sub	sp, #20
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
 8002438:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CCR, DMA_CCR_SUSP);
 800243e:	4a0b      	ldr	r2, [pc, #44]	@ (800246c <LL_DMA_SuspendChannel+0x3c>)
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	4413      	add	r3, r2
 800244a:	695b      	ldr	r3, [r3, #20]
 800244c:	4907      	ldr	r1, [pc, #28]	@ (800246c <LL_DMA_SuspendChannel+0x3c>)
 800244e:	683a      	ldr	r2, [r7, #0]
 8002450:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8002454:	68fa      	ldr	r2, [r7, #12]
 8002456:	440a      	add	r2, r1
 8002458:	f043 0304 	orr.w	r3, r3, #4
 800245c:	6153      	str	r3, [r2, #20]
}
 800245e:	bf00      	nop
 8002460:	3714      	adds	r7, #20
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	08009e58 	.word	0x08009e58

08002470 <LL_DMA_SetBlkDataLength>:
{
 8002470:	b480      	push	{r7}
 8002472:	b087      	sub	sp, #28
 8002474:	af00      	add	r7, sp, #0
 8002476:	60f8      	str	r0, [r7, #12]
 8002478:	60b9      	str	r1, [r7, #8]
 800247a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR1, DMA_CBR1_BNDT,
 8002480:	4a0c      	ldr	r2, [pc, #48]	@ (80024b4 <LL_DMA_SetBlkDataLength+0x44>)
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002488:	697b      	ldr	r3, [r7, #20]
 800248a:	4413      	add	r3, r2
 800248c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800248e:	0c1b      	lsrs	r3, r3, #16
 8002490:	041b      	lsls	r3, r3, #16
 8002492:	4908      	ldr	r1, [pc, #32]	@ (80024b4 <LL_DMA_SetBlkDataLength+0x44>)
 8002494:	68ba      	ldr	r2, [r7, #8]
 8002496:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 800249a:	697a      	ldr	r2, [r7, #20]
 800249c:	440a      	add	r2, r1
 800249e:	4611      	mov	r1, r2
 80024a0:	687a      	ldr	r2, [r7, #4]
 80024a2:	4313      	orrs	r3, r2
 80024a4:	648b      	str	r3, [r1, #72]	@ 0x48
}
 80024a6:	bf00      	nop
 80024a8:	371c      	adds	r7, #28
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr
 80024b2:	bf00      	nop
 80024b4:	08009e58 	.word	0x08009e58

080024b8 <LL_DMA_SetDestAddress>:
{
 80024b8:	b480      	push	{r7}
 80024ba:	b087      	sub	sp, #28
 80024bc:	af00      	add	r7, sp, #0
 80024be:	60f8      	str	r0, [r7, #12]
 80024c0:	60b9      	str	r1, [r7, #8]
 80024c2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CDAR, DestAddress);
 80024c8:	4a07      	ldr	r2, [pc, #28]	@ (80024e8 <LL_DMA_SetDestAddress+0x30>)
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	4413      	add	r3, r2
 80024d4:	461a      	mov	r2, r3
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6513      	str	r3, [r2, #80]	@ 0x50
}
 80024da:	bf00      	nop
 80024dc:	371c      	adds	r7, #28
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	08009e58 	.word	0x08009e58

080024ec <LL_DMA_ClearFlag_SUSP>:
{
 80024ec:	b480      	push	{r7}
 80024ee:	b085      	sub	sp, #20
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
 80024f4:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	60fb      	str	r3, [r7, #12]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CFCR, DMA_CFCR_SUSPF);
 80024fa:	4a08      	ldr	r2, [pc, #32]	@ (800251c <LL_DMA_ClearFlag_SUSP+0x30>)
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	4413      	add	r3, r2
 8002506:	461a      	mov	r2, r3
 8002508:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800250c:	60d3      	str	r3, [r2, #12]
}
 800250e:	bf00      	nop
 8002510:	3714      	adds	r7, #20
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr
 800251a:	bf00      	nop
 800251c:	08009e58 	.word	0x08009e58

08002520 <LL_DMA_ClearFlag_HT>:
{
 8002520:	b480      	push	{r7}
 8002522:	b085      	sub	sp, #20
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
 8002528:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	60fb      	str	r3, [r7, #12]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CFCR, DMA_CFCR_HTF);
 800252e:	4a08      	ldr	r2, [pc, #32]	@ (8002550 <LL_DMA_ClearFlag_HT+0x30>)
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	4413      	add	r3, r2
 800253a:	461a      	mov	r2, r3
 800253c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002540:	60d3      	str	r3, [r2, #12]
}
 8002542:	bf00      	nop
 8002544:	3714      	adds	r7, #20
 8002546:	46bd      	mov	sp, r7
 8002548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254c:	4770      	bx	lr
 800254e:	bf00      	nop
 8002550:	08009e58 	.word	0x08009e58

08002554 <LL_DMA_ClearFlag_TC>:
{
 8002554:	b480      	push	{r7}
 8002556:	b085      	sub	sp, #20
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
 800255c:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	60fb      	str	r3, [r7, #12]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CFCR, DMA_CFCR_TCF);
 8002562:	4a08      	ldr	r2, [pc, #32]	@ (8002584 <LL_DMA_ClearFlag_TC+0x30>)
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	4413      	add	r3, r2
 800256e:	461a      	mov	r2, r3
 8002570:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002574:	60d3      	str	r3, [r2, #12]
}
 8002576:	bf00      	nop
 8002578:	3714      	adds	r7, #20
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	08009e58 	.word	0x08009e58

08002588 <LL_DMA_EnableIT_TC>:
{
 8002588:	b480      	push	{r7}
 800258a:	b085      	sub	sp, #20
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
 8002590:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE);
 8002596:	4a0b      	ldr	r2, [pc, #44]	@ (80025c4 <LL_DMA_EnableIT_TC+0x3c>)
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	4413      	add	r3, r2
 80025a2:	695b      	ldr	r3, [r3, #20]
 80025a4:	4907      	ldr	r1, [pc, #28]	@ (80025c4 <LL_DMA_EnableIT_TC+0x3c>)
 80025a6:	683a      	ldr	r2, [r7, #0]
 80025a8:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80025ac:	68fa      	ldr	r2, [r7, #12]
 80025ae:	440a      	add	r2, r1
 80025b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025b4:	6153      	str	r3, [r2, #20]
}
 80025b6:	bf00      	nop
 80025b8:	3714      	adds	r7, #20
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr
 80025c2:	bf00      	nop
 80025c4:	08009e58 	.word	0x08009e58

080025c8 <LL_DMA_DisableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None.
  */
__STATIC_INLINE void LL_DMA_DisableIT_TC(const DMA_TypeDef *DMAx, uint32_t Channel)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b085      	sub	sp, #20
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
 80025d0:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	60fb      	str	r3, [r7, #12]
  CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE);
 80025d6:	4a0b      	ldr	r2, [pc, #44]	@ (8002604 <LL_DMA_DisableIT_TC+0x3c>)
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	4413      	add	r3, r2
 80025e2:	695b      	ldr	r3, [r3, #20]
 80025e4:	4907      	ldr	r1, [pc, #28]	@ (8002604 <LL_DMA_DisableIT_TC+0x3c>)
 80025e6:	683a      	ldr	r2, [r7, #0]
 80025e8:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80025ec:	68fa      	ldr	r2, [r7, #12]
 80025ee:	440a      	add	r2, r1
 80025f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80025f4:	6153      	str	r3, [r2, #20]
}
 80025f6:	bf00      	nop
 80025f8:	3714      	adds	r7, #20
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr
 8002602:	bf00      	nop
 8002604:	08009e58 	.word	0x08009e58

08002608 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800260c:	bf00      	nop
 800260e:	e7fd      	b.n	800260c <NMI_Handler+0x4>

08002610 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002614:	bf00      	nop
 8002616:	e7fd      	b.n	8002614 <HardFault_Handler+0x4>

08002618 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800261c:	bf00      	nop
 800261e:	e7fd      	b.n	800261c <MemManage_Handler+0x4>

08002620 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002620:	b480      	push	{r7}
 8002622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002624:	bf00      	nop
 8002626:	e7fd      	b.n	8002624 <BusFault_Handler+0x4>

08002628 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800262c:	bf00      	nop
 800262e:	e7fd      	b.n	800262c <UsageFault_Handler+0x4>

08002630 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002630:	b480      	push	{r7}
 8002632:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002634:	bf00      	nop
 8002636:	46bd      	mov	sp, r7
 8002638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263c:	4770      	bx	lr
	...

08002640 <GPDMA1_Channel0_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 0 global interrupt.
  */
void GPDMA1_Channel0_IRQHandler(void)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 0 */
	//LL_DMA_IsActiveFlag_TC(GPDMA1, LL_DMA_CHANNEL_0)

	LL_DMA_DisableIT_TC(Line1_DMA, Line1_DMA_CH);
 8002644:	2100      	movs	r1, #0
 8002646:	4816      	ldr	r0, [pc, #88]	@ (80026a0 <GPDMA1_Channel0_IRQHandler+0x60>)
 8002648:	f7ff ffbe 	bl	80025c8 <LL_DMA_DisableIT_TC>
	LL_DMA_SuspendChannel(Line1_DMA, Line1_DMA_CH);
 800264c:	2100      	movs	r1, #0
 800264e:	4814      	ldr	r0, [pc, #80]	@ (80026a0 <GPDMA1_Channel0_IRQHandler+0x60>)
 8002650:	f7ff feee 	bl	8002430 <LL_DMA_SuspendChannel>
		//LL_DMA_IsActiveFlag_SUSP(const DMA_TypeDef *DMAx, uint32_t Channel)
		//LL_DMA_EnableChannel(const DMA_TypeDef *DMAx, uint32_t Channel)
		LL_DMA_DisableChannel(Line1_DMA, Line1_DMA_CH);
 8002654:	2100      	movs	r1, #0
 8002656:	4812      	ldr	r0, [pc, #72]	@ (80026a0 <GPDMA1_Channel0_IRQHandler+0x60>)
 8002658:	f7ff feca 	bl	80023f0 <LL_DMA_DisableChannel>
		//LL_DMA_IsEnabledChannel(const DMA_TypeDef *DMAx, uint32_t Channel)
		LL_DMA_ClearFlag_HT(Line1_DMA, Line1_DMA_CH);
 800265c:	2100      	movs	r1, #0
 800265e:	4810      	ldr	r0, [pc, #64]	@ (80026a0 <GPDMA1_Channel0_IRQHandler+0x60>)
 8002660:	f7ff ff5e 	bl	8002520 <LL_DMA_ClearFlag_HT>
		LL_DMA_ClearFlag_TC(Line1_DMA, Line1_DMA_CH);
 8002664:	2100      	movs	r1, #0
 8002666:	480e      	ldr	r0, [pc, #56]	@ (80026a0 <GPDMA1_Channel0_IRQHandler+0x60>)
 8002668:	f7ff ff74 	bl	8002554 <LL_DMA_ClearFlag_TC>
		LL_DMA_ClearFlag_SUSP(Line1_DMA, Line1_DMA_CH);
 800266c:	2100      	movs	r1, #0
 800266e:	480c      	ldr	r0, [pc, #48]	@ (80026a0 <GPDMA1_Channel0_IRQHandler+0x60>)
 8002670:	f7ff ff3c 	bl	80024ec <LL_DMA_ClearFlag_SUSP>
		//LL_DMA_ResetChannel(GPDMA1, LL_DMA_CHANNEL_0);
		//LL_DMA_SuspendChannel(const DMA_TypeDef *DMAx, uint32_t Channel)
		//LL_DMA_IsSuspendedChannel(const DMA_TypeDef *DMAx, uint32_t Channel)
		//LL_DMA_ResumeChannel(const DMA_TypeDef *DMAx, uint32_t Channel)
		LL_DMA_SetDestAddress(Line1_DMA, Line1_DMA_CH, &RX_Buffer[Line1_BUF_Index]);
 8002674:	4b0b      	ldr	r3, [pc, #44]	@ (80026a4 <GPDMA1_Channel0_IRQHandler+0x64>)
 8002676:	461a      	mov	r2, r3
 8002678:	2100      	movs	r1, #0
 800267a:	4809      	ldr	r0, [pc, #36]	@ (80026a0 <GPDMA1_Channel0_IRQHandler+0x60>)
 800267c:	f7ff ff1c 	bl	80024b8 <LL_DMA_SetDestAddress>
		LL_DMA_SetBlkDataLength(Line1_DMA, Line1_DMA_CH, Line_BUF_Size);
 8002680:	2264      	movs	r2, #100	@ 0x64
 8002682:	2100      	movs	r1, #0
 8002684:	4806      	ldr	r0, [pc, #24]	@ (80026a0 <GPDMA1_Channel0_IRQHandler+0x60>)
 8002686:	f7ff fef3 	bl	8002470 <LL_DMA_SetBlkDataLength>
		//LL_DMA_GetBlkDataLength(const DMA_TypeDef *DMAx, uint32_t Channel)

		LL_DMA_EnableIT_TC(Line1_DMA, Line1_DMA_CH);
 800268a:	2100      	movs	r1, #0
 800268c:	4804      	ldr	r0, [pc, #16]	@ (80026a0 <GPDMA1_Channel0_IRQHandler+0x60>)
 800268e:	f7ff ff7b 	bl	8002588 <LL_DMA_EnableIT_TC>
		LL_DMA_EnableChannel(Line1_DMA, Line1_DMA_CH);
 8002692:	2100      	movs	r1, #0
 8002694:	4802      	ldr	r0, [pc, #8]	@ (80026a0 <GPDMA1_Channel0_IRQHandler+0x60>)
 8002696:	f7ff fe8b 	bl	80023b0 <LL_DMA_EnableChannel>
  /* USER CODE END GPDMA1_Channel0_IRQn 0 */

  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 1 */

  /* USER CODE END GPDMA1_Channel0_IRQn 1 */
}
 800269a:	bf00      	nop
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	40020000 	.word	0x40020000
 80026a4:	2002586c 	.word	0x2002586c

080026a8 <GPDMA1_Channel1_IRQHandler>:

/* USER CODE BEGIN 1 */
void GPDMA1_Channel1_IRQHandler(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	af00      	add	r7, sp, #0

	LL_DMA_DisableIT_TC(Line2_DMA, Line2_DMA_CH);
 80026ac:	2101      	movs	r1, #1
 80026ae:	4816      	ldr	r0, [pc, #88]	@ (8002708 <GPDMA1_Channel1_IRQHandler+0x60>)
 80026b0:	f7ff ff8a 	bl	80025c8 <LL_DMA_DisableIT_TC>
	LL_DMA_SuspendChannel(Line2_DMA, Line2_DMA_CH);
 80026b4:	2101      	movs	r1, #1
 80026b6:	4814      	ldr	r0, [pc, #80]	@ (8002708 <GPDMA1_Channel1_IRQHandler+0x60>)
 80026b8:	f7ff feba 	bl	8002430 <LL_DMA_SuspendChannel>
	LL_DMA_DisableChannel(Line2_DMA, Line2_DMA_CH);
 80026bc:	2101      	movs	r1, #1
 80026be:	4812      	ldr	r0, [pc, #72]	@ (8002708 <GPDMA1_Channel1_IRQHandler+0x60>)
 80026c0:	f7ff fe96 	bl	80023f0 <LL_DMA_DisableChannel>

	LL_DMA_ClearFlag_HT(Line2_DMA, Line2_DMA_CH);
 80026c4:	2101      	movs	r1, #1
 80026c6:	4810      	ldr	r0, [pc, #64]	@ (8002708 <GPDMA1_Channel1_IRQHandler+0x60>)
 80026c8:	f7ff ff2a 	bl	8002520 <LL_DMA_ClearFlag_HT>
	LL_DMA_ClearFlag_TC(Line2_DMA, Line2_DMA_CH);
 80026cc:	2101      	movs	r1, #1
 80026ce:	480e      	ldr	r0, [pc, #56]	@ (8002708 <GPDMA1_Channel1_IRQHandler+0x60>)
 80026d0:	f7ff ff40 	bl	8002554 <LL_DMA_ClearFlag_TC>
	LL_DMA_ClearFlag_SUSP(Line2_DMA, Line2_DMA_CH);
 80026d4:	2101      	movs	r1, #1
 80026d6:	480c      	ldr	r0, [pc, #48]	@ (8002708 <GPDMA1_Channel1_IRQHandler+0x60>)
 80026d8:	f7ff ff08 	bl	80024ec <LL_DMA_ClearFlag_SUSP>

	LL_DMA_SetDestAddress(Line2_DMA, Line2_DMA_CH, &RX_Buffer[Line2_BUF_Index]);
 80026dc:	4b0b      	ldr	r3, [pc, #44]	@ (800270c <GPDMA1_Channel1_IRQHandler+0x64>)
 80026de:	461a      	mov	r2, r3
 80026e0:	2101      	movs	r1, #1
 80026e2:	4809      	ldr	r0, [pc, #36]	@ (8002708 <GPDMA1_Channel1_IRQHandler+0x60>)
 80026e4:	f7ff fee8 	bl	80024b8 <LL_DMA_SetDestAddress>
	LL_DMA_SetBlkDataLength(Line2_DMA, Line2_DMA_CH, Line_BUF_Size);
 80026e8:	2264      	movs	r2, #100	@ 0x64
 80026ea:	2101      	movs	r1, #1
 80026ec:	4806      	ldr	r0, [pc, #24]	@ (8002708 <GPDMA1_Channel1_IRQHandler+0x60>)
 80026ee:	f7ff febf 	bl	8002470 <LL_DMA_SetBlkDataLength>

	LL_DMA_EnableIT_TC(Line2_DMA, Line2_DMA_CH);
 80026f2:	2101      	movs	r1, #1
 80026f4:	4804      	ldr	r0, [pc, #16]	@ (8002708 <GPDMA1_Channel1_IRQHandler+0x60>)
 80026f6:	f7ff ff47 	bl	8002588 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableChannel(Line2_DMA, Line2_DMA_CH);
 80026fa:	2101      	movs	r1, #1
 80026fc:	4802      	ldr	r0, [pc, #8]	@ (8002708 <GPDMA1_Channel1_IRQHandler+0x60>)
 80026fe:	f7ff fe57 	bl	80023b0 <LL_DMA_EnableChannel>
}
 8002702:	bf00      	nop
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop
 8002708:	40020000 	.word	0x40020000
 800270c:	200258d0 	.word	0x200258d0

08002710 <GPDMA1_Channel2_IRQHandler>:

void GPDMA1_Channel2_IRQHandler(void)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	af00      	add	r7, sp, #0

	LL_DMA_DisableIT_TC(Line3_DMA, Line3_DMA_CH);
 8002714:	2102      	movs	r1, #2
 8002716:	4816      	ldr	r0, [pc, #88]	@ (8002770 <GPDMA1_Channel2_IRQHandler+0x60>)
 8002718:	f7ff ff56 	bl	80025c8 <LL_DMA_DisableIT_TC>
	LL_DMA_SuspendChannel(Line3_DMA, Line3_DMA_CH);
 800271c:	2102      	movs	r1, #2
 800271e:	4814      	ldr	r0, [pc, #80]	@ (8002770 <GPDMA1_Channel2_IRQHandler+0x60>)
 8002720:	f7ff fe86 	bl	8002430 <LL_DMA_SuspendChannel>
	LL_DMA_DisableChannel(Line3_DMA, Line3_DMA_CH);
 8002724:	2102      	movs	r1, #2
 8002726:	4812      	ldr	r0, [pc, #72]	@ (8002770 <GPDMA1_Channel2_IRQHandler+0x60>)
 8002728:	f7ff fe62 	bl	80023f0 <LL_DMA_DisableChannel>

	LL_DMA_ClearFlag_HT(Line3_DMA, Line3_DMA_CH);
 800272c:	2102      	movs	r1, #2
 800272e:	4810      	ldr	r0, [pc, #64]	@ (8002770 <GPDMA1_Channel2_IRQHandler+0x60>)
 8002730:	f7ff fef6 	bl	8002520 <LL_DMA_ClearFlag_HT>
	LL_DMA_ClearFlag_TC(Line3_DMA, Line3_DMA_CH);
 8002734:	2102      	movs	r1, #2
 8002736:	480e      	ldr	r0, [pc, #56]	@ (8002770 <GPDMA1_Channel2_IRQHandler+0x60>)
 8002738:	f7ff ff0c 	bl	8002554 <LL_DMA_ClearFlag_TC>
	LL_DMA_ClearFlag_SUSP(Line3_DMA, Line3_DMA_CH);
 800273c:	2102      	movs	r1, #2
 800273e:	480c      	ldr	r0, [pc, #48]	@ (8002770 <GPDMA1_Channel2_IRQHandler+0x60>)
 8002740:	f7ff fed4 	bl	80024ec <LL_DMA_ClearFlag_SUSP>

	LL_DMA_SetDestAddress(Line3_DMA, Line3_DMA_CH, &RX_Buffer[Line3_BUF_Index]);
 8002744:	4b0b      	ldr	r3, [pc, #44]	@ (8002774 <GPDMA1_Channel2_IRQHandler+0x64>)
 8002746:	461a      	mov	r2, r3
 8002748:	2102      	movs	r1, #2
 800274a:	4809      	ldr	r0, [pc, #36]	@ (8002770 <GPDMA1_Channel2_IRQHandler+0x60>)
 800274c:	f7ff feb4 	bl	80024b8 <LL_DMA_SetDestAddress>
	LL_DMA_SetBlkDataLength(Line3_DMA, Line3_DMA_CH, Line_BUF_Size);
 8002750:	2264      	movs	r2, #100	@ 0x64
 8002752:	2102      	movs	r1, #2
 8002754:	4806      	ldr	r0, [pc, #24]	@ (8002770 <GPDMA1_Channel2_IRQHandler+0x60>)
 8002756:	f7ff fe8b 	bl	8002470 <LL_DMA_SetBlkDataLength>

	LL_DMA_EnableIT_TC(Line3_DMA, Line3_DMA_CH);
 800275a:	2102      	movs	r1, #2
 800275c:	4804      	ldr	r0, [pc, #16]	@ (8002770 <GPDMA1_Channel2_IRQHandler+0x60>)
 800275e:	f7ff ff13 	bl	8002588 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableChannel(Line3_DMA, Line3_DMA_CH);
 8002762:	2102      	movs	r1, #2
 8002764:	4802      	ldr	r0, [pc, #8]	@ (8002770 <GPDMA1_Channel2_IRQHandler+0x60>)
 8002766:	f7ff fe23 	bl	80023b0 <LL_DMA_EnableChannel>
}
 800276a:	bf00      	nop
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	40020000 	.word	0x40020000
 8002774:	20025934 	.word	0x20025934

08002778 <GPDMA1_Channel3_IRQHandler>:

void GPDMA1_Channel3_IRQHandler(void)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	af00      	add	r7, sp, #0

	LL_DMA_DisableIT_TC(Line4_DMA, Line4_DMA_CH);
 800277c:	2103      	movs	r1, #3
 800277e:	4816      	ldr	r0, [pc, #88]	@ (80027d8 <GPDMA1_Channel3_IRQHandler+0x60>)
 8002780:	f7ff ff22 	bl	80025c8 <LL_DMA_DisableIT_TC>
	LL_DMA_SuspendChannel(Line4_DMA, Line4_DMA_CH);
 8002784:	2103      	movs	r1, #3
 8002786:	4814      	ldr	r0, [pc, #80]	@ (80027d8 <GPDMA1_Channel3_IRQHandler+0x60>)
 8002788:	f7ff fe52 	bl	8002430 <LL_DMA_SuspendChannel>
	LL_DMA_DisableChannel(Line4_DMA, Line4_DMA_CH);
 800278c:	2103      	movs	r1, #3
 800278e:	4812      	ldr	r0, [pc, #72]	@ (80027d8 <GPDMA1_Channel3_IRQHandler+0x60>)
 8002790:	f7ff fe2e 	bl	80023f0 <LL_DMA_DisableChannel>

	LL_DMA_ClearFlag_HT(Line4_DMA, Line4_DMA_CH);
 8002794:	2103      	movs	r1, #3
 8002796:	4810      	ldr	r0, [pc, #64]	@ (80027d8 <GPDMA1_Channel3_IRQHandler+0x60>)
 8002798:	f7ff fec2 	bl	8002520 <LL_DMA_ClearFlag_HT>
	LL_DMA_ClearFlag_TC(Line4_DMA, Line4_DMA_CH);
 800279c:	2103      	movs	r1, #3
 800279e:	480e      	ldr	r0, [pc, #56]	@ (80027d8 <GPDMA1_Channel3_IRQHandler+0x60>)
 80027a0:	f7ff fed8 	bl	8002554 <LL_DMA_ClearFlag_TC>
	LL_DMA_ClearFlag_SUSP(Line4_DMA, Line4_DMA_CH);
 80027a4:	2103      	movs	r1, #3
 80027a6:	480c      	ldr	r0, [pc, #48]	@ (80027d8 <GPDMA1_Channel3_IRQHandler+0x60>)
 80027a8:	f7ff fea0 	bl	80024ec <LL_DMA_ClearFlag_SUSP>

	LL_DMA_SetDestAddress(Line4_DMA, Line4_DMA_CH, &RX_Buffer[Line4_BUF_Index]);
 80027ac:	4b0b      	ldr	r3, [pc, #44]	@ (80027dc <GPDMA1_Channel3_IRQHandler+0x64>)
 80027ae:	461a      	mov	r2, r3
 80027b0:	2103      	movs	r1, #3
 80027b2:	4809      	ldr	r0, [pc, #36]	@ (80027d8 <GPDMA1_Channel3_IRQHandler+0x60>)
 80027b4:	f7ff fe80 	bl	80024b8 <LL_DMA_SetDestAddress>
	LL_DMA_SetBlkDataLength(Line4_DMA, Line4_DMA_CH, Line_BUF_Size);
 80027b8:	2264      	movs	r2, #100	@ 0x64
 80027ba:	2103      	movs	r1, #3
 80027bc:	4806      	ldr	r0, [pc, #24]	@ (80027d8 <GPDMA1_Channel3_IRQHandler+0x60>)
 80027be:	f7ff fe57 	bl	8002470 <LL_DMA_SetBlkDataLength>

	LL_DMA_EnableIT_TC(Line4_DMA, Line4_DMA_CH);
 80027c2:	2103      	movs	r1, #3
 80027c4:	4804      	ldr	r0, [pc, #16]	@ (80027d8 <GPDMA1_Channel3_IRQHandler+0x60>)
 80027c6:	f7ff fedf 	bl	8002588 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableChannel(Line4_DMA, Line4_DMA_CH);
 80027ca:	2103      	movs	r1, #3
 80027cc:	4802      	ldr	r0, [pc, #8]	@ (80027d8 <GPDMA1_Channel3_IRQHandler+0x60>)
 80027ce:	f7ff fdef 	bl	80023b0 <LL_DMA_EnableChannel>
}
 80027d2:	bf00      	nop
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	40020000 	.word	0x40020000
 80027dc:	20025998 	.word	0x20025998

080027e0 <GPDMA1_Channel4_IRQHandler>:

void GPDMA1_Channel4_IRQHandler(void)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	af00      	add	r7, sp, #0

	LL_DMA_DisableIT_TC(Line5_DMA, Line5_DMA_CH);
 80027e4:	2104      	movs	r1, #4
 80027e6:	4816      	ldr	r0, [pc, #88]	@ (8002840 <GPDMA1_Channel4_IRQHandler+0x60>)
 80027e8:	f7ff feee 	bl	80025c8 <LL_DMA_DisableIT_TC>
	LL_DMA_SuspendChannel(Line5_DMA, Line5_DMA_CH);
 80027ec:	2104      	movs	r1, #4
 80027ee:	4814      	ldr	r0, [pc, #80]	@ (8002840 <GPDMA1_Channel4_IRQHandler+0x60>)
 80027f0:	f7ff fe1e 	bl	8002430 <LL_DMA_SuspendChannel>
	LL_DMA_DisableChannel(Line5_DMA, Line5_DMA_CH);
 80027f4:	2104      	movs	r1, #4
 80027f6:	4812      	ldr	r0, [pc, #72]	@ (8002840 <GPDMA1_Channel4_IRQHandler+0x60>)
 80027f8:	f7ff fdfa 	bl	80023f0 <LL_DMA_DisableChannel>

	LL_DMA_ClearFlag_HT(Line5_DMA, Line5_DMA_CH);
 80027fc:	2104      	movs	r1, #4
 80027fe:	4810      	ldr	r0, [pc, #64]	@ (8002840 <GPDMA1_Channel4_IRQHandler+0x60>)
 8002800:	f7ff fe8e 	bl	8002520 <LL_DMA_ClearFlag_HT>
	LL_DMA_ClearFlag_TC(Line5_DMA, Line5_DMA_CH);
 8002804:	2104      	movs	r1, #4
 8002806:	480e      	ldr	r0, [pc, #56]	@ (8002840 <GPDMA1_Channel4_IRQHandler+0x60>)
 8002808:	f7ff fea4 	bl	8002554 <LL_DMA_ClearFlag_TC>
	LL_DMA_ClearFlag_SUSP(Line5_DMA, Line5_DMA_CH);
 800280c:	2104      	movs	r1, #4
 800280e:	480c      	ldr	r0, [pc, #48]	@ (8002840 <GPDMA1_Channel4_IRQHandler+0x60>)
 8002810:	f7ff fe6c 	bl	80024ec <LL_DMA_ClearFlag_SUSP>

	LL_DMA_SetDestAddress(Line5_DMA, Line5_DMA_CH, &RX_Buffer[Line5_BUF_Index]);
 8002814:	4b0b      	ldr	r3, [pc, #44]	@ (8002844 <GPDMA1_Channel4_IRQHandler+0x64>)
 8002816:	461a      	mov	r2, r3
 8002818:	2104      	movs	r1, #4
 800281a:	4809      	ldr	r0, [pc, #36]	@ (8002840 <GPDMA1_Channel4_IRQHandler+0x60>)
 800281c:	f7ff fe4c 	bl	80024b8 <LL_DMA_SetDestAddress>
	LL_DMA_SetBlkDataLength(Line5_DMA, Line5_DMA_CH, Line_BUF_Size);
 8002820:	2264      	movs	r2, #100	@ 0x64
 8002822:	2104      	movs	r1, #4
 8002824:	4806      	ldr	r0, [pc, #24]	@ (8002840 <GPDMA1_Channel4_IRQHandler+0x60>)
 8002826:	f7ff fe23 	bl	8002470 <LL_DMA_SetBlkDataLength>

	LL_DMA_EnableIT_TC(Line5_DMA, Line5_DMA_CH);
 800282a:	2104      	movs	r1, #4
 800282c:	4804      	ldr	r0, [pc, #16]	@ (8002840 <GPDMA1_Channel4_IRQHandler+0x60>)
 800282e:	f7ff feab 	bl	8002588 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableChannel(Line5_DMA, Line5_DMA_CH);
 8002832:	2104      	movs	r1, #4
 8002834:	4802      	ldr	r0, [pc, #8]	@ (8002840 <GPDMA1_Channel4_IRQHandler+0x60>)
 8002836:	f7ff fdbb 	bl	80023b0 <LL_DMA_EnableChannel>
}
 800283a:	bf00      	nop
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	40020000 	.word	0x40020000
 8002844:	200259fc 	.word	0x200259fc

08002848 <GPDMA1_Channel5_IRQHandler>:

void GPDMA1_Channel5_IRQHandler(void)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	af00      	add	r7, sp, #0

	LL_DMA_DisableIT_TC(Line6_DMA, Line6_DMA_CH);
 800284c:	2105      	movs	r1, #5
 800284e:	4816      	ldr	r0, [pc, #88]	@ (80028a8 <GPDMA1_Channel5_IRQHandler+0x60>)
 8002850:	f7ff feba 	bl	80025c8 <LL_DMA_DisableIT_TC>
	LL_DMA_SuspendChannel(Line6_DMA, Line6_DMA_CH);
 8002854:	2105      	movs	r1, #5
 8002856:	4814      	ldr	r0, [pc, #80]	@ (80028a8 <GPDMA1_Channel5_IRQHandler+0x60>)
 8002858:	f7ff fdea 	bl	8002430 <LL_DMA_SuspendChannel>
	LL_DMA_DisableChannel(Line6_DMA, Line6_DMA_CH);
 800285c:	2105      	movs	r1, #5
 800285e:	4812      	ldr	r0, [pc, #72]	@ (80028a8 <GPDMA1_Channel5_IRQHandler+0x60>)
 8002860:	f7ff fdc6 	bl	80023f0 <LL_DMA_DisableChannel>

	LL_DMA_ClearFlag_HT(Line6_DMA, Line6_DMA_CH);
 8002864:	2105      	movs	r1, #5
 8002866:	4810      	ldr	r0, [pc, #64]	@ (80028a8 <GPDMA1_Channel5_IRQHandler+0x60>)
 8002868:	f7ff fe5a 	bl	8002520 <LL_DMA_ClearFlag_HT>
	LL_DMA_ClearFlag_TC(Line6_DMA, Line6_DMA_CH);
 800286c:	2105      	movs	r1, #5
 800286e:	480e      	ldr	r0, [pc, #56]	@ (80028a8 <GPDMA1_Channel5_IRQHandler+0x60>)
 8002870:	f7ff fe70 	bl	8002554 <LL_DMA_ClearFlag_TC>
	LL_DMA_ClearFlag_SUSP(Line6_DMA, Line6_DMA_CH);
 8002874:	2105      	movs	r1, #5
 8002876:	480c      	ldr	r0, [pc, #48]	@ (80028a8 <GPDMA1_Channel5_IRQHandler+0x60>)
 8002878:	f7ff fe38 	bl	80024ec <LL_DMA_ClearFlag_SUSP>

	LL_DMA_SetDestAddress(Line6_DMA, Line6_DMA_CH, &RX_Buffer[Line6_BUF_Index]);
 800287c:	4b0b      	ldr	r3, [pc, #44]	@ (80028ac <GPDMA1_Channel5_IRQHandler+0x64>)
 800287e:	461a      	mov	r2, r3
 8002880:	2105      	movs	r1, #5
 8002882:	4809      	ldr	r0, [pc, #36]	@ (80028a8 <GPDMA1_Channel5_IRQHandler+0x60>)
 8002884:	f7ff fe18 	bl	80024b8 <LL_DMA_SetDestAddress>
	LL_DMA_SetBlkDataLength(Line6_DMA, Line6_DMA_CH, Line_BUF_Size);
 8002888:	2264      	movs	r2, #100	@ 0x64
 800288a:	2105      	movs	r1, #5
 800288c:	4806      	ldr	r0, [pc, #24]	@ (80028a8 <GPDMA1_Channel5_IRQHandler+0x60>)
 800288e:	f7ff fdef 	bl	8002470 <LL_DMA_SetBlkDataLength>

	LL_DMA_EnableIT_TC(Line6_DMA, Line6_DMA_CH);
 8002892:	2105      	movs	r1, #5
 8002894:	4804      	ldr	r0, [pc, #16]	@ (80028a8 <GPDMA1_Channel5_IRQHandler+0x60>)
 8002896:	f7ff fe77 	bl	8002588 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableChannel(Line6_DMA, Line6_DMA_CH);
 800289a:	2105      	movs	r1, #5
 800289c:	4802      	ldr	r0, [pc, #8]	@ (80028a8 <GPDMA1_Channel5_IRQHandler+0x60>)
 800289e:	f7ff fd87 	bl	80023b0 <LL_DMA_EnableChannel>
}
 80028a2:	bf00      	nop
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	bf00      	nop
 80028a8:	40020000 	.word	0x40020000
 80028ac:	20025a60 	.word	0x20025a60

080028b0 <GPDMA1_Channel6_IRQHandler>:

void GPDMA1_Channel6_IRQHandler(void)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	af00      	add	r7, sp, #0

	LL_DMA_DisableIT_TC(Line7_DMA, Line7_DMA_CH);
 80028b4:	2106      	movs	r1, #6
 80028b6:	4816      	ldr	r0, [pc, #88]	@ (8002910 <GPDMA1_Channel6_IRQHandler+0x60>)
 80028b8:	f7ff fe86 	bl	80025c8 <LL_DMA_DisableIT_TC>
	LL_DMA_SuspendChannel(Line7_DMA, Line7_DMA_CH);
 80028bc:	2106      	movs	r1, #6
 80028be:	4814      	ldr	r0, [pc, #80]	@ (8002910 <GPDMA1_Channel6_IRQHandler+0x60>)
 80028c0:	f7ff fdb6 	bl	8002430 <LL_DMA_SuspendChannel>
	LL_DMA_DisableChannel(Line7_DMA, Line7_DMA_CH);
 80028c4:	2106      	movs	r1, #6
 80028c6:	4812      	ldr	r0, [pc, #72]	@ (8002910 <GPDMA1_Channel6_IRQHandler+0x60>)
 80028c8:	f7ff fd92 	bl	80023f0 <LL_DMA_DisableChannel>

	LL_DMA_ClearFlag_HT(Line7_DMA, Line7_DMA_CH);
 80028cc:	2106      	movs	r1, #6
 80028ce:	4810      	ldr	r0, [pc, #64]	@ (8002910 <GPDMA1_Channel6_IRQHandler+0x60>)
 80028d0:	f7ff fe26 	bl	8002520 <LL_DMA_ClearFlag_HT>
	LL_DMA_ClearFlag_TC(Line7_DMA, Line7_DMA_CH);
 80028d4:	2106      	movs	r1, #6
 80028d6:	480e      	ldr	r0, [pc, #56]	@ (8002910 <GPDMA1_Channel6_IRQHandler+0x60>)
 80028d8:	f7ff fe3c 	bl	8002554 <LL_DMA_ClearFlag_TC>
	LL_DMA_ClearFlag_SUSP(Line7_DMA, Line7_DMA_CH);
 80028dc:	2106      	movs	r1, #6
 80028de:	480c      	ldr	r0, [pc, #48]	@ (8002910 <GPDMA1_Channel6_IRQHandler+0x60>)
 80028e0:	f7ff fe04 	bl	80024ec <LL_DMA_ClearFlag_SUSP>

	LL_DMA_SetDestAddress(Line7_DMA, Line7_DMA_CH, &RX_Buffer[Line7_BUF_Index]);
 80028e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002914 <GPDMA1_Channel6_IRQHandler+0x64>)
 80028e6:	461a      	mov	r2, r3
 80028e8:	2106      	movs	r1, #6
 80028ea:	4809      	ldr	r0, [pc, #36]	@ (8002910 <GPDMA1_Channel6_IRQHandler+0x60>)
 80028ec:	f7ff fde4 	bl	80024b8 <LL_DMA_SetDestAddress>
	LL_DMA_SetBlkDataLength(Line7_DMA, Line7_DMA_CH, Line_BUF_Size);
 80028f0:	2264      	movs	r2, #100	@ 0x64
 80028f2:	2106      	movs	r1, #6
 80028f4:	4806      	ldr	r0, [pc, #24]	@ (8002910 <GPDMA1_Channel6_IRQHandler+0x60>)
 80028f6:	f7ff fdbb 	bl	8002470 <LL_DMA_SetBlkDataLength>

	LL_DMA_EnableIT_TC(Line7_DMA, Line7_DMA_CH);
 80028fa:	2106      	movs	r1, #6
 80028fc:	4804      	ldr	r0, [pc, #16]	@ (8002910 <GPDMA1_Channel6_IRQHandler+0x60>)
 80028fe:	f7ff fe43 	bl	8002588 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableChannel(Line7_DMA, Line7_DMA_CH);
 8002902:	2106      	movs	r1, #6
 8002904:	4802      	ldr	r0, [pc, #8]	@ (8002910 <GPDMA1_Channel6_IRQHandler+0x60>)
 8002906:	f7ff fd53 	bl	80023b0 <LL_DMA_EnableChannel>
}
 800290a:	bf00      	nop
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	40020000 	.word	0x40020000
 8002914:	20025ac4 	.word	0x20025ac4

08002918 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002918:	480d      	ldr	r0, [pc, #52]	@ (8002950 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800291a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800291c:	f000 f826 	bl	800296c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002920:	480c      	ldr	r0, [pc, #48]	@ (8002954 <LoopForever+0x6>)
  ldr r1, =_edata
 8002922:	490d      	ldr	r1, [pc, #52]	@ (8002958 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002924:	4a0d      	ldr	r2, [pc, #52]	@ (800295c <LoopForever+0xe>)
  movs r3, #0
 8002926:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002928:	e002      	b.n	8002930 <LoopCopyDataInit>

0800292a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800292a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800292c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800292e:	3304      	adds	r3, #4

08002930 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002930:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002932:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002934:	d3f9      	bcc.n	800292a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002936:	4a0a      	ldr	r2, [pc, #40]	@ (8002960 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002938:	4c0a      	ldr	r4, [pc, #40]	@ (8002964 <LoopForever+0x16>)
  movs r3, #0
 800293a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800293c:	e001      	b.n	8002942 <LoopFillZerobss>

0800293e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800293e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002940:	3204      	adds	r2, #4

08002942 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002942:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002944:	d3fb      	bcc.n	800293e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002946:	f007 f9e7 	bl	8009d18 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800294a:	f7fe fd5d 	bl	8001408 <main>

0800294e <LoopForever>:

LoopForever:
    b LoopForever
 800294e:	e7fe      	b.n	800294e <LoopForever>
  ldr   r0, =_estack
 8002950:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002954:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002958:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800295c:	0800b5b8 	.word	0x0800b5b8
  ldr r2, =_sbss
 8002960:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8002964:	200287f0 	.word	0x200287f0

08002968 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002968:	e7fe      	b.n	8002968 <ADC1_IRQHandler>
	...

0800296c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002972:	4b35      	ldr	r3, [pc, #212]	@ (8002a48 <SystemInit+0xdc>)
 8002974:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002978:	4a33      	ldr	r2, [pc, #204]	@ (8002a48 <SystemInit+0xdc>)
 800297a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800297e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8002982:	4b32      	ldr	r3, [pc, #200]	@ (8002a4c <SystemInit+0xe0>)
 8002984:	2201      	movs	r2, #1
 8002986:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8002988:	4b30      	ldr	r3, [pc, #192]	@ (8002a4c <SystemInit+0xe0>)
 800298a:	2200      	movs	r2, #0
 800298c:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 800298e:	4b2f      	ldr	r3, [pc, #188]	@ (8002a4c <SystemInit+0xe0>)
 8002990:	2200      	movs	r2, #0
 8002992:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8002994:	4b2d      	ldr	r3, [pc, #180]	@ (8002a4c <SystemInit+0xe0>)
 8002996:	681a      	ldr	r2, [r3, #0]
 8002998:	492c      	ldr	r1, [pc, #176]	@ (8002a4c <SystemInit+0xe0>)
 800299a:	4b2d      	ldr	r3, [pc, #180]	@ (8002a50 <SystemInit+0xe4>)
 800299c:	4013      	ands	r3, r2
 800299e:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 80029a0:	4b2a      	ldr	r3, [pc, #168]	@ (8002a4c <SystemInit+0xe0>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 80029a6:	4b29      	ldr	r3, [pc, #164]	@ (8002a4c <SystemInit+0xe0>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 80029ac:	4b27      	ldr	r3, [pc, #156]	@ (8002a4c <SystemInit+0xe0>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 80029b2:	4b26      	ldr	r3, [pc, #152]	@ (8002a4c <SystemInit+0xe0>)
 80029b4:	4a27      	ldr	r2, [pc, #156]	@ (8002a54 <SystemInit+0xe8>)
 80029b6:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 80029b8:	4b24      	ldr	r3, [pc, #144]	@ (8002a4c <SystemInit+0xe0>)
 80029ba:	2200      	movs	r2, #0
 80029bc:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 80029be:	4b23      	ldr	r3, [pc, #140]	@ (8002a4c <SystemInit+0xe0>)
 80029c0:	4a24      	ldr	r2, [pc, #144]	@ (8002a54 <SystemInit+0xe8>)
 80029c2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 80029c4:	4b21      	ldr	r3, [pc, #132]	@ (8002a4c <SystemInit+0xe0>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 80029ca:	4b20      	ldr	r3, [pc, #128]	@ (8002a4c <SystemInit+0xe0>)
 80029cc:	4a21      	ldr	r2, [pc, #132]	@ (8002a54 <SystemInit+0xe8>)
 80029ce:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 80029d0:	4b1e      	ldr	r3, [pc, #120]	@ (8002a4c <SystemInit+0xe0>)
 80029d2:	2200      	movs	r2, #0
 80029d4:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80029d6:	4b1d      	ldr	r3, [pc, #116]	@ (8002a4c <SystemInit+0xe0>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a1c      	ldr	r2, [pc, #112]	@ (8002a4c <SystemInit+0xe0>)
 80029dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029e0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80029e2:	4b1a      	ldr	r3, [pc, #104]	@ (8002a4c <SystemInit+0xe0>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80029e8:	4b17      	ldr	r3, [pc, #92]	@ (8002a48 <SystemInit+0xdc>)
 80029ea:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80029ee:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 80029f0:	4b19      	ldr	r3, [pc, #100]	@ (8002a58 <SystemInit+0xec>)
 80029f2:	699b      	ldr	r3, [r3, #24]
 80029f4:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 80029f8:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8002a00:	d003      	beq.n	8002a0a <SystemInit+0x9e>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8002a08:	d117      	bne.n	8002a3a <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8002a0a:	4b13      	ldr	r3, [pc, #76]	@ (8002a58 <SystemInit+0xec>)
 8002a0c:	69db      	ldr	r3, [r3, #28]
 8002a0e:	f003 0301 	and.w	r3, r3, #1
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d005      	beq.n	8002a22 <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8002a16:	4b10      	ldr	r3, [pc, #64]	@ (8002a58 <SystemInit+0xec>)
 8002a18:	4a10      	ldr	r2, [pc, #64]	@ (8002a5c <SystemInit+0xf0>)
 8002a1a:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8002a1c:	4b0e      	ldr	r3, [pc, #56]	@ (8002a58 <SystemInit+0xec>)
 8002a1e:	4a10      	ldr	r2, [pc, #64]	@ (8002a60 <SystemInit+0xf4>)
 8002a20:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8002a22:	4b0d      	ldr	r3, [pc, #52]	@ (8002a58 <SystemInit+0xec>)
 8002a24:	69db      	ldr	r3, [r3, #28]
 8002a26:	4a0c      	ldr	r2, [pc, #48]	@ (8002a58 <SystemInit+0xec>)
 8002a28:	f043 0302 	orr.w	r3, r3, #2
 8002a2c:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8002a2e:	4b0a      	ldr	r3, [pc, #40]	@ (8002a58 <SystemInit+0xec>)
 8002a30:	69db      	ldr	r3, [r3, #28]
 8002a32:	4a09      	ldr	r2, [pc, #36]	@ (8002a58 <SystemInit+0xec>)
 8002a34:	f043 0301 	orr.w	r3, r3, #1
 8002a38:	61d3      	str	r3, [r2, #28]
  }
}
 8002a3a:	bf00      	nop
 8002a3c:	370c      	adds	r7, #12
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr
 8002a46:	bf00      	nop
 8002a48:	e000ed00 	.word	0xe000ed00
 8002a4c:	44020c00 	.word	0x44020c00
 8002a50:	eae2eae3 	.word	0xeae2eae3
 8002a54:	01010280 	.word	0x01010280
 8002a58:	40022000 	.word	0x40022000
 8002a5c:	08192a3b 	.word	0x08192a3b
 8002a60:	4c5d6e7f 	.word	0x4c5d6e7f

08002a64 <GUI_DrawPoint>:
                y:the y coordinate of the point
								color:the color value of the point
 * @retvalue   :None
********************************************************************/
void GUI_DrawPoint(u16 x,u16 y,u16 color)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b082      	sub	sp, #8
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	80fb      	strh	r3, [r7, #6]
 8002a6e:	460b      	mov	r3, r1
 8002a70:	80bb      	strh	r3, [r7, #4]
 8002a72:	4613      	mov	r3, r2
 8002a74:	807b      	strh	r3, [r7, #2]
	LCD_SetCursor(x,y);//���ù��λ�� 
 8002a76:	88ba      	ldrh	r2, [r7, #4]
 8002a78:	88fb      	ldrh	r3, [r7, #6]
 8002a7a:	4611      	mov	r1, r2
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f000 ff4b 	bl	8003918 <LCD_SetCursor>
	Lcd_WriteData_16Bit(color); 
 8002a82:	887b      	ldrh	r3, [r7, #2]
 8002a84:	4618      	mov	r0, r3
 8002a86:	f000 fd57 	bl	8003538 <Lcd_WriteData_16Bit>
}
 8002a8a:	bf00      	nop
 8002a8c:	3708      	adds	r7, #8
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}
	...

08002a94 <LCD_ShowChar>:
								size:the size of display character
								mode:0-no overlying,1-overlying
 * @retvalue   :None
******************************************************************************/ 
void LCD_ShowChar(u16 x,u16 y,u16 fc, u16 bc, u8 num,u8 size,u8 mode)
{  
 8002a94:	b590      	push	{r4, r7, lr}
 8002a96:	b085      	sub	sp, #20
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	4604      	mov	r4, r0
 8002a9c:	4608      	mov	r0, r1
 8002a9e:	4611      	mov	r1, r2
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	4623      	mov	r3, r4
 8002aa4:	80fb      	strh	r3, [r7, #6]
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	80bb      	strh	r3, [r7, #4]
 8002aaa:	460b      	mov	r3, r1
 8002aac:	807b      	strh	r3, [r7, #2]
 8002aae:	4613      	mov	r3, r2
 8002ab0:	803b      	strh	r3, [r7, #0]
    u8 temp;
    u8 pos,t;
	u16 colortemp=POINT_COLOR;      
 8002ab2:	4b62      	ldr	r3, [pc, #392]	@ (8002c3c <LCD_ShowChar+0x1a8>)
 8002ab4:	881b      	ldrh	r3, [r3, #0]
 8002ab6:	817b      	strh	r3, [r7, #10]
		   
	num=num-' ';//�õ�ƫ�ƺ��ֵ
 8002ab8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002abc:	3b20      	subs	r3, #32
 8002abe:	f887 3020 	strb.w	r3, [r7, #32]
	LCD_SetWindows(x,y,x+size/2-1,y+size-1);//���õ���������ʾ����
 8002ac2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002ac6:	085b      	lsrs	r3, r3, #1
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	461a      	mov	r2, r3
 8002acc:	88fb      	ldrh	r3, [r7, #6]
 8002ace:	4413      	add	r3, r2
 8002ad0:	b29b      	uxth	r3, r3
 8002ad2:	3b01      	subs	r3, #1
 8002ad4:	b29c      	uxth	r4, r3
 8002ad6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002ada:	b29a      	uxth	r2, r3
 8002adc:	88bb      	ldrh	r3, [r7, #4]
 8002ade:	4413      	add	r3, r2
 8002ae0:	b29b      	uxth	r3, r3
 8002ae2:	3b01      	subs	r3, #1
 8002ae4:	b29b      	uxth	r3, r3
 8002ae6:	88b9      	ldrh	r1, [r7, #4]
 8002ae8:	88f8      	ldrh	r0, [r7, #6]
 8002aea:	4622      	mov	r2, r4
 8002aec:	f000 fec0 	bl	8003870 <LCD_SetWindows>
	if(!mode) //�ǵ��ӷ�ʽ
 8002af0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d143      	bne.n	8002b80 <LCD_ShowChar+0xec>
	{		
		for(pos=0;pos<size;pos++)
 8002af8:	2300      	movs	r3, #0
 8002afa:	73bb      	strb	r3, [r7, #14]
 8002afc:	e03a      	b.n	8002b74 <LCD_ShowChar+0xe0>
		{
			if(size==12)temp=asc2_1206[num][pos];//����1206����
 8002afe:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002b02:	2b0c      	cmp	r3, #12
 8002b04:	d10c      	bne.n	8002b20 <LCD_ShowChar+0x8c>
 8002b06:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002b0a:	7bb9      	ldrb	r1, [r7, #14]
 8002b0c:	484c      	ldr	r0, [pc, #304]	@ (8002c40 <LCD_ShowChar+0x1ac>)
 8002b0e:	4613      	mov	r3, r2
 8002b10:	005b      	lsls	r3, r3, #1
 8002b12:	4413      	add	r3, r2
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	4403      	add	r3, r0
 8002b18:	440b      	add	r3, r1
 8002b1a:	781b      	ldrb	r3, [r3, #0]
 8002b1c:	73fb      	strb	r3, [r7, #15]
 8002b1e:	e008      	b.n	8002b32 <LCD_ShowChar+0x9e>
			else temp=asc2_1608[num][pos];		 //����1608����
 8002b20:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002b24:	7bbb      	ldrb	r3, [r7, #14]
 8002b26:	4947      	ldr	r1, [pc, #284]	@ (8002c44 <LCD_ShowChar+0x1b0>)
 8002b28:	0112      	lsls	r2, r2, #4
 8002b2a:	440a      	add	r2, r1
 8002b2c:	4413      	add	r3, r2
 8002b2e:	781b      	ldrb	r3, [r3, #0]
 8002b30:	73fb      	strb	r3, [r7, #15]
			for(t=0;t<size/2;t++)
 8002b32:	2300      	movs	r3, #0
 8002b34:	737b      	strb	r3, [r7, #13]
 8002b36:	e013      	b.n	8002b60 <LCD_ShowChar+0xcc>
		    {                 
		        if(temp&0x01)Lcd_WriteData_16Bit(fc); 
 8002b38:	7bfb      	ldrb	r3, [r7, #15]
 8002b3a:	f003 0301 	and.w	r3, r3, #1
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d004      	beq.n	8002b4c <LCD_ShowChar+0xb8>
 8002b42:	887b      	ldrh	r3, [r7, #2]
 8002b44:	4618      	mov	r0, r3
 8002b46:	f000 fcf7 	bl	8003538 <Lcd_WriteData_16Bit>
 8002b4a:	e003      	b.n	8002b54 <LCD_ShowChar+0xc0>
				else Lcd_WriteData_16Bit(bc); 
 8002b4c:	883b      	ldrh	r3, [r7, #0]
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f000 fcf2 	bl	8003538 <Lcd_WriteData_16Bit>
				temp>>=1; 
 8002b54:	7bfb      	ldrb	r3, [r7, #15]
 8002b56:	085b      	lsrs	r3, r3, #1
 8002b58:	73fb      	strb	r3, [r7, #15]
			for(t=0;t<size/2;t++)
 8002b5a:	7b7b      	ldrb	r3, [r7, #13]
 8002b5c:	3301      	adds	r3, #1
 8002b5e:	737b      	strb	r3, [r7, #13]
 8002b60:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002b64:	085b      	lsrs	r3, r3, #1
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	7b7a      	ldrb	r2, [r7, #13]
 8002b6a:	429a      	cmp	r2, r3
 8002b6c:	d3e4      	bcc.n	8002b38 <LCD_ShowChar+0xa4>
		for(pos=0;pos<size;pos++)
 8002b6e:	7bbb      	ldrb	r3, [r7, #14]
 8002b70:	3301      	adds	r3, #1
 8002b72:	73bb      	strb	r3, [r7, #14]
 8002b74:	7bba      	ldrb	r2, [r7, #14]
 8002b76:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	d3bf      	bcc.n	8002afe <LCD_ShowChar+0x6a>
 8002b7e:	e049      	b.n	8002c14 <LCD_ShowChar+0x180>
		    }
			
		}	
	}else//���ӷ�ʽ
	{
		for(pos=0;pos<size;pos++)
 8002b80:	2300      	movs	r3, #0
 8002b82:	73bb      	strb	r3, [r7, #14]
 8002b84:	e041      	b.n	8002c0a <LCD_ShowChar+0x176>
		{
			if(size==12)temp=asc2_1206[num][pos];//����1206����
 8002b86:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002b8a:	2b0c      	cmp	r3, #12
 8002b8c:	d10c      	bne.n	8002ba8 <LCD_ShowChar+0x114>
 8002b8e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002b92:	7bb9      	ldrb	r1, [r7, #14]
 8002b94:	482a      	ldr	r0, [pc, #168]	@ (8002c40 <LCD_ShowChar+0x1ac>)
 8002b96:	4613      	mov	r3, r2
 8002b98:	005b      	lsls	r3, r3, #1
 8002b9a:	4413      	add	r3, r2
 8002b9c:	009b      	lsls	r3, r3, #2
 8002b9e:	4403      	add	r3, r0
 8002ba0:	440b      	add	r3, r1
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	73fb      	strb	r3, [r7, #15]
 8002ba6:	e008      	b.n	8002bba <LCD_ShowChar+0x126>
			else temp=asc2_1608[num][pos];		 //����1608����
 8002ba8:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002bac:	7bbb      	ldrb	r3, [r7, #14]
 8002bae:	4925      	ldr	r1, [pc, #148]	@ (8002c44 <LCD_ShowChar+0x1b0>)
 8002bb0:	0112      	lsls	r2, r2, #4
 8002bb2:	440a      	add	r2, r1
 8002bb4:	4413      	add	r3, r2
 8002bb6:	781b      	ldrb	r3, [r3, #0]
 8002bb8:	73fb      	strb	r3, [r7, #15]
			for(t=0;t<size/2;t++)
 8002bba:	2300      	movs	r3, #0
 8002bbc:	737b      	strb	r3, [r7, #13]
 8002bbe:	e01a      	b.n	8002bf6 <LCD_ShowChar+0x162>
		    {   
				POINT_COLOR=fc;              
 8002bc0:	4a1e      	ldr	r2, [pc, #120]	@ (8002c3c <LCD_ShowChar+0x1a8>)
 8002bc2:	887b      	ldrh	r3, [r7, #2]
 8002bc4:	8013      	strh	r3, [r2, #0]
		        if(temp&0x01)LCD_DrawPoint(x+t,y+pos);//��һ����    
 8002bc6:	7bfb      	ldrb	r3, [r7, #15]
 8002bc8:	f003 0301 	and.w	r3, r3, #1
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d00c      	beq.n	8002bea <LCD_ShowChar+0x156>
 8002bd0:	7b7b      	ldrb	r3, [r7, #13]
 8002bd2:	b29a      	uxth	r2, r3
 8002bd4:	88fb      	ldrh	r3, [r7, #6]
 8002bd6:	4413      	add	r3, r2
 8002bd8:	b298      	uxth	r0, r3
 8002bda:	7bbb      	ldrb	r3, [r7, #14]
 8002bdc:	b29a      	uxth	r2, r3
 8002bde:	88bb      	ldrh	r3, [r7, #4]
 8002be0:	4413      	add	r3, r2
 8002be2:	b29b      	uxth	r3, r3
 8002be4:	4619      	mov	r1, r3
 8002be6:	f000 fcc5 	bl	8003574 <LCD_DrawPoint>
		        temp>>=1; 
 8002bea:	7bfb      	ldrb	r3, [r7, #15]
 8002bec:	085b      	lsrs	r3, r3, #1
 8002bee:	73fb      	strb	r3, [r7, #15]
			for(t=0;t<size/2;t++)
 8002bf0:	7b7b      	ldrb	r3, [r7, #13]
 8002bf2:	3301      	adds	r3, #1
 8002bf4:	737b      	strb	r3, [r7, #13]
 8002bf6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002bfa:	085b      	lsrs	r3, r3, #1
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	7b7a      	ldrb	r2, [r7, #13]
 8002c00:	429a      	cmp	r2, r3
 8002c02:	d3dd      	bcc.n	8002bc0 <LCD_ShowChar+0x12c>
		for(pos=0;pos<size;pos++)
 8002c04:	7bbb      	ldrb	r3, [r7, #14]
 8002c06:	3301      	adds	r3, #1
 8002c08:	73bb      	strb	r3, [r7, #14]
 8002c0a:	7bba      	ldrb	r2, [r7, #14]
 8002c0c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d3b8      	bcc.n	8002b86 <LCD_ShowChar+0xf2>
		    }
		}
	}
	POINT_COLOR=colortemp;	
 8002c14:	4a09      	ldr	r2, [pc, #36]	@ (8002c3c <LCD_ShowChar+0x1a8>)
 8002c16:	897b      	ldrh	r3, [r7, #10]
 8002c18:	8013      	strh	r3, [r2, #0]
	LCD_SetWindows(0,0,lcddev.width-1,lcddev.height-1);//�ָ�����Ϊȫ��    	   	 	  
 8002c1a:	4b0b      	ldr	r3, [pc, #44]	@ (8002c48 <LCD_ShowChar+0x1b4>)
 8002c1c:	881b      	ldrh	r3, [r3, #0]
 8002c1e:	3b01      	subs	r3, #1
 8002c20:	b29a      	uxth	r2, r3
 8002c22:	4b09      	ldr	r3, [pc, #36]	@ (8002c48 <LCD_ShowChar+0x1b4>)
 8002c24:	885b      	ldrh	r3, [r3, #2]
 8002c26:	3b01      	subs	r3, #1
 8002c28:	b29b      	uxth	r3, r3
 8002c2a:	2100      	movs	r1, #0
 8002c2c:	2000      	movs	r0, #0
 8002c2e:	f000 fe1f 	bl	8003870 <LCD_SetWindows>
}
 8002c32:	bf00      	nop
 8002c34:	3714      	adds	r7, #20
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd90      	pop	{r4, r7, pc}
 8002c3a:	bf00      	nop
 8002c3c:	20025c62 	.word	0x20025c62
 8002c40:	08009e90 	.word	0x08009e90
 8002c44:	0800a304 	.word	0x0800a304
 8002c48:	20025c54 	.word	0x20025c54

08002c4c <GUI_DrawFont16>:
								s:the start address of the Chinese character
								mode:0-no overlying,1-overlying
 * @retvalue   :None
******************************************************************************/ 
void GUI_DrawFont16(u16 x, u16 y, u16 fc, u16 bc, u8 *s,u8 mode)
{
 8002c4c:	b590      	push	{r4, r7, lr}
 8002c4e:	b085      	sub	sp, #20
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	4604      	mov	r4, r0
 8002c54:	4608      	mov	r0, r1
 8002c56:	4611      	mov	r1, r2
 8002c58:	461a      	mov	r2, r3
 8002c5a:	4623      	mov	r3, r4
 8002c5c:	80fb      	strh	r3, [r7, #6]
 8002c5e:	4603      	mov	r3, r0
 8002c60:	80bb      	strh	r3, [r7, #4]
 8002c62:	460b      	mov	r3, r1
 8002c64:	807b      	strh	r3, [r7, #2]
 8002c66:	4613      	mov	r3, r2
 8002c68:	803b      	strh	r3, [r7, #0]
	u8 i,j;
	u16 k;
	u16 HZnum;
	u16 x0=x;
 8002c6a:	88fb      	ldrh	r3, [r7, #6]
 8002c6c:	817b      	strh	r3, [r7, #10]
	HZnum=sizeof(tfont16)/sizeof(typFNT_GB16);	//�Զ�ͳ�ƺ�����Ŀ
 8002c6e:	233e      	movs	r3, #62	@ 0x3e
 8002c70:	813b      	strh	r3, [r7, #8]
	
			
	for (k=0;k<HZnum;k++) 
 8002c72:	2300      	movs	r3, #0
 8002c74:	81bb      	strh	r3, [r7, #12]
 8002c76:	e084      	b.n	8002d82 <GUI_DrawFont16+0x136>
	{
	  if ((tfont16[k].Index[0]==*(s))&&(tfont16[k].Index[1]==*(s+1)))
 8002c78:	89ba      	ldrh	r2, [r7, #12]
 8002c7a:	494c      	ldr	r1, [pc, #304]	@ (8002dac <GUI_DrawFont16+0x160>)
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	011b      	lsls	r3, r3, #4
 8002c80:	4413      	add	r3, r2
 8002c82:	005b      	lsls	r3, r3, #1
 8002c84:	440b      	add	r3, r1
 8002c86:	781a      	ldrb	r2, [r3, #0]
 8002c88:	6a3b      	ldr	r3, [r7, #32]
 8002c8a:	781b      	ldrb	r3, [r3, #0]
 8002c8c:	429a      	cmp	r2, r3
 8002c8e:	d174      	bne.n	8002d7a <GUI_DrawFont16+0x12e>
 8002c90:	89ba      	ldrh	r2, [r7, #12]
 8002c92:	4946      	ldr	r1, [pc, #280]	@ (8002dac <GUI_DrawFont16+0x160>)
 8002c94:	4613      	mov	r3, r2
 8002c96:	011b      	lsls	r3, r3, #4
 8002c98:	4413      	add	r3, r2
 8002c9a:	005b      	lsls	r3, r3, #1
 8002c9c:	440b      	add	r3, r1
 8002c9e:	3301      	adds	r3, #1
 8002ca0:	781a      	ldrb	r2, [r3, #0]
 8002ca2:	6a3b      	ldr	r3, [r7, #32]
 8002ca4:	3301      	adds	r3, #1
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	d166      	bne.n	8002d7a <GUI_DrawFont16+0x12e>
	  { 	LCD_SetWindows(x,y,x+16-1,y+16-1);
 8002cac:	88fb      	ldrh	r3, [r7, #6]
 8002cae:	330f      	adds	r3, #15
 8002cb0:	b29a      	uxth	r2, r3
 8002cb2:	88bb      	ldrh	r3, [r7, #4]
 8002cb4:	330f      	adds	r3, #15
 8002cb6:	b29b      	uxth	r3, r3
 8002cb8:	88b9      	ldrh	r1, [r7, #4]
 8002cba:	88f8      	ldrh	r0, [r7, #6]
 8002cbc:	f000 fdd8 	bl	8003870 <LCD_SetWindows>
		    for(i=0;i<16*2;i++)
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	73fb      	strb	r3, [r7, #15]
 8002cc4:	e056      	b.n	8002d74 <GUI_DrawFont16+0x128>
		    {
				for(j=0;j<8;j++)
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	73bb      	strb	r3, [r7, #14]
 8002cca:	e04d      	b.n	8002d68 <GUI_DrawFont16+0x11c>
		    	{	
					if(!mode) //�ǵ��ӷ�ʽ
 8002ccc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d11c      	bne.n	8002d0e <GUI_DrawFont16+0xc2>
					{
						if(tfont16[k].Msk[i]&(0x80>>j))	Lcd_WriteData_16Bit(fc);
 8002cd4:	89ba      	ldrh	r2, [r7, #12]
 8002cd6:	7bf9      	ldrb	r1, [r7, #15]
 8002cd8:	4834      	ldr	r0, [pc, #208]	@ (8002dac <GUI_DrawFont16+0x160>)
 8002cda:	4613      	mov	r3, r2
 8002cdc:	011b      	lsls	r3, r3, #4
 8002cde:	4413      	add	r3, r2
 8002ce0:	005b      	lsls	r3, r3, #1
 8002ce2:	4403      	add	r3, r0
 8002ce4:	440b      	add	r3, r1
 8002ce6:	3302      	adds	r3, #2
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	4619      	mov	r1, r3
 8002cec:	7bbb      	ldrb	r3, [r7, #14]
 8002cee:	2280      	movs	r2, #128	@ 0x80
 8002cf0:	fa42 f303 	asr.w	r3, r2, r3
 8002cf4:	400b      	ands	r3, r1
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d004      	beq.n	8002d04 <GUI_DrawFont16+0xb8>
 8002cfa:	887b      	ldrh	r3, [r7, #2]
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f000 fc1b 	bl	8003538 <Lcd_WriteData_16Bit>
 8002d02:	e02e      	b.n	8002d62 <GUI_DrawFont16+0x116>
						else Lcd_WriteData_16Bit(bc);
 8002d04:	883b      	ldrh	r3, [r7, #0]
 8002d06:	4618      	mov	r0, r3
 8002d08:	f000 fc16 	bl	8003538 <Lcd_WriteData_16Bit>
 8002d0c:	e029      	b.n	8002d62 <GUI_DrawFont16+0x116>
					}
					else
					{
						POINT_COLOR=fc;
 8002d0e:	4a28      	ldr	r2, [pc, #160]	@ (8002db0 <GUI_DrawFont16+0x164>)
 8002d10:	887b      	ldrh	r3, [r7, #2]
 8002d12:	8013      	strh	r3, [r2, #0]
						if(tfont16[k].Msk[i]&(0x80>>j))	LCD_DrawPoint(x,y);//��һ����
 8002d14:	89ba      	ldrh	r2, [r7, #12]
 8002d16:	7bf9      	ldrb	r1, [r7, #15]
 8002d18:	4824      	ldr	r0, [pc, #144]	@ (8002dac <GUI_DrawFont16+0x160>)
 8002d1a:	4613      	mov	r3, r2
 8002d1c:	011b      	lsls	r3, r3, #4
 8002d1e:	4413      	add	r3, r2
 8002d20:	005b      	lsls	r3, r3, #1
 8002d22:	4403      	add	r3, r0
 8002d24:	440b      	add	r3, r1
 8002d26:	3302      	adds	r3, #2
 8002d28:	781b      	ldrb	r3, [r3, #0]
 8002d2a:	4619      	mov	r1, r3
 8002d2c:	7bbb      	ldrb	r3, [r7, #14]
 8002d2e:	2280      	movs	r2, #128	@ 0x80
 8002d30:	fa42 f303 	asr.w	r3, r2, r3
 8002d34:	400b      	ands	r3, r1
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d005      	beq.n	8002d46 <GUI_DrawFont16+0xfa>
 8002d3a:	88ba      	ldrh	r2, [r7, #4]
 8002d3c:	88fb      	ldrh	r3, [r7, #6]
 8002d3e:	4611      	mov	r1, r2
 8002d40:	4618      	mov	r0, r3
 8002d42:	f000 fc17 	bl	8003574 <LCD_DrawPoint>
						x++;
 8002d46:	88fb      	ldrh	r3, [r7, #6]
 8002d48:	3301      	adds	r3, #1
 8002d4a:	80fb      	strh	r3, [r7, #6]
						if((x-x0)==16)
 8002d4c:	88fa      	ldrh	r2, [r7, #6]
 8002d4e:	897b      	ldrh	r3, [r7, #10]
 8002d50:	1ad3      	subs	r3, r2, r3
 8002d52:	2b10      	cmp	r3, #16
 8002d54:	d105      	bne.n	8002d62 <GUI_DrawFont16+0x116>
						{
							x=x0;
 8002d56:	897b      	ldrh	r3, [r7, #10]
 8002d58:	80fb      	strh	r3, [r7, #6]
							y++;
 8002d5a:	88bb      	ldrh	r3, [r7, #4]
 8002d5c:	3301      	adds	r3, #1
 8002d5e:	80bb      	strh	r3, [r7, #4]
							break;
 8002d60:	e005      	b.n	8002d6e <GUI_DrawFont16+0x122>
				for(j=0;j<8;j++)
 8002d62:	7bbb      	ldrb	r3, [r7, #14]
 8002d64:	3301      	adds	r3, #1
 8002d66:	73bb      	strb	r3, [r7, #14]
 8002d68:	7bbb      	ldrb	r3, [r7, #14]
 8002d6a:	2b07      	cmp	r3, #7
 8002d6c:	d9ae      	bls.n	8002ccc <GUI_DrawFont16+0x80>
		    for(i=0;i<16*2;i++)
 8002d6e:	7bfb      	ldrb	r3, [r7, #15]
 8002d70:	3301      	adds	r3, #1
 8002d72:	73fb      	strb	r3, [r7, #15]
 8002d74:	7bfb      	ldrb	r3, [r7, #15]
 8002d76:	2b1f      	cmp	r3, #31
 8002d78:	d9a5      	bls.n	8002cc6 <GUI_DrawFont16+0x7a>
				
			}
			
			
		}				  	
		continue;  //���ҵ���Ӧ�����ֿ������˳�����ֹ��������ظ�ȡģ����Ӱ��
 8002d7a:	bf00      	nop
	for (k=0;k<HZnum;k++) 
 8002d7c:	89bb      	ldrh	r3, [r7, #12]
 8002d7e:	3301      	adds	r3, #1
 8002d80:	81bb      	strh	r3, [r7, #12]
 8002d82:	89ba      	ldrh	r2, [r7, #12]
 8002d84:	893b      	ldrh	r3, [r7, #8]
 8002d86:	429a      	cmp	r2, r3
 8002d88:	f4ff af76 	bcc.w	8002c78 <GUI_DrawFont16+0x2c>
	}

	LCD_SetWindows(0,0,lcddev.width-1,lcddev.height-1);//�ָ�����Ϊȫ��  
 8002d8c:	4b09      	ldr	r3, [pc, #36]	@ (8002db4 <GUI_DrawFont16+0x168>)
 8002d8e:	881b      	ldrh	r3, [r3, #0]
 8002d90:	3b01      	subs	r3, #1
 8002d92:	b29a      	uxth	r2, r3
 8002d94:	4b07      	ldr	r3, [pc, #28]	@ (8002db4 <GUI_DrawFont16+0x168>)
 8002d96:	885b      	ldrh	r3, [r3, #2]
 8002d98:	3b01      	subs	r3, #1
 8002d9a:	b29b      	uxth	r3, r3
 8002d9c:	2100      	movs	r1, #0
 8002d9e:	2000      	movs	r0, #0
 8002da0:	f000 fd66 	bl	8003870 <LCD_SetWindows>
} 
 8002da4:	bf00      	nop
 8002da6:	3714      	adds	r7, #20
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd90      	pop	{r4, r7, pc}
 8002dac:	0800a8f4 	.word	0x0800a8f4
 8002db0:	20025c62 	.word	0x20025c62
 8002db4:	20025c54 	.word	0x20025c54

08002db8 <GUI_DrawFont24>:
								s:the start address of the Chinese character
								mode:0-no overlying,1-overlying
 * @retvalue   :None
******************************************************************************/ 
void GUI_DrawFont24(u16 x, u16 y, u16 fc, u16 bc, u8 *s,u8 mode)
{
 8002db8:	b590      	push	{r4, r7, lr}
 8002dba:	b085      	sub	sp, #20
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	4604      	mov	r4, r0
 8002dc0:	4608      	mov	r0, r1
 8002dc2:	4611      	mov	r1, r2
 8002dc4:	461a      	mov	r2, r3
 8002dc6:	4623      	mov	r3, r4
 8002dc8:	80fb      	strh	r3, [r7, #6]
 8002dca:	4603      	mov	r3, r0
 8002dcc:	80bb      	strh	r3, [r7, #4]
 8002dce:	460b      	mov	r3, r1
 8002dd0:	807b      	strh	r3, [r7, #2]
 8002dd2:	4613      	mov	r3, r2
 8002dd4:	803b      	strh	r3, [r7, #0]
	u8 i,j;
	u16 k;
	u16 HZnum;
	u16 x0=x;
 8002dd6:	88fb      	ldrh	r3, [r7, #6]
 8002dd8:	817b      	strh	r3, [r7, #10]
	HZnum=sizeof(tfont24)/sizeof(typFNT_GB24);	//�Զ�ͳ�ƺ�����Ŀ
 8002dda:	2307      	movs	r3, #7
 8002ddc:	813b      	strh	r3, [r7, #8]
		
			for (k=0;k<HZnum;k++) 
 8002dde:	2300      	movs	r3, #0
 8002de0:	81bb      	strh	r3, [r7, #12]
 8002de2:	e080      	b.n	8002ee6 <GUI_DrawFont24+0x12e>
			{
			  if ((tfont24[k].Index[0]==*(s))&&(tfont24[k].Index[1]==*(s+1)))
 8002de4:	89bb      	ldrh	r3, [r7, #12]
 8002de6:	4a4a      	ldr	r2, [pc, #296]	@ (8002f10 <GUI_DrawFont24+0x158>)
 8002de8:	214a      	movs	r1, #74	@ 0x4a
 8002dea:	fb01 f303 	mul.w	r3, r1, r3
 8002dee:	4413      	add	r3, r2
 8002df0:	781a      	ldrb	r2, [r3, #0]
 8002df2:	6a3b      	ldr	r3, [r7, #32]
 8002df4:	781b      	ldrb	r3, [r3, #0]
 8002df6:	429a      	cmp	r2, r3
 8002df8:	d171      	bne.n	8002ede <GUI_DrawFont24+0x126>
 8002dfa:	89bb      	ldrh	r3, [r7, #12]
 8002dfc:	4a44      	ldr	r2, [pc, #272]	@ (8002f10 <GUI_DrawFont24+0x158>)
 8002dfe:	214a      	movs	r1, #74	@ 0x4a
 8002e00:	fb01 f303 	mul.w	r3, r1, r3
 8002e04:	4413      	add	r3, r2
 8002e06:	3301      	adds	r3, #1
 8002e08:	781a      	ldrb	r2, [r3, #0]
 8002e0a:	6a3b      	ldr	r3, [r7, #32]
 8002e0c:	3301      	adds	r3, #1
 8002e0e:	781b      	ldrb	r3, [r3, #0]
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d164      	bne.n	8002ede <GUI_DrawFont24+0x126>
			  { 	LCD_SetWindows(x,y,x+24-1,y+24-1);
 8002e14:	88fb      	ldrh	r3, [r7, #6]
 8002e16:	3317      	adds	r3, #23
 8002e18:	b29a      	uxth	r2, r3
 8002e1a:	88bb      	ldrh	r3, [r7, #4]
 8002e1c:	3317      	adds	r3, #23
 8002e1e:	b29b      	uxth	r3, r3
 8002e20:	88b9      	ldrh	r1, [r7, #4]
 8002e22:	88f8      	ldrh	r0, [r7, #6]
 8002e24:	f000 fd24 	bl	8003870 <LCD_SetWindows>
				    for(i=0;i<24*3;i++)
 8002e28:	2300      	movs	r3, #0
 8002e2a:	73fb      	strb	r3, [r7, #15]
 8002e2c:	e054      	b.n	8002ed8 <GUI_DrawFont24+0x120>
				    {
							for(j=0;j<8;j++)
 8002e2e:	2300      	movs	r3, #0
 8002e30:	73bb      	strb	r3, [r7, #14]
 8002e32:	e04b      	b.n	8002ecc <GUI_DrawFont24+0x114>
							{
								if(!mode) //�ǵ��ӷ�ʽ
 8002e34:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d11b      	bne.n	8002e74 <GUI_DrawFont24+0xbc>
								{
									if(tfont24[k].Msk[i]&(0x80>>j))	Lcd_WriteData_16Bit(fc);
 8002e3c:	89ba      	ldrh	r2, [r7, #12]
 8002e3e:	7bfb      	ldrb	r3, [r7, #15]
 8002e40:	4933      	ldr	r1, [pc, #204]	@ (8002f10 <GUI_DrawFont24+0x158>)
 8002e42:	204a      	movs	r0, #74	@ 0x4a
 8002e44:	fb00 f202 	mul.w	r2, r0, r2
 8002e48:	440a      	add	r2, r1
 8002e4a:	4413      	add	r3, r2
 8002e4c:	3302      	adds	r3, #2
 8002e4e:	781b      	ldrb	r3, [r3, #0]
 8002e50:	4619      	mov	r1, r3
 8002e52:	7bbb      	ldrb	r3, [r7, #14]
 8002e54:	2280      	movs	r2, #128	@ 0x80
 8002e56:	fa42 f303 	asr.w	r3, r2, r3
 8002e5a:	400b      	ands	r3, r1
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d004      	beq.n	8002e6a <GUI_DrawFont24+0xb2>
 8002e60:	887b      	ldrh	r3, [r7, #2]
 8002e62:	4618      	mov	r0, r3
 8002e64:	f000 fb68 	bl	8003538 <Lcd_WriteData_16Bit>
 8002e68:	e02d      	b.n	8002ec6 <GUI_DrawFont24+0x10e>
									else Lcd_WriteData_16Bit(bc);
 8002e6a:	883b      	ldrh	r3, [r7, #0]
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f000 fb63 	bl	8003538 <Lcd_WriteData_16Bit>
 8002e72:	e028      	b.n	8002ec6 <GUI_DrawFont24+0x10e>
								}
							else
							{
								POINT_COLOR=fc;
 8002e74:	4a27      	ldr	r2, [pc, #156]	@ (8002f14 <GUI_DrawFont24+0x15c>)
 8002e76:	887b      	ldrh	r3, [r7, #2]
 8002e78:	8013      	strh	r3, [r2, #0]
								if(tfont24[k].Msk[i]&(0x80>>j))	LCD_DrawPoint(x,y);//��һ����
 8002e7a:	89ba      	ldrh	r2, [r7, #12]
 8002e7c:	7bfb      	ldrb	r3, [r7, #15]
 8002e7e:	4924      	ldr	r1, [pc, #144]	@ (8002f10 <GUI_DrawFont24+0x158>)
 8002e80:	204a      	movs	r0, #74	@ 0x4a
 8002e82:	fb00 f202 	mul.w	r2, r0, r2
 8002e86:	440a      	add	r2, r1
 8002e88:	4413      	add	r3, r2
 8002e8a:	3302      	adds	r3, #2
 8002e8c:	781b      	ldrb	r3, [r3, #0]
 8002e8e:	4619      	mov	r1, r3
 8002e90:	7bbb      	ldrb	r3, [r7, #14]
 8002e92:	2280      	movs	r2, #128	@ 0x80
 8002e94:	fa42 f303 	asr.w	r3, r2, r3
 8002e98:	400b      	ands	r3, r1
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d005      	beq.n	8002eaa <GUI_DrawFont24+0xf2>
 8002e9e:	88ba      	ldrh	r2, [r7, #4]
 8002ea0:	88fb      	ldrh	r3, [r7, #6]
 8002ea2:	4611      	mov	r1, r2
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f000 fb65 	bl	8003574 <LCD_DrawPoint>
								x++;
 8002eaa:	88fb      	ldrh	r3, [r7, #6]
 8002eac:	3301      	adds	r3, #1
 8002eae:	80fb      	strh	r3, [r7, #6]
								if((x-x0)==24)
 8002eb0:	88fa      	ldrh	r2, [r7, #6]
 8002eb2:	897b      	ldrh	r3, [r7, #10]
 8002eb4:	1ad3      	subs	r3, r2, r3
 8002eb6:	2b18      	cmp	r3, #24
 8002eb8:	d105      	bne.n	8002ec6 <GUI_DrawFont24+0x10e>
								{
									x=x0;
 8002eba:	897b      	ldrh	r3, [r7, #10]
 8002ebc:	80fb      	strh	r3, [r7, #6]
									y++;
 8002ebe:	88bb      	ldrh	r3, [r7, #4]
 8002ec0:	3301      	adds	r3, #1
 8002ec2:	80bb      	strh	r3, [r7, #4]
									break;
 8002ec4:	e005      	b.n	8002ed2 <GUI_DrawFont24+0x11a>
							for(j=0;j<8;j++)
 8002ec6:	7bbb      	ldrb	r3, [r7, #14]
 8002ec8:	3301      	adds	r3, #1
 8002eca:	73bb      	strb	r3, [r7, #14]
 8002ecc:	7bbb      	ldrb	r3, [r7, #14]
 8002ece:	2b07      	cmp	r3, #7
 8002ed0:	d9b0      	bls.n	8002e34 <GUI_DrawFont24+0x7c>
				    for(i=0;i<24*3;i++)
 8002ed2:	7bfb      	ldrb	r3, [r7, #15]
 8002ed4:	3301      	adds	r3, #1
 8002ed6:	73fb      	strb	r3, [r7, #15]
 8002ed8:	7bfb      	ldrb	r3, [r7, #15]
 8002eda:	2b47      	cmp	r3, #71	@ 0x47
 8002edc:	d9a7      	bls.n	8002e2e <GUI_DrawFont24+0x76>
						}
					}
					
					
				}				  	
				continue;  //���ҵ���Ӧ�����ֿ������˳�����ֹ��������ظ�ȡģ����Ӱ��
 8002ede:	bf00      	nop
			for (k=0;k<HZnum;k++) 
 8002ee0:	89bb      	ldrh	r3, [r7, #12]
 8002ee2:	3301      	adds	r3, #1
 8002ee4:	81bb      	strh	r3, [r7, #12]
 8002ee6:	89ba      	ldrh	r2, [r7, #12]
 8002ee8:	893b      	ldrh	r3, [r7, #8]
 8002eea:	429a      	cmp	r2, r3
 8002eec:	f4ff af7a 	bcc.w	8002de4 <GUI_DrawFont24+0x2c>
			}

	LCD_SetWindows(0,0,lcddev.width-1,lcddev.height-1);//�ָ�����Ϊȫ��  
 8002ef0:	4b09      	ldr	r3, [pc, #36]	@ (8002f18 <GUI_DrawFont24+0x160>)
 8002ef2:	881b      	ldrh	r3, [r3, #0]
 8002ef4:	3b01      	subs	r3, #1
 8002ef6:	b29a      	uxth	r2, r3
 8002ef8:	4b07      	ldr	r3, [pc, #28]	@ (8002f18 <GUI_DrawFont24+0x160>)
 8002efa:	885b      	ldrh	r3, [r3, #2]
 8002efc:	3b01      	subs	r3, #1
 8002efe:	b29b      	uxth	r3, r3
 8002f00:	2100      	movs	r1, #0
 8002f02:	2000      	movs	r0, #0
 8002f04:	f000 fcb4 	bl	8003870 <LCD_SetWindows>
}
 8002f08:	bf00      	nop
 8002f0a:	3714      	adds	r7, #20
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd90      	pop	{r4, r7, pc}
 8002f10:	0800b130 	.word	0x0800b130
 8002f14:	20025c62 	.word	0x20025c62
 8002f18:	20025c54 	.word	0x20025c54

08002f1c <GUI_DrawFont32>:
								s:the start address of the Chinese character
								mode:0-no overlying,1-overlying
 * @retvalue   :None
******************************************************************************/ 
void GUI_DrawFont32(u16 x, u16 y, u16 fc, u16 bc, u8 *s,u8 mode)
{
 8002f1c:	b590      	push	{r4, r7, lr}
 8002f1e:	b085      	sub	sp, #20
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	4604      	mov	r4, r0
 8002f24:	4608      	mov	r0, r1
 8002f26:	4611      	mov	r1, r2
 8002f28:	461a      	mov	r2, r3
 8002f2a:	4623      	mov	r3, r4
 8002f2c:	80fb      	strh	r3, [r7, #6]
 8002f2e:	4603      	mov	r3, r0
 8002f30:	80bb      	strh	r3, [r7, #4]
 8002f32:	460b      	mov	r3, r1
 8002f34:	807b      	strh	r3, [r7, #2]
 8002f36:	4613      	mov	r3, r2
 8002f38:	803b      	strh	r3, [r7, #0]
	u8 i,j;
	u16 k;
	u16 HZnum;
	u16 x0=x;
 8002f3a:	88fb      	ldrh	r3, [r7, #6]
 8002f3c:	817b      	strh	r3, [r7, #10]
	HZnum=sizeof(tfont32)/sizeof(typFNT_GB32);	//�Զ�ͳ�ƺ�����Ŀ
 8002f3e:	2304      	movs	r3, #4
 8002f40:	813b      	strh	r3, [r7, #8]
	for (k=0;k<HZnum;k++) 
 8002f42:	2300      	movs	r3, #0
 8002f44:	81bb      	strh	r3, [r7, #12]
 8002f46:	e085      	b.n	8003054 <GUI_DrawFont32+0x138>
			{
			  if ((tfont32[k].Index[0]==*(s))&&(tfont32[k].Index[1]==*(s+1)))
 8002f48:	89ba      	ldrh	r2, [r7, #12]
 8002f4a:	494d      	ldr	r1, [pc, #308]	@ (8003080 <GUI_DrawFont32+0x164>)
 8002f4c:	4613      	mov	r3, r2
 8002f4e:	019b      	lsls	r3, r3, #6
 8002f50:	4413      	add	r3, r2
 8002f52:	005b      	lsls	r3, r3, #1
 8002f54:	440b      	add	r3, r1
 8002f56:	781a      	ldrb	r2, [r3, #0]
 8002f58:	6a3b      	ldr	r3, [r7, #32]
 8002f5a:	781b      	ldrb	r3, [r3, #0]
 8002f5c:	429a      	cmp	r2, r3
 8002f5e:	d175      	bne.n	800304c <GUI_DrawFont32+0x130>
 8002f60:	89ba      	ldrh	r2, [r7, #12]
 8002f62:	4947      	ldr	r1, [pc, #284]	@ (8003080 <GUI_DrawFont32+0x164>)
 8002f64:	4613      	mov	r3, r2
 8002f66:	019b      	lsls	r3, r3, #6
 8002f68:	4413      	add	r3, r2
 8002f6a:	005b      	lsls	r3, r3, #1
 8002f6c:	440b      	add	r3, r1
 8002f6e:	3301      	adds	r3, #1
 8002f70:	781a      	ldrb	r2, [r3, #0]
 8002f72:	6a3b      	ldr	r3, [r7, #32]
 8002f74:	3301      	adds	r3, #1
 8002f76:	781b      	ldrb	r3, [r3, #0]
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	d167      	bne.n	800304c <GUI_DrawFont32+0x130>
			  { 	LCD_SetWindows(x,y,x+32-1,y+32-1);
 8002f7c:	88fb      	ldrh	r3, [r7, #6]
 8002f7e:	331f      	adds	r3, #31
 8002f80:	b29a      	uxth	r2, r3
 8002f82:	88bb      	ldrh	r3, [r7, #4]
 8002f84:	331f      	adds	r3, #31
 8002f86:	b29b      	uxth	r3, r3
 8002f88:	88b9      	ldrh	r1, [r7, #4]
 8002f8a:	88f8      	ldrh	r0, [r7, #6]
 8002f8c:	f000 fc70 	bl	8003870 <LCD_SetWindows>
				    for(i=0;i<32*4;i++)
 8002f90:	2300      	movs	r3, #0
 8002f92:	73fb      	strb	r3, [r7, #15]
 8002f94:	e056      	b.n	8003044 <GUI_DrawFont32+0x128>
				    {
						for(j=0;j<8;j++)
 8002f96:	2300      	movs	r3, #0
 8002f98:	73bb      	strb	r3, [r7, #14]
 8002f9a:	e04d      	b.n	8003038 <GUI_DrawFont32+0x11c>
				    	{
							if(!mode) //�ǵ��ӷ�ʽ
 8002f9c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d11c      	bne.n	8002fde <GUI_DrawFont32+0xc2>
							{
								if(tfont32[k].Msk[i]&(0x80>>j))	Lcd_WriteData_16Bit(fc);
 8002fa4:	89ba      	ldrh	r2, [r7, #12]
 8002fa6:	7bf9      	ldrb	r1, [r7, #15]
 8002fa8:	4835      	ldr	r0, [pc, #212]	@ (8003080 <GUI_DrawFont32+0x164>)
 8002faa:	4613      	mov	r3, r2
 8002fac:	019b      	lsls	r3, r3, #6
 8002fae:	4413      	add	r3, r2
 8002fb0:	005b      	lsls	r3, r3, #1
 8002fb2:	4403      	add	r3, r0
 8002fb4:	440b      	add	r3, r1
 8002fb6:	3302      	adds	r3, #2
 8002fb8:	781b      	ldrb	r3, [r3, #0]
 8002fba:	4619      	mov	r1, r3
 8002fbc:	7bbb      	ldrb	r3, [r7, #14]
 8002fbe:	2280      	movs	r2, #128	@ 0x80
 8002fc0:	fa42 f303 	asr.w	r3, r2, r3
 8002fc4:	400b      	ands	r3, r1
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d004      	beq.n	8002fd4 <GUI_DrawFont32+0xb8>
 8002fca:	887b      	ldrh	r3, [r7, #2]
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f000 fab3 	bl	8003538 <Lcd_WriteData_16Bit>
 8002fd2:	e02e      	b.n	8003032 <GUI_DrawFont32+0x116>
								else Lcd_WriteData_16Bit(bc);
 8002fd4:	883b      	ldrh	r3, [r7, #0]
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f000 faae 	bl	8003538 <Lcd_WriteData_16Bit>
 8002fdc:	e029      	b.n	8003032 <GUI_DrawFont32+0x116>
							}
							else
							{
								POINT_COLOR=fc;
 8002fde:	4a29      	ldr	r2, [pc, #164]	@ (8003084 <GUI_DrawFont32+0x168>)
 8002fe0:	887b      	ldrh	r3, [r7, #2]
 8002fe2:	8013      	strh	r3, [r2, #0]
								if(tfont32[k].Msk[i]&(0x80>>j))	LCD_DrawPoint(x,y);//��һ����
 8002fe4:	89ba      	ldrh	r2, [r7, #12]
 8002fe6:	7bf9      	ldrb	r1, [r7, #15]
 8002fe8:	4825      	ldr	r0, [pc, #148]	@ (8003080 <GUI_DrawFont32+0x164>)
 8002fea:	4613      	mov	r3, r2
 8002fec:	019b      	lsls	r3, r3, #6
 8002fee:	4413      	add	r3, r2
 8002ff0:	005b      	lsls	r3, r3, #1
 8002ff2:	4403      	add	r3, r0
 8002ff4:	440b      	add	r3, r1
 8002ff6:	3302      	adds	r3, #2
 8002ff8:	781b      	ldrb	r3, [r3, #0]
 8002ffa:	4619      	mov	r1, r3
 8002ffc:	7bbb      	ldrb	r3, [r7, #14]
 8002ffe:	2280      	movs	r2, #128	@ 0x80
 8003000:	fa42 f303 	asr.w	r3, r2, r3
 8003004:	400b      	ands	r3, r1
 8003006:	2b00      	cmp	r3, #0
 8003008:	d005      	beq.n	8003016 <GUI_DrawFont32+0xfa>
 800300a:	88ba      	ldrh	r2, [r7, #4]
 800300c:	88fb      	ldrh	r3, [r7, #6]
 800300e:	4611      	mov	r1, r2
 8003010:	4618      	mov	r0, r3
 8003012:	f000 faaf 	bl	8003574 <LCD_DrawPoint>
								x++;
 8003016:	88fb      	ldrh	r3, [r7, #6]
 8003018:	3301      	adds	r3, #1
 800301a:	80fb      	strh	r3, [r7, #6]
								if((x-x0)==32)
 800301c:	88fa      	ldrh	r2, [r7, #6]
 800301e:	897b      	ldrh	r3, [r7, #10]
 8003020:	1ad3      	subs	r3, r2, r3
 8003022:	2b20      	cmp	r3, #32
 8003024:	d105      	bne.n	8003032 <GUI_DrawFont32+0x116>
								{
									x=x0;
 8003026:	897b      	ldrh	r3, [r7, #10]
 8003028:	80fb      	strh	r3, [r7, #6]
									y++;
 800302a:	88bb      	ldrh	r3, [r7, #4]
 800302c:	3301      	adds	r3, #1
 800302e:	80bb      	strh	r3, [r7, #4]
									break;
 8003030:	e005      	b.n	800303e <GUI_DrawFont32+0x122>
						for(j=0;j<8;j++)
 8003032:	7bbb      	ldrb	r3, [r7, #14]
 8003034:	3301      	adds	r3, #1
 8003036:	73bb      	strb	r3, [r7, #14]
 8003038:	7bbb      	ldrb	r3, [r7, #14]
 800303a:	2b07      	cmp	r3, #7
 800303c:	d9ae      	bls.n	8002f9c <GUI_DrawFont32+0x80>
				    for(i=0;i<32*4;i++)
 800303e:	7bfb      	ldrb	r3, [r7, #15]
 8003040:	3301      	adds	r3, #1
 8003042:	73fb      	strb	r3, [r7, #15]
 8003044:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003048:	2b00      	cmp	r3, #0
 800304a:	daa4      	bge.n	8002f96 <GUI_DrawFont32+0x7a>
						}
					}
					
					
				}				  	
				continue;  //���ҵ���Ӧ�����ֿ������˳�����ֹ��������ظ�ȡģ����Ӱ��
 800304c:	bf00      	nop
	for (k=0;k<HZnum;k++) 
 800304e:	89bb      	ldrh	r3, [r7, #12]
 8003050:	3301      	adds	r3, #1
 8003052:	81bb      	strh	r3, [r7, #12]
 8003054:	89ba      	ldrh	r2, [r7, #12]
 8003056:	893b      	ldrh	r3, [r7, #8]
 8003058:	429a      	cmp	r2, r3
 800305a:	f4ff af75 	bcc.w	8002f48 <GUI_DrawFont32+0x2c>
			}
	
	LCD_SetWindows(0,0,lcddev.width-1,lcddev.height-1);//�ָ�����Ϊȫ��  
 800305e:	4b0a      	ldr	r3, [pc, #40]	@ (8003088 <GUI_DrawFont32+0x16c>)
 8003060:	881b      	ldrh	r3, [r3, #0]
 8003062:	3b01      	subs	r3, #1
 8003064:	b29a      	uxth	r2, r3
 8003066:	4b08      	ldr	r3, [pc, #32]	@ (8003088 <GUI_DrawFont32+0x16c>)
 8003068:	885b      	ldrh	r3, [r3, #2]
 800306a:	3b01      	subs	r3, #1
 800306c:	b29b      	uxth	r3, r3
 800306e:	2100      	movs	r1, #0
 8003070:	2000      	movs	r0, #0
 8003072:	f000 fbfd 	bl	8003870 <LCD_SetWindows>
} 
 8003076:	bf00      	nop
 8003078:	3714      	adds	r7, #20
 800307a:	46bd      	mov	sp, r7
 800307c:	bd90      	pop	{r4, r7, pc}
 800307e:	bf00      	nop
 8003080:	0800b338 	.word	0x0800b338
 8003084:	20025c62 	.word	0x20025c62
 8003088:	20025c54 	.word	0x20025c54

0800308c <Show_Str>:
								size:the size of Chinese and English strings
								mode:0-no overlying,1-overlying
 * @retvalue   :None
******************************************************************************/	   		   
void Show_Str(u16 x, u16 y, u16 fc, u16 bc, u8 *str,u8 size,u8 mode)
{					
 800308c:	b5b0      	push	{r4, r5, r7, lr}
 800308e:	b088      	sub	sp, #32
 8003090:	af04      	add	r7, sp, #16
 8003092:	4604      	mov	r4, r0
 8003094:	4608      	mov	r0, r1
 8003096:	4611      	mov	r1, r2
 8003098:	461a      	mov	r2, r3
 800309a:	4623      	mov	r3, r4
 800309c:	80fb      	strh	r3, [r7, #6]
 800309e:	4603      	mov	r3, r0
 80030a0:	80bb      	strh	r3, [r7, #4]
 80030a2:	460b      	mov	r3, r1
 80030a4:	807b      	strh	r3, [r7, #2]
 80030a6:	4613      	mov	r3, r2
 80030a8:	803b      	strh	r3, [r7, #0]
	u16 x0=x;							  	  
 80030aa:	88fb      	ldrh	r3, [r7, #6]
 80030ac:	81bb      	strh	r3, [r7, #12]
  	u8 bHz=0;     //�ַ��������� 
 80030ae:	2300      	movs	r3, #0
 80030b0:	73fb      	strb	r3, [r7, #15]
    while(*str!=0)//����δ����
 80030b2:	e0af      	b.n	8003214 <Show_Str+0x188>
    { 
        if(!bHz)
 80030b4:	7bfb      	ldrb	r3, [r7, #15]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d161      	bne.n	800317e <Show_Str+0xf2>
        {
			if(x>(lcddev.width-size/2)||y>(lcddev.height-size)) 
 80030ba:	88fa      	ldrh	r2, [r7, #6]
 80030bc:	4b5b      	ldr	r3, [pc, #364]	@ (800322c <Show_Str+0x1a0>)
 80030be:	881b      	ldrh	r3, [r3, #0]
 80030c0:	4619      	mov	r1, r3
 80030c2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80030c6:	085b      	lsrs	r3, r3, #1
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	1acb      	subs	r3, r1, r3
 80030cc:	429a      	cmp	r2, r3
 80030ce:	f300 80a7 	bgt.w	8003220 <Show_Str+0x194>
 80030d2:	88ba      	ldrh	r2, [r7, #4]
 80030d4:	4b55      	ldr	r3, [pc, #340]	@ (800322c <Show_Str+0x1a0>)
 80030d6:	885b      	ldrh	r3, [r3, #2]
 80030d8:	4619      	mov	r1, r3
 80030da:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80030de:	1acb      	subs	r3, r1, r3
 80030e0:	429a      	cmp	r2, r3
 80030e2:	f300 809d 	bgt.w	8003220 <Show_Str+0x194>
			return; 
	        if(*str>0x80)bHz=1;//���� 
 80030e6:	6a3b      	ldr	r3, [r7, #32]
 80030e8:	781b      	ldrb	r3, [r3, #0]
 80030ea:	2b80      	cmp	r3, #128	@ 0x80
 80030ec:	d902      	bls.n	80030f4 <Show_Str+0x68>
 80030ee:	2301      	movs	r3, #1
 80030f0:	73fb      	strb	r3, [r7, #15]
 80030f2:	e08f      	b.n	8003214 <Show_Str+0x188>
	        else              //�ַ�
	        {          
		        if(*str==0x0D)//���з���
 80030f4:	6a3b      	ldr	r3, [r7, #32]
 80030f6:	781b      	ldrb	r3, [r3, #0]
 80030f8:	2b0d      	cmp	r3, #13
 80030fa:	d10b      	bne.n	8003114 <Show_Str+0x88>
		        {         
		            y+=size;
 80030fc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003100:	b29a      	uxth	r2, r3
 8003102:	88bb      	ldrh	r3, [r7, #4]
 8003104:	4413      	add	r3, r2
 8003106:	80bb      	strh	r3, [r7, #4]
					x=x0;
 8003108:	89bb      	ldrh	r3, [r7, #12]
 800310a:	80fb      	strh	r3, [r7, #6]
		            str++; 
 800310c:	6a3b      	ldr	r3, [r7, #32]
 800310e:	3301      	adds	r3, #1
 8003110:	623b      	str	r3, [r7, #32]
 8003112:	e030      	b.n	8003176 <Show_Str+0xea>
		        }  
		        else
				{
					if(size>16)//�ֿ���û�м���12X24 16X32��Ӣ������,��8X16����
 8003114:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003118:	2b10      	cmp	r3, #16
 800311a:	d913      	bls.n	8003144 <Show_Str+0xb8>
					{  
					LCD_ShowChar(x,y,fc,bc,*str,16,mode);
 800311c:	6a3b      	ldr	r3, [r7, #32]
 800311e:	781b      	ldrb	r3, [r3, #0]
 8003120:	883d      	ldrh	r5, [r7, #0]
 8003122:	887c      	ldrh	r4, [r7, #2]
 8003124:	88b9      	ldrh	r1, [r7, #4]
 8003126:	88f8      	ldrh	r0, [r7, #6]
 8003128:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800312c:	9202      	str	r2, [sp, #8]
 800312e:	2210      	movs	r2, #16
 8003130:	9201      	str	r2, [sp, #4]
 8003132:	9300      	str	r3, [sp, #0]
 8003134:	462b      	mov	r3, r5
 8003136:	4622      	mov	r2, r4
 8003138:	f7ff fcac 	bl	8002a94 <LCD_ShowChar>
					x+=8; //�ַ�,Ϊȫ�ֵ�һ�� 
 800313c:	88fb      	ldrh	r3, [r7, #6]
 800313e:	3308      	adds	r3, #8
 8003140:	80fb      	strh	r3, [r7, #6]
 8003142:	e018      	b.n	8003176 <Show_Str+0xea>
					}
					else
					{
					LCD_ShowChar(x,y,fc,bc,*str,size,mode);
 8003144:	6a3b      	ldr	r3, [r7, #32]
 8003146:	781b      	ldrb	r3, [r3, #0]
 8003148:	883d      	ldrh	r5, [r7, #0]
 800314a:	887c      	ldrh	r4, [r7, #2]
 800314c:	88b9      	ldrh	r1, [r7, #4]
 800314e:	88f8      	ldrh	r0, [r7, #6]
 8003150:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8003154:	9202      	str	r2, [sp, #8]
 8003156:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800315a:	9201      	str	r2, [sp, #4]
 800315c:	9300      	str	r3, [sp, #0]
 800315e:	462b      	mov	r3, r5
 8003160:	4622      	mov	r2, r4
 8003162:	f7ff fc97 	bl	8002a94 <LCD_ShowChar>
					x+=size/2; //�ַ�,Ϊȫ�ֵ�һ�� 
 8003166:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800316a:	085b      	lsrs	r3, r3, #1
 800316c:	b2db      	uxtb	r3, r3
 800316e:	461a      	mov	r2, r3
 8003170:	88fb      	ldrh	r3, [r7, #6]
 8003172:	4413      	add	r3, r2
 8003174:	80fb      	strh	r3, [r7, #6]
					}
				} 
				str++; 
 8003176:	6a3b      	ldr	r3, [r7, #32]
 8003178:	3301      	adds	r3, #1
 800317a:	623b      	str	r3, [r7, #32]
 800317c:	e04a      	b.n	8003214 <Show_Str+0x188>
		        
	        }
        }else//���� 
        {   
			if(x>(lcddev.width-size)||y>(lcddev.height-size)) 
 800317e:	88fa      	ldrh	r2, [r7, #6]
 8003180:	4b2a      	ldr	r3, [pc, #168]	@ (800322c <Show_Str+0x1a0>)
 8003182:	881b      	ldrh	r3, [r3, #0]
 8003184:	4619      	mov	r1, r3
 8003186:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800318a:	1acb      	subs	r3, r1, r3
 800318c:	429a      	cmp	r2, r3
 800318e:	dc49      	bgt.n	8003224 <Show_Str+0x198>
 8003190:	88ba      	ldrh	r2, [r7, #4]
 8003192:	4b26      	ldr	r3, [pc, #152]	@ (800322c <Show_Str+0x1a0>)
 8003194:	885b      	ldrh	r3, [r3, #2]
 8003196:	4619      	mov	r1, r3
 8003198:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800319c:	1acb      	subs	r3, r1, r3
 800319e:	429a      	cmp	r2, r3
 80031a0:	dc40      	bgt.n	8003224 <Show_Str+0x198>
			return;  
            bHz=0;//�к��ֿ�    
 80031a2:	2300      	movs	r3, #0
 80031a4:	73fb      	strb	r3, [r7, #15]
			if(size==32)
 80031a6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80031aa:	2b20      	cmp	r3, #32
 80031ac:	d10c      	bne.n	80031c8 <Show_Str+0x13c>
			GUI_DrawFont32(x,y,fc,bc,str,mode);	 	
 80031ae:	883c      	ldrh	r4, [r7, #0]
 80031b0:	887a      	ldrh	r2, [r7, #2]
 80031b2:	88b9      	ldrh	r1, [r7, #4]
 80031b4:	88f8      	ldrh	r0, [r7, #6]
 80031b6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80031ba:	9301      	str	r3, [sp, #4]
 80031bc:	6a3b      	ldr	r3, [r7, #32]
 80031be:	9300      	str	r3, [sp, #0]
 80031c0:	4623      	mov	r3, r4
 80031c2:	f7ff feab 	bl	8002f1c <GUI_DrawFont32>
 80031c6:	e01c      	b.n	8003202 <Show_Str+0x176>
			else if(size==24)
 80031c8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80031cc:	2b18      	cmp	r3, #24
 80031ce:	d10c      	bne.n	80031ea <Show_Str+0x15e>
			GUI_DrawFont24(x,y,fc,bc,str,mode);	
 80031d0:	883c      	ldrh	r4, [r7, #0]
 80031d2:	887a      	ldrh	r2, [r7, #2]
 80031d4:	88b9      	ldrh	r1, [r7, #4]
 80031d6:	88f8      	ldrh	r0, [r7, #6]
 80031d8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80031dc:	9301      	str	r3, [sp, #4]
 80031de:	6a3b      	ldr	r3, [r7, #32]
 80031e0:	9300      	str	r3, [sp, #0]
 80031e2:	4623      	mov	r3, r4
 80031e4:	f7ff fde8 	bl	8002db8 <GUI_DrawFont24>
 80031e8:	e00b      	b.n	8003202 <Show_Str+0x176>
			else
			GUI_DrawFont16(x,y,fc,bc,str,mode);
 80031ea:	883c      	ldrh	r4, [r7, #0]
 80031ec:	887a      	ldrh	r2, [r7, #2]
 80031ee:	88b9      	ldrh	r1, [r7, #4]
 80031f0:	88f8      	ldrh	r0, [r7, #6]
 80031f2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80031f6:	9301      	str	r3, [sp, #4]
 80031f8:	6a3b      	ldr	r3, [r7, #32]
 80031fa:	9300      	str	r3, [sp, #0]
 80031fc:	4623      	mov	r3, r4
 80031fe:	f7ff fd25 	bl	8002c4c <GUI_DrawFont16>
				
	        str+=2; 
 8003202:	6a3b      	ldr	r3, [r7, #32]
 8003204:	3302      	adds	r3, #2
 8003206:	623b      	str	r3, [r7, #32]
	        x+=size;//��һ������ƫ��	    
 8003208:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800320c:	b29a      	uxth	r2, r3
 800320e:	88fb      	ldrh	r3, [r7, #6]
 8003210:	4413      	add	r3, r2
 8003212:	80fb      	strh	r3, [r7, #6]
    while(*str!=0)//����δ����
 8003214:	6a3b      	ldr	r3, [r7, #32]
 8003216:	781b      	ldrb	r3, [r3, #0]
 8003218:	2b00      	cmp	r3, #0
 800321a:	f47f af4b 	bne.w	80030b4 <Show_Str+0x28>
 800321e:	e002      	b.n	8003226 <Show_Str+0x19a>
			return; 
 8003220:	bf00      	nop
 8003222:	e000      	b.n	8003226 <Show_Str+0x19a>
			return;  
 8003224:	bf00      	nop
        }						 
    }   
}
 8003226:	3710      	adds	r7, #16
 8003228:	46bd      	mov	sp, r7
 800322a:	bdb0      	pop	{r4, r5, r7, pc}
 800322c:	20025c54 	.word	0x20025c54

08003230 <LL_SPI_Enable>:
{
 8003230:	b480      	push	{r7}
 8003232:	b083      	sub	sp, #12
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f043 0201 	orr.w	r2, r3, #1
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	601a      	str	r2, [r3, #0]
}
 8003244:	bf00      	nop
 8003246:	370c      	adds	r7, #12
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr

08003250 <LL_SPI_Disable>:
{
 8003250:	b480      	push	{r7}
 8003252:	b083      	sub	sp, #12
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f023 0201 	bic.w	r2, r3, #1
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	601a      	str	r2, [r3, #0]
}
 8003264:	bf00      	nop
 8003266:	370c      	adds	r7, #12
 8003268:	46bd      	mov	sp, r7
 800326a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326e:	4770      	bx	lr

08003270 <LL_SPI_StartMasterTransfer>:
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_CSTART);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	601a      	str	r2, [r3, #0]
}
 8003284:	bf00      	nop
 8003286:	370c      	adds	r7, #12
 8003288:	46bd      	mov	sp, r7
 800328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328e:	4770      	bx	lr

08003290 <LL_SPI_SetDataWidth>:
{
 8003290:	b480      	push	{r7}
 8003292:	b083      	sub	sp, #12
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
 8003298:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CFG1, SPI_CFG1_DSIZE, DataWidth);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	f023 021f 	bic.w	r2, r3, #31
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	431a      	orrs	r2, r3
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	609a      	str	r2, [r3, #8]
}
 80032aa:	bf00      	nop
 80032ac:	370c      	adds	r7, #12
 80032ae:	46bd      	mov	sp, r7
 80032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b4:	4770      	bx	lr

080032b6 <LL_SPI_IsActiveFlag_TXP>:
  * @rmtoll SR           TXP           LL_SPI_IsActiveFlag_TXP
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0)
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXP(const SPI_TypeDef *SPIx)
{
 80032b6:	b480      	push	{r7}
 80032b8:	b083      	sub	sp, #12
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXP) == (SPI_SR_TXP)) ? 1UL : 0UL);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	695b      	ldr	r3, [r3, #20]
 80032c2:	f003 0302 	and.w	r3, r3, #2
 80032c6:	2b02      	cmp	r3, #2
 80032c8:	d101      	bne.n	80032ce <LL_SPI_IsActiveFlag_TXP+0x18>
 80032ca:	2301      	movs	r3, #1
 80032cc:	e000      	b.n	80032d0 <LL_SPI_IsActiveFlag_TXP+0x1a>
 80032ce:	2300      	movs	r3, #0
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	370c      	adds	r7, #12
 80032d4:	46bd      	mov	sp, r7
 80032d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032da:	4770      	bx	lr

080032dc <LL_SPI_IsActiveFlag_TXC>:
  * @rmtoll SR           TXC           LL_SPI_IsActiveFlag_TXC
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXC(const SPI_TypeDef *SPIx)
{
 80032dc:	b480      	push	{r7}
 80032de:	b083      	sub	sp, #12
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXC) == (SPI_SR_TXC)) ? 1UL : 0UL);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	695b      	ldr	r3, [r3, #20]
 80032e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80032ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032f0:	d101      	bne.n	80032f6 <LL_SPI_IsActiveFlag_TXC+0x1a>
 80032f2:	2301      	movs	r3, #1
 80032f4:	e000      	b.n	80032f8 <LL_SPI_IsActiveFlag_TXC+0x1c>
 80032f6:	2300      	movs	r3, #0
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	370c      	adds	r7, #12
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr

08003304 <LL_SPI_ClearFlag_EOT>:
  * @rmtoll IFCR         EOTC          LL_SPI_ClearFlag_EOT
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_ClearFlag_EOT(SPI_TypeDef *SPIx)
{
 8003304:	b480      	push	{r7}
 8003306:	b083      	sub	sp, #12
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->IFCR, SPI_IFCR_EOTC);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	699b      	ldr	r3, [r3, #24]
 8003310:	f043 0208 	orr.w	r2, r3, #8
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	619a      	str	r2, [r3, #24]
}
 8003318:	bf00      	nop
 800331a:	370c      	adds	r7, #12
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr

08003324 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData 0..0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8003324:	b480      	push	{r7}
 8003326:	b083      	sub	sp, #12
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
 800332c:	460b      	mov	r3, r1
 800332e:	70fb      	strb	r3, [r7, #3]
  *((__IO uint8_t *)&SPIx->TXDR) = TxData;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	3320      	adds	r3, #32
 8003334:	78fa      	ldrb	r2, [r7, #3]
 8003336:	701a      	strb	r2, [r3, #0]
}
 8003338:	bf00      	nop
 800333a:	370c      	adds	r7, #12
 800333c:	46bd      	mov	sp, r7
 800333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003342:	4770      	bx	lr

08003344 <LL_SPI_TransmitData16>:
  * @param  SPIx SPI Instance
  * @param  TxData 0..0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData16(SPI_TypeDef *SPIx, uint16_t TxData)
{
 8003344:	b480      	push	{r7}
 8003346:	b085      	sub	sp, #20
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
 800334c:	460b      	mov	r3, r1
 800334e:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *spitxdr = ((__IO uint16_t *)&SPIx->TXDR);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	3320      	adds	r3, #32
 8003354:	60fb      	str	r3, [r7, #12]
  *spitxdr = TxData;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	887a      	ldrh	r2, [r7, #2]
 800335a:	801a      	strh	r2, [r3, #0]
#else
  *((__IO uint16_t *)&SPIx->TXDR) = TxData;
#endif /* __GNUC__ */
}
 800335c:	bf00      	nop
 800335e:	3714      	adds	r7, #20
 8003360:	46bd      	mov	sp, r7
 8003362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003366:	4770      	bx	lr

08003368 <SPI_WriteByte>:
 * @function   :Write a byte of data using STM32's hardware SPI
 * @parameters :TxData:Data to be written
 * @retvalue   :Data received by the bus
******************************************************************************/
u8 SPI_WriteByte(u8 TxData)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b084      	sub	sp, #16
 800336c:	af00      	add	r7, sp, #0
 800336e:	4603      	mov	r3, r0
 8003370:	71fb      	strb	r3, [r7, #7]
    u8 Rxdata;
    //HAL_SPI_TransmitReceive(&SPI5_Handler,&TxData,&Rxdata,1, 1000);
    //LL_SPI_TransmitData8(SPI3, TxData);
    //LL_SPI_StartMasterTransfer(SPI3);
    LL_SPI_SetDataWidth(SPI3, LL_SPI_DATAWIDTH_8BIT);
 8003372:	2107      	movs	r1, #7
 8003374:	4813      	ldr	r0, [pc, #76]	@ (80033c4 <SPI_WriteByte+0x5c>)
 8003376:	f7ff ff8b 	bl	8003290 <LL_SPI_SetDataWidth>
    //LL_SPI_SetFIFOThreshold(SPI3, LL_SPI_FIFO_TH_01DATA);
    LL_SPI_Enable(SPI3);
 800337a:	4812      	ldr	r0, [pc, #72]	@ (80033c4 <SPI_WriteByte+0x5c>)
 800337c:	f7ff ff58 	bl	8003230 <LL_SPI_Enable>
    //LL_SPI_SetTransferSize(SPI3, 0);
    if(LL_SPI_IsActiveFlag_TXP(SPI3) == 1)
 8003380:	4810      	ldr	r0, [pc, #64]	@ (80033c4 <SPI_WriteByte+0x5c>)
 8003382:	f7ff ff98 	bl	80032b6 <LL_SPI_IsActiveFlag_TXP>
 8003386:	4603      	mov	r3, r0
 8003388:	2b01      	cmp	r3, #1
 800338a:	d104      	bne.n	8003396 <SPI_WriteByte+0x2e>
    {
    	LL_SPI_TransmitData8(SPI3, TxData);
 800338c:	79fb      	ldrb	r3, [r7, #7]
 800338e:	4619      	mov	r1, r3
 8003390:	480c      	ldr	r0, [pc, #48]	@ (80033c4 <SPI_WriteByte+0x5c>)
 8003392:	f7ff ffc7 	bl	8003324 <LL_SPI_TransmitData8>
    }
//    while(LL_SPI_IsActiveFlag_TXTF(SPI3) == 0)
//    {
//    	__NOP();
//    }
    LL_SPI_StartMasterTransfer(SPI3);
 8003396:	480b      	ldr	r0, [pc, #44]	@ (80033c4 <SPI_WriteByte+0x5c>)
 8003398:	f7ff ff6a 	bl	8003270 <LL_SPI_StartMasterTransfer>
    while( !( /*LL_SPI_IsActiveFlag_EOT(SPI3) &&*/ LL_SPI_IsActiveFlag_TXC(SPI3) ) )
 800339c:	e000      	b.n	80033a0 <SPI_WriteByte+0x38>
    {
    	__NOP();
 800339e:	bf00      	nop
    while( !( /*LL_SPI_IsActiveFlag_EOT(SPI3) &&*/ LL_SPI_IsActiveFlag_TXC(SPI3) ) )
 80033a0:	4808      	ldr	r0, [pc, #32]	@ (80033c4 <SPI_WriteByte+0x5c>)
 80033a2:	f7ff ff9b 	bl	80032dc <LL_SPI_IsActiveFlag_TXC>
 80033a6:	4603      	mov	r3, r0
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d0f8      	beq.n	800339e <SPI_WriteByte+0x36>
    }
    LL_SPI_ClearFlag_EOT(SPI3);
 80033ac:	4805      	ldr	r0, [pc, #20]	@ (80033c4 <SPI_WriteByte+0x5c>)
 80033ae:	f7ff ffa9 	bl	8003304 <LL_SPI_ClearFlag_EOT>
    LL_SPI_Disable(SPI3);
 80033b2:	4804      	ldr	r0, [pc, #16]	@ (80033c4 <SPI_WriteByte+0x5c>)
 80033b4:	f7ff ff4c 	bl	8003250 <LL_SPI_Disable>
 	return Rxdata;           	     //�����յ�������			
 80033b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	3710      	adds	r7, #16
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	40003c00 	.word	0x40003c00

080033c8 <SPI_WriteByte_16>:
////    GPIO_Initure.Alternate=GPIO_AF5_SPI5;           //����ΪSPI5
////    HAL_GPIO_Init(GPIOF,&GPIO_Initure);
//}
//******************************************************************************/
u8 SPI_WriteByte_16(u16 TxData)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b084      	sub	sp, #16
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	4603      	mov	r3, r0
 80033d0:	80fb      	strh	r3, [r7, #6]
    u8 Rxdata;
    //HAL_SPI_TransmitReceive(&SPI5_Handler,&TxData,&Rxdata,1, 1000);
    //LL_SPI_TransmitData8(SPI3, TxData);
    //LL_SPI_StartMasterTransfer(SPI3);
    LL_SPI_SetDataWidth(SPI3, LL_SPI_DATAWIDTH_16BIT);
 80033d2:	210f      	movs	r1, #15
 80033d4:	4813      	ldr	r0, [pc, #76]	@ (8003424 <SPI_WriteByte_16+0x5c>)
 80033d6:	f7ff ff5b 	bl	8003290 <LL_SPI_SetDataWidth>
    //LL_SPI_SetFIFOThreshold(SPI3, LL_SPI_FIFO_TH_02DATA);
    LL_SPI_Enable(SPI3);
 80033da:	4812      	ldr	r0, [pc, #72]	@ (8003424 <SPI_WriteByte_16+0x5c>)
 80033dc:	f7ff ff28 	bl	8003230 <LL_SPI_Enable>
    //LL_SPI_SetTransferSize(SPI3, 2);
    if(LL_SPI_IsActiveFlag_TXP(SPI3) == 1)
 80033e0:	4810      	ldr	r0, [pc, #64]	@ (8003424 <SPI_WriteByte_16+0x5c>)
 80033e2:	f7ff ff68 	bl	80032b6 <LL_SPI_IsActiveFlag_TXP>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d104      	bne.n	80033f6 <SPI_WriteByte_16+0x2e>
    {
    	LL_SPI_TransmitData16(SPI3, TxData);
 80033ec:	88fb      	ldrh	r3, [r7, #6]
 80033ee:	4619      	mov	r1, r3
 80033f0:	480c      	ldr	r0, [pc, #48]	@ (8003424 <SPI_WriteByte_16+0x5c>)
 80033f2:	f7ff ffa7 	bl	8003344 <LL_SPI_TransmitData16>
    }
//    while(LL_SPI_IsActiveFlag_TXTF(SPI3) == 0)
//    {
//    	__NOP();
//    }
    LL_SPI_StartMasterTransfer(SPI3);
 80033f6:	480b      	ldr	r0, [pc, #44]	@ (8003424 <SPI_WriteByte_16+0x5c>)
 80033f8:	f7ff ff3a 	bl	8003270 <LL_SPI_StartMasterTransfer>
    while( !( /*LL_SPI_IsActiveFlag_EOT(SPI3) &&*/ LL_SPI_IsActiveFlag_TXC(SPI3) ) )
 80033fc:	e000      	b.n	8003400 <SPI_WriteByte_16+0x38>
    {
    	__NOP();
 80033fe:	bf00      	nop
    while( !( /*LL_SPI_IsActiveFlag_EOT(SPI3) &&*/ LL_SPI_IsActiveFlag_TXC(SPI3) ) )
 8003400:	4808      	ldr	r0, [pc, #32]	@ (8003424 <SPI_WriteByte_16+0x5c>)
 8003402:	f7ff ff6b 	bl	80032dc <LL_SPI_IsActiveFlag_TXC>
 8003406:	4603      	mov	r3, r0
 8003408:	2b00      	cmp	r3, #0
 800340a:	d0f8      	beq.n	80033fe <SPI_WriteByte_16+0x36>
    }
    LL_SPI_ClearFlag_EOT(SPI3);
 800340c:	4805      	ldr	r0, [pc, #20]	@ (8003424 <SPI_WriteByte_16+0x5c>)
 800340e:	f7ff ff79 	bl	8003304 <LL_SPI_ClearFlag_EOT>
    LL_SPI_Disable(SPI3);
 8003412:	4804      	ldr	r0, [pc, #16]	@ (8003424 <SPI_WriteByte_16+0x5c>)
 8003414:	f7ff ff1c 	bl	8003250 <LL_SPI_Disable>
 	return Rxdata;           	     //�����յ�������
 8003418:	7bfb      	ldrb	r3, [r7, #15]
}
 800341a:	4618      	mov	r0, r3
 800341c:	3710      	adds	r7, #16
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	40003c00 	.word	0x40003c00

08003428 <delay_ms>:
}

//��ʱnms
//nms:Ҫ��ʱ��ms��
void delay_ms(u16 nms)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b082      	sub	sp, #8
 800342c:	af00      	add	r7, sp, #0
 800342e:	4603      	mov	r3, r0
 8003430:	80fb      	strh	r3, [r7, #6]
//	u32 i;
//	for(i=0;i<nms;i++) delay_us(1000);
	LL_mDelay(nms);
 8003432:	88fb      	ldrh	r3, [r7, #6]
 8003434:	4618      	mov	r0, r3
 8003436:	f003 fccb 	bl	8006dd0 <LL_mDelay>
}
 800343a:	bf00      	nop
 800343c:	3708      	adds	r7, #8
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}

08003442 <LL_GPIO_SetOutputPin>:
{
 8003442:	b480      	push	{r7}
 8003444:	b083      	sub	sp, #12
 8003446:	af00      	add	r7, sp, #0
 8003448:	6078      	str	r0, [r7, #4]
 800344a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	683a      	ldr	r2, [r7, #0]
 8003450:	619a      	str	r2, [r3, #24]
}
 8003452:	bf00      	nop
 8003454:	370c      	adds	r7, #12
 8003456:	46bd      	mov	sp, r7
 8003458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345c:	4770      	bx	lr

0800345e <LL_GPIO_ResetOutputPin>:
{
 800345e:	b480      	push	{r7}
 8003460:	b083      	sub	sp, #12
 8003462:	af00      	add	r7, sp, #0
 8003464:	6078      	str	r0, [r7, #4]
 8003466:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	683a      	ldr	r2, [r7, #0]
 800346c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800346e:	bf00      	nop
 8003470:	370c      	adds	r7, #12
 8003472:	46bd      	mov	sp, r7
 8003474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003478:	4770      	bx	lr
	...

0800347c <LCD_WR_REG>:
 * @function   :Write an 8-bit command to the LCD screen
 * @parameters :data:Command value to be written
 * @retvalue   :None
******************************************************************************/
void LCD_WR_REG(u8 data)
{ 
 800347c:	b580      	push	{r7, lr}
 800347e:	b082      	sub	sp, #8
 8003480:	af00      	add	r7, sp, #0
 8003482:	4603      	mov	r3, r0
 8003484:	71fb      	strb	r3, [r7, #7]
   LCD_CS_CLR;     
 8003486:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800348a:	480a      	ldr	r0, [pc, #40]	@ (80034b4 <LCD_WR_REG+0x38>)
 800348c:	f7ff ffe7 	bl	800345e <LL_GPIO_ResetOutputPin>
	 LCD_RS_CLR;	  
 8003490:	2101      	movs	r1, #1
 8003492:	4808      	ldr	r0, [pc, #32]	@ (80034b4 <LCD_WR_REG+0x38>)
 8003494:	f7ff ffe3 	bl	800345e <LL_GPIO_ResetOutputPin>
   SPI_WriteByte(data);
 8003498:	79fb      	ldrb	r3, [r7, #7]
 800349a:	4618      	mov	r0, r3
 800349c:	f7ff ff64 	bl	8003368 <SPI_WriteByte>
   LCD_CS_SET;	
 80034a0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80034a4:	4803      	ldr	r0, [pc, #12]	@ (80034b4 <LCD_WR_REG+0x38>)
 80034a6:	f7ff ffcc 	bl	8003442 <LL_GPIO_SetOutputPin>
}
 80034aa:	bf00      	nop
 80034ac:	3708      	adds	r7, #8
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop
 80034b4:	42020800 	.word	0x42020800

080034b8 <LCD_WR_DATA>:
 * @function   :Write an 8-bit data to the LCD screen
 * @parameters :data:data value to be written
 * @retvalue   :None
******************************************************************************/
void LCD_WR_DATA(u8 data)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b082      	sub	sp, #8
 80034bc:	af00      	add	r7, sp, #0
 80034be:	4603      	mov	r3, r0
 80034c0:	71fb      	strb	r3, [r7, #7]
   LCD_CS_CLR;
 80034c2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80034c6:	480a      	ldr	r0, [pc, #40]	@ (80034f0 <LCD_WR_DATA+0x38>)
 80034c8:	f7ff ffc9 	bl	800345e <LL_GPIO_ResetOutputPin>
	 LCD_RS_SET;
 80034cc:	2101      	movs	r1, #1
 80034ce:	4808      	ldr	r0, [pc, #32]	@ (80034f0 <LCD_WR_DATA+0x38>)
 80034d0:	f7ff ffb7 	bl	8003442 <LL_GPIO_SetOutputPin>
   SPI_WriteByte(data);
 80034d4:	79fb      	ldrb	r3, [r7, #7]
 80034d6:	4618      	mov	r0, r3
 80034d8:	f7ff ff46 	bl	8003368 <SPI_WriteByte>
   LCD_CS_SET;
 80034dc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80034e0:	4803      	ldr	r0, [pc, #12]	@ (80034f0 <LCD_WR_DATA+0x38>)
 80034e2:	f7ff ffae 	bl	8003442 <LL_GPIO_SetOutputPin>
}
 80034e6:	bf00      	nop
 80034e8:	3708      	adds	r7, #8
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}
 80034ee:	bf00      	nop
 80034f0:	42020800 	.word	0x42020800

080034f4 <LCD_WriteReg>:
 * @parameters :LCD_Reg:Register address
                LCD_RegValue:Data to be written
 * @retvalue   :None
******************************************************************************/
void LCD_WriteReg(u8 LCD_Reg, u16 LCD_RegValue)
{	
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b082      	sub	sp, #8
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	4603      	mov	r3, r0
 80034fc:	460a      	mov	r2, r1
 80034fe:	71fb      	strb	r3, [r7, #7]
 8003500:	4613      	mov	r3, r2
 8003502:	80bb      	strh	r3, [r7, #4]
	LCD_WR_REG(LCD_Reg);  
 8003504:	79fb      	ldrb	r3, [r7, #7]
 8003506:	4618      	mov	r0, r3
 8003508:	f7ff ffb8 	bl	800347c <LCD_WR_REG>
	LCD_WR_DATA(LCD_RegValue);	    		 
 800350c:	88bb      	ldrh	r3, [r7, #4]
 800350e:	b2db      	uxtb	r3, r3
 8003510:	4618      	mov	r0, r3
 8003512:	f7ff ffd1 	bl	80034b8 <LCD_WR_DATA>
}	   
 8003516:	bf00      	nop
 8003518:	3708      	adds	r7, #8
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}
	...

08003520 <LCD_WriteRAM_Prepare>:
 * @function   :Write GRAM
 * @parameters :None
 * @retvalue   :None
******************************************************************************/	 
void LCD_WriteRAM_Prepare(void)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	af00      	add	r7, sp, #0
	LCD_WR_REG(lcddev.wramcmd);
 8003524:	4b03      	ldr	r3, [pc, #12]	@ (8003534 <LCD_WriteRAM_Prepare+0x14>)
 8003526:	891b      	ldrh	r3, [r3, #8]
 8003528:	b2db      	uxtb	r3, r3
 800352a:	4618      	mov	r0, r3
 800352c:	f7ff ffa6 	bl	800347c <LCD_WR_REG>
}	 
 8003530:	bf00      	nop
 8003532:	bd80      	pop	{r7, pc}
 8003534:	20025c54 	.word	0x20025c54

08003538 <Lcd_WriteData_16Bit>:
 * @function   :Write an 16-bit command to the LCD screen
 * @parameters :Data:Data to be written
 * @retvalue   :None
******************************************************************************/	 
void Lcd_WriteData_16Bit(u16 Data)
{	
 8003538:	b580      	push	{r7, lr}
 800353a:	b082      	sub	sp, #8
 800353c:	af00      	add	r7, sp, #0
 800353e:	4603      	mov	r3, r0
 8003540:	80fb      	strh	r3, [r7, #6]
   LCD_CS_CLR;
 8003542:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003546:	480a      	ldr	r0, [pc, #40]	@ (8003570 <Lcd_WriteData_16Bit+0x38>)
 8003548:	f7ff ff89 	bl	800345e <LL_GPIO_ResetOutputPin>
   LCD_RS_SET;  
 800354c:	2101      	movs	r1, #1
 800354e:	4808      	ldr	r0, [pc, #32]	@ (8003570 <Lcd_WriteData_16Bit+0x38>)
 8003550:	f7ff ff77 	bl	8003442 <LL_GPIO_SetOutputPin>
//   SPI_WriteByte(Data>>8);
//	 SPI_WriteByte(Data);
	 SPI_WriteByte_16(Data);
 8003554:	88fb      	ldrh	r3, [r7, #6]
 8003556:	4618      	mov	r0, r3
 8003558:	f7ff ff36 	bl	80033c8 <SPI_WriteByte_16>
   LCD_CS_SET;
 800355c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003560:	4803      	ldr	r0, [pc, #12]	@ (8003570 <Lcd_WriteData_16Bit+0x38>)
 8003562:	f7ff ff6e 	bl	8003442 <LL_GPIO_SetOutputPin>
}
 8003566:	bf00      	nop
 8003568:	3708      	adds	r7, #8
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}
 800356e:	bf00      	nop
 8003570:	42020800 	.word	0x42020800

08003574 <LCD_DrawPoint>:
 * @parameters :x:the x coordinate of the pixel
                y:the y coordinate of the pixel
 * @retvalue   :None
******************************************************************************/	
void LCD_DrawPoint(u16 x,u16 y)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b082      	sub	sp, #8
 8003578:	af00      	add	r7, sp, #0
 800357a:	4603      	mov	r3, r0
 800357c:	460a      	mov	r2, r1
 800357e:	80fb      	strh	r3, [r7, #6]
 8003580:	4613      	mov	r3, r2
 8003582:	80bb      	strh	r3, [r7, #4]
	LCD_SetCursor(x,y);//���ù��λ�� 
 8003584:	88ba      	ldrh	r2, [r7, #4]
 8003586:	88fb      	ldrh	r3, [r7, #6]
 8003588:	4611      	mov	r1, r2
 800358a:	4618      	mov	r0, r3
 800358c:	f000 f9c4 	bl	8003918 <LCD_SetCursor>
	Lcd_WriteData_16Bit(POINT_COLOR); 
 8003590:	4b04      	ldr	r3, [pc, #16]	@ (80035a4 <LCD_DrawPoint+0x30>)
 8003592:	881b      	ldrh	r3, [r3, #0]
 8003594:	4618      	mov	r0, r3
 8003596:	f7ff ffcf 	bl	8003538 <Lcd_WriteData_16Bit>
}
 800359a:	bf00      	nop
 800359c:	3708      	adds	r7, #8
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop
 80035a4:	20025c62 	.word	0x20025c62

080035a8 <LCD_Clear>:
 * @function   :Full screen filled LCD screen
 * @parameters :color:Filled color
 * @retvalue   :None
******************************************************************************/	
void LCD_Clear(u16 Color)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b084      	sub	sp, #16
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	4603      	mov	r3, r0
 80035b0:	80fb      	strh	r3, [r7, #6]
  unsigned int i,m;  
	LCD_SetWindows(0,0,lcddev.width-1,lcddev.height-1);   
 80035b2:	4b1d      	ldr	r3, [pc, #116]	@ (8003628 <LCD_Clear+0x80>)
 80035b4:	881b      	ldrh	r3, [r3, #0]
 80035b6:	3b01      	subs	r3, #1
 80035b8:	b29a      	uxth	r2, r3
 80035ba:	4b1b      	ldr	r3, [pc, #108]	@ (8003628 <LCD_Clear+0x80>)
 80035bc:	885b      	ldrh	r3, [r3, #2]
 80035be:	3b01      	subs	r3, #1
 80035c0:	b29b      	uxth	r3, r3
 80035c2:	2100      	movs	r1, #0
 80035c4:	2000      	movs	r0, #0
 80035c6:	f000 f953 	bl	8003870 <LCD_SetWindows>
	LCD_CS_CLR;
 80035ca:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80035ce:	4817      	ldr	r0, [pc, #92]	@ (800362c <LCD_Clear+0x84>)
 80035d0:	f7ff ff45 	bl	800345e <LL_GPIO_ResetOutputPin>
	LCD_RS_SET;
 80035d4:	2101      	movs	r1, #1
 80035d6:	4815      	ldr	r0, [pc, #84]	@ (800362c <LCD_Clear+0x84>)
 80035d8:	f7ff ff33 	bl	8003442 <LL_GPIO_SetOutputPin>
	for(i=0;i<lcddev.height;i++)
 80035dc:	2300      	movs	r3, #0
 80035de:	60fb      	str	r3, [r7, #12]
 80035e0:	e012      	b.n	8003608 <LCD_Clear+0x60>
	{
    for(m=0;m<lcddev.width;m++)
 80035e2:	2300      	movs	r3, #0
 80035e4:	60bb      	str	r3, [r7, #8]
 80035e6:	e006      	b.n	80035f6 <LCD_Clear+0x4e>
    {	
			Lcd_WriteData_16Bit(Color);
 80035e8:	88fb      	ldrh	r3, [r7, #6]
 80035ea:	4618      	mov	r0, r3
 80035ec:	f7ff ffa4 	bl	8003538 <Lcd_WriteData_16Bit>
    for(m=0;m<lcddev.width;m++)
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	3301      	adds	r3, #1
 80035f4:	60bb      	str	r3, [r7, #8]
 80035f6:	4b0c      	ldr	r3, [pc, #48]	@ (8003628 <LCD_Clear+0x80>)
 80035f8:	881b      	ldrh	r3, [r3, #0]
 80035fa:	461a      	mov	r2, r3
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	4293      	cmp	r3, r2
 8003600:	d3f2      	bcc.n	80035e8 <LCD_Clear+0x40>
	for(i=0;i<lcddev.height;i++)
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	3301      	adds	r3, #1
 8003606:	60fb      	str	r3, [r7, #12]
 8003608:	4b07      	ldr	r3, [pc, #28]	@ (8003628 <LCD_Clear+0x80>)
 800360a:	885b      	ldrh	r3, [r3, #2]
 800360c:	461a      	mov	r2, r3
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	4293      	cmp	r3, r2
 8003612:	d3e6      	bcc.n	80035e2 <LCD_Clear+0x3a>
		}
	}
	 LCD_CS_SET;
 8003614:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003618:	4804      	ldr	r0, [pc, #16]	@ (800362c <LCD_Clear+0x84>)
 800361a:	f7ff ff12 	bl	8003442 <LL_GPIO_SetOutputPin>
} 
 800361e:	bf00      	nop
 8003620:	3710      	adds	r7, #16
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}
 8003626:	bf00      	nop
 8003628:	20025c54 	.word	0x20025c54
 800362c:	42020800 	.word	0x42020800

08003630 <LCD_Init>:
 * @function   :Initialization LCD screen
 * @parameters :None
 * @retvalue   :None
******************************************************************************/	 	 
void LCD_Init(void)
{  
 8003630:	b580      	push	{r7, lr}
 8003632:	af00      	add	r7, sp, #0
	//SPI5_Init();		   			        //��ʼ��SPI
//	SPI_SetSpeed(SPI_BAUDRATEPRESCALER_2); //����Ϊ45Mʱ��,����ģʽ
	//LCD_GPIOInit();//LCD GPIO��ʼ��
 	//LCD_RESET(); //LCD ��λ
//*************2.8inch ILI9341��ʼ��**********//	
	LCD_WR_REG(0xCF);  
 8003634:	20cf      	movs	r0, #207	@ 0xcf
 8003636:	f7ff ff21 	bl	800347c <LCD_WR_REG>
	LCD_WR_DATA(0x00); 
 800363a:	2000      	movs	r0, #0
 800363c:	f7ff ff3c 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0xC9); //C1 
 8003640:	20c9      	movs	r0, #201	@ 0xc9
 8003642:	f7ff ff39 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0X30); 
 8003646:	2030      	movs	r0, #48	@ 0x30
 8003648:	f7ff ff36 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_REG(0xED);  
 800364c:	20ed      	movs	r0, #237	@ 0xed
 800364e:	f7ff ff15 	bl	800347c <LCD_WR_REG>
	LCD_WR_DATA(0x64); 
 8003652:	2064      	movs	r0, #100	@ 0x64
 8003654:	f7ff ff30 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x03); 
 8003658:	2003      	movs	r0, #3
 800365a:	f7ff ff2d 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0X12); 
 800365e:	2012      	movs	r0, #18
 8003660:	f7ff ff2a 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0X81); 
 8003664:	2081      	movs	r0, #129	@ 0x81
 8003666:	f7ff ff27 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);  
 800366a:	20e8      	movs	r0, #232	@ 0xe8
 800366c:	f7ff ff06 	bl	800347c <LCD_WR_REG>
	LCD_WR_DATA(0x85); 
 8003670:	2085      	movs	r0, #133	@ 0x85
 8003672:	f7ff ff21 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x10); 
 8003676:	2010      	movs	r0, #16
 8003678:	f7ff ff1e 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A); 
 800367c:	207a      	movs	r0, #122	@ 0x7a
 800367e:	f7ff ff1b 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);  
 8003682:	20cb      	movs	r0, #203	@ 0xcb
 8003684:	f7ff fefa 	bl	800347c <LCD_WR_REG>
	LCD_WR_DATA(0x39); 
 8003688:	2039      	movs	r0, #57	@ 0x39
 800368a:	f7ff ff15 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C); 
 800368e:	202c      	movs	r0, #44	@ 0x2c
 8003690:	f7ff ff12 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00); 
 8003694:	2000      	movs	r0, #0
 8003696:	f7ff ff0f 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x34); 
 800369a:	2034      	movs	r0, #52	@ 0x34
 800369c:	f7ff ff0c 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x02); 
 80036a0:	2002      	movs	r0, #2
 80036a2:	f7ff ff09 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);  
 80036a6:	20f7      	movs	r0, #247	@ 0xf7
 80036a8:	f7ff fee8 	bl	800347c <LCD_WR_REG>
	LCD_WR_DATA(0x20); 
 80036ac:	2020      	movs	r0, #32
 80036ae:	f7ff ff03 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);  
 80036b2:	20ea      	movs	r0, #234	@ 0xea
 80036b4:	f7ff fee2 	bl	800347c <LCD_WR_REG>
	LCD_WR_DATA(0x00); 
 80036b8:	2000      	movs	r0, #0
 80036ba:	f7ff fefd 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00); 
 80036be:	2000      	movs	r0, #0
 80036c0:	f7ff fefa 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control 
 80036c4:	20c0      	movs	r0, #192	@ 0xc0
 80036c6:	f7ff fed9 	bl	800347c <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0] 
 80036ca:	201b      	movs	r0, #27
 80036cc:	f7ff fef4 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control 
 80036d0:	20c1      	movs	r0, #193	@ 0xc1
 80036d2:	f7ff fed3 	bl	800347c <LCD_WR_REG>
	LCD_WR_DATA(0x00);   //SAP[2:0];BT[3:0] 01 
 80036d6:	2000      	movs	r0, #0
 80036d8:	f7ff feee 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control 
 80036dc:	20c5      	movs	r0, #197	@ 0xc5
 80036de:	f7ff fecd 	bl	800347c <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 80036e2:	2030      	movs	r0, #48	@ 0x30
 80036e4:	f7ff fee8 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 80036e8:	2030      	movs	r0, #48	@ 0x30
 80036ea:	f7ff fee5 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2 
 80036ee:	20c7      	movs	r0, #199	@ 0xc7
 80036f0:	f7ff fec4 	bl	800347c <LCD_WR_REG>
	LCD_WR_DATA(0XB7); 
 80036f4:	20b7      	movs	r0, #183	@ 0xb7
 80036f6:	f7ff fedf 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control 
 80036fa:	2036      	movs	r0, #54	@ 0x36
 80036fc:	f7ff febe 	bl	800347c <LCD_WR_REG>
	LCD_WR_DATA(0x08); 
 8003700:	2008      	movs	r0, #8
 8003702:	f7ff fed9 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);   
 8003706:	203a      	movs	r0, #58	@ 0x3a
 8003708:	f7ff feb8 	bl	800347c <LCD_WR_REG>
	LCD_WR_DATA(0x55); 
 800370c:	2055      	movs	r0, #85	@ 0x55
 800370e:	f7ff fed3 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);   
 8003712:	20b1      	movs	r0, #177	@ 0xb1
 8003714:	f7ff feb2 	bl	800347c <LCD_WR_REG>
	LCD_WR_DATA(0x00);   
 8003718:	2000      	movs	r0, #0
 800371a:	f7ff fecd 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A); 
 800371e:	201a      	movs	r0, #26
 8003720:	f7ff feca 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control 
 8003724:	20b6      	movs	r0, #182	@ 0xb6
 8003726:	f7ff fea9 	bl	800347c <LCD_WR_REG>
	LCD_WR_DATA(0x0A); 
 800372a:	200a      	movs	r0, #10
 800372c:	f7ff fec4 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2); 
 8003730:	20a2      	movs	r0, #162	@ 0xa2
 8003732:	f7ff fec1 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable 
 8003736:	20f2      	movs	r0, #242	@ 0xf2
 8003738:	f7ff fea0 	bl	800347c <LCD_WR_REG>
	LCD_WR_DATA(0x00); 
 800373c:	2000      	movs	r0, #0
 800373e:	f7ff febb 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected 
 8003742:	2026      	movs	r0, #38	@ 0x26
 8003744:	f7ff fe9a 	bl	800347c <LCD_WR_REG>
	LCD_WR_DATA(0x01); 
 8003748:	2001      	movs	r0, #1
 800374a:	f7ff feb5 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma 
 800374e:	20e0      	movs	r0, #224	@ 0xe0
 8003750:	f7ff fe94 	bl	800347c <LCD_WR_REG>
	LCD_WR_DATA(0x0F); 
 8003754:	200f      	movs	r0, #15
 8003756:	f7ff feaf 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A); 
 800375a:	202a      	movs	r0, #42	@ 0x2a
 800375c:	f7ff feac 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x28); 
 8003760:	2028      	movs	r0, #40	@ 0x28
 8003762:	f7ff fea9 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x08); 
 8003766:	2008      	movs	r0, #8
 8003768:	f7ff fea6 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E); 
 800376c:	200e      	movs	r0, #14
 800376e:	f7ff fea3 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x08); 
 8003772:	2008      	movs	r0, #8
 8003774:	f7ff fea0 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x54); 
 8003778:	2054      	movs	r0, #84	@ 0x54
 800377a:	f7ff fe9d 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9); 
 800377e:	20a9      	movs	r0, #169	@ 0xa9
 8003780:	f7ff fe9a 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x43); 
 8003784:	2043      	movs	r0, #67	@ 0x43
 8003786:	f7ff fe97 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A); 
 800378a:	200a      	movs	r0, #10
 800378c:	f7ff fe94 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F); 
 8003790:	200f      	movs	r0, #15
 8003792:	f7ff fe91 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00); 
 8003796:	2000      	movs	r0, #0
 8003798:	f7ff fe8e 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00); 
 800379c:	2000      	movs	r0, #0
 800379e:	f7ff fe8b 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00); 
 80037a2:	2000      	movs	r0, #0
 80037a4:	f7ff fe88 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00); 		 
 80037a8:	2000      	movs	r0, #0
 80037aa:	f7ff fe85 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma 
 80037ae:	20e1      	movs	r0, #225	@ 0xe1
 80037b0:	f7ff fe64 	bl	800347c <LCD_WR_REG>
	LCD_WR_DATA(0x00); 
 80037b4:	2000      	movs	r0, #0
 80037b6:	f7ff fe7f 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x15); 
 80037ba:	2015      	movs	r0, #21
 80037bc:	f7ff fe7c 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x17); 
 80037c0:	2017      	movs	r0, #23
 80037c2:	f7ff fe79 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x07); 
 80037c6:	2007      	movs	r0, #7
 80037c8:	f7ff fe76 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x11); 
 80037cc:	2011      	movs	r0, #17
 80037ce:	f7ff fe73 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x06); 
 80037d2:	2006      	movs	r0, #6
 80037d4:	f7ff fe70 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B); 
 80037d8:	202b      	movs	r0, #43	@ 0x2b
 80037da:	f7ff fe6d 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x56); 
 80037de:	2056      	movs	r0, #86	@ 0x56
 80037e0:	f7ff fe6a 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C); 
 80037e4:	203c      	movs	r0, #60	@ 0x3c
 80037e6:	f7ff fe67 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x05); 
 80037ea:	2005      	movs	r0, #5
 80037ec:	f7ff fe64 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x10); 
 80037f0:	2010      	movs	r0, #16
 80037f2:	f7ff fe61 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F); 
 80037f6:	200f      	movs	r0, #15
 80037f8:	f7ff fe5e 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F); 
 80037fc:	203f      	movs	r0, #63	@ 0x3f
 80037fe:	f7ff fe5b 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F); 
 8003802:	203f      	movs	r0, #63	@ 0x3f
 8003804:	f7ff fe58 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F); 
 8003808:	200f      	movs	r0, #15
 800380a:	f7ff fe55 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_REG(0x2B); 
 800380e:	202b      	movs	r0, #43	@ 0x2b
 8003810:	f7ff fe34 	bl	800347c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8003814:	2000      	movs	r0, #0
 8003816:	f7ff fe4f 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800381a:	2000      	movs	r0, #0
 800381c:	f7ff fe4c 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8003820:	2001      	movs	r0, #1
 8003822:	f7ff fe49 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8003826:	203f      	movs	r0, #63	@ 0x3f
 8003828:	f7ff fe46 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_REG(0x2A); 
 800382c:	202a      	movs	r0, #42	@ 0x2a
 800382e:	f7ff fe25 	bl	800347c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8003832:	2000      	movs	r0, #0
 8003834:	f7ff fe40 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8003838:	2000      	movs	r0, #0
 800383a:	f7ff fe3d 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800383e:	2000      	movs	r0, #0
 8003840:	f7ff fe3a 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);	 
 8003844:	20ef      	movs	r0, #239	@ 0xef
 8003846:	f7ff fe37 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 800384a:	2011      	movs	r0, #17
 800384c:	f7ff fe16 	bl	800347c <LCD_WR_REG>
	delay_ms(120);
 8003850:	2078      	movs	r0, #120	@ 0x78
 8003852:	f7ff fde9 	bl	8003428 <delay_ms>
	LCD_WR_REG(0x29); //display on		
 8003856:	2029      	movs	r0, #41	@ 0x29
 8003858:	f7ff fe10 	bl	800347c <LCD_WR_REG>

  LCD_direction(USE_HORIZONTAL);//����LCD��ʾ����
 800385c:	2000      	movs	r0, #0
 800385e:	f000 f86d 	bl	800393c <LCD_direction>
	//LCD_LED=1;//��������
	LCD_Clear(WHITE);//��ȫ����ɫ
 8003862:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8003866:	f7ff fe9f 	bl	80035a8 <LCD_Clear>
}
 800386a:	bf00      	nop
 800386c:	bd80      	pop	{r7, pc}
	...

08003870 <LCD_SetWindows>:
								xEnd:the endning x coordinate of the LCD display window
								yEnd:the endning y coordinate of the LCD display window
 * @retvalue   :None
******************************************************************************/ 
void LCD_SetWindows(u16 xStar, u16 yStar,u16 xEnd,u16 yEnd)
{	
 8003870:	b590      	push	{r4, r7, lr}
 8003872:	b083      	sub	sp, #12
 8003874:	af00      	add	r7, sp, #0
 8003876:	4604      	mov	r4, r0
 8003878:	4608      	mov	r0, r1
 800387a:	4611      	mov	r1, r2
 800387c:	461a      	mov	r2, r3
 800387e:	4623      	mov	r3, r4
 8003880:	80fb      	strh	r3, [r7, #6]
 8003882:	4603      	mov	r3, r0
 8003884:	80bb      	strh	r3, [r7, #4]
 8003886:	460b      	mov	r3, r1
 8003888:	807b      	strh	r3, [r7, #2]
 800388a:	4613      	mov	r3, r2
 800388c:	803b      	strh	r3, [r7, #0]
	LCD_WR_REG(lcddev.setxcmd);	
 800388e:	4b21      	ldr	r3, [pc, #132]	@ (8003914 <LCD_SetWindows+0xa4>)
 8003890:	895b      	ldrh	r3, [r3, #10]
 8003892:	b2db      	uxtb	r3, r3
 8003894:	4618      	mov	r0, r3
 8003896:	f7ff fdf1 	bl	800347c <LCD_WR_REG>
	LCD_WR_DATA(xStar>>8);
 800389a:	88fb      	ldrh	r3, [r7, #6]
 800389c:	0a1b      	lsrs	r3, r3, #8
 800389e:	b29b      	uxth	r3, r3
 80038a0:	b2db      	uxtb	r3, r3
 80038a2:	4618      	mov	r0, r3
 80038a4:	f7ff fe08 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00FF&xStar);		
 80038a8:	88fb      	ldrh	r3, [r7, #6]
 80038aa:	b2db      	uxtb	r3, r3
 80038ac:	4618      	mov	r0, r3
 80038ae:	f7ff fe03 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(xEnd>>8);
 80038b2:	887b      	ldrh	r3, [r7, #2]
 80038b4:	0a1b      	lsrs	r3, r3, #8
 80038b6:	b29b      	uxth	r3, r3
 80038b8:	b2db      	uxtb	r3, r3
 80038ba:	4618      	mov	r0, r3
 80038bc:	f7ff fdfc 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00FF&xEnd);
 80038c0:	887b      	ldrh	r3, [r7, #2]
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	4618      	mov	r0, r3
 80038c6:	f7ff fdf7 	bl	80034b8 <LCD_WR_DATA>

	LCD_WR_REG(lcddev.setycmd);	
 80038ca:	4b12      	ldr	r3, [pc, #72]	@ (8003914 <LCD_SetWindows+0xa4>)
 80038cc:	899b      	ldrh	r3, [r3, #12]
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	4618      	mov	r0, r3
 80038d2:	f7ff fdd3 	bl	800347c <LCD_WR_REG>
	LCD_WR_DATA(yStar>>8);
 80038d6:	88bb      	ldrh	r3, [r7, #4]
 80038d8:	0a1b      	lsrs	r3, r3, #8
 80038da:	b29b      	uxth	r3, r3
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	4618      	mov	r0, r3
 80038e0:	f7ff fdea 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00FF&yStar);		
 80038e4:	88bb      	ldrh	r3, [r7, #4]
 80038e6:	b2db      	uxtb	r3, r3
 80038e8:	4618      	mov	r0, r3
 80038ea:	f7ff fde5 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(yEnd>>8);
 80038ee:	883b      	ldrh	r3, [r7, #0]
 80038f0:	0a1b      	lsrs	r3, r3, #8
 80038f2:	b29b      	uxth	r3, r3
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	4618      	mov	r0, r3
 80038f8:	f7ff fdde 	bl	80034b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00FF&yEnd);
 80038fc:	883b      	ldrh	r3, [r7, #0]
 80038fe:	b2db      	uxtb	r3, r3
 8003900:	4618      	mov	r0, r3
 8003902:	f7ff fdd9 	bl	80034b8 <LCD_WR_DATA>

	LCD_WriteRAM_Prepare();	//��ʼд��GRAM			
 8003906:	f7ff fe0b 	bl	8003520 <LCD_WriteRAM_Prepare>
}   
 800390a:	bf00      	nop
 800390c:	370c      	adds	r7, #12
 800390e:	46bd      	mov	sp, r7
 8003910:	bd90      	pop	{r4, r7, pc}
 8003912:	bf00      	nop
 8003914:	20025c54 	.word	0x20025c54

08003918 <LCD_SetCursor>:
 * @parameters :Xpos:the  x coordinate of the pixel
								Ypos:the  y coordinate of the pixel
 * @retvalue   :None
******************************************************************************/ 
void LCD_SetCursor(u16 Xpos, u16 Ypos)
{	  	    			
 8003918:	b580      	push	{r7, lr}
 800391a:	b082      	sub	sp, #8
 800391c:	af00      	add	r7, sp, #0
 800391e:	4603      	mov	r3, r0
 8003920:	460a      	mov	r2, r1
 8003922:	80fb      	strh	r3, [r7, #6]
 8003924:	4613      	mov	r3, r2
 8003926:	80bb      	strh	r3, [r7, #4]
	LCD_SetWindows(Xpos,Ypos,Xpos,Ypos);	
 8003928:	88bb      	ldrh	r3, [r7, #4]
 800392a:	88fa      	ldrh	r2, [r7, #6]
 800392c:	88b9      	ldrh	r1, [r7, #4]
 800392e:	88f8      	ldrh	r0, [r7, #6]
 8003930:	f7ff ff9e 	bl	8003870 <LCD_SetWindows>
} 
 8003934:	bf00      	nop
 8003936:	3708      	adds	r7, #8
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}

0800393c <LCD_direction>:
													2-180 degree
													3-270 degree
 * @retvalue   :None
******************************************************************************/ 
void LCD_direction(u8 direction)
{ 
 800393c:	b580      	push	{r7, lr}
 800393e:	b082      	sub	sp, #8
 8003940:	af00      	add	r7, sp, #0
 8003942:	4603      	mov	r3, r0
 8003944:	71fb      	strb	r3, [r7, #7]
			lcddev.setxcmd=0x2A;
 8003946:	4b26      	ldr	r3, [pc, #152]	@ (80039e0 <LCD_direction+0xa4>)
 8003948:	222a      	movs	r2, #42	@ 0x2a
 800394a:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0x2B;
 800394c:	4b24      	ldr	r3, [pc, #144]	@ (80039e0 <LCD_direction+0xa4>)
 800394e:	222b      	movs	r2, #43	@ 0x2b
 8003950:	819a      	strh	r2, [r3, #12]
			lcddev.wramcmd=0x2C;
 8003952:	4b23      	ldr	r3, [pc, #140]	@ (80039e0 <LCD_direction+0xa4>)
 8003954:	222c      	movs	r2, #44	@ 0x2c
 8003956:	811a      	strh	r2, [r3, #8]
	switch(direction){		  
 8003958:	79fb      	ldrb	r3, [r7, #7]
 800395a:	2b03      	cmp	r3, #3
 800395c:	d83a      	bhi.n	80039d4 <LCD_direction+0x98>
 800395e:	a201      	add	r2, pc, #4	@ (adr r2, 8003964 <LCD_direction+0x28>)
 8003960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003964:	08003975 	.word	0x08003975
 8003968:	0800398d 	.word	0x0800398d
 800396c:	080039a5 	.word	0x080039a5
 8003970:	080039bd 	.word	0x080039bd
		case 0:						 	 		
			lcddev.width=LCD_W;
 8003974:	4b1a      	ldr	r3, [pc, #104]	@ (80039e0 <LCD_direction+0xa4>)
 8003976:	22f0      	movs	r2, #240	@ 0xf0
 8003978:	801a      	strh	r2, [r3, #0]
			lcddev.height=LCD_H;		
 800397a:	4b19      	ldr	r3, [pc, #100]	@ (80039e0 <LCD_direction+0xa4>)
 800397c:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8003980:	805a      	strh	r2, [r3, #2]
			LCD_WriteReg(0x36,(1<<3)|(0<<6)|(0<<7));//BGR==1,MY==0,MX==0,MV==0
 8003982:	2108      	movs	r1, #8
 8003984:	2036      	movs	r0, #54	@ 0x36
 8003986:	f7ff fdb5 	bl	80034f4 <LCD_WriteReg>
		break;
 800398a:	e024      	b.n	80039d6 <LCD_direction+0x9a>
		case 1:
			lcddev.width=LCD_H;
 800398c:	4b14      	ldr	r3, [pc, #80]	@ (80039e0 <LCD_direction+0xa4>)
 800398e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8003992:	801a      	strh	r2, [r3, #0]
			lcddev.height=LCD_W;
 8003994:	4b12      	ldr	r3, [pc, #72]	@ (80039e0 <LCD_direction+0xa4>)
 8003996:	22f0      	movs	r2, #240	@ 0xf0
 8003998:	805a      	strh	r2, [r3, #2]
			LCD_WriteReg(0x36,(1<<3)|(0<<7)|(1<<6)|(1<<5));//BGR==1,MY==1,MX==0,MV==1
 800399a:	2168      	movs	r1, #104	@ 0x68
 800399c:	2036      	movs	r0, #54	@ 0x36
 800399e:	f7ff fda9 	bl	80034f4 <LCD_WriteReg>
		break;
 80039a2:	e018      	b.n	80039d6 <LCD_direction+0x9a>
		case 2:						 	 		
			lcddev.width=LCD_W;
 80039a4:	4b0e      	ldr	r3, [pc, #56]	@ (80039e0 <LCD_direction+0xa4>)
 80039a6:	22f0      	movs	r2, #240	@ 0xf0
 80039a8:	801a      	strh	r2, [r3, #0]
			lcddev.height=LCD_H;	
 80039aa:	4b0d      	ldr	r3, [pc, #52]	@ (80039e0 <LCD_direction+0xa4>)
 80039ac:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80039b0:	805a      	strh	r2, [r3, #2]
			LCD_WriteReg(0x36,(1<<3)|(1<<6)|(1<<7));//BGR==1,MY==0,MX==0,MV==0
 80039b2:	21c8      	movs	r1, #200	@ 0xc8
 80039b4:	2036      	movs	r0, #54	@ 0x36
 80039b6:	f7ff fd9d 	bl	80034f4 <LCD_WriteReg>
		break;
 80039ba:	e00c      	b.n	80039d6 <LCD_direction+0x9a>
		case 3:
			lcddev.width=LCD_H;
 80039bc:	4b08      	ldr	r3, [pc, #32]	@ (80039e0 <LCD_direction+0xa4>)
 80039be:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80039c2:	801a      	strh	r2, [r3, #0]
			lcddev.height=LCD_W;
 80039c4:	4b06      	ldr	r3, [pc, #24]	@ (80039e0 <LCD_direction+0xa4>)
 80039c6:	22f0      	movs	r2, #240	@ 0xf0
 80039c8:	805a      	strh	r2, [r3, #2]
			LCD_WriteReg(0x36,(1<<3)|(1<<7)|(1<<5));//BGR==1,MY==1,MX==0,MV==1
 80039ca:	21a8      	movs	r1, #168	@ 0xa8
 80039cc:	2036      	movs	r0, #54	@ 0x36
 80039ce:	f7ff fd91 	bl	80034f4 <LCD_WriteReg>
		break;	
 80039d2:	e000      	b.n	80039d6 <LCD_direction+0x9a>
		default:break;
 80039d4:	bf00      	nop
	}		
}	 
 80039d6:	bf00      	nop
 80039d8:	3708      	adds	r7, #8
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}
 80039de:	bf00      	nop
 80039e0:	20025c54 	.word	0x20025c54

080039e4 <LL_GPIO_IsInputPinSet>:
{
 80039e4:	b480      	push	{r7}
 80039e6:	b083      	sub	sp, #12
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
 80039ec:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	691a      	ldr	r2, [r3, #16]
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	4013      	ands	r3, r2
 80039f6:	683a      	ldr	r2, [r7, #0]
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d101      	bne.n	8003a00 <LL_GPIO_IsInputPinSet+0x1c>
 80039fc:	2301      	movs	r3, #1
 80039fe:	e000      	b.n	8003a02 <LL_GPIO_IsInputPinSet+0x1e>
 8003a00:	2300      	movs	r3, #0
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	370c      	adds	r7, #12
 8003a06:	46bd      	mov	sp, r7
 8003a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0c:	4770      	bx	lr

08003a0e <LL_GPIO_SetOutputPin>:
{
 8003a0e:	b480      	push	{r7}
 8003a10:	b083      	sub	sp, #12
 8003a12:	af00      	add	r7, sp, #0
 8003a14:	6078      	str	r0, [r7, #4]
 8003a16:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	683a      	ldr	r2, [r7, #0]
 8003a1c:	619a      	str	r2, [r3, #24]
}
 8003a1e:	bf00      	nop
 8003a20:	370c      	adds	r7, #12
 8003a22:	46bd      	mov	sp, r7
 8003a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a28:	4770      	bx	lr

08003a2a <LL_GPIO_ResetOutputPin>:
{
 8003a2a:	b480      	push	{r7}
 8003a2c:	b083      	sub	sp, #12
 8003a2e:	af00      	add	r7, sp, #0
 8003a30:	6078      	str	r0, [r7, #4]
 8003a32:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	683a      	ldr	r2, [r7, #0]
 8003a38:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003a3a:	bf00      	nop
 8003a3c:	370c      	adds	r7, #12
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a44:	4770      	bx	lr

08003a46 <LL_SPI_Enable>:
{
 8003a46:	b480      	push	{r7}
 8003a48:	b083      	sub	sp, #12
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f043 0201 	orr.w	r2, r3, #1
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	601a      	str	r2, [r3, #0]
}
 8003a5a:	bf00      	nop
 8003a5c:	370c      	adds	r7, #12
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a64:	4770      	bx	lr

08003a66 <LL_SPI_Disable>:
{
 8003a66:	b480      	push	{r7}
 8003a68:	b083      	sub	sp, #12
 8003a6a:	af00      	add	r7, sp, #0
 8003a6c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f023 0201 	bic.w	r2, r3, #1
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	601a      	str	r2, [r3, #0]
}
 8003a7a:	bf00      	nop
 8003a7c:	370c      	adds	r7, #12
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a84:	4770      	bx	lr

08003a86 <LL_SPI_StartMasterTransfer>:
{
 8003a86:	b480      	push	{r7}
 8003a88:	b083      	sub	sp, #12
 8003a8a:	af00      	add	r7, sp, #0
 8003a8c:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_CSTART);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	601a      	str	r2, [r3, #0]
}
 8003a9a:	bf00      	nop
 8003a9c:	370c      	adds	r7, #12
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr

08003aa6 <LL_SPI_SetDataWidth>:
{
 8003aa6:	b480      	push	{r7}
 8003aa8:	b083      	sub	sp, #12
 8003aaa:	af00      	add	r7, sp, #0
 8003aac:	6078      	str	r0, [r7, #4]
 8003aae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CFG1, SPI_CFG1_DSIZE, DataWidth);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	f023 021f 	bic.w	r2, r3, #31
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	431a      	orrs	r2, r3
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	609a      	str	r2, [r3, #8]
}
 8003ac0:	bf00      	nop
 8003ac2:	370c      	adds	r7, #12
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aca:	4770      	bx	lr

08003acc <LL_SPI_IsActiveFlag_RXP>:
{
 8003acc:	b480      	push	{r7}
 8003ace:	b083      	sub	sp, #12
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXP) == (SPI_SR_RXP)) ? 1UL : 0UL);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	695b      	ldr	r3, [r3, #20]
 8003ad8:	f003 0301 	and.w	r3, r3, #1
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d101      	bne.n	8003ae4 <LL_SPI_IsActiveFlag_RXP+0x18>
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	e000      	b.n	8003ae6 <LL_SPI_IsActiveFlag_RXP+0x1a>
 8003ae4:	2300      	movs	r3, #0
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	370c      	adds	r7, #12
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr

08003af2 <LL_SPI_IsActiveFlag_TXP>:
{
 8003af2:	b480      	push	{r7}
 8003af4:	b083      	sub	sp, #12
 8003af6:	af00      	add	r7, sp, #0
 8003af8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXP) == (SPI_SR_TXP)) ? 1UL : 0UL);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	695b      	ldr	r3, [r3, #20]
 8003afe:	f003 0302 	and.w	r3, r3, #2
 8003b02:	2b02      	cmp	r3, #2
 8003b04:	d101      	bne.n	8003b0a <LL_SPI_IsActiveFlag_TXP+0x18>
 8003b06:	2301      	movs	r3, #1
 8003b08:	e000      	b.n	8003b0c <LL_SPI_IsActiveFlag_TXP+0x1a>
 8003b0a:	2300      	movs	r3, #0
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	370c      	adds	r7, #12
 8003b10:	46bd      	mov	sp, r7
 8003b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b16:	4770      	bx	lr

08003b18 <LL_SPI_IsActiveFlag_TXC>:
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b083      	sub	sp, #12
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXC) == (SPI_SR_TXC)) ? 1UL : 0UL);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	695b      	ldr	r3, [r3, #20]
 8003b24:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b2c:	d101      	bne.n	8003b32 <LL_SPI_IsActiveFlag_TXC+0x1a>
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e000      	b.n	8003b34 <LL_SPI_IsActiveFlag_TXC+0x1c>
 8003b32:	2300      	movs	r3, #0
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	370c      	adds	r7, #12
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3e:	4770      	bx	lr

08003b40 <LL_SPI_ClearFlag_EOT>:
{
 8003b40:	b480      	push	{r7}
 8003b42:	b083      	sub	sp, #12
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->IFCR, SPI_IFCR_EOTC);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	699b      	ldr	r3, [r3, #24]
 8003b4c:	f043 0208 	orr.w	r2, r3, #8
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	619a      	str	r2, [r3, #24]
}
 8003b54:	bf00      	nop
 8003b56:	370c      	adds	r7, #12
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5e:	4770      	bx	lr

08003b60 <LL_SPI_ReceiveData8>:
{
 8003b60:	b480      	push	{r7}
 8003b62:	b083      	sub	sp, #12
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->RXDR));
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	3330      	adds	r3, #48	@ 0x30
 8003b6c:	781b      	ldrb	r3, [r3, #0]
 8003b6e:	b2db      	uxtb	r3, r3
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	370c      	adds	r7, #12
 8003b74:	46bd      	mov	sp, r7
 8003b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7a:	4770      	bx	lr

08003b7c <LL_SPI_TransmitData8>:
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b083      	sub	sp, #12
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
 8003b84:	460b      	mov	r3, r1
 8003b86:	70fb      	strb	r3, [r7, #3]
  *((__IO uint8_t *)&SPIx->TXDR) = TxData;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	3320      	adds	r3, #32
 8003b8c:	78fa      	ldrb	r2, [r7, #3]
 8003b8e:	701a      	strb	r2, [r3, #0]
}
 8003b90:	bf00      	nop
 8003b92:	370c      	adds	r7, #12
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr

08003b9c <delay_nus>:
Matrix matrix ;
Coordinate display ;
Matrix Matrix_Default;
//--------------------------------------------------------------------------------delay
static void delay_nus(int cnt)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	b085      	sub	sp, #20
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
	int i,us;
	for(i = 0;i<cnt;i++)
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	60fb      	str	r3, [r7, #12]
 8003ba8:	e00a      	b.n	8003bc0 <delay_nus+0x24>
	{
		us = 40;
 8003baa:	2328      	movs	r3, #40	@ 0x28
 8003bac:	60bb      	str	r3, [r7, #8]
		while (us--)     /* delay	*/
 8003bae:	bf00      	nop
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	1e5a      	subs	r2, r3, #1
 8003bb4:	60ba      	str	r2, [r7, #8]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d1fa      	bne.n	8003bb0 <delay_nus+0x14>
	for(i = 0;i<cnt;i++)
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	3301      	adds	r3, #1
 8003bbe:	60fb      	str	r3, [r7, #12]
 8003bc0:	68fa      	ldr	r2, [r7, #12]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	dbf0      	blt.n	8003baa <delay_nus+0xe>
		{
		}
	}
}
 8003bc8:	bf00      	nop
 8003bca:	bf00      	nop
 8003bcc:	3714      	adds	r7, #20
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd4:	4770      	bx	lr
	...

08003bd8 <xpt2046_init>:
 //----------------------------------------------------------------------------XPT2046 SPI initialization
void xpt2046_init(void)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	af00      	add	r7, sp, #0
//	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_256;
//	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
//	SPI_InitStructure.SPI_CRCPolynomial = 7;
//	SPI_Init(SPI2, &SPI_InitStructure);
//	SPI_Cmd(SPI2, ENABLE);
	Matrix_Default.An = 52;
 8003bdc:	4b0d      	ldr	r3, [pc, #52]	@ (8003c14 <xpt2046_init+0x3c>)
 8003bde:	2234      	movs	r2, #52	@ 0x34
 8003be0:	601a      	str	r2, [r3, #0]
	Matrix_Default.Bn = 4360;
 8003be2:	4b0c      	ldr	r3, [pc, #48]	@ (8003c14 <xpt2046_init+0x3c>)
 8003be4:	f241 1208 	movw	r2, #4360	@ 0x1108
 8003be8:	605a      	str	r2, [r3, #4]
	Matrix_Default.Cn = -979832;
 8003bea:	4b0a      	ldr	r3, [pc, #40]	@ (8003c14 <xpt2046_init+0x3c>)
 8003bec:	4a0a      	ldr	r2, [pc, #40]	@ (8003c18 <xpt2046_init+0x40>)
 8003bee:	609a      	str	r2, [r3, #8]
	Matrix_Default.Dn = -5923;
 8003bf0:	4b08      	ldr	r3, [pc, #32]	@ (8003c14 <xpt2046_init+0x3c>)
 8003bf2:	4a0a      	ldr	r2, [pc, #40]	@ (8003c1c <xpt2046_init+0x44>)
 8003bf4:	60da      	str	r2, [r3, #12]
	Matrix_Default.En = 5;
 8003bf6:	4b07      	ldr	r3, [pc, #28]	@ (8003c14 <xpt2046_init+0x3c>)
 8003bf8:	2205      	movs	r2, #5
 8003bfa:	611a      	str	r2, [r3, #16]
	Matrix_Default.Fn = 23070954;
 8003bfc:	4b05      	ldr	r3, [pc, #20]	@ (8003c14 <xpt2046_init+0x3c>)
 8003bfe:	4a08      	ldr	r2, [pc, #32]	@ (8003c20 <xpt2046_init+0x48>)
 8003c00:	615a      	str	r2, [r3, #20]
	Matrix_Default.Divider = 65536;
 8003c02:	4b04      	ldr	r3, [pc, #16]	@ (8003c14 <xpt2046_init+0x3c>)
 8003c04:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003c08:	619a      	str	r2, [r3, #24]
}
 8003c0a:	bf00      	nop
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr
 8003c14:	20025c88 	.word	0x20025c88
 8003c18:	fff10c88 	.word	0xfff10c88
 8003c1c:	ffffe8dd 	.word	0xffffe8dd
 8003c20:	016008ea 	.word	0x016008ea

08003c24 <getDisplayPoint>:
//------------------------------------------------------------------------------delay function
int getDisplayPoint(Coordinate * displayPtr, Coordinate * screenPtr, Matrix * matrixPtr )
{
 8003c24:	b480      	push	{r7}
 8003c26:	b085      	sub	sp, #20
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	60f8      	str	r0, [r7, #12]
 8003c2c:	60b9      	str	r1, [r7, #8]
 8003c2e:	607a      	str	r2, [r7, #4]
	/* Operation order is important since we are doing integer math. 
	   Make sure you add all terms together before dividing, so that 
	   the remainder is not rounded off prematurely. */
	if(screenPtr == 0) {return -1;}
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d102      	bne.n	8003c3c <getDisplayPoint+0x18>
 8003c36:	f04f 33ff 	mov.w	r3, #4294967295
 8003c3a:	e033      	b.n	8003ca4 <getDisplayPoint+0x80>
  if( matrixPtr->Divider != 0 )
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	699b      	ldr	r3, [r3, #24]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d02d      	beq.n	8003ca0 <getDisplayPoint+0x7c>
  {
    /* XD = AX+BY+C */        
    displayPtr->x = ( (matrixPtr->An * screenPtr->x) + 
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	68ba      	ldr	r2, [r7, #8]
 8003c4a:	6812      	ldr	r2, [r2, #0]
 8003c4c:	fb03 f202 	mul.w	r2, r3, r2
                      (matrixPtr->Bn * screenPtr->y) + 
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	68b9      	ldr	r1, [r7, #8]
 8003c56:	6849      	ldr	r1, [r1, #4]
 8003c58:	fb01 f303 	mul.w	r3, r1, r3
    displayPtr->x = ( (matrixPtr->An * screenPtr->x) + 
 8003c5c:	441a      	add	r2, r3
                       matrixPtr->Cn 
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	689b      	ldr	r3, [r3, #8]
                      (matrixPtr->Bn * screenPtr->y) + 
 8003c62:	441a      	add	r2, r3
                    ) / matrixPtr->Divider ;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	699b      	ldr	r3, [r3, #24]
 8003c68:	fb92 f2f3 	sdiv	r2, r2, r3
    displayPtr->x = ( (matrixPtr->An * screenPtr->x) + 
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	601a      	str	r2, [r3, #0]
	/* YD = DX+EY+F */        
    displayPtr->y = ( (matrixPtr->Dn * screenPtr->x) + 
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	68db      	ldr	r3, [r3, #12]
 8003c74:	68ba      	ldr	r2, [r7, #8]
 8003c76:	6812      	ldr	r2, [r2, #0]
 8003c78:	fb03 f202 	mul.w	r2, r3, r2
                      (matrixPtr->En * screenPtr->y) + 
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	691b      	ldr	r3, [r3, #16]
 8003c80:	68b9      	ldr	r1, [r7, #8]
 8003c82:	6849      	ldr	r1, [r1, #4]
 8003c84:	fb01 f303 	mul.w	r3, r1, r3
    displayPtr->y = ( (matrixPtr->Dn * screenPtr->x) + 
 8003c88:	441a      	add	r2, r3
                       matrixPtr->Fn 
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	695b      	ldr	r3, [r3, #20]
                      (matrixPtr->En * screenPtr->y) + 
 8003c8e:	441a      	add	r2, r3
                    ) / matrixPtr->Divider ;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	699b      	ldr	r3, [r3, #24]
 8003c94:	fb92 f2f3 	sdiv	r2, r2, r3
    displayPtr->y = ( (matrixPtr->Dn * screenPtr->x) + 
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	605a      	str	r2, [r3, #4]
  }
  else
  {
    return -1;
  }
  return 0;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	e001      	b.n	8003ca4 <getDisplayPoint+0x80>
    return -1;
 8003ca0:	f04f 33ff 	mov.w	r3, #4294967295
} 
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	3714      	adds	r7, #20
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cae:	4770      	bx	lr

08003cb0 <ts_draw_point>:
	LCD_DrawLine(xpos+7, ypos-15, xpos+15, ypos-15, RED);
	LCD_DrawLine(xpos+15, ypos-15, xpos+15, ypos-7, RED);
}
//------------------------------------------------------------------------------------------------------------------------------
void ts_draw_point(int x, int y, int color)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b084      	sub	sp, #16
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	60f8      	str	r0, [r7, #12]
 8003cb8:	60b9      	str	r1, [r7, #8]
 8003cba:	607a      	str	r2, [r7, #4]
	//if( x >= LCD_X_SIZE || y >= LCD_Y_SIZE )
	if( x >= LCD_W || y >= LCD_H )
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2bef      	cmp	r3, #239	@ 0xef
 8003cc0:	dc73      	bgt.n	8003daa <ts_draw_point+0xfa>
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003cc8:	da6f      	bge.n	8003daa <ts_draw_point+0xfa>
	{
		return;
	}

	if( x == 0 || y == 0 )
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d06e      	beq.n	8003dae <ts_draw_point+0xfe>
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d06b      	beq.n	8003dae <ts_draw_point+0xfe>
//	LCD_SetPixel_16bpp(x,y+1,color);
//	LCD_SetPixel_16bpp(x-1,y+1,color);
//	LCD_SetPixel_16bpp(x+1,y+1,color);
//	LCD_SetPixel_16bpp(x+1,y,color);

	GUI_DrawPoint(x,y,color);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	b29b      	uxth	r3, r3
 8003cda:	68ba      	ldr	r2, [r7, #8]
 8003cdc:	b291      	uxth	r1, r2
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	b292      	uxth	r2, r2
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f7fe febe 	bl	8002a64 <GUI_DrawPoint>
	GUI_DrawPoint(x-1,y,color);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	b29b      	uxth	r3, r3
 8003cec:	3b01      	subs	r3, #1
 8003cee:	b29b      	uxth	r3, r3
 8003cf0:	68ba      	ldr	r2, [r7, #8]
 8003cf2:	b291      	uxth	r1, r2
 8003cf4:	687a      	ldr	r2, [r7, #4]
 8003cf6:	b292      	uxth	r2, r2
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f7fe feb3 	bl	8002a64 <GUI_DrawPoint>
	GUI_DrawPoint(x,y-1,color);
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	b298      	uxth	r0, r3
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	b29b      	uxth	r3, r3
 8003d06:	3b01      	subs	r3, #1
 8003d08:	b29b      	uxth	r3, r3
 8003d0a:	687a      	ldr	r2, [r7, #4]
 8003d0c:	b292      	uxth	r2, r2
 8003d0e:	4619      	mov	r1, r3
 8003d10:	f7fe fea8 	bl	8002a64 <GUI_DrawPoint>
	GUI_DrawPoint(x-1,y-1,color);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	b29b      	uxth	r3, r3
 8003d18:	3b01      	subs	r3, #1
 8003d1a:	b298      	uxth	r0, r3
 8003d1c:	68bb      	ldr	r3, [r7, #8]
 8003d1e:	b29b      	uxth	r3, r3
 8003d20:	3b01      	subs	r3, #1
 8003d22:	b29b      	uxth	r3, r3
 8003d24:	687a      	ldr	r2, [r7, #4]
 8003d26:	b292      	uxth	r2, r2
 8003d28:	4619      	mov	r1, r3
 8003d2a:	f7fe fe9b 	bl	8002a64 <GUI_DrawPoint>
	GUI_DrawPoint(x+1,y-1,color);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	b29b      	uxth	r3, r3
 8003d32:	3301      	adds	r3, #1
 8003d34:	b298      	uxth	r0, r3
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	b29b      	uxth	r3, r3
 8003d3a:	3b01      	subs	r3, #1
 8003d3c:	b29b      	uxth	r3, r3
 8003d3e:	687a      	ldr	r2, [r7, #4]
 8003d40:	b292      	uxth	r2, r2
 8003d42:	4619      	mov	r1, r3
 8003d44:	f7fe fe8e 	bl	8002a64 <GUI_DrawPoint>
	GUI_DrawPoint(x,y+1,color);
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	b298      	uxth	r0, r3
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	b29b      	uxth	r3, r3
 8003d50:	3301      	adds	r3, #1
 8003d52:	b29b      	uxth	r3, r3
 8003d54:	687a      	ldr	r2, [r7, #4]
 8003d56:	b292      	uxth	r2, r2
 8003d58:	4619      	mov	r1, r3
 8003d5a:	f7fe fe83 	bl	8002a64 <GUI_DrawPoint>
	GUI_DrawPoint(x-1,y+1,color);
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	b29b      	uxth	r3, r3
 8003d62:	3b01      	subs	r3, #1
 8003d64:	b298      	uxth	r0, r3
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	b29b      	uxth	r3, r3
 8003d6a:	3301      	adds	r3, #1
 8003d6c:	b29b      	uxth	r3, r3
 8003d6e:	687a      	ldr	r2, [r7, #4]
 8003d70:	b292      	uxth	r2, r2
 8003d72:	4619      	mov	r1, r3
 8003d74:	f7fe fe76 	bl	8002a64 <GUI_DrawPoint>
	GUI_DrawPoint(x+1,y+1,color);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	b29b      	uxth	r3, r3
 8003d7c:	3301      	adds	r3, #1
 8003d7e:	b298      	uxth	r0, r3
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	b29b      	uxth	r3, r3
 8003d84:	3301      	adds	r3, #1
 8003d86:	b29b      	uxth	r3, r3
 8003d88:	687a      	ldr	r2, [r7, #4]
 8003d8a:	b292      	uxth	r2, r2
 8003d8c:	4619      	mov	r1, r3
 8003d8e:	f7fe fe69 	bl	8002a64 <GUI_DrawPoint>
	GUI_DrawPoint(x+1,y,color);
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	b29b      	uxth	r3, r3
 8003d96:	3301      	adds	r3, #1
 8003d98:	b29b      	uxth	r3, r3
 8003d9a:	68ba      	ldr	r2, [r7, #8]
 8003d9c:	b291      	uxth	r1, r2
 8003d9e:	687a      	ldr	r2, [r7, #4]
 8003da0:	b292      	uxth	r2, r2
 8003da2:	4618      	mov	r0, r3
 8003da4:	f7fe fe5e 	bl	8002a64 <GUI_DrawPoint>
 8003da8:	e002      	b.n	8003db0 <ts_draw_point+0x100>
		return;
 8003daa:	bf00      	nop
 8003dac:	e000      	b.n	8003db0 <ts_draw_point+0x100>
		return;
 8003dae:	bf00      	nop
}
 8003db0:	3710      	adds	r7, #16
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bd80      	pop	{r7, pc}
	...

08003db8 <WR_CMD>:
//------------------------------------------------------------------------SPI bus transmit and receive data
unsigned char WR_CMD (unsigned char cmd)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b084      	sub	sp, #16
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	71fb      	strb	r3, [r7, #7]
	unsigned char Ret = 0;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	73fb      	strb	r3, [r7, #15]
//	/* Wait for SPI data reception */
//	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
//	/* Read SPI received data */
//	return SPI_I2S_ReceiveData(SPI2);

	LL_SPI_SetDataWidth(SPI6, LL_SPI_DATAWIDTH_8BIT);
 8003dc6:	2107      	movs	r1, #7
 8003dc8:	4819      	ldr	r0, [pc, #100]	@ (8003e30 <WR_CMD+0x78>)
 8003dca:	f7ff fe6c 	bl	8003aa6 <LL_SPI_SetDataWidth>
	LL_SPI_Enable(SPI6);
 8003dce:	4818      	ldr	r0, [pc, #96]	@ (8003e30 <WR_CMD+0x78>)
 8003dd0:	f7ff fe39 	bl	8003a46 <LL_SPI_Enable>
	if(LL_SPI_IsActiveFlag_TXP(SPI6) == 1)
 8003dd4:	4816      	ldr	r0, [pc, #88]	@ (8003e30 <WR_CMD+0x78>)
 8003dd6:	f7ff fe8c 	bl	8003af2 <LL_SPI_IsActiveFlag_TXP>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d104      	bne.n	8003dea <WR_CMD+0x32>
	{
		LL_SPI_TransmitData8(SPI6, cmd);
 8003de0:	79fb      	ldrb	r3, [r7, #7]
 8003de2:	4619      	mov	r1, r3
 8003de4:	4812      	ldr	r0, [pc, #72]	@ (8003e30 <WR_CMD+0x78>)
 8003de6:	f7ff fec9 	bl	8003b7c <LL_SPI_TransmitData8>
	}
	LL_SPI_StartMasterTransfer(SPI6);
 8003dea:	4811      	ldr	r0, [pc, #68]	@ (8003e30 <WR_CMD+0x78>)
 8003dec:	f7ff fe4b 	bl	8003a86 <LL_SPI_StartMasterTransfer>
	while( !( /*LL_SPI_IsActiveFlag_EOT(SPI6) &&*/ LL_SPI_IsActiveFlag_TXC(SPI6) ) )
 8003df0:	e000      	b.n	8003df4 <WR_CMD+0x3c>
	{
		__NOP();
 8003df2:	bf00      	nop
	while( !( /*LL_SPI_IsActiveFlag_EOT(SPI6) &&*/ LL_SPI_IsActiveFlag_TXC(SPI6) ) )
 8003df4:	480e      	ldr	r0, [pc, #56]	@ (8003e30 <WR_CMD+0x78>)
 8003df6:	f7ff fe8f 	bl	8003b18 <LL_SPI_IsActiveFlag_TXC>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d0f8      	beq.n	8003df2 <WR_CMD+0x3a>
	}
	LL_SPI_ClearFlag_EOT(SPI6);
 8003e00:	480b      	ldr	r0, [pc, #44]	@ (8003e30 <WR_CMD+0x78>)
 8003e02:	f7ff fe9d 	bl	8003b40 <LL_SPI_ClearFlag_EOT>
	while( !( LL_SPI_IsActiveFlag_RXP(SPI6) ) )
 8003e06:	e000      	b.n	8003e0a <WR_CMD+0x52>
	{
		__NOP();
 8003e08:	bf00      	nop
	while( !( LL_SPI_IsActiveFlag_RXP(SPI6) ) )
 8003e0a:	4809      	ldr	r0, [pc, #36]	@ (8003e30 <WR_CMD+0x78>)
 8003e0c:	f7ff fe5e 	bl	8003acc <LL_SPI_IsActiveFlag_RXP>
 8003e10:	4603      	mov	r3, r0
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d0f8      	beq.n	8003e08 <WR_CMD+0x50>
	}
	Ret = LL_SPI_ReceiveData8(SPI6);
 8003e16:	4806      	ldr	r0, [pc, #24]	@ (8003e30 <WR_CMD+0x78>)
 8003e18:	f7ff fea2 	bl	8003b60 <LL_SPI_ReceiveData8>
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	73fb      	strb	r3, [r7, #15]
	LL_SPI_Disable(SPI6);
 8003e20:	4803      	ldr	r0, [pc, #12]	@ (8003e30 <WR_CMD+0x78>)
 8003e22:	f7ff fe20 	bl	8003a66 <LL_SPI_Disable>
	return Ret;
 8003e26:	7bfb      	ldrb	r3, [r7, #15]
} 
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3710      	adds	r7, #16
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}
 8003e30:	40015000 	.word	0x40015000

08003e34 <RD_AD>:
//-------------------------------------------------------------------------read xpt2046 adc value
unsigned short RD_AD(void)
{ 
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b082      	sub	sp, #8
 8003e38:	af00      	add	r7, sp, #0
	unsigned short buf,temp;
	//int buf,temp;
	buf = 0;
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	80fb      	strh	r3, [r7, #6]
	temp = 0;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	80bb      	strh	r3, [r7, #4]

	temp = WR_CMD(0x00);
 8003e42:	2000      	movs	r0, #0
 8003e44:	f7ff ffb8 	bl	8003db8 <WR_CMD>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	80bb      	strh	r3, [r7, #4]
	buf = temp << 8; 
 8003e4c:	88bb      	ldrh	r3, [r7, #4]
 8003e4e:	021b      	lsls	r3, r3, #8
 8003e50:	80fb      	strh	r3, [r7, #6]
	delay_nus(1); 
 8003e52:	2001      	movs	r0, #1
 8003e54:	f7ff fea2 	bl	8003b9c <delay_nus>
	temp = WR_CMD(0x00);
 8003e58:	2000      	movs	r0, #0
 8003e5a:	f7ff ffad 	bl	8003db8 <WR_CMD>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	80bb      	strh	r3, [r7, #4]
	buf |= temp; 
 8003e62:	88fa      	ldrh	r2, [r7, #6]
 8003e64:	88bb      	ldrh	r3, [r7, #4]
 8003e66:	4313      	orrs	r3, r2
 8003e68:	80fb      	strh	r3, [r7, #6]
	buf >>= 4;
 8003e6a:	88fb      	ldrh	r3, [r7, #6]
 8003e6c:	091b      	lsrs	r3, r3, #4
 8003e6e:	80fb      	strh	r3, [r7, #6]
	buf &= 0xfff;
 8003e70:	88fb      	ldrh	r3, [r7, #6]
 8003e72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e76:	80fb      	strh	r3, [r7, #6]
	return buf;
 8003e78:	88fb      	ldrh	r3, [r7, #6]
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3708      	adds	r7, #8
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}
	...

08003e84 <Read_X>:
//------------------------------------------------------------------------read xpt2046 channel X+ adc value
unsigned short Read_X(void)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b082      	sub	sp, #8
 8003e88:	af00      	add	r7, sp, #0
	unsigned short temp = 0;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	80fb      	strh	r3, [r7, #6]
	//int temp = 0;
	TP_CS(0); 
 8003e8e:	2102      	movs	r1, #2
 8003e90:	480c      	ldr	r0, [pc, #48]	@ (8003ec4 <Read_X+0x40>)
 8003e92:	f7ff fdca 	bl	8003a2a <LL_GPIO_ResetOutputPin>
	delay_nus(1); 
 8003e96:	2001      	movs	r0, #1
 8003e98:	f7ff fe80 	bl	8003b9c <delay_nus>
	WR_CMD(CHX); 
 8003e9c:	2090      	movs	r0, #144	@ 0x90
 8003e9e:	f7ff ff8b 	bl	8003db8 <WR_CMD>
	delay_nus(1); 
 8003ea2:	2001      	movs	r0, #1
 8003ea4:	f7ff fe7a 	bl	8003b9c <delay_nus>
	temp = RD_AD(); 
 8003ea8:	f7ff ffc4 	bl	8003e34 <RD_AD>
 8003eac:	4603      	mov	r3, r0
 8003eae:	80fb      	strh	r3, [r7, #6]
	TP_CS(1); 
 8003eb0:	2102      	movs	r1, #2
 8003eb2:	4804      	ldr	r0, [pc, #16]	@ (8003ec4 <Read_X+0x40>)
 8003eb4:	f7ff fdab 	bl	8003a0e <LL_GPIO_SetOutputPin>
	return temp;    
 8003eb8:	88fb      	ldrh	r3, [r7, #6]
}  
 8003eba:	4618      	mov	r0, r3
 8003ebc:	3708      	adds	r7, #8
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bd80      	pop	{r7, pc}
 8003ec2:	bf00      	nop
 8003ec4:	42020800 	.word	0x42020800

08003ec8 <Read_Y>:
//-----------------------------------------------------------------------read xpt2046 channel Y+ adc value
unsigned short Read_Y(void)
{  
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b082      	sub	sp, #8
 8003ecc:	af00      	add	r7, sp, #0
	unsigned short temp = 0;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	80fb      	strh	r3, [r7, #6]
	//int temp = 0;
	TP_CS(0);
 8003ed2:	2102      	movs	r1, #2
 8003ed4:	480c      	ldr	r0, [pc, #48]	@ (8003f08 <Read_Y+0x40>)
 8003ed6:	f7ff fda8 	bl	8003a2a <LL_GPIO_ResetOutputPin>
	delay_nus(1);
 8003eda:	2001      	movs	r0, #1
 8003edc:	f7ff fe5e 	bl	8003b9c <delay_nus>
	WR_CMD(CHY);
 8003ee0:	20d0      	movs	r0, #208	@ 0xd0
 8003ee2:	f7ff ff69 	bl	8003db8 <WR_CMD>
	delay_nus(1);
 8003ee6:	2001      	movs	r0, #1
 8003ee8:	f7ff fe58 	bl	8003b9c <delay_nus>
	temp = RD_AD();
 8003eec:	f7ff ffa2 	bl	8003e34 <RD_AD>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	80fb      	strh	r3, [r7, #6]
	TP_CS(1); 
 8003ef4:	2102      	movs	r1, #2
 8003ef6:	4804      	ldr	r0, [pc, #16]	@ (8003f08 <Read_Y+0x40>)
 8003ef8:	f7ff fd89 	bl	8003a0e <LL_GPIO_SetOutputPin>
	return temp;
 8003efc:	88fb      	ldrh	r3, [r7, #6]
} 
 8003efe:	4618      	mov	r0, r3
 8003f00:	3708      	adds	r7, #8
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}
 8003f06:	bf00      	nop
 8003f08:	42020800 	.word	0x42020800

08003f0c <TP_GetAdXY>:
//----------------------------------------------------------------read xpt2046 channel X+ channel Y+ adc value
void TP_GetAdXY(int *x,int *y)  
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b084      	sub	sp, #16
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
 8003f14:	6039      	str	r1, [r7, #0]
	int adx,ady;
	adx = 0;
 8003f16:	2300      	movs	r3, #0
 8003f18:	60fb      	str	r3, [r7, #12]
	ady = 0;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	60bb      	str	r3, [r7, #8]
	adx = Read_X(); 
 8003f1e:	f7ff ffb1 	bl	8003e84 <Read_X>
 8003f22:	4603      	mov	r3, r0
 8003f24:	60fb      	str	r3, [r7, #12]
	delay_nus(1); 
 8003f26:	2001      	movs	r0, #1
 8003f28:	f7ff fe38 	bl	8003b9c <delay_nus>
	ady = Read_Y(); 
 8003f2c:	f7ff ffcc 	bl	8003ec8 <Read_Y>
 8003f30:	4603      	mov	r3, r0
 8003f32:	60bb      	str	r3, [r7, #8]
	*x = adx;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	68fa      	ldr	r2, [r7, #12]
 8003f38:	601a      	str	r2, [r3, #0]
	*y = ady;
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	68ba      	ldr	r2, [r7, #8]
 8003f3e:	601a      	str	r2, [r3, #0]
}
 8003f40:	bf00      	nop
 8003f42:	3710      	adds	r7, #16
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}

08003f48 <Read_Value>:
//-------------------------------------------get xpt2046 channel X+ channel Y+ adc filtering value, some interference values can be excluded
Coordinate *Read_Value(void)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b09e      	sub	sp, #120	@ 0x78
 8003f4c:	af00      	add	r7, sp, #0
	static Coordinate screen;
	Coordinate screen_fail;
	int m0,m1,m2,TP_X[1],TP_Y[1],temp[3];
	unsigned char count=0;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	int buffer[2][9]={{0},{0}};  /* channel X+ Y+ for sampling buffer */
 8003f54:	1d3b      	adds	r3, r7, #4
 8003f56:	2248      	movs	r2, #72	@ 0x48
 8003f58:	2100      	movs	r1, #0
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f005 fed4 	bl	8009d08 <memset>
	TP_X[0] = 0; TP_Y[0] = 0;
 8003f60:	2300      	movs	r3, #0
 8003f62:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003f64:	2300      	movs	r3, #0
 8003f66:	65bb      	str	r3, [r7, #88]	@ 0x58
	screen.x=0; screen.y=0;
 8003f68:	4b9a      	ldr	r3, [pc, #616]	@ (80041d4 <Read_Value+0x28c>)
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	601a      	str	r2, [r3, #0]
 8003f6e:	4b99      	ldr	r3, [pc, #612]	@ (80041d4 <Read_Value+0x28c>)
 8003f70:	2200      	movs	r2, #0
 8003f72:	605a      	str	r2, [r3, #4]
	screen_fail.x=65535; screen_fail.y=65535;
 8003f74:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003f78:	663b      	str	r3, [r7, #96]	@ 0x60
 8003f7a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003f7e:	667b      	str	r3, [r7, #100]	@ 0x64
	do                           /* 9 sampling times */
	{
		TP_GetAdXY(TP_X,TP_Y);
 8003f80:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 8003f84:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003f88:	4611      	mov	r1, r2
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	f7ff ffbe 	bl	8003f0c <TP_GetAdXY>
		buffer[0][count]=TP_X[0];
 8003f90:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8003f94:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003f96:	009b      	lsls	r3, r3, #2
 8003f98:	3378      	adds	r3, #120	@ 0x78
 8003f9a:	443b      	add	r3, r7
 8003f9c:	f843 2c74 	str.w	r2, [r3, #-116]
		buffer[1][count]=TP_Y[0];
 8003fa0:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8003fa4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003fa6:	3309      	adds	r3, #9
 8003fa8:	009b      	lsls	r3, r3, #2
 8003faa:	3378      	adds	r3, #120	@ 0x78
 8003fac:	443b      	add	r3, r7
 8003fae:	f843 2c74 	str.w	r2, [r3, #-116]
		count++;
 8003fb2:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8003fb6:	3301      	adds	r3, #1
 8003fb8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	}
	while(!TP_INT_IN&& count<9);  /* TP_INT_IN interrupt pin for the touch screen, when the user clicks on the touch screen��
 8003fbc:	2104      	movs	r1, #4
 8003fbe:	4886      	ldr	r0, [pc, #536]	@ (80041d8 <Read_Value+0x290>)
 8003fc0:	f7ff fd10 	bl	80039e4 <LL_GPIO_IsInputPinSet>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d103      	bne.n	8003fd2 <Read_Value+0x8a>
 8003fca:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8003fce:	2b08      	cmp	r3, #8
 8003fd0:	d9d6      	bls.n	8003f80 <Read_Value+0x38>
	                                 TP_INT_IN Low level */
//TP_GetAdXY(&TP_X[0],&TP_Y[0]);
//screen.x=0; screen.y=0;
//screen.x=TP_X[0]; screen.y=TP_Y[0];
	if(count==9)   /* sampled 9 times, then filtering some interference values can be excluded*/
 8003fd2:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8003fd6:	2b09      	cmp	r3, #9
 8003fd8:	f040 80f6 	bne.w	80041c8 <Read_Value+0x280>
		{
			/* average value of the 3 groups */
			temp[0]=(buffer[0][0]+buffer[0][1]+buffer[0][2])/3;
 8003fdc:	687a      	ldr	r2, [r7, #4]
 8003fde:	68bb      	ldr	r3, [r7, #8]
 8003fe0:	441a      	add	r2, r3
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	4413      	add	r3, r2
 8003fe6:	4a7d      	ldr	r2, [pc, #500]	@ (80041dc <Read_Value+0x294>)
 8003fe8:	fb82 1203 	smull	r1, r2, r2, r3
 8003fec:	17db      	asrs	r3, r3, #31
 8003fee:	1ad3      	subs	r3, r2, r3
 8003ff0:	64fb      	str	r3, [r7, #76]	@ 0x4c
			temp[1]=(buffer[0][3]+buffer[0][4]+buffer[0][5])/3;
 8003ff2:	693a      	ldr	r2, [r7, #16]
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	441a      	add	r2, r3
 8003ff8:	69bb      	ldr	r3, [r7, #24]
 8003ffa:	4413      	add	r3, r2
 8003ffc:	4a77      	ldr	r2, [pc, #476]	@ (80041dc <Read_Value+0x294>)
 8003ffe:	fb82 1203 	smull	r1, r2, r2, r3
 8004002:	17db      	asrs	r3, r3, #31
 8004004:	1ad3      	subs	r3, r2, r3
 8004006:	653b      	str	r3, [r7, #80]	@ 0x50
			temp[2]=(buffer[0][6]+buffer[0][7]+buffer[0][8])/3;
 8004008:	69fa      	ldr	r2, [r7, #28]
 800400a:	6a3b      	ldr	r3, [r7, #32]
 800400c:	441a      	add	r2, r3
 800400e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004010:	4413      	add	r3, r2
 8004012:	4a72      	ldr	r2, [pc, #456]	@ (80041dc <Read_Value+0x294>)
 8004014:	fb82 1203 	smull	r1, r2, r2, r3
 8004018:	17db      	asrs	r3, r3, #31
 800401a:	1ad3      	subs	r3, r2, r3
 800401c:	657b      	str	r3, [r7, #84]	@ 0x54
			/* D-value between the 3 groups */
			m0=temp[0]-temp[1];
 800401e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004020:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004022:	1ad3      	subs	r3, r2, r3
 8004024:	673b      	str	r3, [r7, #112]	@ 0x70
			m1=temp[1]-temp[2];
 8004026:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004028:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800402a:	1ad3      	subs	r3, r2, r3
 800402c:	66fb      	str	r3, [r7, #108]	@ 0x6c
			m2=temp[2]-temp[0];
 800402e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004030:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004032:	1ad3      	subs	r3, r2, r3
 8004034:	66bb      	str	r3, [r7, #104]	@ 0x68
			/* absolute value of D-value */
			m0=m0>0?m0:(-m0);
 8004036:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004038:	2b00      	cmp	r3, #0
 800403a:	bfb8      	it	lt
 800403c:	425b      	neglt	r3, r3
 800403e:	673b      	str	r3, [r7, #112]	@ 0x70
			m1=m1>0?m1:(-m1);
 8004040:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004042:	2b00      	cmp	r3, #0
 8004044:	bfb8      	it	lt
 8004046:	425b      	neglt	r3, r3
 8004048:	66fb      	str	r3, [r7, #108]	@ 0x6c
			m2=m2>0?m2:(-m2);
 800404a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800404c:	2b00      	cmp	r3, #0
 800404e:	bfb8      	it	lt
 8004050:	425b      	neglt	r3, r3
 8004052:	66bb      	str	r3, [r7, #104]	@ 0x68

			/* judging Whether the absolute value of D-value is more than threshold, if three absolute value of D-value is
			   more than threshold value, then determine the sampling point for the interference, ignore the sampling point,
			   the threshold value is setting to 2, in this example */
			if( m0>THRESHOLD  &&  m1>THRESHOLD  &&  m2>THRESHOLD ) return 0;
 8004054:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004056:	2b02      	cmp	r3, #2
 8004058:	dd07      	ble.n	800406a <Read_Value+0x122>
 800405a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800405c:	2b02      	cmp	r3, #2
 800405e:	dd04      	ble.n	800406a <Read_Value+0x122>
 8004060:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004062:	2b02      	cmp	r3, #2
 8004064:	dd01      	ble.n	800406a <Read_Value+0x122>
 8004066:	2300      	movs	r3, #0
 8004068:	e0af      	b.n	80041ca <Read_Value+0x282>
			/* calculate channel X+ average values,then assign them to screen */
			if(m0<m1)
 800406a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800406c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800406e:	429a      	cmp	r2, r3
 8004070:	da17      	bge.n	80040a2 <Read_Value+0x15a>
			{
				if(m2<m0)
 8004072:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004074:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004076:	429a      	cmp	r2, r3
 8004078:	da09      	bge.n	800408e <Read_Value+0x146>
				screen.x=(temp[0]+temp[2])/2;
 800407a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800407c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800407e:	4413      	add	r3, r2
 8004080:	0fda      	lsrs	r2, r3, #31
 8004082:	4413      	add	r3, r2
 8004084:	105b      	asrs	r3, r3, #1
 8004086:	461a      	mov	r2, r3
 8004088:	4b52      	ldr	r3, [pc, #328]	@ (80041d4 <Read_Value+0x28c>)
 800408a:	601a      	str	r2, [r3, #0]
 800408c:	e020      	b.n	80040d0 <Read_Value+0x188>
				else
				screen.x=(temp[0]+temp[1])/2;
 800408e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004090:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004092:	4413      	add	r3, r2
 8004094:	0fda      	lsrs	r2, r3, #31
 8004096:	4413      	add	r3, r2
 8004098:	105b      	asrs	r3, r3, #1
 800409a:	461a      	mov	r2, r3
 800409c:	4b4d      	ldr	r3, [pc, #308]	@ (80041d4 <Read_Value+0x28c>)
 800409e:	601a      	str	r2, [r3, #0]
 80040a0:	e016      	b.n	80040d0 <Read_Value+0x188>
			}
			else if(m2<m1)
 80040a2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80040a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040a6:	429a      	cmp	r2, r3
 80040a8:	da09      	bge.n	80040be <Read_Value+0x176>
				screen.x=(temp[0]+temp[2])/2;
 80040aa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80040ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040ae:	4413      	add	r3, r2
 80040b0:	0fda      	lsrs	r2, r3, #31
 80040b2:	4413      	add	r3, r2
 80040b4:	105b      	asrs	r3, r3, #1
 80040b6:	461a      	mov	r2, r3
 80040b8:	4b46      	ldr	r3, [pc, #280]	@ (80041d4 <Read_Value+0x28c>)
 80040ba:	601a      	str	r2, [r3, #0]
 80040bc:	e008      	b.n	80040d0 <Read_Value+0x188>
			else
				screen.x=(temp[1]+temp[2])/2;
 80040be:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80040c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040c2:	4413      	add	r3, r2
 80040c4:	0fda      	lsrs	r2, r3, #31
 80040c6:	4413      	add	r3, r2
 80040c8:	105b      	asrs	r3, r3, #1
 80040ca:	461a      	mov	r2, r3
 80040cc:	4b41      	ldr	r3, [pc, #260]	@ (80041d4 <Read_Value+0x28c>)
 80040ce:	601a      	str	r2, [r3, #0]

			/* same as above, this is channel Y+ */
			temp[0]=(buffer[1][0]+buffer[1][1]+buffer[1][2])/3;
 80040d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80040d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040d4:	441a      	add	r2, r3
 80040d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040d8:	4413      	add	r3, r2
 80040da:	4a40      	ldr	r2, [pc, #256]	@ (80041dc <Read_Value+0x294>)
 80040dc:	fb82 1203 	smull	r1, r2, r2, r3
 80040e0:	17db      	asrs	r3, r3, #31
 80040e2:	1ad3      	subs	r3, r2, r3
 80040e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
			temp[1]=(buffer[1][3]+buffer[1][4]+buffer[1][5])/3;
 80040e6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80040e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040ea:	441a      	add	r2, r3
 80040ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040ee:	4413      	add	r3, r2
 80040f0:	4a3a      	ldr	r2, [pc, #232]	@ (80041dc <Read_Value+0x294>)
 80040f2:	fb82 1203 	smull	r1, r2, r2, r3
 80040f6:	17db      	asrs	r3, r3, #31
 80040f8:	1ad3      	subs	r3, r2, r3
 80040fa:	653b      	str	r3, [r7, #80]	@ 0x50
			temp[2]=(buffer[1][6]+buffer[1][7]+buffer[1][8])/3;
 80040fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80040fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004100:	441a      	add	r2, r3
 8004102:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004104:	4413      	add	r3, r2
 8004106:	4a35      	ldr	r2, [pc, #212]	@ (80041dc <Read_Value+0x294>)
 8004108:	fb82 1203 	smull	r1, r2, r2, r3
 800410c:	17db      	asrs	r3, r3, #31
 800410e:	1ad3      	subs	r3, r2, r3
 8004110:	657b      	str	r3, [r7, #84]	@ 0x54
			m0=temp[0]-temp[1];
 8004112:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004114:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004116:	1ad3      	subs	r3, r2, r3
 8004118:	673b      	str	r3, [r7, #112]	@ 0x70
			m1=temp[1]-temp[2];
 800411a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800411c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800411e:	1ad3      	subs	r3, r2, r3
 8004120:	66fb      	str	r3, [r7, #108]	@ 0x6c
			m2=temp[2]-temp[0];
 8004122:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004124:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004126:	1ad3      	subs	r3, r2, r3
 8004128:	66bb      	str	r3, [r7, #104]	@ 0x68
			m0=m0>0?m0:(-m0);
 800412a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800412c:	2b00      	cmp	r3, #0
 800412e:	bfb8      	it	lt
 8004130:	425b      	neglt	r3, r3
 8004132:	673b      	str	r3, [r7, #112]	@ 0x70
			m1=m1>0?m1:(-m1);
 8004134:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004136:	2b00      	cmp	r3, #0
 8004138:	bfb8      	it	lt
 800413a:	425b      	neglt	r3, r3
 800413c:	66fb      	str	r3, [r7, #108]	@ 0x6c
			m2=m2>0?m2:(-m2);
 800413e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004140:	2b00      	cmp	r3, #0
 8004142:	bfb8      	it	lt
 8004144:	425b      	neglt	r3, r3
 8004146:	66bb      	str	r3, [r7, #104]	@ 0x68
			if(m0>THRESHOLD&&m1>THRESHOLD&&m2>THRESHOLD) return 0;
 8004148:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800414a:	2b02      	cmp	r3, #2
 800414c:	dd07      	ble.n	800415e <Read_Value+0x216>
 800414e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004150:	2b02      	cmp	r3, #2
 8004152:	dd04      	ble.n	800415e <Read_Value+0x216>
 8004154:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004156:	2b02      	cmp	r3, #2
 8004158:	dd01      	ble.n	800415e <Read_Value+0x216>
 800415a:	2300      	movs	r3, #0
 800415c:	e035      	b.n	80041ca <Read_Value+0x282>

			if(m0<m1)
 800415e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8004160:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004162:	429a      	cmp	r2, r3
 8004164:	da17      	bge.n	8004196 <Read_Value+0x24e>
			{
				if(m2<m0)
 8004166:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004168:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800416a:	429a      	cmp	r2, r3
 800416c:	da09      	bge.n	8004182 <Read_Value+0x23a>
					screen.y=(temp[0]+temp[2])/2;
 800416e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004170:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004172:	4413      	add	r3, r2
 8004174:	0fda      	lsrs	r2, r3, #31
 8004176:	4413      	add	r3, r2
 8004178:	105b      	asrs	r3, r3, #1
 800417a:	461a      	mov	r2, r3
 800417c:	4b15      	ldr	r3, [pc, #84]	@ (80041d4 <Read_Value+0x28c>)
 800417e:	605a      	str	r2, [r3, #4]
 8004180:	e020      	b.n	80041c4 <Read_Value+0x27c>
				else
					screen.y=(temp[0]+temp[1])/2;
 8004182:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004184:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004186:	4413      	add	r3, r2
 8004188:	0fda      	lsrs	r2, r3, #31
 800418a:	4413      	add	r3, r2
 800418c:	105b      	asrs	r3, r3, #1
 800418e:	461a      	mov	r2, r3
 8004190:	4b10      	ldr	r3, [pc, #64]	@ (80041d4 <Read_Value+0x28c>)
 8004192:	605a      	str	r2, [r3, #4]
 8004194:	e016      	b.n	80041c4 <Read_Value+0x27c>
			}
			else if(m2<m1)
 8004196:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004198:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800419a:	429a      	cmp	r2, r3
 800419c:	da09      	bge.n	80041b2 <Read_Value+0x26a>
				screen.y=(temp[0]+temp[2])/2;
 800419e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80041a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041a2:	4413      	add	r3, r2
 80041a4:	0fda      	lsrs	r2, r3, #31
 80041a6:	4413      	add	r3, r2
 80041a8:	105b      	asrs	r3, r3, #1
 80041aa:	461a      	mov	r2, r3
 80041ac:	4b09      	ldr	r3, [pc, #36]	@ (80041d4 <Read_Value+0x28c>)
 80041ae:	605a      	str	r2, [r3, #4]
 80041b0:	e008      	b.n	80041c4 <Read_Value+0x27c>
			else
				screen.y=(temp[1]+temp[2])/2;
 80041b2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80041b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041b6:	4413      	add	r3, r2
 80041b8:	0fda      	lsrs	r2, r3, #31
 80041ba:	4413      	add	r3, r2
 80041bc:	105b      	asrs	r3, r3, #1
 80041be:	461a      	mov	r2, r3
 80041c0:	4b04      	ldr	r3, [pc, #16]	@ (80041d4 <Read_Value+0x28c>)
 80041c2:	605a      	str	r2, [r3, #4]

			return &screen;
 80041c4:	4b03      	ldr	r3, [pc, #12]	@ (80041d4 <Read_Value+0x28c>)
 80041c6:	e000      	b.n	80041ca <Read_Value+0x282>
		}
		return 0;
 80041c8:	2300      	movs	r3, #0
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3778      	adds	r7, #120	@ 0x78
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}
 80041d2:	bf00      	nop
 80041d4:	20025ca4 	.word	0x20025ca4
 80041d8:	42020800 	.word	0x42020800
 80041dc:	55555556 	.word	0x55555556

080041e0 <TS_Touched>:
//-------------------------------------------------------------------------------------------
uint8_t TS_Touched(void)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	af00      	add	r7, sp, #0
//	return 1;
	return !LL_GPIO_IsInputPinSet(GPIOC, LL_GPIO_PIN_2);
 80041e4:	2104      	movs	r1, #4
 80041e6:	4805      	ldr	r0, [pc, #20]	@ (80041fc <TS_Touched+0x1c>)
 80041e8:	f7ff fbfc 	bl	80039e4 <LL_GPIO_IsInputPinSet>
 80041ec:	4603      	mov	r3, r0
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	bf0c      	ite	eq
 80041f2:	2301      	moveq	r3, #1
 80041f4:	2300      	movne	r3, #0
 80041f6:	b2db      	uxtb	r3, r3
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	bd80      	pop	{r7, pc}
 80041fc:	42020800 	.word	0x42020800

08004200 <LL_DMA_SetLinkedListBaseAddr>:
{
 8004200:	b480      	push	{r7}
 8004202:	b087      	sub	sp, #28
 8004204:	af00      	add	r7, sp, #0
 8004206:	60f8      	str	r0, [r7, #12]
 8004208:	60b9      	str	r1, [r7, #8]
 800420a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CLBAR, DMA_CLBAR_LBA,
 8004210:	4a0c      	ldr	r2, [pc, #48]	@ (8004244 <LL_DMA_SetLinkedListBaseAddr+0x44>)
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	4413      	add	r3, r2
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	b29a      	uxth	r2, r3
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	0c1b      	lsrs	r3, r3, #16
 8004224:	041b      	lsls	r3, r3, #16
 8004226:	4807      	ldr	r0, [pc, #28]	@ (8004244 <LL_DMA_SetLinkedListBaseAddr+0x44>)
 8004228:	68b9      	ldr	r1, [r7, #8]
 800422a:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 800422e:	6979      	ldr	r1, [r7, #20]
 8004230:	4401      	add	r1, r0
 8004232:	4313      	orrs	r3, r2
 8004234:	600b      	str	r3, [r1, #0]
}
 8004236:	bf00      	nop
 8004238:	371c      	adds	r7, #28
 800423a:	46bd      	mov	sp, r7
 800423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004240:	4770      	bx	lr
 8004242:	bf00      	nop
 8004244:	0800b540 	.word	0x0800b540

08004248 <LL_DMA_ConfigControl>:
{
 8004248:	b480      	push	{r7}
 800424a:	b087      	sub	sp, #28
 800424c:	af00      	add	r7, sp, #0
 800424e:	60f8      	str	r0, [r7, #12]
 8004250:	60b9      	str	r1, [r7, #8]
 8004252:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CCR,
 8004258:	4a0c      	ldr	r2, [pc, #48]	@ (800428c <LL_DMA_ConfigControl+0x44>)
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	4413      	add	r3, r2
 8004264:	695b      	ldr	r3, [r3, #20]
 8004266:	f423 0243 	bic.w	r2, r3, #12779520	@ 0xc30000
 800426a:	4908      	ldr	r1, [pc, #32]	@ (800428c <LL_DMA_ConfigControl+0x44>)
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	440b      	add	r3, r1
 8004276:	4619      	mov	r1, r3
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	4313      	orrs	r3, r2
 800427c:	614b      	str	r3, [r1, #20]
}
 800427e:	bf00      	nop
 8004280:	371c      	adds	r7, #28
 8004282:	46bd      	mov	sp, r7
 8004284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004288:	4770      	bx	lr
 800428a:	bf00      	nop
 800428c:	0800b540 	.word	0x0800b540

08004290 <LL_DMA_ConfigTransfer>:
{
 8004290:	b480      	push	{r7}
 8004292:	b087      	sub	sp, #28
 8004294:	af00      	add	r7, sp, #0
 8004296:	60f8      	str	r0, [r7, #12]
 8004298:	60b9      	str	r1, [r7, #8]
 800429a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CTR1,
 80042a0:	4a0c      	ldr	r2, [pc, #48]	@ (80042d4 <LL_DMA_ConfigTransfer+0x44>)
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	4413      	add	r3, r2
 80042ac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80042ae:	4b0a      	ldr	r3, [pc, #40]	@ (80042d8 <LL_DMA_ConfigTransfer+0x48>)
 80042b0:	4013      	ands	r3, r2
 80042b2:	4908      	ldr	r1, [pc, #32]	@ (80042d4 <LL_DMA_ConfigTransfer+0x44>)
 80042b4:	68ba      	ldr	r2, [r7, #8]
 80042b6:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80042ba:	697a      	ldr	r2, [r7, #20]
 80042bc:	440a      	add	r2, r1
 80042be:	4611      	mov	r1, r2
 80042c0:	687a      	ldr	r2, [r7, #4]
 80042c2:	4313      	orrs	r3, r2
 80042c4:	640b      	str	r3, [r1, #64]	@ 0x40
}
 80042c6:	bf00      	nop
 80042c8:	371c      	adds	r7, #28
 80042ca:	46bd      	mov	sp, r7
 80042cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d0:	4770      	bx	lr
 80042d2:	bf00      	nop
 80042d4:	0800b540 	.word	0x0800b540
 80042d8:	b3f487f4 	.word	0xb3f487f4

080042dc <LL_DMA_ConfigBurstLength>:
{
 80042dc:	b480      	push	{r7}
 80042de:	b087      	sub	sp, #28
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	60f8      	str	r0, [r7, #12]
 80042e4:	60b9      	str	r1, [r7, #8]
 80042e6:	607a      	str	r2, [r7, #4]
 80042e8:	603b      	str	r3, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CTR1,
 80042ee:	4a12      	ldr	r2, [pc, #72]	@ (8004338 <LL_DMA_ConfigBurstLength+0x5c>)
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	4413      	add	r3, r2
 80042fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042fc:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
 8004300:	f423 737c 	bic.w	r3, r3, #1008	@ 0x3f0
 8004304:	687a      	ldr	r2, [r7, #4]
 8004306:	3a01      	subs	r2, #1
 8004308:	0112      	lsls	r2, r2, #4
 800430a:	f402 717c 	and.w	r1, r2, #1008	@ 0x3f0
 800430e:	683a      	ldr	r2, [r7, #0]
 8004310:	3a01      	subs	r2, #1
 8004312:	0512      	lsls	r2, r2, #20
 8004314:	f002 727c 	and.w	r2, r2, #66060288	@ 0x3f00000
 8004318:	430a      	orrs	r2, r1
 800431a:	4807      	ldr	r0, [pc, #28]	@ (8004338 <LL_DMA_ConfigBurstLength+0x5c>)
 800431c:	68b9      	ldr	r1, [r7, #8]
 800431e:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 8004322:	6979      	ldr	r1, [r7, #20]
 8004324:	4401      	add	r1, r0
 8004326:	4313      	orrs	r3, r2
 8004328:	640b      	str	r3, [r1, #64]	@ 0x40
}
 800432a:	bf00      	nop
 800432c:	371c      	adds	r7, #28
 800432e:	46bd      	mov	sp, r7
 8004330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004334:	4770      	bx	lr
 8004336:	bf00      	nop
 8004338:	0800b540 	.word	0x0800b540

0800433c <LL_DMA_ConfigChannelTransfer>:
{
 800433c:	b480      	push	{r7}
 800433e:	b087      	sub	sp, #28
 8004340:	af00      	add	r7, sp, #0
 8004342:	60f8      	str	r0, [r7, #12]
 8004344:	60b9      	str	r1, [r7, #8]
 8004346:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CTR2,
 800434c:	4a0d      	ldr	r2, [pc, #52]	@ (8004384 <LL_DMA_ConfigChannelTransfer+0x48>)
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	4413      	add	r3, r2
 8004358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800435a:	f023 4343 	bic.w	r3, r3, #3271557120	@ 0xc3000000
 800435e:	f423 435e 	bic.w	r3, r3, #56832	@ 0xde00
 8004362:	4908      	ldr	r1, [pc, #32]	@ (8004384 <LL_DMA_ConfigChannelTransfer+0x48>)
 8004364:	68ba      	ldr	r2, [r7, #8]
 8004366:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 800436a:	697a      	ldr	r2, [r7, #20]
 800436c:	440a      	add	r2, r1
 800436e:	4611      	mov	r1, r2
 8004370:	687a      	ldr	r2, [r7, #4]
 8004372:	4313      	orrs	r3, r2
 8004374:	644b      	str	r3, [r1, #68]	@ 0x44
}
 8004376:	bf00      	nop
 8004378:	371c      	adds	r7, #28
 800437a:	46bd      	mov	sp, r7
 800437c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004380:	4770      	bx	lr
 8004382:	bf00      	nop
 8004384:	0800b540 	.word	0x0800b540

08004388 <LL_DMA_SetTriggerMode>:
{
 8004388:	b480      	push	{r7}
 800438a:	b087      	sub	sp, #28
 800438c:	af00      	add	r7, sp, #0
 800438e:	60f8      	str	r0, [r7, #12]
 8004390:	60b9      	str	r1, [r7, #8]
 8004392:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CTR2, DMA_CTR2_TRIGM,
 8004398:	4a0c      	ldr	r2, [pc, #48]	@ (80043cc <LL_DMA_SetTriggerMode+0x44>)
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80043a0:	697b      	ldr	r3, [r7, #20]
 80043a2:	4413      	add	r3, r2
 80043a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043a6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80043aa:	4908      	ldr	r1, [pc, #32]	@ (80043cc <LL_DMA_SetTriggerMode+0x44>)
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	440b      	add	r3, r1
 80043b6:	4619      	mov	r1, r3
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	644b      	str	r3, [r1, #68]	@ 0x44
}
 80043be:	bf00      	nop
 80043c0:	371c      	adds	r7, #28
 80043c2:	46bd      	mov	sp, r7
 80043c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c8:	4770      	bx	lr
 80043ca:	bf00      	nop
 80043cc:	0800b540 	.word	0x0800b540

080043d0 <LL_DMA_SetPeriphRequest>:
{
 80043d0:	b480      	push	{r7}
 80043d2:	b087      	sub	sp, #28
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	60f8      	str	r0, [r7, #12]
 80043d8:	60b9      	str	r1, [r7, #8]
 80043da:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CTR2, DMA_CTR2_REQSEL, Request);
 80043e0:	4a0c      	ldr	r2, [pc, #48]	@ (8004414 <LL_DMA_SetPeriphRequest+0x44>)
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	4413      	add	r3, r2
 80043ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043ee:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80043f2:	4908      	ldr	r1, [pc, #32]	@ (8004414 <LL_DMA_SetPeriphRequest+0x44>)
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	440b      	add	r3, r1
 80043fe:	4619      	mov	r1, r3
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	4313      	orrs	r3, r2
 8004404:	644b      	str	r3, [r1, #68]	@ 0x44
}
 8004406:	bf00      	nop
 8004408:	371c      	adds	r7, #28
 800440a:	46bd      	mov	sp, r7
 800440c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004410:	4770      	bx	lr
 8004412:	bf00      	nop
 8004414:	0800b540 	.word	0x0800b540

08004418 <LL_DMA_SetHWTrigger>:
{
 8004418:	b480      	push	{r7}
 800441a:	b087      	sub	sp, #28
 800441c:	af00      	add	r7, sp, #0
 800441e:	60f8      	str	r0, [r7, #12]
 8004420:	60b9      	str	r1, [r7, #8]
 8004422:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CTR2, DMA_CTR2_TRIGSEL,
 8004428:	4a0d      	ldr	r2, [pc, #52]	@ (8004460 <LL_DMA_SetHWTrigger+0x48>)
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004430:	697b      	ldr	r3, [r7, #20]
 8004432:	4413      	add	r3, r2
 8004434:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004436:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	041b      	lsls	r3, r3, #16
 800443e:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8004442:	4807      	ldr	r0, [pc, #28]	@ (8004460 <LL_DMA_SetHWTrigger+0x48>)
 8004444:	68b9      	ldr	r1, [r7, #8]
 8004446:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 800444a:	6979      	ldr	r1, [r7, #20]
 800444c:	4401      	add	r1, r0
 800444e:	4313      	orrs	r3, r2
 8004450:	644b      	str	r3, [r1, #68]	@ 0x44
}
 8004452:	bf00      	nop
 8004454:	371c      	adds	r7, #28
 8004456:	46bd      	mov	sp, r7
 8004458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445c:	4770      	bx	lr
 800445e:	bf00      	nop
 8004460:	0800b540 	.word	0x0800b540

08004464 <LL_DMA_ConfigBlkRptAddrUpdate>:
{
 8004464:	b480      	push	{r7}
 8004466:	b087      	sub	sp, #28
 8004468:	af00      	add	r7, sp, #0
 800446a:	60f8      	str	r0, [r7, #12]
 800446c:	60b9      	str	r1, [r7, #8]
 800446e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR1,
 8004474:	4a0c      	ldr	r2, [pc, #48]	@ (80044a8 <LL_DMA_ConfigBlkRptAddrUpdate+0x44>)
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	4413      	add	r3, r2
 8004480:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004482:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8004486:	4908      	ldr	r1, [pc, #32]	@ (80044a8 <LL_DMA_ConfigBlkRptAddrUpdate+0x44>)
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	440b      	add	r3, r1
 8004492:	4619      	mov	r1, r3
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	4313      	orrs	r3, r2
 8004498:	648b      	str	r3, [r1, #72]	@ 0x48
}
 800449a:	bf00      	nop
 800449c:	371c      	adds	r7, #28
 800449e:	46bd      	mov	sp, r7
 80044a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a4:	4770      	bx	lr
 80044a6:	bf00      	nop
 80044a8:	0800b540 	.word	0x0800b540

080044ac <LL_DMA_SetBlkRptCount>:
{
 80044ac:	b480      	push	{r7}
 80044ae:	b087      	sub	sp, #28
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	60f8      	str	r0, [r7, #12]
 80044b4:	60b9      	str	r1, [r7, #8]
 80044b6:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR1, DMA_CBR1_BRC,
 80044bc:	4a0e      	ldr	r2, [pc, #56]	@ (80044f8 <LL_DMA_SetBlkRptCount+0x4c>)
 80044be:	68bb      	ldr	r3, [r7, #8]
 80044c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	4413      	add	r3, r2
 80044c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044ca:	f023 63ff 	bic.w	r3, r3, #133693440	@ 0x7f80000
 80044ce:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	0411      	lsls	r1, r2, #16
 80044d6:	4a09      	ldr	r2, [pc, #36]	@ (80044fc <LL_DMA_SetBlkRptCount+0x50>)
 80044d8:	400a      	ands	r2, r1
 80044da:	4807      	ldr	r0, [pc, #28]	@ (80044f8 <LL_DMA_SetBlkRptCount+0x4c>)
 80044dc:	68b9      	ldr	r1, [r7, #8]
 80044de:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 80044e2:	6979      	ldr	r1, [r7, #20]
 80044e4:	4401      	add	r1, r0
 80044e6:	4313      	orrs	r3, r2
 80044e8:	648b      	str	r3, [r1, #72]	@ 0x48
}
 80044ea:	bf00      	nop
 80044ec:	371c      	adds	r7, #28
 80044ee:	46bd      	mov	sp, r7
 80044f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f4:	4770      	bx	lr
 80044f6:	bf00      	nop
 80044f8:	0800b540 	.word	0x0800b540
 80044fc:	07ff0000 	.word	0x07ff0000

08004500 <LL_DMA_SetBlkDataLength>:
{
 8004500:	b480      	push	{r7}
 8004502:	b087      	sub	sp, #28
 8004504:	af00      	add	r7, sp, #0
 8004506:	60f8      	str	r0, [r7, #12]
 8004508:	60b9      	str	r1, [r7, #8]
 800450a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR1, DMA_CBR1_BNDT,
 8004510:	4a0c      	ldr	r2, [pc, #48]	@ (8004544 <LL_DMA_SetBlkDataLength+0x44>)
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	4413      	add	r3, r2
 800451c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800451e:	0c1b      	lsrs	r3, r3, #16
 8004520:	041b      	lsls	r3, r3, #16
 8004522:	4908      	ldr	r1, [pc, #32]	@ (8004544 <LL_DMA_SetBlkDataLength+0x44>)
 8004524:	68ba      	ldr	r2, [r7, #8]
 8004526:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 800452a:	697a      	ldr	r2, [r7, #20]
 800452c:	440a      	add	r2, r1
 800452e:	4611      	mov	r1, r2
 8004530:	687a      	ldr	r2, [r7, #4]
 8004532:	4313      	orrs	r3, r2
 8004534:	648b      	str	r3, [r1, #72]	@ 0x48
}
 8004536:	bf00      	nop
 8004538:	371c      	adds	r7, #28
 800453a:	46bd      	mov	sp, r7
 800453c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004540:	4770      	bx	lr
 8004542:	bf00      	nop
 8004544:	0800b540 	.word	0x0800b540

08004548 <LL_DMA_ConfigAddresses>:
{
 8004548:	b480      	push	{r7}
 800454a:	b087      	sub	sp, #28
 800454c:	af00      	add	r7, sp, #0
 800454e:	60f8      	str	r0, [r7, #12]
 8004550:	60b9      	str	r1, [r7, #8]
 8004552:	607a      	str	r2, [r7, #4]
 8004554:	603b      	str	r3, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CSAR, SrcAddress);
 800455a:	4a0c      	ldr	r2, [pc, #48]	@ (800458c <LL_DMA_ConfigAddresses+0x44>)
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	4413      	add	r3, r2
 8004566:	461a      	mov	r2, r3
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CDAR, DestAddress);
 800456c:	4a07      	ldr	r2, [pc, #28]	@ (800458c <LL_DMA_ConfigAddresses+0x44>)
 800456e:	68bb      	ldr	r3, [r7, #8]
 8004570:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	4413      	add	r3, r2
 8004578:	461a      	mov	r2, r3
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	6513      	str	r3, [r2, #80]	@ 0x50
}
 800457e:	bf00      	nop
 8004580:	371c      	adds	r7, #28
 8004582:	46bd      	mov	sp, r7
 8004584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004588:	4770      	bx	lr
 800458a:	bf00      	nop
 800458c:	0800b540 	.word	0x0800b540

08004590 <LL_DMA_ConfigAddrUpdateValue>:
{
 8004590:	b480      	push	{r7}
 8004592:	b087      	sub	sp, #28
 8004594:	af00      	add	r7, sp, #0
 8004596:	60f8      	str	r0, [r7, #12]
 8004598:	60b9      	str	r1, [r7, #8]
 800459a:	607a      	str	r2, [r7, #4]
 800459c:	603b      	str	r3, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CTR3,
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	f3c3 020c 	ubfx	r2, r3, #0, #13
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	0419      	lsls	r1, r3, #16
 80045ac:	4b07      	ldr	r3, [pc, #28]	@ (80045cc <LL_DMA_ConfigAddrUpdateValue+0x3c>)
 80045ae:	400b      	ands	r3, r1
 80045b0:	4807      	ldr	r0, [pc, #28]	@ (80045d0 <LL_DMA_ConfigAddrUpdateValue+0x40>)
 80045b2:	68b9      	ldr	r1, [r7, #8]
 80045b4:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 80045b8:	6979      	ldr	r1, [r7, #20]
 80045ba:	4401      	add	r1, r0
 80045bc:	4313      	orrs	r3, r2
 80045be:	654b      	str	r3, [r1, #84]	@ 0x54
}
 80045c0:	bf00      	nop
 80045c2:	371c      	adds	r7, #28
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr
 80045cc:	1fff0000 	.word	0x1fff0000
 80045d0:	0800b540 	.word	0x0800b540

080045d4 <LL_DMA_ConfigBlkRptAddrUpdateValue>:
{
 80045d4:	b480      	push	{r7}
 80045d6:	b087      	sub	sp, #28
 80045d8:	af00      	add	r7, sp, #0
 80045da:	60f8      	str	r0, [r7, #12]
 80045dc:	60b9      	str	r1, [r7, #8]
 80045de:	607a      	str	r2, [r7, #4]
 80045e0:	603b      	str	r3, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CBR2,
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	041a      	lsls	r2, r3, #16
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	b29b      	uxth	r3, r3
 80045ee:	4807      	ldr	r0, [pc, #28]	@ (800460c <LL_DMA_ConfigBlkRptAddrUpdateValue+0x38>)
 80045f0:	68b9      	ldr	r1, [r7, #8]
 80045f2:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 80045f6:	6979      	ldr	r1, [r7, #20]
 80045f8:	4401      	add	r1, r0
 80045fa:	4313      	orrs	r3, r2
 80045fc:	658b      	str	r3, [r1, #88]	@ 0x58
}
 80045fe:	bf00      	nop
 8004600:	371c      	adds	r7, #28
 8004602:	46bd      	mov	sp, r7
 8004604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004608:	4770      	bx	lr
 800460a:	bf00      	nop
 800460c:	0800b540 	.word	0x0800b540

08004610 <LL_DMA_SetLinkedListAddrOffset>:
{
 8004610:	b480      	push	{r7}
 8004612:	b087      	sub	sp, #28
 8004614:	af00      	add	r7, sp, #0
 8004616:	60f8      	str	r0, [r7, #12]
 8004618:	60b9      	str	r1, [r7, #8]
 800461a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CLLR, DMA_CLLR_LA,
 8004620:	4a0e      	ldr	r2, [pc, #56]	@ (800465c <LL_DMA_SetLinkedListAddrOffset+0x4c>)
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	4413      	add	r3, r2
 800462c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800462e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004632:	f023 03fc 	bic.w	r3, r3, #252	@ 0xfc
 8004636:	6879      	ldr	r1, [r7, #4]
 8004638:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
 800463c:	400a      	ands	r2, r1
 800463e:	4807      	ldr	r0, [pc, #28]	@ (800465c <LL_DMA_SetLinkedListAddrOffset+0x4c>)
 8004640:	68b9      	ldr	r1, [r7, #8]
 8004642:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 8004646:	6979      	ldr	r1, [r7, #20]
 8004648:	4401      	add	r1, r0
 800464a:	4313      	orrs	r3, r2
 800464c:	67cb      	str	r3, [r1, #124]	@ 0x7c
}
 800464e:	bf00      	nop
 8004650:	371c      	adds	r7, #28
 8004652:	46bd      	mov	sp, r7
 8004654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004658:	4770      	bx	lr
 800465a:	bf00      	nop
 800465c:	0800b540 	.word	0x0800b540

08004660 <LL_DMA_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS : DMA registers are initialized.
  *          - ERROR   : Not applicable.
  */
uint32_t LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b084      	sub	sp, #16
 8004664:	af00      	add	r7, sp, #0
 8004666:	60f8      	str	r0, [r7, #12]
 8004668:	60b9      	str	r1, [r7, #8]
 800466a:	607a      	str	r2, [r7, #4]
  {
    assert_param(IS_LL_DMA_PFREQ_INSTANCE(DMAx, Channel));
  }

  /* Check DMA instance */
  if (IS_LL_GPDMA_CHANNEL_INSTANCE(DMAx, Channel) != 0U)
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	4a8a      	ldr	r2, [pc, #552]	@ (8004898 <LL_DMA_Init+0x238>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d117      	bne.n	80046a4 <LL_DMA_Init+0x44>
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d02f      	beq.n	80046da <LL_DMA_Init+0x7a>
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	2b01      	cmp	r3, #1
 800467e:	d02c      	beq.n	80046da <LL_DMA_Init+0x7a>
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	2b02      	cmp	r3, #2
 8004684:	d029      	beq.n	80046da <LL_DMA_Init+0x7a>
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	2b03      	cmp	r3, #3
 800468a:	d026      	beq.n	80046da <LL_DMA_Init+0x7a>
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	2b04      	cmp	r3, #4
 8004690:	d023      	beq.n	80046da <LL_DMA_Init+0x7a>
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	2b05      	cmp	r3, #5
 8004696:	d020      	beq.n	80046da <LL_DMA_Init+0x7a>
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	2b06      	cmp	r3, #6
 800469c:	d01d      	beq.n	80046da <LL_DMA_Init+0x7a>
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	2b07      	cmp	r3, #7
 80046a2:	d01a      	beq.n	80046da <LL_DMA_Init+0x7a>
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	4a7d      	ldr	r2, [pc, #500]	@ (800489c <LL_DMA_Init+0x23c>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d116      	bne.n	80046da <LL_DMA_Init+0x7a>
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d013      	beq.n	80046da <LL_DMA_Init+0x7a>
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	d010      	beq.n	80046da <LL_DMA_Init+0x7a>
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	2b02      	cmp	r3, #2
 80046bc:	d00d      	beq.n	80046da <LL_DMA_Init+0x7a>
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	2b03      	cmp	r3, #3
 80046c2:	d00a      	beq.n	80046da <LL_DMA_Init+0x7a>
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	2b04      	cmp	r3, #4
 80046c8:	d007      	beq.n	80046da <LL_DMA_Init+0x7a>
 80046ca:	68bb      	ldr	r3, [r7, #8]
 80046cc:	2b05      	cmp	r3, #5
 80046ce:	d004      	beq.n	80046da <LL_DMA_Init+0x7a>
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	2b06      	cmp	r3, #6
 80046d4:	d001      	beq.n	80046da <LL_DMA_Init+0x7a>
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	2b07      	cmp	r3, #7
    assert_param(IS_LL_DMA_TRIGGER_MODE(DMA_InitStruct->TriggerMode));
    assert_param(IS_LL_DMA_TRIGGER_SELECTION(DMA_InitStruct->TriggerSelection));
  }

  /* Check DMA channel */
  if (IS_LL_DMA_2D_CHANNEL_INSTANCE(DMAx, Channel) != 0U)
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	4a6e      	ldr	r2, [pc, #440]	@ (8004898 <LL_DMA_Init+0x238>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d105      	bne.n	80046ee <LL_DMA_Init+0x8e>
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	2b06      	cmp	r3, #6
 80046e6:	d00b      	beq.n	8004700 <LL_DMA_Init+0xa0>
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	2b07      	cmp	r3, #7
 80046ec:	d008      	beq.n	8004700 <LL_DMA_Init+0xa0>
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	4a6a      	ldr	r2, [pc, #424]	@ (800489c <LL_DMA_Init+0x23c>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d104      	bne.n	8004700 <LL_DMA_Init+0xa0>
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	2b06      	cmp	r3, #6
 80046fa:	d001      	beq.n	8004700 <LL_DMA_Init+0xa0>
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	2b07      	cmp	r3, #7

  /*-------------------------- DMAx CLBAR Configuration ------------------------
   * Configure the Transfer linked list address with parameter :
   * - LinkedListBaseAdd:                              DMA_CLBAR_LBA[31:16] bits
   */
  LL_DMA_SetLinkedListBaseAddr(DMAx, Channel, DMA_InitStruct->LinkedListBaseAddr);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004706:	461a      	mov	r2, r3
 8004708:	68b9      	ldr	r1, [r7, #8]
 800470a:	68f8      	ldr	r0, [r7, #12]
 800470c:	f7ff fd78 	bl	8004200 <LL_DMA_SetLinkedListBaseAddr>
   * Configure the control parameter :
   * - LinkAllocatedPort:                              DMA_CCR_LAP bit
   * - LinkStepMode:                                   DMA_CCR_LSM bit
   * - Priority:                                       DMA_CCR_PRIO [23:22] bits
   */
  LL_DMA_ConfigControl(DMAx, Channel, DMA_InitStruct->Priority | \
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
                       DMA_InitStruct->LinkAllocatedPort       | \
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
  LL_DMA_ConfigControl(DMAx, Channel, DMA_InitStruct->Priority | \
 8004718:	431a      	orrs	r2, r3
                       DMA_InitStruct->LinkStepMode);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  LL_DMA_ConfigControl(DMAx, Channel, DMA_InitStruct->Priority | \
 800471e:	4313      	orrs	r3, r2
 8004720:	461a      	mov	r2, r3
 8004722:	68b9      	ldr	r1, [r7, #8]
 8004724:	68f8      	ldr	r0, [r7, #12]
 8004726:	f7ff fd8f 	bl	8004248 <LL_DMA_ConfigControl>
   * - SrcIncMode:                                DMA_CTR1_SINC bit
   * - SrcDataWidth:                              DMA_CTR1_SDW_LOG2 [1:0] bits
   * - SrcBurstLength:                            DMA_CTR1_SBL_1 [9:4] bits
   * - DestBurstLength:                           DMA_CTR1_DBL_1 [25:20] bits
   */
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->DestAllocatedPort | \
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
                        DMA_InitStruct->DestHWordExchange                | \
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->DestAllocatedPort | \
 8004732:	431a      	orrs	r2, r3
                        DMA_InitStruct->DestByteExchange                 | \
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        DMA_InitStruct->DestHWordExchange                | \
 8004738:	431a      	orrs	r2, r3
                        DMA_InitStruct->DestIncMode                      | \
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                        DMA_InitStruct->DestByteExchange                 | \
 800473e:	431a      	orrs	r2, r3
                        DMA_InitStruct->DestDataWidth                    | \
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6a1b      	ldr	r3, [r3, #32]
                        DMA_InitStruct->DestIncMode                      | \
 8004744:	431a      	orrs	r2, r3
                        DMA_InitStruct->SrcAllocatedPort                 | \
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
                        DMA_InitStruct->DestDataWidth                    | \
 800474a:	431a      	orrs	r2, r3
                        DMA_InitStruct->SrcByteExchange                  | \
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
                        DMA_InitStruct->SrcAllocatedPort                 | \
 8004750:	431a      	orrs	r2, r3
                        DMA_InitStruct->DataAlignment                    | \
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	691b      	ldr	r3, [r3, #16]
                        DMA_InitStruct->SrcByteExchange                  | \
 8004756:	431a      	orrs	r2, r3
                        DMA_InitStruct->SrcIncMode                       | \
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        DMA_InitStruct->DataAlignment                    | \
 800475c:	431a      	orrs	r2, r3
                        DMA_InitStruct->SrcDataWidth);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	69db      	ldr	r3, [r3, #28]
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->DestAllocatedPort | \
 8004762:	4313      	orrs	r3, r2
 8004764:	461a      	mov	r2, r3
 8004766:	68b9      	ldr	r1, [r7, #8]
 8004768:	68f8      	ldr	r0, [r7, #12]
 800476a:	f7ff fd91 	bl	8004290 <LL_DMA_ConfigTransfer>
  /* Check DMA instance */
  if (IS_LL_GPDMA_CHANNEL_INSTANCE(DMAx, Channel) != 0U)
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	4a49      	ldr	r2, [pc, #292]	@ (8004898 <LL_DMA_Init+0x238>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d117      	bne.n	80047a6 <LL_DMA_Init+0x146>
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d030      	beq.n	80047de <LL_DMA_Init+0x17e>
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	2b01      	cmp	r3, #1
 8004780:	d02d      	beq.n	80047de <LL_DMA_Init+0x17e>
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	2b02      	cmp	r3, #2
 8004786:	d02a      	beq.n	80047de <LL_DMA_Init+0x17e>
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	2b03      	cmp	r3, #3
 800478c:	d027      	beq.n	80047de <LL_DMA_Init+0x17e>
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	2b04      	cmp	r3, #4
 8004792:	d024      	beq.n	80047de <LL_DMA_Init+0x17e>
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	2b05      	cmp	r3, #5
 8004798:	d021      	beq.n	80047de <LL_DMA_Init+0x17e>
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	2b06      	cmp	r3, #6
 800479e:	d01e      	beq.n	80047de <LL_DMA_Init+0x17e>
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	2b07      	cmp	r3, #7
 80047a4:	d01b      	beq.n	80047de <LL_DMA_Init+0x17e>
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	4a3c      	ldr	r2, [pc, #240]	@ (800489c <LL_DMA_Init+0x23c>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d119      	bne.n	80047e2 <LL_DMA_Init+0x182>
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d014      	beq.n	80047de <LL_DMA_Init+0x17e>
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d011      	beq.n	80047de <LL_DMA_Init+0x17e>
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	2b02      	cmp	r3, #2
 80047be:	d00e      	beq.n	80047de <LL_DMA_Init+0x17e>
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	2b03      	cmp	r3, #3
 80047c4:	d00b      	beq.n	80047de <LL_DMA_Init+0x17e>
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	2b04      	cmp	r3, #4
 80047ca:	d008      	beq.n	80047de <LL_DMA_Init+0x17e>
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	2b05      	cmp	r3, #5
 80047d0:	d005      	beq.n	80047de <LL_DMA_Init+0x17e>
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	2b06      	cmp	r3, #6
 80047d6:	d002      	beq.n	80047de <LL_DMA_Init+0x17e>
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	2b07      	cmp	r3, #7
 80047dc:	d101      	bne.n	80047e2 <LL_DMA_Init+0x182>
 80047de:	2301      	movs	r3, #1
 80047e0:	e000      	b.n	80047e4 <LL_DMA_Init+0x184>
 80047e2:	2300      	movs	r3, #0
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d007      	beq.n	80047f8 <LL_DMA_Init+0x198>
  {
    LL_DMA_ConfigBurstLength(DMAx, Channel,  DMA_InitStruct->SrcBurstLength,
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	695a      	ldr	r2, [r3, #20]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	699b      	ldr	r3, [r3, #24]
 80047f0:	68b9      	ldr	r1, [r7, #8]
 80047f2:	68f8      	ldr	r0, [r7, #12]
 80047f4:	f7ff fd72 	bl	80042dc <LL_DMA_ConfigBurstLength>
   * - Direction:                                  DMA_CTR2_DREQ bit
   * - Direction:                                  DMA_CTR2_SWREQ bit
   * - TriggerSelection:                           DMA_CTR2_TRIGSEL [21:16] bits
   * - Request:                                    DMA_CTR2_REQSEL [6:0] bits
   */
  LL_DMA_ConfigChannelTransfer(DMAx, Channel, DMA_InitStruct->TransferEventMode | \
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
                               DMA_InitStruct->TriggerPolarity                  | \
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  LL_DMA_ConfigChannelTransfer(DMAx, Channel, DMA_InitStruct->TransferEventMode | \
 8004800:	431a      	orrs	r2, r3
                               DMA_InitStruct->BlkHWRequest                     | \
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	68db      	ldr	r3, [r3, #12]
                               DMA_InitStruct->TriggerPolarity                  | \
 8004806:	431a      	orrs	r2, r3
                               DMA_InitStruct->Mode                             | \
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
                               DMA_InitStruct->BlkHWRequest                     | \
 800480e:	431a      	orrs	r2, r3
                               DMA_InitStruct->Direction);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	689b      	ldr	r3, [r3, #8]
  LL_DMA_ConfigChannelTransfer(DMAx, Channel, DMA_InitStruct->TransferEventMode | \
 8004814:	4313      	orrs	r3, r2
 8004816:	461a      	mov	r2, r3
 8004818:	68b9      	ldr	r1, [r7, #8]
 800481a:	68f8      	ldr	r0, [r7, #12]
 800481c:	f7ff fd8e 	bl	800433c <LL_DMA_ConfigChannelTransfer>

  /* Check direction */
  if (DMA_InitStruct->Direction != LL_DMA_DIRECTION_MEMORY_TO_MEMORY)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004828:	d006      	beq.n	8004838 <LL_DMA_Init+0x1d8>
  {
    LL_DMA_SetPeriphRequest(DMAx, Channel, DMA_InitStruct->Request);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800482e:	461a      	mov	r2, r3
 8004830:	68b9      	ldr	r1, [r7, #8]
 8004832:	68f8      	ldr	r0, [r7, #12]
 8004834:	f7ff fdcc 	bl	80043d0 <LL_DMA_SetPeriphRequest>
  }

  /* Check trigger polarity */
  if (DMA_InitStruct->TriggerPolarity != LL_DMA_TRIG_POLARITY_MASKED)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800483c:	2b00      	cmp	r3, #0
 800483e:	d00d      	beq.n	800485c <LL_DMA_Init+0x1fc>
  {
    LL_DMA_SetHWTrigger(DMAx, Channel, DMA_InitStruct->TriggerSelection);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004844:	461a      	mov	r2, r3
 8004846:	68b9      	ldr	r1, [r7, #8]
 8004848:	68f8      	ldr	r0, [r7, #12]
 800484a:	f7ff fde5 	bl	8004418 <LL_DMA_SetHWTrigger>
    LL_DMA_SetTriggerMode(DMAx, Channel, DMA_InitStruct->TriggerMode);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004852:	461a      	mov	r2, r3
 8004854:	68b9      	ldr	r1, [r7, #8]
 8004856:	68f8      	ldr	r0, [r7, #12]
 8004858:	f7ff fd96 	bl	8004388 <LL_DMA_SetTriggerMode>
   * - SrcAddrUpdateMode:                                      DMA_CBR1_SDEC bit
   *   SrcAddrUpdateMode field is supported only by 2D addressing channels.
   * - DestAddrUpdateMode:                                     DMA_CBR1_DDEC bit
   *   DestAddrUpdateMode field is supported only by 2D addressing channels.
   */
  LL_DMA_SetBlkDataLength(DMAx, Channel, DMA_InitStruct->BlkDataLength);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004860:	461a      	mov	r2, r3
 8004862:	68b9      	ldr	r1, [r7, #8]
 8004864:	68f8      	ldr	r0, [r7, #12]
 8004866:	f7ff fe4b 	bl	8004500 <LL_DMA_SetBlkDataLength>

  /* Check DMA channel */
  if (IS_LL_DMA_2D_CHANNEL_INSTANCE(DMAx, Channel) != 0U)
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	4a0a      	ldr	r2, [pc, #40]	@ (8004898 <LL_DMA_Init+0x238>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d105      	bne.n	800487e <LL_DMA_Init+0x21e>
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	2b06      	cmp	r3, #6
 8004876:	d00c      	beq.n	8004892 <LL_DMA_Init+0x232>
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	2b07      	cmp	r3, #7
 800487c:	d009      	beq.n	8004892 <LL_DMA_Init+0x232>
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	4a06      	ldr	r2, [pc, #24]	@ (800489c <LL_DMA_Init+0x23c>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d10c      	bne.n	80048a0 <LL_DMA_Init+0x240>
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	2b06      	cmp	r3, #6
 800488a:	d002      	beq.n	8004892 <LL_DMA_Init+0x232>
 800488c:	68bb      	ldr	r3, [r7, #8]
 800488e:	2b07      	cmp	r3, #7
 8004890:	d106      	bne.n	80048a0 <LL_DMA_Init+0x240>
 8004892:	2301      	movs	r3, #1
 8004894:	e005      	b.n	80048a2 <LL_DMA_Init+0x242>
 8004896:	bf00      	nop
 8004898:	40020000 	.word	0x40020000
 800489c:	40021000 	.word	0x40021000
 80048a0:	2300      	movs	r3, #0
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d016      	beq.n	80048d4 <LL_DMA_Init+0x274>
  {
    LL_DMA_SetBlkRptCount(DMAx, Channel, DMA_InitStruct->BlkRptCount);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048aa:	461a      	mov	r2, r3
 80048ac:	68b9      	ldr	r1, [r7, #8]
 80048ae:	68f8      	ldr	r0, [r7, #12]
 80048b0:	f7ff fdfc 	bl	80044ac <LL_DMA_SetBlkRptCount>
    LL_DMA_ConfigBlkRptAddrUpdate(DMAx, Channel, DMA_InitStruct->BlkRptSrcAddrUpdateMode  | \
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                                  DMA_InitStruct->BlkRptDestAddrUpdateMode                | \
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
    LL_DMA_ConfigBlkRptAddrUpdate(DMAx, Channel, DMA_InitStruct->BlkRptSrcAddrUpdateMode  | \
 80048bc:	431a      	orrs	r2, r3
                                  DMA_InitStruct->SrcAddrUpdateMode                       | \
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
                                  DMA_InitStruct->BlkRptDestAddrUpdateMode                | \
 80048c2:	431a      	orrs	r2, r3
                                  DMA_InitStruct->DestAddrUpdateMode);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
    LL_DMA_ConfigBlkRptAddrUpdate(DMAx, Channel, DMA_InitStruct->BlkRptSrcAddrUpdateMode  | \
 80048c8:	4313      	orrs	r3, r2
 80048ca:	461a      	mov	r2, r3
 80048cc:	68b9      	ldr	r1, [r7, #8]
 80048ce:	68f8      	ldr	r0, [r7, #12]
 80048d0:	f7ff fdc8 	bl	8004464 <LL_DMA_ConfigBlkRptAddrUpdate>
  /*-------------------------- DMAx CSAR and CDAR Configuration ----------------
   * Configure the Transfer source address with parameter :
   * - SrcAddress:                                        DMA_CSAR_SA[31:0] bits
   * - DestAddress:                                       DMA_CDAR_DA[31:0] bits
   */
  LL_DMA_ConfigAddresses(DMAx, Channel, DMA_InitStruct->SrcAddress, DMA_InitStruct->DestAddress);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	68b9      	ldr	r1, [r7, #8]
 80048de:	68f8      	ldr	r0, [r7, #12]
 80048e0:	f7ff fe32 	bl	8004548 <LL_DMA_ConfigAddresses>

  /* Check DMA channel */
  if (IS_LL_DMA_2D_CHANNEL_INSTANCE(DMAx, Channel) != 0U)
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	4a1b      	ldr	r2, [pc, #108]	@ (8004954 <LL_DMA_Init+0x2f4>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d105      	bne.n	80048f8 <LL_DMA_Init+0x298>
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	2b06      	cmp	r3, #6
 80048f0:	d00c      	beq.n	800490c <LL_DMA_Init+0x2ac>
 80048f2:	68bb      	ldr	r3, [r7, #8]
 80048f4:	2b07      	cmp	r3, #7
 80048f6:	d009      	beq.n	800490c <LL_DMA_Init+0x2ac>
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	4a17      	ldr	r2, [pc, #92]	@ (8004958 <LL_DMA_Init+0x2f8>)
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d107      	bne.n	8004910 <LL_DMA_Init+0x2b0>
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	2b06      	cmp	r3, #6
 8004904:	d002      	beq.n	800490c <LL_DMA_Init+0x2ac>
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	2b07      	cmp	r3, #7
 800490a:	d101      	bne.n	8004910 <LL_DMA_Init+0x2b0>
 800490c:	2301      	movs	r3, #1
 800490e:	e000      	b.n	8004912 <LL_DMA_Init+0x2b2>
 8004910:	2300      	movs	r3, #0
 8004912:	2b00      	cmp	r3, #0
 8004914:	d011      	beq.n	800493a <LL_DMA_Init+0x2da>
     * - SrcAddrOffset:                                 DMA_CTR3_SAO[28:16] bits
     *   SrcAddrOffset field is supported only by 2D addressing channels.
     * - DestAddrOffset:                                DMA_CTR3_DAO[12:0] bits
     *   DestAddrOffset field is supported only by 2D addressing channels.
     */
    LL_DMA_ConfigAddrUpdateValue(DMAx, Channel, DMA_InitStruct->SrcAddrOffset, DMA_InitStruct->DestAddrOffset);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800491e:	68b9      	ldr	r1, [r7, #8]
 8004920:	68f8      	ldr	r0, [r7, #12]
 8004922:	f7ff fe35 	bl	8004590 <LL_DMA_ConfigAddrUpdateValue>
     * - BlkRptSrcAddrOffset:                         DMA_CBR2_BRSAO[15:0] bits
     *   BlkRptSrcAddrOffset field is supported only by 2D addressing channels.
     * - BlkRptDestAddrOffset:                        DMA_CBR2_BRDAO[31:16] bits
     *   BlkRptDestAddrOffset field is supported only by 2D addressing channels.
     */
    LL_DMA_ConfigBlkRptAddrUpdateValue(DMAx, Channel, DMA_InitStruct->BlkRptSrcAddrOffset,
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004932:	68b9      	ldr	r1, [r7, #8]
 8004934:	68f8      	ldr	r0, [r7, #12]
 8004936:	f7ff fe4d 	bl	80045d4 <LL_DMA_ConfigBlkRptAddrUpdateValue>

  /*-------------------------- DMAx CLLR Configuration -------------------------
   * Configure the Transfer linked list address with parameter :
   * - DestAddrOffset:                                    DMA_CLLR_LA[15:2] bits
   */
  LL_DMA_SetLinkedListAddrOffset(DMAx, Channel, DMA_InitStruct->LinkedListAddrOffset);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004940:	461a      	mov	r2, r3
 8004942:	68b9      	ldr	r1, [r7, #8]
 8004944:	68f8      	ldr	r0, [r7, #12]
 8004946:	f7ff fe63 	bl	8004610 <LL_DMA_SetLinkedListAddrOffset>

  return (uint32_t)SUCCESS;
 800494a:	2300      	movs	r3, #0
}
 800494c:	4618      	mov	r0, r3
 800494e:	3710      	adds	r7, #16
 8004950:	46bd      	mov	sp, r7
 8004952:	bd80      	pop	{r7, pc}
 8004954:	40020000 	.word	0x40020000
 8004958:	40021000 	.word	0x40021000

0800495c <LL_GPIO_SetPinMode>:
{
 800495c:	b480      	push	{r7}
 800495e:	b08b      	sub	sp, #44	@ 0x2c
 8004960:	af00      	add	r7, sp, #0
 8004962:	60f8      	str	r0, [r7, #12]
 8004964:	60b9      	str	r1, [r7, #8]
 8004966:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * GPIO_MODER_MODE1_Pos)),
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681a      	ldr	r2, [r3, #0]
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	fa93 f3a3 	rbit	r3, r3
 8004976:	613b      	str	r3, [r7, #16]
  return result;
 8004978:	693b      	ldr	r3, [r7, #16]
 800497a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800497c:	69bb      	ldr	r3, [r7, #24]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d101      	bne.n	8004986 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8004982:	2320      	movs	r3, #32
 8004984:	e003      	b.n	800498e <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8004986:	69bb      	ldr	r3, [r7, #24]
 8004988:	fab3 f383 	clz	r3, r3
 800498c:	b2db      	uxtb	r3, r3
 800498e:	005b      	lsls	r3, r3, #1
 8004990:	2103      	movs	r1, #3
 8004992:	fa01 f303 	lsl.w	r3, r1, r3
 8004996:	43db      	mvns	r3, r3
 8004998:	401a      	ands	r2, r3
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800499e:	6a3b      	ldr	r3, [r7, #32]
 80049a0:	fa93 f3a3 	rbit	r3, r3
 80049a4:	61fb      	str	r3, [r7, #28]
  return result;
 80049a6:	69fb      	ldr	r3, [r7, #28]
 80049a8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80049aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d101      	bne.n	80049b4 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80049b0:	2320      	movs	r3, #32
 80049b2:	e003      	b.n	80049bc <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80049b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049b6:	fab3 f383 	clz	r3, r3
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	005b      	lsls	r3, r3, #1
 80049be:	6879      	ldr	r1, [r7, #4]
 80049c0:	fa01 f303 	lsl.w	r3, r1, r3
 80049c4:	431a      	orrs	r2, r3
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	601a      	str	r2, [r3, #0]
}
 80049ca:	bf00      	nop
 80049cc:	372c      	adds	r7, #44	@ 0x2c
 80049ce:	46bd      	mov	sp, r7
 80049d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d4:	4770      	bx	lr

080049d6 <LL_GPIO_SetPinOutputType>:
{
 80049d6:	b480      	push	{r7}
 80049d8:	b085      	sub	sp, #20
 80049da:	af00      	add	r7, sp, #0
 80049dc:	60f8      	str	r0, [r7, #12]
 80049de:	60b9      	str	r1, [r7, #8]
 80049e0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	685a      	ldr	r2, [r3, #4]
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	43db      	mvns	r3, r3
 80049ea:	401a      	ands	r2, r3
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	6879      	ldr	r1, [r7, #4]
 80049f0:	fb01 f303 	mul.w	r3, r1, r3
 80049f4:	431a      	orrs	r2, r3
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	605a      	str	r2, [r3, #4]
}
 80049fa:	bf00      	nop
 80049fc:	3714      	adds	r7, #20
 80049fe:	46bd      	mov	sp, r7
 8004a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a04:	4770      	bx	lr

08004a06 <LL_GPIO_SetPinSpeed>:
{
 8004a06:	b480      	push	{r7}
 8004a08:	b08b      	sub	sp, #44	@ 0x2c
 8004a0a:	af00      	add	r7, sp, #0
 8004a0c:	60f8      	str	r0, [r7, #12]
 8004a0e:	60b9      	str	r1, [r7, #8]
 8004a10:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * GPIO_OSPEEDR_OSPEED1_Pos)),
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	689a      	ldr	r2, [r3, #8]
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	fa93 f3a3 	rbit	r3, r3
 8004a20:	613b      	str	r3, [r7, #16]
  return result;
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004a26:	69bb      	ldr	r3, [r7, #24]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d101      	bne.n	8004a30 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8004a2c:	2320      	movs	r3, #32
 8004a2e:	e003      	b.n	8004a38 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8004a30:	69bb      	ldr	r3, [r7, #24]
 8004a32:	fab3 f383 	clz	r3, r3
 8004a36:	b2db      	uxtb	r3, r3
 8004a38:	005b      	lsls	r3, r3, #1
 8004a3a:	2103      	movs	r1, #3
 8004a3c:	fa01 f303 	lsl.w	r3, r1, r3
 8004a40:	43db      	mvns	r3, r3
 8004a42:	401a      	ands	r2, r3
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a48:	6a3b      	ldr	r3, [r7, #32]
 8004a4a:	fa93 f3a3 	rbit	r3, r3
 8004a4e:	61fb      	str	r3, [r7, #28]
  return result;
 8004a50:	69fb      	ldr	r3, [r7, #28]
 8004a52:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d101      	bne.n	8004a5e <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8004a5a:	2320      	movs	r3, #32
 8004a5c:	e003      	b.n	8004a66 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8004a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a60:	fab3 f383 	clz	r3, r3
 8004a64:	b2db      	uxtb	r3, r3
 8004a66:	005b      	lsls	r3, r3, #1
 8004a68:	6879      	ldr	r1, [r7, #4]
 8004a6a:	fa01 f303 	lsl.w	r3, r1, r3
 8004a6e:	431a      	orrs	r2, r3
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	609a      	str	r2, [r3, #8]
}
 8004a74:	bf00      	nop
 8004a76:	372c      	adds	r7, #44	@ 0x2c
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7e:	4770      	bx	lr

08004a80 <LL_GPIO_SetPinPull>:
{
 8004a80:	b480      	push	{r7}
 8004a82:	b08b      	sub	sp, #44	@ 0x2c
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	60f8      	str	r0, [r7, #12]
 8004a88:	60b9      	str	r1, [r7, #8]
 8004a8a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * GPIO_PUPDR_PUPD1_Pos)),
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	68da      	ldr	r2, [r3, #12]
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	fa93 f3a3 	rbit	r3, r3
 8004a9a:	613b      	str	r3, [r7, #16]
  return result;
 8004a9c:	693b      	ldr	r3, [r7, #16]
 8004a9e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004aa0:	69bb      	ldr	r3, [r7, #24]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d101      	bne.n	8004aaa <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8004aa6:	2320      	movs	r3, #32
 8004aa8:	e003      	b.n	8004ab2 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8004aaa:	69bb      	ldr	r3, [r7, #24]
 8004aac:	fab3 f383 	clz	r3, r3
 8004ab0:	b2db      	uxtb	r3, r3
 8004ab2:	005b      	lsls	r3, r3, #1
 8004ab4:	2103      	movs	r1, #3
 8004ab6:	fa01 f303 	lsl.w	r3, r1, r3
 8004aba:	43db      	mvns	r3, r3
 8004abc:	401a      	ands	r2, r3
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ac2:	6a3b      	ldr	r3, [r7, #32]
 8004ac4:	fa93 f3a3 	rbit	r3, r3
 8004ac8:	61fb      	str	r3, [r7, #28]
  return result;
 8004aca:	69fb      	ldr	r3, [r7, #28]
 8004acc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d101      	bne.n	8004ad8 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8004ad4:	2320      	movs	r3, #32
 8004ad6:	e003      	b.n	8004ae0 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8004ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ada:	fab3 f383 	clz	r3, r3
 8004ade:	b2db      	uxtb	r3, r3
 8004ae0:	005b      	lsls	r3, r3, #1
 8004ae2:	6879      	ldr	r1, [r7, #4]
 8004ae4:	fa01 f303 	lsl.w	r3, r1, r3
 8004ae8:	431a      	orrs	r2, r3
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	60da      	str	r2, [r3, #12]
}
 8004aee:	bf00      	nop
 8004af0:	372c      	adds	r7, #44	@ 0x2c
 8004af2:	46bd      	mov	sp, r7
 8004af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af8:	4770      	bx	lr

08004afa <LL_GPIO_SetAFPin_0_7>:
{
 8004afa:	b480      	push	{r7}
 8004afc:	b08b      	sub	sp, #44	@ 0x2c
 8004afe:	af00      	add	r7, sp, #0
 8004b00:	60f8      	str	r0, [r7, #12]
 8004b02:	60b9      	str	r1, [r7, #8]
 8004b04:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * GPIO_AFRL_AFSEL1_Pos)),
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	6a1a      	ldr	r2, [r3, #32]
 8004b0a:	68bb      	ldr	r3, [r7, #8]
 8004b0c:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b0e:	697b      	ldr	r3, [r7, #20]
 8004b10:	fa93 f3a3 	rbit	r3, r3
 8004b14:	613b      	str	r3, [r7, #16]
  return result;
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004b1a:	69bb      	ldr	r3, [r7, #24]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d101      	bne.n	8004b24 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8004b20:	2320      	movs	r3, #32
 8004b22:	e003      	b.n	8004b2c <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8004b24:	69bb      	ldr	r3, [r7, #24]
 8004b26:	fab3 f383 	clz	r3, r3
 8004b2a:	b2db      	uxtb	r3, r3
 8004b2c:	009b      	lsls	r3, r3, #2
 8004b2e:	210f      	movs	r1, #15
 8004b30:	fa01 f303 	lsl.w	r3, r1, r3
 8004b34:	43db      	mvns	r3, r3
 8004b36:	401a      	ands	r2, r3
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b3c:	6a3b      	ldr	r3, [r7, #32]
 8004b3e:	fa93 f3a3 	rbit	r3, r3
 8004b42:	61fb      	str	r3, [r7, #28]
  return result;
 8004b44:	69fb      	ldr	r3, [r7, #28]
 8004b46:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d101      	bne.n	8004b52 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8004b4e:	2320      	movs	r3, #32
 8004b50:	e003      	b.n	8004b5a <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8004b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b54:	fab3 f383 	clz	r3, r3
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	009b      	lsls	r3, r3, #2
 8004b5c:	6879      	ldr	r1, [r7, #4]
 8004b5e:	fa01 f303 	lsl.w	r3, r1, r3
 8004b62:	431a      	orrs	r2, r3
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	621a      	str	r2, [r3, #32]
}
 8004b68:	bf00      	nop
 8004b6a:	372c      	adds	r7, #44	@ 0x2c
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr

08004b74 <LL_GPIO_SetAFPin_8_15>:
{
 8004b74:	b480      	push	{r7}
 8004b76:	b08b      	sub	sp, #44	@ 0x2c
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	60f8      	str	r0, [r7, #12]
 8004b7c:	60b9      	str	r1, [r7, #8]
 8004b7e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * GPIO_AFRH_AFSEL9_Pos)),
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	0a1b      	lsrs	r3, r3, #8
 8004b88:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	fa93 f3a3 	rbit	r3, r3
 8004b90:	613b      	str	r3, [r7, #16]
  return result;
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004b96:	69bb      	ldr	r3, [r7, #24]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d101      	bne.n	8004ba0 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8004b9c:	2320      	movs	r3, #32
 8004b9e:	e003      	b.n	8004ba8 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8004ba0:	69bb      	ldr	r3, [r7, #24]
 8004ba2:	fab3 f383 	clz	r3, r3
 8004ba6:	b2db      	uxtb	r3, r3
 8004ba8:	009b      	lsls	r3, r3, #2
 8004baa:	210f      	movs	r1, #15
 8004bac:	fa01 f303 	lsl.w	r3, r1, r3
 8004bb0:	43db      	mvns	r3, r3
 8004bb2:	401a      	ands	r2, r3
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	0a1b      	lsrs	r3, r3, #8
 8004bb8:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bba:	6a3b      	ldr	r3, [r7, #32]
 8004bbc:	fa93 f3a3 	rbit	r3, r3
 8004bc0:	61fb      	str	r3, [r7, #28]
  return result;
 8004bc2:	69fb      	ldr	r3, [r7, #28]
 8004bc4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d101      	bne.n	8004bd0 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8004bcc:	2320      	movs	r3, #32
 8004bce:	e003      	b.n	8004bd8 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8004bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bd2:	fab3 f383 	clz	r3, r3
 8004bd6:	b2db      	uxtb	r3, r3
 8004bd8:	009b      	lsls	r3, r3, #2
 8004bda:	6879      	ldr	r1, [r7, #4]
 8004bdc:	fa01 f303 	lsl.w	r3, r1, r3
 8004be0:	431a      	orrs	r2, r3
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8004be6:	bf00      	nop
 8004be8:	372c      	adds	r7, #44	@ 0x2c
 8004bea:	46bd      	mov	sp, r7
 8004bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf0:	4770      	bx	lr

08004bf2 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8004bf2:	b580      	push	{r7, lr}
 8004bf4:	b08a      	sub	sp, #40	@ 0x28
 8004bf6:	af00      	add	r7, sp, #0
 8004bf8:	6078      	str	r0, [r7, #4]
 8004bfa:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c02:	69bb      	ldr	r3, [r7, #24]
 8004c04:	fa93 f3a3 	rbit	r3, r3
 8004c08:	617b      	str	r3, [r7, #20]
  return result;
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8004c0e:	69fb      	ldr	r3, [r7, #28]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d101      	bne.n	8004c18 <LL_GPIO_Init+0x26>
    return 32U;
 8004c14:	2320      	movs	r3, #32
 8004c16:	e003      	b.n	8004c20 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8004c18:	69fb      	ldr	r3, [r7, #28]
 8004c1a:	fab3 f383 	clz	r3, r3
 8004c1e:	b2db      	uxtb	r3, r3
 8004c20:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0U)
 8004c22:	e058      	b.n	8004cd6 <LL_GPIO_Init+0xe4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (1UL << pinpos);
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	681a      	ldr	r2, [r3, #0]
 8004c28:	2101      	movs	r1, #1
 8004c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c2c:	fa01 f303 	lsl.w	r3, r1, r3
 8004c30:	4013      	ands	r3, r2
 8004c32:	623b      	str	r3, [r7, #32]

    if (currentpin != 0U)
 8004c34:	6a3b      	ldr	r3, [r7, #32]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d04a      	beq.n	8004cd0 <LL_GPIO_Init+0xde>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	2b01      	cmp	r3, #1
 8004c40:	d003      	beq.n	8004c4a <LL_GPIO_Init+0x58>
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	2b02      	cmp	r3, #2
 8004c48:	d10e      	bne.n	8004c68 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	461a      	mov	r2, r3
 8004c50:	6a39      	ldr	r1, [r7, #32]
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f7ff fed7 	bl	8004a06 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	6819      	ldr	r1, [r3, #0]
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	68db      	ldr	r3, [r3, #12]
 8004c60:	461a      	mov	r2, r3
 8004c62:	6878      	ldr	r0, [r7, #4]
 8004c64:	f7ff feb7 	bl	80049d6 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	691b      	ldr	r3, [r3, #16]
 8004c6c:	461a      	mov	r2, r3
 8004c6e:	6a39      	ldr	r1, [r7, #32]
 8004c70:	6878      	ldr	r0, [r7, #4]
 8004c72:	f7ff ff05 	bl	8004a80 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	2b02      	cmp	r3, #2
 8004c7c:	d121      	bne.n	8004cc2 <LL_GPIO_Init+0xd0>
 8004c7e:	6a3b      	ldr	r3, [r7, #32]
 8004c80:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	fa93 f3a3 	rbit	r3, r3
 8004c88:	60bb      	str	r3, [r7, #8]
  return result;
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d101      	bne.n	8004c98 <LL_GPIO_Init+0xa6>
    return 32U;
 8004c94:	2320      	movs	r3, #32
 8004c96:	e003      	b.n	8004ca0 <LL_GPIO_Init+0xae>
  return __builtin_clz(value);
 8004c98:	693b      	ldr	r3, [r7, #16]
 8004c9a:	fab3 f383 	clz	r3, r3
 8004c9e:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 8U)
 8004ca0:	2b07      	cmp	r3, #7
 8004ca2:	d807      	bhi.n	8004cb4 <LL_GPIO_Init+0xc2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	695b      	ldr	r3, [r3, #20]
 8004ca8:	461a      	mov	r2, r3
 8004caa:	6a39      	ldr	r1, [r7, #32]
 8004cac:	6878      	ldr	r0, [r7, #4]
 8004cae:	f7ff ff24 	bl	8004afa <LL_GPIO_SetAFPin_0_7>
 8004cb2:	e006      	b.n	8004cc2 <LL_GPIO_Init+0xd0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	695b      	ldr	r3, [r3, #20]
 8004cb8:	461a      	mov	r2, r3
 8004cba:	6a39      	ldr	r1, [r7, #32]
 8004cbc:	6878      	ldr	r0, [r7, #4]
 8004cbe:	f7ff ff59 	bl	8004b74 <LL_GPIO_SetAFPin_8_15>
        }
      }
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	461a      	mov	r2, r3
 8004cc8:	6a39      	ldr	r1, [r7, #32]
 8004cca:	6878      	ldr	r0, [r7, #4]
 8004ccc:	f7ff fe46 	bl	800495c <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8004cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cd2:	3301      	adds	r3, #1
 8004cd4:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0U)
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	681a      	ldr	r2, [r3, #0]
 8004cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cdc:	fa22 f303 	lsr.w	r3, r2, r3
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d19f      	bne.n	8004c24 <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 8004ce4:	2300      	movs	r3, #0
}
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	3728      	adds	r7, #40	@ 0x28
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}

08004cee <LL_LPUART_IsEnabled>:
{
 8004cee:	b480      	push	{r7}
 8004cf0:	b083      	sub	sp, #12
 8004cf2:	af00      	add	r7, sp, #0
 8004cf4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(LPUARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f003 0301 	and.w	r3, r3, #1
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d101      	bne.n	8004d06 <LL_LPUART_IsEnabled+0x18>
 8004d02:	2301      	movs	r3, #1
 8004d04:	e000      	b.n	8004d08 <LL_LPUART_IsEnabled+0x1a>
 8004d06:	2300      	movs	r3, #0
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	370c      	adds	r7, #12
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d12:	4770      	bx	lr

08004d14 <LL_LPUART_SetPrescaler>:
{
 8004d14:	b480      	push	{r7}
 8004d16:	b083      	sub	sp, #12
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
 8004d1c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPUARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d22:	f023 030f 	bic.w	r3, r3, #15
 8004d26:	683a      	ldr	r2, [r7, #0]
 8004d28:	b292      	uxth	r2, r2
 8004d2a:	431a      	orrs	r2, r3
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8004d30:	bf00      	nop
 8004d32:	370c      	adds	r7, #12
 8004d34:	46bd      	mov	sp, r7
 8004d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3a:	4770      	bx	lr

08004d3c <LL_LPUART_SetStopBitsLength>:
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b083      	sub	sp, #12
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
 8004d44:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPUARTx->CR2, USART_CR2_STOP, StopBits);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	431a      	orrs	r2, r3
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	605a      	str	r2, [r3, #4]
}
 8004d56:	bf00      	nop
 8004d58:	370c      	adds	r7, #12
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d60:	4770      	bx	lr

08004d62 <LL_LPUART_SetHWFlowCtrl>:
{
 8004d62:	b480      	push	{r7}
 8004d64:	b083      	sub	sp, #12
 8004d66:	af00      	add	r7, sp, #0
 8004d68:	6078      	str	r0, [r7, #4]
 8004d6a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPUARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	431a      	orrs	r2, r3
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	609a      	str	r2, [r3, #8]
}
 8004d7c:	bf00      	nop
 8004d7e:	370c      	adds	r7, #12
 8004d80:	46bd      	mov	sp, r7
 8004d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d86:	4770      	bx	lr

08004d88 <LL_LPUART_SetBaudRate>:
{
 8004d88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d8c:	b088      	sub	sp, #32
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	61f8      	str	r0, [r7, #28]
 8004d92:	61b9      	str	r1, [r7, #24]
 8004d94:	617a      	str	r2, [r7, #20]
 8004d96:	613b      	str	r3, [r7, #16]
  if (BaudRate != 0U)
 8004d98:	693b      	ldr	r3, [r7, #16]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d039      	beq.n	8004e12 <LL_LPUART_SetBaudRate+0x8a>
    LPUARTx->BRR = __LL_LPUART_DIV(PeriphClk, PrescalerValue, BaudRate);
 8004d9e:	69bb      	ldr	r3, [r7, #24]
 8004da0:	2200      	movs	r2, #0
 8004da2:	60bb      	str	r3, [r7, #8]
 8004da4:	60fa      	str	r2, [r7, #12]
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	b29b      	uxth	r3, r3
 8004daa:	461a      	mov	r2, r3
 8004dac:	4b1b      	ldr	r3, [pc, #108]	@ (8004e1c <LL_LPUART_SetBaudRate+0x94>)
 8004dae:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004db2:	b29b      	uxth	r3, r3
 8004db4:	2200      	movs	r2, #0
 8004db6:	603b      	str	r3, [r7, #0]
 8004db8:	607a      	str	r2, [r7, #4]
 8004dba:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004dbe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004dc2:	f7fb fa65 	bl	8000290 <__aeabi_uldivmod>
 8004dc6:	4602      	mov	r2, r0
 8004dc8:	460b      	mov	r3, r1
 8004dca:	4610      	mov	r0, r2
 8004dcc:	4619      	mov	r1, r3
 8004dce:	f04f 0200 	mov.w	r2, #0
 8004dd2:	f04f 0300 	mov.w	r3, #0
 8004dd6:	020b      	lsls	r3, r1, #8
 8004dd8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004ddc:	0202      	lsls	r2, r0, #8
 8004dde:	6939      	ldr	r1, [r7, #16]
 8004de0:	0849      	lsrs	r1, r1, #1
 8004de2:	2000      	movs	r0, #0
 8004de4:	460c      	mov	r4, r1
 8004de6:	4605      	mov	r5, r0
 8004de8:	eb12 0804 	adds.w	r8, r2, r4
 8004dec:	eb43 0905 	adc.w	r9, r3, r5
 8004df0:	693b      	ldr	r3, [r7, #16]
 8004df2:	2200      	movs	r2, #0
 8004df4:	469a      	mov	sl, r3
 8004df6:	4693      	mov	fp, r2
 8004df8:	4652      	mov	r2, sl
 8004dfa:	465b      	mov	r3, fp
 8004dfc:	4640      	mov	r0, r8
 8004dfe:	4649      	mov	r1, r9
 8004e00:	f7fb fa46 	bl	8000290 <__aeabi_uldivmod>
 8004e04:	4602      	mov	r2, r0
 8004e06:	460b      	mov	r3, r1
 8004e08:	4613      	mov	r3, r2
 8004e0a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8004e0e:	69fb      	ldr	r3, [r7, #28]
 8004e10:	60da      	str	r2, [r3, #12]
}
 8004e12:	bf00      	nop
 8004e14:	3720      	adds	r7, #32
 8004e16:	46bd      	mov	sp, r7
 8004e18:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e1c:	0800b560 	.word	0x0800b560

08004e20 <LL_LPUART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: LPUART registers are initialized according to LPUART_InitStruct content
  *          - ERROR: Problem occurred during LPUART Registers initialization
  */
ErrorStatus LL_LPUART_Init(USART_TypeDef *LPUARTx, const LL_LPUART_InitTypeDef *LPUART_InitStruct)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b084      	sub	sp, #16
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
 8004e28:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_LPUART_DIRECTION(LPUART_InitStruct->TransferDirection));
  assert_param(IS_LL_LPUART_HWCONTROL(LPUART_InitStruct->HardwareFlowControl));

  /* LPUART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers. Otherwise (LPUART not in Disabled state) => return ERROR */
  if (LL_LPUART_IsEnabled(LPUARTx) == 0U)
 8004e2e:	6878      	ldr	r0, [r7, #4]
 8004e30:	f7ff ff5d 	bl	8004cee <LL_LPUART_IsEnabled>
 8004e34:	4603      	mov	r3, r0
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d136      	bne.n	8004ea8 <LL_LPUART_Init+0x88>
     * Configure LPUARTx CR1 (LPUART Word Length, Parity and Transfer Direction bits) with parameters:
     * - DataWidth:          USART_CR1_M bits according to LPUART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to LPUART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to LPUART_InitStruct->TransferDirection value
     */
    MODIFY_REG(LPUARTx->CR1,
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	4b1d      	ldr	r3, [pc, #116]	@ (8004eb4 <LL_LPUART_Init+0x94>)
 8004e40:	4013      	ands	r3, r2
 8004e42:	683a      	ldr	r2, [r7, #0]
 8004e44:	6891      	ldr	r1, [r2, #8]
 8004e46:	683a      	ldr	r2, [r7, #0]
 8004e48:	6912      	ldr	r2, [r2, #16]
 8004e4a:	4311      	orrs	r1, r2
 8004e4c:	683a      	ldr	r2, [r7, #0]
 8004e4e:	6952      	ldr	r2, [r2, #20]
 8004e50:	430a      	orrs	r2, r1
 8004e52:	431a      	orrs	r2, r3
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	601a      	str	r2, [r3, #0]

    /*---------------------------- LPUART CR2 Configuration -----------------------
     * Configure LPUARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to LPUART_InitStruct->StopBits value.
     */
    LL_LPUART_SetStopBitsLength(LPUARTx, LPUART_InitStruct->StopBits);
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	68db      	ldr	r3, [r3, #12]
 8004e5c:	4619      	mov	r1, r3
 8004e5e:	6878      	ldr	r0, [r7, #4]
 8004e60:	f7ff ff6c 	bl	8004d3c <LL_LPUART_SetStopBitsLength>
    /*---------------------------- LPUART CR3 Configuration -----------------------
     * Configure LPUARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according
     *   to LPUART_InitStruct->HardwareFlowControl value.
     */
    LL_LPUART_SetHWFlowCtrl(LPUARTx, LPUART_InitStruct->HardwareFlowControl);
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	699b      	ldr	r3, [r3, #24]
 8004e68:	4619      	mov	r1, r3
 8004e6a:	6878      	ldr	r0, [r7, #4]
 8004e6c:	f7ff ff79 	bl	8004d62 <LL_LPUART_SetHWFlowCtrl>

    /*---------------------------- LPUART BRR Configuration -----------------------
     * Retrieve Clock frequency used for LPUART Peripheral
     */
    periphclk = LL_RCC_GetLPUARTClockFreq(LL_RCC_LPUART1_CLKSOURCE);
 8004e70:	f04f 60e0 	mov.w	r0, #117440512	@ 0x7000000
 8004e74:	f001 fbb8 	bl	80065e8 <LL_RCC_GetLPUARTClockFreq>
 8004e78:	60b8      	str	r0, [r7, #8]
    /* Configure the LPUART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d00d      	beq.n	8004e9c <LL_LPUART_Init+0x7c>
        && (LPUART_InitStruct->BaudRate != 0U))
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d009      	beq.n	8004e9c <LL_LPUART_Init+0x7c>
    {
      status = SUCCESS;
 8004e88:	2300      	movs	r3, #0
 8004e8a:	73fb      	strb	r3, [r7, #15]
      LL_LPUART_SetBaudRate(LPUARTx,
                            periphclk,
                            LPUART_InitStruct->PrescalerValue,
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	681a      	ldr	r2, [r3, #0]
                            LPUART_InitStruct->BaudRate);
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	685b      	ldr	r3, [r3, #4]
      LL_LPUART_SetBaudRate(LPUARTx,
 8004e94:	68b9      	ldr	r1, [r7, #8]
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f7ff ff76 	bl	8004d88 <LL_LPUART_SetBaudRate>

    /*---------------------------- LPUART PRESC Configuration -----------------------
     * Configure LPUARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: LPUART_PRESC_PRESCALER bits according to LPUART_InitStruct->PrescalerValue value.
     */
    LL_LPUART_SetPrescaler(LPUARTx, LPUART_InitStruct->PrescalerValue);
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4619      	mov	r1, r3
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	f7ff ff36 	bl	8004d14 <LL_LPUART_SetPrescaler>
  }

  return (status);
 8004ea8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3710      	adds	r7, #16
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}
 8004eb2:	bf00      	nop
 8004eb4:	efffe9f3 	.word	0xefffe9f3

08004eb8 <LL_RCC_HSE_IsReady>:
{
 8004eb8:	b480      	push	{r7}
 8004eba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == RCC_CR_HSERDY) ? 1UL : 0UL);
 8004ebc:	4b07      	ldr	r3, [pc, #28]	@ (8004edc <LL_RCC_HSE_IsReady+0x24>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ec4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ec8:	d101      	bne.n	8004ece <LL_RCC_HSE_IsReady+0x16>
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e000      	b.n	8004ed0 <LL_RCC_HSE_IsReady+0x18>
 8004ece:	2300      	movs	r3, #0
}
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed8:	4770      	bx	lr
 8004eda:	bf00      	nop
 8004edc:	44020c00 	.word	0x44020c00

08004ee0 <LL_RCC_HSI_IsReady>:
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8004ee4:	4b06      	ldr	r3, [pc, #24]	@ (8004f00 <LL_RCC_HSI_IsReady+0x20>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f003 0302 	and.w	r3, r3, #2
 8004eec:	2b02      	cmp	r3, #2
 8004eee:	d101      	bne.n	8004ef4 <LL_RCC_HSI_IsReady+0x14>
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	e000      	b.n	8004ef6 <LL_RCC_HSI_IsReady+0x16>
 8004ef4:	2300      	movs	r3, #0
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efe:	4770      	bx	lr
 8004f00:	44020c00 	.word	0x44020c00

08004f04 <LL_RCC_HSI_GetDivider>:
{
 8004f04:	b480      	push	{r7}
 8004f06:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIDIV));
 8004f08:	4b04      	ldr	r3, [pc, #16]	@ (8004f1c <LL_RCC_HSI_GetDivider+0x18>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f003 0318 	and.w	r3, r3, #24
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	46bd      	mov	sp, r7
 8004f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f18:	4770      	bx	lr
 8004f1a:	bf00      	nop
 8004f1c:	44020c00 	.word	0x44020c00

08004f20 <LL_RCC_CSI_IsReady>:
{
 8004f20:	b480      	push	{r7}
 8004f22:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_CSIRDY) == (RCC_CR_CSIRDY)) ? 1UL : 0UL);
 8004f24:	4b07      	ldr	r3, [pc, #28]	@ (8004f44 <LL_RCC_CSI_IsReady+0x24>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f30:	d101      	bne.n	8004f36 <LL_RCC_CSI_IsReady+0x16>
 8004f32:	2301      	movs	r3, #1
 8004f34:	e000      	b.n	8004f38 <LL_RCC_CSI_IsReady+0x18>
 8004f36:	2300      	movs	r3, #0
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f40:	4770      	bx	lr
 8004f42:	bf00      	nop
 8004f44:	44020c00 	.word	0x44020c00

08004f48 <LL_RCC_LSE_IsReady>:
{
 8004f48:	b480      	push	{r7}
 8004f4a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 8004f4c:	4b07      	ldr	r3, [pc, #28]	@ (8004f6c <LL_RCC_LSE_IsReady+0x24>)
 8004f4e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004f52:	f003 0302 	and.w	r3, r3, #2
 8004f56:	2b02      	cmp	r3, #2
 8004f58:	d101      	bne.n	8004f5e <LL_RCC_LSE_IsReady+0x16>
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e000      	b.n	8004f60 <LL_RCC_LSE_IsReady+0x18>
 8004f5e:	2300      	movs	r3, #0
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	46bd      	mov	sp, r7
 8004f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f68:	4770      	bx	lr
 8004f6a:	bf00      	nop
 8004f6c:	44020c00 	.word	0x44020c00

08004f70 <LL_RCC_GetSysClkSource>:
{
 8004f70:	b480      	push	{r7}
 8004f72:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR1, RCC_CFGR1_SWS));
 8004f74:	4b04      	ldr	r3, [pc, #16]	@ (8004f88 <LL_RCC_GetSysClkSource+0x18>)
 8004f76:	69db      	ldr	r3, [r3, #28]
 8004f78:	f003 0318 	and.w	r3, r3, #24
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f84:	4770      	bx	lr
 8004f86:	bf00      	nop
 8004f88:	44020c00 	.word	0x44020c00

08004f8c <LL_RCC_GetAHBPrescaler>:
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_HPRE));
 8004f90:	4b04      	ldr	r3, [pc, #16]	@ (8004fa4 <LL_RCC_GetAHBPrescaler+0x18>)
 8004f92:	6a1b      	ldr	r3, [r3, #32]
 8004f94:	f003 030f 	and.w	r3, r3, #15
}
 8004f98:	4618      	mov	r0, r3
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa0:	4770      	bx	lr
 8004fa2:	bf00      	nop
 8004fa4:	44020c00 	.word	0x44020c00

08004fa8 <LL_RCC_GetAPB1Prescaler>:
{
 8004fa8:	b480      	push	{r7}
 8004faa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE1));
 8004fac:	4b04      	ldr	r3, [pc, #16]	@ (8004fc0 <LL_RCC_GetAPB1Prescaler+0x18>)
 8004fae:	6a1b      	ldr	r3, [r3, #32]
 8004fb0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr
 8004fbe:	bf00      	nop
 8004fc0:	44020c00 	.word	0x44020c00

08004fc4 <LL_RCC_GetAPB2Prescaler>:
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE2));
 8004fc8:	4b04      	ldr	r3, [pc, #16]	@ (8004fdc <LL_RCC_GetAPB2Prescaler+0x18>)
 8004fca:	6a1b      	ldr	r3, [r3, #32]
 8004fcc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd8:	4770      	bx	lr
 8004fda:	bf00      	nop
 8004fdc:	44020c00 	.word	0x44020c00

08004fe0 <LL_RCC_GetAPB3Prescaler>:
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE3));
 8004fe4:	4b04      	ldr	r3, [pc, #16]	@ (8004ff8 <LL_RCC_GetAPB3Prescaler+0x18>)
 8004fe6:	6a1b      	ldr	r3, [r3, #32]
 8004fe8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff4:	4770      	bx	lr
 8004ff6:	bf00      	nop
 8004ff8:	44020c00 	.word	0x44020c00

08004ffc <LL_RCC_GetClockSource>:
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b085      	sub	sp, #20
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  const uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&RCC->CCIPR1) + LL_CLKSOURCE_REG(Periph)));
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	b2da      	uxtb	r2, r3
 8005008:	4b0e      	ldr	r3, [pc, #56]	@ (8005044 <LL_RCC_GetClockSource+0x48>)
 800500a:	4413      	add	r3, r2
 800500c:	60fb      	str	r3, [r7, #12]
  return (uint32_t)(Periph | (((READ_BIT(*pReg, LL_CLKSOURCE_MASK(Periph))) >> \
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681a      	ldr	r2, [r3, #0]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	0e19      	lsrs	r1, r3, #24
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	0a1b      	lsrs	r3, r3, #8
 800501a:	f003 031f 	and.w	r3, r3, #31
 800501e:	fa01 f303 	lsl.w	r3, r1, r3
 8005022:	401a      	ands	r2, r3
                               LL_CLKSOURCE_SHIFT(Periph)) << LL_RCC_CONFIG_SHIFT));
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	0a1b      	lsrs	r3, r3, #8
 8005028:	f003 031f 	and.w	r3, r3, #31
  return (uint32_t)(Periph | (((READ_BIT(*pReg, LL_CLKSOURCE_MASK(Periph))) >> \
 800502c:	fa22 f303 	lsr.w	r3, r2, r3
                               LL_CLKSOURCE_SHIFT(Periph)) << LL_RCC_CONFIG_SHIFT));
 8005030:	041a      	lsls	r2, r3, #16
  return (uint32_t)(Periph | (((READ_BIT(*pReg, LL_CLKSOURCE_MASK(Periph))) >> \
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	4313      	orrs	r3, r2
}
 8005036:	4618      	mov	r0, r3
 8005038:	3714      	adds	r7, #20
 800503a:	46bd      	mov	sp, r7
 800503c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005040:	4770      	bx	lr
 8005042:	bf00      	nop
 8005044:	44020cd8 	.word	0x44020cd8

08005048 <LL_RCC_GetUSARTClockSource>:
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b082      	sub	sp, #8
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(USARTx);
 8005050:	6878      	ldr	r0, [r7, #4]
 8005052:	f7ff ffd3 	bl	8004ffc <LL_RCC_GetClockSource>
 8005056:	4603      	mov	r3, r0
}
 8005058:	4618      	mov	r0, r3
 800505a:	3708      	adds	r7, #8
 800505c:	46bd      	mov	sp, r7
 800505e:	bd80      	pop	{r7, pc}

08005060 <LL_RCC_GetUARTClockSource>:
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b082      	sub	sp, #8
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(UARTx);
 8005068:	6878      	ldr	r0, [r7, #4]
 800506a:	f7ff ffc7 	bl	8004ffc <LL_RCC_GetClockSource>
 800506e:	4603      	mov	r3, r0
}
 8005070:	4618      	mov	r0, r3
 8005072:	3708      	adds	r7, #8
 8005074:	46bd      	mov	sp, r7
 8005076:	bd80      	pop	{r7, pc}

08005078 <LL_RCC_GetLPUARTClockSource>:
{
 8005078:	b480      	push	{r7}
 800507a:	b083      	sub	sp, #12
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR3, LPUARTx));
 8005080:	4b05      	ldr	r3, [pc, #20]	@ (8005098 <LL_RCC_GetLPUARTClockSource+0x20>)
 8005082:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	4013      	ands	r3, r2
}
 800508a:	4618      	mov	r0, r3
 800508c:	370c      	adds	r7, #12
 800508e:	46bd      	mov	sp, r7
 8005090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005094:	4770      	bx	lr
 8005096:	bf00      	nop
 8005098:	44020c00 	.word	0x44020c00

0800509c <LL_RCC_PLL1_GetSource>:
{
 800509c:	b480      	push	{r7}
 800509e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1SRC));
 80050a0:	4b04      	ldr	r3, [pc, #16]	@ (80050b4 <LL_RCC_PLL1_GetSource+0x18>)
 80050a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050a4:	f003 0303 	and.w	r3, r3, #3
}
 80050a8:	4618      	mov	r0, r3
 80050aa:	46bd      	mov	sp, r7
 80050ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b0:	4770      	bx	lr
 80050b2:	bf00      	nop
 80050b4:	44020c00 	.word	0x44020c00

080050b8 <LL_RCC_PLL1_GetN>:
{
 80050b8:	b480      	push	{r7}
 80050ba:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_PLL1N) >>  RCC_PLL1DIVR_PLL1N_Pos) + 1UL);
 80050bc:	4b04      	ldr	r3, [pc, #16]	@ (80050d0 <LL_RCC_PLL1_GetN+0x18>)
 80050be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050c4:	3301      	adds	r3, #1
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	46bd      	mov	sp, r7
 80050ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ce:	4770      	bx	lr
 80050d0:	44020c00 	.word	0x44020c00

080050d4 <LL_RCC_PLL1_GetP>:
{
 80050d4:	b480      	push	{r7}
 80050d6:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_PLL1P) >>  RCC_PLL1DIVR_PLL1P_Pos) + 1UL);
 80050d8:	4b05      	ldr	r3, [pc, #20]	@ (80050f0 <LL_RCC_PLL1_GetP+0x1c>)
 80050da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050dc:	0a5b      	lsrs	r3, r3, #9
 80050de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80050e2:	3301      	adds	r3, #1
}
 80050e4:	4618      	mov	r0, r3
 80050e6:	46bd      	mov	sp, r7
 80050e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ec:	4770      	bx	lr
 80050ee:	bf00      	nop
 80050f0:	44020c00 	.word	0x44020c00

080050f4 <LL_RCC_PLL1_GetM>:
{
 80050f4:	b480      	push	{r7}
 80050f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1M) >>  RCC_PLL1CFGR_PLL1M_Pos);
 80050f8:	4b04      	ldr	r3, [pc, #16]	@ (800510c <LL_RCC_PLL1_GetM+0x18>)
 80050fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050fc:	0a1b      	lsrs	r3, r3, #8
 80050fe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 8005102:	4618      	mov	r0, r3
 8005104:	46bd      	mov	sp, r7
 8005106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510a:	4770      	bx	lr
 800510c:	44020c00 	.word	0x44020c00

08005110 <LL_RCC_PLL2_IsReady>:
{
 8005110:	b480      	push	{r7}
 8005112:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLL2RDY) == RCC_CR_PLL2RDY) ? 1UL : 0UL);
 8005114:	4b07      	ldr	r3, [pc, #28]	@ (8005134 <LL_RCC_PLL2_IsReady+0x24>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800511c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005120:	d101      	bne.n	8005126 <LL_RCC_PLL2_IsReady+0x16>
 8005122:	2301      	movs	r3, #1
 8005124:	e000      	b.n	8005128 <LL_RCC_PLL2_IsReady+0x18>
 8005126:	2300      	movs	r3, #0
}
 8005128:	4618      	mov	r0, r3
 800512a:	46bd      	mov	sp, r7
 800512c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005130:	4770      	bx	lr
 8005132:	bf00      	nop
 8005134:	44020c00 	.word	0x44020c00

08005138 <LL_RCC_PLL2_GetSource>:
{
 8005138:	b480      	push	{r7}
 800513a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2SRC));
 800513c:	4b04      	ldr	r3, [pc, #16]	@ (8005150 <LL_RCC_PLL2_GetSource+0x18>)
 800513e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005140:	f003 0303 	and.w	r3, r3, #3
}
 8005144:	4618      	mov	r0, r3
 8005146:	46bd      	mov	sp, r7
 8005148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514c:	4770      	bx	lr
 800514e:	bf00      	nop
 8005150:	44020c00 	.word	0x44020c00

08005154 <LL_RCC_PLL2_GetM>:
{
 8005154:	b480      	push	{r7}
 8005156:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2M) >>  RCC_PLL2CFGR_PLL2M_Pos);
 8005158:	4b04      	ldr	r3, [pc, #16]	@ (800516c <LL_RCC_PLL2_GetM+0x18>)
 800515a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800515c:	0a1b      	lsrs	r3, r3, #8
 800515e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 8005162:	4618      	mov	r0, r3
 8005164:	46bd      	mov	sp, r7
 8005166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516a:	4770      	bx	lr
 800516c:	44020c00 	.word	0x44020c00

08005170 <LL_RCC_PLL2_GetN>:
{
 8005170:	b480      	push	{r7}
 8005172:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_PLL2N) >>  RCC_PLL2DIVR_PLL2N_Pos) + 1UL);
 8005174:	4b04      	ldr	r3, [pc, #16]	@ (8005188 <LL_RCC_PLL2_GetN+0x18>)
 8005176:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005178:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800517c:	3301      	adds	r3, #1
}
 800517e:	4618      	mov	r0, r3
 8005180:	46bd      	mov	sp, r7
 8005182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005186:	4770      	bx	lr
 8005188:	44020c00 	.word	0x44020c00

0800518c <LL_RCC_PLL2_GetP>:
{
 800518c:	b480      	push	{r7}
 800518e:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_PLL2P) >>  RCC_PLL2DIVR_PLL2P_Pos) + 1UL);
 8005190:	4b05      	ldr	r3, [pc, #20]	@ (80051a8 <LL_RCC_PLL2_GetP+0x1c>)
 8005192:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005194:	0a5b      	lsrs	r3, r3, #9
 8005196:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800519a:	3301      	adds	r3, #1
}
 800519c:	4618      	mov	r0, r3
 800519e:	46bd      	mov	sp, r7
 80051a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a4:	4770      	bx	lr
 80051a6:	bf00      	nop
 80051a8:	44020c00 	.word	0x44020c00

080051ac <LL_RCC_PLL2_GetQ>:
{
 80051ac:	b480      	push	{r7}
 80051ae:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_PLL2Q) >>  RCC_PLL2DIVR_PLL2Q_Pos) + 1UL);
 80051b0:	4b05      	ldr	r3, [pc, #20]	@ (80051c8 <LL_RCC_PLL2_GetQ+0x1c>)
 80051b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051b4:	0c1b      	lsrs	r3, r3, #16
 80051b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051ba:	3301      	adds	r3, #1
}
 80051bc:	4618      	mov	r0, r3
 80051be:	46bd      	mov	sp, r7
 80051c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c4:	4770      	bx	lr
 80051c6:	bf00      	nop
 80051c8:	44020c00 	.word	0x44020c00

080051cc <LL_RCC_PLL2_GetR>:
{
 80051cc:	b480      	push	{r7}
 80051ce:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_PLL2R) >>  RCC_PLL2DIVR_PLL2R_Pos) + 1UL);
 80051d0:	4b05      	ldr	r3, [pc, #20]	@ (80051e8 <LL_RCC_PLL2_GetR+0x1c>)
 80051d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051d4:	0e1b      	lsrs	r3, r3, #24
 80051d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051da:	3301      	adds	r3, #1
}
 80051dc:	4618      	mov	r0, r3
 80051de:	46bd      	mov	sp, r7
 80051e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e4:	4770      	bx	lr
 80051e6:	bf00      	nop
 80051e8:	44020c00 	.word	0x44020c00

080051ec <LL_RCC_PLL2P_IsEnabled>:
{
 80051ec:	b480      	push	{r7}
 80051ee:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2PEN) == RCC_PLL2CFGR_PLL2PEN) ? 1UL : 0UL);
 80051f0:	4b07      	ldr	r3, [pc, #28]	@ (8005210 <LL_RCC_PLL2P_IsEnabled+0x24>)
 80051f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80051f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051fc:	d101      	bne.n	8005202 <LL_RCC_PLL2P_IsEnabled+0x16>
 80051fe:	2301      	movs	r3, #1
 8005200:	e000      	b.n	8005204 <LL_RCC_PLL2P_IsEnabled+0x18>
 8005202:	2300      	movs	r3, #0
}
 8005204:	4618      	mov	r0, r3
 8005206:	46bd      	mov	sp, r7
 8005208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520c:	4770      	bx	lr
 800520e:	bf00      	nop
 8005210:	44020c00 	.word	0x44020c00

08005214 <LL_RCC_PLL2Q_IsEnabled>:
{
 8005214:	b480      	push	{r7}
 8005216:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2QEN) == RCC_PLL2CFGR_PLL2QEN) ? 1UL : 0UL);
 8005218:	4b07      	ldr	r3, [pc, #28]	@ (8005238 <LL_RCC_PLL2Q_IsEnabled+0x24>)
 800521a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800521c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005220:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005224:	d101      	bne.n	800522a <LL_RCC_PLL2Q_IsEnabled+0x16>
 8005226:	2301      	movs	r3, #1
 8005228:	e000      	b.n	800522c <LL_RCC_PLL2Q_IsEnabled+0x18>
 800522a:	2300      	movs	r3, #0
}
 800522c:	4618      	mov	r0, r3
 800522e:	46bd      	mov	sp, r7
 8005230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005234:	4770      	bx	lr
 8005236:	bf00      	nop
 8005238:	44020c00 	.word	0x44020c00

0800523c <LL_RCC_PLL2R_IsEnabled>:
{
 800523c:	b480      	push	{r7}
 800523e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2REN) == RCC_PLL2CFGR_PLL2REN) ? 1UL : 0UL);
 8005240:	4b07      	ldr	r3, [pc, #28]	@ (8005260 <LL_RCC_PLL2R_IsEnabled+0x24>)
 8005242:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005244:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005248:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800524c:	d101      	bne.n	8005252 <LL_RCC_PLL2R_IsEnabled+0x16>
 800524e:	2301      	movs	r3, #1
 8005250:	e000      	b.n	8005254 <LL_RCC_PLL2R_IsEnabled+0x18>
 8005252:	2300      	movs	r3, #0
}
 8005254:	4618      	mov	r0, r3
 8005256:	46bd      	mov	sp, r7
 8005258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525c:	4770      	bx	lr
 800525e:	bf00      	nop
 8005260:	44020c00 	.word	0x44020c00

08005264 <LL_RCC_PLL2FRACN_IsEnabled>:
{
 8005264:	b480      	push	{r7}
 8005266:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2FRACEN) == RCC_PLL2CFGR_PLL2FRACEN) ? 1UL : 0UL);
 8005268:	4b06      	ldr	r3, [pc, #24]	@ (8005284 <LL_RCC_PLL2FRACN_IsEnabled+0x20>)
 800526a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800526c:	f003 0310 	and.w	r3, r3, #16
 8005270:	2b10      	cmp	r3, #16
 8005272:	d101      	bne.n	8005278 <LL_RCC_PLL2FRACN_IsEnabled+0x14>
 8005274:	2301      	movs	r3, #1
 8005276:	e000      	b.n	800527a <LL_RCC_PLL2FRACN_IsEnabled+0x16>
 8005278:	2300      	movs	r3, #0
}
 800527a:	4618      	mov	r0, r3
 800527c:	46bd      	mov	sp, r7
 800527e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005282:	4770      	bx	lr
 8005284:	44020c00 	.word	0x44020c00

08005288 <LL_RCC_PLL2_GetFRACN>:
{
 8005288:	b480      	push	{r7}
 800528a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2FRACR, RCC_PLL2FRACR_PLL2FRACN) >>  RCC_PLL2FRACR_PLL2FRACN_Pos);
 800528c:	4b04      	ldr	r3, [pc, #16]	@ (80052a0 <LL_RCC_PLL2_GetFRACN+0x18>)
 800528e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005290:	08db      	lsrs	r3, r3, #3
 8005292:	f3c3 030c 	ubfx	r3, r3, #0, #13
}
 8005296:	4618      	mov	r0, r3
 8005298:	46bd      	mov	sp, r7
 800529a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529e:	4770      	bx	lr
 80052a0:	44020c00 	.word	0x44020c00

080052a4 <LL_RCC_PLL3_IsReady>:
  * @brief  Check if PLL3 is Ready
  * @rmtoll CR           PLL3RDY    LL_RCC_PLL3_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_IsReady(void)
{
 80052a4:	b480      	push	{r7}
 80052a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLL3RDY) == RCC_CR_PLL3RDY) ? 1UL : 0UL);
 80052a8:	4b07      	ldr	r3, [pc, #28]	@ (80052c8 <LL_RCC_PLL3_IsReady+0x24>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80052b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80052b4:	d101      	bne.n	80052ba <LL_RCC_PLL3_IsReady+0x16>
 80052b6:	2301      	movs	r3, #1
 80052b8:	e000      	b.n	80052bc <LL_RCC_PLL3_IsReady+0x18>
 80052ba:	2300      	movs	r3, #0
}
 80052bc:	4618      	mov	r0, r3
 80052be:	46bd      	mov	sp, r7
 80052c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c4:	4770      	bx	lr
 80052c6:	bf00      	nop
 80052c8:	44020c00 	.word	0x44020c00

080052cc <LL_RCC_PLL3_GetSource>:
  *         @arg @ref LL_RCC_PLL3SOURCE_CSI
  *         @arg @ref LL_RCC_PLL3SOURCE_HSI
  *         @arg @ref LL_RCC_PLL3SOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetSource(void)
{
 80052cc:	b480      	push	{r7}
 80052ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR, RCC_PLL3CFGR_PLL3SRC));
 80052d0:	4b04      	ldr	r3, [pc, #16]	@ (80052e4 <LL_RCC_PLL3_GetSource+0x18>)
 80052d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052d4:	f003 0303 	and.w	r3, r3, #3
}
 80052d8:	4618      	mov	r0, r3
 80052da:	46bd      	mov	sp, r7
 80052dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e0:	4770      	bx	lr
 80052e2:	bf00      	nop
 80052e4:	44020c00 	.word	0x44020c00

080052e8 <LL_RCC_PLL3_GetN>:
  * @brief  Get PLL3 multiplication factor N
  * @rmtoll PLL3CFGR      PLL3N          LL_RCC_PLL3_GetN
  * @retval Between 4 and 512
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetN(void)
{
 80052e8:	b480      	push	{r7}
 80052ea:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_PLL3N) >>  RCC_PLL3DIVR_PLL3N_Pos) + 1UL);
 80052ec:	4b04      	ldr	r3, [pc, #16]	@ (8005300 <LL_RCC_PLL3_GetN+0x18>)
 80052ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052f4:	3301      	adds	r3, #1
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	46bd      	mov	sp, r7
 80052fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fe:	4770      	bx	lr
 8005300:	44020c00 	.word	0x44020c00

08005304 <LL_RCC_PLL3_GetP>:
  * @note Used for peripherals clocks
  * @rmtoll PLL3CFGR      PLL3P      LL_RCC_PLL3_GetP
  * @retval Between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetP(void)
{
 8005304:	b480      	push	{r7}
 8005306:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_PLL3P) >>  RCC_PLL3DIVR_PLL3P_Pos) + 1UL);
 8005308:	4b05      	ldr	r3, [pc, #20]	@ (8005320 <LL_RCC_PLL3_GetP+0x1c>)
 800530a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800530c:	0a5b      	lsrs	r3, r3, #9
 800530e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005312:	3301      	adds	r3, #1
}
 8005314:	4618      	mov	r0, r3
 8005316:	46bd      	mov	sp, r7
 8005318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531c:	4770      	bx	lr
 800531e:	bf00      	nop
 8005320:	44020c00 	.word	0x44020c00

08005324 <LL_RCC_PLL3_GetQ>:
  * @note Used for peripherals clocks
  * @rmtoll PLL3CFGR      PLL3Q          LL_RCC_PLL3_GetQ
  * @retval Between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetQ(void)
{
 8005324:	b480      	push	{r7}
 8005326:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_PLL3Q) >>  RCC_PLL3DIVR_PLL3Q_Pos) + 1UL);
 8005328:	4b05      	ldr	r3, [pc, #20]	@ (8005340 <LL_RCC_PLL3_GetQ+0x1c>)
 800532a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800532c:	0c1b      	lsrs	r3, r3, #16
 800532e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005332:	3301      	adds	r3, #1
}
 8005334:	4618      	mov	r0, r3
 8005336:	46bd      	mov	sp, r7
 8005338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533c:	4770      	bx	lr
 800533e:	bf00      	nop
 8005340:	44020c00 	.word	0x44020c00

08005344 <LL_RCC_PLL3_GetR>:
  * @note Used for PLL3CLK (system clock)
  * @rmtoll PLL3DIVR      PLL3R          LL_RCC_PLL3_GetR
  * @retval Between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetR(void)
{
 8005344:	b480      	push	{r7}
 8005346:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_PLL3R) >>  RCC_PLL3DIVR_PLL3R_Pos) + 1UL);
 8005348:	4b05      	ldr	r3, [pc, #20]	@ (8005360 <LL_RCC_PLL3_GetR+0x1c>)
 800534a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800534c:	0e1b      	lsrs	r3, r3, #24
 800534e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005352:	3301      	adds	r3, #1
}
 8005354:	4618      	mov	r0, r3
 8005356:	46bd      	mov	sp, r7
 8005358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535c:	4770      	bx	lr
 800535e:	bf00      	nop
 8005360:	44020c00 	.word	0x44020c00

08005364 <LL_RCC_PLL3_GetM>:
  * @brief  Get PLL3 Division factor M
  * @rmtoll PLL3CFGR      PLL3M          LL_RCC_PLL3_GetM
  * @retval Between 1 and 63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetM(void)
{
 8005364:	b480      	push	{r7}
 8005366:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR, RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 8005368:	4b04      	ldr	r3, [pc, #16]	@ (800537c <LL_RCC_PLL3_GetM+0x18>)
 800536a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800536c:	0a1b      	lsrs	r3, r3, #8
 800536e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 8005372:	4618      	mov	r0, r3
 8005374:	46bd      	mov	sp, r7
 8005376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537a:	4770      	bx	lr
 800537c:	44020c00 	.word	0x44020c00

08005380 <LL_RCC_PLL3P_IsEnabled>:
  * @brief  Check if PLL3 P is enabled
  * @rmtoll PLL3CFGR           PLL3PEN         LL_RCC_PLL3P_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3P_IsEnabled(void)
{
 8005380:	b480      	push	{r7}
 8005382:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL3CFGR, RCC_PLL3CFGR_PLL3PEN) == RCC_PLL3CFGR_PLL3PEN) ? 1UL : 0UL);
 8005384:	4b07      	ldr	r3, [pc, #28]	@ (80053a4 <LL_RCC_PLL3P_IsEnabled+0x24>)
 8005386:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005388:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800538c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005390:	d101      	bne.n	8005396 <LL_RCC_PLL3P_IsEnabled+0x16>
 8005392:	2301      	movs	r3, #1
 8005394:	e000      	b.n	8005398 <LL_RCC_PLL3P_IsEnabled+0x18>
 8005396:	2300      	movs	r3, #0
}
 8005398:	4618      	mov	r0, r3
 800539a:	46bd      	mov	sp, r7
 800539c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a0:	4770      	bx	lr
 80053a2:	bf00      	nop
 80053a4:	44020c00 	.word	0x44020c00

080053a8 <LL_RCC_PLL3Q_IsEnabled>:
  * @brief  Check if PLL3 Q is enabled
  * @rmtoll PLL3CFGR           PLL3QEN         LL_RCC_PLL3Q_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3Q_IsEnabled(void)
{
 80053a8:	b480      	push	{r7}
 80053aa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL3CFGR, RCC_PLL3CFGR_PLL3QEN) == RCC_PLL3CFGR_PLL3QEN) ? 1UL : 0UL);
 80053ac:	4b07      	ldr	r3, [pc, #28]	@ (80053cc <LL_RCC_PLL3Q_IsEnabled+0x24>)
 80053ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053b4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80053b8:	d101      	bne.n	80053be <LL_RCC_PLL3Q_IsEnabled+0x16>
 80053ba:	2301      	movs	r3, #1
 80053bc:	e000      	b.n	80053c0 <LL_RCC_PLL3Q_IsEnabled+0x18>
 80053be:	2300      	movs	r3, #0
}
 80053c0:	4618      	mov	r0, r3
 80053c2:	46bd      	mov	sp, r7
 80053c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c8:	4770      	bx	lr
 80053ca:	bf00      	nop
 80053cc:	44020c00 	.word	0x44020c00

080053d0 <LL_RCC_PLL3R_IsEnabled>:
  * @brief  Check if PLL3 R is enabled
  * @rmtoll PLL3CFGR           PLL3REN         LL_RCC_PLL3R_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3R_IsEnabled(void)
{
 80053d0:	b480      	push	{r7}
 80053d2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL3CFGR, RCC_PLL3CFGR_PLL3REN) == RCC_PLL3CFGR_PLL3REN) ? 1UL : 0UL);
 80053d4:	4b07      	ldr	r3, [pc, #28]	@ (80053f4 <LL_RCC_PLL3R_IsEnabled+0x24>)
 80053d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80053dc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80053e0:	d101      	bne.n	80053e6 <LL_RCC_PLL3R_IsEnabled+0x16>
 80053e2:	2301      	movs	r3, #1
 80053e4:	e000      	b.n	80053e8 <LL_RCC_PLL3R_IsEnabled+0x18>
 80053e6:	2300      	movs	r3, #0
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	46bd      	mov	sp, r7
 80053ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f0:	4770      	bx	lr
 80053f2:	bf00      	nop
 80053f4:	44020c00 	.word	0x44020c00

080053f8 <LL_RCC_PLL3FRACN_IsEnabled>:
  * @brief  Check if PLL3 FRACN is enabled
  * @rmtoll PLL3CFGR           PLL3FRACEN         LL_RCC_PLL3FRACN_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3FRACN_IsEnabled(void)
{
 80053f8:	b480      	push	{r7}
 80053fa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL3CFGR, RCC_PLL3CFGR_PLL3FRACEN) == RCC_PLL3CFGR_PLL3FRACEN) ? 1UL : 0UL);
 80053fc:	4b06      	ldr	r3, [pc, #24]	@ (8005418 <LL_RCC_PLL3FRACN_IsEnabled+0x20>)
 80053fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005400:	f003 0310 	and.w	r3, r3, #16
 8005404:	2b10      	cmp	r3, #16
 8005406:	d101      	bne.n	800540c <LL_RCC_PLL3FRACN_IsEnabled+0x14>
 8005408:	2301      	movs	r3, #1
 800540a:	e000      	b.n	800540e <LL_RCC_PLL3FRACN_IsEnabled+0x16>
 800540c:	2300      	movs	r3, #0
}
 800540e:	4618      	mov	r0, r3
 8005410:	46bd      	mov	sp, r7
 8005412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005416:	4770      	bx	lr
 8005418:	44020c00 	.word	0x44020c00

0800541c <LL_RCC_PLL3_GetFRACN>:
  * @brief  Get PLL3 FRACN Coefficient
  * @rmtoll PLL3FRACR      PLL3FRACN          LL_RCC_PLL3_GetFRACN
  * @retval A value between 0 and 8191 (0x1FFF)
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetFRACN(void)
{
 800541c:	b480      	push	{r7}
 800541e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3FRACR, RCC_PLL3FRACR_PLL3FRACN) >>  RCC_PLL3FRACR_PLL3FRACN_Pos);
 8005420:	4b04      	ldr	r3, [pc, #16]	@ (8005434 <LL_RCC_PLL3_GetFRACN+0x18>)
 8005422:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005424:	08db      	lsrs	r3, r3, #3
 8005426:	f3c3 030c 	ubfx	r3, r3, #0, #13
}
 800542a:	4618      	mov	r0, r3
 800542c:	46bd      	mov	sp, r7
 800542e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005432:	4770      	bx	lr
 8005434:	44020c00 	.word	0x44020c00

08005438 <LL_RCC_GetPLL2ClockFreq>:
  * @brief  Return PLL2 clocks frequencies
  * @note   LL_RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval None
  */
void LL_RCC_GetPLL2ClockFreq(LL_PLL_ClocksTypeDef *pPLL_Clocks)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b08a      	sub	sp, #40	@ 0x28
 800543c:	af02      	add	r7, sp, #8
 800543e:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = LL_RCC_PERIPH_FREQUENCY_NO;
 8005440:	2300      	movs	r3, #0
 8005442:	61fb      	str	r3, [r7, #28]
  uint32_t pllsource;
  uint32_t pllm;
  uint32_t plln;
  uint32_t fracn = 0U;
 8005444:	2300      	movs	r3, #0
 8005446:	61bb      	str	r3, [r7, #24]

  /* PLL_VCO = (HSE_VALUE, CSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP
  */

  pPLL_Clocks->PLL_P_Frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2200      	movs	r2, #0
 800544c:	601a      	str	r2, [r3, #0]
  pPLL_Clocks->PLL_Q_Frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2200      	movs	r2, #0
 8005452:	605a      	str	r2, [r3, #4]
  pPLL_Clocks->PLL_R_Frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2200      	movs	r2, #0
 8005458:	609a      	str	r2, [r3, #8]

  if (LL_RCC_PLL2_IsReady() != 0U)
 800545a:	f7ff fe59 	bl	8005110 <LL_RCC_PLL2_IsReady>
 800545e:	4603      	mov	r3, r0
 8005460:	2b00      	cmp	r3, #0
 8005462:	d07e      	beq.n	8005562 <LL_RCC_GetPLL2ClockFreq+0x12a>
  {

    pllsource = LL_RCC_PLL2_GetSource();
 8005464:	f7ff fe68 	bl	8005138 <LL_RCC_PLL2_GetSource>
 8005468:	6178      	str	r0, [r7, #20]

    switch (pllsource)
 800546a:	697b      	ldr	r3, [r7, #20]
 800546c:	2b03      	cmp	r3, #3
 800546e:	d01f      	beq.n	80054b0 <LL_RCC_GetPLL2ClockFreq+0x78>
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	2b03      	cmp	r3, #3
 8005474:	d824      	bhi.n	80054c0 <LL_RCC_GetPLL2ClockFreq+0x88>
 8005476:	697b      	ldr	r3, [r7, #20]
 8005478:	2b01      	cmp	r3, #1
 800547a:	d003      	beq.n	8005484 <LL_RCC_GetPLL2ClockFreq+0x4c>
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	2b02      	cmp	r3, #2
 8005480:	d00e      	beq.n	80054a0 <LL_RCC_GetPLL2ClockFreq+0x68>
        break;

      case LL_RCC_PLL2SOURCE_NONE:
      default:
        /* PLL clock disabled */
        break;
 8005482:	e01d      	b.n	80054c0 <LL_RCC_GetPLL2ClockFreq+0x88>
        if (LL_RCC_HSI_IsReady() != 0U)
 8005484:	f7ff fd2c 	bl	8004ee0 <LL_RCC_HSI_IsReady>
 8005488:	4603      	mov	r3, r0
 800548a:	2b00      	cmp	r3, #0
 800548c:	d01a      	beq.n	80054c4 <LL_RCC_GetPLL2ClockFreq+0x8c>
          pllinputfreq = __LL_RCC_CALC_HSI_FREQ(LL_RCC_HSI_GetDivider());
 800548e:	f7ff fd39 	bl	8004f04 <LL_RCC_HSI_GetDivider>
 8005492:	4603      	mov	r3, r0
 8005494:	08db      	lsrs	r3, r3, #3
 8005496:	4a35      	ldr	r2, [pc, #212]	@ (800556c <LL_RCC_GetPLL2ClockFreq+0x134>)
 8005498:	fa42 f303 	asr.w	r3, r2, r3
 800549c:	61fb      	str	r3, [r7, #28]
        break;
 800549e:	e011      	b.n	80054c4 <LL_RCC_GetPLL2ClockFreq+0x8c>
        if (LL_RCC_CSI_IsReady() != 0U)
 80054a0:	f7ff fd3e 	bl	8004f20 <LL_RCC_CSI_IsReady>
 80054a4:	4603      	mov	r3, r0
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d00e      	beq.n	80054c8 <LL_RCC_GetPLL2ClockFreq+0x90>
          pllinputfreq = CSI_VALUE;
 80054aa:	4b31      	ldr	r3, [pc, #196]	@ (8005570 <LL_RCC_GetPLL2ClockFreq+0x138>)
 80054ac:	61fb      	str	r3, [r7, #28]
        break;
 80054ae:	e00b      	b.n	80054c8 <LL_RCC_GetPLL2ClockFreq+0x90>
        if (LL_RCC_HSE_IsReady() != 0U)
 80054b0:	f7ff fd02 	bl	8004eb8 <LL_RCC_HSE_IsReady>
 80054b4:	4603      	mov	r3, r0
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d008      	beq.n	80054cc <LL_RCC_GetPLL2ClockFreq+0x94>
          pllinputfreq = HSE_VALUE;
 80054ba:	4b2e      	ldr	r3, [pc, #184]	@ (8005574 <LL_RCC_GetPLL2ClockFreq+0x13c>)
 80054bc:	61fb      	str	r3, [r7, #28]
        break;
 80054be:	e005      	b.n	80054cc <LL_RCC_GetPLL2ClockFreq+0x94>
        break;
 80054c0:	bf00      	nop
 80054c2:	e004      	b.n	80054ce <LL_RCC_GetPLL2ClockFreq+0x96>
        break;
 80054c4:	bf00      	nop
 80054c6:	e002      	b.n	80054ce <LL_RCC_GetPLL2ClockFreq+0x96>
        break;
 80054c8:	bf00      	nop
 80054ca:	e000      	b.n	80054ce <LL_RCC_GetPLL2ClockFreq+0x96>
        break;
 80054cc:	bf00      	nop
    }

    pllm = LL_RCC_PLL2_GetM();
 80054ce:	f7ff fe41 	bl	8005154 <LL_RCC_PLL2_GetM>
 80054d2:	6138      	str	r0, [r7, #16]
    plln = LL_RCC_PLL2_GetN();
 80054d4:	f7ff fe4c 	bl	8005170 <LL_RCC_PLL2_GetN>
 80054d8:	60f8      	str	r0, [r7, #12]

    if (LL_RCC_PLL2FRACN_IsEnabled() != 0U)
 80054da:	f7ff fec3 	bl	8005264 <LL_RCC_PLL2FRACN_IsEnabled>
 80054de:	4603      	mov	r3, r0
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d002      	beq.n	80054ea <LL_RCC_GetPLL2ClockFreq+0xb2>
    {
      fracn = LL_RCC_PLL2_GetFRACN();
 80054e4:	f7ff fed0 	bl	8005288 <LL_RCC_PLL2_GetFRACN>
 80054e8:	61b8      	str	r0, [r7, #24]
    }

    if ((pllinputfreq != LL_RCC_PERIPH_FREQUENCY_NO) && (pllm != 0U))
 80054ea:	69fb      	ldr	r3, [r7, #28]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d038      	beq.n	8005562 <LL_RCC_GetPLL2ClockFreq+0x12a>
 80054f0:	693b      	ldr	r3, [r7, #16]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d035      	beq.n	8005562 <LL_RCC_GetPLL2ClockFreq+0x12a>
    {
      if (LL_RCC_PLL2P_IsEnabled() != 0U)
 80054f6:	f7ff fe79 	bl	80051ec <LL_RCC_PLL2P_IsEnabled>
 80054fa:	4603      	mov	r3, r0
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d00c      	beq.n	800551a <LL_RCC_GetPLL2ClockFreq+0xe2>
      {
        pPLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, pllm, plln, fracn, LL_RCC_PLL2_GetP());
 8005500:	f7ff fe44 	bl	800518c <LL_RCC_PLL2_GetP>
 8005504:	4603      	mov	r3, r0
 8005506:	9300      	str	r3, [sp, #0]
 8005508:	69bb      	ldr	r3, [r7, #24]
 800550a:	68fa      	ldr	r2, [r7, #12]
 800550c:	6939      	ldr	r1, [r7, #16]
 800550e:	69f8      	ldr	r0, [r7, #28]
 8005510:	f000 f8d2 	bl	80056b8 <LL_RCC_CalcPLLClockFreq>
 8005514:	4602      	mov	r2, r0
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	601a      	str	r2, [r3, #0]
      }

      if (LL_RCC_PLL2Q_IsEnabled() != 0U)
 800551a:	f7ff fe7b 	bl	8005214 <LL_RCC_PLL2Q_IsEnabled>
 800551e:	4603      	mov	r3, r0
 8005520:	2b00      	cmp	r3, #0
 8005522:	d00c      	beq.n	800553e <LL_RCC_GetPLL2ClockFreq+0x106>
      {
        pPLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, pllm, plln, fracn, LL_RCC_PLL2_GetQ());
 8005524:	f7ff fe42 	bl	80051ac <LL_RCC_PLL2_GetQ>
 8005528:	4603      	mov	r3, r0
 800552a:	9300      	str	r3, [sp, #0]
 800552c:	69bb      	ldr	r3, [r7, #24]
 800552e:	68fa      	ldr	r2, [r7, #12]
 8005530:	6939      	ldr	r1, [r7, #16]
 8005532:	69f8      	ldr	r0, [r7, #28]
 8005534:	f000 f8c0 	bl	80056b8 <LL_RCC_CalcPLLClockFreq>
 8005538:	4602      	mov	r2, r0
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	605a      	str	r2, [r3, #4]
      }

      if (LL_RCC_PLL2R_IsEnabled() != 0U)
 800553e:	f7ff fe7d 	bl	800523c <LL_RCC_PLL2R_IsEnabled>
 8005542:	4603      	mov	r3, r0
 8005544:	2b00      	cmp	r3, #0
 8005546:	d00c      	beq.n	8005562 <LL_RCC_GetPLL2ClockFreq+0x12a>
      {
        pPLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, pllm, plln, fracn, LL_RCC_PLL2_GetR());
 8005548:	f7ff fe40 	bl	80051cc <LL_RCC_PLL2_GetR>
 800554c:	4603      	mov	r3, r0
 800554e:	9300      	str	r3, [sp, #0]
 8005550:	69bb      	ldr	r3, [r7, #24]
 8005552:	68fa      	ldr	r2, [r7, #12]
 8005554:	6939      	ldr	r1, [r7, #16]
 8005556:	69f8      	ldr	r0, [r7, #28]
 8005558:	f000 f8ae 	bl	80056b8 <LL_RCC_CalcPLLClockFreq>
 800555c:	4602      	mov	r2, r0
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	609a      	str	r2, [r3, #8]
      }
    }
  }
}
 8005562:	bf00      	nop
 8005564:	3720      	adds	r7, #32
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}
 800556a:	bf00      	nop
 800556c:	03d09000 	.word	0x03d09000
 8005570:	003d0900 	.word	0x003d0900
 8005574:	01312d00 	.word	0x01312d00

08005578 <LL_RCC_GetPLL3ClockFreq>:
  * @brief  Return PLL3 clocks frequencies
  * @note   LL_RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval None
  */
void LL_RCC_GetPLL3ClockFreq(LL_PLL_ClocksTypeDef *pPLL_Clocks)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b08a      	sub	sp, #40	@ 0x28
 800557c:	af02      	add	r7, sp, #8
 800557e:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = LL_RCC_PERIPH_FREQUENCY_NO;
 8005580:	2300      	movs	r3, #0
 8005582:	61fb      	str	r3, [r7, #28]
  uint32_t pllsource;
  uint32_t pllm;
  uint32_t plln;
  uint32_t fracn = 0U;
 8005584:	2300      	movs	r3, #0
 8005586:	61bb      	str	r3, [r7, #24]

  /* PLL_VCO = (HSE_VALUE, CSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP
  */

  pPLL_Clocks->PLL_P_Frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2200      	movs	r2, #0
 800558c:	601a      	str	r2, [r3, #0]
  pPLL_Clocks->PLL_Q_Frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2200      	movs	r2, #0
 8005592:	605a      	str	r2, [r3, #4]
  pPLL_Clocks->PLL_R_Frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2200      	movs	r2, #0
 8005598:	609a      	str	r2, [r3, #8]

  if (LL_RCC_PLL3_IsReady() != 0U)
 800559a:	f7ff fe83 	bl	80052a4 <LL_RCC_PLL3_IsReady>
 800559e:	4603      	mov	r3, r0
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d07e      	beq.n	80056a2 <LL_RCC_GetPLL3ClockFreq+0x12a>
  {

    pllsource = LL_RCC_PLL3_GetSource();
 80055a4:	f7ff fe92 	bl	80052cc <LL_RCC_PLL3_GetSource>
 80055a8:	6178      	str	r0, [r7, #20]

    switch (pllsource)
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	2b03      	cmp	r3, #3
 80055ae:	d01f      	beq.n	80055f0 <LL_RCC_GetPLL3ClockFreq+0x78>
 80055b0:	697b      	ldr	r3, [r7, #20]
 80055b2:	2b03      	cmp	r3, #3
 80055b4:	d824      	bhi.n	8005600 <LL_RCC_GetPLL3ClockFreq+0x88>
 80055b6:	697b      	ldr	r3, [r7, #20]
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	d003      	beq.n	80055c4 <LL_RCC_GetPLL3ClockFreq+0x4c>
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	2b02      	cmp	r3, #2
 80055c0:	d00e      	beq.n	80055e0 <LL_RCC_GetPLL3ClockFreq+0x68>
        break;

      case LL_RCC_PLL3SOURCE_NONE:
      default:
        /* PLL clock disabled */
        break;
 80055c2:	e01d      	b.n	8005600 <LL_RCC_GetPLL3ClockFreq+0x88>
        if (LL_RCC_HSI_IsReady() != 0U)
 80055c4:	f7ff fc8c 	bl	8004ee0 <LL_RCC_HSI_IsReady>
 80055c8:	4603      	mov	r3, r0
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d01a      	beq.n	8005604 <LL_RCC_GetPLL3ClockFreq+0x8c>
          pllinputfreq = __LL_RCC_CALC_HSI_FREQ(LL_RCC_HSI_GetDivider());
 80055ce:	f7ff fc99 	bl	8004f04 <LL_RCC_HSI_GetDivider>
 80055d2:	4603      	mov	r3, r0
 80055d4:	08db      	lsrs	r3, r3, #3
 80055d6:	4a35      	ldr	r2, [pc, #212]	@ (80056ac <LL_RCC_GetPLL3ClockFreq+0x134>)
 80055d8:	fa42 f303 	asr.w	r3, r2, r3
 80055dc:	61fb      	str	r3, [r7, #28]
        break;
 80055de:	e011      	b.n	8005604 <LL_RCC_GetPLL3ClockFreq+0x8c>
        if (LL_RCC_CSI_IsReady() != 0U)
 80055e0:	f7ff fc9e 	bl	8004f20 <LL_RCC_CSI_IsReady>
 80055e4:	4603      	mov	r3, r0
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d00e      	beq.n	8005608 <LL_RCC_GetPLL3ClockFreq+0x90>
          pllinputfreq = CSI_VALUE;
 80055ea:	4b31      	ldr	r3, [pc, #196]	@ (80056b0 <LL_RCC_GetPLL3ClockFreq+0x138>)
 80055ec:	61fb      	str	r3, [r7, #28]
        break;
 80055ee:	e00b      	b.n	8005608 <LL_RCC_GetPLL3ClockFreq+0x90>
        if (LL_RCC_HSE_IsReady() != 0U)
 80055f0:	f7ff fc62 	bl	8004eb8 <LL_RCC_HSE_IsReady>
 80055f4:	4603      	mov	r3, r0
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d008      	beq.n	800560c <LL_RCC_GetPLL3ClockFreq+0x94>
          pllinputfreq = HSE_VALUE;
 80055fa:	4b2e      	ldr	r3, [pc, #184]	@ (80056b4 <LL_RCC_GetPLL3ClockFreq+0x13c>)
 80055fc:	61fb      	str	r3, [r7, #28]
        break;
 80055fe:	e005      	b.n	800560c <LL_RCC_GetPLL3ClockFreq+0x94>
        break;
 8005600:	bf00      	nop
 8005602:	e004      	b.n	800560e <LL_RCC_GetPLL3ClockFreq+0x96>
        break;
 8005604:	bf00      	nop
 8005606:	e002      	b.n	800560e <LL_RCC_GetPLL3ClockFreq+0x96>
        break;
 8005608:	bf00      	nop
 800560a:	e000      	b.n	800560e <LL_RCC_GetPLL3ClockFreq+0x96>
        break;
 800560c:	bf00      	nop
    }

    pllm = LL_RCC_PLL3_GetM();
 800560e:	f7ff fea9 	bl	8005364 <LL_RCC_PLL3_GetM>
 8005612:	6138      	str	r0, [r7, #16]
    plln = LL_RCC_PLL3_GetN();
 8005614:	f7ff fe68 	bl	80052e8 <LL_RCC_PLL3_GetN>
 8005618:	60f8      	str	r0, [r7, #12]
    if (LL_RCC_PLL3FRACN_IsEnabled() != 0U)
 800561a:	f7ff feed 	bl	80053f8 <LL_RCC_PLL3FRACN_IsEnabled>
 800561e:	4603      	mov	r3, r0
 8005620:	2b00      	cmp	r3, #0
 8005622:	d002      	beq.n	800562a <LL_RCC_GetPLL3ClockFreq+0xb2>
    {
      fracn = LL_RCC_PLL3_GetFRACN();
 8005624:	f7ff fefa 	bl	800541c <LL_RCC_PLL3_GetFRACN>
 8005628:	61b8      	str	r0, [r7, #24]
    }

    if ((pllinputfreq != LL_RCC_PERIPH_FREQUENCY_NO) && (pllm != 0U))
 800562a:	69fb      	ldr	r3, [r7, #28]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d038      	beq.n	80056a2 <LL_RCC_GetPLL3ClockFreq+0x12a>
 8005630:	693b      	ldr	r3, [r7, #16]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d035      	beq.n	80056a2 <LL_RCC_GetPLL3ClockFreq+0x12a>
    {
      if (LL_RCC_PLL3P_IsEnabled() != 0U)
 8005636:	f7ff fea3 	bl	8005380 <LL_RCC_PLL3P_IsEnabled>
 800563a:	4603      	mov	r3, r0
 800563c:	2b00      	cmp	r3, #0
 800563e:	d00c      	beq.n	800565a <LL_RCC_GetPLL3ClockFreq+0xe2>
      {
        pPLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, pllm, plln, fracn, LL_RCC_PLL3_GetP());
 8005640:	f7ff fe60 	bl	8005304 <LL_RCC_PLL3_GetP>
 8005644:	4603      	mov	r3, r0
 8005646:	9300      	str	r3, [sp, #0]
 8005648:	69bb      	ldr	r3, [r7, #24]
 800564a:	68fa      	ldr	r2, [r7, #12]
 800564c:	6939      	ldr	r1, [r7, #16]
 800564e:	69f8      	ldr	r0, [r7, #28]
 8005650:	f000 f832 	bl	80056b8 <LL_RCC_CalcPLLClockFreq>
 8005654:	4602      	mov	r2, r0
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	601a      	str	r2, [r3, #0]
      }

      if (LL_RCC_PLL3Q_IsEnabled() != 0U)
 800565a:	f7ff fea5 	bl	80053a8 <LL_RCC_PLL3Q_IsEnabled>
 800565e:	4603      	mov	r3, r0
 8005660:	2b00      	cmp	r3, #0
 8005662:	d00c      	beq.n	800567e <LL_RCC_GetPLL3ClockFreq+0x106>
      {
        pPLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, pllm, plln, fracn, LL_RCC_PLL3_GetQ());
 8005664:	f7ff fe5e 	bl	8005324 <LL_RCC_PLL3_GetQ>
 8005668:	4603      	mov	r3, r0
 800566a:	9300      	str	r3, [sp, #0]
 800566c:	69bb      	ldr	r3, [r7, #24]
 800566e:	68fa      	ldr	r2, [r7, #12]
 8005670:	6939      	ldr	r1, [r7, #16]
 8005672:	69f8      	ldr	r0, [r7, #28]
 8005674:	f000 f820 	bl	80056b8 <LL_RCC_CalcPLLClockFreq>
 8005678:	4602      	mov	r2, r0
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	605a      	str	r2, [r3, #4]
      }

      if (LL_RCC_PLL3R_IsEnabled() != 0U)
 800567e:	f7ff fea7 	bl	80053d0 <LL_RCC_PLL3R_IsEnabled>
 8005682:	4603      	mov	r3, r0
 8005684:	2b00      	cmp	r3, #0
 8005686:	d00c      	beq.n	80056a2 <LL_RCC_GetPLL3ClockFreq+0x12a>
      {
        pPLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, pllm, plln, fracn, LL_RCC_PLL3_GetR());
 8005688:	f7ff fe5c 	bl	8005344 <LL_RCC_PLL3_GetR>
 800568c:	4603      	mov	r3, r0
 800568e:	9300      	str	r3, [sp, #0]
 8005690:	69bb      	ldr	r3, [r7, #24]
 8005692:	68fa      	ldr	r2, [r7, #12]
 8005694:	6939      	ldr	r1, [r7, #16]
 8005696:	69f8      	ldr	r0, [r7, #28]
 8005698:	f000 f80e 	bl	80056b8 <LL_RCC_CalcPLLClockFreq>
 800569c:	4602      	mov	r2, r0
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	609a      	str	r2, [r3, #8]
      }
    }
  }
}
 80056a2:	bf00      	nop
 80056a4:	3720      	adds	r7, #32
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}
 80056aa:	bf00      	nop
 80056ac:	03d09000 	.word	0x03d09000
 80056b0:	003d0900 	.word	0x003d0900
 80056b4:	01312d00 	.word	0x01312d00

080056b8 <LL_RCC_CalcPLLClockFreq>:
  * @param  PQR    VCO output divider (P, Q or R)
  *                Between 1 and 128, except for PLL1P Odd value not allowed
  * @retval PLL1 output clock frequency (in Hz)
  */
uint32_t LL_RCC_CalcPLLClockFreq(uint32_t PLLInputFreq, uint32_t M, uint32_t N, uint32_t FRACN, uint32_t PQR)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b087      	sub	sp, #28
 80056bc:	af00      	add	r7, sp, #0
 80056be:	60f8      	str	r0, [r7, #12]
 80056c0:	60b9      	str	r1, [r7, #8]
 80056c2:	607a      	str	r2, [r7, #4]
 80056c4:	603b      	str	r3, [r7, #0]
  float_t freq;

  freq = ((float_t)PLLInputFreq / (float_t)M) * ((float_t)N + ((float_t)FRACN / (float_t)0x2000));
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	ee07 3a90 	vmov	s15, r3
 80056cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	ee07 3a90 	vmov	s15, r3
 80056d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	ee07 3a90 	vmov	s15, r3
 80056e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	ee07 3a90 	vmov	s15, r3
 80056ee:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 80056f2:	eddf 5a10 	vldr	s11, [pc, #64]	@ 8005734 <LL_RCC_CalcPLLClockFreq+0x7c>
 80056f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005702:	edc7 7a05 	vstr	s15, [r7, #20]

  freq = freq / (float_t)PQR;
 8005706:	6a3b      	ldr	r3, [r7, #32]
 8005708:	ee07 3a90 	vmov	s15, r3
 800570c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005710:	edd7 6a05 	vldr	s13, [r7, #20]
 8005714:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005718:	edc7 7a05 	vstr	s15, [r7, #20]

  return (uint32_t)freq;
 800571c:	edd7 7a05 	vldr	s15, [r7, #20]
 8005720:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005724:	ee17 3a90 	vmov	r3, s15
}
 8005728:	4618      	mov	r0, r3
 800572a:	371c      	adds	r7, #28
 800572c:	46bd      	mov	sp, r7
 800572e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005732:	4770      	bx	lr
 8005734:	46000000 	.word	0x46000000

08005738 <LL_RCC_GetUSARTClockFreq>:
  *  (*)  : For stm32h56xxx and stm32h57xxx family lines only.
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator or PLL is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b086      	sub	sp, #24
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8005740:	2300      	movs	r3, #0
 8005742:	617b      	str	r3, [r7, #20]
  LL_PLL_ClocksTypeDef PLL_Clocks;

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	f1b3 6fe0 	cmp.w	r3, #117440512	@ 0x7000000
 800574a:	d17c      	bne.n	8005846 <LL_RCC_GetUSARTClockFreq+0x10e>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800574c:	6878      	ldr	r0, [r7, #4]
 800574e:	f7ff fc7b 	bl	8005048 <LL_RCC_GetUSARTClockSource>
 8005752:	4603      	mov	r3, r0
 8005754:	4aad      	ldr	r2, [pc, #692]	@ (8005a0c <LL_RCC_GetUSARTClockFreq+0x2d4>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d06b      	beq.n	8005832 <LL_RCC_GetUSARTClockFreq+0xfa>
 800575a:	4aac      	ldr	r2, [pc, #688]	@ (8005a0c <LL_RCC_GetUSARTClockFreq+0x2d4>)
 800575c:	4293      	cmp	r3, r2
 800575e:	f200 8346 	bhi.w	8005dee <LL_RCC_GetUSARTClockFreq+0x6b6>
 8005762:	4aab      	ldr	r2, [pc, #684]	@ (8005a10 <LL_RCC_GetUSARTClockFreq+0x2d8>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d05b      	beq.n	8005820 <LL_RCC_GetUSARTClockFreq+0xe8>
 8005768:	4aa9      	ldr	r2, [pc, #676]	@ (8005a10 <LL_RCC_GetUSARTClockFreq+0x2d8>)
 800576a:	4293      	cmp	r3, r2
 800576c:	f200 833f 	bhi.w	8005dee <LL_RCC_GetUSARTClockFreq+0x6b6>
 8005770:	4aa8      	ldr	r2, [pc, #672]	@ (8005a14 <LL_RCC_GetUSARTClockFreq+0x2dc>)
 8005772:	4293      	cmp	r3, r2
 8005774:	d045      	beq.n	8005802 <LL_RCC_GetUSARTClockFreq+0xca>
 8005776:	4aa7      	ldr	r2, [pc, #668]	@ (8005a14 <LL_RCC_GetUSARTClockFreq+0x2dc>)
 8005778:	4293      	cmp	r3, r2
 800577a:	f200 8338 	bhi.w	8005dee <LL_RCC_GetUSARTClockFreq+0x6b6>
 800577e:	4aa6      	ldr	r2, [pc, #664]	@ (8005a18 <LL_RCC_GetUSARTClockFreq+0x2e0>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d02a      	beq.n	80057da <LL_RCC_GetUSARTClockFreq+0xa2>
 8005784:	4aa4      	ldr	r2, [pc, #656]	@ (8005a18 <LL_RCC_GetUSARTClockFreq+0x2e0>)
 8005786:	4293      	cmp	r3, r2
 8005788:	f200 8331 	bhi.w	8005dee <LL_RCC_GetUSARTClockFreq+0x6b6>
 800578c:	f1b3 6fe0 	cmp.w	r3, #117440512	@ 0x7000000
 8005790:	d003      	beq.n	800579a <LL_RCC_GetUSARTClockFreq+0x62>
 8005792:	4aa2      	ldr	r2, [pc, #648]	@ (8005a1c <LL_RCC_GetUSARTClockFreq+0x2e4>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d00c      	beq.n	80057b2 <LL_RCC_GetUSARTClockFreq+0x7a>
        }
        break;

      default:
        /* unreachable code */
        break;
 8005798:	e329      	b.n	8005dee <LL_RCC_GetUSARTClockFreq+0x6b6>
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800579a:	f000 ffb1 	bl	8006700 <RCC_GetSystemClockFreq>
 800579e:	4603      	mov	r3, r0
 80057a0:	4618      	mov	r0, r3
 80057a2:	f001 f813 	bl	80067cc <RCC_GetHCLKClockFreq>
 80057a6:	4603      	mov	r3, r0
 80057a8:	4618      	mov	r0, r3
 80057aa:	f001 f839 	bl	8006820 <RCC_GetPCLK2ClockFreq>
 80057ae:	6178      	str	r0, [r7, #20]
        break;
 80057b0:	e364      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        if (LL_RCC_PLL2_IsReady() != 0U)
 80057b2:	f7ff fcad 	bl	8005110 <LL_RCC_PLL2_IsReady>
 80057b6:	4603      	mov	r3, r0
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	f000 831a 	beq.w	8005df2 <LL_RCC_GetUSARTClockFreq+0x6ba>
          if (LL_RCC_PLL2Q_IsEnabled() != 0U)
 80057be:	f7ff fd29 	bl	8005214 <LL_RCC_PLL2Q_IsEnabled>
 80057c2:	4603      	mov	r3, r0
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	f000 8314 	beq.w	8005df2 <LL_RCC_GetUSARTClockFreq+0x6ba>
            LL_RCC_GetPLL2ClockFreq(&PLL_Clocks);
 80057ca:	f107 0308 	add.w	r3, r7, #8
 80057ce:	4618      	mov	r0, r3
 80057d0:	f7ff fe32 	bl	8005438 <LL_RCC_GetPLL2ClockFreq>
            usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	617b      	str	r3, [r7, #20]
        break;
 80057d8:	e30b      	b.n	8005df2 <LL_RCC_GetUSARTClockFreq+0x6ba>
        if (LL_RCC_PLL3_IsReady() != 0U)
 80057da:	f7ff fd63 	bl	80052a4 <LL_RCC_PLL3_IsReady>
 80057de:	4603      	mov	r3, r0
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	f000 8308 	beq.w	8005df6 <LL_RCC_GetUSARTClockFreq+0x6be>
          if (LL_RCC_PLL3Q_IsEnabled() != 0U)
 80057e6:	f7ff fddf 	bl	80053a8 <LL_RCC_PLL3Q_IsEnabled>
 80057ea:	4603      	mov	r3, r0
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	f000 8302 	beq.w	8005df6 <LL_RCC_GetUSARTClockFreq+0x6be>
            LL_RCC_GetPLL3ClockFreq(&PLL_Clocks);
 80057f2:	f107 0308 	add.w	r3, r7, #8
 80057f6:	4618      	mov	r0, r3
 80057f8:	f7ff febe 	bl	8005578 <LL_RCC_GetPLL3ClockFreq>
            usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	617b      	str	r3, [r7, #20]
        break;
 8005800:	e2f9      	b.n	8005df6 <LL_RCC_GetUSARTClockFreq+0x6be>
        if (LL_RCC_HSI_IsReady() == 1U)
 8005802:	f7ff fb6d 	bl	8004ee0 <LL_RCC_HSI_IsReady>
 8005806:	4603      	mov	r3, r0
 8005808:	2b01      	cmp	r3, #1
 800580a:	f040 82f6 	bne.w	8005dfa <LL_RCC_GetUSARTClockFreq+0x6c2>
          usart_frequency = __LL_RCC_CALC_HSI_FREQ(LL_RCC_HSI_GetDivider());
 800580e:	f7ff fb79 	bl	8004f04 <LL_RCC_HSI_GetDivider>
 8005812:	4603      	mov	r3, r0
 8005814:	08db      	lsrs	r3, r3, #3
 8005816:	4a82      	ldr	r2, [pc, #520]	@ (8005a20 <LL_RCC_GetUSARTClockFreq+0x2e8>)
 8005818:	fa42 f303 	asr.w	r3, r2, r3
 800581c:	617b      	str	r3, [r7, #20]
        break;
 800581e:	e2ec      	b.n	8005dfa <LL_RCC_GetUSARTClockFreq+0x6c2>
        if (LL_RCC_CSI_IsReady() == 1U)
 8005820:	f7ff fb7e 	bl	8004f20 <LL_RCC_CSI_IsReady>
 8005824:	4603      	mov	r3, r0
 8005826:	2b01      	cmp	r3, #1
 8005828:	f040 82e9 	bne.w	8005dfe <LL_RCC_GetUSARTClockFreq+0x6c6>
          usart_frequency = CSI_VALUE;
 800582c:	4b7d      	ldr	r3, [pc, #500]	@ (8005a24 <LL_RCC_GetUSARTClockFreq+0x2ec>)
 800582e:	617b      	str	r3, [r7, #20]
        break;
 8005830:	e2e5      	b.n	8005dfe <LL_RCC_GetUSARTClockFreq+0x6c6>
        if (LL_RCC_LSE_IsReady() == 1U)
 8005832:	f7ff fb89 	bl	8004f48 <LL_RCC_LSE_IsReady>
 8005836:	4603      	mov	r3, r0
 8005838:	2b01      	cmp	r3, #1
 800583a:	f040 82e2 	bne.w	8005e02 <LL_RCC_GetUSARTClockFreq+0x6ca>
          usart_frequency = LSE_VALUE;
 800583e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005842:	617b      	str	r3, [r7, #20]
        break;
 8005844:	e2dd      	b.n	8005e02 <LL_RCC_GetUSARTClockFreq+0x6ca>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	4a77      	ldr	r2, [pc, #476]	@ (8005a28 <LL_RCC_GetUSARTClockFreq+0x2f0>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d17c      	bne.n	8005948 <LL_RCC_GetUSARTClockFreq+0x210>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800584e:	6878      	ldr	r0, [r7, #4]
 8005850:	f7ff fbfa 	bl	8005048 <LL_RCC_GetUSARTClockSource>
 8005854:	4603      	mov	r3, r0
 8005856:	4a75      	ldr	r2, [pc, #468]	@ (8005a2c <LL_RCC_GetUSARTClockFreq+0x2f4>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d06b      	beq.n	8005934 <LL_RCC_GetUSARTClockFreq+0x1fc>
 800585c:	4a73      	ldr	r2, [pc, #460]	@ (8005a2c <LL_RCC_GetUSARTClockFreq+0x2f4>)
 800585e:	4293      	cmp	r3, r2
 8005860:	f200 82d1 	bhi.w	8005e06 <LL_RCC_GetUSARTClockFreq+0x6ce>
 8005864:	4a72      	ldr	r2, [pc, #456]	@ (8005a30 <LL_RCC_GetUSARTClockFreq+0x2f8>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d05b      	beq.n	8005922 <LL_RCC_GetUSARTClockFreq+0x1ea>
 800586a:	4a71      	ldr	r2, [pc, #452]	@ (8005a30 <LL_RCC_GetUSARTClockFreq+0x2f8>)
 800586c:	4293      	cmp	r3, r2
 800586e:	f200 82ca 	bhi.w	8005e06 <LL_RCC_GetUSARTClockFreq+0x6ce>
 8005872:	4a70      	ldr	r2, [pc, #448]	@ (8005a34 <LL_RCC_GetUSARTClockFreq+0x2fc>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d045      	beq.n	8005904 <LL_RCC_GetUSARTClockFreq+0x1cc>
 8005878:	4a6e      	ldr	r2, [pc, #440]	@ (8005a34 <LL_RCC_GetUSARTClockFreq+0x2fc>)
 800587a:	4293      	cmp	r3, r2
 800587c:	f200 82c3 	bhi.w	8005e06 <LL_RCC_GetUSARTClockFreq+0x6ce>
 8005880:	4a6d      	ldr	r2, [pc, #436]	@ (8005a38 <LL_RCC_GetUSARTClockFreq+0x300>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d02a      	beq.n	80058dc <LL_RCC_GetUSARTClockFreq+0x1a4>
 8005886:	4a6c      	ldr	r2, [pc, #432]	@ (8005a38 <LL_RCC_GetUSARTClockFreq+0x300>)
 8005888:	4293      	cmp	r3, r2
 800588a:	f200 82bc 	bhi.w	8005e06 <LL_RCC_GetUSARTClockFreq+0x6ce>
 800588e:	4a66      	ldr	r2, [pc, #408]	@ (8005a28 <LL_RCC_GetUSARTClockFreq+0x2f0>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d003      	beq.n	800589c <LL_RCC_GetUSARTClockFreq+0x164>
 8005894:	4a69      	ldr	r2, [pc, #420]	@ (8005a3c <LL_RCC_GetUSARTClockFreq+0x304>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d00c      	beq.n	80058b4 <LL_RCC_GetUSARTClockFreq+0x17c>
        }
        break;

      default:
        /* unreachable code */
        break;
 800589a:	e2b4      	b.n	8005e06 <LL_RCC_GetUSARTClockFreq+0x6ce>
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800589c:	f000 ff30 	bl	8006700 <RCC_GetSystemClockFreq>
 80058a0:	4603      	mov	r3, r0
 80058a2:	4618      	mov	r0, r3
 80058a4:	f000 ff92 	bl	80067cc <RCC_GetHCLKClockFreq>
 80058a8:	4603      	mov	r3, r0
 80058aa:	4618      	mov	r0, r3
 80058ac:	f000 ffa2 	bl	80067f4 <RCC_GetPCLK1ClockFreq>
 80058b0:	6178      	str	r0, [r7, #20]
        break;
 80058b2:	e2e3      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        if (LL_RCC_PLL2_IsReady() != 0U)
 80058b4:	f7ff fc2c 	bl	8005110 <LL_RCC_PLL2_IsReady>
 80058b8:	4603      	mov	r3, r0
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	f000 82a5 	beq.w	8005e0a <LL_RCC_GetUSARTClockFreq+0x6d2>
          if (LL_RCC_PLL2Q_IsEnabled() != 0U)
 80058c0:	f7ff fca8 	bl	8005214 <LL_RCC_PLL2Q_IsEnabled>
 80058c4:	4603      	mov	r3, r0
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	f000 829f 	beq.w	8005e0a <LL_RCC_GetUSARTClockFreq+0x6d2>
            LL_RCC_GetPLL2ClockFreq(&PLL_Clocks);
 80058cc:	f107 0308 	add.w	r3, r7, #8
 80058d0:	4618      	mov	r0, r3
 80058d2:	f7ff fdb1 	bl	8005438 <LL_RCC_GetPLL2ClockFreq>
            usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	617b      	str	r3, [r7, #20]
        break;
 80058da:	e296      	b.n	8005e0a <LL_RCC_GetUSARTClockFreq+0x6d2>
        if (LL_RCC_PLL3_IsReady() != 0U)
 80058dc:	f7ff fce2 	bl	80052a4 <LL_RCC_PLL3_IsReady>
 80058e0:	4603      	mov	r3, r0
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	f000 8293 	beq.w	8005e0e <LL_RCC_GetUSARTClockFreq+0x6d6>
          if (LL_RCC_PLL3Q_IsEnabled() != 0U)
 80058e8:	f7ff fd5e 	bl	80053a8 <LL_RCC_PLL3Q_IsEnabled>
 80058ec:	4603      	mov	r3, r0
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	f000 828d 	beq.w	8005e0e <LL_RCC_GetUSARTClockFreq+0x6d6>
            LL_RCC_GetPLL3ClockFreq(&PLL_Clocks);
 80058f4:	f107 0308 	add.w	r3, r7, #8
 80058f8:	4618      	mov	r0, r3
 80058fa:	f7ff fe3d 	bl	8005578 <LL_RCC_GetPLL3ClockFreq>
            usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	617b      	str	r3, [r7, #20]
        break;
 8005902:	e284      	b.n	8005e0e <LL_RCC_GetUSARTClockFreq+0x6d6>
        if (LL_RCC_HSI_IsReady() == 1U)
 8005904:	f7ff faec 	bl	8004ee0 <LL_RCC_HSI_IsReady>
 8005908:	4603      	mov	r3, r0
 800590a:	2b01      	cmp	r3, #1
 800590c:	f040 8281 	bne.w	8005e12 <LL_RCC_GetUSARTClockFreq+0x6da>
          usart_frequency = __LL_RCC_CALC_HSI_FREQ(LL_RCC_HSI_GetDivider());
 8005910:	f7ff faf8 	bl	8004f04 <LL_RCC_HSI_GetDivider>
 8005914:	4603      	mov	r3, r0
 8005916:	08db      	lsrs	r3, r3, #3
 8005918:	4a41      	ldr	r2, [pc, #260]	@ (8005a20 <LL_RCC_GetUSARTClockFreq+0x2e8>)
 800591a:	fa42 f303 	asr.w	r3, r2, r3
 800591e:	617b      	str	r3, [r7, #20]
        break;
 8005920:	e277      	b.n	8005e12 <LL_RCC_GetUSARTClockFreq+0x6da>
        if (LL_RCC_CSI_IsReady() == 1U)
 8005922:	f7ff fafd 	bl	8004f20 <LL_RCC_CSI_IsReady>
 8005926:	4603      	mov	r3, r0
 8005928:	2b01      	cmp	r3, #1
 800592a:	f040 8274 	bne.w	8005e16 <LL_RCC_GetUSARTClockFreq+0x6de>
          usart_frequency = CSI_VALUE;
 800592e:	4b3d      	ldr	r3, [pc, #244]	@ (8005a24 <LL_RCC_GetUSARTClockFreq+0x2ec>)
 8005930:	617b      	str	r3, [r7, #20]
        break;
 8005932:	e270      	b.n	8005e16 <LL_RCC_GetUSARTClockFreq+0x6de>
        if (LL_RCC_LSE_IsReady() == 1U)
 8005934:	f7ff fb08 	bl	8004f48 <LL_RCC_LSE_IsReady>
 8005938:	4603      	mov	r3, r0
 800593a:	2b01      	cmp	r3, #1
 800593c:	f040 826d 	bne.w	8005e1a <LL_RCC_GetUSARTClockFreq+0x6e2>
          usart_frequency = LSE_VALUE;
 8005940:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005944:	617b      	str	r3, [r7, #20]
        break;
 8005946:	e268      	b.n	8005e1a <LL_RCC_GetUSARTClockFreq+0x6e2>
    }
  }
  else if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	4a3d      	ldr	r2, [pc, #244]	@ (8005a40 <LL_RCC_GetUSARTClockFreq+0x308>)
 800594c:	4293      	cmp	r3, r2
 800594e:	f040 80a5 	bne.w	8005a9c <LL_RCC_GetUSARTClockFreq+0x364>
  {
    /* USART3CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f7ff fb78 	bl	8005048 <LL_RCC_GetUSARTClockSource>
 8005958:	4603      	mov	r3, r0
 800595a:	4a3a      	ldr	r2, [pc, #232]	@ (8005a44 <LL_RCC_GetUSARTClockFreq+0x30c>)
 800595c:	4293      	cmp	r3, r2
 800595e:	f000 8093 	beq.w	8005a88 <LL_RCC_GetUSARTClockFreq+0x350>
 8005962:	4a38      	ldr	r2, [pc, #224]	@ (8005a44 <LL_RCC_GetUSARTClockFreq+0x30c>)
 8005964:	4293      	cmp	r3, r2
 8005966:	f200 825a 	bhi.w	8005e1e <LL_RCC_GetUSARTClockFreq+0x6e6>
 800596a:	4a37      	ldr	r2, [pc, #220]	@ (8005a48 <LL_RCC_GetUSARTClockFreq+0x310>)
 800596c:	4293      	cmp	r3, r2
 800596e:	f000 8082 	beq.w	8005a76 <LL_RCC_GetUSARTClockFreq+0x33e>
 8005972:	4a35      	ldr	r2, [pc, #212]	@ (8005a48 <LL_RCC_GetUSARTClockFreq+0x310>)
 8005974:	4293      	cmp	r3, r2
 8005976:	f200 8252 	bhi.w	8005e1e <LL_RCC_GetUSARTClockFreq+0x6e6>
 800597a:	4a34      	ldr	r2, [pc, #208]	@ (8005a4c <LL_RCC_GetUSARTClockFreq+0x314>)
 800597c:	4293      	cmp	r3, r2
 800597e:	d06b      	beq.n	8005a58 <LL_RCC_GetUSARTClockFreq+0x320>
 8005980:	4a32      	ldr	r2, [pc, #200]	@ (8005a4c <LL_RCC_GetUSARTClockFreq+0x314>)
 8005982:	4293      	cmp	r3, r2
 8005984:	f200 824b 	bhi.w	8005e1e <LL_RCC_GetUSARTClockFreq+0x6e6>
 8005988:	4a31      	ldr	r2, [pc, #196]	@ (8005a50 <LL_RCC_GetUSARTClockFreq+0x318>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d02a      	beq.n	80059e4 <LL_RCC_GetUSARTClockFreq+0x2ac>
 800598e:	4a30      	ldr	r2, [pc, #192]	@ (8005a50 <LL_RCC_GetUSARTClockFreq+0x318>)
 8005990:	4293      	cmp	r3, r2
 8005992:	f200 8244 	bhi.w	8005e1e <LL_RCC_GetUSARTClockFreq+0x6e6>
 8005996:	4a2a      	ldr	r2, [pc, #168]	@ (8005a40 <LL_RCC_GetUSARTClockFreq+0x308>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d003      	beq.n	80059a4 <LL_RCC_GetUSARTClockFreq+0x26c>
 800599c:	4a2d      	ldr	r2, [pc, #180]	@ (8005a54 <LL_RCC_GetUSARTClockFreq+0x31c>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d00c      	beq.n	80059bc <LL_RCC_GetUSARTClockFreq+0x284>
        }
        break;

      default:
        /* unreachable code */
        break;
 80059a2:	e23c      	b.n	8005e1e <LL_RCC_GetUSARTClockFreq+0x6e6>
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80059a4:	f000 feac 	bl	8006700 <RCC_GetSystemClockFreq>
 80059a8:	4603      	mov	r3, r0
 80059aa:	4618      	mov	r0, r3
 80059ac:	f000 ff0e 	bl	80067cc <RCC_GetHCLKClockFreq>
 80059b0:	4603      	mov	r3, r0
 80059b2:	4618      	mov	r0, r3
 80059b4:	f000 ff1e 	bl	80067f4 <RCC_GetPCLK1ClockFreq>
 80059b8:	6178      	str	r0, [r7, #20]
        break;
 80059ba:	e25f      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        if (LL_RCC_PLL2_IsReady() != 0U)
 80059bc:	f7ff fba8 	bl	8005110 <LL_RCC_PLL2_IsReady>
 80059c0:	4603      	mov	r3, r0
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	f000 822d 	beq.w	8005e22 <LL_RCC_GetUSARTClockFreq+0x6ea>
          if (LL_RCC_PLL2Q_IsEnabled() != 0U)
 80059c8:	f7ff fc24 	bl	8005214 <LL_RCC_PLL2Q_IsEnabled>
 80059cc:	4603      	mov	r3, r0
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	f000 8227 	beq.w	8005e22 <LL_RCC_GetUSARTClockFreq+0x6ea>
            LL_RCC_GetPLL2ClockFreq(&PLL_Clocks);
 80059d4:	f107 0308 	add.w	r3, r7, #8
 80059d8:	4618      	mov	r0, r3
 80059da:	f7ff fd2d 	bl	8005438 <LL_RCC_GetPLL2ClockFreq>
            usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	617b      	str	r3, [r7, #20]
        break;
 80059e2:	e21e      	b.n	8005e22 <LL_RCC_GetUSARTClockFreq+0x6ea>
        if (LL_RCC_PLL3_IsReady() != 0U)
 80059e4:	f7ff fc5e 	bl	80052a4 <LL_RCC_PLL3_IsReady>
 80059e8:	4603      	mov	r3, r0
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	f000 821b 	beq.w	8005e26 <LL_RCC_GetUSARTClockFreq+0x6ee>
          if (LL_RCC_PLL3Q_IsEnabled() != 0U)
 80059f0:	f7ff fcda 	bl	80053a8 <LL_RCC_PLL3Q_IsEnabled>
 80059f4:	4603      	mov	r3, r0
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	f000 8215 	beq.w	8005e26 <LL_RCC_GetUSARTClockFreq+0x6ee>
            LL_RCC_GetPLL3ClockFreq(&PLL_Clocks);
 80059fc:	f107 0308 	add.w	r3, r7, #8
 8005a00:	4618      	mov	r0, r3
 8005a02:	f7ff fdb9 	bl	8005578 <LL_RCC_GetPLL3ClockFreq>
            usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	617b      	str	r3, [r7, #20]
        break;
 8005a0a:	e20c      	b.n	8005e26 <LL_RCC_GetUSARTClockFreq+0x6ee>
 8005a0c:	07050000 	.word	0x07050000
 8005a10:	07040000 	.word	0x07040000
 8005a14:	07030000 	.word	0x07030000
 8005a18:	07020000 	.word	0x07020000
 8005a1c:	07010000 	.word	0x07010000
 8005a20:	03d09000 	.word	0x03d09000
 8005a24:	003d0900 	.word	0x003d0900
 8005a28:	07000300 	.word	0x07000300
 8005a2c:	07050300 	.word	0x07050300
 8005a30:	07040300 	.word	0x07040300
 8005a34:	07030300 	.word	0x07030300
 8005a38:	07020300 	.word	0x07020300
 8005a3c:	07010300 	.word	0x07010300
 8005a40:	07000600 	.word	0x07000600
 8005a44:	07050600 	.word	0x07050600
 8005a48:	07040600 	.word	0x07040600
 8005a4c:	07030600 	.word	0x07030600
 8005a50:	07020600 	.word	0x07020600
 8005a54:	07010600 	.word	0x07010600
        if (LL_RCC_HSI_IsReady() == 1U)
 8005a58:	f7ff fa42 	bl	8004ee0 <LL_RCC_HSI_IsReady>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	2b01      	cmp	r3, #1
 8005a60:	f040 81e3 	bne.w	8005e2a <LL_RCC_GetUSARTClockFreq+0x6f2>
          usart_frequency = __LL_RCC_CALC_HSI_FREQ(LL_RCC_HSI_GetDivider());
 8005a64:	f7ff fa4e 	bl	8004f04 <LL_RCC_HSI_GetDivider>
 8005a68:	4603      	mov	r3, r0
 8005a6a:	08db      	lsrs	r3, r3, #3
 8005a6c:	4aa9      	ldr	r2, [pc, #676]	@ (8005d14 <LL_RCC_GetUSARTClockFreq+0x5dc>)
 8005a6e:	fa42 f303 	asr.w	r3, r2, r3
 8005a72:	617b      	str	r3, [r7, #20]
        break;
 8005a74:	e1d9      	b.n	8005e2a <LL_RCC_GetUSARTClockFreq+0x6f2>
        if (LL_RCC_CSI_IsReady() == 1U)
 8005a76:	f7ff fa53 	bl	8004f20 <LL_RCC_CSI_IsReady>
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	2b01      	cmp	r3, #1
 8005a7e:	f040 81d6 	bne.w	8005e2e <LL_RCC_GetUSARTClockFreq+0x6f6>
          usart_frequency = CSI_VALUE;
 8005a82:	4ba5      	ldr	r3, [pc, #660]	@ (8005d18 <LL_RCC_GetUSARTClockFreq+0x5e0>)
 8005a84:	617b      	str	r3, [r7, #20]
        break;
 8005a86:	e1d2      	b.n	8005e2e <LL_RCC_GetUSARTClockFreq+0x6f6>
        if (LL_RCC_LSE_IsReady() == 1U)
 8005a88:	f7ff fa5e 	bl	8004f48 <LL_RCC_LSE_IsReady>
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	2b01      	cmp	r3, #1
 8005a90:	f040 81cf 	bne.w	8005e32 <LL_RCC_GetUSARTClockFreq+0x6fa>
          usart_frequency = LSE_VALUE;
 8005a94:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a98:	617b      	str	r3, [r7, #20]
        break;
 8005a9a:	e1ca      	b.n	8005e32 <LL_RCC_GetUSARTClockFreq+0x6fa>
    }
  }

#if defined(USART6)
  else if (USARTxSource == LL_RCC_USART6_CLKSOURCE)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	4a9f      	ldr	r2, [pc, #636]	@ (8005d1c <LL_RCC_GetUSARTClockFreq+0x5e4>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d17c      	bne.n	8005b9e <LL_RCC_GetUSARTClockFreq+0x466>
  {
    /* USART6CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	f7ff facf 	bl	8005048 <LL_RCC_GetUSARTClockSource>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	4a9c      	ldr	r2, [pc, #624]	@ (8005d20 <LL_RCC_GetUSARTClockFreq+0x5e8>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d06b      	beq.n	8005b8a <LL_RCC_GetUSARTClockFreq+0x452>
 8005ab2:	4a9b      	ldr	r2, [pc, #620]	@ (8005d20 <LL_RCC_GetUSARTClockFreq+0x5e8>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	f200 81be 	bhi.w	8005e36 <LL_RCC_GetUSARTClockFreq+0x6fe>
 8005aba:	4a9a      	ldr	r2, [pc, #616]	@ (8005d24 <LL_RCC_GetUSARTClockFreq+0x5ec>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d05b      	beq.n	8005b78 <LL_RCC_GetUSARTClockFreq+0x440>
 8005ac0:	4a98      	ldr	r2, [pc, #608]	@ (8005d24 <LL_RCC_GetUSARTClockFreq+0x5ec>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	f200 81b7 	bhi.w	8005e36 <LL_RCC_GetUSARTClockFreq+0x6fe>
 8005ac8:	4a97      	ldr	r2, [pc, #604]	@ (8005d28 <LL_RCC_GetUSARTClockFreq+0x5f0>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d045      	beq.n	8005b5a <LL_RCC_GetUSARTClockFreq+0x422>
 8005ace:	4a96      	ldr	r2, [pc, #600]	@ (8005d28 <LL_RCC_GetUSARTClockFreq+0x5f0>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	f200 81b0 	bhi.w	8005e36 <LL_RCC_GetUSARTClockFreq+0x6fe>
 8005ad6:	4a95      	ldr	r2, [pc, #596]	@ (8005d2c <LL_RCC_GetUSARTClockFreq+0x5f4>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d02a      	beq.n	8005b32 <LL_RCC_GetUSARTClockFreq+0x3fa>
 8005adc:	4a93      	ldr	r2, [pc, #588]	@ (8005d2c <LL_RCC_GetUSARTClockFreq+0x5f4>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	f200 81a9 	bhi.w	8005e36 <LL_RCC_GetUSARTClockFreq+0x6fe>
 8005ae4:	4a8d      	ldr	r2, [pc, #564]	@ (8005d1c <LL_RCC_GetUSARTClockFreq+0x5e4>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d003      	beq.n	8005af2 <LL_RCC_GetUSARTClockFreq+0x3ba>
 8005aea:	4a91      	ldr	r2, [pc, #580]	@ (8005d30 <LL_RCC_GetUSARTClockFreq+0x5f8>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d00c      	beq.n	8005b0a <LL_RCC_GetUSARTClockFreq+0x3d2>
        }
        break;

      default:
        /* unreachable code */
        break;
 8005af0:	e1a1      	b.n	8005e36 <LL_RCC_GetUSARTClockFreq+0x6fe>
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8005af2:	f000 fe05 	bl	8006700 <RCC_GetSystemClockFreq>
 8005af6:	4603      	mov	r3, r0
 8005af8:	4618      	mov	r0, r3
 8005afa:	f000 fe67 	bl	80067cc <RCC_GetHCLKClockFreq>
 8005afe:	4603      	mov	r3, r0
 8005b00:	4618      	mov	r0, r3
 8005b02:	f000 fe77 	bl	80067f4 <RCC_GetPCLK1ClockFreq>
 8005b06:	6178      	str	r0, [r7, #20]
        break;
 8005b08:	e1b8      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        if (LL_RCC_PLL2_IsReady() != 0U)
 8005b0a:	f7ff fb01 	bl	8005110 <LL_RCC_PLL2_IsReady>
 8005b0e:	4603      	mov	r3, r0
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	f000 8192 	beq.w	8005e3a <LL_RCC_GetUSARTClockFreq+0x702>
          if (LL_RCC_PLL2Q_IsEnabled() != 0U)
 8005b16:	f7ff fb7d 	bl	8005214 <LL_RCC_PLL2Q_IsEnabled>
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	f000 818c 	beq.w	8005e3a <LL_RCC_GetUSARTClockFreq+0x702>
            LL_RCC_GetPLL2ClockFreq(&PLL_Clocks);
 8005b22:	f107 0308 	add.w	r3, r7, #8
 8005b26:	4618      	mov	r0, r3
 8005b28:	f7ff fc86 	bl	8005438 <LL_RCC_GetPLL2ClockFreq>
            usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	617b      	str	r3, [r7, #20]
        break;
 8005b30:	e183      	b.n	8005e3a <LL_RCC_GetUSARTClockFreq+0x702>
        if (LL_RCC_PLL3_IsReady() != 0U)
 8005b32:	f7ff fbb7 	bl	80052a4 <LL_RCC_PLL3_IsReady>
 8005b36:	4603      	mov	r3, r0
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	f000 8180 	beq.w	8005e3e <LL_RCC_GetUSARTClockFreq+0x706>
          if (LL_RCC_PLL3Q_IsEnabled() != 0U)
 8005b3e:	f7ff fc33 	bl	80053a8 <LL_RCC_PLL3Q_IsEnabled>
 8005b42:	4603      	mov	r3, r0
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	f000 817a 	beq.w	8005e3e <LL_RCC_GetUSARTClockFreq+0x706>
            LL_RCC_GetPLL3ClockFreq(&PLL_Clocks);
 8005b4a:	f107 0308 	add.w	r3, r7, #8
 8005b4e:	4618      	mov	r0, r3
 8005b50:	f7ff fd12 	bl	8005578 <LL_RCC_GetPLL3ClockFreq>
            usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	617b      	str	r3, [r7, #20]
        break;
 8005b58:	e171      	b.n	8005e3e <LL_RCC_GetUSARTClockFreq+0x706>
        if (LL_RCC_HSI_IsReady() == 1U)
 8005b5a:	f7ff f9c1 	bl	8004ee0 <LL_RCC_HSI_IsReady>
 8005b5e:	4603      	mov	r3, r0
 8005b60:	2b01      	cmp	r3, #1
 8005b62:	f040 816e 	bne.w	8005e42 <LL_RCC_GetUSARTClockFreq+0x70a>
          usart_frequency = __LL_RCC_CALC_HSI_FREQ(LL_RCC_HSI_GetDivider());
 8005b66:	f7ff f9cd 	bl	8004f04 <LL_RCC_HSI_GetDivider>
 8005b6a:	4603      	mov	r3, r0
 8005b6c:	08db      	lsrs	r3, r3, #3
 8005b6e:	4a69      	ldr	r2, [pc, #420]	@ (8005d14 <LL_RCC_GetUSARTClockFreq+0x5dc>)
 8005b70:	fa42 f303 	asr.w	r3, r2, r3
 8005b74:	617b      	str	r3, [r7, #20]
        break;
 8005b76:	e164      	b.n	8005e42 <LL_RCC_GetUSARTClockFreq+0x70a>
        if (LL_RCC_CSI_IsReady() == 1U)
 8005b78:	f7ff f9d2 	bl	8004f20 <LL_RCC_CSI_IsReady>
 8005b7c:	4603      	mov	r3, r0
 8005b7e:	2b01      	cmp	r3, #1
 8005b80:	f040 8161 	bne.w	8005e46 <LL_RCC_GetUSARTClockFreq+0x70e>
          usart_frequency = CSI_VALUE;
 8005b84:	4b64      	ldr	r3, [pc, #400]	@ (8005d18 <LL_RCC_GetUSARTClockFreq+0x5e0>)
 8005b86:	617b      	str	r3, [r7, #20]
        break;
 8005b88:	e15d      	b.n	8005e46 <LL_RCC_GetUSARTClockFreq+0x70e>
        if (LL_RCC_LSE_IsReady() == 1U)
 8005b8a:	f7ff f9dd 	bl	8004f48 <LL_RCC_LSE_IsReady>
 8005b8e:	4603      	mov	r3, r0
 8005b90:	2b01      	cmp	r3, #1
 8005b92:	f040 815a 	bne.w	8005e4a <LL_RCC_GetUSARTClockFreq+0x712>
          usart_frequency = LSE_VALUE;
 8005b96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b9a:	617b      	str	r3, [r7, #20]
        break;
 8005b9c:	e155      	b.n	8005e4a <LL_RCC_GetUSARTClockFreq+0x712>
    }
  }
#endif /* USART6 */

#if defined(USART10)
  else if (USARTxSource == LL_RCC_USART10_CLKSOURCE)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	4a64      	ldr	r2, [pc, #400]	@ (8005d34 <LL_RCC_GetUSARTClockFreq+0x5fc>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d17c      	bne.n	8005ca0 <LL_RCC_GetUSARTClockFreq+0x568>
  {
    /* USART10CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8005ba6:	6878      	ldr	r0, [r7, #4]
 8005ba8:	f7ff fa4e 	bl	8005048 <LL_RCC_GetUSARTClockSource>
 8005bac:	4603      	mov	r3, r0
 8005bae:	4a62      	ldr	r2, [pc, #392]	@ (8005d38 <LL_RCC_GetUSARTClockFreq+0x600>)
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d06b      	beq.n	8005c8c <LL_RCC_GetUSARTClockFreq+0x554>
 8005bb4:	4a60      	ldr	r2, [pc, #384]	@ (8005d38 <LL_RCC_GetUSARTClockFreq+0x600>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	f200 8149 	bhi.w	8005e4e <LL_RCC_GetUSARTClockFreq+0x716>
 8005bbc:	4a5f      	ldr	r2, [pc, #380]	@ (8005d3c <LL_RCC_GetUSARTClockFreq+0x604>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d05b      	beq.n	8005c7a <LL_RCC_GetUSARTClockFreq+0x542>
 8005bc2:	4a5e      	ldr	r2, [pc, #376]	@ (8005d3c <LL_RCC_GetUSARTClockFreq+0x604>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	f200 8142 	bhi.w	8005e4e <LL_RCC_GetUSARTClockFreq+0x716>
 8005bca:	4a5d      	ldr	r2, [pc, #372]	@ (8005d40 <LL_RCC_GetUSARTClockFreq+0x608>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d045      	beq.n	8005c5c <LL_RCC_GetUSARTClockFreq+0x524>
 8005bd0:	4a5b      	ldr	r2, [pc, #364]	@ (8005d40 <LL_RCC_GetUSARTClockFreq+0x608>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	f200 813b 	bhi.w	8005e4e <LL_RCC_GetUSARTClockFreq+0x716>
 8005bd8:	4a5a      	ldr	r2, [pc, #360]	@ (8005d44 <LL_RCC_GetUSARTClockFreq+0x60c>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d02a      	beq.n	8005c34 <LL_RCC_GetUSARTClockFreq+0x4fc>
 8005bde:	4a59      	ldr	r2, [pc, #356]	@ (8005d44 <LL_RCC_GetUSARTClockFreq+0x60c>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	f200 8134 	bhi.w	8005e4e <LL_RCC_GetUSARTClockFreq+0x716>
 8005be6:	4a53      	ldr	r2, [pc, #332]	@ (8005d34 <LL_RCC_GetUSARTClockFreq+0x5fc>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d003      	beq.n	8005bf4 <LL_RCC_GetUSARTClockFreq+0x4bc>
 8005bec:	4a56      	ldr	r2, [pc, #344]	@ (8005d48 <LL_RCC_GetUSARTClockFreq+0x610>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d00c      	beq.n	8005c0c <LL_RCC_GetUSARTClockFreq+0x4d4>
        }
        break;

      default:
        /* unreachable code */
        break;
 8005bf2:	e12c      	b.n	8005e4e <LL_RCC_GetUSARTClockFreq+0x716>
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8005bf4:	f000 fd84 	bl	8006700 <RCC_GetSystemClockFreq>
 8005bf8:	4603      	mov	r3, r0
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	f000 fde6 	bl	80067cc <RCC_GetHCLKClockFreq>
 8005c00:	4603      	mov	r3, r0
 8005c02:	4618      	mov	r0, r3
 8005c04:	f000 fdf6 	bl	80067f4 <RCC_GetPCLK1ClockFreq>
 8005c08:	6178      	str	r0, [r7, #20]
        break;
 8005c0a:	e137      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        if (LL_RCC_PLL2_IsReady() != 0U)
 8005c0c:	f7ff fa80 	bl	8005110 <LL_RCC_PLL2_IsReady>
 8005c10:	4603      	mov	r3, r0
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	f000 811d 	beq.w	8005e52 <LL_RCC_GetUSARTClockFreq+0x71a>
          if (LL_RCC_PLL2Q_IsEnabled() != 0U)
 8005c18:	f7ff fafc 	bl	8005214 <LL_RCC_PLL2Q_IsEnabled>
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	f000 8117 	beq.w	8005e52 <LL_RCC_GetUSARTClockFreq+0x71a>
            LL_RCC_GetPLL2ClockFreq(&PLL_Clocks);
 8005c24:	f107 0308 	add.w	r3, r7, #8
 8005c28:	4618      	mov	r0, r3
 8005c2a:	f7ff fc05 	bl	8005438 <LL_RCC_GetPLL2ClockFreq>
            usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	617b      	str	r3, [r7, #20]
        break;
 8005c32:	e10e      	b.n	8005e52 <LL_RCC_GetUSARTClockFreq+0x71a>
        if (LL_RCC_PLL3_IsReady() != 0U)
 8005c34:	f7ff fb36 	bl	80052a4 <LL_RCC_PLL3_IsReady>
 8005c38:	4603      	mov	r3, r0
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	f000 810b 	beq.w	8005e56 <LL_RCC_GetUSARTClockFreq+0x71e>
          if (LL_RCC_PLL3Q_IsEnabled() != 0U)
 8005c40:	f7ff fbb2 	bl	80053a8 <LL_RCC_PLL3Q_IsEnabled>
 8005c44:	4603      	mov	r3, r0
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	f000 8105 	beq.w	8005e56 <LL_RCC_GetUSARTClockFreq+0x71e>
            LL_RCC_GetPLL3ClockFreq(&PLL_Clocks);
 8005c4c:	f107 0308 	add.w	r3, r7, #8
 8005c50:	4618      	mov	r0, r3
 8005c52:	f7ff fc91 	bl	8005578 <LL_RCC_GetPLL3ClockFreq>
            usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	617b      	str	r3, [r7, #20]
        break;
 8005c5a:	e0fc      	b.n	8005e56 <LL_RCC_GetUSARTClockFreq+0x71e>
        if (LL_RCC_HSI_IsReady() == 1U)
 8005c5c:	f7ff f940 	bl	8004ee0 <LL_RCC_HSI_IsReady>
 8005c60:	4603      	mov	r3, r0
 8005c62:	2b01      	cmp	r3, #1
 8005c64:	f040 80f9 	bne.w	8005e5a <LL_RCC_GetUSARTClockFreq+0x722>
          usart_frequency = __LL_RCC_CALC_HSI_FREQ(LL_RCC_HSI_GetDivider());
 8005c68:	f7ff f94c 	bl	8004f04 <LL_RCC_HSI_GetDivider>
 8005c6c:	4603      	mov	r3, r0
 8005c6e:	08db      	lsrs	r3, r3, #3
 8005c70:	4a28      	ldr	r2, [pc, #160]	@ (8005d14 <LL_RCC_GetUSARTClockFreq+0x5dc>)
 8005c72:	fa42 f303 	asr.w	r3, r2, r3
 8005c76:	617b      	str	r3, [r7, #20]
        break;
 8005c78:	e0ef      	b.n	8005e5a <LL_RCC_GetUSARTClockFreq+0x722>
        if (LL_RCC_CSI_IsReady() == 1U)
 8005c7a:	f7ff f951 	bl	8004f20 <LL_RCC_CSI_IsReady>
 8005c7e:	4603      	mov	r3, r0
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	f040 80ec 	bne.w	8005e5e <LL_RCC_GetUSARTClockFreq+0x726>
          usart_frequency = CSI_VALUE;
 8005c86:	4b24      	ldr	r3, [pc, #144]	@ (8005d18 <LL_RCC_GetUSARTClockFreq+0x5e0>)
 8005c88:	617b      	str	r3, [r7, #20]
        break;
 8005c8a:	e0e8      	b.n	8005e5e <LL_RCC_GetUSARTClockFreq+0x726>
        if (LL_RCC_LSE_IsReady() == 1U)
 8005c8c:	f7ff f95c 	bl	8004f48 <LL_RCC_LSE_IsReady>
 8005c90:	4603      	mov	r3, r0
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	f040 80e5 	bne.w	8005e62 <LL_RCC_GetUSARTClockFreq+0x72a>
          usart_frequency = LSE_VALUE;
 8005c98:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c9c:	617b      	str	r3, [r7, #20]
        break;
 8005c9e:	e0e0      	b.n	8005e62 <LL_RCC_GetUSARTClockFreq+0x72a>
    }
  }
#endif /* USART10 */

#if defined(USART11)
  else if (USARTxSource == LL_RCC_USART11_CLKSOURCE)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	4a2a      	ldr	r2, [pc, #168]	@ (8005d4c <LL_RCC_GetUSARTClockFreq+0x614>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	f040 80e9 	bne.w	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
  {
    /* USART11CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8005caa:	6878      	ldr	r0, [r7, #4]
 8005cac:	f7ff f9cc 	bl	8005048 <LL_RCC_GetUSARTClockSource>
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	4a27      	ldr	r2, [pc, #156]	@ (8005d50 <LL_RCC_GetUSARTClockFreq+0x618>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	f000 8091 	beq.w	8005ddc <LL_RCC_GetUSARTClockFreq+0x6a4>
 8005cba:	4a26      	ldr	r2, [pc, #152]	@ (8005d54 <LL_RCC_GetUSARTClockFreq+0x61c>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	f080 80d2 	bcs.w	8005e66 <LL_RCC_GetUSARTClockFreq+0x72e>
 8005cc2:	4a25      	ldr	r2, [pc, #148]	@ (8005d58 <LL_RCC_GetUSARTClockFreq+0x620>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	f000 8081 	beq.w	8005dcc <LL_RCC_GetUSARTClockFreq+0x694>
 8005cca:	4a23      	ldr	r2, [pc, #140]	@ (8005d58 <LL_RCC_GetUSARTClockFreq+0x620>)
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	f200 80ca 	bhi.w	8005e66 <LL_RCC_GetUSARTClockFreq+0x72e>
 8005cd2:	4a22      	ldr	r2, [pc, #136]	@ (8005d5c <LL_RCC_GetUSARTClockFreq+0x624>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d06b      	beq.n	8005db0 <LL_RCC_GetUSARTClockFreq+0x678>
 8005cd8:	4a20      	ldr	r2, [pc, #128]	@ (8005d5c <LL_RCC_GetUSARTClockFreq+0x624>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	f200 80c3 	bhi.w	8005e66 <LL_RCC_GetUSARTClockFreq+0x72e>
 8005ce0:	4a1f      	ldr	r2, [pc, #124]	@ (8005d60 <LL_RCC_GetUSARTClockFreq+0x628>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d052      	beq.n	8005d8c <LL_RCC_GetUSARTClockFreq+0x654>
 8005ce6:	4a1e      	ldr	r2, [pc, #120]	@ (8005d60 <LL_RCC_GetUSARTClockFreq+0x628>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	f200 80bc 	bhi.w	8005e66 <LL_RCC_GetUSARTClockFreq+0x72e>
 8005cee:	4a17      	ldr	r2, [pc, #92]	@ (8005d4c <LL_RCC_GetUSARTClockFreq+0x614>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d003      	beq.n	8005cfc <LL_RCC_GetUSARTClockFreq+0x5c4>
 8005cf4:	4a1b      	ldr	r2, [pc, #108]	@ (8005d64 <LL_RCC_GetUSARTClockFreq+0x62c>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d036      	beq.n	8005d68 <LL_RCC_GetUSARTClockFreq+0x630>
        }
        break;

      default:
        /* unreachable code */
        break;
 8005cfa:	e0b4      	b.n	8005e66 <LL_RCC_GetUSARTClockFreq+0x72e>
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8005cfc:	f000 fd00 	bl	8006700 <RCC_GetSystemClockFreq>
 8005d00:	4603      	mov	r3, r0
 8005d02:	4618      	mov	r0, r3
 8005d04:	f000 fd62 	bl	80067cc <RCC_GetHCLKClockFreq>
 8005d08:	4603      	mov	r3, r0
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	f000 fd72 	bl	80067f4 <RCC_GetPCLK1ClockFreq>
 8005d10:	6178      	str	r0, [r7, #20]
        break;
 8005d12:	e0b3      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
 8005d14:	03d09000 	.word	0x03d09000
 8005d18:	003d0900 	.word	0x003d0900
 8005d1c:	07000f00 	.word	0x07000f00
 8005d20:	07050f00 	.word	0x07050f00
 8005d24:	07040f00 	.word	0x07040f00
 8005d28:	07030f00 	.word	0x07030f00
 8005d2c:	07020f00 	.word	0x07020f00
 8005d30:	07010f00 	.word	0x07010f00
 8005d34:	07001b00 	.word	0x07001b00
 8005d38:	07051b00 	.word	0x07051b00
 8005d3c:	07041b00 	.word	0x07041b00
 8005d40:	07031b00 	.word	0x07031b00
 8005d44:	07021b00 	.word	0x07021b00
 8005d48:	07011b00 	.word	0x07011b00
 8005d4c:	07000004 	.word	0x07000004
 8005d50:	07050004 	.word	0x07050004
 8005d54:	07050005 	.word	0x07050005
 8005d58:	07040004 	.word	0x07040004
 8005d5c:	07030004 	.word	0x07030004
 8005d60:	07020004 	.word	0x07020004
 8005d64:	07010004 	.word	0x07010004
        if (LL_RCC_PLL2_IsReady() != 0U)
 8005d68:	f7ff f9d2 	bl	8005110 <LL_RCC_PLL2_IsReady>
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d07b      	beq.n	8005e6a <LL_RCC_GetUSARTClockFreq+0x732>
          if (LL_RCC_PLL2Q_IsEnabled() != 0U)
 8005d72:	f7ff fa4f 	bl	8005214 <LL_RCC_PLL2Q_IsEnabled>
 8005d76:	4603      	mov	r3, r0
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d076      	beq.n	8005e6a <LL_RCC_GetUSARTClockFreq+0x732>
            LL_RCC_GetPLL2ClockFreq(&PLL_Clocks);
 8005d7c:	f107 0308 	add.w	r3, r7, #8
 8005d80:	4618      	mov	r0, r3
 8005d82:	f7ff fb59 	bl	8005438 <LL_RCC_GetPLL2ClockFreq>
            usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	617b      	str	r3, [r7, #20]
        break;
 8005d8a:	e06e      	b.n	8005e6a <LL_RCC_GetUSARTClockFreq+0x732>
        if (LL_RCC_PLL3_IsReady() != 0U)
 8005d8c:	f7ff fa8a 	bl	80052a4 <LL_RCC_PLL3_IsReady>
 8005d90:	4603      	mov	r3, r0
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d06b      	beq.n	8005e6e <LL_RCC_GetUSARTClockFreq+0x736>
          if (LL_RCC_PLL3Q_IsEnabled() != 0U)
 8005d96:	f7ff fb07 	bl	80053a8 <LL_RCC_PLL3Q_IsEnabled>
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d066      	beq.n	8005e6e <LL_RCC_GetUSARTClockFreq+0x736>
            LL_RCC_GetPLL3ClockFreq(&PLL_Clocks);
 8005da0:	f107 0308 	add.w	r3, r7, #8
 8005da4:	4618      	mov	r0, r3
 8005da6:	f7ff fbe7 	bl	8005578 <LL_RCC_GetPLL3ClockFreq>
            usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	617b      	str	r3, [r7, #20]
        break;
 8005dae:	e05e      	b.n	8005e6e <LL_RCC_GetUSARTClockFreq+0x736>
        if (LL_RCC_HSI_IsReady() == 1U)
 8005db0:	f7ff f896 	bl	8004ee0 <LL_RCC_HSI_IsReady>
 8005db4:	4603      	mov	r3, r0
 8005db6:	2b01      	cmp	r3, #1
 8005db8:	d15b      	bne.n	8005e72 <LL_RCC_GetUSARTClockFreq+0x73a>
          usart_frequency = __LL_RCC_CALC_HSI_FREQ(LL_RCC_HSI_GetDivider());
 8005dba:	f7ff f8a3 	bl	8004f04 <LL_RCC_HSI_GetDivider>
 8005dbe:	4603      	mov	r3, r0
 8005dc0:	08db      	lsrs	r3, r3, #3
 8005dc2:	4a31      	ldr	r2, [pc, #196]	@ (8005e88 <LL_RCC_GetUSARTClockFreq+0x750>)
 8005dc4:	fa42 f303 	asr.w	r3, r2, r3
 8005dc8:	617b      	str	r3, [r7, #20]
        break;
 8005dca:	e052      	b.n	8005e72 <LL_RCC_GetUSARTClockFreq+0x73a>
        if (LL_RCC_CSI_IsReady() == 1U)
 8005dcc:	f7ff f8a8 	bl	8004f20 <LL_RCC_CSI_IsReady>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	2b01      	cmp	r3, #1
 8005dd4:	d14f      	bne.n	8005e76 <LL_RCC_GetUSARTClockFreq+0x73e>
          usart_frequency = CSI_VALUE;
 8005dd6:	4b2d      	ldr	r3, [pc, #180]	@ (8005e8c <LL_RCC_GetUSARTClockFreq+0x754>)
 8005dd8:	617b      	str	r3, [r7, #20]
        break;
 8005dda:	e04c      	b.n	8005e76 <LL_RCC_GetUSARTClockFreq+0x73e>
        if (LL_RCC_LSE_IsReady() == 1U)
 8005ddc:	f7ff f8b4 	bl	8004f48 <LL_RCC_LSE_IsReady>
 8005de0:	4603      	mov	r3, r0
 8005de2:	2b01      	cmp	r3, #1
 8005de4:	d149      	bne.n	8005e7a <LL_RCC_GetUSARTClockFreq+0x742>
          usart_frequency = LSE_VALUE;
 8005de6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005dea:	617b      	str	r3, [r7, #20]
        break;
 8005dec:	e045      	b.n	8005e7a <LL_RCC_GetUSARTClockFreq+0x742>
        break;
 8005dee:	bf00      	nop
 8005df0:	e044      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005df2:	bf00      	nop
 8005df4:	e042      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005df6:	bf00      	nop
 8005df8:	e040      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005dfa:	bf00      	nop
 8005dfc:	e03e      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005dfe:	bf00      	nop
 8005e00:	e03c      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005e02:	bf00      	nop
 8005e04:	e03a      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005e06:	bf00      	nop
 8005e08:	e038      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005e0a:	bf00      	nop
 8005e0c:	e036      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005e0e:	bf00      	nop
 8005e10:	e034      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005e12:	bf00      	nop
 8005e14:	e032      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005e16:	bf00      	nop
 8005e18:	e030      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005e1a:	bf00      	nop
 8005e1c:	e02e      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005e1e:	bf00      	nop
 8005e20:	e02c      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005e22:	bf00      	nop
 8005e24:	e02a      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005e26:	bf00      	nop
 8005e28:	e028      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005e2a:	bf00      	nop
 8005e2c:	e026      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005e2e:	bf00      	nop
 8005e30:	e024      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005e32:	bf00      	nop
 8005e34:	e022      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005e36:	bf00      	nop
 8005e38:	e020      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005e3a:	bf00      	nop
 8005e3c:	e01e      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005e3e:	bf00      	nop
 8005e40:	e01c      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005e42:	bf00      	nop
 8005e44:	e01a      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005e46:	bf00      	nop
 8005e48:	e018      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005e4a:	bf00      	nop
 8005e4c:	e016      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005e4e:	bf00      	nop
 8005e50:	e014      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005e52:	bf00      	nop
 8005e54:	e012      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005e56:	bf00      	nop
 8005e58:	e010      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005e5a:	bf00      	nop
 8005e5c:	e00e      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005e5e:	bf00      	nop
 8005e60:	e00c      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005e62:	bf00      	nop
 8005e64:	e00a      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005e66:	bf00      	nop
 8005e68:	e008      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005e6a:	bf00      	nop
 8005e6c:	e006      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005e6e:	bf00      	nop
 8005e70:	e004      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005e72:	bf00      	nop
 8005e74:	e002      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005e76:	bf00      	nop
 8005e78:	e000      	b.n	8005e7c <LL_RCC_GetUSARTClockFreq+0x744>
        break;
 8005e7a:	bf00      	nop
  else
  {
    /* nothing to do */
  }

  return usart_frequency;
 8005e7c:	697b      	ldr	r3, [r7, #20]
}
 8005e7e:	4618      	mov	r0, r3
 8005e80:	3718      	adds	r7, #24
 8005e82:	46bd      	mov	sp, r7
 8005e84:	bd80      	pop	{r7, pc}
 8005e86:	bf00      	nop
 8005e88:	03d09000 	.word	0x03d09000
 8005e8c:	003d0900 	.word	0x003d0900

08005e90 <LL_RCC_GetUARTClockFreq>:
  *         @arg @ref LL_RCC_UART12_CLKSOURCE
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator or PLL is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b086      	sub	sp, #24
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8005e98:	2300      	movs	r3, #0
 8005e9a:	617b      	str	r3, [r7, #20]
  LL_PLL_ClocksTypeDef PLL_Clocks;

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	4ab1      	ldr	r2, [pc, #708]	@ (8006164 <LL_RCC_GetUARTClockFreq+0x2d4>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d17c      	bne.n	8005f9e <LL_RCC_GetUARTClockFreq+0x10e>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	f7ff f8db 	bl	8005060 <LL_RCC_GetUARTClockSource>
 8005eaa:	4603      	mov	r3, r0
 8005eac:	4aae      	ldr	r2, [pc, #696]	@ (8006168 <LL_RCC_GetUARTClockFreq+0x2d8>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d06b      	beq.n	8005f8a <LL_RCC_GetUARTClockFreq+0xfa>
 8005eb2:	4aad      	ldr	r2, [pc, #692]	@ (8006168 <LL_RCC_GetUARTClockFreq+0x2d8>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	f200 8346 	bhi.w	8006546 <LL_RCC_GetUARTClockFreq+0x6b6>
 8005eba:	4aac      	ldr	r2, [pc, #688]	@ (800616c <LL_RCC_GetUARTClockFreq+0x2dc>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d05b      	beq.n	8005f78 <LL_RCC_GetUARTClockFreq+0xe8>
 8005ec0:	4aaa      	ldr	r2, [pc, #680]	@ (800616c <LL_RCC_GetUARTClockFreq+0x2dc>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	f200 833f 	bhi.w	8006546 <LL_RCC_GetUARTClockFreq+0x6b6>
 8005ec8:	4aa9      	ldr	r2, [pc, #676]	@ (8006170 <LL_RCC_GetUARTClockFreq+0x2e0>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d045      	beq.n	8005f5a <LL_RCC_GetUARTClockFreq+0xca>
 8005ece:	4aa8      	ldr	r2, [pc, #672]	@ (8006170 <LL_RCC_GetUARTClockFreq+0x2e0>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	f200 8338 	bhi.w	8006546 <LL_RCC_GetUARTClockFreq+0x6b6>
 8005ed6:	4aa7      	ldr	r2, [pc, #668]	@ (8006174 <LL_RCC_GetUARTClockFreq+0x2e4>)
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d02a      	beq.n	8005f32 <LL_RCC_GetUARTClockFreq+0xa2>
 8005edc:	4aa5      	ldr	r2, [pc, #660]	@ (8006174 <LL_RCC_GetUARTClockFreq+0x2e4>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	f200 8331 	bhi.w	8006546 <LL_RCC_GetUARTClockFreq+0x6b6>
 8005ee4:	4a9f      	ldr	r2, [pc, #636]	@ (8006164 <LL_RCC_GetUARTClockFreq+0x2d4>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d003      	beq.n	8005ef2 <LL_RCC_GetUARTClockFreq+0x62>
 8005eea:	4aa3      	ldr	r2, [pc, #652]	@ (8006178 <LL_RCC_GetUARTClockFreq+0x2e8>)
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d00c      	beq.n	8005f0a <LL_RCC_GetUARTClockFreq+0x7a>
        }
        break;

      default:
        /* unreachable code */
        break;
 8005ef0:	e329      	b.n	8006546 <LL_RCC_GetUARTClockFreq+0x6b6>
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8005ef2:	f000 fc05 	bl	8006700 <RCC_GetSystemClockFreq>
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	4618      	mov	r0, r3
 8005efa:	f000 fc67 	bl	80067cc <RCC_GetHCLKClockFreq>
 8005efe:	4603      	mov	r3, r0
 8005f00:	4618      	mov	r0, r3
 8005f02:	f000 fc77 	bl	80067f4 <RCC_GetPCLK1ClockFreq>
 8005f06:	6178      	str	r0, [r7, #20]
        break;
 8005f08:	e364      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        if (LL_RCC_PLL2_IsReady() != 0U)
 8005f0a:	f7ff f901 	bl	8005110 <LL_RCC_PLL2_IsReady>
 8005f0e:	4603      	mov	r3, r0
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	f000 831a 	beq.w	800654a <LL_RCC_GetUARTClockFreq+0x6ba>
          if (LL_RCC_PLL2Q_IsEnabled() != 0U)
 8005f16:	f7ff f97d 	bl	8005214 <LL_RCC_PLL2Q_IsEnabled>
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	f000 8314 	beq.w	800654a <LL_RCC_GetUARTClockFreq+0x6ba>
            LL_RCC_GetPLL2ClockFreq(&PLL_Clocks);
 8005f22:	f107 0308 	add.w	r3, r7, #8
 8005f26:	4618      	mov	r0, r3
 8005f28:	f7ff fa86 	bl	8005438 <LL_RCC_GetPLL2ClockFreq>
            uart_frequency = PLL_Clocks.PLL_Q_Frequency;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	617b      	str	r3, [r7, #20]
        break;
 8005f30:	e30b      	b.n	800654a <LL_RCC_GetUARTClockFreq+0x6ba>
        if (LL_RCC_PLL3_IsReady() != 0U)
 8005f32:	f7ff f9b7 	bl	80052a4 <LL_RCC_PLL3_IsReady>
 8005f36:	4603      	mov	r3, r0
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	f000 8308 	beq.w	800654e <LL_RCC_GetUARTClockFreq+0x6be>
          if (LL_RCC_PLL3Q_IsEnabled() != 0U)
 8005f3e:	f7ff fa33 	bl	80053a8 <LL_RCC_PLL3Q_IsEnabled>
 8005f42:	4603      	mov	r3, r0
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	f000 8302 	beq.w	800654e <LL_RCC_GetUARTClockFreq+0x6be>
            LL_RCC_GetPLL3ClockFreq(&PLL_Clocks);
 8005f4a:	f107 0308 	add.w	r3, r7, #8
 8005f4e:	4618      	mov	r0, r3
 8005f50:	f7ff fb12 	bl	8005578 <LL_RCC_GetPLL3ClockFreq>
            uart_frequency = PLL_Clocks.PLL_Q_Frequency;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	617b      	str	r3, [r7, #20]
        break;
 8005f58:	e2f9      	b.n	800654e <LL_RCC_GetUARTClockFreq+0x6be>
        if (LL_RCC_HSI_IsReady() == 1U)
 8005f5a:	f7fe ffc1 	bl	8004ee0 <LL_RCC_HSI_IsReady>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	2b01      	cmp	r3, #1
 8005f62:	f040 82f6 	bne.w	8006552 <LL_RCC_GetUARTClockFreq+0x6c2>
          uart_frequency = __LL_RCC_CALC_HSI_FREQ(LL_RCC_HSI_GetDivider());
 8005f66:	f7fe ffcd 	bl	8004f04 <LL_RCC_HSI_GetDivider>
 8005f6a:	4603      	mov	r3, r0
 8005f6c:	08db      	lsrs	r3, r3, #3
 8005f6e:	4a83      	ldr	r2, [pc, #524]	@ (800617c <LL_RCC_GetUARTClockFreq+0x2ec>)
 8005f70:	fa42 f303 	asr.w	r3, r2, r3
 8005f74:	617b      	str	r3, [r7, #20]
        break;
 8005f76:	e2ec      	b.n	8006552 <LL_RCC_GetUARTClockFreq+0x6c2>
        if (LL_RCC_CSI_IsReady() == 1U)
 8005f78:	f7fe ffd2 	bl	8004f20 <LL_RCC_CSI_IsReady>
 8005f7c:	4603      	mov	r3, r0
 8005f7e:	2b01      	cmp	r3, #1
 8005f80:	f040 82e9 	bne.w	8006556 <LL_RCC_GetUARTClockFreq+0x6c6>
          uart_frequency = CSI_VALUE;
 8005f84:	4b7e      	ldr	r3, [pc, #504]	@ (8006180 <LL_RCC_GetUARTClockFreq+0x2f0>)
 8005f86:	617b      	str	r3, [r7, #20]
        break;
 8005f88:	e2e5      	b.n	8006556 <LL_RCC_GetUARTClockFreq+0x6c6>
        if (LL_RCC_LSE_IsReady() == 1U)
 8005f8a:	f7fe ffdd 	bl	8004f48 <LL_RCC_LSE_IsReady>
 8005f8e:	4603      	mov	r3, r0
 8005f90:	2b01      	cmp	r3, #1
 8005f92:	f040 82e2 	bne.w	800655a <LL_RCC_GetUARTClockFreq+0x6ca>
          uart_frequency = LSE_VALUE;
 8005f96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f9a:	617b      	str	r3, [r7, #20]
        break;
 8005f9c:	e2dd      	b.n	800655a <LL_RCC_GetUARTClockFreq+0x6ca>
    }
  }
  else if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	4a78      	ldr	r2, [pc, #480]	@ (8006184 <LL_RCC_GetUARTClockFreq+0x2f4>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d17c      	bne.n	80060a0 <LL_RCC_GetUARTClockFreq+0x210>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	f7ff f85a 	bl	8005060 <LL_RCC_GetUARTClockSource>
 8005fac:	4603      	mov	r3, r0
 8005fae:	4a76      	ldr	r2, [pc, #472]	@ (8006188 <LL_RCC_GetUARTClockFreq+0x2f8>)
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	d06b      	beq.n	800608c <LL_RCC_GetUARTClockFreq+0x1fc>
 8005fb4:	4a74      	ldr	r2, [pc, #464]	@ (8006188 <LL_RCC_GetUARTClockFreq+0x2f8>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	f200 82d1 	bhi.w	800655e <LL_RCC_GetUARTClockFreq+0x6ce>
 8005fbc:	4a73      	ldr	r2, [pc, #460]	@ (800618c <LL_RCC_GetUARTClockFreq+0x2fc>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d05b      	beq.n	800607a <LL_RCC_GetUARTClockFreq+0x1ea>
 8005fc2:	4a72      	ldr	r2, [pc, #456]	@ (800618c <LL_RCC_GetUARTClockFreq+0x2fc>)
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	f200 82ca 	bhi.w	800655e <LL_RCC_GetUARTClockFreq+0x6ce>
 8005fca:	4a71      	ldr	r2, [pc, #452]	@ (8006190 <LL_RCC_GetUARTClockFreq+0x300>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d045      	beq.n	800605c <LL_RCC_GetUARTClockFreq+0x1cc>
 8005fd0:	4a6f      	ldr	r2, [pc, #444]	@ (8006190 <LL_RCC_GetUARTClockFreq+0x300>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	f200 82c3 	bhi.w	800655e <LL_RCC_GetUARTClockFreq+0x6ce>
 8005fd8:	4a6e      	ldr	r2, [pc, #440]	@ (8006194 <LL_RCC_GetUARTClockFreq+0x304>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d02a      	beq.n	8006034 <LL_RCC_GetUARTClockFreq+0x1a4>
 8005fde:	4a6d      	ldr	r2, [pc, #436]	@ (8006194 <LL_RCC_GetUARTClockFreq+0x304>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	f200 82bc 	bhi.w	800655e <LL_RCC_GetUARTClockFreq+0x6ce>
 8005fe6:	4a67      	ldr	r2, [pc, #412]	@ (8006184 <LL_RCC_GetUARTClockFreq+0x2f4>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d003      	beq.n	8005ff4 <LL_RCC_GetUARTClockFreq+0x164>
 8005fec:	4a6a      	ldr	r2, [pc, #424]	@ (8006198 <LL_RCC_GetUARTClockFreq+0x308>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d00c      	beq.n	800600c <LL_RCC_GetUARTClockFreq+0x17c>
        }
        break;

      default:
        /* unreachable code */
        break;
 8005ff2:	e2b4      	b.n	800655e <LL_RCC_GetUARTClockFreq+0x6ce>
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8005ff4:	f000 fb84 	bl	8006700 <RCC_GetSystemClockFreq>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	f000 fbe6 	bl	80067cc <RCC_GetHCLKClockFreq>
 8006000:	4603      	mov	r3, r0
 8006002:	4618      	mov	r0, r3
 8006004:	f000 fbf6 	bl	80067f4 <RCC_GetPCLK1ClockFreq>
 8006008:	6178      	str	r0, [r7, #20]
        break;
 800600a:	e2e3      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        if (LL_RCC_PLL2_IsReady() != 0U)
 800600c:	f7ff f880 	bl	8005110 <LL_RCC_PLL2_IsReady>
 8006010:	4603      	mov	r3, r0
 8006012:	2b00      	cmp	r3, #0
 8006014:	f000 82a5 	beq.w	8006562 <LL_RCC_GetUARTClockFreq+0x6d2>
          if (LL_RCC_PLL2Q_IsEnabled() != 0U)
 8006018:	f7ff f8fc 	bl	8005214 <LL_RCC_PLL2Q_IsEnabled>
 800601c:	4603      	mov	r3, r0
 800601e:	2b00      	cmp	r3, #0
 8006020:	f000 829f 	beq.w	8006562 <LL_RCC_GetUARTClockFreq+0x6d2>
            LL_RCC_GetPLL2ClockFreq(&PLL_Clocks);
 8006024:	f107 0308 	add.w	r3, r7, #8
 8006028:	4618      	mov	r0, r3
 800602a:	f7ff fa05 	bl	8005438 <LL_RCC_GetPLL2ClockFreq>
            uart_frequency = PLL_Clocks.PLL_Q_Frequency;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	617b      	str	r3, [r7, #20]
        break;
 8006032:	e296      	b.n	8006562 <LL_RCC_GetUARTClockFreq+0x6d2>
        if (LL_RCC_PLL3_IsReady() != 0U)
 8006034:	f7ff f936 	bl	80052a4 <LL_RCC_PLL3_IsReady>
 8006038:	4603      	mov	r3, r0
 800603a:	2b00      	cmp	r3, #0
 800603c:	f000 8293 	beq.w	8006566 <LL_RCC_GetUARTClockFreq+0x6d6>
          if (LL_RCC_PLL3Q_IsEnabled() != 0U)
 8006040:	f7ff f9b2 	bl	80053a8 <LL_RCC_PLL3Q_IsEnabled>
 8006044:	4603      	mov	r3, r0
 8006046:	2b00      	cmp	r3, #0
 8006048:	f000 828d 	beq.w	8006566 <LL_RCC_GetUARTClockFreq+0x6d6>
            LL_RCC_GetPLL3ClockFreq(&PLL_Clocks);
 800604c:	f107 0308 	add.w	r3, r7, #8
 8006050:	4618      	mov	r0, r3
 8006052:	f7ff fa91 	bl	8005578 <LL_RCC_GetPLL3ClockFreq>
            uart_frequency = PLL_Clocks.PLL_Q_Frequency;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	617b      	str	r3, [r7, #20]
        break;
 800605a:	e284      	b.n	8006566 <LL_RCC_GetUARTClockFreq+0x6d6>
        if (LL_RCC_HSI_IsReady() == 1U)
 800605c:	f7fe ff40 	bl	8004ee0 <LL_RCC_HSI_IsReady>
 8006060:	4603      	mov	r3, r0
 8006062:	2b01      	cmp	r3, #1
 8006064:	f040 8281 	bne.w	800656a <LL_RCC_GetUARTClockFreq+0x6da>
          uart_frequency = __LL_RCC_CALC_HSI_FREQ(LL_RCC_HSI_GetDivider());
 8006068:	f7fe ff4c 	bl	8004f04 <LL_RCC_HSI_GetDivider>
 800606c:	4603      	mov	r3, r0
 800606e:	08db      	lsrs	r3, r3, #3
 8006070:	4a42      	ldr	r2, [pc, #264]	@ (800617c <LL_RCC_GetUARTClockFreq+0x2ec>)
 8006072:	fa42 f303 	asr.w	r3, r2, r3
 8006076:	617b      	str	r3, [r7, #20]
        break;
 8006078:	e277      	b.n	800656a <LL_RCC_GetUARTClockFreq+0x6da>
        if (LL_RCC_CSI_IsReady() == 1U)
 800607a:	f7fe ff51 	bl	8004f20 <LL_RCC_CSI_IsReady>
 800607e:	4603      	mov	r3, r0
 8006080:	2b01      	cmp	r3, #1
 8006082:	f040 8274 	bne.w	800656e <LL_RCC_GetUARTClockFreq+0x6de>
          uart_frequency = CSI_VALUE;
 8006086:	4b3e      	ldr	r3, [pc, #248]	@ (8006180 <LL_RCC_GetUARTClockFreq+0x2f0>)
 8006088:	617b      	str	r3, [r7, #20]
        break;
 800608a:	e270      	b.n	800656e <LL_RCC_GetUARTClockFreq+0x6de>
        if (LL_RCC_LSE_IsReady() == 1U)
 800608c:	f7fe ff5c 	bl	8004f48 <LL_RCC_LSE_IsReady>
 8006090:	4603      	mov	r3, r0
 8006092:	2b01      	cmp	r3, #1
 8006094:	f040 826d 	bne.w	8006572 <LL_RCC_GetUARTClockFreq+0x6e2>
          uart_frequency = LSE_VALUE;
 8006098:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800609c:	617b      	str	r3, [r7, #20]
        break;
 800609e:	e268      	b.n	8006572 <LL_RCC_GetUARTClockFreq+0x6e2>
    }
  }
#if defined(UART7)
  else if (UARTxSource == LL_RCC_UART7_CLKSOURCE)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	4a3e      	ldr	r2, [pc, #248]	@ (800619c <LL_RCC_GetUARTClockFreq+0x30c>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	f040 80a7 	bne.w	80061f8 <LL_RCC_GetUARTClockFreq+0x368>
  {
    /* UART7CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 80060aa:	6878      	ldr	r0, [r7, #4]
 80060ac:	f7fe ffd8 	bl	8005060 <LL_RCC_GetUARTClockSource>
 80060b0:	4603      	mov	r3, r0
 80060b2:	4a3b      	ldr	r2, [pc, #236]	@ (80061a0 <LL_RCC_GetUARTClockFreq+0x310>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	f000 8095 	beq.w	80061e4 <LL_RCC_GetUARTClockFreq+0x354>
 80060ba:	4a39      	ldr	r2, [pc, #228]	@ (80061a0 <LL_RCC_GetUARTClockFreq+0x310>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	f200 825a 	bhi.w	8006576 <LL_RCC_GetUARTClockFreq+0x6e6>
 80060c2:	4a38      	ldr	r2, [pc, #224]	@ (80061a4 <LL_RCC_GetUARTClockFreq+0x314>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	f000 8084 	beq.w	80061d2 <LL_RCC_GetUARTClockFreq+0x342>
 80060ca:	4a36      	ldr	r2, [pc, #216]	@ (80061a4 <LL_RCC_GetUARTClockFreq+0x314>)
 80060cc:	4293      	cmp	r3, r2
 80060ce:	f200 8252 	bhi.w	8006576 <LL_RCC_GetUARTClockFreq+0x6e6>
 80060d2:	4a35      	ldr	r2, [pc, #212]	@ (80061a8 <LL_RCC_GetUARTClockFreq+0x318>)
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d06d      	beq.n	80061b4 <LL_RCC_GetUARTClockFreq+0x324>
 80060d8:	4a33      	ldr	r2, [pc, #204]	@ (80061a8 <LL_RCC_GetUARTClockFreq+0x318>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	f200 824b 	bhi.w	8006576 <LL_RCC_GetUARTClockFreq+0x6e6>
 80060e0:	4a32      	ldr	r2, [pc, #200]	@ (80061ac <LL_RCC_GetUARTClockFreq+0x31c>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d02a      	beq.n	800613c <LL_RCC_GetUARTClockFreq+0x2ac>
 80060e6:	4a31      	ldr	r2, [pc, #196]	@ (80061ac <LL_RCC_GetUARTClockFreq+0x31c>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	f200 8244 	bhi.w	8006576 <LL_RCC_GetUARTClockFreq+0x6e6>
 80060ee:	4a2b      	ldr	r2, [pc, #172]	@ (800619c <LL_RCC_GetUARTClockFreq+0x30c>)
 80060f0:	4293      	cmp	r3, r2
 80060f2:	d003      	beq.n	80060fc <LL_RCC_GetUARTClockFreq+0x26c>
 80060f4:	4a2e      	ldr	r2, [pc, #184]	@ (80061b0 <LL_RCC_GetUARTClockFreq+0x320>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d00c      	beq.n	8006114 <LL_RCC_GetUARTClockFreq+0x284>
        }
        break;

      default:
        /* unreachable code */
        break;
 80060fa:	e23c      	b.n	8006576 <LL_RCC_GetUARTClockFreq+0x6e6>
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80060fc:	f000 fb00 	bl	8006700 <RCC_GetSystemClockFreq>
 8006100:	4603      	mov	r3, r0
 8006102:	4618      	mov	r0, r3
 8006104:	f000 fb62 	bl	80067cc <RCC_GetHCLKClockFreq>
 8006108:	4603      	mov	r3, r0
 800610a:	4618      	mov	r0, r3
 800610c:	f000 fb72 	bl	80067f4 <RCC_GetPCLK1ClockFreq>
 8006110:	6178      	str	r0, [r7, #20]
        break;
 8006112:	e25f      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        if (LL_RCC_PLL2_IsReady() != 0U)
 8006114:	f7fe fffc 	bl	8005110 <LL_RCC_PLL2_IsReady>
 8006118:	4603      	mov	r3, r0
 800611a:	2b00      	cmp	r3, #0
 800611c:	f000 822d 	beq.w	800657a <LL_RCC_GetUARTClockFreq+0x6ea>
          if (LL_RCC_PLL2Q_IsEnabled() != 0U)
 8006120:	f7ff f878 	bl	8005214 <LL_RCC_PLL2Q_IsEnabled>
 8006124:	4603      	mov	r3, r0
 8006126:	2b00      	cmp	r3, #0
 8006128:	f000 8227 	beq.w	800657a <LL_RCC_GetUARTClockFreq+0x6ea>
            LL_RCC_GetPLL2ClockFreq(&PLL_Clocks);
 800612c:	f107 0308 	add.w	r3, r7, #8
 8006130:	4618      	mov	r0, r3
 8006132:	f7ff f981 	bl	8005438 <LL_RCC_GetPLL2ClockFreq>
            uart_frequency = PLL_Clocks.PLL_Q_Frequency;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	617b      	str	r3, [r7, #20]
        break;
 800613a:	e21e      	b.n	800657a <LL_RCC_GetUARTClockFreq+0x6ea>
        if (LL_RCC_PLL3_IsReady() != 0U)
 800613c:	f7ff f8b2 	bl	80052a4 <LL_RCC_PLL3_IsReady>
 8006140:	4603      	mov	r3, r0
 8006142:	2b00      	cmp	r3, #0
 8006144:	f000 821b 	beq.w	800657e <LL_RCC_GetUARTClockFreq+0x6ee>
          if (LL_RCC_PLL3Q_IsEnabled() != 0U)
 8006148:	f7ff f92e 	bl	80053a8 <LL_RCC_PLL3Q_IsEnabled>
 800614c:	4603      	mov	r3, r0
 800614e:	2b00      	cmp	r3, #0
 8006150:	f000 8215 	beq.w	800657e <LL_RCC_GetUARTClockFreq+0x6ee>
            LL_RCC_GetPLL3ClockFreq(&PLL_Clocks);
 8006154:	f107 0308 	add.w	r3, r7, #8
 8006158:	4618      	mov	r0, r3
 800615a:	f7ff fa0d 	bl	8005578 <LL_RCC_GetPLL3ClockFreq>
            uart_frequency = PLL_Clocks.PLL_Q_Frequency;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	617b      	str	r3, [r7, #20]
        break;
 8006162:	e20c      	b.n	800657e <LL_RCC_GetUARTClockFreq+0x6ee>
 8006164:	07000900 	.word	0x07000900
 8006168:	07050900 	.word	0x07050900
 800616c:	07040900 	.word	0x07040900
 8006170:	07030900 	.word	0x07030900
 8006174:	07020900 	.word	0x07020900
 8006178:	07010900 	.word	0x07010900
 800617c:	03d09000 	.word	0x03d09000
 8006180:	003d0900 	.word	0x003d0900
 8006184:	07000c00 	.word	0x07000c00
 8006188:	07050c00 	.word	0x07050c00
 800618c:	07040c00 	.word	0x07040c00
 8006190:	07030c00 	.word	0x07030c00
 8006194:	07020c00 	.word	0x07020c00
 8006198:	07010c00 	.word	0x07010c00
 800619c:	07001200 	.word	0x07001200
 80061a0:	07051200 	.word	0x07051200
 80061a4:	07041200 	.word	0x07041200
 80061a8:	07031200 	.word	0x07031200
 80061ac:	07021200 	.word	0x07021200
 80061b0:	07011200 	.word	0x07011200
        if (LL_RCC_HSI_IsReady() == 1U)
 80061b4:	f7fe fe94 	bl	8004ee0 <LL_RCC_HSI_IsReady>
 80061b8:	4603      	mov	r3, r0
 80061ba:	2b01      	cmp	r3, #1
 80061bc:	f040 81e1 	bne.w	8006582 <LL_RCC_GetUARTClockFreq+0x6f2>
          uart_frequency = __LL_RCC_CALC_HSI_FREQ(LL_RCC_HSI_GetDivider());
 80061c0:	f7fe fea0 	bl	8004f04 <LL_RCC_HSI_GetDivider>
 80061c4:	4603      	mov	r3, r0
 80061c6:	08db      	lsrs	r3, r3, #3
 80061c8:	4aa9      	ldr	r2, [pc, #676]	@ (8006470 <LL_RCC_GetUARTClockFreq+0x5e0>)
 80061ca:	fa42 f303 	asr.w	r3, r2, r3
 80061ce:	617b      	str	r3, [r7, #20]
        break;
 80061d0:	e1d7      	b.n	8006582 <LL_RCC_GetUARTClockFreq+0x6f2>
        if (LL_RCC_CSI_IsReady() == 1U)
 80061d2:	f7fe fea5 	bl	8004f20 <LL_RCC_CSI_IsReady>
 80061d6:	4603      	mov	r3, r0
 80061d8:	2b01      	cmp	r3, #1
 80061da:	f040 81d4 	bne.w	8006586 <LL_RCC_GetUARTClockFreq+0x6f6>
          uart_frequency = CSI_VALUE;
 80061de:	4ba5      	ldr	r3, [pc, #660]	@ (8006474 <LL_RCC_GetUARTClockFreq+0x5e4>)
 80061e0:	617b      	str	r3, [r7, #20]
        break;
 80061e2:	e1d0      	b.n	8006586 <LL_RCC_GetUARTClockFreq+0x6f6>
        if (LL_RCC_LSE_IsReady() == 1U)
 80061e4:	f7fe feb0 	bl	8004f48 <LL_RCC_LSE_IsReady>
 80061e8:	4603      	mov	r3, r0
 80061ea:	2b01      	cmp	r3, #1
 80061ec:	f040 81cd 	bne.w	800658a <LL_RCC_GetUARTClockFreq+0x6fa>
          uart_frequency = LSE_VALUE;
 80061f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80061f4:	617b      	str	r3, [r7, #20]
        break;
 80061f6:	e1c8      	b.n	800658a <LL_RCC_GetUARTClockFreq+0x6fa>
    }
  }
#endif /* UART7 */
#if defined(UART8)
  else if (UARTxSource == LL_RCC_UART8_CLKSOURCE)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	4a9f      	ldr	r2, [pc, #636]	@ (8006478 <LL_RCC_GetUARTClockFreq+0x5e8>)
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d17c      	bne.n	80062fa <LL_RCC_GetUARTClockFreq+0x46a>
  {
    /* UART8CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8006200:	6878      	ldr	r0, [r7, #4]
 8006202:	f7fe ff2d 	bl	8005060 <LL_RCC_GetUARTClockSource>
 8006206:	4603      	mov	r3, r0
 8006208:	4a9c      	ldr	r2, [pc, #624]	@ (800647c <LL_RCC_GetUARTClockFreq+0x5ec>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d06b      	beq.n	80062e6 <LL_RCC_GetUARTClockFreq+0x456>
 800620e:	4a9b      	ldr	r2, [pc, #620]	@ (800647c <LL_RCC_GetUARTClockFreq+0x5ec>)
 8006210:	4293      	cmp	r3, r2
 8006212:	f200 81bc 	bhi.w	800658e <LL_RCC_GetUARTClockFreq+0x6fe>
 8006216:	4a9a      	ldr	r2, [pc, #616]	@ (8006480 <LL_RCC_GetUARTClockFreq+0x5f0>)
 8006218:	4293      	cmp	r3, r2
 800621a:	d05b      	beq.n	80062d4 <LL_RCC_GetUARTClockFreq+0x444>
 800621c:	4a98      	ldr	r2, [pc, #608]	@ (8006480 <LL_RCC_GetUARTClockFreq+0x5f0>)
 800621e:	4293      	cmp	r3, r2
 8006220:	f200 81b5 	bhi.w	800658e <LL_RCC_GetUARTClockFreq+0x6fe>
 8006224:	4a97      	ldr	r2, [pc, #604]	@ (8006484 <LL_RCC_GetUARTClockFreq+0x5f4>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d045      	beq.n	80062b6 <LL_RCC_GetUARTClockFreq+0x426>
 800622a:	4a96      	ldr	r2, [pc, #600]	@ (8006484 <LL_RCC_GetUARTClockFreq+0x5f4>)
 800622c:	4293      	cmp	r3, r2
 800622e:	f200 81ae 	bhi.w	800658e <LL_RCC_GetUARTClockFreq+0x6fe>
 8006232:	4a95      	ldr	r2, [pc, #596]	@ (8006488 <LL_RCC_GetUARTClockFreq+0x5f8>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d02a      	beq.n	800628e <LL_RCC_GetUARTClockFreq+0x3fe>
 8006238:	4a93      	ldr	r2, [pc, #588]	@ (8006488 <LL_RCC_GetUARTClockFreq+0x5f8>)
 800623a:	4293      	cmp	r3, r2
 800623c:	f200 81a7 	bhi.w	800658e <LL_RCC_GetUARTClockFreq+0x6fe>
 8006240:	4a8d      	ldr	r2, [pc, #564]	@ (8006478 <LL_RCC_GetUARTClockFreq+0x5e8>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d003      	beq.n	800624e <LL_RCC_GetUARTClockFreq+0x3be>
 8006246:	4a91      	ldr	r2, [pc, #580]	@ (800648c <LL_RCC_GetUARTClockFreq+0x5fc>)
 8006248:	4293      	cmp	r3, r2
 800624a:	d00c      	beq.n	8006266 <LL_RCC_GetUARTClockFreq+0x3d6>
        }
        break;

      default:
        /* unreachable code */
        break;
 800624c:	e19f      	b.n	800658e <LL_RCC_GetUARTClockFreq+0x6fe>
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800624e:	f000 fa57 	bl	8006700 <RCC_GetSystemClockFreq>
 8006252:	4603      	mov	r3, r0
 8006254:	4618      	mov	r0, r3
 8006256:	f000 fab9 	bl	80067cc <RCC_GetHCLKClockFreq>
 800625a:	4603      	mov	r3, r0
 800625c:	4618      	mov	r0, r3
 800625e:	f000 fac9 	bl	80067f4 <RCC_GetPCLK1ClockFreq>
 8006262:	6178      	str	r0, [r7, #20]
        break;
 8006264:	e1b6      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        if (LL_RCC_PLL2_IsReady() != 0U)
 8006266:	f7fe ff53 	bl	8005110 <LL_RCC_PLL2_IsReady>
 800626a:	4603      	mov	r3, r0
 800626c:	2b00      	cmp	r3, #0
 800626e:	f000 8190 	beq.w	8006592 <LL_RCC_GetUARTClockFreq+0x702>
          if (LL_RCC_PLL2Q_IsEnabled() != 0U)
 8006272:	f7fe ffcf 	bl	8005214 <LL_RCC_PLL2Q_IsEnabled>
 8006276:	4603      	mov	r3, r0
 8006278:	2b00      	cmp	r3, #0
 800627a:	f000 818a 	beq.w	8006592 <LL_RCC_GetUARTClockFreq+0x702>
            LL_RCC_GetPLL2ClockFreq(&PLL_Clocks);
 800627e:	f107 0308 	add.w	r3, r7, #8
 8006282:	4618      	mov	r0, r3
 8006284:	f7ff f8d8 	bl	8005438 <LL_RCC_GetPLL2ClockFreq>
            uart_frequency = PLL_Clocks.PLL_Q_Frequency;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	617b      	str	r3, [r7, #20]
        break;
 800628c:	e181      	b.n	8006592 <LL_RCC_GetUARTClockFreq+0x702>
        if (LL_RCC_PLL3_IsReady() != 0U)
 800628e:	f7ff f809 	bl	80052a4 <LL_RCC_PLL3_IsReady>
 8006292:	4603      	mov	r3, r0
 8006294:	2b00      	cmp	r3, #0
 8006296:	f000 817e 	beq.w	8006596 <LL_RCC_GetUARTClockFreq+0x706>
          if (LL_RCC_PLL3Q_IsEnabled() != 0U)
 800629a:	f7ff f885 	bl	80053a8 <LL_RCC_PLL3Q_IsEnabled>
 800629e:	4603      	mov	r3, r0
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	f000 8178 	beq.w	8006596 <LL_RCC_GetUARTClockFreq+0x706>
            LL_RCC_GetPLL3ClockFreq(&PLL_Clocks);
 80062a6:	f107 0308 	add.w	r3, r7, #8
 80062aa:	4618      	mov	r0, r3
 80062ac:	f7ff f964 	bl	8005578 <LL_RCC_GetPLL3ClockFreq>
            uart_frequency = PLL_Clocks.PLL_Q_Frequency;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	617b      	str	r3, [r7, #20]
        break;
 80062b4:	e16f      	b.n	8006596 <LL_RCC_GetUARTClockFreq+0x706>
        if (LL_RCC_HSI_IsReady() == 1U)
 80062b6:	f7fe fe13 	bl	8004ee0 <LL_RCC_HSI_IsReady>
 80062ba:	4603      	mov	r3, r0
 80062bc:	2b01      	cmp	r3, #1
 80062be:	f040 816c 	bne.w	800659a <LL_RCC_GetUARTClockFreq+0x70a>
          uart_frequency = __LL_RCC_CALC_HSI_FREQ(LL_RCC_HSI_GetDivider());
 80062c2:	f7fe fe1f 	bl	8004f04 <LL_RCC_HSI_GetDivider>
 80062c6:	4603      	mov	r3, r0
 80062c8:	08db      	lsrs	r3, r3, #3
 80062ca:	4a69      	ldr	r2, [pc, #420]	@ (8006470 <LL_RCC_GetUARTClockFreq+0x5e0>)
 80062cc:	fa42 f303 	asr.w	r3, r2, r3
 80062d0:	617b      	str	r3, [r7, #20]
        break;
 80062d2:	e162      	b.n	800659a <LL_RCC_GetUARTClockFreq+0x70a>
        if (LL_RCC_CSI_IsReady() == 1U)
 80062d4:	f7fe fe24 	bl	8004f20 <LL_RCC_CSI_IsReady>
 80062d8:	4603      	mov	r3, r0
 80062da:	2b01      	cmp	r3, #1
 80062dc:	f040 815f 	bne.w	800659e <LL_RCC_GetUARTClockFreq+0x70e>
          uart_frequency = CSI_VALUE;
 80062e0:	4b64      	ldr	r3, [pc, #400]	@ (8006474 <LL_RCC_GetUARTClockFreq+0x5e4>)
 80062e2:	617b      	str	r3, [r7, #20]
        break;
 80062e4:	e15b      	b.n	800659e <LL_RCC_GetUARTClockFreq+0x70e>
        if (LL_RCC_LSE_IsReady() == 1U)
 80062e6:	f7fe fe2f 	bl	8004f48 <LL_RCC_LSE_IsReady>
 80062ea:	4603      	mov	r3, r0
 80062ec:	2b01      	cmp	r3, #1
 80062ee:	f040 8158 	bne.w	80065a2 <LL_RCC_GetUARTClockFreq+0x712>
          uart_frequency = LSE_VALUE;
 80062f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80062f6:	617b      	str	r3, [r7, #20]
        break;
 80062f8:	e153      	b.n	80065a2 <LL_RCC_GetUARTClockFreq+0x712>
    }
  }
#endif /* UART8 */
#if defined(UART9)
  else if (UARTxSource == LL_RCC_UART9_CLKSOURCE)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	4a64      	ldr	r2, [pc, #400]	@ (8006490 <LL_RCC_GetUARTClockFreq+0x600>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d17c      	bne.n	80063fc <LL_RCC_GetUARTClockFreq+0x56c>
  {
    /* UART9CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	f7fe feac 	bl	8005060 <LL_RCC_GetUARTClockSource>
 8006308:	4603      	mov	r3, r0
 800630a:	4a62      	ldr	r2, [pc, #392]	@ (8006494 <LL_RCC_GetUARTClockFreq+0x604>)
 800630c:	4293      	cmp	r3, r2
 800630e:	d06b      	beq.n	80063e8 <LL_RCC_GetUARTClockFreq+0x558>
 8006310:	4a60      	ldr	r2, [pc, #384]	@ (8006494 <LL_RCC_GetUARTClockFreq+0x604>)
 8006312:	4293      	cmp	r3, r2
 8006314:	f200 8147 	bhi.w	80065a6 <LL_RCC_GetUARTClockFreq+0x716>
 8006318:	4a5f      	ldr	r2, [pc, #380]	@ (8006498 <LL_RCC_GetUARTClockFreq+0x608>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d05b      	beq.n	80063d6 <LL_RCC_GetUARTClockFreq+0x546>
 800631e:	4a5e      	ldr	r2, [pc, #376]	@ (8006498 <LL_RCC_GetUARTClockFreq+0x608>)
 8006320:	4293      	cmp	r3, r2
 8006322:	f200 8140 	bhi.w	80065a6 <LL_RCC_GetUARTClockFreq+0x716>
 8006326:	4a5d      	ldr	r2, [pc, #372]	@ (800649c <LL_RCC_GetUARTClockFreq+0x60c>)
 8006328:	4293      	cmp	r3, r2
 800632a:	d045      	beq.n	80063b8 <LL_RCC_GetUARTClockFreq+0x528>
 800632c:	4a5b      	ldr	r2, [pc, #364]	@ (800649c <LL_RCC_GetUARTClockFreq+0x60c>)
 800632e:	4293      	cmp	r3, r2
 8006330:	f200 8139 	bhi.w	80065a6 <LL_RCC_GetUARTClockFreq+0x716>
 8006334:	4a5a      	ldr	r2, [pc, #360]	@ (80064a0 <LL_RCC_GetUARTClockFreq+0x610>)
 8006336:	4293      	cmp	r3, r2
 8006338:	d02a      	beq.n	8006390 <LL_RCC_GetUARTClockFreq+0x500>
 800633a:	4a59      	ldr	r2, [pc, #356]	@ (80064a0 <LL_RCC_GetUARTClockFreq+0x610>)
 800633c:	4293      	cmp	r3, r2
 800633e:	f200 8132 	bhi.w	80065a6 <LL_RCC_GetUARTClockFreq+0x716>
 8006342:	4a53      	ldr	r2, [pc, #332]	@ (8006490 <LL_RCC_GetUARTClockFreq+0x600>)
 8006344:	4293      	cmp	r3, r2
 8006346:	d003      	beq.n	8006350 <LL_RCC_GetUARTClockFreq+0x4c0>
 8006348:	4a56      	ldr	r2, [pc, #344]	@ (80064a4 <LL_RCC_GetUARTClockFreq+0x614>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d00c      	beq.n	8006368 <LL_RCC_GetUARTClockFreq+0x4d8>
        }
        break;

      default:
        /* unreachable code */
        break;
 800634e:	e12a      	b.n	80065a6 <LL_RCC_GetUARTClockFreq+0x716>
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8006350:	f000 f9d6 	bl	8006700 <RCC_GetSystemClockFreq>
 8006354:	4603      	mov	r3, r0
 8006356:	4618      	mov	r0, r3
 8006358:	f000 fa38 	bl	80067cc <RCC_GetHCLKClockFreq>
 800635c:	4603      	mov	r3, r0
 800635e:	4618      	mov	r0, r3
 8006360:	f000 fa48 	bl	80067f4 <RCC_GetPCLK1ClockFreq>
 8006364:	6178      	str	r0, [r7, #20]
        break;
 8006366:	e135      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        if (LL_RCC_PLL2_IsReady() != 0U)
 8006368:	f7fe fed2 	bl	8005110 <LL_RCC_PLL2_IsReady>
 800636c:	4603      	mov	r3, r0
 800636e:	2b00      	cmp	r3, #0
 8006370:	f000 811b 	beq.w	80065aa <LL_RCC_GetUARTClockFreq+0x71a>
          if (LL_RCC_PLL2Q_IsEnabled() != 0U)
 8006374:	f7fe ff4e 	bl	8005214 <LL_RCC_PLL2Q_IsEnabled>
 8006378:	4603      	mov	r3, r0
 800637a:	2b00      	cmp	r3, #0
 800637c:	f000 8115 	beq.w	80065aa <LL_RCC_GetUARTClockFreq+0x71a>
            LL_RCC_GetPLL2ClockFreq(&PLL_Clocks);
 8006380:	f107 0308 	add.w	r3, r7, #8
 8006384:	4618      	mov	r0, r3
 8006386:	f7ff f857 	bl	8005438 <LL_RCC_GetPLL2ClockFreq>
            uart_frequency = PLL_Clocks.PLL_Q_Frequency;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	617b      	str	r3, [r7, #20]
        break;
 800638e:	e10c      	b.n	80065aa <LL_RCC_GetUARTClockFreq+0x71a>
        if (LL_RCC_PLL3_IsReady() != 0U)
 8006390:	f7fe ff88 	bl	80052a4 <LL_RCC_PLL3_IsReady>
 8006394:	4603      	mov	r3, r0
 8006396:	2b00      	cmp	r3, #0
 8006398:	f000 8109 	beq.w	80065ae <LL_RCC_GetUARTClockFreq+0x71e>
          if (LL_RCC_PLL3Q_IsEnabled() != 0U)
 800639c:	f7ff f804 	bl	80053a8 <LL_RCC_PLL3Q_IsEnabled>
 80063a0:	4603      	mov	r3, r0
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	f000 8103 	beq.w	80065ae <LL_RCC_GetUARTClockFreq+0x71e>
            LL_RCC_GetPLL3ClockFreq(&PLL_Clocks);
 80063a8:	f107 0308 	add.w	r3, r7, #8
 80063ac:	4618      	mov	r0, r3
 80063ae:	f7ff f8e3 	bl	8005578 <LL_RCC_GetPLL3ClockFreq>
            uart_frequency = PLL_Clocks.PLL_Q_Frequency;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	617b      	str	r3, [r7, #20]
        break;
 80063b6:	e0fa      	b.n	80065ae <LL_RCC_GetUARTClockFreq+0x71e>
        if (LL_RCC_HSI_IsReady() == 1U)
 80063b8:	f7fe fd92 	bl	8004ee0 <LL_RCC_HSI_IsReady>
 80063bc:	4603      	mov	r3, r0
 80063be:	2b01      	cmp	r3, #1
 80063c0:	f040 80f7 	bne.w	80065b2 <LL_RCC_GetUARTClockFreq+0x722>
          uart_frequency = __LL_RCC_CALC_HSI_FREQ(LL_RCC_HSI_GetDivider());
 80063c4:	f7fe fd9e 	bl	8004f04 <LL_RCC_HSI_GetDivider>
 80063c8:	4603      	mov	r3, r0
 80063ca:	08db      	lsrs	r3, r3, #3
 80063cc:	4a28      	ldr	r2, [pc, #160]	@ (8006470 <LL_RCC_GetUARTClockFreq+0x5e0>)
 80063ce:	fa42 f303 	asr.w	r3, r2, r3
 80063d2:	617b      	str	r3, [r7, #20]
        break;
 80063d4:	e0ed      	b.n	80065b2 <LL_RCC_GetUARTClockFreq+0x722>
        if (LL_RCC_CSI_IsReady() == 1U)
 80063d6:	f7fe fda3 	bl	8004f20 <LL_RCC_CSI_IsReady>
 80063da:	4603      	mov	r3, r0
 80063dc:	2b01      	cmp	r3, #1
 80063de:	f040 80ea 	bne.w	80065b6 <LL_RCC_GetUARTClockFreq+0x726>
          uart_frequency = CSI_VALUE;
 80063e2:	4b24      	ldr	r3, [pc, #144]	@ (8006474 <LL_RCC_GetUARTClockFreq+0x5e4>)
 80063e4:	617b      	str	r3, [r7, #20]
        break;
 80063e6:	e0e6      	b.n	80065b6 <LL_RCC_GetUARTClockFreq+0x726>
        if (LL_RCC_LSE_IsReady() == 1U)
 80063e8:	f7fe fdae 	bl	8004f48 <LL_RCC_LSE_IsReady>
 80063ec:	4603      	mov	r3, r0
 80063ee:	2b01      	cmp	r3, #1
 80063f0:	f040 80e3 	bne.w	80065ba <LL_RCC_GetUARTClockFreq+0x72a>
          uart_frequency = LSE_VALUE;
 80063f4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80063f8:	617b      	str	r3, [r7, #20]
        break;
 80063fa:	e0de      	b.n	80065ba <LL_RCC_GetUARTClockFreq+0x72a>
    }
  }
#endif /* UART9 */
#if defined(UART12)
  else if (UARTxSource == LL_RCC_UART12_CLKSOURCE)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	4a2a      	ldr	r2, [pc, #168]	@ (80064a8 <LL_RCC_GetUARTClockFreq+0x618>)
 8006400:	4293      	cmp	r3, r2
 8006402:	f040 80e7 	bne.w	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
  {
    /* UART12CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8006406:	6878      	ldr	r0, [r7, #4]
 8006408:	f7fe fe2a 	bl	8005060 <LL_RCC_GetUARTClockSource>
 800640c:	4603      	mov	r3, r0
 800640e:	4a27      	ldr	r2, [pc, #156]	@ (80064ac <LL_RCC_GetUARTClockFreq+0x61c>)
 8006410:	4293      	cmp	r3, r2
 8006412:	f000 808f 	beq.w	8006534 <LL_RCC_GetUARTClockFreq+0x6a4>
 8006416:	4a25      	ldr	r2, [pc, #148]	@ (80064ac <LL_RCC_GetUARTClockFreq+0x61c>)
 8006418:	4293      	cmp	r3, r2
 800641a:	f200 80d0 	bhi.w	80065be <LL_RCC_GetUARTClockFreq+0x72e>
 800641e:	4a24      	ldr	r2, [pc, #144]	@ (80064b0 <LL_RCC_GetUARTClockFreq+0x620>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d07f      	beq.n	8006524 <LL_RCC_GetUARTClockFreq+0x694>
 8006424:	4a22      	ldr	r2, [pc, #136]	@ (80064b0 <LL_RCC_GetUARTClockFreq+0x620>)
 8006426:	4293      	cmp	r3, r2
 8006428:	f200 80c9 	bhi.w	80065be <LL_RCC_GetUARTClockFreq+0x72e>
 800642c:	4a21      	ldr	r2, [pc, #132]	@ (80064b4 <LL_RCC_GetUARTClockFreq+0x624>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d06a      	beq.n	8006508 <LL_RCC_GetUARTClockFreq+0x678>
 8006432:	4a20      	ldr	r2, [pc, #128]	@ (80064b4 <LL_RCC_GetUARTClockFreq+0x624>)
 8006434:	4293      	cmp	r3, r2
 8006436:	f200 80c2 	bhi.w	80065be <LL_RCC_GetUARTClockFreq+0x72e>
 800643a:	4a1f      	ldr	r2, [pc, #124]	@ (80064b8 <LL_RCC_GetUARTClockFreq+0x628>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d051      	beq.n	80064e4 <LL_RCC_GetUARTClockFreq+0x654>
 8006440:	4a1d      	ldr	r2, [pc, #116]	@ (80064b8 <LL_RCC_GetUARTClockFreq+0x628>)
 8006442:	4293      	cmp	r3, r2
 8006444:	f200 80bb 	bhi.w	80065be <LL_RCC_GetUARTClockFreq+0x72e>
 8006448:	4a17      	ldr	r2, [pc, #92]	@ (80064a8 <LL_RCC_GetUARTClockFreq+0x618>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d003      	beq.n	8006456 <LL_RCC_GetUARTClockFreq+0x5c6>
 800644e:	4a1b      	ldr	r2, [pc, #108]	@ (80064bc <LL_RCC_GetUARTClockFreq+0x62c>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d035      	beq.n	80064c0 <LL_RCC_GetUARTClockFreq+0x630>
        }
        break;

      default:
        /* unreachable code */
        break;
 8006454:	e0b3      	b.n	80065be <LL_RCC_GetUARTClockFreq+0x72e>
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8006456:	f000 f953 	bl	8006700 <RCC_GetSystemClockFreq>
 800645a:	4603      	mov	r3, r0
 800645c:	4618      	mov	r0, r3
 800645e:	f000 f9b5 	bl	80067cc <RCC_GetHCLKClockFreq>
 8006462:	4603      	mov	r3, r0
 8006464:	4618      	mov	r0, r3
 8006466:	f000 f9c5 	bl	80067f4 <RCC_GetPCLK1ClockFreq>
 800646a:	6178      	str	r0, [r7, #20]
        break;
 800646c:	e0b2      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
 800646e:	bf00      	nop
 8006470:	03d09000 	.word	0x03d09000
 8006474:	003d0900 	.word	0x003d0900
 8006478:	07001500 	.word	0x07001500
 800647c:	07051500 	.word	0x07051500
 8006480:	07041500 	.word	0x07041500
 8006484:	07031500 	.word	0x07031500
 8006488:	07021500 	.word	0x07021500
 800648c:	07011500 	.word	0x07011500
 8006490:	07001800 	.word	0x07001800
 8006494:	07051800 	.word	0x07051800
 8006498:	07041800 	.word	0x07041800
 800649c:	07031800 	.word	0x07031800
 80064a0:	07021800 	.word	0x07021800
 80064a4:	07011800 	.word	0x07011800
 80064a8:	07000404 	.word	0x07000404
 80064ac:	07050404 	.word	0x07050404
 80064b0:	07040404 	.word	0x07040404
 80064b4:	07030404 	.word	0x07030404
 80064b8:	07020404 	.word	0x07020404
 80064bc:	07010404 	.word	0x07010404
        if (LL_RCC_PLL2_IsReady() != 0U)
 80064c0:	f7fe fe26 	bl	8005110 <LL_RCC_PLL2_IsReady>
 80064c4:	4603      	mov	r3, r0
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d07b      	beq.n	80065c2 <LL_RCC_GetUARTClockFreq+0x732>
          if (LL_RCC_PLL2Q_IsEnabled() != 0U)
 80064ca:	f7fe fea3 	bl	8005214 <LL_RCC_PLL2Q_IsEnabled>
 80064ce:	4603      	mov	r3, r0
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d076      	beq.n	80065c2 <LL_RCC_GetUARTClockFreq+0x732>
            LL_RCC_GetPLL2ClockFreq(&PLL_Clocks);
 80064d4:	f107 0308 	add.w	r3, r7, #8
 80064d8:	4618      	mov	r0, r3
 80064da:	f7fe ffad 	bl	8005438 <LL_RCC_GetPLL2ClockFreq>
            uart_frequency = PLL_Clocks.PLL_Q_Frequency;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	617b      	str	r3, [r7, #20]
        break;
 80064e2:	e06e      	b.n	80065c2 <LL_RCC_GetUARTClockFreq+0x732>
        if (LL_RCC_PLL3_IsReady() != 0U)
 80064e4:	f7fe fede 	bl	80052a4 <LL_RCC_PLL3_IsReady>
 80064e8:	4603      	mov	r3, r0
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d06b      	beq.n	80065c6 <LL_RCC_GetUARTClockFreq+0x736>
          if (LL_RCC_PLL3Q_IsEnabled() != 0U)
 80064ee:	f7fe ff5b 	bl	80053a8 <LL_RCC_PLL3Q_IsEnabled>
 80064f2:	4603      	mov	r3, r0
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d066      	beq.n	80065c6 <LL_RCC_GetUARTClockFreq+0x736>
            LL_RCC_GetPLL3ClockFreq(&PLL_Clocks);
 80064f8:	f107 0308 	add.w	r3, r7, #8
 80064fc:	4618      	mov	r0, r3
 80064fe:	f7ff f83b 	bl	8005578 <LL_RCC_GetPLL3ClockFreq>
            uart_frequency = PLL_Clocks.PLL_Q_Frequency;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	617b      	str	r3, [r7, #20]
        break;
 8006506:	e05e      	b.n	80065c6 <LL_RCC_GetUARTClockFreq+0x736>
        if (LL_RCC_HSI_IsReady() == 1U)
 8006508:	f7fe fcea 	bl	8004ee0 <LL_RCC_HSI_IsReady>
 800650c:	4603      	mov	r3, r0
 800650e:	2b01      	cmp	r3, #1
 8006510:	d15b      	bne.n	80065ca <LL_RCC_GetUARTClockFreq+0x73a>
          uart_frequency = __LL_RCC_CALC_HSI_FREQ(LL_RCC_HSI_GetDivider());
 8006512:	f7fe fcf7 	bl	8004f04 <LL_RCC_HSI_GetDivider>
 8006516:	4603      	mov	r3, r0
 8006518:	08db      	lsrs	r3, r3, #3
 800651a:	4a31      	ldr	r2, [pc, #196]	@ (80065e0 <LL_RCC_GetUARTClockFreq+0x750>)
 800651c:	fa42 f303 	asr.w	r3, r2, r3
 8006520:	617b      	str	r3, [r7, #20]
        break;
 8006522:	e052      	b.n	80065ca <LL_RCC_GetUARTClockFreq+0x73a>
        if (LL_RCC_CSI_IsReady() == 1U)
 8006524:	f7fe fcfc 	bl	8004f20 <LL_RCC_CSI_IsReady>
 8006528:	4603      	mov	r3, r0
 800652a:	2b01      	cmp	r3, #1
 800652c:	d14f      	bne.n	80065ce <LL_RCC_GetUARTClockFreq+0x73e>
          uart_frequency = CSI_VALUE;
 800652e:	4b2d      	ldr	r3, [pc, #180]	@ (80065e4 <LL_RCC_GetUARTClockFreq+0x754>)
 8006530:	617b      	str	r3, [r7, #20]
        break;
 8006532:	e04c      	b.n	80065ce <LL_RCC_GetUARTClockFreq+0x73e>
        if (LL_RCC_LSE_IsReady() == 1U)
 8006534:	f7fe fd08 	bl	8004f48 <LL_RCC_LSE_IsReady>
 8006538:	4603      	mov	r3, r0
 800653a:	2b01      	cmp	r3, #1
 800653c:	d149      	bne.n	80065d2 <LL_RCC_GetUARTClockFreq+0x742>
          uart_frequency = LSE_VALUE;
 800653e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006542:	617b      	str	r3, [r7, #20]
        break;
 8006544:	e045      	b.n	80065d2 <LL_RCC_GetUARTClockFreq+0x742>
        break;
 8006546:	bf00      	nop
 8006548:	e044      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 800654a:	bf00      	nop
 800654c:	e042      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 800654e:	bf00      	nop
 8006550:	e040      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 8006552:	bf00      	nop
 8006554:	e03e      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 8006556:	bf00      	nop
 8006558:	e03c      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 800655a:	bf00      	nop
 800655c:	e03a      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 800655e:	bf00      	nop
 8006560:	e038      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 8006562:	bf00      	nop
 8006564:	e036      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 8006566:	bf00      	nop
 8006568:	e034      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 800656a:	bf00      	nop
 800656c:	e032      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 800656e:	bf00      	nop
 8006570:	e030      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 8006572:	bf00      	nop
 8006574:	e02e      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 8006576:	bf00      	nop
 8006578:	e02c      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 800657a:	bf00      	nop
 800657c:	e02a      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 800657e:	bf00      	nop
 8006580:	e028      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 8006582:	bf00      	nop
 8006584:	e026      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 8006586:	bf00      	nop
 8006588:	e024      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 800658a:	bf00      	nop
 800658c:	e022      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 800658e:	bf00      	nop
 8006590:	e020      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 8006592:	bf00      	nop
 8006594:	e01e      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 8006596:	bf00      	nop
 8006598:	e01c      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 800659a:	bf00      	nop
 800659c:	e01a      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 800659e:	bf00      	nop
 80065a0:	e018      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 80065a2:	bf00      	nop
 80065a4:	e016      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 80065a6:	bf00      	nop
 80065a8:	e014      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 80065aa:	bf00      	nop
 80065ac:	e012      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 80065ae:	bf00      	nop
 80065b0:	e010      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 80065b2:	bf00      	nop
 80065b4:	e00e      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 80065b6:	bf00      	nop
 80065b8:	e00c      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 80065ba:	bf00      	nop
 80065bc:	e00a      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 80065be:	bf00      	nop
 80065c0:	e008      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 80065c2:	bf00      	nop
 80065c4:	e006      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 80065c6:	bf00      	nop
 80065c8:	e004      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 80065ca:	bf00      	nop
 80065cc:	e002      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 80065ce:	bf00      	nop
 80065d0:	e000      	b.n	80065d4 <LL_RCC_GetUARTClockFreq+0x744>
        break;
 80065d2:	bf00      	nop
  else
  {
    /* nothing to do */
  }

  return uart_frequency;
 80065d4:	697b      	ldr	r3, [r7, #20]
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	3718      	adds	r7, #24
 80065da:	46bd      	mov	sp, r7
 80065dc:	bd80      	pop	{r7, pc}
 80065de:	bf00      	nop
 80065e0:	03d09000 	.word	0x03d09000
 80065e4:	003d0900 	.word	0x003d0900

080065e8 <LL_RCC_GetLPUARTClockFreq>:
  *         @arg @ref LL_RCC_LPUART1_CLKSOURCE
  * @retval LPUART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator or PLL is not ready
  */
uint32_t LL_RCC_GetLPUARTClockFreq(uint32_t LPUARTxSource)
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b086      	sub	sp, #24
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
  uint32_t lpuart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80065f0:	2300      	movs	r3, #0
 80065f2:	617b      	str	r3, [r7, #20]

  /* Check parameter */
  assert_param(IS_LL_RCC_LPUART_CLKSOURCE(LPUARTxSource));

  /* LPUART1CLK clock frequency */
  switch (LL_RCC_GetLPUARTClockSource(LPUARTxSource))
 80065f4:	6878      	ldr	r0, [r7, #4]
 80065f6:	f7fe fd3f 	bl	8005078 <LL_RCC_GetLPUARTClockSource>
 80065fa:	4603      	mov	r3, r0
 80065fc:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006600:	d060      	beq.n	80066c4 <LL_RCC_GetLPUARTClockFreq+0xdc>
 8006602:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006606:	d866      	bhi.n	80066d6 <LL_RCC_GetLPUARTClockFreq+0xee>
 8006608:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800660c:	d052      	beq.n	80066b4 <LL_RCC_GetLPUARTClockFreq+0xcc>
 800660e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006612:	d860      	bhi.n	80066d6 <LL_RCC_GetLPUARTClockFreq+0xee>
 8006614:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006618:	d03e      	beq.n	8006698 <LL_RCC_GetLPUARTClockFreq+0xb0>
 800661a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800661e:	d85a      	bhi.n	80066d6 <LL_RCC_GetLPUARTClockFreq+0xee>
 8006620:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006624:	d026      	beq.n	8006674 <LL_RCC_GetLPUARTClockFreq+0x8c>
 8006626:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800662a:	d854      	bhi.n	80066d6 <LL_RCC_GetLPUARTClockFreq+0xee>
 800662c:	2b00      	cmp	r3, #0
 800662e:	d003      	beq.n	8006638 <LL_RCC_GetLPUARTClockFreq+0x50>
 8006630:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006634:	d00c      	beq.n	8006650 <LL_RCC_GetLPUARTClockFreq+0x68>
      }
      break;

    default:
      /* unreachable code */
      break;
 8006636:	e04e      	b.n	80066d6 <LL_RCC_GetLPUARTClockFreq+0xee>
      lpuart_frequency = RCC_GetPCLK3ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8006638:	f000 f862 	bl	8006700 <RCC_GetSystemClockFreq>
 800663c:	4603      	mov	r3, r0
 800663e:	4618      	mov	r0, r3
 8006640:	f000 f8c4 	bl	80067cc <RCC_GetHCLKClockFreq>
 8006644:	4603      	mov	r3, r0
 8006646:	4618      	mov	r0, r3
 8006648:	f000 f8fe 	bl	8006848 <RCC_GetPCLK3ClockFreq>
 800664c:	6178      	str	r0, [r7, #20]
      break;
 800664e:	e04d      	b.n	80066ec <LL_RCC_GetLPUARTClockFreq+0x104>
      if (LL_RCC_PLL2_IsReady() != 0U)
 8006650:	f7fe fd5e 	bl	8005110 <LL_RCC_PLL2_IsReady>
 8006654:	4603      	mov	r3, r0
 8006656:	2b00      	cmp	r3, #0
 8006658:	d03f      	beq.n	80066da <LL_RCC_GetLPUARTClockFreq+0xf2>
        if (LL_RCC_PLL2Q_IsEnabled() != 0U)
 800665a:	f7fe fddb 	bl	8005214 <LL_RCC_PLL2Q_IsEnabled>
 800665e:	4603      	mov	r3, r0
 8006660:	2b00      	cmp	r3, #0
 8006662:	d03a      	beq.n	80066da <LL_RCC_GetLPUARTClockFreq+0xf2>
          LL_RCC_GetPLL2ClockFreq(&PLL_Clocks);
 8006664:	f107 0308 	add.w	r3, r7, #8
 8006668:	4618      	mov	r0, r3
 800666a:	f7fe fee5 	bl	8005438 <LL_RCC_GetPLL2ClockFreq>
          lpuart_frequency = PLL_Clocks.PLL_Q_Frequency;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	617b      	str	r3, [r7, #20]
      break;
 8006672:	e032      	b.n	80066da <LL_RCC_GetLPUARTClockFreq+0xf2>
      if (LL_RCC_PLL3_IsReady() != 0U)
 8006674:	f7fe fe16 	bl	80052a4 <LL_RCC_PLL3_IsReady>
 8006678:	4603      	mov	r3, r0
 800667a:	2b00      	cmp	r3, #0
 800667c:	d02f      	beq.n	80066de <LL_RCC_GetLPUARTClockFreq+0xf6>
        if (LL_RCC_PLL3Q_IsEnabled() != 0U)
 800667e:	f7fe fe93 	bl	80053a8 <LL_RCC_PLL3Q_IsEnabled>
 8006682:	4603      	mov	r3, r0
 8006684:	2b00      	cmp	r3, #0
 8006686:	d02a      	beq.n	80066de <LL_RCC_GetLPUARTClockFreq+0xf6>
          LL_RCC_GetPLL3ClockFreq(&PLL_Clocks);
 8006688:	f107 0308 	add.w	r3, r7, #8
 800668c:	4618      	mov	r0, r3
 800668e:	f7fe ff73 	bl	8005578 <LL_RCC_GetPLL3ClockFreq>
          lpuart_frequency = PLL_Clocks.PLL_Q_Frequency;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	617b      	str	r3, [r7, #20]
      break;
 8006696:	e022      	b.n	80066de <LL_RCC_GetLPUARTClockFreq+0xf6>
      if (LL_RCC_HSI_IsReady() == 1U)
 8006698:	f7fe fc22 	bl	8004ee0 <LL_RCC_HSI_IsReady>
 800669c:	4603      	mov	r3, r0
 800669e:	2b01      	cmp	r3, #1
 80066a0:	d11f      	bne.n	80066e2 <LL_RCC_GetLPUARTClockFreq+0xfa>
        lpuart_frequency = __LL_RCC_CALC_HSI_FREQ(LL_RCC_HSI_GetDivider());
 80066a2:	f7fe fc2f 	bl	8004f04 <LL_RCC_HSI_GetDivider>
 80066a6:	4603      	mov	r3, r0
 80066a8:	08db      	lsrs	r3, r3, #3
 80066aa:	4a13      	ldr	r2, [pc, #76]	@ (80066f8 <LL_RCC_GetLPUARTClockFreq+0x110>)
 80066ac:	fa42 f303 	asr.w	r3, r2, r3
 80066b0:	617b      	str	r3, [r7, #20]
      break;
 80066b2:	e016      	b.n	80066e2 <LL_RCC_GetLPUARTClockFreq+0xfa>
      if (LL_RCC_CSI_IsReady() == 1U)
 80066b4:	f7fe fc34 	bl	8004f20 <LL_RCC_CSI_IsReady>
 80066b8:	4603      	mov	r3, r0
 80066ba:	2b01      	cmp	r3, #1
 80066bc:	d113      	bne.n	80066e6 <LL_RCC_GetLPUARTClockFreq+0xfe>
        lpuart_frequency = CSI_VALUE;
 80066be:	4b0f      	ldr	r3, [pc, #60]	@ (80066fc <LL_RCC_GetLPUARTClockFreq+0x114>)
 80066c0:	617b      	str	r3, [r7, #20]
      break;
 80066c2:	e010      	b.n	80066e6 <LL_RCC_GetLPUARTClockFreq+0xfe>
      if (LL_RCC_LSE_IsReady() == 1U)
 80066c4:	f7fe fc40 	bl	8004f48 <LL_RCC_LSE_IsReady>
 80066c8:	4603      	mov	r3, r0
 80066ca:	2b01      	cmp	r3, #1
 80066cc:	d10d      	bne.n	80066ea <LL_RCC_GetLPUARTClockFreq+0x102>
        lpuart_frequency = LSE_VALUE;
 80066ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80066d2:	617b      	str	r3, [r7, #20]
      break;
 80066d4:	e009      	b.n	80066ea <LL_RCC_GetLPUARTClockFreq+0x102>
      break;
 80066d6:	bf00      	nop
 80066d8:	e008      	b.n	80066ec <LL_RCC_GetLPUARTClockFreq+0x104>
      break;
 80066da:	bf00      	nop
 80066dc:	e006      	b.n	80066ec <LL_RCC_GetLPUARTClockFreq+0x104>
      break;
 80066de:	bf00      	nop
 80066e0:	e004      	b.n	80066ec <LL_RCC_GetLPUARTClockFreq+0x104>
      break;
 80066e2:	bf00      	nop
 80066e4:	e002      	b.n	80066ec <LL_RCC_GetLPUARTClockFreq+0x104>
      break;
 80066e6:	bf00      	nop
 80066e8:	e000      	b.n	80066ec <LL_RCC_GetLPUARTClockFreq+0x104>
      break;
 80066ea:	bf00      	nop
  }

  return lpuart_frequency;
 80066ec:	697b      	ldr	r3, [r7, #20]
}
 80066ee:	4618      	mov	r0, r3
 80066f0:	3718      	adds	r7, #24
 80066f2:	46bd      	mov	sp, r7
 80066f4:	bd80      	pop	{r7, pc}
 80066f6:	bf00      	nop
 80066f8:	03d09000 	.word	0x03d09000
 80066fc:	003d0900 	.word	0x003d0900

08006700 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8006700:	b580      	push	{r7, lr}
 8006702:	b082      	sub	sp, #8
 8006704:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8006706:	f7fe fc33 	bl	8004f70 <LL_RCC_GetSysClkSource>
 800670a:	4603      	mov	r3, r0
 800670c:	2b18      	cmp	r3, #24
 800670e:	d848      	bhi.n	80067a2 <RCC_GetSystemClockFreq+0xa2>
 8006710:	a201      	add	r2, pc, #4	@ (adr r2, 8006718 <RCC_GetSystemClockFreq+0x18>)
 8006712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006716:	bf00      	nop
 8006718:	0800677d 	.word	0x0800677d
 800671c:	080067a3 	.word	0x080067a3
 8006720:	080067a3 	.word	0x080067a3
 8006724:	080067a3 	.word	0x080067a3
 8006728:	080067a3 	.word	0x080067a3
 800672c:	080067a3 	.word	0x080067a3
 8006730:	080067a3 	.word	0x080067a3
 8006734:	080067a3 	.word	0x080067a3
 8006738:	0800678f 	.word	0x0800678f
 800673c:	080067a3 	.word	0x080067a3
 8006740:	080067a3 	.word	0x080067a3
 8006744:	080067a3 	.word	0x080067a3
 8006748:	080067a3 	.word	0x080067a3
 800674c:	080067a3 	.word	0x080067a3
 8006750:	080067a3 	.word	0x080067a3
 8006754:	080067a3 	.word	0x080067a3
 8006758:	08006795 	.word	0x08006795
 800675c:	080067a3 	.word	0x080067a3
 8006760:	080067a3 	.word	0x080067a3
 8006764:	080067a3 	.word	0x080067a3
 8006768:	080067a3 	.word	0x080067a3
 800676c:	080067a3 	.word	0x080067a3
 8006770:	080067a3 	.word	0x080067a3
 8006774:	080067a3 	.word	0x080067a3
 8006778:	0800679b 	.word	0x0800679b
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:   /* HSI used as system clock  source */
      frequency = __LL_RCC_CALC_HSI_FREQ(LL_RCC_HSI_GetDivider());
 800677c:	f7fe fbc2 	bl	8004f04 <LL_RCC_HSI_GetDivider>
 8006780:	4603      	mov	r3, r0
 8006782:	08db      	lsrs	r3, r3, #3
 8006784:	4a0e      	ldr	r2, [pc, #56]	@ (80067c0 <RCC_GetSystemClockFreq+0xc0>)
 8006786:	fa42 f303 	asr.w	r3, r2, r3
 800678a:	607b      	str	r3, [r7, #4]
      break;
 800678c:	e012      	b.n	80067b4 <RCC_GetSystemClockFreq+0xb4>

    case LL_RCC_SYS_CLKSOURCE_STATUS_CSI:   /* CSI used as system clock  source */
      frequency = CSI_VALUE;
 800678e:	4b0d      	ldr	r3, [pc, #52]	@ (80067c4 <RCC_GetSystemClockFreq+0xc4>)
 8006790:	607b      	str	r3, [r7, #4]
      break;
 8006792:	e00f      	b.n	80067b4 <RCC_GetSystemClockFreq+0xb4>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:   /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8006794:	4b0c      	ldr	r3, [pc, #48]	@ (80067c8 <RCC_GetSystemClockFreq+0xc8>)
 8006796:	607b      	str	r3, [r7, #4]
      break;
 8006798:	e00c      	b.n	80067b4 <RCC_GetSystemClockFreq+0xb4>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL1:  /* PLL1 used as system clock  source */
      frequency = RCC_PLL1_GetFreqSystem();
 800679a:	f000 f869 	bl	8006870 <RCC_PLL1_GetFreqSystem>
 800679e:	6078      	str	r0, [r7, #4]
      break;
 80067a0:	e008      	b.n	80067b4 <RCC_GetSystemClockFreq+0xb4>

    default:
      frequency = __LL_RCC_CALC_HSI_FREQ(LL_RCC_HSI_GetDivider());
 80067a2:	f7fe fbaf 	bl	8004f04 <LL_RCC_HSI_GetDivider>
 80067a6:	4603      	mov	r3, r0
 80067a8:	08db      	lsrs	r3, r3, #3
 80067aa:	4a05      	ldr	r2, [pc, #20]	@ (80067c0 <RCC_GetSystemClockFreq+0xc0>)
 80067ac:	fa42 f303 	asr.w	r3, r2, r3
 80067b0:	607b      	str	r3, [r7, #4]
      break;
 80067b2:	bf00      	nop
  }

  return frequency;
 80067b4:	687b      	ldr	r3, [r7, #4]
}
 80067b6:	4618      	mov	r0, r3
 80067b8:	3708      	adds	r7, #8
 80067ba:	46bd      	mov	sp, r7
 80067bc:	bd80      	pop	{r7, pc}
 80067be:	bf00      	nop
 80067c0:	03d09000 	.word	0x03d09000
 80067c4:	003d0900 	.word	0x003d0900
 80067c8:	01312d00 	.word	0x01312d00

080067cc <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b082      	sub	sp, #8
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80067d4:	f7fe fbda 	bl	8004f8c <LL_RCC_GetAHBPrescaler>
 80067d8:	4603      	mov	r3, r0
 80067da:	f003 030f 	and.w	r3, r3, #15
 80067de:	4a04      	ldr	r2, [pc, #16]	@ (80067f0 <RCC_GetHCLKClockFreq+0x24>)
 80067e0:	5cd3      	ldrb	r3, [r2, r3]
 80067e2:	461a      	mov	r2, r3
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	40d3      	lsrs	r3, r2
}
 80067e8:	4618      	mov	r0, r3
 80067ea:	3708      	adds	r7, #8
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}
 80067f0:	08009e78 	.word	0x08009e78

080067f4 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b082      	sub	sp, #8
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80067fc:	f7fe fbd4 	bl	8004fa8 <LL_RCC_GetAPB1Prescaler>
 8006800:	4603      	mov	r3, r0
 8006802:	091b      	lsrs	r3, r3, #4
 8006804:	f003 0307 	and.w	r3, r3, #7
 8006808:	4a04      	ldr	r2, [pc, #16]	@ (800681c <RCC_GetPCLK1ClockFreq+0x28>)
 800680a:	5cd3      	ldrb	r3, [r2, r3]
 800680c:	461a      	mov	r2, r3
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	40d3      	lsrs	r3, r2
}
 8006812:	4618      	mov	r0, r3
 8006814:	3708      	adds	r7, #8
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}
 800681a:	bf00      	nop
 800681c:	08009e88 	.word	0x08009e88

08006820 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8006820:	b580      	push	{r7, lr}
 8006822:	b082      	sub	sp, #8
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8006828:	f7fe fbcc 	bl	8004fc4 <LL_RCC_GetAPB2Prescaler>
 800682c:	4603      	mov	r3, r0
 800682e:	0a1b      	lsrs	r3, r3, #8
 8006830:	4a04      	ldr	r2, [pc, #16]	@ (8006844 <RCC_GetPCLK2ClockFreq+0x24>)
 8006832:	5cd3      	ldrb	r3, [r2, r3]
 8006834:	461a      	mov	r2, r3
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	40d3      	lsrs	r3, r2
}
 800683a:	4618      	mov	r0, r3
 800683c:	3708      	adds	r7, #8
 800683e:	46bd      	mov	sp, r7
 8006840:	bd80      	pop	{r7, pc}
 8006842:	bf00      	nop
 8006844:	08009e88 	.word	0x08009e88

08006848 <RCC_GetPCLK3ClockFreq>:
  * @brief  Return PCLK3 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK3 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK3ClockFreq(uint32_t HCLK_Frequency)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b082      	sub	sp, #8
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  /* PCLK3 clock frequency */
  return __LL_RCC_CALC_PCLK3_FREQ(HCLK_Frequency, LL_RCC_GetAPB3Prescaler());
 8006850:	f7fe fbc6 	bl	8004fe0 <LL_RCC_GetAPB3Prescaler>
 8006854:	4603      	mov	r3, r0
 8006856:	0b1b      	lsrs	r3, r3, #12
 8006858:	4a04      	ldr	r2, [pc, #16]	@ (800686c <RCC_GetPCLK3ClockFreq+0x24>)
 800685a:	5cd3      	ldrb	r3, [r2, r3]
 800685c:	461a      	mov	r2, r3
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	40d3      	lsrs	r3, r2
}
 8006862:	4618      	mov	r0, r3
 8006864:	3708      	adds	r7, #8
 8006866:	46bd      	mov	sp, r7
 8006868:	bd80      	pop	{r7, pc}
 800686a:	bf00      	nop
 800686c:	08009e88 	.word	0x08009e88

08006870 <RCC_PLL1_GetFreqSystem>:
/**
  * @brief  Return PLL1 clock frequency used for system clock
  * @retval PLL1 clock frequency (in Hz)
  */
uint32_t RCC_PLL1_GetFreqSystem(void)
{
 8006870:	b590      	push	{r4, r7, lr}
 8006872:	b083      	sub	sp, #12
 8006874:	af00      	add	r7, sp, #0
  uint32_t pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL1_GetSource();
 8006876:	f7fe fc11 	bl	800509c <LL_RCC_PLL1_GetSource>
 800687a:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	2b03      	cmp	r3, #3
 8006880:	d015      	beq.n	80068ae <RCC_PLL1_GetFreqSystem+0x3e>
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	2b03      	cmp	r3, #3
 8006886:	d815      	bhi.n	80068b4 <RCC_PLL1_GetFreqSystem+0x44>
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	2b01      	cmp	r3, #1
 800688c:	d003      	beq.n	8006896 <RCC_PLL1_GetFreqSystem+0x26>
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	2b02      	cmp	r3, #2
 8006892:	d009      	beq.n	80068a8 <RCC_PLL1_GetFreqSystem+0x38>
 8006894:	e00e      	b.n	80068b4 <RCC_PLL1_GetFreqSystem+0x44>
  {
    case LL_RCC_PLL1SOURCE_HSI:  /* HSI used as PLL1 clock source */
      pllinputfreq = __LL_RCC_CALC_HSI_FREQ(LL_RCC_HSI_GetDivider());
 8006896:	f7fe fb35 	bl	8004f04 <LL_RCC_HSI_GetDivider>
 800689a:	4603      	mov	r3, r0
 800689c:	08db      	lsrs	r3, r3, #3
 800689e:	4a11      	ldr	r2, [pc, #68]	@ (80068e4 <RCC_PLL1_GetFreqSystem+0x74>)
 80068a0:	fa42 f303 	asr.w	r3, r2, r3
 80068a4:	607b      	str	r3, [r7, #4]
      break;
 80068a6:	e008      	b.n	80068ba <RCC_PLL1_GetFreqSystem+0x4a>

    case LL_RCC_PLL1SOURCE_CSI:  /* CSI used as PLL1 clock source */
      pllinputfreq = CSI_VALUE;
 80068a8:	4b0f      	ldr	r3, [pc, #60]	@ (80068e8 <RCC_PLL1_GetFreqSystem+0x78>)
 80068aa:	607b      	str	r3, [r7, #4]
      break;
 80068ac:	e005      	b.n	80068ba <RCC_PLL1_GetFreqSystem+0x4a>

    case LL_RCC_PLL1SOURCE_HSE:  /* HSE used as PLL1 clock source */
      pllinputfreq = HSE_VALUE;
 80068ae:	4b0f      	ldr	r3, [pc, #60]	@ (80068ec <RCC_PLL1_GetFreqSystem+0x7c>)
 80068b0:	607b      	str	r3, [r7, #4]
      break;
 80068b2:	e002      	b.n	80068ba <RCC_PLL1_GetFreqSystem+0x4a>

    default:
      pllinputfreq = 0;
 80068b4:	2300      	movs	r3, #0
 80068b6:	607b      	str	r3, [r7, #4]
      break;
 80068b8:	bf00      	nop
  }
  return __LL_RCC_CALC_PLL1CLK_P_FREQ(pllinputfreq, LL_RCC_PLL1_GetM(),
 80068ba:	f7fe fc1b 	bl	80050f4 <LL_RCC_PLL1_GetM>
 80068be:	4602      	mov	r2, r0
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	fbb3 f4f2 	udiv	r4, r3, r2
 80068c6:	f7fe fbf7 	bl	80050b8 <LL_RCC_PLL1_GetN>
 80068ca:	4603      	mov	r3, r0
 80068cc:	fb03 f404 	mul.w	r4, r3, r4
 80068d0:	f7fe fc00 	bl	80050d4 <LL_RCC_PLL1_GetP>
 80068d4:	4603      	mov	r3, r0
 80068d6:	fbb4 f3f3 	udiv	r3, r4, r3
                                      LL_RCC_PLL1_GetN(), LL_RCC_PLL1_GetP());
}
 80068da:	4618      	mov	r0, r3
 80068dc:	370c      	adds	r7, #12
 80068de:	46bd      	mov	sp, r7
 80068e0:	bd90      	pop	{r4, r7, pc}
 80068e2:	bf00      	nop
 80068e4:	03d09000 	.word	0x03d09000
 80068e8:	003d0900 	.word	0x003d0900
 80068ec:	01312d00 	.word	0x01312d00

080068f0 <LL_SPI_IsEnabled>:
{
 80068f0:	b480      	push	{r7}
 80068f2:	b083      	sub	sp, #12
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f003 0301 	and.w	r3, r3, #1
 8006900:	2b01      	cmp	r3, #1
 8006902:	d101      	bne.n	8006908 <LL_SPI_IsEnabled+0x18>
 8006904:	2301      	movs	r3, #1
 8006906:	e000      	b.n	800690a <LL_SPI_IsEnabled+0x1a>
 8006908:	2300      	movs	r3, #0
}
 800690a:	4618      	mov	r0, r3
 800690c:	370c      	adds	r7, #12
 800690e:	46bd      	mov	sp, r7
 8006910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006914:	4770      	bx	lr

08006916 <LL_SPI_SetInternalSSLevel>:
{
 8006916:	b480      	push	{r7}
 8006918:	b083      	sub	sp, #12
 800691a:	af00      	add	r7, sp, #0
 800691c:	6078      	str	r0, [r7, #4]
 800691e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_SSI, SSLevel);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	431a      	orrs	r2, r3
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	601a      	str	r2, [r3, #0]
}
 8006930:	bf00      	nop
 8006932:	370c      	adds	r7, #12
 8006934:	46bd      	mov	sp, r7
 8006936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693a:	4770      	bx	lr

0800693c <LL_SPI_GetNSSPolarity>:
{
 800693c:	b480      	push	{r7}
 800693e:	b083      	sub	sp, #12
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(SPIx->CFG2, SPI_CFG2_SSIOP));
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	68db      	ldr	r3, [r3, #12]
 8006948:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
}
 800694c:	4618      	mov	r0, r3
 800694e:	370c      	adds	r7, #12
 8006950:	46bd      	mov	sp, r7
 8006952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006956:	4770      	bx	lr

08006958 <LL_SPI_SetCRCPolynomial>:
  * @param  SPIx SPI Instance
  * @param  CRCPoly 0..0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
{
 8006958:	b480      	push	{r7}
 800695a:	b083      	sub	sp, #12
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
 8006960:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPOLY, CRCPoly);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	683a      	ldr	r2, [r7, #0]
 8006966:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8006968:	bf00      	nop
 800696a:	370c      	adds	r7, #12
 800696c:	46bd      	mov	sp, r7
 800696e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006972:	4770      	bx	lr

08006974 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b086      	sub	sp, #24
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
 800697c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800697e:	2301      	movs	r3, #1
 8006980:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_LL_SPI_BAUDRATEPRESCALER(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  /* Check the SPI instance is not enabled */
  if (LL_SPI_IsEnabled(SPIx) == 0x00000000UL)
 8006982:	6878      	ldr	r0, [r7, #4]
 8006984:	f7ff ffb4 	bl	80068f0 <LL_SPI_IsEnabled>
 8006988:	4603      	mov	r3, r0
 800698a:	2b00      	cmp	r3, #0
 800698c:	d169      	bne.n	8006a62 <LL_SPI_Init+0xee>
       * Configure SPIx CFG1 with parameters:
       * - Master Baud Rate       : SPI_CFG1_MBR[2:0] bits & SPI_CFG1_BPASS bit
       * - CRC Computation Enable : SPI_CFG1_CRCEN bit
       * - Length of data frame   : SPI_CFG1_DSIZE[4:0] bits
       */
    MODIFY_REG(SPIx->CFG1, SPI_CFG1_BPASS | SPI_CFG1_MBR | SPI_CFG1_CRCEN | SPI_CFG1_DSIZE,
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	689a      	ldr	r2, [r3, #8]
 8006992:	4b36      	ldr	r3, [pc, #216]	@ (8006a6c <LL_SPI_Init+0xf8>)
 8006994:	4013      	ands	r3, r2
 8006996:	683a      	ldr	r2, [r7, #0]
 8006998:	6991      	ldr	r1, [r2, #24]
 800699a:	683a      	ldr	r2, [r7, #0]
 800699c:	6a12      	ldr	r2, [r2, #32]
 800699e:	4311      	orrs	r1, r2
 80069a0:	683a      	ldr	r2, [r7, #0]
 80069a2:	6892      	ldr	r2, [r2, #8]
 80069a4:	430a      	orrs	r2, r1
 80069a6:	431a      	orrs	r2, r3
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	609a      	str	r2, [r3, #8]
               SPI_InitStruct->BaudRate  | SPI_InitStruct->CRCCalculation | SPI_InitStruct->DataWidth);

    tmp_nss  = SPI_InitStruct->NSS;
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	695b      	ldr	r3, [r3, #20]
 80069b0:	613b      	str	r3, [r7, #16]
    tmp_mode = SPI_InitStruct->Mode;
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	685b      	ldr	r3, [r3, #4]
 80069b6:	60fb      	str	r3, [r7, #12]
    tmp_nss_polarity = LL_SPI_GetNSSPolarity(SPIx);
 80069b8:	6878      	ldr	r0, [r7, #4]
 80069ba:	f7ff ffbf 	bl	800693c <LL_SPI_GetNSSPolarity>
 80069be:	60b8      	str	r0, [r7, #8]

    /* Checks to setup Internal SS signal level and avoid a MODF Error */
    if ((tmp_nss == LL_SPI_NSS_SOFT) && (((tmp_nss_polarity == LL_SPI_NSS_POLARITY_LOW)  && \
 80069c0:	693b      	ldr	r3, [r7, #16]
 80069c2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80069c6:	d112      	bne.n	80069ee <LL_SPI_Init+0x7a>
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d103      	bne.n	80069d6 <LL_SPI_Init+0x62>
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80069d4:	d006      	beq.n	80069e4 <LL_SPI_Init+0x70>
                                          (tmp_mode == LL_SPI_MODE_MASTER))              || \
 80069d6:	68bb      	ldr	r3, [r7, #8]
 80069d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80069dc:	d107      	bne.n	80069ee <LL_SPI_Init+0x7a>
                                         ((tmp_nss_polarity == LL_SPI_NSS_POLARITY_HIGH) && \
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d104      	bne.n	80069ee <LL_SPI_Init+0x7a>
                                          (tmp_mode == LL_SPI_MODE_SLAVE))))
    {
      LL_SPI_SetInternalSSLevel(SPIx, LL_SPI_SS_LEVEL_HIGH);
 80069e4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80069e8:	6878      	ldr	r0, [r7, #4]
 80069ea:	f7ff ff94 	bl	8006916 <LL_SPI_SetInternalSSLevel>
       * - ClockPhase             : SPI_CFG2_CPHA bit
       * - BitOrder               : SPI_CFG2_LSBFRST bit
       * - Master/Slave Mode      : SPI_CFG2_MASTER bit
       * - SPI Mode               : SPI_CFG2_COMM[1:0] bits
       */
    MODIFY_REG(SPIx->CFG2, SPI_CFG2_SSM   | SPI_CFG2_SSOE    |
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	68db      	ldr	r3, [r3, #12]
 80069f2:	f023 531f 	bic.w	r3, r3, #666894336	@ 0x27c00000
 80069f6:	f423 23c0 	bic.w	r3, r3, #393216	@ 0x60000
 80069fa:	683a      	ldr	r2, [r7, #0]
 80069fc:	6951      	ldr	r1, [r2, #20]
 80069fe:	683a      	ldr	r2, [r7, #0]
 8006a00:	68d2      	ldr	r2, [r2, #12]
 8006a02:	4311      	orrs	r1, r2
 8006a04:	683a      	ldr	r2, [r7, #0]
 8006a06:	6912      	ldr	r2, [r2, #16]
 8006a08:	4311      	orrs	r1, r2
 8006a0a:	683a      	ldr	r2, [r7, #0]
 8006a0c:	69d2      	ldr	r2, [r2, #28]
 8006a0e:	4311      	orrs	r1, r2
 8006a10:	683a      	ldr	r2, [r7, #0]
 8006a12:	6852      	ldr	r2, [r2, #4]
 8006a14:	4311      	orrs	r1, r2
 8006a16:	683a      	ldr	r2, [r7, #0]
 8006a18:	6812      	ldr	r2, [r2, #0]
 8006a1a:	f402 22c0 	and.w	r2, r2, #393216	@ 0x60000
 8006a1e:	430a      	orrs	r2, r1
 8006a20:	431a      	orrs	r2, r3
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	60da      	str	r2, [r3, #12]

    /*---------------------------- SPIx CR1 Configuration ------------------------
       * Configure SPIx CR1 with parameter:
       * - Half Duplex Direction  : SPI_CR1_HDDIR bit
       */
    MODIFY_REG(SPIx->CR1, SPI_CR1_HDDIR, SPI_InitStruct->TransferDirection & SPI_CR1_HDDIR);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006a36:	431a      	orrs	r2, r3
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CRCPOLY Configuration ----------------------
       * Configure SPIx CRCPOLY with parameter:
       * - CRCPoly                : CRCPOLY[31:0] bits
       */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	6a1b      	ldr	r3, [r3, #32]
 8006a40:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006a44:	d105      	bne.n	8006a52 <LL_SPI_Init+0xde>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a4a:	4619      	mov	r1, r3
 8006a4c:	6878      	ldr	r0, [r7, #4]
 8006a4e:	f7ff ff83 	bl	8006958 <LL_SPI_SetCRCPolynomial>
    }

    /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
    CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a56:	f023 0201 	bic.w	r2, r3, #1
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	651a      	str	r2, [r3, #80]	@ 0x50

    status = SUCCESS;
 8006a5e:	2300      	movs	r3, #0
 8006a60:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006a62:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a64:	4618      	mov	r0, r3
 8006a66:	3718      	adds	r7, #24
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	bd80      	pop	{r7, pc}
 8006a6c:	0fbfffe0 	.word	0x0fbfffe0

08006a70 <LL_USART_IsEnabled>:
{
 8006a70:	b480      	push	{r7}
 8006a72:	b083      	sub	sp, #12
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f003 0301 	and.w	r3, r3, #1
 8006a80:	2b01      	cmp	r3, #1
 8006a82:	d101      	bne.n	8006a88 <LL_USART_IsEnabled+0x18>
 8006a84:	2301      	movs	r3, #1
 8006a86:	e000      	b.n	8006a8a <LL_USART_IsEnabled+0x1a>
 8006a88:	2300      	movs	r3, #0
}
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	370c      	adds	r7, #12
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a94:	4770      	bx	lr

08006a96 <LL_USART_SetPrescaler>:
{
 8006a96:	b480      	push	{r7}
 8006a98:	b083      	sub	sp, #12
 8006a9a:	af00      	add	r7, sp, #0
 8006a9c:	6078      	str	r0, [r7, #4]
 8006a9e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aa4:	f023 030f 	bic.w	r3, r3, #15
 8006aa8:	683a      	ldr	r2, [r7, #0]
 8006aaa:	b292      	uxth	r2, r2
 8006aac:	431a      	orrs	r2, r3
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8006ab2:	bf00      	nop
 8006ab4:	370c      	adds	r7, #12
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abc:	4770      	bx	lr

08006abe <LL_USART_SetStopBitsLength>:
{
 8006abe:	b480      	push	{r7}
 8006ac0:	b083      	sub	sp, #12
 8006ac2:	af00      	add	r7, sp, #0
 8006ac4:	6078      	str	r0, [r7, #4]
 8006ac6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	685b      	ldr	r3, [r3, #4]
 8006acc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	431a      	orrs	r2, r3
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	605a      	str	r2, [r3, #4]
}
 8006ad8:	bf00      	nop
 8006ada:	370c      	adds	r7, #12
 8006adc:	46bd      	mov	sp, r7
 8006ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae2:	4770      	bx	lr

08006ae4 <LL_USART_SetHWFlowCtrl>:
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	b083      	sub	sp, #12
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
 8006aec:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	689b      	ldr	r3, [r3, #8]
 8006af2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	431a      	orrs	r2, r3
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	609a      	str	r2, [r3, #8]
}
 8006afe:	bf00      	nop
 8006b00:	370c      	adds	r7, #12
 8006b02:	46bd      	mov	sp, r7
 8006b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b08:	4770      	bx	lr
	...

08006b0c <LL_USART_SetBaudRate>:
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b087      	sub	sp, #28
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	60f8      	str	r0, [r7, #12]
 8006b14:	60b9      	str	r1, [r7, #8]
 8006b16:	607a      	str	r2, [r7, #4]
 8006b18:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2b0b      	cmp	r3, #11
 8006b1e:	d83c      	bhi.n	8006b9a <LL_USART_SetBaudRate+0x8e>
  else if (BaudRate == 0U)
 8006b20:	6a3b      	ldr	r3, [r7, #32]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d039      	beq.n	8006b9a <LL_USART_SetBaudRate+0x8e>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b2c:	d122      	bne.n	8006b74 <LL_USART_SetBaudRate+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	b2db      	uxtb	r3, r3
 8006b32:	461a      	mov	r2, r3
 8006b34:	4b1c      	ldr	r3, [pc, #112]	@ (8006ba8 <LL_USART_SetBaudRate+0x9c>)
 8006b36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b3a:	68ba      	ldr	r2, [r7, #8]
 8006b3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b40:	005a      	lsls	r2, r3, #1
 8006b42:	6a3b      	ldr	r3, [r7, #32]
 8006b44:	085b      	lsrs	r3, r3, #1
 8006b46:	441a      	add	r2, r3
 8006b48:	6a3b      	ldr	r3, [r7, #32]
 8006b4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b4e:	b29b      	uxth	r3, r3
 8006b50:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8006b52:	697a      	ldr	r2, [r7, #20]
 8006b54:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 8006b58:	4013      	ands	r3, r2
 8006b5a:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006b5c:	697b      	ldr	r3, [r7, #20]
 8006b5e:	085b      	lsrs	r3, r3, #1
 8006b60:	b29b      	uxth	r3, r3
 8006b62:	f003 0307 	and.w	r3, r3, #7
 8006b66:	693a      	ldr	r2, [r7, #16]
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	693a      	ldr	r2, [r7, #16]
 8006b70:	60da      	str	r2, [r3, #12]
}
 8006b72:	e012      	b.n	8006b9a <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	b2db      	uxtb	r3, r3
 8006b78:	461a      	mov	r2, r3
 8006b7a:	4b0b      	ldr	r3, [pc, #44]	@ (8006ba8 <LL_USART_SetBaudRate+0x9c>)
 8006b7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b80:	68ba      	ldr	r2, [r7, #8]
 8006b82:	fbb2 f2f3 	udiv	r2, r2, r3
 8006b86:	6a3b      	ldr	r3, [r7, #32]
 8006b88:	085b      	lsrs	r3, r3, #1
 8006b8a:	441a      	add	r2, r3
 8006b8c:	6a3b      	ldr	r3, [r7, #32]
 8006b8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b92:	b29b      	uxth	r3, r3
 8006b94:	461a      	mov	r2, r3
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	60da      	str	r2, [r3, #12]
}
 8006b9a:	bf00      	nop
 8006b9c:	371c      	adds	r7, #28
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba4:	4770      	bx	lr
 8006ba6:	bf00      	nop
 8006ba8:	0800b578 	.word	0x0800b578

08006bac <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b086      	sub	sp, #24
 8006bb0:	af02      	add	r7, sp, #8
 8006bb2:	6078      	str	r0, [r7, #4]
 8006bb4:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8006bb6:	2301      	movs	r3, #1
 8006bb8:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8006bba:	2300      	movs	r3, #0
 8006bbc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	f7ff ff56 	bl	8006a70 <LL_USART_IsEnabled>
 8006bc4:	4603      	mov	r3, r0
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	f040 80a5 	bne.w	8006d16 <LL_USART_Init+0x16a>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681a      	ldr	r2, [r3, #0]
 8006bd0:	4b53      	ldr	r3, [pc, #332]	@ (8006d20 <LL_USART_Init+0x174>)
 8006bd2:	4013      	ands	r3, r2
 8006bd4:	683a      	ldr	r2, [r7, #0]
 8006bd6:	6891      	ldr	r1, [r2, #8]
 8006bd8:	683a      	ldr	r2, [r7, #0]
 8006bda:	6912      	ldr	r2, [r2, #16]
 8006bdc:	4311      	orrs	r1, r2
 8006bde:	683a      	ldr	r2, [r7, #0]
 8006be0:	6952      	ldr	r2, [r2, #20]
 8006be2:	4311      	orrs	r1, r2
 8006be4:	683a      	ldr	r2, [r7, #0]
 8006be6:	69d2      	ldr	r2, [r2, #28]
 8006be8:	430a      	orrs	r2, r1
 8006bea:	431a      	orrs	r2, r3
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	68db      	ldr	r3, [r3, #12]
 8006bf4:	4619      	mov	r1, r3
 8006bf6:	6878      	ldr	r0, [r7, #4]
 8006bf8:	f7ff ff61 	bl	8006abe <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	699b      	ldr	r3, [r3, #24]
 8006c00:	4619      	mov	r1, r3
 8006c02:	6878      	ldr	r0, [r7, #4]
 8006c04:	f7ff ff6e 	bl	8006ae4 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	4a46      	ldr	r2, [pc, #280]	@ (8006d24 <LL_USART_Init+0x178>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d105      	bne.n	8006c1c <LL_USART_Init+0x70>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8006c10:	f04f 60e0 	mov.w	r0, #117440512	@ 0x7000000
 8006c14:	f7fe fd90 	bl	8005738 <LL_RCC_GetUSARTClockFreq>
 8006c18:	60b8      	str	r0, [r7, #8]
 8006c1a:	e061      	b.n	8006ce0 <LL_USART_Init+0x134>
    }
    else if (USARTx == USART2)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	4a42      	ldr	r2, [pc, #264]	@ (8006d28 <LL_USART_Init+0x17c>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d104      	bne.n	8006c2e <LL_USART_Init+0x82>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8006c24:	4841      	ldr	r0, [pc, #260]	@ (8006d2c <LL_USART_Init+0x180>)
 8006c26:	f7fe fd87 	bl	8005738 <LL_RCC_GetUSARTClockFreq>
 8006c2a:	60b8      	str	r0, [r7, #8]
 8006c2c:	e058      	b.n	8006ce0 <LL_USART_Init+0x134>
    }
    else if (USARTx == USART3)
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	4a3f      	ldr	r2, [pc, #252]	@ (8006d30 <LL_USART_Init+0x184>)
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d104      	bne.n	8006c40 <LL_USART_Init+0x94>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8006c36:	483f      	ldr	r0, [pc, #252]	@ (8006d34 <LL_USART_Init+0x188>)
 8006c38:	f7fe fd7e 	bl	8005738 <LL_RCC_GetUSARTClockFreq>
 8006c3c:	60b8      	str	r0, [r7, #8]
 8006c3e:	e04f      	b.n	8006ce0 <LL_USART_Init+0x134>
    }
#if defined(UART4)
    else if (USARTx == UART4)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	4a3d      	ldr	r2, [pc, #244]	@ (8006d38 <LL_USART_Init+0x18c>)
 8006c44:	4293      	cmp	r3, r2
 8006c46:	d104      	bne.n	8006c52 <LL_USART_Init+0xa6>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 8006c48:	483c      	ldr	r0, [pc, #240]	@ (8006d3c <LL_USART_Init+0x190>)
 8006c4a:	f7ff f921 	bl	8005e90 <LL_RCC_GetUARTClockFreq>
 8006c4e:	60b8      	str	r0, [r7, #8]
 8006c50:	e046      	b.n	8006ce0 <LL_USART_Init+0x134>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	4a3a      	ldr	r2, [pc, #232]	@ (8006d40 <LL_USART_Init+0x194>)
 8006c56:	4293      	cmp	r3, r2
 8006c58:	d104      	bne.n	8006c64 <LL_USART_Init+0xb8>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 8006c5a:	483a      	ldr	r0, [pc, #232]	@ (8006d44 <LL_USART_Init+0x198>)
 8006c5c:	f7ff f918 	bl	8005e90 <LL_RCC_GetUARTClockFreq>
 8006c60:	60b8      	str	r0, [r7, #8]
 8006c62:	e03d      	b.n	8006ce0 <LL_USART_Init+0x134>
    }
#endif /* UART5 */
#if defined(USART6)
    else if (USARTx == USART6)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	4a38      	ldr	r2, [pc, #224]	@ (8006d48 <LL_USART_Init+0x19c>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d104      	bne.n	8006c76 <LL_USART_Init+0xca>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART6_CLKSOURCE);
 8006c6c:	4837      	ldr	r0, [pc, #220]	@ (8006d4c <LL_USART_Init+0x1a0>)
 8006c6e:	f7fe fd63 	bl	8005738 <LL_RCC_GetUSARTClockFreq>
 8006c72:	60b8      	str	r0, [r7, #8]
 8006c74:	e034      	b.n	8006ce0 <LL_USART_Init+0x134>
    }
#endif /* USART6 */
#if defined(UART7)
    else if (USARTx == UART7)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	4a35      	ldr	r2, [pc, #212]	@ (8006d50 <LL_USART_Init+0x1a4>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d104      	bne.n	8006c88 <LL_USART_Init+0xdc>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART7_CLKSOURCE);
 8006c7e:	4835      	ldr	r0, [pc, #212]	@ (8006d54 <LL_USART_Init+0x1a8>)
 8006c80:	f7ff f906 	bl	8005e90 <LL_RCC_GetUARTClockFreq>
 8006c84:	60b8      	str	r0, [r7, #8]
 8006c86:	e02b      	b.n	8006ce0 <LL_USART_Init+0x134>
    }
#endif /* UART7 */
#if defined(UART8)
    else if (USARTx == UART8)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	4a33      	ldr	r2, [pc, #204]	@ (8006d58 <LL_USART_Init+0x1ac>)
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d104      	bne.n	8006c9a <LL_USART_Init+0xee>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART8_CLKSOURCE);
 8006c90:	4832      	ldr	r0, [pc, #200]	@ (8006d5c <LL_USART_Init+0x1b0>)
 8006c92:	f7ff f8fd 	bl	8005e90 <LL_RCC_GetUARTClockFreq>
 8006c96:	60b8      	str	r0, [r7, #8]
 8006c98:	e022      	b.n	8006ce0 <LL_USART_Init+0x134>
    }
#endif /* UART8 */
#if defined(UART9)
    else if (USARTx == UART9)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	4a30      	ldr	r2, [pc, #192]	@ (8006d60 <LL_USART_Init+0x1b4>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d104      	bne.n	8006cac <LL_USART_Init+0x100>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART9_CLKSOURCE);
 8006ca2:	4830      	ldr	r0, [pc, #192]	@ (8006d64 <LL_USART_Init+0x1b8>)
 8006ca4:	f7ff f8f4 	bl	8005e90 <LL_RCC_GetUARTClockFreq>
 8006ca8:	60b8      	str	r0, [r7, #8]
 8006caa:	e019      	b.n	8006ce0 <LL_USART_Init+0x134>
    }
#endif /* UART9 */
#if defined(USART10)
    else if (USARTx == USART10)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	4a2e      	ldr	r2, [pc, #184]	@ (8006d68 <LL_USART_Init+0x1bc>)
 8006cb0:	4293      	cmp	r3, r2
 8006cb2:	d104      	bne.n	8006cbe <LL_USART_Init+0x112>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART10_CLKSOURCE);
 8006cb4:	482d      	ldr	r0, [pc, #180]	@ (8006d6c <LL_USART_Init+0x1c0>)
 8006cb6:	f7fe fd3f 	bl	8005738 <LL_RCC_GetUSARTClockFreq>
 8006cba:	60b8      	str	r0, [r7, #8]
 8006cbc:	e010      	b.n	8006ce0 <LL_USART_Init+0x134>
    }
#endif /* USART10 */
#if defined(USART11)
    else if (USARTx == USART11)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	4a2b      	ldr	r2, [pc, #172]	@ (8006d70 <LL_USART_Init+0x1c4>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d104      	bne.n	8006cd0 <LL_USART_Init+0x124>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART11_CLKSOURCE);
 8006cc6:	482b      	ldr	r0, [pc, #172]	@ (8006d74 <LL_USART_Init+0x1c8>)
 8006cc8:	f7fe fd36 	bl	8005738 <LL_RCC_GetUSARTClockFreq>
 8006ccc:	60b8      	str	r0, [r7, #8]
 8006cce:	e007      	b.n	8006ce0 <LL_USART_Init+0x134>
    }
#endif /* USART11 */
#if defined(UART12)
    else if (USARTx == UART12)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	4a29      	ldr	r2, [pc, #164]	@ (8006d78 <LL_USART_Init+0x1cc>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d103      	bne.n	8006ce0 <LL_USART_Init+0x134>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART12_CLKSOURCE);
 8006cd8:	4828      	ldr	r0, [pc, #160]	@ (8006d7c <LL_USART_Init+0x1d0>)
 8006cda:	f7ff f8d9 	bl	8005e90 <LL_RCC_GetUARTClockFreq>
 8006cde:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8006ce0:	68bb      	ldr	r3, [r7, #8]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d011      	beq.n	8006d0a <LL_USART_Init+0x15e>
        && (USART_InitStruct->BaudRate != 0U))
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d00d      	beq.n	8006d0a <LL_USART_Init+0x15e>
    {
      status = SUCCESS;
 8006cee:	2300      	movs	r3, #0
 8006cf0:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->PrescalerValue,
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	681a      	ldr	r2, [r3, #0]
                           USART_InitStruct->OverSampling,
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	69d9      	ldr	r1, [r3, #28]
                           USART_InitStruct->BaudRate);
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	685b      	ldr	r3, [r3, #4]
      LL_USART_SetBaudRate(USARTx,
 8006cfe:	9300      	str	r3, [sp, #0]
 8006d00:	460b      	mov	r3, r1
 8006d02:	68b9      	ldr	r1, [r7, #8]
 8006d04:	6878      	ldr	r0, [r7, #4]
 8006d06:	f7ff ff01 	bl	8006b0c <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	4619      	mov	r1, r3
 8006d10:	6878      	ldr	r0, [r7, #4]
 8006d12:	f7ff fec0 	bl	8006a96 <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8006d16:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d18:	4618      	mov	r0, r3
 8006d1a:	3710      	adds	r7, #16
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bd80      	pop	{r7, pc}
 8006d20:	efff69f3 	.word	0xefff69f3
 8006d24:	40013800 	.word	0x40013800
 8006d28:	40004400 	.word	0x40004400
 8006d2c:	07000300 	.word	0x07000300
 8006d30:	40004800 	.word	0x40004800
 8006d34:	07000600 	.word	0x07000600
 8006d38:	40004c00 	.word	0x40004c00
 8006d3c:	07000900 	.word	0x07000900
 8006d40:	40005000 	.word	0x40005000
 8006d44:	07000c00 	.word	0x07000c00
 8006d48:	40006400 	.word	0x40006400
 8006d4c:	07000f00 	.word	0x07000f00
 8006d50:	40007800 	.word	0x40007800
 8006d54:	07001200 	.word	0x07001200
 8006d58:	40007c00 	.word	0x40007c00
 8006d5c:	07001500 	.word	0x07001500
 8006d60:	40008000 	.word	0x40008000
 8006d64:	07001800 	.word	0x07001800
 8006d68:	40006800 	.word	0x40006800
 8006d6c:	07001b00 	.word	0x07001b00
 8006d70:	40006c00 	.word	0x40006c00
 8006d74:	07000004 	.word	0x07000004
 8006d78:	40008400 	.word	0x40008400
 8006d7c:	07000404 	.word	0x07000404

08006d80 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8006d80:	b480      	push	{r7}
 8006d82:	b083      	sub	sp, #12
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
 8006d88:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8006d8a:	687a      	ldr	r2, [r7, #4]
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d92:	4a07      	ldr	r2, [pc, #28]	@ (8006db0 <LL_InitTick+0x30>)
 8006d94:	3b01      	subs	r3, #1
 8006d96:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8006d98:	4b05      	ldr	r3, [pc, #20]	@ (8006db0 <LL_InitTick+0x30>)
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006d9e:	4b04      	ldr	r3, [pc, #16]	@ (8006db0 <LL_InitTick+0x30>)
 8006da0:	2205      	movs	r2, #5
 8006da2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8006da4:	bf00      	nop
 8006da6:	370c      	adds	r7, #12
 8006da8:	46bd      	mov	sp, r7
 8006daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dae:	4770      	bx	lr
 8006db0:	e000e010 	.word	0xe000e010

08006db4 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b082      	sub	sp, #8
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8006dbc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8006dc0:	6878      	ldr	r0, [r7, #4]
 8006dc2:	f7ff ffdd 	bl	8006d80 <LL_InitTick>
}
 8006dc6:	bf00      	nop
 8006dc8:	3708      	adds	r7, #8
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	bd80      	pop	{r7, pc}
	...

08006dd0 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the minimum delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8006dd0:	b480      	push	{r7}
 8006dd2:	b085      	sub	sp, #20
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8006dd8:	4b10      	ldr	r3, [pc, #64]	@ (8006e1c <LL_mDelay+0x4c>)
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	60bb      	str	r3, [r7, #8]
  uint32_t tmpDelay = Delay;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	60fb      	str	r3, [r7, #12]

  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8006de2:	68bb      	ldr	r3, [r7, #8]

  /* Add a period to guaranty minimum wait */
  if (tmpDelay < LL_MAX_DELAY)
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dea:	d00c      	beq.n	8006e06 <LL_mDelay+0x36>
  {
    tmpDelay++;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	3301      	adds	r3, #1
 8006df0:	60fb      	str	r3, [r7, #12]
  }

  while (tmpDelay != 0U)
 8006df2:	e008      	b.n	8006e06 <LL_mDelay+0x36>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8006df4:	4b09      	ldr	r3, [pc, #36]	@ (8006e1c <LL_mDelay+0x4c>)
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d002      	beq.n	8006e06 <LL_mDelay+0x36>
    {
      tmpDelay--;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	3b01      	subs	r3, #1
 8006e04:	60fb      	str	r3, [r7, #12]
  while (tmpDelay != 0U)
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d1f3      	bne.n	8006df4 <LL_mDelay+0x24>
    }
  }
}
 8006e0c:	bf00      	nop
 8006e0e:	bf00      	nop
 8006e10:	3714      	adds	r7, #20
 8006e12:	46bd      	mov	sp, r7
 8006e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e18:	4770      	bx	lr
 8006e1a:	bf00      	nop
 8006e1c:	e000e010 	.word	0xe000e010

08006e20 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8006e20:	b480      	push	{r7}
 8006e22:	b083      	sub	sp, #12
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8006e28:	4a04      	ldr	r2, [pc, #16]	@ (8006e3c <LL_SetSystemCoreClock+0x1c>)
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	6013      	str	r3, [r2, #0]
}
 8006e2e:	bf00      	nop
 8006e30:	370c      	adds	r7, #12
 8006e32:	46bd      	mov	sp, r7
 8006e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e38:	4770      	bx	lr
 8006e3a:	bf00      	nop
 8006e3c:	20000000 	.word	0x20000000

08006e40 <__NVIC_SetPriority>:
{
 8006e40:	b480      	push	{r7}
 8006e42:	b083      	sub	sp, #12
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	4603      	mov	r3, r0
 8006e48:	6039      	str	r1, [r7, #0]
 8006e4a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006e4c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	db0a      	blt.n	8006e6a <__NVIC_SetPriority+0x2a>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	b2da      	uxtb	r2, r3
 8006e58:	490c      	ldr	r1, [pc, #48]	@ (8006e8c <__NVIC_SetPriority+0x4c>)
 8006e5a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006e5e:	0112      	lsls	r2, r2, #4
 8006e60:	b2d2      	uxtb	r2, r2
 8006e62:	440b      	add	r3, r1
 8006e64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006e68:	e00a      	b.n	8006e80 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	b2da      	uxtb	r2, r3
 8006e6e:	4908      	ldr	r1, [pc, #32]	@ (8006e90 <__NVIC_SetPriority+0x50>)
 8006e70:	88fb      	ldrh	r3, [r7, #6]
 8006e72:	f003 030f 	and.w	r3, r3, #15
 8006e76:	3b04      	subs	r3, #4
 8006e78:	0112      	lsls	r2, r2, #4
 8006e7a:	b2d2      	uxtb	r2, r2
 8006e7c:	440b      	add	r3, r1
 8006e7e:	761a      	strb	r2, [r3, #24]
}
 8006e80:	bf00      	nop
 8006e82:	370c      	adds	r7, #12
 8006e84:	46bd      	mov	sp, r7
 8006e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8a:	4770      	bx	lr
 8006e8c:	e000e100 	.word	0xe000e100
 8006e90:	e000ed00 	.word	0xe000ed00

08006e94 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006e94:	b580      	push	{r7, lr}
 8006e96:	af00      	add	r7, sp, #0
#if (configUSE_TICKLESS_IDLE == 0)
  /* Clear overflow flag */
  SysTick->CTRL;
 8006e98:	4b05      	ldr	r3, [pc, #20]	@ (8006eb0 <SysTick_Handler+0x1c>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
#endif

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006e9c:	f002 f92e 	bl	80090fc <xTaskGetSchedulerState>
 8006ea0:	4603      	mov	r3, r0
 8006ea2:	2b01      	cmp	r3, #1
 8006ea4:	d001      	beq.n	8006eaa <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006ea6:	f000 fc25 	bl	80076f4 <xPortSysTickHandler>
  }
}
 8006eaa:	bf00      	nop
 8006eac:	bd80      	pop	{r7, pc}
 8006eae:	bf00      	nop
 8006eb0:	e000e010 	.word	0xe000e010

08006eb4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start      */
  /* and when its priority is lower or equal to BASEPRI, svc instruction */
  /* causes a Hard Fault.                                                */
  NVIC_SetPriority (SVCall_IRQn, 0U);
 8006eb8:	2100      	movs	r1, #0
 8006eba:	f06f 0004 	mvn.w	r0, #4
 8006ebe:	f7ff ffbf 	bl	8006e40 <__NVIC_SetPriority>
#endif
}
 8006ec2:	bf00      	nop
 8006ec4:	bd80      	pop	{r7, pc}

08006ec6 <IRQ_Context>:
#endif

/*
  Determine if CPU executes from interrupt context or if interrupts are masked.
*/
__STATIC_INLINE uint32_t IRQ_Context (void) {
 8006ec6:	b580      	push	{r7, lr}
 8006ec8:	b086      	sub	sp, #24
 8006eca:	af00      	add	r7, sp, #0
  uint32_t irq;
  BaseType_t state;

  irq = 0U;
 8006ecc:	2300      	movs	r3, #0
 8006ece:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ed0:	f3ef 8305 	mrs	r3, IPSR
 8006ed4:	60fb      	str	r3, [r7, #12]
  return(result);
 8006ed6:	68fb      	ldr	r3, [r7, #12]

  if (IS_IRQ_MODE()) {
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d002      	beq.n	8006ee2 <IRQ_Context+0x1c>
    /* Called from interrupt context */
    irq = 1U;
 8006edc:	2301      	movs	r3, #1
 8006ede:	617b      	str	r3, [r7, #20]
 8006ee0:	e013      	b.n	8006f0a <IRQ_Context+0x44>
  }
  else {
    /* Get FreeRTOS scheduler state */
    state = xTaskGetSchedulerState();
 8006ee2:	f002 f90b 	bl	80090fc <xTaskGetSchedulerState>
 8006ee6:	6138      	str	r0, [r7, #16]

    if (state != taskSCHEDULER_NOT_STARTED) {
 8006ee8:	693b      	ldr	r3, [r7, #16]
 8006eea:	2b01      	cmp	r3, #1
 8006eec:	d00d      	beq.n	8006f0a <IRQ_Context+0x44>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8006eee:	f3ef 8310 	mrs	r3, PRIMASK
 8006ef2:	60bb      	str	r3, [r7, #8]
  return(result);
 8006ef4:	68bb      	ldr	r3, [r7, #8]
      /* Scheduler was started */
      if (IS_IRQ_MASKED()) {
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d105      	bne.n	8006f06 <IRQ_Context+0x40>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006efa:	f3ef 8311 	mrs	r3, BASEPRI
 8006efe:	607b      	str	r3, [r7, #4]
  return(result);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d001      	beq.n	8006f0a <IRQ_Context+0x44>
        /* Interrupts are masked */
        irq = 1U;
 8006f06:	2301      	movs	r3, #1
 8006f08:	617b      	str	r3, [r7, #20]
      }
    }
  }

  /* Return context, 0: thread context, 1: IRQ context */
  return (irq);
 8006f0a:	697b      	ldr	r3, [r7, #20]
}
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	3718      	adds	r7, #24
 8006f10:	46bd      	mov	sp, r7
 8006f12:	bd80      	pop	{r7, pc}

08006f14 <osKernelInitialize>:
/* ==== Kernel Management Functions ==== */

/*
  Initialize the RTOS Kernel.
*/
osStatus_t osKernelInitialize (void) {
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b082      	sub	sp, #8
 8006f18:	af00      	add	r7, sp, #0
  osStatus_t stat;
  BaseType_t state;

  if (IRQ_Context() != 0U) {
 8006f1a:	f7ff ffd4 	bl	8006ec6 <IRQ_Context>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d003      	beq.n	8006f2c <osKernelInitialize+0x18>
    stat = osErrorISR;
 8006f24:	f06f 0305 	mvn.w	r3, #5
 8006f28:	607b      	str	r3, [r7, #4]
 8006f2a:	e012      	b.n	8006f52 <osKernelInitialize+0x3e>
  }
  else {
    state = xTaskGetSchedulerState();
 8006f2c:	f002 f8e6 	bl	80090fc <xTaskGetSchedulerState>
 8006f30:	6038      	str	r0, [r7, #0]

    /* Initialize if scheduler not started and not initialized before */
    if ((state == taskSCHEDULER_NOT_STARTED) && (KernelState == osKernelInactive)) {
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	2b01      	cmp	r3, #1
 8006f36:	d109      	bne.n	8006f4c <osKernelInitialize+0x38>
 8006f38:	4b08      	ldr	r3, [pc, #32]	@ (8006f5c <osKernelInitialize+0x48>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d105      	bne.n	8006f4c <osKernelInitialize+0x38>
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        /* Initialize the memory regions when using heap_5 variant */
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006f40:	4b06      	ldr	r3, [pc, #24]	@ (8006f5c <osKernelInitialize+0x48>)
 8006f42:	2201      	movs	r2, #1
 8006f44:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006f46:	2300      	movs	r3, #0
 8006f48:	607b      	str	r3, [r7, #4]
 8006f4a:	e002      	b.n	8006f52 <osKernelInitialize+0x3e>
    } else {
      stat = osError;
 8006f4c:	f04f 33ff 	mov.w	r3, #4294967295
 8006f50:	607b      	str	r3, [r7, #4]
    }
  }

  /* Return execution status */
  return (stat);
 8006f52:	687b      	ldr	r3, [r7, #4]
}
 8006f54:	4618      	mov	r0, r3
 8006f56:	3708      	adds	r7, #8
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	bd80      	pop	{r7, pc}
 8006f5c:	20025cac 	.word	0x20025cac

08006f60 <osKernelStart>:
}

/*
  Start the RTOS Kernel scheduler.
*/
osStatus_t osKernelStart (void) {
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b082      	sub	sp, #8
 8006f64:	af00      	add	r7, sp, #0
  osStatus_t stat;
  BaseType_t state;

  if (IRQ_Context() != 0U) {
 8006f66:	f7ff ffae 	bl	8006ec6 <IRQ_Context>
 8006f6a:	4603      	mov	r3, r0
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d003      	beq.n	8006f78 <osKernelStart+0x18>
    stat = osErrorISR;
 8006f70:	f06f 0305 	mvn.w	r3, #5
 8006f74:	607b      	str	r3, [r7, #4]
 8006f76:	e016      	b.n	8006fa6 <osKernelStart+0x46>
  }
  else {
    state = xTaskGetSchedulerState();
 8006f78:	f002 f8c0 	bl	80090fc <xTaskGetSchedulerState>
 8006f7c:	6038      	str	r0, [r7, #0]

    /* Start scheduler if initialized and not started before */
    if ((state == taskSCHEDULER_NOT_STARTED) && (KernelState == osKernelReady)) {
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	2b01      	cmp	r3, #1
 8006f82:	d10d      	bne.n	8006fa0 <osKernelStart+0x40>
 8006f84:	4b0a      	ldr	r3, [pc, #40]	@ (8006fb0 <osKernelStart+0x50>)
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	2b01      	cmp	r3, #1
 8006f8a:	d109      	bne.n	8006fa0 <osKernelStart+0x40>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006f8c:	f7ff ff92 	bl	8006eb4 <SVC_Setup>
      /* Change state to ensure correct API flow */
      KernelState = osKernelRunning;
 8006f90:	4b07      	ldr	r3, [pc, #28]	@ (8006fb0 <osKernelStart+0x50>)
 8006f92:	2202      	movs	r2, #2
 8006f94:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006f96:	f001 fb7f 	bl	8008698 <vTaskStartScheduler>
      stat = osOK;
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	607b      	str	r3, [r7, #4]
 8006f9e:	e002      	b.n	8006fa6 <osKernelStart+0x46>
    } else {
      stat = osError;
 8006fa0:	f04f 33ff 	mov.w	r3, #4294967295
 8006fa4:	607b      	str	r3, [r7, #4]
    }
  }

  /* Return execution status */
  return (stat);
 8006fa6:	687b      	ldr	r3, [r7, #4]
}
 8006fa8:	4618      	mov	r0, r3
 8006faa:	3708      	adds	r7, #8
 8006fac:	46bd      	mov	sp, r7
 8006fae:	bd80      	pop	{r7, pc}
 8006fb0:	20025cac 	.word	0x20025cac

08006fb4 <osThreadNew>:
  Limitations:
  - The memory for control block and stack must be provided in the osThreadAttr_t
    structure in order to allocate object statically.
  - Attribute osThreadJoinable is not supported, NULL is returned if used.
*/
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	b08e      	sub	sp, #56	@ 0x38
 8006fb8:	af04      	add	r7, sp, #16
 8006fba:	60f8      	str	r0, [r7, #12]
 8006fbc:	60b9      	str	r1, [r7, #8]
 8006fbe:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	617b      	str	r3, [r7, #20]

  if ((IRQ_Context() == 0U) && (func != NULL)) {
 8006fc4:	f7ff ff7f 	bl	8006ec6 <IRQ_Context>
 8006fc8:	4603      	mov	r3, r0
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d17e      	bne.n	80070cc <osThreadNew+0x118>
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d07b      	beq.n	80070cc <osThreadNew+0x118>
    stack = configMINIMAL_STACK_SIZE;
 8006fd4:	2380      	movs	r3, #128	@ 0x80
 8006fd6:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006fd8:	2318      	movs	r3, #24
 8006fda:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006fdc:	2300      	movs	r3, #0
 8006fde:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006fe0:	f04f 33ff 	mov.w	r3, #4294967295
 8006fe4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d045      	beq.n	8007078 <osThreadNew+0xc4>
      if (attr->name != NULL) {
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d002      	beq.n	8006ffa <osThreadNew+0x46>
        name = attr->name;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	699b      	ldr	r3, [r3, #24]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d002      	beq.n	8007008 <osThreadNew+0x54>
        prio = (UBaseType_t)attr->priority;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	699b      	ldr	r3, [r3, #24]
 8007006:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007008:	69fb      	ldr	r3, [r7, #28]
 800700a:	2b00      	cmp	r3, #0
 800700c:	d008      	beq.n	8007020 <osThreadNew+0x6c>
 800700e:	69fb      	ldr	r3, [r7, #28]
 8007010:	2b38      	cmp	r3, #56	@ 0x38
 8007012:	d805      	bhi.n	8007020 <osThreadNew+0x6c>
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	685b      	ldr	r3, [r3, #4]
 8007018:	f003 0301 	and.w	r3, r3, #1
 800701c:	2b00      	cmp	r3, #0
 800701e:	d001      	beq.n	8007024 <osThreadNew+0x70>
        /* Invalid priority or unsupported osThreadJoinable attribute used */
        return (NULL);
 8007020:	2300      	movs	r3, #0
 8007022:	e054      	b.n	80070ce <osThreadNew+0x11a>
      }

      if (attr->stack_size > 0U) {
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	695b      	ldr	r3, [r3, #20]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d003      	beq.n	8007034 <osThreadNew+0x80>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	695b      	ldr	r3, [r3, #20]
 8007030:	089b      	lsrs	r3, r3, #2
 8007032:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	689b      	ldr	r3, [r3, #8]
 8007038:	2b00      	cmp	r3, #0
 800703a:	d00e      	beq.n	800705a <osThreadNew+0xa6>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	68db      	ldr	r3, [r3, #12]
 8007040:	2b5b      	cmp	r3, #91	@ 0x5b
 8007042:	d90a      	bls.n	800705a <osThreadNew+0xa6>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007048:	2b00      	cmp	r3, #0
 800704a:	d006      	beq.n	800705a <osThreadNew+0xa6>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	695b      	ldr	r3, [r3, #20]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d002      	beq.n	800705a <osThreadNew+0xa6>
        /* The memory for control block and stack is provided, use static object */
        mem = 1;
 8007054:	2301      	movs	r3, #1
 8007056:	61bb      	str	r3, [r7, #24]
 8007058:	e010      	b.n	800707c <osThreadNew+0xc8>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	689b      	ldr	r3, [r3, #8]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d10c      	bne.n	800707c <osThreadNew+0xc8>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	68db      	ldr	r3, [r3, #12]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d108      	bne.n	800707c <osThreadNew+0xc8>
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	691b      	ldr	r3, [r3, #16]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d104      	bne.n	800707c <osThreadNew+0xc8>
          /* Control block and stack memory will be allocated from the dynamic pool */
          mem = 0;
 8007072:	2300      	movs	r3, #0
 8007074:	61bb      	str	r3, [r7, #24]
 8007076:	e001      	b.n	800707c <osThreadNew+0xc8>
        }
      }
    }
    else {
      mem = 0;
 8007078:	2300      	movs	r3, #0
 800707a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800707c:	69bb      	ldr	r3, [r7, #24]
 800707e:	2b01      	cmp	r3, #1
 8007080:	d110      	bne.n	80070a4 <osThreadNew+0xf0>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007086:	687a      	ldr	r2, [r7, #4]
 8007088:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800708a:	9202      	str	r2, [sp, #8]
 800708c:	9301      	str	r3, [sp, #4]
 800708e:	69fb      	ldr	r3, [r7, #28]
 8007090:	9300      	str	r3, [sp, #0]
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	6a3a      	ldr	r2, [r7, #32]
 8007096:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007098:	68f8      	ldr	r0, [r7, #12]
 800709a:	f001 f92d 	bl	80082f8 <xTaskCreateStatic>
 800709e:	4603      	mov	r3, r0
 80070a0:	617b      	str	r3, [r7, #20]
 80070a2:	e013      	b.n	80070cc <osThreadNew+0x118>
      #endif
    }
    else {
      if (mem == 0) {
 80070a4:	69bb      	ldr	r3, [r7, #24]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d110      	bne.n	80070cc <osThreadNew+0x118>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (configSTACK_DEPTH_TYPE)stack, argument, prio, &hTask) != pdPASS) {
 80070aa:	6a3b      	ldr	r3, [r7, #32]
 80070ac:	b29a      	uxth	r2, r3
 80070ae:	f107 0314 	add.w	r3, r7, #20
 80070b2:	9301      	str	r3, [sp, #4]
 80070b4:	69fb      	ldr	r3, [r7, #28]
 80070b6:	9300      	str	r3, [sp, #0]
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80070bc:	68f8      	ldr	r0, [r7, #12]
 80070be:	f001 f968 	bl	8008392 <xTaskCreate>
 80070c2:	4603      	mov	r3, r0
 80070c4:	2b01      	cmp	r3, #1
 80070c6:	d001      	beq.n	80070cc <osThreadNew+0x118>
            hTask = NULL;
 80070c8:	2300      	movs	r3, #0
 80070ca:	617b      	str	r3, [r7, #20]
      }
    }
  }

  /* Return thread ID */
  return ((osThreadId_t)hTask);
 80070cc:	697b      	ldr	r3, [r7, #20]
}
 80070ce:	4618      	mov	r0, r3
 80070d0:	3728      	adds	r7, #40	@ 0x28
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bd80      	pop	{r7, pc}

080070d6 <osDelay>:
/* ==== Generic Wait Functions ==== */

/*
  Wait for Timeout (Time Delay).
*/
osStatus_t osDelay (uint32_t ticks) {
 80070d6:	b580      	push	{r7, lr}
 80070d8:	b084      	sub	sp, #16
 80070da:	af00      	add	r7, sp, #0
 80070dc:	6078      	str	r0, [r7, #4]
  osStatus_t stat;

  if (IRQ_Context() != 0U) {
 80070de:	f7ff fef2 	bl	8006ec6 <IRQ_Context>
 80070e2:	4603      	mov	r3, r0
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d003      	beq.n	80070f0 <osDelay+0x1a>
    stat = osErrorISR;
 80070e8:	f06f 0305 	mvn.w	r3, #5
 80070ec:	60fb      	str	r3, [r7, #12]
 80070ee:	e007      	b.n	8007100 <osDelay+0x2a>
  }
  else {
    stat = osOK;
 80070f0:	2300      	movs	r3, #0
 80070f2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d002      	beq.n	8007100 <osDelay+0x2a>
      vTaskDelay(ticks);
 80070fa:	6878      	ldr	r0, [r7, #4]
 80070fc:	f001 faa6 	bl	800864c <vTaskDelay>
    }
  }

  /* Return execution status */
  return (stat);
 8007100:	68fb      	ldr	r3, [r7, #12]
}
 8007102:	4618      	mov	r0, r3
 8007104:	3710      	adds	r7, #16
 8007106:	46bd      	mov	sp, r7
 8007108:	bd80      	pop	{r7, pc}

0800710a <TimerCallback>:

/* ==== Timer Management Functions ==== */

#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 800710a:	b580      	push	{r7, lr}
 800710c:	b084      	sub	sp, #16
 800710e:	af00      	add	r7, sp, #0
 8007110:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  /* Retrieve pointer to callback function and argument */
  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f002 fc2e 	bl	8009974 <pvTimerGetTimerID>
 8007118:	60f8      	str	r0, [r7, #12]

  /* Remove dynamic allocation flag */
  callb = (TimerCallback_t *)((uint32_t)callb & ~1U);
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	f023 0301 	bic.w	r3, r3, #1
 8007120:	60fb      	str	r3, [r7, #12]

  if (callb != NULL) {
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d005      	beq.n	8007134 <TimerCallback+0x2a>
    callb->func (callb->arg);
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	68fa      	ldr	r2, [r7, #12]
 800712e:	6852      	ldr	r2, [r2, #4]
 8007130:	4610      	mov	r0, r2
 8007132:	4798      	blx	r3
  }
}
 8007134:	bf00      	nop
 8007136:	3710      	adds	r7, #16
 8007138:	46bd      	mov	sp, r7
 800713a:	bd80      	pop	{r7, pc}

0800713c <osTimerNew>:

/*
  Create and Initialize a timer.
*/
osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 800713c:	b580      	push	{r7, lr}
 800713e:	b08c      	sub	sp, #48	@ 0x30
 8007140:	af02      	add	r7, sp, #8
 8007142:	60f8      	str	r0, [r7, #12]
 8007144:	607a      	str	r2, [r7, #4]
 8007146:	603b      	str	r3, [r7, #0]
 8007148:	460b      	mov	r3, r1
 800714a:	72fb      	strb	r3, [r7, #11]
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;
  uint32_t callb_dyn;

  hTimer = NULL;
 800714c:	2300      	movs	r3, #0
 800714e:	623b      	str	r3, [r7, #32]

  if ((IRQ_Context() == 0U) && (func != NULL)) {
 8007150:	f7ff feb9 	bl	8006ec6 <IRQ_Context>
 8007154:	4603      	mov	r3, r0
 8007156:	2b00      	cmp	r3, #0
 8007158:	f040 808b 	bne.w	8007272 <osTimerNew+0x136>
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	2b00      	cmp	r3, #0
 8007160:	f000 8087 	beq.w	8007272 <osTimerNew+0x136>
    callb     = NULL;
 8007164:	2300      	movs	r3, #0
 8007166:	61fb      	str	r3, [r7, #28]
    callb_dyn = 0U;
 8007168:	2300      	movs	r3, #0
 800716a:	613b      	str	r3, [r7, #16]

    #if (configSUPPORT_STATIC_ALLOCATION == 1)
      /* Static memory allocation is available: check if memory for control block */
      /* is provided and if it also contains space for callback and its argument  */
      if ((attr != NULL) && (attr->cb_mem != NULL)) {
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d00b      	beq.n	800718a <osTimerNew+0x4e>
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	689b      	ldr	r3, [r3, #8]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d007      	beq.n	800718a <osTimerNew+0x4e>
        if (attr->cb_size >= (sizeof(StaticTimer_t) + sizeof(TimerCallback_t))) {
 800717a:	683b      	ldr	r3, [r7, #0]
 800717c:	68db      	ldr	r3, [r3, #12]
 800717e:	2b33      	cmp	r3, #51	@ 0x33
 8007180:	d903      	bls.n	800718a <osTimerNew+0x4e>
          callb = (TimerCallback_t *)((uint32_t)attr->cb_mem + sizeof(StaticTimer_t));
 8007182:	683b      	ldr	r3, [r7, #0]
 8007184:	689b      	ldr	r3, [r3, #8]
 8007186:	332c      	adds	r3, #44	@ 0x2c
 8007188:	61fb      	str	r3, [r7, #28]
    #endif

    #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
      /* Dynamic memory allocation is available: if memory for callback and */
      /* its argument is not provided, allocate it from dynamic memory pool */
      if (callb == NULL) {
 800718a:	69fb      	ldr	r3, [r7, #28]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d108      	bne.n	80071a2 <osTimerNew+0x66>
        callb = (TimerCallback_t *)pvPortMalloc (sizeof(TimerCallback_t));
 8007190:	2008      	movs	r0, #8
 8007192:	f002 fc09 	bl	80099a8 <pvPortMalloc>
 8007196:	61f8      	str	r0, [r7, #28]

        if (callb != NULL) {
 8007198:	69fb      	ldr	r3, [r7, #28]
 800719a:	2b00      	cmp	r3, #0
 800719c:	d001      	beq.n	80071a2 <osTimerNew+0x66>
          /* Callback memory was allocated from dynamic pool, set flag */
          callb_dyn = 1U;
 800719e:	2301      	movs	r3, #1
 80071a0:	613b      	str	r3, [r7, #16]
        }
      }
    #endif

    if (callb != NULL) {
 80071a2:	69fb      	ldr	r3, [r7, #28]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d064      	beq.n	8007272 <osTimerNew+0x136>
      callb->func = func;
 80071a8:	69fb      	ldr	r3, [r7, #28]
 80071aa:	68fa      	ldr	r2, [r7, #12]
 80071ac:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 80071ae:	69fb      	ldr	r3, [r7, #28]
 80071b0:	687a      	ldr	r2, [r7, #4]
 80071b2:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 80071b4:	7afb      	ldrb	r3, [r7, #11]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d102      	bne.n	80071c0 <osTimerNew+0x84>
        reload = pdFALSE;
 80071ba:	2300      	movs	r3, #0
 80071bc:	61bb      	str	r3, [r7, #24]
 80071be:	e001      	b.n	80071c4 <osTimerNew+0x88>
      } else {
        reload = pdTRUE;
 80071c0:	2301      	movs	r3, #1
 80071c2:	61bb      	str	r3, [r7, #24]
      }

      mem  = -1;
 80071c4:	f04f 33ff 	mov.w	r3, #4294967295
 80071c8:	617b      	str	r3, [r7, #20]
      name = NULL;
 80071ca:	2300      	movs	r3, #0
 80071cc:	627b      	str	r3, [r7, #36]	@ 0x24

      if (attr != NULL) {
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d01c      	beq.n	800720e <osTimerNew+0xd2>
        if (attr->name != NULL) {
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d002      	beq.n	80071e2 <osTimerNew+0xa6>
          name = attr->name;
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	689b      	ldr	r3, [r3, #8]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d006      	beq.n	80071f8 <osTimerNew+0xbc>
 80071ea:	683b      	ldr	r3, [r7, #0]
 80071ec:	68db      	ldr	r3, [r3, #12]
 80071ee:	2b2b      	cmp	r3, #43	@ 0x2b
 80071f0:	d902      	bls.n	80071f8 <osTimerNew+0xbc>
          /* The memory for control block is provided, use static object */
          mem = 1;
 80071f2:	2301      	movs	r3, #1
 80071f4:	617b      	str	r3, [r7, #20]
 80071f6:	e00c      	b.n	8007212 <osTimerNew+0xd6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80071f8:	683b      	ldr	r3, [r7, #0]
 80071fa:	689b      	ldr	r3, [r3, #8]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d108      	bne.n	8007212 <osTimerNew+0xd6>
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	68db      	ldr	r3, [r3, #12]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d104      	bne.n	8007212 <osTimerNew+0xd6>
            /* Control block will be allocated from the dynamic pool */
            mem = 0;
 8007208:	2300      	movs	r3, #0
 800720a:	617b      	str	r3, [r7, #20]
 800720c:	e001      	b.n	8007212 <osTimerNew+0xd6>
          }
        }
      }
      else {
        mem = 0;
 800720e:	2300      	movs	r3, #0
 8007210:	617b      	str	r3, [r7, #20]
      }
      /* Store callback memory dynamic allocation flag */
      callb = (TimerCallback_t *)((uint32_t)callb | callb_dyn);
 8007212:	69fa      	ldr	r2, [r7, #28]
 8007214:	693b      	ldr	r3, [r7, #16]
 8007216:	4313      	orrs	r3, r2
 8007218:	61fb      	str	r3, [r7, #28]
      /*
        TimerCallback function is always provided as a callback and is used to call application
        specified function with its argument both stored in structure callb.
      */
      if (mem == 1) {
 800721a:	697b      	ldr	r3, [r7, #20]
 800721c:	2b01      	cmp	r3, #1
 800721e:	d10c      	bne.n	800723a <osTimerNew+0xfe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 8007220:	69ba      	ldr	r2, [r7, #24]
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	689b      	ldr	r3, [r3, #8]
 8007226:	9301      	str	r3, [sp, #4]
 8007228:	4b14      	ldr	r3, [pc, #80]	@ (800727c <osTimerNew+0x140>)
 800722a:	9300      	str	r3, [sp, #0]
 800722c:	69fb      	ldr	r3, [r7, #28]
 800722e:	2101      	movs	r1, #1
 8007230:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007232:	f002 f8d8 	bl	80093e6 <xTimerCreateStatic>
 8007236:	6238      	str	r0, [r7, #32]
 8007238:	e00b      	b.n	8007252 <osTimerNew+0x116>
        #endif
      }
      else {
        if (mem == 0) {
 800723a:	697b      	ldr	r3, [r7, #20]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d108      	bne.n	8007252 <osTimerNew+0x116>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 8007240:	69ba      	ldr	r2, [r7, #24]
 8007242:	4b0e      	ldr	r3, [pc, #56]	@ (800727c <osTimerNew+0x140>)
 8007244:	9300      	str	r3, [sp, #0]
 8007246:	69fb      	ldr	r3, [r7, #28]
 8007248:	2101      	movs	r1, #1
 800724a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800724c:	f002 f8aa 	bl	80093a4 <xTimerCreate>
 8007250:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
      if ((hTimer == NULL) && (callb != NULL) && (callb_dyn == 1U)) {
 8007252:	6a3b      	ldr	r3, [r7, #32]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d10c      	bne.n	8007272 <osTimerNew+0x136>
 8007258:	69fb      	ldr	r3, [r7, #28]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d009      	beq.n	8007272 <osTimerNew+0x136>
 800725e:	693b      	ldr	r3, [r7, #16]
 8007260:	2b01      	cmp	r3, #1
 8007262:	d106      	bne.n	8007272 <osTimerNew+0x136>
        /* Failed to create a timer, release allocated resources */
        callb = (TimerCallback_t *)((uint32_t)callb & ~1U);
 8007264:	69fb      	ldr	r3, [r7, #28]
 8007266:	f023 0301 	bic.w	r3, r3, #1
 800726a:	61fb      	str	r3, [r7, #28]

        vPortFree (callb);
 800726c:	69f8      	ldr	r0, [r7, #28]
 800726e:	f002 fc47 	bl	8009b00 <vPortFree>
      #endif
    }
  }

  /* Return timer ID */
  return ((osTimerId_t)hTimer);
 8007272:	6a3b      	ldr	r3, [r7, #32]
}
 8007274:	4618      	mov	r0, r3
 8007276:	3728      	adds	r7, #40	@ 0x28
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}
 800727c:	0800710b 	.word	0x0800710b

08007280 <osMutexNew>:

  Limitations:
  - Priority inherit protocol is used by default, osMutexPrioInherit attribute is ignored.
  - Robust mutex is not supported, NULL is returned if used.
*/
osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8007280:	b580      	push	{r7, lr}
 8007282:	b086      	sub	sp, #24
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  uint32_t type;
  uint32_t rmtx;
  int32_t  mem;

  hMutex = NULL;
 8007288:	2300      	movs	r3, #0
 800728a:	617b      	str	r3, [r7, #20]

  if (IRQ_Context() == 0U) {
 800728c:	f7ff fe1b 	bl	8006ec6 <IRQ_Context>
 8007290:	4603      	mov	r3, r0
 8007292:	2b00      	cmp	r3, #0
 8007294:	d174      	bne.n	8007380 <osMutexNew+0x100>
    if (attr != NULL) {
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d003      	beq.n	80072a4 <osMutexNew+0x24>
      type = attr->attr_bits;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	685b      	ldr	r3, [r3, #4]
 80072a0:	613b      	str	r3, [r7, #16]
 80072a2:	e001      	b.n	80072a8 <osMutexNew+0x28>
    } else {
      type = 0U;
 80072a4:	2300      	movs	r3, #0
 80072a6:	613b      	str	r3, [r7, #16]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 80072a8:	693b      	ldr	r3, [r7, #16]
 80072aa:	f003 0301 	and.w	r3, r3, #1
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d002      	beq.n	80072b8 <osMutexNew+0x38>
      rmtx = 1U;
 80072b2:	2301      	movs	r3, #1
 80072b4:	60fb      	str	r3, [r7, #12]
 80072b6:	e001      	b.n	80072bc <osMutexNew+0x3c>
    } else {
      rmtx = 0U;
 80072b8:	2300      	movs	r3, #0
 80072ba:	60fb      	str	r3, [r7, #12]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 80072bc:	693b      	ldr	r3, [r7, #16]
 80072be:	f003 0308 	and.w	r3, r3, #8
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d15c      	bne.n	8007380 <osMutexNew+0x100>
      mem = -1;
 80072c6:	f04f 33ff 	mov.w	r3, #4294967295
 80072ca:	60bb      	str	r3, [r7, #8]

      if (attr != NULL) {
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d015      	beq.n	80072fe <osMutexNew+0x7e>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	689b      	ldr	r3, [r3, #8]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d006      	beq.n	80072e8 <osMutexNew+0x68>
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	68db      	ldr	r3, [r3, #12]
 80072de:	2b4f      	cmp	r3, #79	@ 0x4f
 80072e0:	d902      	bls.n	80072e8 <osMutexNew+0x68>
          /* The memory for control block is provided, use static object */
          mem = 1;
 80072e2:	2301      	movs	r3, #1
 80072e4:	60bb      	str	r3, [r7, #8]
 80072e6:	e00c      	b.n	8007302 <osMutexNew+0x82>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	689b      	ldr	r3, [r3, #8]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d108      	bne.n	8007302 <osMutexNew+0x82>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	68db      	ldr	r3, [r3, #12]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d104      	bne.n	8007302 <osMutexNew+0x82>
            /* Control block will be allocated from the dynamic pool */
            mem = 0;
 80072f8:	2300      	movs	r3, #0
 80072fa:	60bb      	str	r3, [r7, #8]
 80072fc:	e001      	b.n	8007302 <osMutexNew+0x82>
          }
        }
      }
      else {
        mem = 0;
 80072fe:	2300      	movs	r3, #0
 8007300:	60bb      	str	r3, [r7, #8]
      }

      if (mem == 1) {
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	2b01      	cmp	r3, #1
 8007306:	d112      	bne.n	800732e <osMutexNew+0xae>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d007      	beq.n	800731e <osMutexNew+0x9e>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	689b      	ldr	r3, [r3, #8]
 8007312:	4619      	mov	r1, r3
 8007314:	2004      	movs	r0, #4
 8007316:	f000 fcc1 	bl	8007c9c <xQueueCreateMutexStatic>
 800731a:	6178      	str	r0, [r7, #20]
 800731c:	e016      	b.n	800734c <osMutexNew+0xcc>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	689b      	ldr	r3, [r3, #8]
 8007322:	4619      	mov	r1, r3
 8007324:	2001      	movs	r0, #1
 8007326:	f000 fcb9 	bl	8007c9c <xQueueCreateMutexStatic>
 800732a:	6178      	str	r0, [r7, #20]
 800732c:	e00e      	b.n	800734c <osMutexNew+0xcc>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800732e:	68bb      	ldr	r3, [r7, #8]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d10b      	bne.n	800734c <osMutexNew+0xcc>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d004      	beq.n	8007344 <osMutexNew+0xc4>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800733a:	2004      	movs	r0, #4
 800733c:	f000 fc96 	bl	8007c6c <xQueueCreateMutex>
 8007340:	6178      	str	r0, [r7, #20]
 8007342:	e003      	b.n	800734c <osMutexNew+0xcc>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8007344:	2001      	movs	r0, #1
 8007346:	f000 fc91 	bl	8007c6c <xQueueCreateMutex>
 800734a:	6178      	str	r0, [r7, #20]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800734c:	697b      	ldr	r3, [r7, #20]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d00c      	beq.n	800736c <osMutexNew+0xec>
        if ((attr != NULL) && (attr->name != NULL)) {
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d009      	beq.n	800736c <osMutexNew+0xec>
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d005      	beq.n	800736c <osMutexNew+0xec>
          /* Only non-NULL name objects are added to the Queue Registry */
          vQueueAddToRegistry (hMutex, attr->name);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	4619      	mov	r1, r3
 8007366:	6978      	ldr	r0, [r7, #20]
 8007368:	f000 ff4c 	bl	8008204 <vQueueAddToRegistry>
        }
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800736c:	697b      	ldr	r3, [r7, #20]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d006      	beq.n	8007380 <osMutexNew+0x100>
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d003      	beq.n	8007380 <osMutexNew+0x100>
        /* Set LSB as 'recursive mutex flag' */
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8007378:	697b      	ldr	r3, [r7, #20]
 800737a:	f043 0301 	orr.w	r3, r3, #1
 800737e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  /* Return mutex ID */
  return ((osMutexId_t)hMutex);
 8007380:	697b      	ldr	r3, [r7, #20]
}
 8007382:	4618      	mov	r0, r3
 8007384:	3718      	adds	r7, #24
 8007386:	46bd      	mov	sp, r7
 8007388:	bd80      	pop	{r7, pc}

0800738a <osMessageQueueNew>:

  Limitations:
  - The memory for control block and and message data must be provided in the
    osThreadAttr_t structure in order to allocate object statically.
*/
osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800738a:	b580      	push	{r7, lr}
 800738c:	b088      	sub	sp, #32
 800738e:	af02      	add	r7, sp, #8
 8007390:	60f8      	str	r0, [r7, #12]
 8007392:	60b9      	str	r1, [r7, #8]
 8007394:	607a      	str	r2, [r7, #4]
  QueueHandle_t hQueue;
  int32_t mem;

  hQueue = NULL;
 8007396:	2300      	movs	r3, #0
 8007398:	617b      	str	r3, [r7, #20]

  if ((IRQ_Context() == 0U) && (msg_count > 0U) && (msg_size > 0U)) {
 800739a:	f7ff fd94 	bl	8006ec6 <IRQ_Context>
 800739e:	4603      	mov	r3, r0
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d15f      	bne.n	8007464 <osMessageQueueNew+0xda>
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d05c      	beq.n	8007464 <osMessageQueueNew+0xda>
 80073aa:	68bb      	ldr	r3, [r7, #8]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d059      	beq.n	8007464 <osMessageQueueNew+0xda>
    mem = -1;
 80073b0:	f04f 33ff 	mov.w	r3, #4294967295
 80073b4:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d029      	beq.n	8007410 <osMessageQueueNew+0x86>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	689b      	ldr	r3, [r3, #8]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d012      	beq.n	80073ea <osMessageQueueNew+0x60>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	68db      	ldr	r3, [r3, #12]
 80073c8:	2b4f      	cmp	r3, #79	@ 0x4f
 80073ca:	d90e      	bls.n	80073ea <osMessageQueueNew+0x60>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d00a      	beq.n	80073ea <osMessageQueueNew+0x60>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	695a      	ldr	r2, [r3, #20]
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	68b9      	ldr	r1, [r7, #8]
 80073dc:	fb01 f303 	mul.w	r3, r1, r3
 80073e0:	429a      	cmp	r2, r3
 80073e2:	d302      	bcc.n	80073ea <osMessageQueueNew+0x60>
        /* The memory for control block and message data is provided, use static object */
        mem = 1;
 80073e4:	2301      	movs	r3, #1
 80073e6:	613b      	str	r3, [r7, #16]
 80073e8:	e014      	b.n	8007414 <osMessageQueueNew+0x8a>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	689b      	ldr	r3, [r3, #8]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d110      	bne.n	8007414 <osMessageQueueNew+0x8a>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	68db      	ldr	r3, [r3, #12]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d10c      	bne.n	8007414 <osMessageQueueNew+0x8a>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d108      	bne.n	8007414 <osMessageQueueNew+0x8a>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	695b      	ldr	r3, [r3, #20]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d104      	bne.n	8007414 <osMessageQueueNew+0x8a>
          /* Control block will be allocated from the dynamic pool */
          mem = 0;
 800740a:	2300      	movs	r3, #0
 800740c:	613b      	str	r3, [r7, #16]
 800740e:	e001      	b.n	8007414 <osMessageQueueNew+0x8a>
        }
      }
    }
    else {
      mem = 0;
 8007410:	2300      	movs	r3, #0
 8007412:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8007414:	693b      	ldr	r3, [r7, #16]
 8007416:	2b01      	cmp	r3, #1
 8007418:	d10b      	bne.n	8007432 <osMessageQueueNew+0xa8>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	691a      	ldr	r2, [r3, #16]
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	689b      	ldr	r3, [r3, #8]
 8007422:	2100      	movs	r1, #0
 8007424:	9100      	str	r1, [sp, #0]
 8007426:	68b9      	ldr	r1, [r7, #8]
 8007428:	68f8      	ldr	r0, [r7, #12]
 800742a:	f000 fb4e 	bl	8007aca <xQueueGenericCreateStatic>
 800742e:	6178      	str	r0, [r7, #20]
 8007430:	e008      	b.n	8007444 <osMessageQueueNew+0xba>
      #endif
    }
    else {
      if (mem == 0) {
 8007432:	693b      	ldr	r3, [r7, #16]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d105      	bne.n	8007444 <osMessageQueueNew+0xba>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8007438:	2200      	movs	r2, #0
 800743a:	68b9      	ldr	r1, [r7, #8]
 800743c:	68f8      	ldr	r0, [r7, #12]
 800743e:	f000 fb8d 	bl	8007b5c <xQueueGenericCreate>
 8007442:	6178      	str	r0, [r7, #20]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8007444:	697b      	ldr	r3, [r7, #20]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d00c      	beq.n	8007464 <osMessageQueueNew+0xda>
      if ((attr != NULL) && (attr->name != NULL)) {
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d009      	beq.n	8007464 <osMessageQueueNew+0xda>
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d005      	beq.n	8007464 <osMessageQueueNew+0xda>
        /* Only non-NULL name objects are added to the Queue Registry */
        vQueueAddToRegistry (hQueue, attr->name);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	4619      	mov	r1, r3
 800745e:	6978      	ldr	r0, [r7, #20]
 8007460:	f000 fed0 	bl	8008204 <vQueueAddToRegistry>
    #endif

  }

  /* Return message queue ID */
  return ((osMessageQueueId_t)hQueue);
 8007464:	697b      	ldr	r3, [r7, #20]
}
 8007466:	4618      	mov	r0, r3
 8007468:	3718      	adds	r7, #24
 800746a:	46bd      	mov	sp, r7
 800746c:	bd80      	pop	{r7, pc}
	...

08007470 <vApplicationGetIdleTaskMemory>:
#if (configSUPPORT_STATIC_ALLOCATION == 1)
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007470:	b480      	push	{r7}
 8007472:	b085      	sub	sp, #20
 8007474:	af00      	add	r7, sp, #0
 8007476:	60f8      	str	r0, [r7, #12]
 8007478:	60b9      	str	r1, [r7, #8]
 800747a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	4a07      	ldr	r2, [pc, #28]	@ (800749c <vApplicationGetIdleTaskMemory+0x2c>)
 8007480:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	4a06      	ldr	r2, [pc, #24]	@ (80074a0 <vApplicationGetIdleTaskMemory+0x30>)
 8007486:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2280      	movs	r2, #128	@ 0x80
 800748c:	601a      	str	r2, [r3, #0]
}
 800748e:	bf00      	nop
 8007490:	3714      	adds	r7, #20
 8007492:	46bd      	mov	sp, r7
 8007494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007498:	4770      	bx	lr
 800749a:	bf00      	nop
 800749c:	20025cb0 	.word	0x20025cb0
 80074a0:	20025d0c 	.word	0x20025d0c

080074a4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80074a4:	b480      	push	{r7}
 80074a6:	b085      	sub	sp, #20
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	60f8      	str	r0, [r7, #12]
 80074ac:	60b9      	str	r1, [r7, #8]
 80074ae:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	4a07      	ldr	r2, [pc, #28]	@ (80074d0 <vApplicationGetTimerTaskMemory+0x2c>)
 80074b4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80074b6:	68bb      	ldr	r3, [r7, #8]
 80074b8:	4a06      	ldr	r2, [pc, #24]	@ (80074d4 <vApplicationGetTimerTaskMemory+0x30>)
 80074ba:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2280      	movs	r2, #128	@ 0x80
 80074c0:	601a      	str	r2, [r3, #0]
}
 80074c2:	bf00      	nop
 80074c4:	3714      	adds	r7, #20
 80074c6:	46bd      	mov	sp, r7
 80074c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074cc:	4770      	bx	lr
 80074ce:	bf00      	nop
 80074d0:	20025f0c 	.word	0x20025f0c
 80074d4:	20025f68 	.word	0x20025f68

080074d8 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80074d8:	b480      	push	{r7}
 80074da:	b083      	sub	sp, #12
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	f103 0208 	add.w	r2, r3, #8
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	f04f 32ff 	mov.w	r2, #4294967295
 80074f0:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	f103 0208 	add.w	r2, r3, #8
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	f103 0208 	add.w	r2, r3, #8
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	2200      	movs	r2, #0
 800750a:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800750c:	bf00      	nop
 800750e:	370c      	adds	r7, #12
 8007510:	46bd      	mov	sp, r7
 8007512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007516:	4770      	bx	lr

08007518 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007518:	b480      	push	{r7}
 800751a:	b083      	sub	sp, #12
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2200      	movs	r2, #0
 8007524:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007526:	bf00      	nop
 8007528:	370c      	adds	r7, #12
 800752a:	46bd      	mov	sp, r7
 800752c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007530:	4770      	bx	lr

08007532 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8007532:	b480      	push	{r7}
 8007534:	b085      	sub	sp, #20
 8007536:	af00      	add	r7, sp, #0
 8007538:	6078      	str	r0, [r7, #4]
 800753a:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8007542:	68bb      	ldr	r3, [r7, #8]
 8007544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007548:	d103      	bne.n	8007552 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	691b      	ldr	r3, [r3, #16]
 800754e:	60fb      	str	r3, [r7, #12]
 8007550:	e00c      	b.n	800756c <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	3308      	adds	r3, #8
 8007556:	60fb      	str	r3, [r7, #12]
 8007558:	e002      	b.n	8007560 <vListInsert+0x2e>
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	685b      	ldr	r3, [r3, #4]
 800755e:	60fb      	str	r3, [r7, #12]
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	685b      	ldr	r3, [r3, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	68ba      	ldr	r2, [r7, #8]
 8007568:	429a      	cmp	r2, r3
 800756a:	d2f6      	bcs.n	800755a <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	685a      	ldr	r2, [r3, #4]
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	685b      	ldr	r3, [r3, #4]
 8007578:	683a      	ldr	r2, [r7, #0]
 800757a:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	68fa      	ldr	r2, [r7, #12]
 8007580:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	683a      	ldr	r2, [r7, #0]
 8007586:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	687a      	ldr	r2, [r7, #4]
 800758c:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	1c5a      	adds	r2, r3, #1
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	601a      	str	r2, [r3, #0]
}
 8007598:	bf00      	nop
 800759a:	3714      	adds	r7, #20
 800759c:	46bd      	mov	sp, r7
 800759e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a2:	4770      	bx	lr

080075a4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80075a4:	b480      	push	{r7}
 80075a6:	b085      	sub	sp, #20
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	691b      	ldr	r3, [r3, #16]
 80075b0:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	685b      	ldr	r3, [r3, #4]
 80075b6:	687a      	ldr	r2, [r7, #4]
 80075b8:	6892      	ldr	r2, [r2, #8]
 80075ba:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	689b      	ldr	r3, [r3, #8]
 80075c0:	687a      	ldr	r2, [r7, #4]
 80075c2:	6852      	ldr	r2, [r2, #4]
 80075c4:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	685b      	ldr	r3, [r3, #4]
 80075ca:	687a      	ldr	r2, [r7, #4]
 80075cc:	429a      	cmp	r2, r3
 80075ce:	d103      	bne.n	80075d8 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	689a      	ldr	r2, [r3, #8]
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2200      	movs	r2, #0
 80075dc:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	1e5a      	subs	r2, r3, #1
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681b      	ldr	r3, [r3, #0]
}
 80075ec:	4618      	mov	r0, r3
 80075ee:	3714      	adds	r7, #20
 80075f0:	46bd      	mov	sp, r7
 80075f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f6:	4770      	bx	lr

080075f8 <vPortSetupTimerInterrupt>:
    }
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void ) /* PRIVILEGED_FUNCTION */
{
 80075f8:	b480      	push	{r7}
 80075fa:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and reset the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80075fc:	4b0b      	ldr	r3, [pc, #44]	@ (800762c <vPortSetupTimerInterrupt+0x34>)
 80075fe:	2200      	movs	r2, #0
 8007600:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007602:	4b0b      	ldr	r3, [pc, #44]	@ (8007630 <vPortSetupTimerInterrupt+0x38>)
 8007604:	2200      	movs	r2, #0
 8007606:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007608:	4b0a      	ldr	r3, [pc, #40]	@ (8007634 <vPortSetupTimerInterrupt+0x3c>)
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	4a0a      	ldr	r2, [pc, #40]	@ (8007638 <vPortSetupTimerInterrupt+0x40>)
 800760e:	fba2 2303 	umull	r2, r3, r2, r3
 8007612:	099b      	lsrs	r3, r3, #6
 8007614:	4a09      	ldr	r2, [pc, #36]	@ (800763c <vPortSetupTimerInterrupt+0x44>)
 8007616:	3b01      	subs	r3, #1
 8007618:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 800761a:	4b04      	ldr	r3, [pc, #16]	@ (800762c <vPortSetupTimerInterrupt+0x34>)
 800761c:	2207      	movs	r2, #7
 800761e:	601a      	str	r2, [r3, #0]
}
 8007620:	bf00      	nop
 8007622:	46bd      	mov	sp, r7
 8007624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007628:	4770      	bx	lr
 800762a:	bf00      	nop
 800762c:	e000e010 	.word	0xe000e010
 8007630:	e000e018 	.word	0xe000e018
 8007634:	20000000 	.word	0x20000000
 8007638:	10624dd3 	.word	0x10624dd3
 800763c:	e000e014 	.word	0xe000e014

08007640 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007640:	b580      	push	{r7, lr}
 8007642:	b082      	sub	sp, #8
 8007644:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8007646:	2300      	movs	r3, #0
 8007648:	607b      	str	r3, [r7, #4]
    /* A function that implements a task must not exit or attempt to return to
     * its caller as there is nothing to return to. If a task wants to exit it
     * should instead call vTaskDelete( NULL ). Artificially force an assert()
     * to be triggered if configASSERT() is defined, then stop here so
     * application writers can catch the error. */
    configASSERT( ulCriticalNesting == ~0UL );
 800764a:	4b0a      	ldr	r3, [pc, #40]	@ (8007674 <prvTaskExitError+0x34>)
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007652:	d003      	beq.n	800765c <prvTaskExitError+0x1c>
 8007654:	f000 f960 	bl	8007918 <ulSetInterruptMask>
 8007658:	bf00      	nop
 800765a:	e7fd      	b.n	8007658 <prvTaskExitError+0x18>
    portDISABLE_INTERRUPTS();
 800765c:	f000 f95c 	bl	8007918 <ulSetInterruptMask>

    while( ulDummy == 0 )
 8007660:	bf00      	nop
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	2b00      	cmp	r3, #0
 8007666:	d0fc      	beq.n	8007662 <prvTaskExitError+0x22>
         * warnings about code appearing after this function is called - making
         * ulDummy volatile makes the compiler think the function could return
         * and therefore not output an 'unreachable code' warning for code that
         * appears after it. */
    }
}
 8007668:	bf00      	nop
 800766a:	bf00      	nop
 800766c:	3708      	adds	r7, #8
 800766e:	46bd      	mov	sp, r7
 8007670:	bd80      	pop	{r7, pc}
 8007672:	bf00      	nop
 8007674:	20000004 	.word	0x20000004

08007678 <vPortYield>:
    }
#endif /* configENABLE_FPU */
/*-----------------------------------------------------------*/

void vPortYield( void ) /* PRIVILEGED_FUNCTION */
{
 8007678:	b480      	push	{r7}
 800767a:	af00      	add	r7, sp, #0
    /* Set a PendSV to request a context switch. */
    portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800767c:	4b06      	ldr	r3, [pc, #24]	@ (8007698 <vPortYield+0x20>)
 800767e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007682:	601a      	str	r2, [r3, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 8007684:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8007688:	f3bf 8f6f 	isb	sy
}
 800768c:	bf00      	nop
 800768e:	46bd      	mov	sp, r7
 8007690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007694:	4770      	bx	lr
 8007696:	bf00      	nop
 8007698:	e000ed04 	.word	0xe000ed04

0800769c <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void ) /* PRIVILEGED_FUNCTION */
{
 800769c:	b580      	push	{r7, lr}
 800769e:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 80076a0:	f000 f93a 	bl	8007918 <ulSetInterruptMask>
    ulCriticalNesting++;
 80076a4:	4b05      	ldr	r3, [pc, #20]	@ (80076bc <vPortEnterCritical+0x20>)
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	3301      	adds	r3, #1
 80076aa:	4a04      	ldr	r2, [pc, #16]	@ (80076bc <vPortEnterCritical+0x20>)
 80076ac:	6013      	str	r3, [r2, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 80076ae:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 80076b2:	f3bf 8f6f 	isb	sy
}
 80076b6:	bf00      	nop
 80076b8:	bd80      	pop	{r7, pc}
 80076ba:	bf00      	nop
 80076bc:	20000004 	.word	0x20000004

080076c0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void ) /* PRIVILEGED_FUNCTION */
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	af00      	add	r7, sp, #0
    configASSERT( ulCriticalNesting );
 80076c4:	4b0a      	ldr	r3, [pc, #40]	@ (80076f0 <vPortExitCritical+0x30>)
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d103      	bne.n	80076d4 <vPortExitCritical+0x14>
 80076cc:	f000 f924 	bl	8007918 <ulSetInterruptMask>
 80076d0:	bf00      	nop
 80076d2:	e7fd      	b.n	80076d0 <vPortExitCritical+0x10>
    ulCriticalNesting--;
 80076d4:	4b06      	ldr	r3, [pc, #24]	@ (80076f0 <vPortExitCritical+0x30>)
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	3b01      	subs	r3, #1
 80076da:	4a05      	ldr	r2, [pc, #20]	@ (80076f0 <vPortExitCritical+0x30>)
 80076dc:	6013      	str	r3, [r2, #0]

    if( ulCriticalNesting == 0 )
 80076de:	4b04      	ldr	r3, [pc, #16]	@ (80076f0 <vPortExitCritical+0x30>)
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d102      	bne.n	80076ec <vPortExitCritical+0x2c>
    {
        portENABLE_INTERRUPTS();
 80076e6:	2000      	movs	r0, #0
 80076e8:	f000 f923 	bl	8007932 <vClearInterruptMask>
    }
}
 80076ec:	bf00      	nop
 80076ee:	bd80      	pop	{r7, pc}
 80076f0:	20000004 	.word	0x20000004

080076f4 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void SysTick_Handler( void ) /* PRIVILEGED_FUNCTION */
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b082      	sub	sp, #8
 80076f8:	af00      	add	r7, sp, #0
    uint32_t ulPreviousMask;

    ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 80076fa:	f000 f90d 	bl	8007918 <ulSetInterruptMask>
 80076fe:	6078      	str	r0, [r7, #4]
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8007700:	f001 f932 	bl	8008968 <xTaskIncrementTick>
 8007704:	4603      	mov	r3, r0
 8007706:	2b00      	cmp	r3, #0
 8007708:	d003      	beq.n	8007712 <xPortSysTickHandler+0x1e>
        {
            /* Pend a context switch. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800770a:	4b05      	ldr	r3, [pc, #20]	@ (8007720 <xPortSysTickHandler+0x2c>)
 800770c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007710:	601a      	str	r2, [r3, #0]
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8007712:	6878      	ldr	r0, [r7, #4]
 8007714:	f000 f90d 	bl	8007932 <vClearInterruptMask>
}
 8007718:	bf00      	nop
 800771a:	3708      	adds	r7, #8
 800771c:	46bd      	mov	sp, r7
 800771e:	bd80      	pop	{r7, pc}
 8007720:	e000ed04 	.word	0xe000ed04

08007724 <vPortSVCHandler_C>:
/*-----------------------------------------------------------*/

void vPortSVCHandler_C( uint32_t * pulCallerStackAddress ) /* PRIVILEGED_FUNCTION portDONT_DISCARD */
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b084      	sub	sp, #16
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
    #endif /* configENABLE_TRUSTZONE */
    uint8_t ucSVCNumber;

    /* Register are stored on the stack in the following order - R0, R1, R2, R3,
     * R12, LR, PC, xPSR. */
    ulPC = pulCallerStackAddress[ 6 ];
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	699b      	ldr	r3, [r3, #24]
 8007730:	60fb      	str	r3, [r7, #12]
    ucSVCNumber = ( ( uint8_t * ) ulPC )[ -2 ];
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	3b02      	subs	r3, #2
 8007736:	781b      	ldrb	r3, [r3, #0]
 8007738:	72fb      	strb	r3, [r7, #11]

    switch( ucSVCNumber )
 800773a:	7afb      	ldrb	r3, [r7, #11]
 800773c:	2b02      	cmp	r3, #2
 800773e:	d102      	bne.n	8007746 <vPortSVCHandler_C+0x22>
            }
            #endif /* configENABLE_FPU */

            /* Setup the context of the first task so that the first task starts
             * executing. */
            vRestoreContextOfFirstTask();
 8007740:	f000 f8b6 	bl	80078b0 <vRestoreContextOfFirstTask>
            break;
 8007744:	e003      	b.n	800774e <vPortSVCHandler_C+0x2a>
                    break;
            #endif /* configENABLE_MPU */

        default:
            /* Incorrect SVC call. */
            configASSERT( pdFALSE );
 8007746:	f000 f8e7 	bl	8007918 <ulSetInterruptMask>
 800774a:	bf00      	nop
 800774c:	e7fd      	b.n	800774a <vPortSVCHandler_C+0x26>
    }
}
 800774e:	bf00      	nop
 8007750:	3710      	adds	r7, #16
 8007752:	46bd      	mov	sp, r7
 8007754:	bd80      	pop	{r7, pc}
	...

08007758 <pxPortInitialiseStack>:
                                         StackType_t * pxEndOfStack,
                                         TaskFunction_t pxCode,
                                         void * pvParameters ) /* PRIVILEGED_FUNCTION */
#endif /* configENABLE_MPU */
/* *INDENT-ON* */
{
 8007758:	b480      	push	{r7}
 800775a:	b085      	sub	sp, #20
 800775c:	af00      	add	r7, sp, #0
 800775e:	60f8      	str	r0, [r7, #12]
 8007760:	60b9      	str	r1, [r7, #8]
 8007762:	607a      	str	r2, [r7, #4]
 8007764:	603b      	str	r3, [r7, #0]
        }
        #endif /* configENABLE_TRUSTZONE */
    }
    #else /* portPRELOAD_REGISTERS */
    {
        pxTopOfStack--;                                          /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	3b04      	subs	r3, #4
 800776a:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = portINITIAL_XPSR;                        /* xPSR */
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007772:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	3b04      	subs	r3, #4
 8007778:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) pxCode;                  /* PC */
 800777a:	687a      	ldr	r2, [r7, #4]
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	3b04      	subs	r3, #4
 8007784:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS; /* LR */
 8007786:	4a38      	ldr	r2, [pc, #224]	@ (8007868 <pxPortInitialiseStack+0x110>)
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	3b04      	subs	r3, #4
 8007790:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) 0x12121212UL;            /* R12 */
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	f04f 3212 	mov.w	r2, #303174162	@ 0x12121212
 8007798:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	3b04      	subs	r3, #4
 800779e:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) 0x03030303UL;            /* R3 */
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	f04f 3203 	mov.w	r2, #50529027	@ 0x3030303
 80077a6:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	3b04      	subs	r3, #4
 80077ac:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) 0x02020202UL;            /* R2 */
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	f04f 3202 	mov.w	r2, #33686018	@ 0x2020202
 80077b4:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	3b04      	subs	r3, #4
 80077ba:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) 0x01010101UL;            /* R1 */
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	f04f 3201 	mov.w	r2, #16843009	@ 0x1010101
 80077c2:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	3b04      	subs	r3, #4
 80077c8:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) pvParameters;            /* R0 */
 80077ca:	683a      	ldr	r2, [r7, #0]
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	3b04      	subs	r3, #4
 80077d4:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) 0x11111111UL;            /* R11 */
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	f04f 3211 	mov.w	r2, #286331153	@ 0x11111111
 80077dc:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	3b04      	subs	r3, #4
 80077e2:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) 0x10101010UL;            /* R10 */
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	f04f 3210 	mov.w	r2, #269488144	@ 0x10101010
 80077ea:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	3b04      	subs	r3, #4
 80077f0:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) 0x09090909UL;            /* R09 */
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	f04f 3209 	mov.w	r2, #151587081	@ 0x9090909
 80077f8:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	3b04      	subs	r3, #4
 80077fe:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) 0x08080808UL;            /* R08 */
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	f04f 3208 	mov.w	r2, #134744072	@ 0x8080808
 8007806:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	3b04      	subs	r3, #4
 800780c:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) 0x07070707UL;            /* R07 */
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	f04f 3207 	mov.w	r2, #117901063	@ 0x7070707
 8007814:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	3b04      	subs	r3, #4
 800781a:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) 0x06060606UL;            /* R06 */
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	f04f 3206 	mov.w	r2, #101058054	@ 0x6060606
 8007822:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	3b04      	subs	r3, #4
 8007828:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) 0x05050505UL;            /* R05 */
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	f04f 3205 	mov.w	r2, #84215045	@ 0x5050505
 8007830:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	3b04      	subs	r3, #4
 8007836:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) 0x04040404UL;            /* R04 */
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	f04f 3204 	mov.w	r2, #67372036	@ 0x4040404
 800783e:	601a      	str	r2, [r3, #0]
        pxTopOfStack--;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	3b04      	subs	r3, #4
 8007844:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = portINITIAL_EXC_RETURN;                  /* EXC_RETURN */
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	f06f 0243 	mvn.w	r2, #67	@ 0x43
 800784c:	601a      	str	r2, [r3, #0]
                *pxTopOfStack = portINITIAL_CONTROL_UNPRIVILEGED; /* Slot used to hold this task's CONTROL value. */
            }
        }
        #endif /* configENABLE_MPU */

        pxTopOfStack--;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	3b04      	subs	r3, #4
 8007852:	60fb      	str	r3, [r7, #12]
        *pxTopOfStack = ( StackType_t ) pxEndOfStack; /* Slot used to hold this task's PSPLIM value. */
 8007854:	68ba      	ldr	r2, [r7, #8]
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	601a      	str	r2, [r3, #0]
        }
        #endif /* configENABLE_TRUSTZONE */
    }
    #endif /* portPRELOAD_REGISTERS */

    return pxTopOfStack;
 800785a:	68fb      	ldr	r3, [r7, #12]
}
 800785c:	4618      	mov	r0, r3
 800785e:	3714      	adds	r7, #20
 8007860:	46bd      	mov	sp, r7
 8007862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007866:	4770      	bx	lr
 8007868:	08007641 	.word	0x08007641

0800786c <xPortStartScheduler>:
/*-----------------------------------------------------------*/

BaseType_t xPortStartScheduler( void ) /* PRIVILEGED_FUNCTION */
{
 800786c:	b580      	push	{r7, lr}
 800786e:	af00      	add	r7, sp, #0
    /* Make PendSV, CallSV and SysTick the same priority as the kernel. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8007870:	4b0c      	ldr	r3, [pc, #48]	@ (80078a4 <xPortStartScheduler+0x38>)
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	4a0b      	ldr	r2, [pc, #44]	@ (80078a4 <xPortStartScheduler+0x38>)
 8007876:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800787a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800787c:	4b09      	ldr	r3, [pc, #36]	@ (80078a4 <xPortStartScheduler+0x38>)
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	4a08      	ldr	r2, [pc, #32]	@ (80078a4 <xPortStartScheduler+0x38>)
 8007882:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007886:	6013      	str	r3, [r2, #0]
    }
    #endif /* configENABLE_MPU */

    /* Start the timer that generates the tick ISR. Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8007888:	f7ff feb6 	bl	80075f8 <vPortSetupTimerInterrupt>

    /* Initialize the critical nesting count ready for the first task. */
    ulCriticalNesting = 0;
 800788c:	4b06      	ldr	r3, [pc, #24]	@ (80078a8 <xPortStartScheduler+0x3c>)
 800788e:	2200      	movs	r2, #0
 8007890:	601a      	str	r2, [r3, #0]

    /* Start the first task. */
    vStartFirstTask();
 8007892:	f000 f82d 	bl	80078f0 <vStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS. Call
     * vTaskSwitchContext() so link time optimization does not remove the
     * symbol. */
    vTaskSwitchContext();
 8007896:	f001 f977 	bl	8008b88 <vTaskSwitchContext>
    prvTaskExitError();
 800789a:	f7ff fed1 	bl	8007640 <prvTaskExitError>

    /* Should not get here. */
    return 0;
 800789e:	2300      	movs	r3, #0
}
 80078a0:	4618      	mov	r0, r3
 80078a2:	bd80      	pop	{r7, pc}
 80078a4:	e000ed20 	.word	0xe000ed20
 80078a8:	20000004 	.word	0x20000004
 80078ac:	00000000 	.word	0x00000000

080078b0 <vRestoreContextOfFirstTask>:
 * header files. */
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

void vRestoreContextOfFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 80078b0:	4a0b      	ldr	r2, [pc, #44]	@ (80078e0 <pxCurrentTCBConst2>)
 80078b2:	6811      	ldr	r1, [r2, #0]
 80078b4:	6808      	ldr	r0, [r1, #0]
 80078b6:	c806      	ldmia	r0!, {r1, r2}
 80078b8:	f381 880b 	msr	PSPLIM, r1
 80078bc:	2102      	movs	r1, #2
 80078be:	f381 8814 	msr	CONTROL, r1
 80078c2:	3020      	adds	r0, #32
 80078c4:	f380 8809 	msr	PSP, r0
 80078c8:	f3bf 8f6f 	isb	sy
 80078cc:	f04f 0000 	mov.w	r0, #0
 80078d0:	f380 8811 	msr	BASEPRI, r0
 80078d4:	4710      	bx	r2
 80078d6:	bf00      	nop
 80078d8:	f3af 8000 	nop.w
 80078dc:	f3af 8000 	nop.w

080078e0 <pxCurrentTCBConst2>:
 80078e0:	200261a8 	.word	0x200261a8
            "xMAIR0Const2: .word 0xe000edc0						\n"
            "xRNRConst2: .word 0xe000ed98						\n"
            "xRBARConst2: .word 0xe000ed9c						\n"
        #endif /* configENABLE_MPU */
    );
}
 80078e4:	bf00      	nop
 80078e6:	bf00      	nop
	...

080078f0 <vStartFirstTask>:
}
/*-----------------------------------------------------------*/

void vStartFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 80078f0:	4807      	ldr	r0, [pc, #28]	@ (8007910 <xVTORConst>)
 80078f2:	6800      	ldr	r0, [r0, #0]
 80078f4:	6800      	ldr	r0, [r0, #0]
 80078f6:	f380 8808 	msr	MSP, r0
 80078fa:	b662      	cpsie	i
 80078fc:	b661      	cpsie	f
 80078fe:	f3bf 8f4f 	dsb	sy
 8007902:	f3bf 8f6f 	isb	sy
 8007906:	df02      	svc	2
 8007908:	bf00      	nop
 800790a:	bf00      	nop
 800790c:	f3af 8000 	nop.w

08007910 <xVTORConst>:
 8007910:	e000ed08 	.word	0xe000ed08
        "													\n"
        "   .align 4										\n"
        "xVTORConst: .word 0xe000ed08						\n"
        ::"i" ( portSVC_START_SCHEDULER ) : "memory"
    );
}
 8007914:	bf00      	nop
 8007916:	bf00      	nop

08007918 <ulSetInterruptMask>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMask( void ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8007918:	f3ef 8011 	mrs	r0, BASEPRI
 800791c:	f04f 0150 	mov.w	r1, #80	@ 0x50
 8007920:	f381 8811 	msr	BASEPRI, r1
 8007924:	f3bf 8f4f 	dsb	sy
 8007928:	f3bf 8f6f 	isb	sy
 800792c:	4770      	bx	lr
        "	dsb												\n"
        "	isb												\n"
        "	bx lr											\n"/* Return. */
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 800792e:	bf00      	nop
 8007930:	4618      	mov	r0, r3

08007932 <vClearInterruptMask>:
/*-----------------------------------------------------------*/

void vClearInterruptMask( __attribute__( ( unused ) ) uint32_t ulMask ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8007932:	f380 8811 	msr	BASEPRI, r0
 8007936:	f3bf 8f4f 	dsb	sy
 800793a:	f3bf 8f6f 	isb	sy
 800793e:	4770      	bx	lr
        "	dsb												\n"
        "	isb												\n"
        "	bx lr											\n"/* Return. */
        ::: "memory"
    );
}
 8007940:	bf00      	nop
	...

08007950 <PendSV_Handler>:
/*-----------------------------------------------------------*/

void PendSV_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8007950:	f3ef 8009 	mrs	r0, PSP
 8007954:	f3ef 820b 	mrs	r2, PSPLIM
 8007958:	4673      	mov	r3, lr
 800795a:	e920 0ffc 	stmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 800795e:	4a10      	ldr	r2, [pc, #64]	@ (80079a0 <pxCurrentTCBConst>)
 8007960:	6811      	ldr	r1, [r2, #0]
 8007962:	6008      	str	r0, [r1, #0]
 8007964:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007968:	f380 8811 	msr	BASEPRI, r0
 800796c:	f3bf 8f4f 	dsb	sy
 8007970:	f3bf 8f6f 	isb	sy
 8007974:	f001 f908 	bl	8008b88 <vTaskSwitchContext>
 8007978:	f04f 0000 	mov.w	r0, #0
 800797c:	f380 8811 	msr	BASEPRI, r0
 8007980:	4a07      	ldr	r2, [pc, #28]	@ (80079a0 <pxCurrentTCBConst>)
 8007982:	6811      	ldr	r1, [r2, #0]
 8007984:	6808      	ldr	r0, [r1, #0]
 8007986:	e8b0 0ffc 	ldmia.w	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 800798a:	f382 880b 	msr	PSPLIM, r2
 800798e:	f380 8809 	msr	PSP, r0
 8007992:	4718      	bx	r3
 8007994:	f3af 8000 	nop.w
 8007998:	f3af 8000 	nop.w
 800799c:	f3af 8000 	nop.w

080079a0 <pxCurrentTCBConst>:
 80079a0:	200261a8 	.word	0x200261a8
            "xRNRConst: .word 0xe000ed98						\n"
            "xRBARConst: .word 0xe000ed9c						\n"
        #endif /* configENABLE_MPU */
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80079a4:	bf00      	nop
 80079a6:	bf00      	nop
	...

080079b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void SVC_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 80079b0:	f01e 0f04 	tst.w	lr, #4
 80079b4:	bf0c      	ite	eq
 80079b6:	f3ef 8008 	mrseq	r0, MSP
 80079ba:	f3ef 8009 	mrsne	r0, PSP
 80079be:	4904      	ldr	r1, [pc, #16]	@ (80079d0 <svchandler_address_const>)
 80079c0:	4708      	bx	r1
 80079c2:	bf00      	nop
 80079c4:	f3af 8000 	nop.w
 80079c8:	f3af 8000 	nop.w
 80079cc:	f3af 8000 	nop.w

080079d0 <svchandler_address_const>:
 80079d0:	08007725 	.word	0x08007725
        "	bx r1											\n"
        "													\n"
        "	.align 4										\n"
        "svchandler_address_const: .word vPortSVCHandler_C	\n"
    );
}
 80079d4:	bf00      	nop
 80079d6:	bf00      	nop

080079d8 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b084      	sub	sp, #16
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
 80079e0:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 80079e2:	2301      	movs	r3, #1
 80079e4:	60fb      	str	r3, [r7, #12]
    Queue_t * const pxQueue = xQueue;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	60bb      	str	r3, [r7, #8]

    configASSERT( pxQueue );
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d103      	bne.n	80079f8 <xQueueGenericReset+0x20>
 80079f0:	f7ff ff92 	bl	8007918 <ulSetInterruptMask>
 80079f4:	bf00      	nop
 80079f6:	e7fd      	b.n	80079f4 <xQueueGenericReset+0x1c>

    if( ( pxQueue != NULL ) &&
 80079f8:	68bb      	ldr	r3, [r7, #8]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d057      	beq.n	8007aae <xQueueGenericReset+0xd6>
        ( pxQueue->uxLength >= 1U ) &&
 80079fe:	68bb      	ldr	r3, [r7, #8]
 8007a00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d053      	beq.n	8007aae <xQueueGenericReset+0xd6>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8007a06:	68bb      	ldr	r3, [r7, #8]
 8007a08:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007a0a:	68bb      	ldr	r3, [r7, #8]
 8007a0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a0e:	2100      	movs	r1, #0
 8007a10:	fba3 2302 	umull	r2, r3, r3, r2
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d000      	beq.n	8007a1a <xQueueGenericReset+0x42>
 8007a18:	2101      	movs	r1, #1
 8007a1a:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d146      	bne.n	8007aae <xQueueGenericReset+0xd6>
    {
        taskENTER_CRITICAL();
 8007a20:	f7ff fe3c 	bl	800769c <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007a24:	68bb      	ldr	r3, [r7, #8]
 8007a26:	681a      	ldr	r2, [r3, #0]
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a2c:	68b9      	ldr	r1, [r7, #8]
 8007a2e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007a30:	fb01 f303 	mul.w	r3, r1, r3
 8007a34:	441a      	add	r2, r3
 8007a36:	68bb      	ldr	r3, [r7, #8]
 8007a38:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007a3a:	68bb      	ldr	r3, [r7, #8]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	681a      	ldr	r2, [r3, #0]
 8007a44:	68bb      	ldr	r3, [r7, #8]
 8007a46:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	681a      	ldr	r2, [r3, #0]
 8007a4c:	68bb      	ldr	r3, [r7, #8]
 8007a4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a50:	3b01      	subs	r3, #1
 8007a52:	68b9      	ldr	r1, [r7, #8]
 8007a54:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007a56:	fb01 f303 	mul.w	r3, r1, r3
 8007a5a:	441a      	add	r2, r3
 8007a5c:	68bb      	ldr	r3, [r7, #8]
 8007a5e:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	22ff      	movs	r2, #255	@ 0xff
 8007a64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8007a68:	68bb      	ldr	r3, [r7, #8]
 8007a6a:	22ff      	movs	r2, #255	@ 0xff
 8007a6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d10e      	bne.n	8007a94 <xQueueGenericReset+0xbc>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007a76:	68bb      	ldr	r3, [r7, #8]
 8007a78:	691b      	ldr	r3, [r3, #16]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d014      	beq.n	8007aa8 <xQueueGenericReset+0xd0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	3310      	adds	r3, #16
 8007a82:	4618      	mov	r0, r3
 8007a84:	f001 f930 	bl	8008ce8 <xTaskRemoveFromEventList>
 8007a88:	4603      	mov	r3, r0
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d00c      	beq.n	8007aa8 <xQueueGenericReset+0xd0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8007a8e:	f7ff fdf3 	bl	8007678 <vPortYield>
 8007a92:	e009      	b.n	8007aa8 <xQueueGenericReset+0xd0>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007a94:	68bb      	ldr	r3, [r7, #8]
 8007a96:	3310      	adds	r3, #16
 8007a98:	4618      	mov	r0, r3
 8007a9a:	f7ff fd1d 	bl	80074d8 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007a9e:	68bb      	ldr	r3, [r7, #8]
 8007aa0:	3324      	adds	r3, #36	@ 0x24
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	f7ff fd18 	bl	80074d8 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8007aa8:	f7ff fe0a 	bl	80076c0 <vPortExitCritical>
 8007aac:	e001      	b.n	8007ab2 <xQueueGenericReset+0xda>
    }
    else
    {
        xReturn = pdFAIL;
 8007aae:	2300      	movs	r3, #0
 8007ab0:	60fb      	str	r3, [r7, #12]
    }

    configASSERT( xReturn != pdFAIL );
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d103      	bne.n	8007ac0 <xQueueGenericReset+0xe8>
 8007ab8:	f7ff ff2e 	bl	8007918 <ulSetInterruptMask>
 8007abc:	bf00      	nop
 8007abe:	e7fd      	b.n	8007abc <xQueueGenericReset+0xe4>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
}
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	3710      	adds	r7, #16
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	bd80      	pop	{r7, pc}

08007aca <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 8007aca:	b580      	push	{r7, lr}
 8007acc:	b088      	sub	sp, #32
 8007ace:	af02      	add	r7, sp, #8
 8007ad0:	60f8      	str	r0, [r7, #12]
 8007ad2:	60b9      	str	r1, [r7, #8]
 8007ad4:	607a      	str	r2, [r7, #4]
 8007ad6:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 8007ad8:	2300      	movs	r3, #0
 8007ada:	617b      	str	r3, [r7, #20]

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d103      	bne.n	8007aea <xQueueGenericCreateStatic+0x20>
 8007ae2:	f7ff ff19 	bl	8007918 <ulSetInterruptMask>
 8007ae6:	bf00      	nop
 8007ae8:	e7fd      	b.n	8007ae6 <xQueueGenericCreateStatic+0x1c>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d029      	beq.n	8007b44 <xQueueGenericCreateStatic+0x7a>
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d026      	beq.n	8007b44 <xQueueGenericCreateStatic+0x7a>
            ( pxStaticQueue != NULL ) &&
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d002      	beq.n	8007b02 <xQueueGenericCreateStatic+0x38>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) ) &&
 8007afc:	68bb      	ldr	r3, [r7, #8]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d020      	beq.n	8007b44 <xQueueGenericCreateStatic+0x7a>
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d102      	bne.n	8007b0e <xQueueGenericCreateStatic+0x44>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) ) )
 8007b08:	68bb      	ldr	r3, [r7, #8]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d11a      	bne.n	8007b44 <xQueueGenericCreateStatic+0x7a>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 8007b0e:	2350      	movs	r3, #80	@ 0x50
 8007b10:	613b      	str	r3, [r7, #16]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 8007b12:	693b      	ldr	r3, [r7, #16]
 8007b14:	2b50      	cmp	r3, #80	@ 0x50
 8007b16:	d003      	beq.n	8007b20 <xQueueGenericCreateStatic+0x56>
 8007b18:	f7ff fefe 	bl	8007918 <ulSetInterruptMask>
 8007b1c:	bf00      	nop
 8007b1e:	e7fd      	b.n	8007b1c <xQueueGenericCreateStatic+0x52>
                ( void ) xSize;                             /* Keeps lint quiet when configASSERT() is not defined. */
 8007b20:	693b      	ldr	r3, [r7, #16]
            #endif /* configASSERT_DEFINED */

            /* The address of a statically allocated queue was passed in, use it.
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007b22:	683b      	ldr	r3, [r7, #0]
 8007b24:	617b      	str	r3, [r7, #20]
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007b26:	697b      	ldr	r3, [r7, #20]
 8007b28:	2201      	movs	r2, #1
 8007b2a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007b2e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8007b32:	697b      	ldr	r3, [r7, #20]
 8007b34:	9300      	str	r3, [sp, #0]
 8007b36:	4613      	mov	r3, r2
 8007b38:	687a      	ldr	r2, [r7, #4]
 8007b3a:	68b9      	ldr	r1, [r7, #8]
 8007b3c:	68f8      	ldr	r0, [r7, #12]
 8007b3e:	f000 f858 	bl	8007bf2 <prvInitialiseNewQueue>
 8007b42:	e006      	b.n	8007b52 <xQueueGenericCreateStatic+0x88>
        }
        else
        {
            configASSERT( pxNewQueue );
 8007b44:	697b      	ldr	r3, [r7, #20]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d103      	bne.n	8007b52 <xQueueGenericCreateStatic+0x88>
 8007b4a:	f7ff fee5 	bl	8007918 <ulSetInterruptMask>
 8007b4e:	bf00      	nop
 8007b50:	e7fd      	b.n	8007b4e <xQueueGenericCreateStatic+0x84>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8007b52:	697b      	ldr	r3, [r7, #20]
    }
 8007b54:	4618      	mov	r0, r3
 8007b56:	3718      	adds	r7, #24
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	bd80      	pop	{r7, pc}

08007b5c <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b08a      	sub	sp, #40	@ 0x28
 8007b60:	af02      	add	r7, sp, #8
 8007b62:	60f8      	str	r0, [r7, #12]
 8007b64:	60b9      	str	r1, [r7, #8]
 8007b66:	4613      	mov	r3, r2
 8007b68:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d032      	beq.n	8007bda <xQueueGenericCreate+0x7e>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8007b74:	2100      	movs	r1, #0
 8007b76:	68ba      	ldr	r2, [r7, #8]
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	fba3 2302 	umull	r2, r3, r3, r2
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d000      	beq.n	8007b84 <xQueueGenericCreate+0x28>
 8007b82:	2101      	movs	r1, #1
 8007b84:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d127      	bne.n	8007bda <xQueueGenericCreate+0x7e>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	68ba      	ldr	r2, [r7, #8]
 8007b8e:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8007b92:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 8007b96:	d820      	bhi.n	8007bda <xQueueGenericCreate+0x7e>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	68ba      	ldr	r2, [r7, #8]
 8007b9c:	fb02 f303 	mul.w	r3, r2, r3
 8007ba0:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007ba2:	69bb      	ldr	r3, [r7, #24]
 8007ba4:	3350      	adds	r3, #80	@ 0x50
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	f001 fefe 	bl	80099a8 <pvPortMalloc>
 8007bac:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8007bae:	69fb      	ldr	r3, [r7, #28]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d019      	beq.n	8007be8 <xQueueGenericCreate+0x8c>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007bb4:	69fb      	ldr	r3, [r7, #28]
 8007bb6:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007bb8:	697b      	ldr	r3, [r7, #20]
 8007bba:	3350      	adds	r3, #80	@ 0x50
 8007bbc:	617b      	str	r3, [r7, #20]
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    /* Queues can be created either statically or dynamically, so
                     * note this task was created dynamically in case it is later
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007bbe:	69fb      	ldr	r3, [r7, #28]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007bc6:	79fa      	ldrb	r2, [r7, #7]
 8007bc8:	69fb      	ldr	r3, [r7, #28]
 8007bca:	9300      	str	r3, [sp, #0]
 8007bcc:	4613      	mov	r3, r2
 8007bce:	697a      	ldr	r2, [r7, #20]
 8007bd0:	68b9      	ldr	r1, [r7, #8]
 8007bd2:	68f8      	ldr	r0, [r7, #12]
 8007bd4:	f000 f80d 	bl	8007bf2 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8007bd8:	e006      	b.n	8007be8 <xQueueGenericCreate+0x8c>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8007bda:	69fb      	ldr	r3, [r7, #28]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d103      	bne.n	8007be8 <xQueueGenericCreate+0x8c>
 8007be0:	f7ff fe9a 	bl	8007918 <ulSetInterruptMask>
 8007be4:	bf00      	nop
 8007be6:	e7fd      	b.n	8007be4 <xQueueGenericCreate+0x88>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8007be8:	69fb      	ldr	r3, [r7, #28]
    }
 8007bea:	4618      	mov	r0, r3
 8007bec:	3720      	adds	r7, #32
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	bd80      	pop	{r7, pc}

08007bf2 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8007bf2:	b580      	push	{r7, lr}
 8007bf4:	b084      	sub	sp, #16
 8007bf6:	af00      	add	r7, sp, #0
 8007bf8:	60f8      	str	r0, [r7, #12]
 8007bfa:	60b9      	str	r1, [r7, #8]
 8007bfc:	607a      	str	r2, [r7, #4]
 8007bfe:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d103      	bne.n	8007c0e <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007c06:	69bb      	ldr	r3, [r7, #24]
 8007c08:	69ba      	ldr	r2, [r7, #24]
 8007c0a:	601a      	str	r2, [r3, #0]
 8007c0c:	e002      	b.n	8007c14 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007c0e:	69bb      	ldr	r3, [r7, #24]
 8007c10:	687a      	ldr	r2, [r7, #4]
 8007c12:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8007c14:	69bb      	ldr	r3, [r7, #24]
 8007c16:	68fa      	ldr	r2, [r7, #12]
 8007c18:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8007c1a:	69bb      	ldr	r3, [r7, #24]
 8007c1c:	68ba      	ldr	r2, [r7, #8]
 8007c1e:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007c20:	2101      	movs	r1, #1
 8007c22:	69b8      	ldr	r0, [r7, #24]
 8007c24:	f7ff fed8 	bl	80079d8 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8007c28:	69bb      	ldr	r3, [r7, #24]
 8007c2a:	78fa      	ldrb	r2, [r7, #3]
 8007c2c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8007c30:	bf00      	nop
 8007c32:	3710      	adds	r7, #16
 8007c34:	46bd      	mov	sp, r7
 8007c36:	bd80      	pop	{r7, pc}

08007c38 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static void prvInitialiseMutex( Queue_t * pxNewQueue )
    {
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b082      	sub	sp, #8
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
        if( pxNewQueue != NULL )
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d00e      	beq.n	8007c64 <prvInitialiseMutex+0x2c>
        {
            /* The queue create function will set all the queue structure members
            * correctly for a generic queue, but this function is creating a
            * mutex.  Overwrite those members that need to be set differently -
            * in particular the information required for priority inheritance. */
            pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2200      	movs	r2, #0
 8007c4a:	609a      	str	r2, [r3, #8]
            pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2200      	movs	r2, #0
 8007c50:	601a      	str	r2, [r3, #0]

            /* In case this is a recursive mutex. */
            pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	2200      	movs	r2, #0
 8007c56:	60da      	str	r2, [r3, #12]

            traceCREATE_MUTEX( pxNewQueue );

            /* Start with the semaphore in the expected state. */
            ( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8007c58:	2300      	movs	r3, #0
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	2100      	movs	r1, #0
 8007c5e:	6878      	ldr	r0, [r7, #4]
 8007c60:	f000 f837 	bl	8007cd2 <xQueueGenericSend>
        }
        else
        {
            traceCREATE_MUTEX_FAILED();
        }
    }
 8007c64:	bf00      	nop
 8007c66:	3708      	adds	r7, #8
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	bd80      	pop	{r7, pc}

08007c6c <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
    {
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b086      	sub	sp, #24
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	4603      	mov	r3, r0
 8007c74:	71fb      	strb	r3, [r7, #7]
        QueueHandle_t xNewQueue;
        const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007c76:	2301      	movs	r3, #1
 8007c78:	617b      	str	r3, [r7, #20]
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	613b      	str	r3, [r7, #16]

        xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8007c7e:	79fb      	ldrb	r3, [r7, #7]
 8007c80:	461a      	mov	r2, r3
 8007c82:	6939      	ldr	r1, [r7, #16]
 8007c84:	6978      	ldr	r0, [r7, #20]
 8007c86:	f7ff ff69 	bl	8007b5c <xQueueGenericCreate>
 8007c8a:	60f8      	str	r0, [r7, #12]
        prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007c8c:	68f8      	ldr	r0, [r7, #12]
 8007c8e:	f7ff ffd3 	bl	8007c38 <prvInitialiseMutex>

        return xNewQueue;
 8007c92:	68fb      	ldr	r3, [r7, #12]
    }
 8007c94:	4618      	mov	r0, r3
 8007c96:	3718      	adds	r7, #24
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	bd80      	pop	{r7, pc}

08007c9c <xQueueCreateMutexStatic>:

#if ( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType,
                                           StaticQueue_t * pxStaticQueue )
    {
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b088      	sub	sp, #32
 8007ca0:	af02      	add	r7, sp, #8
 8007ca2:	4603      	mov	r3, r0
 8007ca4:	6039      	str	r1, [r7, #0]
 8007ca6:	71fb      	strb	r3, [r7, #7]
        QueueHandle_t xNewQueue;
        const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007ca8:	2301      	movs	r3, #1
 8007caa:	617b      	str	r3, [r7, #20]
 8007cac:	2300      	movs	r3, #0
 8007cae:	613b      	str	r3, [r7, #16]

        /* Prevent compiler warnings about unused parameters if
         * configUSE_TRACE_FACILITY does not equal 1. */
        ( void ) ucQueueType;

        xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8007cb0:	79fb      	ldrb	r3, [r7, #7]
 8007cb2:	9300      	str	r3, [sp, #0]
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	6939      	ldr	r1, [r7, #16]
 8007cba:	6978      	ldr	r0, [r7, #20]
 8007cbc:	f7ff ff05 	bl	8007aca <xQueueGenericCreateStatic>
 8007cc0:	60f8      	str	r0, [r7, #12]
        prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007cc2:	68f8      	ldr	r0, [r7, #12]
 8007cc4:	f7ff ffb8 	bl	8007c38 <prvInitialiseMutex>

        return xNewQueue;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
    }
 8007cca:	4618      	mov	r0, r3
 8007ccc:	3718      	adds	r7, #24
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	bd80      	pop	{r7, pc}

08007cd2 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8007cd2:	b580      	push	{r7, lr}
 8007cd4:	b08a      	sub	sp, #40	@ 0x28
 8007cd6:	af00      	add	r7, sp, #0
 8007cd8:	60f8      	str	r0, [r7, #12]
 8007cda:	60b9      	str	r1, [r7, #8]
 8007cdc:	607a      	str	r2, [r7, #4]
 8007cde:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	627b      	str	r3, [r7, #36]	@ 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	623b      	str	r3, [r7, #32]

    configASSERT( pxQueue );
 8007ce8:	6a3b      	ldr	r3, [r7, #32]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d103      	bne.n	8007cf6 <xQueueGenericSend+0x24>
 8007cee:	f7ff fe13 	bl	8007918 <ulSetInterruptMask>
 8007cf2:	bf00      	nop
 8007cf4:	e7fd      	b.n	8007cf2 <xQueueGenericSend+0x20>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007cf6:	68bb      	ldr	r3, [r7, #8]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d103      	bne.n	8007d04 <xQueueGenericSend+0x32>
 8007cfc:	6a3b      	ldr	r3, [r7, #32]
 8007cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d101      	bne.n	8007d08 <xQueueGenericSend+0x36>
 8007d04:	2301      	movs	r3, #1
 8007d06:	e000      	b.n	8007d0a <xQueueGenericSend+0x38>
 8007d08:	2300      	movs	r3, #0
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d103      	bne.n	8007d16 <xQueueGenericSend+0x44>
 8007d0e:	f7ff fe03 	bl	8007918 <ulSetInterruptMask>
 8007d12:	bf00      	nop
 8007d14:	e7fd      	b.n	8007d12 <xQueueGenericSend+0x40>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	2b02      	cmp	r3, #2
 8007d1a:	d103      	bne.n	8007d24 <xQueueGenericSend+0x52>
 8007d1c:	6a3b      	ldr	r3, [r7, #32]
 8007d1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d20:	2b01      	cmp	r3, #1
 8007d22:	d101      	bne.n	8007d28 <xQueueGenericSend+0x56>
 8007d24:	2301      	movs	r3, #1
 8007d26:	e000      	b.n	8007d2a <xQueueGenericSend+0x58>
 8007d28:	2300      	movs	r3, #0
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d103      	bne.n	8007d36 <xQueueGenericSend+0x64>
 8007d2e:	f7ff fdf3 	bl	8007918 <ulSetInterruptMask>
 8007d32:	bf00      	nop
 8007d34:	e7fd      	b.n	8007d32 <xQueueGenericSend+0x60>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007d36:	f001 f9e1 	bl	80090fc <xTaskGetSchedulerState>
 8007d3a:	4603      	mov	r3, r0
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d102      	bne.n	8007d46 <xQueueGenericSend+0x74>
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d101      	bne.n	8007d4a <xQueueGenericSend+0x78>
 8007d46:	2301      	movs	r3, #1
 8007d48:	e000      	b.n	8007d4c <xQueueGenericSend+0x7a>
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d103      	bne.n	8007d58 <xQueueGenericSend+0x86>
 8007d50:	f7ff fde2 	bl	8007918 <ulSetInterruptMask>
 8007d54:	bf00      	nop
 8007d56:	e7fd      	b.n	8007d54 <xQueueGenericSend+0x82>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8007d58:	f7ff fca0 	bl	800769c <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007d5c:	6a3b      	ldr	r3, [r7, #32]
 8007d5e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007d60:	6a3b      	ldr	r3, [r7, #32]
 8007d62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d64:	429a      	cmp	r2, r3
 8007d66:	d302      	bcc.n	8007d6e <xQueueGenericSend+0x9c>
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	2b02      	cmp	r3, #2
 8007d6c:	d11d      	bne.n	8007daa <xQueueGenericSend+0xd8>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007d6e:	683a      	ldr	r2, [r7, #0]
 8007d70:	68b9      	ldr	r1, [r7, #8]
 8007d72:	6a38      	ldr	r0, [r7, #32]
 8007d74:	f000 f936 	bl	8007fe4 <prvCopyDataToQueue>
 8007d78:	61f8      	str	r0, [r7, #28]

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007d7a:	6a3b      	ldr	r3, [r7, #32]
 8007d7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d00a      	beq.n	8007d98 <xQueueGenericSend+0xc6>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d82:	6a3b      	ldr	r3, [r7, #32]
 8007d84:	3324      	adds	r3, #36	@ 0x24
 8007d86:	4618      	mov	r0, r3
 8007d88:	f000 ffae 	bl	8008ce8 <xTaskRemoveFromEventList>
 8007d8c:	4603      	mov	r3, r0
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d007      	beq.n	8007da2 <xQueueGenericSend+0xd0>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 8007d92:	f7ff fc71 	bl	8007678 <vPortYield>
 8007d96:	e004      	b.n	8007da2 <xQueueGenericSend+0xd0>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 8007d98:	69fb      	ldr	r3, [r7, #28]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d001      	beq.n	8007da2 <xQueueGenericSend+0xd0>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 8007d9e:	f7ff fc6b 	bl	8007678 <vPortYield>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8007da2:	f7ff fc8d 	bl	80076c0 <vPortExitCritical>
                return pdPASS;
 8007da6:	2301      	movs	r3, #1
 8007da8:	e05c      	b.n	8007e64 <xQueueGenericSend+0x192>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d103      	bne.n	8007db8 <xQueueGenericSend+0xe6>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8007db0:	f7ff fc86 	bl	80076c0 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8007db4:	2300      	movs	r3, #0
 8007db6:	e055      	b.n	8007e64 <xQueueGenericSend+0x192>
                }
                else if( xEntryTimeSet == pdFALSE )
 8007db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d106      	bne.n	8007dcc <xQueueGenericSend+0xfa>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8007dbe:	f107 0314 	add.w	r3, r7, #20
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	f001 f85e 	bl	8008e84 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8007dc8:	2301      	movs	r3, #1
 8007dca:	627b      	str	r3, [r7, #36]	@ 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8007dcc:	f7ff fc78 	bl	80076c0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8007dd0:	f000 fcbe 	bl	8008750 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8007dd4:	f7ff fc62 	bl	800769c <vPortEnterCritical>
 8007dd8:	6a3b      	ldr	r3, [r7, #32]
 8007dda:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007dde:	b25b      	sxtb	r3, r3
 8007de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007de4:	d103      	bne.n	8007dee <xQueueGenericSend+0x11c>
 8007de6:	6a3b      	ldr	r3, [r7, #32]
 8007de8:	2200      	movs	r2, #0
 8007dea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007dee:	6a3b      	ldr	r3, [r7, #32]
 8007df0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007df4:	b25b      	sxtb	r3, r3
 8007df6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dfa:	d103      	bne.n	8007e04 <xQueueGenericSend+0x132>
 8007dfc:	6a3b      	ldr	r3, [r7, #32]
 8007dfe:	2200      	movs	r2, #0
 8007e00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007e04:	f7ff fc5c 	bl	80076c0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007e08:	1d3a      	adds	r2, r7, #4
 8007e0a:	f107 0314 	add.w	r3, r7, #20
 8007e0e:	4611      	mov	r1, r2
 8007e10:	4618      	mov	r0, r3
 8007e12:	f001 f84d 	bl	8008eb0 <xTaskCheckForTimeOut>
 8007e16:	4603      	mov	r3, r0
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d11d      	bne.n	8007e58 <xQueueGenericSend+0x186>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007e1c:	6a38      	ldr	r0, [r7, #32]
 8007e1e:	f000 f9d9 	bl	80081d4 <prvIsQueueFull>
 8007e22:	4603      	mov	r3, r0
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d011      	beq.n	8007e4c <xQueueGenericSend+0x17a>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007e28:	6a3b      	ldr	r3, [r7, #32]
 8007e2a:	3310      	adds	r3, #16
 8007e2c:	687a      	ldr	r2, [r7, #4]
 8007e2e:	4611      	mov	r1, r2
 8007e30:	4618      	mov	r0, r3
 8007e32:	f000 fefd 	bl	8008c30 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8007e36:	6a38      	ldr	r0, [r7, #32]
 8007e38:	f000 f964 	bl	8008104 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8007e3c:	f000 fc96 	bl	800876c <xTaskResumeAll>
 8007e40:	4603      	mov	r3, r0
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d188      	bne.n	8007d58 <xQueueGenericSend+0x86>
                {
                    portYIELD_WITHIN_API();
 8007e46:	f7ff fc17 	bl	8007678 <vPortYield>
 8007e4a:	e785      	b.n	8007d58 <xQueueGenericSend+0x86>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8007e4c:	6a38      	ldr	r0, [r7, #32]
 8007e4e:	f000 f959 	bl	8008104 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8007e52:	f000 fc8b 	bl	800876c <xTaskResumeAll>
 8007e56:	e77f      	b.n	8007d58 <xQueueGenericSend+0x86>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8007e58:	6a38      	ldr	r0, [r7, #32]
 8007e5a:	f000 f953 	bl	8008104 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8007e5e:	f000 fc85 	bl	800876c <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8007e62:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8007e64:	4618      	mov	r0, r3
 8007e66:	3728      	adds	r7, #40	@ 0x28
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	bd80      	pop	{r7, pc}

08007e6c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b08a      	sub	sp, #40	@ 0x28
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	60f8      	str	r0, [r7, #12]
 8007e74:	60b9      	str	r1, [r7, #8]
 8007e76:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8007e78:	2300      	movs	r3, #0
 8007e7a:	627b      	str	r3, [r7, #36]	@ 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	623b      	str	r3, [r7, #32]

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8007e80:	6a3b      	ldr	r3, [r7, #32]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d103      	bne.n	8007e8e <xQueueReceive+0x22>
 8007e86:	f7ff fd47 	bl	8007918 <ulSetInterruptMask>
 8007e8a:	bf00      	nop
 8007e8c:	e7fd      	b.n	8007e8a <xQueueReceive+0x1e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007e8e:	68bb      	ldr	r3, [r7, #8]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d103      	bne.n	8007e9c <xQueueReceive+0x30>
 8007e94:	6a3b      	ldr	r3, [r7, #32]
 8007e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d101      	bne.n	8007ea0 <xQueueReceive+0x34>
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	e000      	b.n	8007ea2 <xQueueReceive+0x36>
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d103      	bne.n	8007eae <xQueueReceive+0x42>
 8007ea6:	f7ff fd37 	bl	8007918 <ulSetInterruptMask>
 8007eaa:	bf00      	nop
 8007eac:	e7fd      	b.n	8007eaa <xQueueReceive+0x3e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007eae:	f001 f925 	bl	80090fc <xTaskGetSchedulerState>
 8007eb2:	4603      	mov	r3, r0
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d102      	bne.n	8007ebe <xQueueReceive+0x52>
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d101      	bne.n	8007ec2 <xQueueReceive+0x56>
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	e000      	b.n	8007ec4 <xQueueReceive+0x58>
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d103      	bne.n	8007ed0 <xQueueReceive+0x64>
 8007ec8:	f7ff fd26 	bl	8007918 <ulSetInterruptMask>
 8007ecc:	bf00      	nop
 8007ece:	e7fd      	b.n	8007ecc <xQueueReceive+0x60>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8007ed0:	f7ff fbe4 	bl	800769c <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007ed4:	6a3b      	ldr	r3, [r7, #32]
 8007ed6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ed8:	61fb      	str	r3, [r7, #28]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007eda:	69fb      	ldr	r3, [r7, #28]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d019      	beq.n	8007f14 <xQueueReceive+0xa8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007ee0:	68b9      	ldr	r1, [r7, #8]
 8007ee2:	6a38      	ldr	r0, [r7, #32]
 8007ee4:	f000 f8e8 	bl	80080b8 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007ee8:	69fb      	ldr	r3, [r7, #28]
 8007eea:	1e5a      	subs	r2, r3, #1
 8007eec:	6a3b      	ldr	r3, [r7, #32]
 8007eee:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007ef0:	6a3b      	ldr	r3, [r7, #32]
 8007ef2:	691b      	ldr	r3, [r3, #16]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d009      	beq.n	8007f0c <xQueueReceive+0xa0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007ef8:	6a3b      	ldr	r3, [r7, #32]
 8007efa:	3310      	adds	r3, #16
 8007efc:	4618      	mov	r0, r3
 8007efe:	f000 fef3 	bl	8008ce8 <xTaskRemoveFromEventList>
 8007f02:	4603      	mov	r3, r0
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d001      	beq.n	8007f0c <xQueueReceive+0xa0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8007f08:	f7ff fbb6 	bl	8007678 <vPortYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8007f0c:	f7ff fbd8 	bl	80076c0 <vPortExitCritical>
                return pdPASS;
 8007f10:	2301      	movs	r3, #1
 8007f12:	e063      	b.n	8007fdc <xQueueReceive+0x170>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d103      	bne.n	8007f22 <xQueueReceive+0xb6>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8007f1a:	f7ff fbd1 	bl	80076c0 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8007f1e:	2300      	movs	r3, #0
 8007f20:	e05c      	b.n	8007fdc <xQueueReceive+0x170>
                }
                else if( xEntryTimeSet == pdFALSE )
 8007f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d106      	bne.n	8007f36 <xQueueReceive+0xca>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8007f28:	f107 0314 	add.w	r3, r7, #20
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	f000 ffa9 	bl	8008e84 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8007f32:	2301      	movs	r3, #1
 8007f34:	627b      	str	r3, [r7, #36]	@ 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8007f36:	f7ff fbc3 	bl	80076c0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8007f3a:	f000 fc09 	bl	8008750 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8007f3e:	f7ff fbad 	bl	800769c <vPortEnterCritical>
 8007f42:	6a3b      	ldr	r3, [r7, #32]
 8007f44:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007f48:	b25b      	sxtb	r3, r3
 8007f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f4e:	d103      	bne.n	8007f58 <xQueueReceive+0xec>
 8007f50:	6a3b      	ldr	r3, [r7, #32]
 8007f52:	2200      	movs	r2, #0
 8007f54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007f58:	6a3b      	ldr	r3, [r7, #32]
 8007f5a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007f5e:	b25b      	sxtb	r3, r3
 8007f60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f64:	d103      	bne.n	8007f6e <xQueueReceive+0x102>
 8007f66:	6a3b      	ldr	r3, [r7, #32]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007f6e:	f7ff fba7 	bl	80076c0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007f72:	1d3a      	adds	r2, r7, #4
 8007f74:	f107 0314 	add.w	r3, r7, #20
 8007f78:	4611      	mov	r1, r2
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	f000 ff98 	bl	8008eb0 <xTaskCheckForTimeOut>
 8007f80:	4603      	mov	r3, r0
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d11d      	bne.n	8007fc2 <xQueueReceive+0x156>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007f86:	6a38      	ldr	r0, [r7, #32]
 8007f88:	f000 f90e 	bl	80081a8 <prvIsQueueEmpty>
 8007f8c:	4603      	mov	r3, r0
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d011      	beq.n	8007fb6 <xQueueReceive+0x14a>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007f92:	6a3b      	ldr	r3, [r7, #32]
 8007f94:	3324      	adds	r3, #36	@ 0x24
 8007f96:	687a      	ldr	r2, [r7, #4]
 8007f98:	4611      	mov	r1, r2
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	f000 fe48 	bl	8008c30 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8007fa0:	6a38      	ldr	r0, [r7, #32]
 8007fa2:	f000 f8af 	bl	8008104 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8007fa6:	f000 fbe1 	bl	800876c <xTaskResumeAll>
 8007faa:	4603      	mov	r3, r0
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d18f      	bne.n	8007ed0 <xQueueReceive+0x64>
                {
                    portYIELD_WITHIN_API();
 8007fb0:	f7ff fb62 	bl	8007678 <vPortYield>
 8007fb4:	e78c      	b.n	8007ed0 <xQueueReceive+0x64>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8007fb6:	6a38      	ldr	r0, [r7, #32]
 8007fb8:	f000 f8a4 	bl	8008104 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8007fbc:	f000 fbd6 	bl	800876c <xTaskResumeAll>
 8007fc0:	e786      	b.n	8007ed0 <xQueueReceive+0x64>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8007fc2:	6a38      	ldr	r0, [r7, #32]
 8007fc4:	f000 f89e 	bl	8008104 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8007fc8:	f000 fbd0 	bl	800876c <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007fcc:	6a38      	ldr	r0, [r7, #32]
 8007fce:	f000 f8eb 	bl	80081a8 <prvIsQueueEmpty>
 8007fd2:	4603      	mov	r3, r0
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	f43f af7b 	beq.w	8007ed0 <xQueueReceive+0x64>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8007fda:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8007fdc:	4618      	mov	r0, r3
 8007fde:	3728      	adds	r7, #40	@ 0x28
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	bd80      	pop	{r7, pc}

08007fe4 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	b086      	sub	sp, #24
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	60f8      	str	r0, [r7, #12]
 8007fec:	60b9      	str	r1, [r7, #8]
 8007fee:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ff8:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d10d      	bne.n	800801e <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d14d      	bne.n	80080a6 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	689b      	ldr	r3, [r3, #8]
 800800e:	4618      	mov	r0, r3
 8008010:	f001 f892 	bl	8009138 <xTaskPriorityDisinherit>
 8008014:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	2200      	movs	r2, #0
 800801a:	609a      	str	r2, [r3, #8]
 800801c:	e043      	b.n	80080a6 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2b00      	cmp	r3, #0
 8008022:	d119      	bne.n	8008058 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	6858      	ldr	r0, [r3, #4]
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800802c:	461a      	mov	r2, r3
 800802e:	68b9      	ldr	r1, [r7, #8]
 8008030:	f001 fe96 	bl	8009d60 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	685a      	ldr	r2, [r3, #4]
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800803c:	441a      	add	r2, r3
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	685a      	ldr	r2, [r3, #4]
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	689b      	ldr	r3, [r3, #8]
 800804a:	429a      	cmp	r2, r3
 800804c:	d32b      	bcc.n	80080a6 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	681a      	ldr	r2, [r3, #0]
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	605a      	str	r2, [r3, #4]
 8008056:	e026      	b.n	80080a6 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	68d8      	ldr	r0, [r3, #12]
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008060:	461a      	mov	r2, r3
 8008062:	68b9      	ldr	r1, [r7, #8]
 8008064:	f001 fe7c 	bl	8009d60 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	68da      	ldr	r2, [r3, #12]
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008070:	425b      	negs	r3, r3
 8008072:	441a      	add	r2, r3
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	68da      	ldr	r2, [r3, #12]
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	429a      	cmp	r2, r3
 8008082:	d207      	bcs.n	8008094 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	689a      	ldr	r2, [r3, #8]
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800808c:	425b      	negs	r3, r3
 800808e:	441a      	add	r2, r3
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2b02      	cmp	r3, #2
 8008098:	d105      	bne.n	80080a6 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800809a:	693b      	ldr	r3, [r7, #16]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d002      	beq.n	80080a6 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 80080a0:	693b      	ldr	r3, [r7, #16]
 80080a2:	3b01      	subs	r3, #1
 80080a4:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80080a6:	693b      	ldr	r3, [r7, #16]
 80080a8:	1c5a      	adds	r2, r3, #1
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 80080ae:	697b      	ldr	r3, [r7, #20]
}
 80080b0:	4618      	mov	r0, r3
 80080b2:	3718      	adds	r7, #24
 80080b4:	46bd      	mov	sp, r7
 80080b6:	bd80      	pop	{r7, pc}

080080b8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b082      	sub	sp, #8
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
 80080c0:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d018      	beq.n	80080fc <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	68da      	ldr	r2, [r3, #12]
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080d2:	441a      	add	r2, r3
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	68da      	ldr	r2, [r3, #12]
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	689b      	ldr	r3, [r3, #8]
 80080e0:	429a      	cmp	r2, r3
 80080e2:	d303      	bcc.n	80080ec <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681a      	ldr	r2, [r3, #0]
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	68d9      	ldr	r1, [r3, #12]
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080f4:	461a      	mov	r2, r3
 80080f6:	6838      	ldr	r0, [r7, #0]
 80080f8:	f001 fe32 	bl	8009d60 <memcpy>
    }
}
 80080fc:	bf00      	nop
 80080fe:	3708      	adds	r7, #8
 8008100:	46bd      	mov	sp, r7
 8008102:	bd80      	pop	{r7, pc}

08008104 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008104:	b580      	push	{r7, lr}
 8008106:	b084      	sub	sp, #16
 8008108:	af00      	add	r7, sp, #0
 800810a:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 800810c:	f7ff fac6 	bl	800769c <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008116:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8008118:	e011      	b.n	800813e <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800811e:	2b00      	cmp	r3, #0
 8008120:	d012      	beq.n	8008148 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	3324      	adds	r3, #36	@ 0x24
 8008126:	4618      	mov	r0, r3
 8008128:	f000 fdde 	bl	8008ce8 <xTaskRemoveFromEventList>
 800812c:	4603      	mov	r3, r0
 800812e:	2b00      	cmp	r3, #0
 8008130:	d001      	beq.n	8008136 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8008132:	f000 ff15 	bl	8008f60 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8008136:	7bfb      	ldrb	r3, [r7, #15]
 8008138:	3b01      	subs	r3, #1
 800813a:	b2db      	uxtb	r3, r3
 800813c:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800813e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008142:	2b00      	cmp	r3, #0
 8008144:	dce9      	bgt.n	800811a <prvUnlockQueue+0x16>
 8008146:	e000      	b.n	800814a <prvUnlockQueue+0x46>
                    break;
 8008148:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	22ff      	movs	r2, #255	@ 0xff
 800814e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8008152:	f7ff fab5 	bl	80076c0 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8008156:	f7ff faa1 	bl	800769c <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008160:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8008162:	e011      	b.n	8008188 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	691b      	ldr	r3, [r3, #16]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d012      	beq.n	8008192 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	3310      	adds	r3, #16
 8008170:	4618      	mov	r0, r3
 8008172:	f000 fdb9 	bl	8008ce8 <xTaskRemoveFromEventList>
 8008176:	4603      	mov	r3, r0
 8008178:	2b00      	cmp	r3, #0
 800817a:	d001      	beq.n	8008180 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 800817c:	f000 fef0 	bl	8008f60 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8008180:	7bbb      	ldrb	r3, [r7, #14]
 8008182:	3b01      	subs	r3, #1
 8008184:	b2db      	uxtb	r3, r3
 8008186:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8008188:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800818c:	2b00      	cmp	r3, #0
 800818e:	dce9      	bgt.n	8008164 <prvUnlockQueue+0x60>
 8008190:	e000      	b.n	8008194 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8008192:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	22ff      	movs	r2, #255	@ 0xff
 8008198:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 800819c:	f7ff fa90 	bl	80076c0 <vPortExitCritical>
}
 80081a0:	bf00      	nop
 80081a2:	3710      	adds	r7, #16
 80081a4:	46bd      	mov	sp, r7
 80081a6:	bd80      	pop	{r7, pc}

080081a8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b084      	sub	sp, #16
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80081b0:	f7ff fa74 	bl	800769c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d102      	bne.n	80081c2 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80081bc:	2301      	movs	r3, #1
 80081be:	60fb      	str	r3, [r7, #12]
 80081c0:	e001      	b.n	80081c6 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80081c2:	2300      	movs	r3, #0
 80081c4:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80081c6:	f7ff fa7b 	bl	80076c0 <vPortExitCritical>

    return xReturn;
 80081ca:	68fb      	ldr	r3, [r7, #12]
}
 80081cc:	4618      	mov	r0, r3
 80081ce:	3710      	adds	r7, #16
 80081d0:	46bd      	mov	sp, r7
 80081d2:	bd80      	pop	{r7, pc}

080081d4 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b084      	sub	sp, #16
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80081dc:	f7ff fa5e 	bl	800769c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081e8:	429a      	cmp	r2, r3
 80081ea:	d102      	bne.n	80081f2 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 80081ec:	2301      	movs	r3, #1
 80081ee:	60fb      	str	r3, [r7, #12]
 80081f0:	e001      	b.n	80081f6 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 80081f2:	2300      	movs	r3, #0
 80081f4:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80081f6:	f7ff fa63 	bl	80076c0 <vPortExitCritical>

    return xReturn;
 80081fa:	68fb      	ldr	r3, [r7, #12]
}
 80081fc:	4618      	mov	r0, r3
 80081fe:	3710      	adds	r7, #16
 8008200:	46bd      	mov	sp, r7
 8008202:	bd80      	pop	{r7, pc}

08008204 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8008204:	b580      	push	{r7, lr}
 8008206:	b084      	sub	sp, #16
 8008208:	af00      	add	r7, sp, #0
 800820a:	6078      	str	r0, [r7, #4]
 800820c:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 800820e:	2300      	movs	r3, #0
 8008210:	60bb      	str	r3, [r7, #8]

        configASSERT( xQueue );
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	2b00      	cmp	r3, #0
 8008216:	d103      	bne.n	8008220 <vQueueAddToRegistry+0x1c>
 8008218:	f7ff fb7e 	bl	8007918 <ulSetInterruptMask>
 800821c:	bf00      	nop
 800821e:	e7fd      	b.n	800821c <vQueueAddToRegistry+0x18>

        if( pcQueueName != NULL )
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d024      	beq.n	8008270 <vQueueAddToRegistry+0x6c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008226:	2300      	movs	r3, #0
 8008228:	60fb      	str	r3, [r7, #12]
 800822a:	e01e      	b.n	800826a <vQueueAddToRegistry+0x66>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 800822c:	4a17      	ldr	r2, [pc, #92]	@ (800828c <vQueueAddToRegistry+0x88>)
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	00db      	lsls	r3, r3, #3
 8008232:	4413      	add	r3, r2
 8008234:	685b      	ldr	r3, [r3, #4]
 8008236:	687a      	ldr	r2, [r7, #4]
 8008238:	429a      	cmp	r2, r3
 800823a:	d105      	bne.n	8008248 <vQueueAddToRegistry+0x44>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	00db      	lsls	r3, r3, #3
 8008240:	4a12      	ldr	r2, [pc, #72]	@ (800828c <vQueueAddToRegistry+0x88>)
 8008242:	4413      	add	r3, r2
 8008244:	60bb      	str	r3, [r7, #8]
                    break;
 8008246:	e013      	b.n	8008270 <vQueueAddToRegistry+0x6c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8008248:	68bb      	ldr	r3, [r7, #8]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d10a      	bne.n	8008264 <vQueueAddToRegistry+0x60>
 800824e:	4a0f      	ldr	r2, [pc, #60]	@ (800828c <vQueueAddToRegistry+0x88>)
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d104      	bne.n	8008264 <vQueueAddToRegistry+0x60>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	00db      	lsls	r3, r3, #3
 800825e:	4a0b      	ldr	r2, [pc, #44]	@ (800828c <vQueueAddToRegistry+0x88>)
 8008260:	4413      	add	r3, r2
 8008262:	60bb      	str	r3, [r7, #8]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	3301      	adds	r3, #1
 8008268:	60fb      	str	r3, [r7, #12]
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	2b07      	cmp	r3, #7
 800826e:	d9dd      	bls.n	800822c <vQueueAddToRegistry+0x28>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8008270:	68bb      	ldr	r3, [r7, #8]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d005      	beq.n	8008282 <vQueueAddToRegistry+0x7e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8008276:	68bb      	ldr	r3, [r7, #8]
 8008278:	683a      	ldr	r2, [r7, #0]
 800827a:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 800827c:	68bb      	ldr	r3, [r7, #8]
 800827e:	687a      	ldr	r2, [r7, #4]
 8008280:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 8008282:	bf00      	nop
 8008284:	3710      	adds	r7, #16
 8008286:	46bd      	mov	sp, r7
 8008288:	bd80      	pop	{r7, pc}
 800828a:	bf00      	nop
 800828c:	20026168 	.word	0x20026168

08008290 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8008290:	b580      	push	{r7, lr}
 8008292:	b086      	sub	sp, #24
 8008294:	af00      	add	r7, sp, #0
 8008296:	60f8      	str	r0, [r7, #12]
 8008298:	60b9      	str	r1, [r7, #8]
 800829a:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 80082a0:	f7ff f9fc 	bl	800769c <vPortEnterCritical>
 80082a4:	697b      	ldr	r3, [r7, #20]
 80082a6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80082aa:	b25b      	sxtb	r3, r3
 80082ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082b0:	d103      	bne.n	80082ba <vQueueWaitForMessageRestricted+0x2a>
 80082b2:	697b      	ldr	r3, [r7, #20]
 80082b4:	2200      	movs	r2, #0
 80082b6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80082ba:	697b      	ldr	r3, [r7, #20]
 80082bc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80082c0:	b25b      	sxtb	r3, r3
 80082c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082c6:	d103      	bne.n	80082d0 <vQueueWaitForMessageRestricted+0x40>
 80082c8:	697b      	ldr	r3, [r7, #20]
 80082ca:	2200      	movs	r2, #0
 80082cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80082d0:	f7ff f9f6 	bl	80076c0 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80082d4:	697b      	ldr	r3, [r7, #20]
 80082d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d106      	bne.n	80082ea <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80082dc:	697b      	ldr	r3, [r7, #20]
 80082de:	3324      	adds	r3, #36	@ 0x24
 80082e0:	687a      	ldr	r2, [r7, #4]
 80082e2:	68b9      	ldr	r1, [r7, #8]
 80082e4:	4618      	mov	r0, r3
 80082e6:	f000 fcc1 	bl	8008c6c <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80082ea:	6978      	ldr	r0, [r7, #20]
 80082ec:	f7ff ff0a 	bl	8008104 <prvUnlockQueue>
    }
 80082f0:	bf00      	nop
 80082f2:	3718      	adds	r7, #24
 80082f4:	46bd      	mov	sp, r7
 80082f6:	bd80      	pop	{r7, pc}

080082f8 <xTaskCreateStatic>:
                                    const uint32_t ulStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b08c      	sub	sp, #48	@ 0x30
 80082fc:	af04      	add	r7, sp, #16
 80082fe:	60f8      	str	r0, [r7, #12]
 8008300:	60b9      	str	r1, [r7, #8]
 8008302:	607a      	str	r2, [r7, #4]
 8008304:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        TaskHandle_t xReturn;

        configASSERT( puxStackBuffer != NULL );
 8008306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008308:	2b00      	cmp	r3, #0
 800830a:	d103      	bne.n	8008314 <xTaskCreateStatic+0x1c>
 800830c:	f7ff fb04 	bl	8007918 <ulSetInterruptMask>
 8008310:	bf00      	nop
 8008312:	e7fd      	b.n	8008310 <xTaskCreateStatic+0x18>
        configASSERT( pxTaskBuffer != NULL );
 8008314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008316:	2b00      	cmp	r3, #0
 8008318:	d103      	bne.n	8008322 <xTaskCreateStatic+0x2a>
 800831a:	f7ff fafd 	bl	8007918 <ulSetInterruptMask>
 800831e:	bf00      	nop
 8008320:	e7fd      	b.n	800831e <xTaskCreateStatic+0x26>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 8008322:	235c      	movs	r3, #92	@ 0x5c
 8008324:	617b      	str	r3, [r7, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 8008326:	697b      	ldr	r3, [r7, #20]
 8008328:	2b5c      	cmp	r3, #92	@ 0x5c
 800832a:	d003      	beq.n	8008334 <xTaskCreateStatic+0x3c>
 800832c:	f7ff faf4 	bl	8007918 <ulSetInterruptMask>
 8008330:	bf00      	nop
 8008332:	e7fd      	b.n	8008330 <xTaskCreateStatic+0x38>
            ( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008334:	697b      	ldr	r3, [r7, #20]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008338:	2b00      	cmp	r3, #0
 800833a:	d023      	beq.n	8008384 <xTaskCreateStatic+0x8c>
 800833c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800833e:	2b00      	cmp	r3, #0
 8008340:	d020      	beq.n	8008384 <xTaskCreateStatic+0x8c>
        {
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008344:	61fb      	str	r3, [r7, #28]
            memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8008346:	225c      	movs	r2, #92	@ 0x5c
 8008348:	2100      	movs	r1, #0
 800834a:	69f8      	ldr	r0, [r7, #28]
 800834c:	f001 fcdc 	bl	8009d08 <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008350:	69fb      	ldr	r3, [r7, #28]
 8008352:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008354:	631a      	str	r2, [r3, #48]	@ 0x30

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008356:	69fb      	ldr	r3, [r7, #28]
 8008358:	2202      	movs	r2, #2
 800835a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800835e:	2300      	movs	r3, #0
 8008360:	9303      	str	r3, [sp, #12]
 8008362:	69fb      	ldr	r3, [r7, #28]
 8008364:	9302      	str	r3, [sp, #8]
 8008366:	f107 0318 	add.w	r3, r7, #24
 800836a:	9301      	str	r3, [sp, #4]
 800836c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800836e:	9300      	str	r3, [sp, #0]
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	687a      	ldr	r2, [r7, #4]
 8008374:	68b9      	ldr	r1, [r7, #8]
 8008376:	68f8      	ldr	r0, [r7, #12]
 8008378:	f000 f855 	bl	8008426 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800837c:	69f8      	ldr	r0, [r7, #28]
 800837e:	f000 f8d5 	bl	800852c <prvAddNewTaskToReadyList>
 8008382:	e001      	b.n	8008388 <xTaskCreateStatic+0x90>
        }
        else
        {
            xReturn = NULL;
 8008384:	2300      	movs	r3, #0
 8008386:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8008388:	69bb      	ldr	r3, [r7, #24]
    }
 800838a:	4618      	mov	r0, r3
 800838c:	3720      	adds	r7, #32
 800838e:	46bd      	mov	sp, r7
 8008390:	bd80      	pop	{r7, pc}

08008392 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8008392:	b580      	push	{r7, lr}
 8008394:	b08c      	sub	sp, #48	@ 0x30
 8008396:	af04      	add	r7, sp, #16
 8008398:	60f8      	str	r0, [r7, #12]
 800839a:	60b9      	str	r1, [r7, #8]
 800839c:	603b      	str	r3, [r7, #0]
 800839e:	4613      	mov	r3, r2
 80083a0:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80083a2:	88fb      	ldrh	r3, [r7, #6]
 80083a4:	009b      	lsls	r3, r3, #2
 80083a6:	4618      	mov	r0, r3
 80083a8:	f001 fafe 	bl	80099a8 <pvPortMalloc>
 80083ac:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 80083ae:	697b      	ldr	r3, [r7, #20]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d013      	beq.n	80083dc <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80083b4:	205c      	movs	r0, #92	@ 0x5c
 80083b6:	f001 faf7 	bl	80099a8 <pvPortMalloc>
 80083ba:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 80083bc:	69fb      	ldr	r3, [r7, #28]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d008      	beq.n	80083d4 <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80083c2:	225c      	movs	r2, #92	@ 0x5c
 80083c4:	2100      	movs	r1, #0
 80083c6:	69f8      	ldr	r0, [r7, #28]
 80083c8:	f001 fc9e 	bl	8009d08 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 80083cc:	69fb      	ldr	r3, [r7, #28]
 80083ce:	697a      	ldr	r2, [r7, #20]
 80083d0:	631a      	str	r2, [r3, #48]	@ 0x30
 80083d2:	e005      	b.n	80083e0 <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 80083d4:	6978      	ldr	r0, [r7, #20]
 80083d6:	f001 fb93 	bl	8009b00 <vPortFree>
 80083da:	e001      	b.n	80083e0 <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 80083dc:	2300      	movs	r3, #0
 80083de:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80083e0:	69fb      	ldr	r3, [r7, #28]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d017      	beq.n	8008416 <xTaskCreate+0x84>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80083e6:	69fb      	ldr	r3, [r7, #28]
 80083e8:	2200      	movs	r2, #0
 80083ea:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80083ee:	88fa      	ldrh	r2, [r7, #6]
 80083f0:	2300      	movs	r3, #0
 80083f2:	9303      	str	r3, [sp, #12]
 80083f4:	69fb      	ldr	r3, [r7, #28]
 80083f6:	9302      	str	r3, [sp, #8]
 80083f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083fa:	9301      	str	r3, [sp, #4]
 80083fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083fe:	9300      	str	r3, [sp, #0]
 8008400:	683b      	ldr	r3, [r7, #0]
 8008402:	68b9      	ldr	r1, [r7, #8]
 8008404:	68f8      	ldr	r0, [r7, #12]
 8008406:	f000 f80e 	bl	8008426 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800840a:	69f8      	ldr	r0, [r7, #28]
 800840c:	f000 f88e 	bl	800852c <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8008410:	2301      	movs	r3, #1
 8008412:	61bb      	str	r3, [r7, #24]
 8008414:	e002      	b.n	800841c <xTaskCreate+0x8a>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008416:	f04f 33ff 	mov.w	r3, #4294967295
 800841a:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 800841c:	69bb      	ldr	r3, [r7, #24]
    }
 800841e:	4618      	mov	r0, r3
 8008420:	3720      	adds	r7, #32
 8008422:	46bd      	mov	sp, r7
 8008424:	bd80      	pop	{r7, pc}

08008426 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8008426:	b580      	push	{r7, lr}
 8008428:	b086      	sub	sp, #24
 800842a:	af00      	add	r7, sp, #0
 800842c:	60f8      	str	r0, [r7, #12]
 800842e:	60b9      	str	r1, [r7, #8]
 8008430:	607a      	str	r2, [r7, #4]
 8008432:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008434:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008436:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	009b      	lsls	r3, r3, #2
 800843c:	461a      	mov	r2, r3
 800843e:	21a5      	movs	r1, #165	@ 0xa5
 8008440:	f001 fc62 	bl	8009d08 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008446:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800844e:	3b01      	subs	r3, #1
 8008450:	009b      	lsls	r3, r3, #2
 8008452:	4413      	add	r3, r2
 8008454:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008456:	693b      	ldr	r3, [r7, #16]
 8008458:	f023 0307 	bic.w	r3, r3, #7
 800845c:	613b      	str	r3, [r7, #16]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800845e:	693b      	ldr	r3, [r7, #16]
 8008460:	f003 0307 	and.w	r3, r3, #7
 8008464:	2b00      	cmp	r3, #0
 8008466:	d003      	beq.n	8008470 <prvInitialiseNewTask+0x4a>
 8008468:	f7ff fa56 	bl	8007918 <ulSetInterruptMask>
 800846c:	bf00      	nop
 800846e:	e7fd      	b.n	800846c <prvInitialiseNewTask+0x46>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	2b00      	cmp	r3, #0
 8008474:	d01e      	beq.n	80084b4 <prvInitialiseNewTask+0x8e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008476:	2300      	movs	r3, #0
 8008478:	617b      	str	r3, [r7, #20]
 800847a:	e012      	b.n	80084a2 <prvInitialiseNewTask+0x7c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800847c:	68ba      	ldr	r2, [r7, #8]
 800847e:	697b      	ldr	r3, [r7, #20]
 8008480:	4413      	add	r3, r2
 8008482:	7819      	ldrb	r1, [r3, #0]
 8008484:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008486:	697b      	ldr	r3, [r7, #20]
 8008488:	4413      	add	r3, r2
 800848a:	3334      	adds	r3, #52	@ 0x34
 800848c:	460a      	mov	r2, r1
 800848e:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8008490:	68ba      	ldr	r2, [r7, #8]
 8008492:	697b      	ldr	r3, [r7, #20]
 8008494:	4413      	add	r3, r2
 8008496:	781b      	ldrb	r3, [r3, #0]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d006      	beq.n	80084aa <prvInitialiseNewTask+0x84>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800849c:	697b      	ldr	r3, [r7, #20]
 800849e:	3301      	adds	r3, #1
 80084a0:	617b      	str	r3, [r7, #20]
 80084a2:	697b      	ldr	r3, [r7, #20]
 80084a4:	2b0f      	cmp	r3, #15
 80084a6:	d9e9      	bls.n	800847c <prvInitialiseNewTask+0x56>
 80084a8:	e000      	b.n	80084ac <prvInitialiseNewTask+0x86>
            {
                break;
 80084aa:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80084ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084ae:	2200      	movs	r2, #0
 80084b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 80084b4:	6a3b      	ldr	r3, [r7, #32]
 80084b6:	2b37      	cmp	r3, #55	@ 0x37
 80084b8:	d903      	bls.n	80084c2 <prvInitialiseNewTask+0x9c>
 80084ba:	f7ff fa2d 	bl	8007918 <ulSetInterruptMask>
 80084be:	bf00      	nop
 80084c0:	e7fd      	b.n	80084be <prvInitialiseNewTask+0x98>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80084c2:	6a3b      	ldr	r3, [r7, #32]
 80084c4:	2b37      	cmp	r3, #55	@ 0x37
 80084c6:	d901      	bls.n	80084cc <prvInitialiseNewTask+0xa6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80084c8:	2337      	movs	r3, #55	@ 0x37
 80084ca:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80084cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084ce:	6a3a      	ldr	r2, [r7, #32]
 80084d0:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 80084d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084d4:	6a3a      	ldr	r2, [r7, #32]
 80084d6:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80084d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084da:	3304      	adds	r3, #4
 80084dc:	4618      	mov	r0, r3
 80084de:	f7ff f81b 	bl	8007518 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80084e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084e4:	3318      	adds	r3, #24
 80084e6:	4618      	mov	r0, r3
 80084e8:	f7ff f816 	bl	8007518 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80084ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80084f0:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80084f2:	6a3b      	ldr	r3, [r7, #32]
 80084f4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80084f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084fa:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80084fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008500:	625a      	str	r2, [r3, #36]	@ 0x24
         * function as well. */
        #if ( portHAS_STACK_OVERFLOW_CHECKING == 1 )
        {
            #if ( portSTACK_GROWTH < 0 )
            {
                pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxNewTCB->pxStack, pxTaskCode, pvParameters );
 8008502:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008504:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	68fa      	ldr	r2, [r7, #12]
 800850a:	6938      	ldr	r0, [r7, #16]
 800850c:	f7ff f924 	bl	8007758 <pxPortInitialiseStack>
 8008510:	4602      	mov	r2, r0
 8008512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008514:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8008516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008518:	2b00      	cmp	r3, #0
 800851a:	d002      	beq.n	8008522 <prvInitialiseNewTask+0xfc>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800851c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800851e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008520:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8008522:	bf00      	nop
 8008524:	3718      	adds	r7, #24
 8008526:	46bd      	mov	sp, r7
 8008528:	bd80      	pop	{r7, pc}
	...

0800852c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 800852c:	b580      	push	{r7, lr}
 800852e:	b084      	sub	sp, #16
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8008534:	f7ff f8b2 	bl	800769c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8008538:	4b3e      	ldr	r3, [pc, #248]	@ (8008634 <prvAddNewTaskToReadyList+0x108>)
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	3301      	adds	r3, #1
 800853e:	4a3d      	ldr	r2, [pc, #244]	@ (8008634 <prvAddNewTaskToReadyList+0x108>)
 8008540:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8008542:	4b3d      	ldr	r3, [pc, #244]	@ (8008638 <prvAddNewTaskToReadyList+0x10c>)
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	2b00      	cmp	r3, #0
 8008548:	d109      	bne.n	800855e <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800854a:	4a3b      	ldr	r2, [pc, #236]	@ (8008638 <prvAddNewTaskToReadyList+0x10c>)
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008550:	4b38      	ldr	r3, [pc, #224]	@ (8008634 <prvAddNewTaskToReadyList+0x108>)
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	2b01      	cmp	r3, #1
 8008556:	d110      	bne.n	800857a <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8008558:	f000 fd1e 	bl	8008f98 <prvInitialiseTaskLists>
 800855c:	e00d      	b.n	800857a <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800855e:	4b37      	ldr	r3, [pc, #220]	@ (800863c <prvAddNewTaskToReadyList+0x110>)
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d109      	bne.n	800857a <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008566:	4b34      	ldr	r3, [pc, #208]	@ (8008638 <prvAddNewTaskToReadyList+0x10c>)
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008570:	429a      	cmp	r2, r3
 8008572:	d802      	bhi.n	800857a <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8008574:	4a30      	ldr	r2, [pc, #192]	@ (8008638 <prvAddNewTaskToReadyList+0x10c>)
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 800857a:	4b31      	ldr	r3, [pc, #196]	@ (8008640 <prvAddNewTaskToReadyList+0x114>)
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	3301      	adds	r3, #1
 8008580:	4a2f      	ldr	r2, [pc, #188]	@ (8008640 <prvAddNewTaskToReadyList+0x114>)
 8008582:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008584:	4b2e      	ldr	r3, [pc, #184]	@ (8008640 <prvAddNewTaskToReadyList+0x114>)
 8008586:	681a      	ldr	r2, [r3, #0]
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	645a      	str	r2, [r3, #68]	@ 0x44
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008590:	4b2c      	ldr	r3, [pc, #176]	@ (8008644 <prvAddNewTaskToReadyList+0x118>)
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	429a      	cmp	r2, r3
 8008596:	d903      	bls.n	80085a0 <prvAddNewTaskToReadyList+0x74>
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800859c:	4a29      	ldr	r2, [pc, #164]	@ (8008644 <prvAddNewTaskToReadyList+0x118>)
 800859e:	6013      	str	r3, [r2, #0]
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085a4:	4928      	ldr	r1, [pc, #160]	@ (8008648 <prvAddNewTaskToReadyList+0x11c>)
 80085a6:	4613      	mov	r3, r2
 80085a8:	009b      	lsls	r3, r3, #2
 80085aa:	4413      	add	r3, r2
 80085ac:	009b      	lsls	r3, r3, #2
 80085ae:	440b      	add	r3, r1
 80085b0:	3304      	adds	r3, #4
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	60fb      	str	r3, [r7, #12]
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	68fa      	ldr	r2, [r7, #12]
 80085ba:	609a      	str	r2, [r3, #8]
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	689a      	ldr	r2, [r3, #8]
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	60da      	str	r2, [r3, #12]
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	689b      	ldr	r3, [r3, #8]
 80085c8:	687a      	ldr	r2, [r7, #4]
 80085ca:	3204      	adds	r2, #4
 80085cc:	605a      	str	r2, [r3, #4]
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	1d1a      	adds	r2, r3, #4
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	609a      	str	r2, [r3, #8]
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085da:	4613      	mov	r3, r2
 80085dc:	009b      	lsls	r3, r3, #2
 80085de:	4413      	add	r3, r2
 80085e0:	009b      	lsls	r3, r3, #2
 80085e2:	4a19      	ldr	r2, [pc, #100]	@ (8008648 <prvAddNewTaskToReadyList+0x11c>)
 80085e4:	441a      	add	r2, r3
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	615a      	str	r2, [r3, #20]
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085ee:	4916      	ldr	r1, [pc, #88]	@ (8008648 <prvAddNewTaskToReadyList+0x11c>)
 80085f0:	4613      	mov	r3, r2
 80085f2:	009b      	lsls	r3, r3, #2
 80085f4:	4413      	add	r3, r2
 80085f6:	009b      	lsls	r3, r3, #2
 80085f8:	440b      	add	r3, r1
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	1c59      	adds	r1, r3, #1
 80085fe:	4812      	ldr	r0, [pc, #72]	@ (8008648 <prvAddNewTaskToReadyList+0x11c>)
 8008600:	4613      	mov	r3, r2
 8008602:	009b      	lsls	r3, r3, #2
 8008604:	4413      	add	r3, r2
 8008606:	009b      	lsls	r3, r3, #2
 8008608:	4403      	add	r3, r0
 800860a:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 800860c:	f7ff f858 	bl	80076c0 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8008610:	4b0a      	ldr	r3, [pc, #40]	@ (800863c <prvAddNewTaskToReadyList+0x110>)
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	2b00      	cmp	r3, #0
 8008616:	d008      	beq.n	800862a <prvAddNewTaskToReadyList+0xfe>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008618:	4b07      	ldr	r3, [pc, #28]	@ (8008638 <prvAddNewTaskToReadyList+0x10c>)
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008622:	429a      	cmp	r2, r3
 8008624:	d201      	bcs.n	800862a <prvAddNewTaskToReadyList+0xfe>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8008626:	f7ff f827 	bl	8007678 <vPortYield>
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800862a:	bf00      	nop
 800862c:	3710      	adds	r7, #16
 800862e:	46bd      	mov	sp, r7
 8008630:	bd80      	pop	{r7, pc}
 8008632:	bf00      	nop
 8008634:	2002667c 	.word	0x2002667c
 8008638:	200261a8 	.word	0x200261a8
 800863c:	20026688 	.word	0x20026688
 8008640:	20026698 	.word	0x20026698
 8008644:	20026684 	.word	0x20026684
 8008648:	200261ac 	.word	0x200261ac

0800864c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 800864c:	b580      	push	{r7, lr}
 800864e:	b084      	sub	sp, #16
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8008654:	2300      	movs	r3, #0
 8008656:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d010      	beq.n	8008680 <vTaskDelay+0x34>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 800865e:	4b0d      	ldr	r3, [pc, #52]	@ (8008694 <vTaskDelay+0x48>)
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d003      	beq.n	800866e <vTaskDelay+0x22>
 8008666:	f7ff f957 	bl	8007918 <ulSetInterruptMask>
 800866a:	bf00      	nop
 800866c:	e7fd      	b.n	800866a <vTaskDelay+0x1e>
            vTaskSuspendAll();
 800866e:	f000 f86f 	bl	8008750 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008672:	2100      	movs	r1, #0
 8008674:	6878      	ldr	r0, [r7, #4]
 8008676:	f000 fde7 	bl	8009248 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 800867a:	f000 f877 	bl	800876c <xTaskResumeAll>
 800867e:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d101      	bne.n	800868a <vTaskDelay+0x3e>
        {
            portYIELD_WITHIN_API();
 8008686:	f7fe fff7 	bl	8007678 <vPortYield>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800868a:	bf00      	nop
 800868c:	3710      	adds	r7, #16
 800868e:	46bd      	mov	sp, r7
 8008690:	bd80      	pop	{r7, pc}
 8008692:	bf00      	nop
 8008694:	200266a4 	.word	0x200266a4

08008698 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b088      	sub	sp, #32
 800869c:	af04      	add	r7, sp, #16
    BaseType_t xReturn;

    /* Add the idle task at the lowest priority. */
    #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
    {
        StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 800869e:	2300      	movs	r3, #0
 80086a0:	60bb      	str	r3, [r7, #8]
        StackType_t * pxIdleTaskStackBuffer = NULL;
 80086a2:	2300      	movs	r3, #0
 80086a4:	607b      	str	r3, [r7, #4]
        uint32_t ulIdleTaskStackSize;

        /* The Idle task is created using user provided RAM - obtain the
         * address of the RAM then create the idle task. */
        vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80086a6:	463a      	mov	r2, r7
 80086a8:	1d39      	adds	r1, r7, #4
 80086aa:	f107 0308 	add.w	r3, r7, #8
 80086ae:	4618      	mov	r0, r3
 80086b0:	f7fe fede 	bl	8007470 <vApplicationGetIdleTaskMemory>
        xIdleTaskHandle = xTaskCreateStatic( prvIdleTask,
 80086b4:	6839      	ldr	r1, [r7, #0]
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	68ba      	ldr	r2, [r7, #8]
 80086ba:	9202      	str	r2, [sp, #8]
 80086bc:	9301      	str	r3, [sp, #4]
 80086be:	2300      	movs	r3, #0
 80086c0:	9300      	str	r3, [sp, #0]
 80086c2:	2300      	movs	r3, #0
 80086c4:	460a      	mov	r2, r1
 80086c6:	491b      	ldr	r1, [pc, #108]	@ (8008734 <vTaskStartScheduler+0x9c>)
 80086c8:	481b      	ldr	r0, [pc, #108]	@ (8008738 <vTaskStartScheduler+0xa0>)
 80086ca:	f7ff fe15 	bl	80082f8 <xTaskCreateStatic>
 80086ce:	4603      	mov	r3, r0
 80086d0:	4a1a      	ldr	r2, [pc, #104]	@ (800873c <vTaskStartScheduler+0xa4>)
 80086d2:	6013      	str	r3, [r2, #0]
                                             ( void * ) NULL,       /*lint !e961.  The cast is not redundant for all compilers. */
                                             portPRIVILEGE_BIT,     /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                             pxIdleTaskStackBuffer,
                                             pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

        if( xIdleTaskHandle != NULL )
 80086d4:	4b19      	ldr	r3, [pc, #100]	@ (800873c <vTaskStartScheduler+0xa4>)
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d002      	beq.n	80086e2 <vTaskStartScheduler+0x4a>
        {
            xReturn = pdPASS;
 80086dc:	2301      	movs	r3, #1
 80086de:	60fb      	str	r3, [r7, #12]
 80086e0:	e001      	b.n	80086e6 <vTaskStartScheduler+0x4e>
        }
        else
        {
            xReturn = pdFAIL;
 80086e2:	2300      	movs	r3, #0
 80086e4:	60fb      	str	r3, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	2b01      	cmp	r3, #1
 80086ea:	d102      	bne.n	80086f2 <vTaskStartScheduler+0x5a>
        {
            xReturn = xTimerCreateTimerTask();
 80086ec:	f000 fe1a 	bl	8009324 <xTimerCreateTimerTask>
 80086f0:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	2b01      	cmp	r3, #1
 80086f6:	d10e      	bne.n	8008716 <vTaskStartScheduler+0x7e>
        /* Interrupts are turned off here, to ensure a tick does not occur
         * before or during the call to xPortStartScheduler().  The stacks of
         * the created tasks contain a status word with interrupts switched on
         * so interrupts will automatically get re-enabled when the first task
         * starts to run. */
        portDISABLE_INTERRUPTS();
 80086f8:	f7ff f90e 	bl	8007918 <ulSetInterruptMask>
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 80086fc:	4b10      	ldr	r3, [pc, #64]	@ (8008740 <vTaskStartScheduler+0xa8>)
 80086fe:	f04f 32ff 	mov.w	r2, #4294967295
 8008702:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8008704:	4b0f      	ldr	r3, [pc, #60]	@ (8008744 <vTaskStartScheduler+0xac>)
 8008706:	2201      	movs	r2, #1
 8008708:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800870a:	4b0f      	ldr	r3, [pc, #60]	@ (8008748 <vTaskStartScheduler+0xb0>)
 800870c:	2200      	movs	r2, #0
 800870e:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8008710:	f7ff f8ac 	bl	800786c <xPortStartScheduler>
 8008714:	e007      	b.n	8008726 <vTaskStartScheduler+0x8e>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	f1b3 3fff 	cmp.w	r3, #4294967295
 800871c:	d103      	bne.n	8008726 <vTaskStartScheduler+0x8e>
 800871e:	f7ff f8fb 	bl	8007918 <ulSetInterruptMask>
 8008722:	bf00      	nop
 8008724:	e7fd      	b.n	8008722 <vTaskStartScheduler+0x8a>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8008726:	4b09      	ldr	r3, [pc, #36]	@ (800874c <vTaskStartScheduler+0xb4>)
 8008728:	681b      	ldr	r3, [r3, #0]
}
 800872a:	bf00      	nop
 800872c:	3710      	adds	r7, #16
 800872e:	46bd      	mov	sp, r7
 8008730:	bd80      	pop	{r7, pc}
 8008732:	bf00      	nop
 8008734:	08009dc4 	.word	0x08009dc4
 8008738:	08008f79 	.word	0x08008f79
 800873c:	200266a0 	.word	0x200266a0
 8008740:	2002669c 	.word	0x2002669c
 8008744:	20026688 	.word	0x20026688
 8008748:	20026680 	.word	0x20026680
 800874c:	20000008 	.word	0x20000008

08008750 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008750:	b480      	push	{r7}
 8008752:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8008754:	4b04      	ldr	r3, [pc, #16]	@ (8008768 <vTaskSuspendAll+0x18>)
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	3301      	adds	r3, #1
 800875a:	4a03      	ldr	r2, [pc, #12]	@ (8008768 <vTaskSuspendAll+0x18>)
 800875c:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800875e:	bf00      	nop
 8008760:	46bd      	mov	sp, r7
 8008762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008766:	4770      	bx	lr
 8008768:	200266a4 	.word	0x200266a4

0800876c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800876c:	b580      	push	{r7, lr}
 800876e:	b086      	sub	sp, #24
 8008770:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8008772:	2300      	movs	r3, #0
 8008774:	617b      	str	r3, [r7, #20]
    BaseType_t xAlreadyYielded = pdFALSE;
 8008776:	2300      	movs	r3, #0
 8008778:	613b      	str	r3, [r7, #16]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800877a:	4b6b      	ldr	r3, [pc, #428]	@ (8008928 <xTaskResumeAll+0x1bc>)
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d103      	bne.n	800878a <xTaskResumeAll+0x1e>
 8008782:	f7ff f8c9 	bl	8007918 <ulSetInterruptMask>
 8008786:	bf00      	nop
 8008788:	e7fd      	b.n	8008786 <xTaskResumeAll+0x1a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 800878a:	f7fe ff87 	bl	800769c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 800878e:	4b66      	ldr	r3, [pc, #408]	@ (8008928 <xTaskResumeAll+0x1bc>)
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	3b01      	subs	r3, #1
 8008794:	4a64      	ldr	r2, [pc, #400]	@ (8008928 <xTaskResumeAll+0x1bc>)
 8008796:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008798:	4b63      	ldr	r3, [pc, #396]	@ (8008928 <xTaskResumeAll+0x1bc>)
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	2b00      	cmp	r3, #0
 800879e:	f040 80bb 	bne.w	8008918 <xTaskResumeAll+0x1ac>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80087a2:	4b62      	ldr	r3, [pc, #392]	@ (800892c <xTaskResumeAll+0x1c0>)
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	f000 80b6 	beq.w	8008918 <xTaskResumeAll+0x1ac>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80087ac:	e08b      	b.n	80088c6 <xTaskResumeAll+0x15a>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80087ae:	4b60      	ldr	r3, [pc, #384]	@ (8008930 <xTaskResumeAll+0x1c4>)
 80087b0:	68db      	ldr	r3, [r3, #12]
 80087b2:	68db      	ldr	r3, [r3, #12]
 80087b4:	617b      	str	r3, [r7, #20]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80087b6:	697b      	ldr	r3, [r7, #20]
 80087b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087ba:	60bb      	str	r3, [r7, #8]
 80087bc:	697b      	ldr	r3, [r7, #20]
 80087be:	69db      	ldr	r3, [r3, #28]
 80087c0:	697a      	ldr	r2, [r7, #20]
 80087c2:	6a12      	ldr	r2, [r2, #32]
 80087c4:	609a      	str	r2, [r3, #8]
 80087c6:	697b      	ldr	r3, [r7, #20]
 80087c8:	6a1b      	ldr	r3, [r3, #32]
 80087ca:	697a      	ldr	r2, [r7, #20]
 80087cc:	69d2      	ldr	r2, [r2, #28]
 80087ce:	605a      	str	r2, [r3, #4]
 80087d0:	68bb      	ldr	r3, [r7, #8]
 80087d2:	685a      	ldr	r2, [r3, #4]
 80087d4:	697b      	ldr	r3, [r7, #20]
 80087d6:	3318      	adds	r3, #24
 80087d8:	429a      	cmp	r2, r3
 80087da:	d103      	bne.n	80087e4 <xTaskResumeAll+0x78>
 80087dc:	697b      	ldr	r3, [r7, #20]
 80087de:	6a1a      	ldr	r2, [r3, #32]
 80087e0:	68bb      	ldr	r3, [r7, #8]
 80087e2:	605a      	str	r2, [r3, #4]
 80087e4:	697b      	ldr	r3, [r7, #20]
 80087e6:	2200      	movs	r2, #0
 80087e8:	629a      	str	r2, [r3, #40]	@ 0x28
 80087ea:	68bb      	ldr	r3, [r7, #8]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	1e5a      	subs	r2, r3, #1
 80087f0:	68bb      	ldr	r3, [r7, #8]
 80087f2:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80087f4:	697b      	ldr	r3, [r7, #20]
 80087f6:	695b      	ldr	r3, [r3, #20]
 80087f8:	607b      	str	r3, [r7, #4]
 80087fa:	697b      	ldr	r3, [r7, #20]
 80087fc:	689b      	ldr	r3, [r3, #8]
 80087fe:	697a      	ldr	r2, [r7, #20]
 8008800:	68d2      	ldr	r2, [r2, #12]
 8008802:	609a      	str	r2, [r3, #8]
 8008804:	697b      	ldr	r3, [r7, #20]
 8008806:	68db      	ldr	r3, [r3, #12]
 8008808:	697a      	ldr	r2, [r7, #20]
 800880a:	6892      	ldr	r2, [r2, #8]
 800880c:	605a      	str	r2, [r3, #4]
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	685a      	ldr	r2, [r3, #4]
 8008812:	697b      	ldr	r3, [r7, #20]
 8008814:	3304      	adds	r3, #4
 8008816:	429a      	cmp	r2, r3
 8008818:	d103      	bne.n	8008822 <xTaskResumeAll+0xb6>
 800881a:	697b      	ldr	r3, [r7, #20]
 800881c:	68da      	ldr	r2, [r3, #12]
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	605a      	str	r2, [r3, #4]
 8008822:	697b      	ldr	r3, [r7, #20]
 8008824:	2200      	movs	r2, #0
 8008826:	615a      	str	r2, [r3, #20]
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	1e5a      	subs	r2, r3, #1
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8008832:	697b      	ldr	r3, [r7, #20]
 8008834:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008836:	4b3f      	ldr	r3, [pc, #252]	@ (8008934 <xTaskResumeAll+0x1c8>)
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	429a      	cmp	r2, r3
 800883c:	d903      	bls.n	8008846 <xTaskResumeAll+0xda>
 800883e:	697b      	ldr	r3, [r7, #20]
 8008840:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008842:	4a3c      	ldr	r2, [pc, #240]	@ (8008934 <xTaskResumeAll+0x1c8>)
 8008844:	6013      	str	r3, [r2, #0]
 8008846:	697b      	ldr	r3, [r7, #20]
 8008848:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800884a:	493b      	ldr	r1, [pc, #236]	@ (8008938 <xTaskResumeAll+0x1cc>)
 800884c:	4613      	mov	r3, r2
 800884e:	009b      	lsls	r3, r3, #2
 8008850:	4413      	add	r3, r2
 8008852:	009b      	lsls	r3, r3, #2
 8008854:	440b      	add	r3, r1
 8008856:	3304      	adds	r3, #4
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	603b      	str	r3, [r7, #0]
 800885c:	697b      	ldr	r3, [r7, #20]
 800885e:	683a      	ldr	r2, [r7, #0]
 8008860:	609a      	str	r2, [r3, #8]
 8008862:	683b      	ldr	r3, [r7, #0]
 8008864:	689a      	ldr	r2, [r3, #8]
 8008866:	697b      	ldr	r3, [r7, #20]
 8008868:	60da      	str	r2, [r3, #12]
 800886a:	683b      	ldr	r3, [r7, #0]
 800886c:	689b      	ldr	r3, [r3, #8]
 800886e:	697a      	ldr	r2, [r7, #20]
 8008870:	3204      	adds	r2, #4
 8008872:	605a      	str	r2, [r3, #4]
 8008874:	697b      	ldr	r3, [r7, #20]
 8008876:	1d1a      	adds	r2, r3, #4
 8008878:	683b      	ldr	r3, [r7, #0]
 800887a:	609a      	str	r2, [r3, #8]
 800887c:	697b      	ldr	r3, [r7, #20]
 800887e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008880:	4613      	mov	r3, r2
 8008882:	009b      	lsls	r3, r3, #2
 8008884:	4413      	add	r3, r2
 8008886:	009b      	lsls	r3, r3, #2
 8008888:	4a2b      	ldr	r2, [pc, #172]	@ (8008938 <xTaskResumeAll+0x1cc>)
 800888a:	441a      	add	r2, r3
 800888c:	697b      	ldr	r3, [r7, #20]
 800888e:	615a      	str	r2, [r3, #20]
 8008890:	697b      	ldr	r3, [r7, #20]
 8008892:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008894:	4928      	ldr	r1, [pc, #160]	@ (8008938 <xTaskResumeAll+0x1cc>)
 8008896:	4613      	mov	r3, r2
 8008898:	009b      	lsls	r3, r3, #2
 800889a:	4413      	add	r3, r2
 800889c:	009b      	lsls	r3, r3, #2
 800889e:	440b      	add	r3, r1
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	1c59      	adds	r1, r3, #1
 80088a4:	4824      	ldr	r0, [pc, #144]	@ (8008938 <xTaskResumeAll+0x1cc>)
 80088a6:	4613      	mov	r3, r2
 80088a8:	009b      	lsls	r3, r3, #2
 80088aa:	4413      	add	r3, r2
 80088ac:	009b      	lsls	r3, r3, #2
 80088ae:	4403      	add	r3, r0
 80088b0:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80088b2:	697b      	ldr	r3, [r7, #20]
 80088b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088b6:	4b21      	ldr	r3, [pc, #132]	@ (800893c <xTaskResumeAll+0x1d0>)
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088bc:	429a      	cmp	r2, r3
 80088be:	d302      	bcc.n	80088c6 <xTaskResumeAll+0x15a>
                    {
                        xYieldPending = pdTRUE;
 80088c0:	4b1f      	ldr	r3, [pc, #124]	@ (8008940 <xTaskResumeAll+0x1d4>)
 80088c2:	2201      	movs	r2, #1
 80088c4:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80088c6:	4b1a      	ldr	r3, [pc, #104]	@ (8008930 <xTaskResumeAll+0x1c4>)
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	f47f af6f 	bne.w	80087ae <xTaskResumeAll+0x42>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80088d0:	697b      	ldr	r3, [r7, #20]
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d001      	beq.n	80088da <xTaskResumeAll+0x16e>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80088d6:	f000 fbf5 	bl	80090c4 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80088da:	4b1a      	ldr	r3, [pc, #104]	@ (8008944 <xTaskResumeAll+0x1d8>)
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	60fb      	str	r3, [r7, #12]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d010      	beq.n	8008908 <xTaskResumeAll+0x19c>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80088e6:	f000 f83f 	bl	8008968 <xTaskIncrementTick>
 80088ea:	4603      	mov	r3, r0
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d002      	beq.n	80088f6 <xTaskResumeAll+0x18a>
                            {
                                xYieldPending = pdTRUE;
 80088f0:	4b13      	ldr	r3, [pc, #76]	@ (8008940 <xTaskResumeAll+0x1d4>)
 80088f2:	2201      	movs	r2, #1
 80088f4:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	3b01      	subs	r3, #1
 80088fa:	60fb      	str	r3, [r7, #12]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d1f1      	bne.n	80088e6 <xTaskResumeAll+0x17a>

                        xPendedTicks = 0;
 8008902:	4b10      	ldr	r3, [pc, #64]	@ (8008944 <xTaskResumeAll+0x1d8>)
 8008904:	2200      	movs	r2, #0
 8008906:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8008908:	4b0d      	ldr	r3, [pc, #52]	@ (8008940 <xTaskResumeAll+0x1d4>)
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	2b00      	cmp	r3, #0
 800890e:	d003      	beq.n	8008918 <xTaskResumeAll+0x1ac>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8008910:	2301      	movs	r3, #1
 8008912:	613b      	str	r3, [r7, #16]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8008914:	f7fe feb0 	bl	8007678 <vPortYield>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8008918:	f7fe fed2 	bl	80076c0 <vPortExitCritical>

    return xAlreadyYielded;
 800891c:	693b      	ldr	r3, [r7, #16]
}
 800891e:	4618      	mov	r0, r3
 8008920:	3718      	adds	r7, #24
 8008922:	46bd      	mov	sp, r7
 8008924:	bd80      	pop	{r7, pc}
 8008926:	bf00      	nop
 8008928:	200266a4 	.word	0x200266a4
 800892c:	2002667c 	.word	0x2002667c
 8008930:	2002663c 	.word	0x2002663c
 8008934:	20026684 	.word	0x20026684
 8008938:	200261ac 	.word	0x200261ac
 800893c:	200261a8 	.word	0x200261a8
 8008940:	20026690 	.word	0x20026690
 8008944:	2002668c 	.word	0x2002668c

08008948 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008948:	b480      	push	{r7}
 800894a:	b083      	sub	sp, #12
 800894c:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800894e:	4b05      	ldr	r3, [pc, #20]	@ (8008964 <xTaskGetTickCount+0x1c>)
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8008954:	687b      	ldr	r3, [r7, #4]
}
 8008956:	4618      	mov	r0, r3
 8008958:	370c      	adds	r7, #12
 800895a:	46bd      	mov	sp, r7
 800895c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008960:	4770      	bx	lr
 8008962:	bf00      	nop
 8008964:	20026680 	.word	0x20026680

08008968 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008968:	b580      	push	{r7, lr}
 800896a:	b088      	sub	sp, #32
 800896c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800896e:	2300      	movs	r3, #0
 8008970:	61fb      	str	r3, [r7, #28]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008972:	4b7a      	ldr	r3, [pc, #488]	@ (8008b5c <xTaskIncrementTick+0x1f4>)
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	2b00      	cmp	r3, #0
 8008978:	f040 80e6 	bne.w	8008b48 <xTaskIncrementTick+0x1e0>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800897c:	4b78      	ldr	r3, [pc, #480]	@ (8008b60 <xTaskIncrementTick+0x1f8>)
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	3301      	adds	r3, #1
 8008982:	61bb      	str	r3, [r7, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8008984:	4a76      	ldr	r2, [pc, #472]	@ (8008b60 <xTaskIncrementTick+0x1f8>)
 8008986:	69bb      	ldr	r3, [r7, #24]
 8008988:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800898a:	69bb      	ldr	r3, [r7, #24]
 800898c:	2b00      	cmp	r3, #0
 800898e:	d119      	bne.n	80089c4 <xTaskIncrementTick+0x5c>
        {
            taskSWITCH_DELAYED_LISTS();
 8008990:	4b74      	ldr	r3, [pc, #464]	@ (8008b64 <xTaskIncrementTick+0x1fc>)
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	2b00      	cmp	r3, #0
 8008998:	d003      	beq.n	80089a2 <xTaskIncrementTick+0x3a>
 800899a:	f7fe ffbd 	bl	8007918 <ulSetInterruptMask>
 800899e:	bf00      	nop
 80089a0:	e7fd      	b.n	800899e <xTaskIncrementTick+0x36>
 80089a2:	4b70      	ldr	r3, [pc, #448]	@ (8008b64 <xTaskIncrementTick+0x1fc>)
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	617b      	str	r3, [r7, #20]
 80089a8:	4b6f      	ldr	r3, [pc, #444]	@ (8008b68 <xTaskIncrementTick+0x200>)
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	4a6d      	ldr	r2, [pc, #436]	@ (8008b64 <xTaskIncrementTick+0x1fc>)
 80089ae:	6013      	str	r3, [r2, #0]
 80089b0:	4a6d      	ldr	r2, [pc, #436]	@ (8008b68 <xTaskIncrementTick+0x200>)
 80089b2:	697b      	ldr	r3, [r7, #20]
 80089b4:	6013      	str	r3, [r2, #0]
 80089b6:	4b6d      	ldr	r3, [pc, #436]	@ (8008b6c <xTaskIncrementTick+0x204>)
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	3301      	adds	r3, #1
 80089bc:	4a6b      	ldr	r2, [pc, #428]	@ (8008b6c <xTaskIncrementTick+0x204>)
 80089be:	6013      	str	r3, [r2, #0]
 80089c0:	f000 fb80 	bl	80090c4 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80089c4:	4b6a      	ldr	r3, [pc, #424]	@ (8008b70 <xTaskIncrementTick+0x208>)
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	69ba      	ldr	r2, [r7, #24]
 80089ca:	429a      	cmp	r2, r3
 80089cc:	f0c0 80a7 	bcc.w	8008b1e <xTaskIncrementTick+0x1b6>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80089d0:	4b64      	ldr	r3, [pc, #400]	@ (8008b64 <xTaskIncrementTick+0x1fc>)
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d104      	bne.n	80089e4 <xTaskIncrementTick+0x7c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80089da:	4b65      	ldr	r3, [pc, #404]	@ (8008b70 <xTaskIncrementTick+0x208>)
 80089dc:	f04f 32ff 	mov.w	r2, #4294967295
 80089e0:	601a      	str	r2, [r3, #0]
                    break;
 80089e2:	e09c      	b.n	8008b1e <xTaskIncrementTick+0x1b6>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80089e4:	4b5f      	ldr	r3, [pc, #380]	@ (8008b64 <xTaskIncrementTick+0x1fc>)
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	68db      	ldr	r3, [r3, #12]
 80089ea:	68db      	ldr	r3, [r3, #12]
 80089ec:	613b      	str	r3, [r7, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80089ee:	693b      	ldr	r3, [r7, #16]
 80089f0:	685b      	ldr	r3, [r3, #4]
 80089f2:	60fb      	str	r3, [r7, #12]

                    if( xConstTickCount < xItemValue )
 80089f4:	69ba      	ldr	r2, [r7, #24]
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	429a      	cmp	r2, r3
 80089fa:	d203      	bcs.n	8008a04 <xTaskIncrementTick+0x9c>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80089fc:	4a5c      	ldr	r2, [pc, #368]	@ (8008b70 <xTaskIncrementTick+0x208>)
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8008a02:	e08c      	b.n	8008b1e <xTaskIncrementTick+0x1b6>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8008a04:	693b      	ldr	r3, [r7, #16]
 8008a06:	695b      	ldr	r3, [r3, #20]
 8008a08:	60bb      	str	r3, [r7, #8]
 8008a0a:	693b      	ldr	r3, [r7, #16]
 8008a0c:	689b      	ldr	r3, [r3, #8]
 8008a0e:	693a      	ldr	r2, [r7, #16]
 8008a10:	68d2      	ldr	r2, [r2, #12]
 8008a12:	609a      	str	r2, [r3, #8]
 8008a14:	693b      	ldr	r3, [r7, #16]
 8008a16:	68db      	ldr	r3, [r3, #12]
 8008a18:	693a      	ldr	r2, [r7, #16]
 8008a1a:	6892      	ldr	r2, [r2, #8]
 8008a1c:	605a      	str	r2, [r3, #4]
 8008a1e:	68bb      	ldr	r3, [r7, #8]
 8008a20:	685a      	ldr	r2, [r3, #4]
 8008a22:	693b      	ldr	r3, [r7, #16]
 8008a24:	3304      	adds	r3, #4
 8008a26:	429a      	cmp	r2, r3
 8008a28:	d103      	bne.n	8008a32 <xTaskIncrementTick+0xca>
 8008a2a:	693b      	ldr	r3, [r7, #16]
 8008a2c:	68da      	ldr	r2, [r3, #12]
 8008a2e:	68bb      	ldr	r3, [r7, #8]
 8008a30:	605a      	str	r2, [r3, #4]
 8008a32:	693b      	ldr	r3, [r7, #16]
 8008a34:	2200      	movs	r2, #0
 8008a36:	615a      	str	r2, [r3, #20]
 8008a38:	68bb      	ldr	r3, [r7, #8]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	1e5a      	subs	r2, r3, #1
 8008a3e:	68bb      	ldr	r3, [r7, #8]
 8008a40:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008a42:	693b      	ldr	r3, [r7, #16]
 8008a44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d01e      	beq.n	8008a88 <xTaskIncrementTick+0x120>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8008a4a:	693b      	ldr	r3, [r7, #16]
 8008a4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a4e:	607b      	str	r3, [r7, #4]
 8008a50:	693b      	ldr	r3, [r7, #16]
 8008a52:	69db      	ldr	r3, [r3, #28]
 8008a54:	693a      	ldr	r2, [r7, #16]
 8008a56:	6a12      	ldr	r2, [r2, #32]
 8008a58:	609a      	str	r2, [r3, #8]
 8008a5a:	693b      	ldr	r3, [r7, #16]
 8008a5c:	6a1b      	ldr	r3, [r3, #32]
 8008a5e:	693a      	ldr	r2, [r7, #16]
 8008a60:	69d2      	ldr	r2, [r2, #28]
 8008a62:	605a      	str	r2, [r3, #4]
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	685a      	ldr	r2, [r3, #4]
 8008a68:	693b      	ldr	r3, [r7, #16]
 8008a6a:	3318      	adds	r3, #24
 8008a6c:	429a      	cmp	r2, r3
 8008a6e:	d103      	bne.n	8008a78 <xTaskIncrementTick+0x110>
 8008a70:	693b      	ldr	r3, [r7, #16]
 8008a72:	6a1a      	ldr	r2, [r3, #32]
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	605a      	str	r2, [r3, #4]
 8008a78:	693b      	ldr	r3, [r7, #16]
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	629a      	str	r2, [r3, #40]	@ 0x28
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	1e5a      	subs	r2, r3, #1
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8008a88:	693b      	ldr	r3, [r7, #16]
 8008a8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a8c:	4b39      	ldr	r3, [pc, #228]	@ (8008b74 <xTaskIncrementTick+0x20c>)
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	429a      	cmp	r2, r3
 8008a92:	d903      	bls.n	8008a9c <xTaskIncrementTick+0x134>
 8008a94:	693b      	ldr	r3, [r7, #16]
 8008a96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a98:	4a36      	ldr	r2, [pc, #216]	@ (8008b74 <xTaskIncrementTick+0x20c>)
 8008a9a:	6013      	str	r3, [r2, #0]
 8008a9c:	693b      	ldr	r3, [r7, #16]
 8008a9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008aa0:	4935      	ldr	r1, [pc, #212]	@ (8008b78 <xTaskIncrementTick+0x210>)
 8008aa2:	4613      	mov	r3, r2
 8008aa4:	009b      	lsls	r3, r3, #2
 8008aa6:	4413      	add	r3, r2
 8008aa8:	009b      	lsls	r3, r3, #2
 8008aaa:	440b      	add	r3, r1
 8008aac:	3304      	adds	r3, #4
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	603b      	str	r3, [r7, #0]
 8008ab2:	693b      	ldr	r3, [r7, #16]
 8008ab4:	683a      	ldr	r2, [r7, #0]
 8008ab6:	609a      	str	r2, [r3, #8]
 8008ab8:	683b      	ldr	r3, [r7, #0]
 8008aba:	689a      	ldr	r2, [r3, #8]
 8008abc:	693b      	ldr	r3, [r7, #16]
 8008abe:	60da      	str	r2, [r3, #12]
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	689b      	ldr	r3, [r3, #8]
 8008ac4:	693a      	ldr	r2, [r7, #16]
 8008ac6:	3204      	adds	r2, #4
 8008ac8:	605a      	str	r2, [r3, #4]
 8008aca:	693b      	ldr	r3, [r7, #16]
 8008acc:	1d1a      	adds	r2, r3, #4
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	609a      	str	r2, [r3, #8]
 8008ad2:	693b      	ldr	r3, [r7, #16]
 8008ad4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ad6:	4613      	mov	r3, r2
 8008ad8:	009b      	lsls	r3, r3, #2
 8008ada:	4413      	add	r3, r2
 8008adc:	009b      	lsls	r3, r3, #2
 8008ade:	4a26      	ldr	r2, [pc, #152]	@ (8008b78 <xTaskIncrementTick+0x210>)
 8008ae0:	441a      	add	r2, r3
 8008ae2:	693b      	ldr	r3, [r7, #16]
 8008ae4:	615a      	str	r2, [r3, #20]
 8008ae6:	693b      	ldr	r3, [r7, #16]
 8008ae8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008aea:	4923      	ldr	r1, [pc, #140]	@ (8008b78 <xTaskIncrementTick+0x210>)
 8008aec:	4613      	mov	r3, r2
 8008aee:	009b      	lsls	r3, r3, #2
 8008af0:	4413      	add	r3, r2
 8008af2:	009b      	lsls	r3, r3, #2
 8008af4:	440b      	add	r3, r1
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	1c59      	adds	r1, r3, #1
 8008afa:	481f      	ldr	r0, [pc, #124]	@ (8008b78 <xTaskIncrementTick+0x210>)
 8008afc:	4613      	mov	r3, r2
 8008afe:	009b      	lsls	r3, r3, #2
 8008b00:	4413      	add	r3, r2
 8008b02:	009b      	lsls	r3, r3, #2
 8008b04:	4403      	add	r3, r0
 8008b06:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008b08:	693b      	ldr	r3, [r7, #16]
 8008b0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b0c:	4b1b      	ldr	r3, [pc, #108]	@ (8008b7c <xTaskIncrementTick+0x214>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b12:	429a      	cmp	r2, r3
 8008b14:	f67f af5c 	bls.w	80089d0 <xTaskIncrementTick+0x68>
                        {
                            xSwitchRequired = pdTRUE;
 8008b18:	2301      	movs	r3, #1
 8008b1a:	61fb      	str	r3, [r7, #28]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008b1c:	e758      	b.n	80089d0 <xTaskIncrementTick+0x68>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008b1e:	4b17      	ldr	r3, [pc, #92]	@ (8008b7c <xTaskIncrementTick+0x214>)
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b24:	4914      	ldr	r1, [pc, #80]	@ (8008b78 <xTaskIncrementTick+0x210>)
 8008b26:	4613      	mov	r3, r2
 8008b28:	009b      	lsls	r3, r3, #2
 8008b2a:	4413      	add	r3, r2
 8008b2c:	009b      	lsls	r3, r3, #2
 8008b2e:	440b      	add	r3, r1
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	2b01      	cmp	r3, #1
 8008b34:	d901      	bls.n	8008b3a <xTaskIncrementTick+0x1d2>
            {
                xSwitchRequired = pdTRUE;
 8008b36:	2301      	movs	r3, #1
 8008b38:	61fb      	str	r3, [r7, #28]
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8008b3a:	4b11      	ldr	r3, [pc, #68]	@ (8008b80 <xTaskIncrementTick+0x218>)
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d007      	beq.n	8008b52 <xTaskIncrementTick+0x1ea>
            {
                xSwitchRequired = pdTRUE;
 8008b42:	2301      	movs	r3, #1
 8008b44:	61fb      	str	r3, [r7, #28]
 8008b46:	e004      	b.n	8008b52 <xTaskIncrementTick+0x1ea>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8008b48:	4b0e      	ldr	r3, [pc, #56]	@ (8008b84 <xTaskIncrementTick+0x21c>)
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	3301      	adds	r3, #1
 8008b4e:	4a0d      	ldr	r2, [pc, #52]	@ (8008b84 <xTaskIncrementTick+0x21c>)
 8008b50:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8008b52:	69fb      	ldr	r3, [r7, #28]
}
 8008b54:	4618      	mov	r0, r3
 8008b56:	3720      	adds	r7, #32
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	bd80      	pop	{r7, pc}
 8008b5c:	200266a4 	.word	0x200266a4
 8008b60:	20026680 	.word	0x20026680
 8008b64:	20026634 	.word	0x20026634
 8008b68:	20026638 	.word	0x20026638
 8008b6c:	20026694 	.word	0x20026694
 8008b70:	2002669c 	.word	0x2002669c
 8008b74:	20026684 	.word	0x20026684
 8008b78:	200261ac 	.word	0x200261ac
 8008b7c:	200261a8 	.word	0x200261a8
 8008b80:	20026690 	.word	0x20026690
 8008b84:	2002668c 	.word	0x2002668c

08008b88 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	b082      	sub	sp, #8
 8008b8c:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008b8e:	4b23      	ldr	r3, [pc, #140]	@ (8008c1c <vTaskSwitchContext+0x94>)
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d003      	beq.n	8008b9e <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8008b96:	4b22      	ldr	r3, [pc, #136]	@ (8008c20 <vTaskSwitchContext+0x98>)
 8008b98:	2201      	movs	r2, #1
 8008b9a:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8008b9c:	e03a      	b.n	8008c14 <vTaskSwitchContext+0x8c>
        xYieldPending = pdFALSE;
 8008b9e:	4b20      	ldr	r3, [pc, #128]	@ (8008c20 <vTaskSwitchContext+0x98>)
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ba4:	4b1f      	ldr	r3, [pc, #124]	@ (8008c24 <vTaskSwitchContext+0x9c>)
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	607b      	str	r3, [r7, #4]
 8008baa:	e009      	b.n	8008bc0 <vTaskSwitchContext+0x38>
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d103      	bne.n	8008bba <vTaskSwitchContext+0x32>
 8008bb2:	f7fe feb1 	bl	8007918 <ulSetInterruptMask>
 8008bb6:	bf00      	nop
 8008bb8:	e7fd      	b.n	8008bb6 <vTaskSwitchContext+0x2e>
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	3b01      	subs	r3, #1
 8008bbe:	607b      	str	r3, [r7, #4]
 8008bc0:	4919      	ldr	r1, [pc, #100]	@ (8008c28 <vTaskSwitchContext+0xa0>)
 8008bc2:	687a      	ldr	r2, [r7, #4]
 8008bc4:	4613      	mov	r3, r2
 8008bc6:	009b      	lsls	r3, r3, #2
 8008bc8:	4413      	add	r3, r2
 8008bca:	009b      	lsls	r3, r3, #2
 8008bcc:	440b      	add	r3, r1
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d0eb      	beq.n	8008bac <vTaskSwitchContext+0x24>
 8008bd4:	687a      	ldr	r2, [r7, #4]
 8008bd6:	4613      	mov	r3, r2
 8008bd8:	009b      	lsls	r3, r3, #2
 8008bda:	4413      	add	r3, r2
 8008bdc:	009b      	lsls	r3, r3, #2
 8008bde:	4a12      	ldr	r2, [pc, #72]	@ (8008c28 <vTaskSwitchContext+0xa0>)
 8008be0:	4413      	add	r3, r2
 8008be2:	603b      	str	r3, [r7, #0]
 8008be4:	683b      	ldr	r3, [r7, #0]
 8008be6:	685b      	ldr	r3, [r3, #4]
 8008be8:	685a      	ldr	r2, [r3, #4]
 8008bea:	683b      	ldr	r3, [r7, #0]
 8008bec:	605a      	str	r2, [r3, #4]
 8008bee:	683b      	ldr	r3, [r7, #0]
 8008bf0:	685a      	ldr	r2, [r3, #4]
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	3308      	adds	r3, #8
 8008bf6:	429a      	cmp	r2, r3
 8008bf8:	d104      	bne.n	8008c04 <vTaskSwitchContext+0x7c>
 8008bfa:	683b      	ldr	r3, [r7, #0]
 8008bfc:	685b      	ldr	r3, [r3, #4]
 8008bfe:	685a      	ldr	r2, [r3, #4]
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	605a      	str	r2, [r3, #4]
 8008c04:	683b      	ldr	r3, [r7, #0]
 8008c06:	685b      	ldr	r3, [r3, #4]
 8008c08:	68db      	ldr	r3, [r3, #12]
 8008c0a:	4a08      	ldr	r2, [pc, #32]	@ (8008c2c <vTaskSwitchContext+0xa4>)
 8008c0c:	6013      	str	r3, [r2, #0]
 8008c0e:	4a05      	ldr	r2, [pc, #20]	@ (8008c24 <vTaskSwitchContext+0x9c>)
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	6013      	str	r3, [r2, #0]
}
 8008c14:	bf00      	nop
 8008c16:	3708      	adds	r7, #8
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	bd80      	pop	{r7, pc}
 8008c1c:	200266a4 	.word	0x200266a4
 8008c20:	20026690 	.word	0x20026690
 8008c24:	20026684 	.word	0x20026684
 8008c28:	200261ac 	.word	0x200261ac
 8008c2c:	200261a8 	.word	0x200261a8

08008c30 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8008c30:	b580      	push	{r7, lr}
 8008c32:	b082      	sub	sp, #8
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	6078      	str	r0, [r7, #4]
 8008c38:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d103      	bne.n	8008c48 <vTaskPlaceOnEventList+0x18>
 8008c40:	f7fe fe6a 	bl	8007918 <ulSetInterruptMask>
 8008c44:	bf00      	nop
 8008c46:	e7fd      	b.n	8008c44 <vTaskPlaceOnEventList+0x14>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008c48:	4b07      	ldr	r3, [pc, #28]	@ (8008c68 <vTaskPlaceOnEventList+0x38>)
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	3318      	adds	r3, #24
 8008c4e:	4619      	mov	r1, r3
 8008c50:	6878      	ldr	r0, [r7, #4]
 8008c52:	f7fe fc6e 	bl	8007532 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008c56:	2101      	movs	r1, #1
 8008c58:	6838      	ldr	r0, [r7, #0]
 8008c5a:	f000 faf5 	bl	8009248 <prvAddCurrentTaskToDelayedList>
}
 8008c5e:	bf00      	nop
 8008c60:	3708      	adds	r7, #8
 8008c62:	46bd      	mov	sp, r7
 8008c64:	bd80      	pop	{r7, pc}
 8008c66:	bf00      	nop
 8008c68:	200261a8 	.word	0x200261a8

08008c6c <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8008c6c:	b580      	push	{r7, lr}
 8008c6e:	b086      	sub	sp, #24
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	60f8      	str	r0, [r7, #12]
 8008c74:	60b9      	str	r1, [r7, #8]
 8008c76:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d103      	bne.n	8008c86 <vTaskPlaceOnEventListRestricted+0x1a>
 8008c7e:	f7fe fe4b 	bl	8007918 <ulSetInterruptMask>
 8008c82:	bf00      	nop
 8008c84:	e7fd      	b.n	8008c82 <vTaskPlaceOnEventListRestricted+0x16>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	685b      	ldr	r3, [r3, #4]
 8008c8a:	617b      	str	r3, [r7, #20]
 8008c8c:	4b15      	ldr	r3, [pc, #84]	@ (8008ce4 <vTaskPlaceOnEventListRestricted+0x78>)
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	697a      	ldr	r2, [r7, #20]
 8008c92:	61da      	str	r2, [r3, #28]
 8008c94:	4b13      	ldr	r3, [pc, #76]	@ (8008ce4 <vTaskPlaceOnEventListRestricted+0x78>)
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	697a      	ldr	r2, [r7, #20]
 8008c9a:	6892      	ldr	r2, [r2, #8]
 8008c9c:	621a      	str	r2, [r3, #32]
 8008c9e:	4b11      	ldr	r3, [pc, #68]	@ (8008ce4 <vTaskPlaceOnEventListRestricted+0x78>)
 8008ca0:	681a      	ldr	r2, [r3, #0]
 8008ca2:	697b      	ldr	r3, [r7, #20]
 8008ca4:	689b      	ldr	r3, [r3, #8]
 8008ca6:	3218      	adds	r2, #24
 8008ca8:	605a      	str	r2, [r3, #4]
 8008caa:	4b0e      	ldr	r3, [pc, #56]	@ (8008ce4 <vTaskPlaceOnEventListRestricted+0x78>)
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	f103 0218 	add.w	r2, r3, #24
 8008cb2:	697b      	ldr	r3, [r7, #20]
 8008cb4:	609a      	str	r2, [r3, #8]
 8008cb6:	4b0b      	ldr	r3, [pc, #44]	@ (8008ce4 <vTaskPlaceOnEventListRestricted+0x78>)
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	68fa      	ldr	r2, [r7, #12]
 8008cbc:	629a      	str	r2, [r3, #40]	@ 0x28
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	1c5a      	adds	r2, r3, #1
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d002      	beq.n	8008cd4 <vTaskPlaceOnEventListRestricted+0x68>
        {
            xTicksToWait = portMAX_DELAY;
 8008cce:	f04f 33ff 	mov.w	r3, #4294967295
 8008cd2:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008cd4:	6879      	ldr	r1, [r7, #4]
 8008cd6:	68b8      	ldr	r0, [r7, #8]
 8008cd8:	f000 fab6 	bl	8009248 <prvAddCurrentTaskToDelayedList>
    }
 8008cdc:	bf00      	nop
 8008cde:	3718      	adds	r7, #24
 8008ce0:	46bd      	mov	sp, r7
 8008ce2:	bd80      	pop	{r7, pc}
 8008ce4:	200261a8 	.word	0x200261a8

08008ce8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	b088      	sub	sp, #32
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	68db      	ldr	r3, [r3, #12]
 8008cf4:	68db      	ldr	r3, [r3, #12]
 8008cf6:	61bb      	str	r3, [r7, #24]
    configASSERT( pxUnblockedTCB );
 8008cf8:	69bb      	ldr	r3, [r7, #24]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d103      	bne.n	8008d06 <xTaskRemoveFromEventList+0x1e>
 8008cfe:	f7fe fe0b 	bl	8007918 <ulSetInterruptMask>
 8008d02:	bf00      	nop
 8008d04:	e7fd      	b.n	8008d02 <xTaskRemoveFromEventList+0x1a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8008d06:	69bb      	ldr	r3, [r7, #24]
 8008d08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d0a:	617b      	str	r3, [r7, #20]
 8008d0c:	69bb      	ldr	r3, [r7, #24]
 8008d0e:	69db      	ldr	r3, [r3, #28]
 8008d10:	69ba      	ldr	r2, [r7, #24]
 8008d12:	6a12      	ldr	r2, [r2, #32]
 8008d14:	609a      	str	r2, [r3, #8]
 8008d16:	69bb      	ldr	r3, [r7, #24]
 8008d18:	6a1b      	ldr	r3, [r3, #32]
 8008d1a:	69ba      	ldr	r2, [r7, #24]
 8008d1c:	69d2      	ldr	r2, [r2, #28]
 8008d1e:	605a      	str	r2, [r3, #4]
 8008d20:	697b      	ldr	r3, [r7, #20]
 8008d22:	685a      	ldr	r2, [r3, #4]
 8008d24:	69bb      	ldr	r3, [r7, #24]
 8008d26:	3318      	adds	r3, #24
 8008d28:	429a      	cmp	r2, r3
 8008d2a:	d103      	bne.n	8008d34 <xTaskRemoveFromEventList+0x4c>
 8008d2c:	69bb      	ldr	r3, [r7, #24]
 8008d2e:	6a1a      	ldr	r2, [r3, #32]
 8008d30:	697b      	ldr	r3, [r7, #20]
 8008d32:	605a      	str	r2, [r3, #4]
 8008d34:	69bb      	ldr	r3, [r7, #24]
 8008d36:	2200      	movs	r2, #0
 8008d38:	629a      	str	r2, [r3, #40]	@ 0x28
 8008d3a:	697b      	ldr	r3, [r7, #20]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	1e5a      	subs	r2, r3, #1
 8008d40:	697b      	ldr	r3, [r7, #20]
 8008d42:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d44:	4b49      	ldr	r3, [pc, #292]	@ (8008e6c <xTaskRemoveFromEventList+0x184>)
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d15f      	bne.n	8008e0c <xTaskRemoveFromEventList+0x124>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8008d4c:	69bb      	ldr	r3, [r7, #24]
 8008d4e:	695b      	ldr	r3, [r3, #20]
 8008d50:	60fb      	str	r3, [r7, #12]
 8008d52:	69bb      	ldr	r3, [r7, #24]
 8008d54:	689b      	ldr	r3, [r3, #8]
 8008d56:	69ba      	ldr	r2, [r7, #24]
 8008d58:	68d2      	ldr	r2, [r2, #12]
 8008d5a:	609a      	str	r2, [r3, #8]
 8008d5c:	69bb      	ldr	r3, [r7, #24]
 8008d5e:	68db      	ldr	r3, [r3, #12]
 8008d60:	69ba      	ldr	r2, [r7, #24]
 8008d62:	6892      	ldr	r2, [r2, #8]
 8008d64:	605a      	str	r2, [r3, #4]
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	685a      	ldr	r2, [r3, #4]
 8008d6a:	69bb      	ldr	r3, [r7, #24]
 8008d6c:	3304      	adds	r3, #4
 8008d6e:	429a      	cmp	r2, r3
 8008d70:	d103      	bne.n	8008d7a <xTaskRemoveFromEventList+0x92>
 8008d72:	69bb      	ldr	r3, [r7, #24]
 8008d74:	68da      	ldr	r2, [r3, #12]
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	605a      	str	r2, [r3, #4]
 8008d7a:	69bb      	ldr	r3, [r7, #24]
 8008d7c:	2200      	movs	r2, #0
 8008d7e:	615a      	str	r2, [r3, #20]
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	1e5a      	subs	r2, r3, #1
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8008d8a:	69bb      	ldr	r3, [r7, #24]
 8008d8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d8e:	4b38      	ldr	r3, [pc, #224]	@ (8008e70 <xTaskRemoveFromEventList+0x188>)
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	429a      	cmp	r2, r3
 8008d94:	d903      	bls.n	8008d9e <xTaskRemoveFromEventList+0xb6>
 8008d96:	69bb      	ldr	r3, [r7, #24]
 8008d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d9a:	4a35      	ldr	r2, [pc, #212]	@ (8008e70 <xTaskRemoveFromEventList+0x188>)
 8008d9c:	6013      	str	r3, [r2, #0]
 8008d9e:	69bb      	ldr	r3, [r7, #24]
 8008da0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008da2:	4934      	ldr	r1, [pc, #208]	@ (8008e74 <xTaskRemoveFromEventList+0x18c>)
 8008da4:	4613      	mov	r3, r2
 8008da6:	009b      	lsls	r3, r3, #2
 8008da8:	4413      	add	r3, r2
 8008daa:	009b      	lsls	r3, r3, #2
 8008dac:	440b      	add	r3, r1
 8008dae:	3304      	adds	r3, #4
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	60bb      	str	r3, [r7, #8]
 8008db4:	69bb      	ldr	r3, [r7, #24]
 8008db6:	68ba      	ldr	r2, [r7, #8]
 8008db8:	609a      	str	r2, [r3, #8]
 8008dba:	68bb      	ldr	r3, [r7, #8]
 8008dbc:	689a      	ldr	r2, [r3, #8]
 8008dbe:	69bb      	ldr	r3, [r7, #24]
 8008dc0:	60da      	str	r2, [r3, #12]
 8008dc2:	68bb      	ldr	r3, [r7, #8]
 8008dc4:	689b      	ldr	r3, [r3, #8]
 8008dc6:	69ba      	ldr	r2, [r7, #24]
 8008dc8:	3204      	adds	r2, #4
 8008dca:	605a      	str	r2, [r3, #4]
 8008dcc:	69bb      	ldr	r3, [r7, #24]
 8008dce:	1d1a      	adds	r2, r3, #4
 8008dd0:	68bb      	ldr	r3, [r7, #8]
 8008dd2:	609a      	str	r2, [r3, #8]
 8008dd4:	69bb      	ldr	r3, [r7, #24]
 8008dd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008dd8:	4613      	mov	r3, r2
 8008dda:	009b      	lsls	r3, r3, #2
 8008ddc:	4413      	add	r3, r2
 8008dde:	009b      	lsls	r3, r3, #2
 8008de0:	4a24      	ldr	r2, [pc, #144]	@ (8008e74 <xTaskRemoveFromEventList+0x18c>)
 8008de2:	441a      	add	r2, r3
 8008de4:	69bb      	ldr	r3, [r7, #24]
 8008de6:	615a      	str	r2, [r3, #20]
 8008de8:	69bb      	ldr	r3, [r7, #24]
 8008dea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008dec:	4921      	ldr	r1, [pc, #132]	@ (8008e74 <xTaskRemoveFromEventList+0x18c>)
 8008dee:	4613      	mov	r3, r2
 8008df0:	009b      	lsls	r3, r3, #2
 8008df2:	4413      	add	r3, r2
 8008df4:	009b      	lsls	r3, r3, #2
 8008df6:	440b      	add	r3, r1
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	1c59      	adds	r1, r3, #1
 8008dfc:	481d      	ldr	r0, [pc, #116]	@ (8008e74 <xTaskRemoveFromEventList+0x18c>)
 8008dfe:	4613      	mov	r3, r2
 8008e00:	009b      	lsls	r3, r3, #2
 8008e02:	4413      	add	r3, r2
 8008e04:	009b      	lsls	r3, r3, #2
 8008e06:	4403      	add	r3, r0
 8008e08:	6019      	str	r1, [r3, #0]
 8008e0a:	e01b      	b.n	8008e44 <xTaskRemoveFromEventList+0x15c>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008e0c:	4b1a      	ldr	r3, [pc, #104]	@ (8008e78 <xTaskRemoveFromEventList+0x190>)
 8008e0e:	685b      	ldr	r3, [r3, #4]
 8008e10:	613b      	str	r3, [r7, #16]
 8008e12:	69bb      	ldr	r3, [r7, #24]
 8008e14:	693a      	ldr	r2, [r7, #16]
 8008e16:	61da      	str	r2, [r3, #28]
 8008e18:	693b      	ldr	r3, [r7, #16]
 8008e1a:	689a      	ldr	r2, [r3, #8]
 8008e1c:	69bb      	ldr	r3, [r7, #24]
 8008e1e:	621a      	str	r2, [r3, #32]
 8008e20:	693b      	ldr	r3, [r7, #16]
 8008e22:	689b      	ldr	r3, [r3, #8]
 8008e24:	69ba      	ldr	r2, [r7, #24]
 8008e26:	3218      	adds	r2, #24
 8008e28:	605a      	str	r2, [r3, #4]
 8008e2a:	69bb      	ldr	r3, [r7, #24]
 8008e2c:	f103 0218 	add.w	r2, r3, #24
 8008e30:	693b      	ldr	r3, [r7, #16]
 8008e32:	609a      	str	r2, [r3, #8]
 8008e34:	69bb      	ldr	r3, [r7, #24]
 8008e36:	4a10      	ldr	r2, [pc, #64]	@ (8008e78 <xTaskRemoveFromEventList+0x190>)
 8008e38:	629a      	str	r2, [r3, #40]	@ 0x28
 8008e3a:	4b0f      	ldr	r3, [pc, #60]	@ (8008e78 <xTaskRemoveFromEventList+0x190>)
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	3301      	adds	r3, #1
 8008e40:	4a0d      	ldr	r2, [pc, #52]	@ (8008e78 <xTaskRemoveFromEventList+0x190>)
 8008e42:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008e44:	69bb      	ldr	r3, [r7, #24]
 8008e46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e48:	4b0c      	ldr	r3, [pc, #48]	@ (8008e7c <xTaskRemoveFromEventList+0x194>)
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e4e:	429a      	cmp	r2, r3
 8008e50:	d905      	bls.n	8008e5e <xTaskRemoveFromEventList+0x176>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8008e52:	2301      	movs	r3, #1
 8008e54:	61fb      	str	r3, [r7, #28]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8008e56:	4b0a      	ldr	r3, [pc, #40]	@ (8008e80 <xTaskRemoveFromEventList+0x198>)
 8008e58:	2201      	movs	r2, #1
 8008e5a:	601a      	str	r2, [r3, #0]
 8008e5c:	e001      	b.n	8008e62 <xTaskRemoveFromEventList+0x17a>
    }
    else
    {
        xReturn = pdFALSE;
 8008e5e:	2300      	movs	r3, #0
 8008e60:	61fb      	str	r3, [r7, #28]
    }

    return xReturn;
 8008e62:	69fb      	ldr	r3, [r7, #28]
}
 8008e64:	4618      	mov	r0, r3
 8008e66:	3720      	adds	r7, #32
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	bd80      	pop	{r7, pc}
 8008e6c:	200266a4 	.word	0x200266a4
 8008e70:	20026684 	.word	0x20026684
 8008e74:	200261ac 	.word	0x200261ac
 8008e78:	2002663c 	.word	0x2002663c
 8008e7c:	200261a8 	.word	0x200261a8
 8008e80:	20026690 	.word	0x20026690

08008e84 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008e84:	b480      	push	{r7}
 8008e86:	b083      	sub	sp, #12
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008e8c:	4b06      	ldr	r3, [pc, #24]	@ (8008ea8 <vTaskInternalSetTimeOutState+0x24>)
 8008e8e:	681a      	ldr	r2, [r3, #0]
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8008e94:	4b05      	ldr	r3, [pc, #20]	@ (8008eac <vTaskInternalSetTimeOutState+0x28>)
 8008e96:	681a      	ldr	r2, [r3, #0]
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	605a      	str	r2, [r3, #4]
}
 8008e9c:	bf00      	nop
 8008e9e:	370c      	adds	r7, #12
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea6:	4770      	bx	lr
 8008ea8:	20026694 	.word	0x20026694
 8008eac:	20026680 	.word	0x20026680

08008eb0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b086      	sub	sp, #24
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]
 8008eb8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d103      	bne.n	8008ec8 <xTaskCheckForTimeOut+0x18>
 8008ec0:	f7fe fd2a 	bl	8007918 <ulSetInterruptMask>
 8008ec4:	bf00      	nop
 8008ec6:	e7fd      	b.n	8008ec4 <xTaskCheckForTimeOut+0x14>
    configASSERT( pxTicksToWait );
 8008ec8:	683b      	ldr	r3, [r7, #0]
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d103      	bne.n	8008ed6 <xTaskCheckForTimeOut+0x26>
 8008ece:	f7fe fd23 	bl	8007918 <ulSetInterruptMask>
 8008ed2:	bf00      	nop
 8008ed4:	e7fd      	b.n	8008ed2 <xTaskCheckForTimeOut+0x22>

    taskENTER_CRITICAL();
 8008ed6:	f7fe fbe1 	bl	800769c <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8008eda:	4b1f      	ldr	r3, [pc, #124]	@ (8008f58 <xTaskCheckForTimeOut+0xa8>)
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	613b      	str	r3, [r7, #16]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	685b      	ldr	r3, [r3, #4]
 8008ee4:	693a      	ldr	r2, [r7, #16]
 8008ee6:	1ad3      	subs	r3, r2, r3
 8008ee8:	60fb      	str	r3, [r7, #12]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8008eea:	683b      	ldr	r3, [r7, #0]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ef2:	d102      	bne.n	8008efa <xTaskCheckForTimeOut+0x4a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	617b      	str	r3, [r7, #20]
 8008ef8:	e026      	b.n	8008f48 <xTaskCheckForTimeOut+0x98>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681a      	ldr	r2, [r3, #0]
 8008efe:	4b17      	ldr	r3, [pc, #92]	@ (8008f5c <xTaskCheckForTimeOut+0xac>)
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	429a      	cmp	r2, r3
 8008f04:	d00a      	beq.n	8008f1c <xTaskCheckForTimeOut+0x6c>
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	685b      	ldr	r3, [r3, #4]
 8008f0a:	693a      	ldr	r2, [r7, #16]
 8008f0c:	429a      	cmp	r2, r3
 8008f0e:	d305      	bcc.n	8008f1c <xTaskCheckForTimeOut+0x6c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8008f10:	2301      	movs	r3, #1
 8008f12:	617b      	str	r3, [r7, #20]
            *pxTicksToWait = ( TickType_t ) 0;
 8008f14:	683b      	ldr	r3, [r7, #0]
 8008f16:	2200      	movs	r2, #0
 8008f18:	601a      	str	r2, [r3, #0]
 8008f1a:	e015      	b.n	8008f48 <xTaskCheckForTimeOut+0x98>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	68fa      	ldr	r2, [r7, #12]
 8008f22:	429a      	cmp	r2, r3
 8008f24:	d20b      	bcs.n	8008f3e <xTaskCheckForTimeOut+0x8e>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8008f26:	683b      	ldr	r3, [r7, #0]
 8008f28:	681a      	ldr	r2, [r3, #0]
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	1ad2      	subs	r2, r2, r3
 8008f2e:	683b      	ldr	r3, [r7, #0]
 8008f30:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8008f32:	6878      	ldr	r0, [r7, #4]
 8008f34:	f7ff ffa6 	bl	8008e84 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8008f38:	2300      	movs	r3, #0
 8008f3a:	617b      	str	r3, [r7, #20]
 8008f3c:	e004      	b.n	8008f48 <xTaskCheckForTimeOut+0x98>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8008f3e:	683b      	ldr	r3, [r7, #0]
 8008f40:	2200      	movs	r2, #0
 8008f42:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8008f44:	2301      	movs	r3, #1
 8008f46:	617b      	str	r3, [r7, #20]
        }
    }
    taskEXIT_CRITICAL();
 8008f48:	f7fe fbba 	bl	80076c0 <vPortExitCritical>

    return xReturn;
 8008f4c:	697b      	ldr	r3, [r7, #20]
}
 8008f4e:	4618      	mov	r0, r3
 8008f50:	3718      	adds	r7, #24
 8008f52:	46bd      	mov	sp, r7
 8008f54:	bd80      	pop	{r7, pc}
 8008f56:	bf00      	nop
 8008f58:	20026680 	.word	0x20026680
 8008f5c:	20026694 	.word	0x20026694

08008f60 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008f60:	b480      	push	{r7}
 8008f62:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8008f64:	4b03      	ldr	r3, [pc, #12]	@ (8008f74 <vTaskMissedYield+0x14>)
 8008f66:	2201      	movs	r2, #1
 8008f68:	601a      	str	r2, [r3, #0]
}
 8008f6a:	bf00      	nop
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f72:	4770      	bx	lr
 8008f74:	20026690 	.word	0x20026690

08008f78 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	b082      	sub	sp, #8
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8008f80:	f000 f84a 	bl	8009018 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008f84:	4b03      	ldr	r3, [pc, #12]	@ (8008f94 <prvIdleTask+0x1c>)
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	2b01      	cmp	r3, #1
 8008f8a:	d9f9      	bls.n	8008f80 <prvIdleTask+0x8>
            {
                taskYIELD();
 8008f8c:	f7fe fb74 	bl	8007678 <vPortYield>
        prvCheckTasksWaitingTermination();
 8008f90:	e7f6      	b.n	8008f80 <prvIdleTask+0x8>
 8008f92:	bf00      	nop
 8008f94:	200261ac 	.word	0x200261ac

08008f98 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b082      	sub	sp, #8
 8008f9c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	607b      	str	r3, [r7, #4]
 8008fa2:	e00c      	b.n	8008fbe <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008fa4:	687a      	ldr	r2, [r7, #4]
 8008fa6:	4613      	mov	r3, r2
 8008fa8:	009b      	lsls	r3, r3, #2
 8008faa:	4413      	add	r3, r2
 8008fac:	009b      	lsls	r3, r3, #2
 8008fae:	4a12      	ldr	r2, [pc, #72]	@ (8008ff8 <prvInitialiseTaskLists+0x60>)
 8008fb0:	4413      	add	r3, r2
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	f7fe fa90 	bl	80074d8 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	3301      	adds	r3, #1
 8008fbc:	607b      	str	r3, [r7, #4]
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	2b37      	cmp	r3, #55	@ 0x37
 8008fc2:	d9ef      	bls.n	8008fa4 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8008fc4:	480d      	ldr	r0, [pc, #52]	@ (8008ffc <prvInitialiseTaskLists+0x64>)
 8008fc6:	f7fe fa87 	bl	80074d8 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8008fca:	480d      	ldr	r0, [pc, #52]	@ (8009000 <prvInitialiseTaskLists+0x68>)
 8008fcc:	f7fe fa84 	bl	80074d8 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8008fd0:	480c      	ldr	r0, [pc, #48]	@ (8009004 <prvInitialiseTaskLists+0x6c>)
 8008fd2:	f7fe fa81 	bl	80074d8 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8008fd6:	480c      	ldr	r0, [pc, #48]	@ (8009008 <prvInitialiseTaskLists+0x70>)
 8008fd8:	f7fe fa7e 	bl	80074d8 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8008fdc:	480b      	ldr	r0, [pc, #44]	@ (800900c <prvInitialiseTaskLists+0x74>)
 8008fde:	f7fe fa7b 	bl	80074d8 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8008fe2:	4b0b      	ldr	r3, [pc, #44]	@ (8009010 <prvInitialiseTaskLists+0x78>)
 8008fe4:	4a05      	ldr	r2, [pc, #20]	@ (8008ffc <prvInitialiseTaskLists+0x64>)
 8008fe6:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008fe8:	4b0a      	ldr	r3, [pc, #40]	@ (8009014 <prvInitialiseTaskLists+0x7c>)
 8008fea:	4a05      	ldr	r2, [pc, #20]	@ (8009000 <prvInitialiseTaskLists+0x68>)
 8008fec:	601a      	str	r2, [r3, #0]
}
 8008fee:	bf00      	nop
 8008ff0:	3708      	adds	r7, #8
 8008ff2:	46bd      	mov	sp, r7
 8008ff4:	bd80      	pop	{r7, pc}
 8008ff6:	bf00      	nop
 8008ff8:	200261ac 	.word	0x200261ac
 8008ffc:	2002660c 	.word	0x2002660c
 8009000:	20026620 	.word	0x20026620
 8009004:	2002663c 	.word	0x2002663c
 8009008:	20026650 	.word	0x20026650
 800900c:	20026668 	.word	0x20026668
 8009010:	20026634 	.word	0x20026634
 8009014:	20026638 	.word	0x20026638

08009018 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b082      	sub	sp, #8
 800901c:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800901e:	e019      	b.n	8009054 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8009020:	f7fe fb3c 	bl	800769c <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009024:	4b10      	ldr	r3, [pc, #64]	@ (8009068 <prvCheckTasksWaitingTermination+0x50>)
 8009026:	68db      	ldr	r3, [r3, #12]
 8009028:	68db      	ldr	r3, [r3, #12]
 800902a:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	3304      	adds	r3, #4
 8009030:	4618      	mov	r0, r3
 8009032:	f7fe fab7 	bl	80075a4 <uxListRemove>
                --uxCurrentNumberOfTasks;
 8009036:	4b0d      	ldr	r3, [pc, #52]	@ (800906c <prvCheckTasksWaitingTermination+0x54>)
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	3b01      	subs	r3, #1
 800903c:	4a0b      	ldr	r2, [pc, #44]	@ (800906c <prvCheckTasksWaitingTermination+0x54>)
 800903e:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8009040:	4b0b      	ldr	r3, [pc, #44]	@ (8009070 <prvCheckTasksWaitingTermination+0x58>)
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	3b01      	subs	r3, #1
 8009046:	4a0a      	ldr	r2, [pc, #40]	@ (8009070 <prvCheckTasksWaitingTermination+0x58>)
 8009048:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 800904a:	f7fe fb39 	bl	80076c0 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 800904e:	6878      	ldr	r0, [r7, #4]
 8009050:	f000 f810 	bl	8009074 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009054:	4b06      	ldr	r3, [pc, #24]	@ (8009070 <prvCheckTasksWaitingTermination+0x58>)
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d1e1      	bne.n	8009020 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 800905c:	bf00      	nop
 800905e:	bf00      	nop
 8009060:	3708      	adds	r7, #8
 8009062:	46bd      	mov	sp, r7
 8009064:	bd80      	pop	{r7, pc}
 8009066:	bf00      	nop
 8009068:	20026650 	.word	0x20026650
 800906c:	2002667c 	.word	0x2002667c
 8009070:	20026664 	.word	0x20026664

08009074 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8009074:	b580      	push	{r7, lr}
 8009076:	b082      	sub	sp, #8
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8009082:	2b00      	cmp	r3, #0
 8009084:	d108      	bne.n	8009098 <prvDeleteTCB+0x24>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800908a:	4618      	mov	r0, r3
 800908c:	f000 fd38 	bl	8009b00 <vPortFree>
                vPortFree( pxTCB );
 8009090:	6878      	ldr	r0, [r7, #4]
 8009092:	f000 fd35 	bl	8009b00 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8009096:	e011      	b.n	80090bc <prvDeleteTCB+0x48>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800909e:	2b01      	cmp	r3, #1
 80090a0:	d103      	bne.n	80090aa <prvDeleteTCB+0x36>
                vPortFree( pxTCB );
 80090a2:	6878      	ldr	r0, [r7, #4]
 80090a4:	f000 fd2c 	bl	8009b00 <vPortFree>
    }
 80090a8:	e008      	b.n	80090bc <prvDeleteTCB+0x48>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80090b0:	2b02      	cmp	r3, #2
 80090b2:	d003      	beq.n	80090bc <prvDeleteTCB+0x48>
 80090b4:	f7fe fc30 	bl	8007918 <ulSetInterruptMask>
 80090b8:	bf00      	nop
 80090ba:	e7fd      	b.n	80090b8 <prvDeleteTCB+0x44>
    }
 80090bc:	bf00      	nop
 80090be:	3708      	adds	r7, #8
 80090c0:	46bd      	mov	sp, r7
 80090c2:	bd80      	pop	{r7, pc}

080090c4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80090c4:	b480      	push	{r7}
 80090c6:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80090c8:	4b0a      	ldr	r3, [pc, #40]	@ (80090f4 <prvResetNextTaskUnblockTime+0x30>)
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d104      	bne.n	80090dc <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80090d2:	4b09      	ldr	r3, [pc, #36]	@ (80090f8 <prvResetNextTaskUnblockTime+0x34>)
 80090d4:	f04f 32ff 	mov.w	r2, #4294967295
 80090d8:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80090da:	e005      	b.n	80090e8 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80090dc:	4b05      	ldr	r3, [pc, #20]	@ (80090f4 <prvResetNextTaskUnblockTime+0x30>)
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	68db      	ldr	r3, [r3, #12]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	4a04      	ldr	r2, [pc, #16]	@ (80090f8 <prvResetNextTaskUnblockTime+0x34>)
 80090e6:	6013      	str	r3, [r2, #0]
}
 80090e8:	bf00      	nop
 80090ea:	46bd      	mov	sp, r7
 80090ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f0:	4770      	bx	lr
 80090f2:	bf00      	nop
 80090f4:	20026634 	.word	0x20026634
 80090f8:	2002669c 	.word	0x2002669c

080090fc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80090fc:	b480      	push	{r7}
 80090fe:	b083      	sub	sp, #12
 8009100:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8009102:	4b0b      	ldr	r3, [pc, #44]	@ (8009130 <xTaskGetSchedulerState+0x34>)
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d102      	bne.n	8009110 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800910a:	2301      	movs	r3, #1
 800910c:	607b      	str	r3, [r7, #4]
 800910e:	e008      	b.n	8009122 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009110:	4b08      	ldr	r3, [pc, #32]	@ (8009134 <xTaskGetSchedulerState+0x38>)
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	2b00      	cmp	r3, #0
 8009116:	d102      	bne.n	800911e <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8009118:	2302      	movs	r3, #2
 800911a:	607b      	str	r3, [r7, #4]
 800911c:	e001      	b.n	8009122 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 800911e:	2300      	movs	r3, #0
 8009120:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8009122:	687b      	ldr	r3, [r7, #4]
    }
 8009124:	4618      	mov	r0, r3
 8009126:	370c      	adds	r7, #12
 8009128:	46bd      	mov	sp, r7
 800912a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912e:	4770      	bx	lr
 8009130:	20026688 	.word	0x20026688
 8009134:	200266a4 	.word	0x200266a4

08009138 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8009138:	b580      	push	{r7, lr}
 800913a:	b086      	sub	sp, #24
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8009144:	2300      	movs	r3, #0
 8009146:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d070      	beq.n	8009230 <xTaskPriorityDisinherit+0xf8>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 800914e:	4b3b      	ldr	r3, [pc, #236]	@ (800923c <xTaskPriorityDisinherit+0x104>)
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	693a      	ldr	r2, [r7, #16]
 8009154:	429a      	cmp	r2, r3
 8009156:	d003      	beq.n	8009160 <xTaskPriorityDisinherit+0x28>
 8009158:	f7fe fbde 	bl	8007918 <ulSetInterruptMask>
 800915c:	bf00      	nop
 800915e:	e7fd      	b.n	800915c <xTaskPriorityDisinherit+0x24>
            configASSERT( pxTCB->uxMutexesHeld );
 8009160:	693b      	ldr	r3, [r7, #16]
 8009162:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009164:	2b00      	cmp	r3, #0
 8009166:	d103      	bne.n	8009170 <xTaskPriorityDisinherit+0x38>
 8009168:	f7fe fbd6 	bl	8007918 <ulSetInterruptMask>
 800916c:	bf00      	nop
 800916e:	e7fd      	b.n	800916c <xTaskPriorityDisinherit+0x34>
            ( pxTCB->uxMutexesHeld )--;
 8009170:	693b      	ldr	r3, [r7, #16]
 8009172:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009174:	1e5a      	subs	r2, r3, #1
 8009176:	693b      	ldr	r3, [r7, #16]
 8009178:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800917a:	693b      	ldr	r3, [r7, #16]
 800917c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800917e:	693b      	ldr	r3, [r7, #16]
 8009180:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009182:	429a      	cmp	r2, r3
 8009184:	d054      	beq.n	8009230 <xTaskPriorityDisinherit+0xf8>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009186:	693b      	ldr	r3, [r7, #16]
 8009188:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800918a:	2b00      	cmp	r3, #0
 800918c:	d150      	bne.n	8009230 <xTaskPriorityDisinherit+0xf8>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800918e:	693b      	ldr	r3, [r7, #16]
 8009190:	3304      	adds	r3, #4
 8009192:	4618      	mov	r0, r3
 8009194:	f7fe fa06 	bl	80075a4 <uxListRemove>
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009198:	693b      	ldr	r3, [r7, #16]
 800919a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800919c:	693b      	ldr	r3, [r7, #16]
 800919e:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80091a0:	693b      	ldr	r3, [r7, #16]
 80091a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091a4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80091a8:	693b      	ldr	r3, [r7, #16]
 80091aa:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 80091ac:	693b      	ldr	r3, [r7, #16]
 80091ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091b0:	4b23      	ldr	r3, [pc, #140]	@ (8009240 <xTaskPriorityDisinherit+0x108>)
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	429a      	cmp	r2, r3
 80091b6:	d903      	bls.n	80091c0 <xTaskPriorityDisinherit+0x88>
 80091b8:	693b      	ldr	r3, [r7, #16]
 80091ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091bc:	4a20      	ldr	r2, [pc, #128]	@ (8009240 <xTaskPriorityDisinherit+0x108>)
 80091be:	6013      	str	r3, [r2, #0]
 80091c0:	693b      	ldr	r3, [r7, #16]
 80091c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091c4:	491f      	ldr	r1, [pc, #124]	@ (8009244 <xTaskPriorityDisinherit+0x10c>)
 80091c6:	4613      	mov	r3, r2
 80091c8:	009b      	lsls	r3, r3, #2
 80091ca:	4413      	add	r3, r2
 80091cc:	009b      	lsls	r3, r3, #2
 80091ce:	440b      	add	r3, r1
 80091d0:	3304      	adds	r3, #4
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	60fb      	str	r3, [r7, #12]
 80091d6:	693b      	ldr	r3, [r7, #16]
 80091d8:	68fa      	ldr	r2, [r7, #12]
 80091da:	609a      	str	r2, [r3, #8]
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	689a      	ldr	r2, [r3, #8]
 80091e0:	693b      	ldr	r3, [r7, #16]
 80091e2:	60da      	str	r2, [r3, #12]
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	689b      	ldr	r3, [r3, #8]
 80091e8:	693a      	ldr	r2, [r7, #16]
 80091ea:	3204      	adds	r2, #4
 80091ec:	605a      	str	r2, [r3, #4]
 80091ee:	693b      	ldr	r3, [r7, #16]
 80091f0:	1d1a      	adds	r2, r3, #4
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	609a      	str	r2, [r3, #8]
 80091f6:	693b      	ldr	r3, [r7, #16]
 80091f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091fa:	4613      	mov	r3, r2
 80091fc:	009b      	lsls	r3, r3, #2
 80091fe:	4413      	add	r3, r2
 8009200:	009b      	lsls	r3, r3, #2
 8009202:	4a10      	ldr	r2, [pc, #64]	@ (8009244 <xTaskPriorityDisinherit+0x10c>)
 8009204:	441a      	add	r2, r3
 8009206:	693b      	ldr	r3, [r7, #16]
 8009208:	615a      	str	r2, [r3, #20]
 800920a:	693b      	ldr	r3, [r7, #16]
 800920c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800920e:	490d      	ldr	r1, [pc, #52]	@ (8009244 <xTaskPriorityDisinherit+0x10c>)
 8009210:	4613      	mov	r3, r2
 8009212:	009b      	lsls	r3, r3, #2
 8009214:	4413      	add	r3, r2
 8009216:	009b      	lsls	r3, r3, #2
 8009218:	440b      	add	r3, r1
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	1c59      	adds	r1, r3, #1
 800921e:	4809      	ldr	r0, [pc, #36]	@ (8009244 <xTaskPriorityDisinherit+0x10c>)
 8009220:	4613      	mov	r3, r2
 8009222:	009b      	lsls	r3, r3, #2
 8009224:	4413      	add	r3, r2
 8009226:	009b      	lsls	r3, r3, #2
 8009228:	4403      	add	r3, r0
 800922a:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 800922c:	2301      	movs	r3, #1
 800922e:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8009230:	697b      	ldr	r3, [r7, #20]
    }
 8009232:	4618      	mov	r0, r3
 8009234:	3718      	adds	r7, #24
 8009236:	46bd      	mov	sp, r7
 8009238:	bd80      	pop	{r7, pc}
 800923a:	bf00      	nop
 800923c:	200261a8 	.word	0x200261a8
 8009240:	20026684 	.word	0x20026684
 8009244:	200261ac 	.word	0x200261ac

08009248 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8009248:	b580      	push	{r7, lr}
 800924a:	b086      	sub	sp, #24
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
 8009250:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8009252:	4b2e      	ldr	r3, [pc, #184]	@ (800930c <prvAddCurrentTaskToDelayedList+0xc4>)
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009258:	4b2d      	ldr	r3, [pc, #180]	@ (8009310 <prvAddCurrentTaskToDelayedList+0xc8>)
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	3304      	adds	r3, #4
 800925e:	4618      	mov	r0, r3
 8009260:	f7fe f9a0 	bl	80075a4 <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	f1b3 3fff 	cmp.w	r3, #4294967295
 800926a:	d124      	bne.n	80092b6 <prvAddCurrentTaskToDelayedList+0x6e>
 800926c:	683b      	ldr	r3, [r7, #0]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d021      	beq.n	80092b6 <prvAddCurrentTaskToDelayedList+0x6e>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009272:	4b28      	ldr	r3, [pc, #160]	@ (8009314 <prvAddCurrentTaskToDelayedList+0xcc>)
 8009274:	685b      	ldr	r3, [r3, #4]
 8009276:	613b      	str	r3, [r7, #16]
 8009278:	4b25      	ldr	r3, [pc, #148]	@ (8009310 <prvAddCurrentTaskToDelayedList+0xc8>)
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	693a      	ldr	r2, [r7, #16]
 800927e:	609a      	str	r2, [r3, #8]
 8009280:	4b23      	ldr	r3, [pc, #140]	@ (8009310 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	693a      	ldr	r2, [r7, #16]
 8009286:	6892      	ldr	r2, [r2, #8]
 8009288:	60da      	str	r2, [r3, #12]
 800928a:	4b21      	ldr	r3, [pc, #132]	@ (8009310 <prvAddCurrentTaskToDelayedList+0xc8>)
 800928c:	681a      	ldr	r2, [r3, #0]
 800928e:	693b      	ldr	r3, [r7, #16]
 8009290:	689b      	ldr	r3, [r3, #8]
 8009292:	3204      	adds	r2, #4
 8009294:	605a      	str	r2, [r3, #4]
 8009296:	4b1e      	ldr	r3, [pc, #120]	@ (8009310 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	1d1a      	adds	r2, r3, #4
 800929c:	693b      	ldr	r3, [r7, #16]
 800929e:	609a      	str	r2, [r3, #8]
 80092a0:	4b1b      	ldr	r3, [pc, #108]	@ (8009310 <prvAddCurrentTaskToDelayedList+0xc8>)
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	4a1b      	ldr	r2, [pc, #108]	@ (8009314 <prvAddCurrentTaskToDelayedList+0xcc>)
 80092a6:	615a      	str	r2, [r3, #20]
 80092a8:	4b1a      	ldr	r3, [pc, #104]	@ (8009314 <prvAddCurrentTaskToDelayedList+0xcc>)
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	3301      	adds	r3, #1
 80092ae:	4a19      	ldr	r2, [pc, #100]	@ (8009314 <prvAddCurrentTaskToDelayedList+0xcc>)
 80092b0:	6013      	str	r3, [r2, #0]
 80092b2:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 80092b4:	e026      	b.n	8009304 <prvAddCurrentTaskToDelayedList+0xbc>
            xTimeToWake = xConstTickCount + xTicksToWait;
 80092b6:	697a      	ldr	r2, [r7, #20]
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	4413      	add	r3, r2
 80092bc:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80092be:	4b14      	ldr	r3, [pc, #80]	@ (8009310 <prvAddCurrentTaskToDelayedList+0xc8>)
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	68fa      	ldr	r2, [r7, #12]
 80092c4:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 80092c6:	68fa      	ldr	r2, [r7, #12]
 80092c8:	697b      	ldr	r3, [r7, #20]
 80092ca:	429a      	cmp	r2, r3
 80092cc:	d209      	bcs.n	80092e2 <prvAddCurrentTaskToDelayedList+0x9a>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80092ce:	4b12      	ldr	r3, [pc, #72]	@ (8009318 <prvAddCurrentTaskToDelayedList+0xd0>)
 80092d0:	681a      	ldr	r2, [r3, #0]
 80092d2:	4b0f      	ldr	r3, [pc, #60]	@ (8009310 <prvAddCurrentTaskToDelayedList+0xc8>)
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	3304      	adds	r3, #4
 80092d8:	4619      	mov	r1, r3
 80092da:	4610      	mov	r0, r2
 80092dc:	f7fe f929 	bl	8007532 <vListInsert>
}
 80092e0:	e010      	b.n	8009304 <prvAddCurrentTaskToDelayedList+0xbc>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80092e2:	4b0e      	ldr	r3, [pc, #56]	@ (800931c <prvAddCurrentTaskToDelayedList+0xd4>)
 80092e4:	681a      	ldr	r2, [r3, #0]
 80092e6:	4b0a      	ldr	r3, [pc, #40]	@ (8009310 <prvAddCurrentTaskToDelayedList+0xc8>)
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	3304      	adds	r3, #4
 80092ec:	4619      	mov	r1, r3
 80092ee:	4610      	mov	r0, r2
 80092f0:	f7fe f91f 	bl	8007532 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 80092f4:	4b0a      	ldr	r3, [pc, #40]	@ (8009320 <prvAddCurrentTaskToDelayedList+0xd8>)
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	68fa      	ldr	r2, [r7, #12]
 80092fa:	429a      	cmp	r2, r3
 80092fc:	d202      	bcs.n	8009304 <prvAddCurrentTaskToDelayedList+0xbc>
                    xNextTaskUnblockTime = xTimeToWake;
 80092fe:	4a08      	ldr	r2, [pc, #32]	@ (8009320 <prvAddCurrentTaskToDelayedList+0xd8>)
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	6013      	str	r3, [r2, #0]
}
 8009304:	bf00      	nop
 8009306:	3718      	adds	r7, #24
 8009308:	46bd      	mov	sp, r7
 800930a:	bd80      	pop	{r7, pc}
 800930c:	20026680 	.word	0x20026680
 8009310:	200261a8 	.word	0x200261a8
 8009314:	20026668 	.word	0x20026668
 8009318:	20026638 	.word	0x20026638
 800931c:	20026634 	.word	0x20026634
 8009320:	2002669c 	.word	0x2002669c

08009324 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8009324:	b580      	push	{r7, lr}
 8009326:	b088      	sub	sp, #32
 8009328:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 800932a:	2300      	movs	r3, #0
 800932c:	60fb      	str	r3, [r7, #12]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800932e:	f000 fae1 	bl	80098f4 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8009332:	4b18      	ldr	r3, [pc, #96]	@ (8009394 <xTimerCreateTimerTask+0x70>)
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	2b00      	cmp	r3, #0
 8009338:	d020      	beq.n	800937c <xTimerCreateTimerTask+0x58>
        {
            #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
            {
                StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 800933a:	2300      	movs	r3, #0
 800933c:	60bb      	str	r3, [r7, #8]
                StackType_t * pxTimerTaskStackBuffer = NULL;
 800933e:	2300      	movs	r3, #0
 8009340:	607b      	str	r3, [r7, #4]
                uint32_t ulTimerTaskStackSize;

                vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009342:	463a      	mov	r2, r7
 8009344:	1d39      	adds	r1, r7, #4
 8009346:	f107 0308 	add.w	r3, r7, #8
 800934a:	4618      	mov	r0, r3
 800934c:	f7fe f8aa 	bl	80074a4 <vApplicationGetTimerTaskMemory>
                xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 8009350:	6839      	ldr	r1, [r7, #0]
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	68ba      	ldr	r2, [r7, #8]
 8009356:	9202      	str	r2, [sp, #8]
 8009358:	9301      	str	r3, [sp, #4]
 800935a:	2337      	movs	r3, #55	@ 0x37
 800935c:	9300      	str	r3, [sp, #0]
 800935e:	2300      	movs	r3, #0
 8009360:	460a      	mov	r2, r1
 8009362:	490d      	ldr	r1, [pc, #52]	@ (8009398 <xTimerCreateTimerTask+0x74>)
 8009364:	480d      	ldr	r0, [pc, #52]	@ (800939c <xTimerCreateTimerTask+0x78>)
 8009366:	f7fe ffc7 	bl	80082f8 <xTaskCreateStatic>
 800936a:	4603      	mov	r3, r0
 800936c:	4a0c      	ldr	r2, [pc, #48]	@ (80093a0 <xTimerCreateTimerTask+0x7c>)
 800936e:	6013      	str	r3, [r2, #0]
                                                      NULL,
                                                      ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                      pxTimerTaskStackBuffer,
                                                      pxTimerTaskTCBBuffer );

                if( xTimerTaskHandle != NULL )
 8009370:	4b0b      	ldr	r3, [pc, #44]	@ (80093a0 <xTimerCreateTimerTask+0x7c>)
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d001      	beq.n	800937c <xTimerCreateTimerTask+0x58>
                {
                    xReturn = pdPASS;
 8009378:	2301      	movs	r3, #1
 800937a:	60fb      	str	r3, [r7, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	2b00      	cmp	r3, #0
 8009380:	d103      	bne.n	800938a <xTimerCreateTimerTask+0x66>
 8009382:	f7fe fac9 	bl	8007918 <ulSetInterruptMask>
 8009386:	bf00      	nop
 8009388:	e7fd      	b.n	8009386 <xTimerCreateTimerTask+0x62>
        return xReturn;
 800938a:	68fb      	ldr	r3, [r7, #12]
    }
 800938c:	4618      	mov	r0, r3
 800938e:	3710      	adds	r7, #16
 8009390:	46bd      	mov	sp, r7
 8009392:	bd80      	pop	{r7, pc}
 8009394:	200266d8 	.word	0x200266d8
 8009398:	08009dcc 	.word	0x08009dcc
 800939c:	0800954d 	.word	0x0800954d
 80093a0:	200266dc 	.word	0x200266dc

080093a4 <xTimerCreate>:
        TimerHandle_t xTimerCreate( const char * const pcTimerName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                                    const TickType_t xTimerPeriodInTicks,
                                    const BaseType_t xAutoReload,
                                    void * const pvTimerID,
                                    TimerCallbackFunction_t pxCallbackFunction )
        {
 80093a4:	b580      	push	{r7, lr}
 80093a6:	b088      	sub	sp, #32
 80093a8:	af02      	add	r7, sp, #8
 80093aa:	60f8      	str	r0, [r7, #12]
 80093ac:	60b9      	str	r1, [r7, #8]
 80093ae:	607a      	str	r2, [r7, #4]
 80093b0:	603b      	str	r3, [r7, #0]
            Timer_t * pxNewTimer;

            pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 80093b2:	202c      	movs	r0, #44	@ 0x2c
 80093b4:	f000 faf8 	bl	80099a8 <pvPortMalloc>
 80093b8:	6178      	str	r0, [r7, #20]

            if( pxNewTimer != NULL )
 80093ba:	697b      	ldr	r3, [r7, #20]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d00d      	beq.n	80093dc <xTimerCreate+0x38>
            {
                /* Status is thus far zero as the timer is not created statically
                 * and has not been started.  The auto-reload bit may get set in
                 * prvInitialiseNewTimer. */
                pxNewTimer->ucStatus = 0x00;
 80093c0:	697b      	ldr	r3, [r7, #20]
 80093c2:	2200      	movs	r2, #0
 80093c4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, xAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80093c8:	697b      	ldr	r3, [r7, #20]
 80093ca:	9301      	str	r3, [sp, #4]
 80093cc:	6a3b      	ldr	r3, [r7, #32]
 80093ce:	9300      	str	r3, [sp, #0]
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	687a      	ldr	r2, [r7, #4]
 80093d4:	68b9      	ldr	r1, [r7, #8]
 80093d6:	68f8      	ldr	r0, [r7, #12]
 80093d8:	f000 f835 	bl	8009446 <prvInitialiseNewTimer>
            }

            return pxNewTimer;
 80093dc:	697b      	ldr	r3, [r7, #20]
        }
 80093de:	4618      	mov	r0, r3
 80093e0:	3718      	adds	r7, #24
 80093e2:	46bd      	mov	sp, r7
 80093e4:	bd80      	pop	{r7, pc}

080093e6 <xTimerCreateStatic>:
                                          const TickType_t xTimerPeriodInTicks,
                                          const BaseType_t xAutoReload,
                                          void * const pvTimerID,
                                          TimerCallbackFunction_t pxCallbackFunction,
                                          StaticTimer_t * pxTimerBuffer )
        {
 80093e6:	b580      	push	{r7, lr}
 80093e8:	b088      	sub	sp, #32
 80093ea:	af02      	add	r7, sp, #8
 80093ec:	60f8      	str	r0, [r7, #12]
 80093ee:	60b9      	str	r1, [r7, #8]
 80093f0:	607a      	str	r2, [r7, #4]
 80093f2:	603b      	str	r3, [r7, #0]
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticTimer_t equals the size of the real timer
                 * structure. */
                volatile size_t xSize = sizeof( StaticTimer_t );
 80093f4:	232c      	movs	r3, #44	@ 0x2c
 80093f6:	613b      	str	r3, [r7, #16]
                configASSERT( xSize == sizeof( Timer_t ) );
 80093f8:	693b      	ldr	r3, [r7, #16]
 80093fa:	2b2c      	cmp	r3, #44	@ 0x2c
 80093fc:	d003      	beq.n	8009406 <xTimerCreateStatic+0x20>
 80093fe:	f7fe fa8b 	bl	8007918 <ulSetInterruptMask>
 8009402:	bf00      	nop
 8009404:	e7fd      	b.n	8009402 <xTimerCreateStatic+0x1c>
                ( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009406:	693b      	ldr	r3, [r7, #16]
            }
            #endif /* configASSERT_DEFINED */

            /* A pointer to a StaticTimer_t structure MUST be provided, use it. */
            configASSERT( pxTimerBuffer );
 8009408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800940a:	2b00      	cmp	r3, #0
 800940c:	d103      	bne.n	8009416 <xTimerCreateStatic+0x30>
 800940e:	f7fe fa83 	bl	8007918 <ulSetInterruptMask>
 8009412:	bf00      	nop
 8009414:	e7fd      	b.n	8009412 <xTimerCreateStatic+0x2c>
            pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 8009416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009418:	617b      	str	r3, [r7, #20]

            if( pxNewTimer != NULL )
 800941a:	697b      	ldr	r3, [r7, #20]
 800941c:	2b00      	cmp	r3, #0
 800941e:	d00d      	beq.n	800943c <xTimerCreateStatic+0x56>
            {
                /* Timers can be created statically or dynamically so note this
                 * timer was created statically in case it is later deleted.  The
                 * auto-reload bit may get set in prvInitialiseNewTimer(). */
                pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8009420:	697b      	ldr	r3, [r7, #20]
 8009422:	2202      	movs	r2, #2
 8009424:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, xAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8009428:	697b      	ldr	r3, [r7, #20]
 800942a:	9301      	str	r3, [sp, #4]
 800942c:	6a3b      	ldr	r3, [r7, #32]
 800942e:	9300      	str	r3, [sp, #0]
 8009430:	683b      	ldr	r3, [r7, #0]
 8009432:	687a      	ldr	r2, [r7, #4]
 8009434:	68b9      	ldr	r1, [r7, #8]
 8009436:	68f8      	ldr	r0, [r7, #12]
 8009438:	f000 f805 	bl	8009446 <prvInitialiseNewTimer>
            }

            return pxNewTimer;
 800943c:	697b      	ldr	r3, [r7, #20]
        }
 800943e:	4618      	mov	r0, r3
 8009440:	3718      	adds	r7, #24
 8009442:	46bd      	mov	sp, r7
 8009444:	bd80      	pop	{r7, pc}

08009446 <prvInitialiseNewTimer>:
                                       const TickType_t xTimerPeriodInTicks,
                                       const BaseType_t xAutoReload,
                                       void * const pvTimerID,
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer )
    {
 8009446:	b580      	push	{r7, lr}
 8009448:	b084      	sub	sp, #16
 800944a:	af00      	add	r7, sp, #0
 800944c:	60f8      	str	r0, [r7, #12]
 800944e:	60b9      	str	r1, [r7, #8]
 8009450:	607a      	str	r2, [r7, #4]
 8009452:	603b      	str	r3, [r7, #0]
        /* 0 is not a valid value for xTimerPeriodInTicks. */
        configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8009454:	68bb      	ldr	r3, [r7, #8]
 8009456:	2b00      	cmp	r3, #0
 8009458:	d103      	bne.n	8009462 <prvInitialiseNewTimer+0x1c>
 800945a:	f7fe fa5d 	bl	8007918 <ulSetInterruptMask>
 800945e:	bf00      	nop
 8009460:	e7fd      	b.n	800945e <prvInitialiseNewTimer+0x18>

        /* Ensure the infrastructure used by the timer service task has been
         * created/initialised. */
        prvCheckForValidListAndQueue();
 8009462:	f000 fa47 	bl	80098f4 <prvCheckForValidListAndQueue>

        /* Initialise the timer structure members using the function
         * parameters. */
        pxNewTimer->pcTimerName = pcTimerName;
 8009466:	69fb      	ldr	r3, [r7, #28]
 8009468:	68fa      	ldr	r2, [r7, #12]
 800946a:	601a      	str	r2, [r3, #0]
        pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800946c:	69fb      	ldr	r3, [r7, #28]
 800946e:	68ba      	ldr	r2, [r7, #8]
 8009470:	619a      	str	r2, [r3, #24]
        pxNewTimer->pvTimerID = pvTimerID;
 8009472:	69fb      	ldr	r3, [r7, #28]
 8009474:	683a      	ldr	r2, [r7, #0]
 8009476:	61da      	str	r2, [r3, #28]
        pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8009478:	69fb      	ldr	r3, [r7, #28]
 800947a:	69ba      	ldr	r2, [r7, #24]
 800947c:	621a      	str	r2, [r3, #32]
        vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800947e:	69fb      	ldr	r3, [r7, #28]
 8009480:	3304      	adds	r3, #4
 8009482:	4618      	mov	r0, r3
 8009484:	f7fe f848 	bl	8007518 <vListInitialiseItem>

        if( xAutoReload != pdFALSE )
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	2b00      	cmp	r3, #0
 800948c:	d008      	beq.n	80094a0 <prvInitialiseNewTimer+0x5a>
        {
            pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800948e:	69fb      	ldr	r3, [r7, #28]
 8009490:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009494:	f043 0304 	orr.w	r3, r3, #4
 8009498:	b2da      	uxtb	r2, r3
 800949a:	69fb      	ldr	r3, [r7, #28]
 800949c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        traceTIMER_CREATE( pxNewTimer );
    }
 80094a0:	bf00      	nop
 80094a2:	3710      	adds	r7, #16
 80094a4:	46bd      	mov	sp, r7
 80094a6:	bd80      	pop	{r7, pc}

080094a8 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 80094a8:	b580      	push	{r7, lr}
 80094aa:	b084      	sub	sp, #16
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	60f8      	str	r0, [r7, #12]
 80094b0:	60b9      	str	r1, [r7, #8]
 80094b2:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80094b4:	e008      	b.n	80094c8 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	699b      	ldr	r3, [r3, #24]
 80094ba:	68ba      	ldr	r2, [r7, #8]
 80094bc:	4413      	add	r3, r2
 80094be:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	6a1b      	ldr	r3, [r3, #32]
 80094c4:	68f8      	ldr	r0, [r7, #12]
 80094c6:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	699a      	ldr	r2, [r3, #24]
 80094cc:	68bb      	ldr	r3, [r7, #8]
 80094ce:	18d1      	adds	r1, r2, r3
 80094d0:	68bb      	ldr	r3, [r7, #8]
 80094d2:	687a      	ldr	r2, [r7, #4]
 80094d4:	68f8      	ldr	r0, [r7, #12]
 80094d6:	f000 f8d7 	bl	8009688 <prvInsertTimerInActiveList>
 80094da:	4603      	mov	r3, r0
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d1ea      	bne.n	80094b6 <prvReloadTimer+0xe>
        }
    }
 80094e0:	bf00      	nop
 80094e2:	bf00      	nop
 80094e4:	3710      	adds	r7, #16
 80094e6:	46bd      	mov	sp, r7
 80094e8:	bd80      	pop	{r7, pc}
	...

080094ec <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 80094ec:	b580      	push	{r7, lr}
 80094ee:	b084      	sub	sp, #16
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	6078      	str	r0, [r7, #4]
 80094f4:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80094f6:	4b14      	ldr	r3, [pc, #80]	@ (8009548 <prvProcessExpiredTimer+0x5c>)
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	68db      	ldr	r3, [r3, #12]
 80094fc:	68db      	ldr	r3, [r3, #12]
 80094fe:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	3304      	adds	r3, #4
 8009504:	4618      	mov	r0, r3
 8009506:	f7fe f84d 	bl	80075a4 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009510:	f003 0304 	and.w	r3, r3, #4
 8009514:	2b00      	cmp	r3, #0
 8009516:	d005      	beq.n	8009524 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8009518:	683a      	ldr	r2, [r7, #0]
 800951a:	6879      	ldr	r1, [r7, #4]
 800951c:	68f8      	ldr	r0, [r7, #12]
 800951e:	f7ff ffc3 	bl	80094a8 <prvReloadTimer>
 8009522:	e008      	b.n	8009536 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800952a:	f023 0301 	bic.w	r3, r3, #1
 800952e:	b2da      	uxtb	r2, r3
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	6a1b      	ldr	r3, [r3, #32]
 800953a:	68f8      	ldr	r0, [r7, #12]
 800953c:	4798      	blx	r3
    }
 800953e:	bf00      	nop
 8009540:	3710      	adds	r7, #16
 8009542:	46bd      	mov	sp, r7
 8009544:	bd80      	pop	{r7, pc}
 8009546:	bf00      	nop
 8009548:	200266d0 	.word	0x200266d0

0800954c <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 800954c:	b580      	push	{r7, lr}
 800954e:	b084      	sub	sp, #16
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009554:	f107 0308 	add.w	r3, r7, #8
 8009558:	4618      	mov	r0, r3
 800955a:	f000 f851 	bl	8009600 <prvGetNextExpireTime>
 800955e:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009560:	68bb      	ldr	r3, [r7, #8]
 8009562:	4619      	mov	r1, r3
 8009564:	68f8      	ldr	r0, [r7, #12]
 8009566:	f000 f805 	bl	8009574 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800956a:	f000 f8cf 	bl	800970c <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800956e:	bf00      	nop
 8009570:	e7f0      	b.n	8009554 <prvTimerTask+0x8>
	...

08009574 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8009574:	b580      	push	{r7, lr}
 8009576:	b084      	sub	sp, #16
 8009578:	af00      	add	r7, sp, #0
 800957a:	6078      	str	r0, [r7, #4]
 800957c:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800957e:	f7ff f8e7 	bl	8008750 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009582:	f107 0308 	add.w	r3, r7, #8
 8009586:	4618      	mov	r0, r3
 8009588:	f000 f85e 	bl	8009648 <prvSampleTimeNow>
 800958c:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800958e:	68bb      	ldr	r3, [r7, #8]
 8009590:	2b00      	cmp	r3, #0
 8009592:	d12a      	bne.n	80095ea <prvProcessTimerOrBlockTask+0x76>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009594:	683b      	ldr	r3, [r7, #0]
 8009596:	2b00      	cmp	r3, #0
 8009598:	d10a      	bne.n	80095b0 <prvProcessTimerOrBlockTask+0x3c>
 800959a:	687a      	ldr	r2, [r7, #4]
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	429a      	cmp	r2, r3
 80095a0:	d806      	bhi.n	80095b0 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 80095a2:	f7ff f8e3 	bl	800876c <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80095a6:	68f9      	ldr	r1, [r7, #12]
 80095a8:	6878      	ldr	r0, [r7, #4]
 80095aa:	f7ff ff9f 	bl	80094ec <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 80095ae:	e01e      	b.n	80095ee <prvProcessTimerOrBlockTask+0x7a>
                    if( xListWasEmpty != pdFALSE )
 80095b0:	683b      	ldr	r3, [r7, #0]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d008      	beq.n	80095c8 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80095b6:	4b10      	ldr	r3, [pc, #64]	@ (80095f8 <prvProcessTimerOrBlockTask+0x84>)
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d101      	bne.n	80095c4 <prvProcessTimerOrBlockTask+0x50>
 80095c0:	2301      	movs	r3, #1
 80095c2:	e000      	b.n	80095c6 <prvProcessTimerOrBlockTask+0x52>
 80095c4:	2300      	movs	r3, #0
 80095c6:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80095c8:	4b0c      	ldr	r3, [pc, #48]	@ (80095fc <prvProcessTimerOrBlockTask+0x88>)
 80095ca:	6818      	ldr	r0, [r3, #0]
 80095cc:	687a      	ldr	r2, [r7, #4]
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	1ad3      	subs	r3, r2, r3
 80095d2:	683a      	ldr	r2, [r7, #0]
 80095d4:	4619      	mov	r1, r3
 80095d6:	f7fe fe5b 	bl	8008290 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 80095da:	f7ff f8c7 	bl	800876c <xTaskResumeAll>
 80095de:	4603      	mov	r3, r0
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d104      	bne.n	80095ee <prvProcessTimerOrBlockTask+0x7a>
                        portYIELD_WITHIN_API();
 80095e4:	f7fe f848 	bl	8007678 <vPortYield>
    }
 80095e8:	e001      	b.n	80095ee <prvProcessTimerOrBlockTask+0x7a>
                ( void ) xTaskResumeAll();
 80095ea:	f7ff f8bf 	bl	800876c <xTaskResumeAll>
    }
 80095ee:	bf00      	nop
 80095f0:	3710      	adds	r7, #16
 80095f2:	46bd      	mov	sp, r7
 80095f4:	bd80      	pop	{r7, pc}
 80095f6:	bf00      	nop
 80095f8:	200266d4 	.word	0x200266d4
 80095fc:	200266d8 	.word	0x200266d8

08009600 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8009600:	b480      	push	{r7}
 8009602:	b085      	sub	sp, #20
 8009604:	af00      	add	r7, sp, #0
 8009606:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009608:	4b0e      	ldr	r3, [pc, #56]	@ (8009644 <prvGetNextExpireTime+0x44>)
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	2b00      	cmp	r3, #0
 8009610:	d101      	bne.n	8009616 <prvGetNextExpireTime+0x16>
 8009612:	2201      	movs	r2, #1
 8009614:	e000      	b.n	8009618 <prvGetNextExpireTime+0x18>
 8009616:	2200      	movs	r2, #0
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	2b00      	cmp	r3, #0
 8009622:	d105      	bne.n	8009630 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009624:	4b07      	ldr	r3, [pc, #28]	@ (8009644 <prvGetNextExpireTime+0x44>)
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	68db      	ldr	r3, [r3, #12]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	60fb      	str	r3, [r7, #12]
 800962e:	e001      	b.n	8009634 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8009630:	2300      	movs	r3, #0
 8009632:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8009634:	68fb      	ldr	r3, [r7, #12]
    }
 8009636:	4618      	mov	r0, r3
 8009638:	3714      	adds	r7, #20
 800963a:	46bd      	mov	sp, r7
 800963c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009640:	4770      	bx	lr
 8009642:	bf00      	nop
 8009644:	200266d0 	.word	0x200266d0

08009648 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8009648:	b580      	push	{r7, lr}
 800964a:	b084      	sub	sp, #16
 800964c:	af00      	add	r7, sp, #0
 800964e:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8009650:	f7ff f97a 	bl	8008948 <xTaskGetTickCount>
 8009654:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8009656:	4b0b      	ldr	r3, [pc, #44]	@ (8009684 <prvSampleTimeNow+0x3c>)
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	68fa      	ldr	r2, [r7, #12]
 800965c:	429a      	cmp	r2, r3
 800965e:	d205      	bcs.n	800966c <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8009660:	f000 f922 	bl	80098a8 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	2201      	movs	r2, #1
 8009668:	601a      	str	r2, [r3, #0]
 800966a:	e002      	b.n	8009672 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	2200      	movs	r2, #0
 8009670:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8009672:	4a04      	ldr	r2, [pc, #16]	@ (8009684 <prvSampleTimeNow+0x3c>)
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8009678:	68fb      	ldr	r3, [r7, #12]
    }
 800967a:	4618      	mov	r0, r3
 800967c:	3710      	adds	r7, #16
 800967e:	46bd      	mov	sp, r7
 8009680:	bd80      	pop	{r7, pc}
 8009682:	bf00      	nop
 8009684:	200266e0 	.word	0x200266e0

08009688 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8009688:	b580      	push	{r7, lr}
 800968a:	b086      	sub	sp, #24
 800968c:	af00      	add	r7, sp, #0
 800968e:	60f8      	str	r0, [r7, #12]
 8009690:	60b9      	str	r1, [r7, #8]
 8009692:	607a      	str	r2, [r7, #4]
 8009694:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8009696:	2300      	movs	r3, #0
 8009698:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	68ba      	ldr	r2, [r7, #8]
 800969e:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	68fa      	ldr	r2, [r7, #12]
 80096a4:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 80096a6:	68ba      	ldr	r2, [r7, #8]
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	429a      	cmp	r2, r3
 80096ac:	d812      	bhi.n	80096d4 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80096ae:	687a      	ldr	r2, [r7, #4]
 80096b0:	683b      	ldr	r3, [r7, #0]
 80096b2:	1ad2      	subs	r2, r2, r3
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	699b      	ldr	r3, [r3, #24]
 80096b8:	429a      	cmp	r2, r3
 80096ba:	d302      	bcc.n	80096c2 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 80096bc:	2301      	movs	r3, #1
 80096be:	617b      	str	r3, [r7, #20]
 80096c0:	e01b      	b.n	80096fa <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80096c2:	4b10      	ldr	r3, [pc, #64]	@ (8009704 <prvInsertTimerInActiveList+0x7c>)
 80096c4:	681a      	ldr	r2, [r3, #0]
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	3304      	adds	r3, #4
 80096ca:	4619      	mov	r1, r3
 80096cc:	4610      	mov	r0, r2
 80096ce:	f7fd ff30 	bl	8007532 <vListInsert>
 80096d2:	e012      	b.n	80096fa <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80096d4:	687a      	ldr	r2, [r7, #4]
 80096d6:	683b      	ldr	r3, [r7, #0]
 80096d8:	429a      	cmp	r2, r3
 80096da:	d206      	bcs.n	80096ea <prvInsertTimerInActiveList+0x62>
 80096dc:	68ba      	ldr	r2, [r7, #8]
 80096de:	683b      	ldr	r3, [r7, #0]
 80096e0:	429a      	cmp	r2, r3
 80096e2:	d302      	bcc.n	80096ea <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80096e4:	2301      	movs	r3, #1
 80096e6:	617b      	str	r3, [r7, #20]
 80096e8:	e007      	b.n	80096fa <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80096ea:	4b07      	ldr	r3, [pc, #28]	@ (8009708 <prvInsertTimerInActiveList+0x80>)
 80096ec:	681a      	ldr	r2, [r3, #0]
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	3304      	adds	r3, #4
 80096f2:	4619      	mov	r1, r3
 80096f4:	4610      	mov	r0, r2
 80096f6:	f7fd ff1c 	bl	8007532 <vListInsert>
            }
        }

        return xProcessTimerNow;
 80096fa:	697b      	ldr	r3, [r7, #20]
    }
 80096fc:	4618      	mov	r0, r3
 80096fe:	3718      	adds	r7, #24
 8009700:	46bd      	mov	sp, r7
 8009702:	bd80      	pop	{r7, pc}
 8009704:	200266d4 	.word	0x200266d4
 8009708:	200266d0 	.word	0x200266d0

0800970c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 800970c:	b580      	push	{r7, lr}
 800970e:	b088      	sub	sp, #32
 8009710:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009712:	e0b7      	b.n	8009884 <prvProcessReceivedCommands+0x178>
        {
            #if ( INCLUDE_xTimerPendFunctionCall == 1 )
            {
                /* Negative commands are pended function calls rather than timer
                 * commands. */
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	2b00      	cmp	r3, #0
 8009718:	da11      	bge.n	800973e <prvProcessReceivedCommands+0x32>
                {
                    const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800971a:	1d3b      	adds	r3, r7, #4
 800971c:	3304      	adds	r3, #4
 800971e:	61fb      	str	r3, [r7, #28]

                    /* The timer uses the xCallbackParameters member to request a
                     * callback be executed.  Check the callback is not NULL. */
                    configASSERT( pxCallback );
 8009720:	69fb      	ldr	r3, [r7, #28]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d103      	bne.n	800972e <prvProcessReceivedCommands+0x22>
 8009726:	f7fe f8f7 	bl	8007918 <ulSetInterruptMask>
 800972a:	bf00      	nop
 800972c:	e7fd      	b.n	800972a <prvProcessReceivedCommands+0x1e>

                    /* Call the function. */
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800972e:	69fb      	ldr	r3, [r7, #28]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	69fa      	ldr	r2, [r7, #28]
 8009734:	6850      	ldr	r0, [r2, #4]
 8009736:	69fa      	ldr	r2, [r7, #28]
 8009738:	6892      	ldr	r2, [r2, #8]
 800973a:	4611      	mov	r1, r2
 800973c:	4798      	blx	r3
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	2b00      	cmp	r3, #0
 8009742:	f2c0 809f 	blt.w	8009884 <prvProcessReceivedCommands+0x178>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	61bb      	str	r3, [r7, #24]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800974a:	69bb      	ldr	r3, [r7, #24]
 800974c:	695b      	ldr	r3, [r3, #20]
 800974e:	2b00      	cmp	r3, #0
 8009750:	d004      	beq.n	800975c <prvProcessReceivedCommands+0x50>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009752:	69bb      	ldr	r3, [r7, #24]
 8009754:	3304      	adds	r3, #4
 8009756:	4618      	mov	r0, r3
 8009758:	f7fd ff24 	bl	80075a4 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800975c:	463b      	mov	r3, r7
 800975e:	4618      	mov	r0, r3
 8009760:	f7ff ff72 	bl	8009648 <prvSampleTimeNow>
 8009764:	6178      	str	r0, [r7, #20]

                switch( xMessage.xMessageID )
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	3b01      	subs	r3, #1
 800976a:	2b08      	cmp	r3, #8
 800976c:	f200 8087 	bhi.w	800987e <prvProcessReceivedCommands+0x172>
 8009770:	a201      	add	r2, pc, #4	@ (adr r2, 8009778 <prvProcessReceivedCommands+0x6c>)
 8009772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009776:	bf00      	nop
 8009778:	0800979d 	.word	0x0800979d
 800977c:	0800979d 	.word	0x0800979d
 8009780:	08009805 	.word	0x08009805
 8009784:	08009819 	.word	0x08009819
 8009788:	08009855 	.word	0x08009855
 800978c:	0800979d 	.word	0x0800979d
 8009790:	0800979d 	.word	0x0800979d
 8009794:	08009805 	.word	0x08009805
 8009798:	08009819 	.word	0x08009819
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800979c:	69bb      	ldr	r3, [r7, #24]
 800979e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80097a2:	f043 0301 	orr.w	r3, r3, #1
 80097a6:	b2da      	uxtb	r2, r3
 80097a8:	69bb      	ldr	r3, [r7, #24]
 80097aa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80097ae:	68ba      	ldr	r2, [r7, #8]
 80097b0:	69bb      	ldr	r3, [r7, #24]
 80097b2:	699b      	ldr	r3, [r3, #24]
 80097b4:	18d1      	adds	r1, r2, r3
 80097b6:	68bb      	ldr	r3, [r7, #8]
 80097b8:	697a      	ldr	r2, [r7, #20]
 80097ba:	69b8      	ldr	r0, [r7, #24]
 80097bc:	f7ff ff64 	bl	8009688 <prvInsertTimerInActiveList>
 80097c0:	4603      	mov	r3, r0
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d05d      	beq.n	8009882 <prvProcessReceivedCommands+0x176>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80097c6:	69bb      	ldr	r3, [r7, #24]
 80097c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80097cc:	f003 0304 	and.w	r3, r3, #4
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d009      	beq.n	80097e8 <prvProcessReceivedCommands+0xdc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 80097d4:	68ba      	ldr	r2, [r7, #8]
 80097d6:	69bb      	ldr	r3, [r7, #24]
 80097d8:	699b      	ldr	r3, [r3, #24]
 80097da:	4413      	add	r3, r2
 80097dc:	697a      	ldr	r2, [r7, #20]
 80097de:	4619      	mov	r1, r3
 80097e0:	69b8      	ldr	r0, [r7, #24]
 80097e2:	f7ff fe61 	bl	80094a8 <prvReloadTimer>
 80097e6:	e008      	b.n	80097fa <prvProcessReceivedCommands+0xee>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80097e8:	69bb      	ldr	r3, [r7, #24]
 80097ea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80097ee:	f023 0301 	bic.w	r3, r3, #1
 80097f2:	b2da      	uxtb	r2, r3
 80097f4:	69bb      	ldr	r3, [r7, #24]
 80097f6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80097fa:	69bb      	ldr	r3, [r7, #24]
 80097fc:	6a1b      	ldr	r3, [r3, #32]
 80097fe:	69b8      	ldr	r0, [r7, #24]
 8009800:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8009802:	e03e      	b.n	8009882 <prvProcessReceivedCommands+0x176>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8009804:	69bb      	ldr	r3, [r7, #24]
 8009806:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800980a:	f023 0301 	bic.w	r3, r3, #1
 800980e:	b2da      	uxtb	r2, r3
 8009810:	69bb      	ldr	r3, [r7, #24]
 8009812:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8009816:	e035      	b.n	8009884 <prvProcessReceivedCommands+0x178>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009818:	69bb      	ldr	r3, [r7, #24]
 800981a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800981e:	f043 0301 	orr.w	r3, r3, #1
 8009822:	b2da      	uxtb	r2, r3
 8009824:	69bb      	ldr	r3, [r7, #24]
 8009826:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800982a:	68ba      	ldr	r2, [r7, #8]
 800982c:	69bb      	ldr	r3, [r7, #24]
 800982e:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009830:	69bb      	ldr	r3, [r7, #24]
 8009832:	699b      	ldr	r3, [r3, #24]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d103      	bne.n	8009840 <prvProcessReceivedCommands+0x134>
 8009838:	f7fe f86e 	bl	8007918 <ulSetInterruptMask>
 800983c:	bf00      	nop
 800983e:	e7fd      	b.n	800983c <prvProcessReceivedCommands+0x130>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009840:	69bb      	ldr	r3, [r7, #24]
 8009842:	699a      	ldr	r2, [r3, #24]
 8009844:	697b      	ldr	r3, [r7, #20]
 8009846:	18d1      	adds	r1, r2, r3
 8009848:	697b      	ldr	r3, [r7, #20]
 800984a:	697a      	ldr	r2, [r7, #20]
 800984c:	69b8      	ldr	r0, [r7, #24]
 800984e:	f7ff ff1b 	bl	8009688 <prvInsertTimerInActiveList>
                        break;
 8009852:	e017      	b.n	8009884 <prvProcessReceivedCommands+0x178>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009854:	69bb      	ldr	r3, [r7, #24]
 8009856:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800985a:	f003 0302 	and.w	r3, r3, #2
 800985e:	2b00      	cmp	r3, #0
 8009860:	d103      	bne.n	800986a <prvProcessReceivedCommands+0x15e>
                            {
                                vPortFree( pxTimer );
 8009862:	69b8      	ldr	r0, [r7, #24]
 8009864:	f000 f94c 	bl	8009b00 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8009868:	e00c      	b.n	8009884 <prvProcessReceivedCommands+0x178>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800986a:	69bb      	ldr	r3, [r7, #24]
 800986c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009870:	f023 0301 	bic.w	r3, r3, #1
 8009874:	b2da      	uxtb	r2, r3
 8009876:	69bb      	ldr	r3, [r7, #24]
 8009878:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 800987c:	e002      	b.n	8009884 <prvProcessReceivedCommands+0x178>

                    default:
                        /* Don't expect to get here. */
                        break;
 800987e:	bf00      	nop
 8009880:	e000      	b.n	8009884 <prvProcessReceivedCommands+0x178>
                        break;
 8009882:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009884:	4b07      	ldr	r3, [pc, #28]	@ (80098a4 <prvProcessReceivedCommands+0x198>)
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	1d39      	adds	r1, r7, #4
 800988a:	2200      	movs	r2, #0
 800988c:	4618      	mov	r0, r3
 800988e:	f7fe faed 	bl	8007e6c <xQueueReceive>
 8009892:	4603      	mov	r3, r0
 8009894:	2b00      	cmp	r3, #0
 8009896:	f47f af3d 	bne.w	8009714 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 800989a:	bf00      	nop
 800989c:	bf00      	nop
 800989e:	3720      	adds	r7, #32
 80098a0:	46bd      	mov	sp, r7
 80098a2:	bd80      	pop	{r7, pc}
 80098a4:	200266d8 	.word	0x200266d8

080098a8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80098a8:	b580      	push	{r7, lr}
 80098aa:	b082      	sub	sp, #8
 80098ac:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80098ae:	e009      	b.n	80098c4 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80098b0:	4b0e      	ldr	r3, [pc, #56]	@ (80098ec <prvSwitchTimerLists+0x44>)
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	68db      	ldr	r3, [r3, #12]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 80098ba:	f04f 31ff 	mov.w	r1, #4294967295
 80098be:	6838      	ldr	r0, [r7, #0]
 80098c0:	f7ff fe14 	bl	80094ec <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80098c4:	4b09      	ldr	r3, [pc, #36]	@ (80098ec <prvSwitchTimerLists+0x44>)
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d1f0      	bne.n	80098b0 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 80098ce:	4b07      	ldr	r3, [pc, #28]	@ (80098ec <prvSwitchTimerLists+0x44>)
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 80098d4:	4b06      	ldr	r3, [pc, #24]	@ (80098f0 <prvSwitchTimerLists+0x48>)
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	4a04      	ldr	r2, [pc, #16]	@ (80098ec <prvSwitchTimerLists+0x44>)
 80098da:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 80098dc:	4a04      	ldr	r2, [pc, #16]	@ (80098f0 <prvSwitchTimerLists+0x48>)
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	6013      	str	r3, [r2, #0]
    }
 80098e2:	bf00      	nop
 80098e4:	3708      	adds	r7, #8
 80098e6:	46bd      	mov	sp, r7
 80098e8:	bd80      	pop	{r7, pc}
 80098ea:	bf00      	nop
 80098ec:	200266d0 	.word	0x200266d0
 80098f0:	200266d4 	.word	0x200266d4

080098f4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b082      	sub	sp, #8
 80098f8:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 80098fa:	f7fd fecf 	bl	800769c <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 80098fe:	4b15      	ldr	r3, [pc, #84]	@ (8009954 <prvCheckForValidListAndQueue+0x60>)
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	2b00      	cmp	r3, #0
 8009904:	d120      	bne.n	8009948 <prvCheckForValidListAndQueue+0x54>
            {
                vListInitialise( &xActiveTimerList1 );
 8009906:	4814      	ldr	r0, [pc, #80]	@ (8009958 <prvCheckForValidListAndQueue+0x64>)
 8009908:	f7fd fde6 	bl	80074d8 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800990c:	4813      	ldr	r0, [pc, #76]	@ (800995c <prvCheckForValidListAndQueue+0x68>)
 800990e:	f7fd fde3 	bl	80074d8 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8009912:	4b13      	ldr	r3, [pc, #76]	@ (8009960 <prvCheckForValidListAndQueue+0x6c>)
 8009914:	4a10      	ldr	r2, [pc, #64]	@ (8009958 <prvCheckForValidListAndQueue+0x64>)
 8009916:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8009918:	4b12      	ldr	r3, [pc, #72]	@ (8009964 <prvCheckForValidListAndQueue+0x70>)
 800991a:	4a10      	ldr	r2, [pc, #64]	@ (800995c <prvCheckForValidListAndQueue+0x68>)
 800991c:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;                                                                          /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800991e:	2300      	movs	r3, #0
 8009920:	9300      	str	r3, [sp, #0]
 8009922:	4b11      	ldr	r3, [pc, #68]	@ (8009968 <prvCheckForValidListAndQueue+0x74>)
 8009924:	4a11      	ldr	r2, [pc, #68]	@ (800996c <prvCheckForValidListAndQueue+0x78>)
 8009926:	2110      	movs	r1, #16
 8009928:	200a      	movs	r0, #10
 800992a:	f7fe f8ce 	bl	8007aca <xQueueGenericCreateStatic>
 800992e:	4603      	mov	r3, r0
 8009930:	4a08      	ldr	r2, [pc, #32]	@ (8009954 <prvCheckForValidListAndQueue+0x60>)
 8009932:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8009934:	4b07      	ldr	r3, [pc, #28]	@ (8009954 <prvCheckForValidListAndQueue+0x60>)
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d005      	beq.n	8009948 <prvCheckForValidListAndQueue+0x54>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800993c:	4b05      	ldr	r3, [pc, #20]	@ (8009954 <prvCheckForValidListAndQueue+0x60>)
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	490b      	ldr	r1, [pc, #44]	@ (8009970 <prvCheckForValidListAndQueue+0x7c>)
 8009942:	4618      	mov	r0, r3
 8009944:	f7fe fc5e 	bl	8008204 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8009948:	f7fd feba 	bl	80076c0 <vPortExitCritical>
    }
 800994c:	bf00      	nop
 800994e:	46bd      	mov	sp, r7
 8009950:	bd80      	pop	{r7, pc}
 8009952:	bf00      	nop
 8009954:	200266d8 	.word	0x200266d8
 8009958:	200266a8 	.word	0x200266a8
 800995c:	200266bc 	.word	0x200266bc
 8009960:	200266d0 	.word	0x200266d0
 8009964:	200266d4 	.word	0x200266d4
 8009968:	20026784 	.word	0x20026784
 800996c:	200266e4 	.word	0x200266e4
 8009970:	08009dd4 	.word	0x08009dd4

08009974 <pvTimerGetTimerID>:
        return xReturn;
    } /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

    void * pvTimerGetTimerID( const TimerHandle_t xTimer )
    {
 8009974:	b580      	push	{r7, lr}
 8009976:	b084      	sub	sp, #16
 8009978:	af00      	add	r7, sp, #0
 800997a:	6078      	str	r0, [r7, #4]
        Timer_t * const pxTimer = xTimer;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	60fb      	str	r3, [r7, #12]
        void * pvReturn;

        configASSERT( xTimer );
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d103      	bne.n	800998e <pvTimerGetTimerID+0x1a>
 8009986:	f7fd ffc7 	bl	8007918 <ulSetInterruptMask>
 800998a:	bf00      	nop
 800998c:	e7fd      	b.n	800998a <pvTimerGetTimerID+0x16>

        taskENTER_CRITICAL();
 800998e:	f7fd fe85 	bl	800769c <vPortEnterCritical>
        {
            pvReturn = pxTimer->pvTimerID;
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	69db      	ldr	r3, [r3, #28]
 8009996:	60bb      	str	r3, [r7, #8]
        }
        taskEXIT_CRITICAL();
 8009998:	f7fd fe92 	bl	80076c0 <vPortExitCritical>

        return pvReturn;
 800999c:	68bb      	ldr	r3, [r7, #8]
    }
 800999e:	4618      	mov	r0, r3
 80099a0:	3710      	adds	r7, #16
 80099a2:	46bd      	mov	sp, r7
 80099a4:	bd80      	pop	{r7, pc}
	...

080099a8 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b088      	sub	sp, #32
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 80099b0:	2300      	movs	r3, #0
 80099b2:	617b      	str	r3, [r7, #20]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 80099b4:	f7fe fecc 	bl	8008750 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80099b8:	4b4c      	ldr	r3, [pc, #304]	@ (8009aec <pvPortMalloc+0x144>)
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d101      	bne.n	80099c4 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80099c0:	f000 f8ec 	bl	8009b9c <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d012      	beq.n	80099f0 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 80099ca:	2208      	movs	r2, #8
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	f003 0307 	and.w	r3, r3, #7
 80099d2:	1ad3      	subs	r3, r2, r3
 80099d4:	3308      	adds	r3, #8
 80099d6:	613b      	str	r3, [r7, #16]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 80099d8:	693b      	ldr	r3, [r7, #16]
 80099da:	43db      	mvns	r3, r3
 80099dc:	687a      	ldr	r2, [r7, #4]
 80099de:	429a      	cmp	r2, r3
 80099e0:	d804      	bhi.n	80099ec <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 80099e2:	687a      	ldr	r2, [r7, #4]
 80099e4:	693b      	ldr	r3, [r7, #16]
 80099e6:	4413      	add	r3, r2
 80099e8:	607b      	str	r3, [r7, #4]
 80099ea:	e001      	b.n	80099f0 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 80099ec:	2300      	movs	r3, #0
 80099ee:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	db69      	blt.n	8009aca <pvPortMalloc+0x122>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d066      	beq.n	8009aca <pvPortMalloc+0x122>
 80099fc:	4b3c      	ldr	r3, [pc, #240]	@ (8009af0 <pvPortMalloc+0x148>)
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	687a      	ldr	r2, [r7, #4]
 8009a02:	429a      	cmp	r2, r3
 8009a04:	d861      	bhi.n	8009aca <pvPortMalloc+0x122>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8009a06:	4b3b      	ldr	r3, [pc, #236]	@ (8009af4 <pvPortMalloc+0x14c>)
 8009a08:	61bb      	str	r3, [r7, #24]
                pxBlock = xStart.pxNextFreeBlock;
 8009a0a:	4b3a      	ldr	r3, [pc, #232]	@ (8009af4 <pvPortMalloc+0x14c>)
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	61fb      	str	r3, [r7, #28]

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009a10:	e004      	b.n	8009a1c <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 8009a12:	69fb      	ldr	r3, [r7, #28]
 8009a14:	61bb      	str	r3, [r7, #24]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8009a16:	69fb      	ldr	r3, [r7, #28]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	61fb      	str	r3, [r7, #28]
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009a1c:	69fb      	ldr	r3, [r7, #28]
 8009a1e:	685b      	ldr	r3, [r3, #4]
 8009a20:	687a      	ldr	r2, [r7, #4]
 8009a22:	429a      	cmp	r2, r3
 8009a24:	d903      	bls.n	8009a2e <pvPortMalloc+0x86>
 8009a26:	69fb      	ldr	r3, [r7, #28]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d1f1      	bne.n	8009a12 <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8009a2e:	4b2f      	ldr	r3, [pc, #188]	@ (8009aec <pvPortMalloc+0x144>)
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	69fa      	ldr	r2, [r7, #28]
 8009a34:	429a      	cmp	r2, r3
 8009a36:	d048      	beq.n	8009aca <pvPortMalloc+0x122>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009a38:	69bb      	ldr	r3, [r7, #24]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	2208      	movs	r2, #8
 8009a3e:	4413      	add	r3, r2
 8009a40:	617b      	str	r3, [r7, #20]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009a42:	69fb      	ldr	r3, [r7, #28]
 8009a44:	681a      	ldr	r2, [r3, #0]
 8009a46:	69bb      	ldr	r3, [r7, #24]
 8009a48:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009a4a:	69fb      	ldr	r3, [r7, #28]
 8009a4c:	685a      	ldr	r2, [r3, #4]
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	1ad2      	subs	r2, r2, r3
 8009a52:	2308      	movs	r3, #8
 8009a54:	005b      	lsls	r3, r3, #1
 8009a56:	429a      	cmp	r2, r3
 8009a58:	d918      	bls.n	8009a8c <pvPortMalloc+0xe4>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009a5a:	69fa      	ldr	r2, [r7, #28]
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	4413      	add	r3, r2
 8009a60:	60fb      	str	r3, [r7, #12]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	f003 0307 	and.w	r3, r3, #7
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d003      	beq.n	8009a74 <pvPortMalloc+0xcc>
 8009a6c:	f7fd ff54 	bl	8007918 <ulSetInterruptMask>
 8009a70:	bf00      	nop
 8009a72:	e7fd      	b.n	8009a70 <pvPortMalloc+0xc8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009a74:	69fb      	ldr	r3, [r7, #28]
 8009a76:	685a      	ldr	r2, [r3, #4]
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	1ad2      	subs	r2, r2, r3
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8009a80:	69fb      	ldr	r3, [r7, #28]
 8009a82:	687a      	ldr	r2, [r7, #4]
 8009a84:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009a86:	68f8      	ldr	r0, [r7, #12]
 8009a88:	f000 f8e4 	bl	8009c54 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009a8c:	4b18      	ldr	r3, [pc, #96]	@ (8009af0 <pvPortMalloc+0x148>)
 8009a8e:	681a      	ldr	r2, [r3, #0]
 8009a90:	69fb      	ldr	r3, [r7, #28]
 8009a92:	685b      	ldr	r3, [r3, #4]
 8009a94:	1ad3      	subs	r3, r2, r3
 8009a96:	4a16      	ldr	r2, [pc, #88]	@ (8009af0 <pvPortMalloc+0x148>)
 8009a98:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009a9a:	4b15      	ldr	r3, [pc, #84]	@ (8009af0 <pvPortMalloc+0x148>)
 8009a9c:	681a      	ldr	r2, [r3, #0]
 8009a9e:	4b16      	ldr	r3, [pc, #88]	@ (8009af8 <pvPortMalloc+0x150>)
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	429a      	cmp	r2, r3
 8009aa4:	d203      	bcs.n	8009aae <pvPortMalloc+0x106>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009aa6:	4b12      	ldr	r3, [pc, #72]	@ (8009af0 <pvPortMalloc+0x148>)
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	4a13      	ldr	r2, [pc, #76]	@ (8009af8 <pvPortMalloc+0x150>)
 8009aac:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8009aae:	69fb      	ldr	r3, [r7, #28]
 8009ab0:	685b      	ldr	r3, [r3, #4]
 8009ab2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8009ab6:	69fb      	ldr	r3, [r7, #28]
 8009ab8:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8009aba:	69fb      	ldr	r3, [r7, #28]
 8009abc:	2200      	movs	r2, #0
 8009abe:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8009ac0:	4b0e      	ldr	r3, [pc, #56]	@ (8009afc <pvPortMalloc+0x154>)
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	3301      	adds	r3, #1
 8009ac6:	4a0d      	ldr	r2, [pc, #52]	@ (8009afc <pvPortMalloc+0x154>)
 8009ac8:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8009aca:	f7fe fe4f 	bl	800876c <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009ace:	697b      	ldr	r3, [r7, #20]
 8009ad0:	f003 0307 	and.w	r3, r3, #7
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d003      	beq.n	8009ae0 <pvPortMalloc+0x138>
 8009ad8:	f7fd ff1e 	bl	8007918 <ulSetInterruptMask>
 8009adc:	bf00      	nop
 8009ade:	e7fd      	b.n	8009adc <pvPortMalloc+0x134>
    return pvReturn;
 8009ae0:	697b      	ldr	r3, [r7, #20]
}
 8009ae2:	4618      	mov	r0, r3
 8009ae4:	3720      	adds	r7, #32
 8009ae6:	46bd      	mov	sp, r7
 8009ae8:	bd80      	pop	{r7, pc}
 8009aea:	bf00      	nop
 8009aec:	200287dc 	.word	0x200287dc
 8009af0:	200287e0 	.word	0x200287e0
 8009af4:	200287d4 	.word	0x200287d4
 8009af8:	200287e4 	.word	0x200287e4
 8009afc:	200287e8 	.word	0x200287e8

08009b00 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8009b00:	b580      	push	{r7, lr}
 8009b02:	b084      	sub	sp, #16
 8009b04:	af00      	add	r7, sp, #0
 8009b06:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	60fb      	str	r3, [r7, #12]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d03b      	beq.n	8009b8a <vPortFree+0x8a>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8009b12:	2308      	movs	r3, #8
 8009b14:	425b      	negs	r3, r3
 8009b16:	68fa      	ldr	r2, [r7, #12]
 8009b18:	4413      	add	r3, r2
 8009b1a:	60fb      	str	r3, [r7, #12]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	60bb      	str	r3, [r7, #8]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8009b20:	68bb      	ldr	r3, [r7, #8]
 8009b22:	685b      	ldr	r3, [r3, #4]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	db03      	blt.n	8009b30 <vPortFree+0x30>
 8009b28:	f7fd fef6 	bl	8007918 <ulSetInterruptMask>
 8009b2c:	bf00      	nop
 8009b2e:	e7fd      	b.n	8009b2c <vPortFree+0x2c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009b30:	68bb      	ldr	r3, [r7, #8]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d003      	beq.n	8009b40 <vPortFree+0x40>
 8009b38:	f7fd feee 	bl	8007918 <ulSetInterruptMask>
 8009b3c:	bf00      	nop
 8009b3e:	e7fd      	b.n	8009b3c <vPortFree+0x3c>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8009b40:	68bb      	ldr	r3, [r7, #8]
 8009b42:	685b      	ldr	r3, [r3, #4]
 8009b44:	0fdb      	lsrs	r3, r3, #31
 8009b46:	f003 0301 	and.w	r3, r3, #1
 8009b4a:	b2db      	uxtb	r3, r3
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d01c      	beq.n	8009b8a <vPortFree+0x8a>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8009b50:	68bb      	ldr	r3, [r7, #8]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d118      	bne.n	8009b8a <vPortFree+0x8a>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8009b58:	68bb      	ldr	r3, [r7, #8]
 8009b5a:	685b      	ldr	r3, [r3, #4]
 8009b5c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009b60:	68bb      	ldr	r3, [r7, #8]
 8009b62:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 8009b64:	f7fe fdf4 	bl	8008750 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8009b68:	68bb      	ldr	r3, [r7, #8]
 8009b6a:	685a      	ldr	r2, [r3, #4]
 8009b6c:	4b09      	ldr	r3, [pc, #36]	@ (8009b94 <vPortFree+0x94>)
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	4413      	add	r3, r2
 8009b72:	4a08      	ldr	r2, [pc, #32]	@ (8009b94 <vPortFree+0x94>)
 8009b74:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009b76:	68b8      	ldr	r0, [r7, #8]
 8009b78:	f000 f86c 	bl	8009c54 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8009b7c:	4b06      	ldr	r3, [pc, #24]	@ (8009b98 <vPortFree+0x98>)
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	3301      	adds	r3, #1
 8009b82:	4a05      	ldr	r2, [pc, #20]	@ (8009b98 <vPortFree+0x98>)
 8009b84:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8009b86:	f7fe fdf1 	bl	800876c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8009b8a:	bf00      	nop
 8009b8c:	3710      	adds	r7, #16
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	bd80      	pop	{r7, pc}
 8009b92:	bf00      	nop
 8009b94:	200287e0 	.word	0x200287e0
 8009b98:	200287ec 	.word	0x200287ec

08009b9c <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8009b9c:	b480      	push	{r7}
 8009b9e:	b085      	sub	sp, #20
 8009ba0:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009ba2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009ba6:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8009ba8:	4b25      	ldr	r3, [pc, #148]	@ (8009c40 <prvHeapInit+0xa4>)
 8009baa:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	f003 0307 	and.w	r3, r3, #7
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d00c      	beq.n	8009bd0 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	3307      	adds	r3, #7
 8009bba:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	f023 0307 	bic.w	r3, r3, #7
 8009bc2:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 8009bc4:	68ba      	ldr	r2, [r7, #8]
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	1ad3      	subs	r3, r2, r3
 8009bca:	4a1d      	ldr	r2, [pc, #116]	@ (8009c40 <prvHeapInit+0xa4>)
 8009bcc:	4413      	add	r3, r2
 8009bce:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009bd4:	4a1b      	ldr	r2, [pc, #108]	@ (8009c44 <prvHeapInit+0xa8>)
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8009bda:	4b1a      	ldr	r3, [pc, #104]	@ (8009c44 <prvHeapInit+0xa8>)
 8009bdc:	2200      	movs	r2, #0
 8009bde:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	68ba      	ldr	r2, [r7, #8]
 8009be4:	4413      	add	r3, r2
 8009be6:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8009be8:	2208      	movs	r2, #8
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	1a9b      	subs	r3, r3, r2
 8009bee:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	f023 0307 	bic.w	r3, r3, #7
 8009bf6:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	4a13      	ldr	r2, [pc, #76]	@ (8009c48 <prvHeapInit+0xac>)
 8009bfc:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8009bfe:	4b12      	ldr	r3, [pc, #72]	@ (8009c48 <prvHeapInit+0xac>)
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	2200      	movs	r2, #0
 8009c04:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8009c06:	4b10      	ldr	r3, [pc, #64]	@ (8009c48 <prvHeapInit+0xac>)
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	2200      	movs	r2, #0
 8009c0c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	68fa      	ldr	r2, [r7, #12]
 8009c16:	1ad2      	subs	r2, r2, r3
 8009c18:	683b      	ldr	r3, [r7, #0]
 8009c1a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009c1c:	4b0a      	ldr	r3, [pc, #40]	@ (8009c48 <prvHeapInit+0xac>)
 8009c1e:	681a      	ldr	r2, [r3, #0]
 8009c20:	683b      	ldr	r3, [r7, #0]
 8009c22:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009c24:	683b      	ldr	r3, [r7, #0]
 8009c26:	685b      	ldr	r3, [r3, #4]
 8009c28:	4a08      	ldr	r2, [pc, #32]	@ (8009c4c <prvHeapInit+0xb0>)
 8009c2a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009c2c:	683b      	ldr	r3, [r7, #0]
 8009c2e:	685b      	ldr	r3, [r3, #4]
 8009c30:	4a07      	ldr	r2, [pc, #28]	@ (8009c50 <prvHeapInit+0xb4>)
 8009c32:	6013      	str	r3, [r2, #0]
}
 8009c34:	bf00      	nop
 8009c36:	3714      	adds	r7, #20
 8009c38:	46bd      	mov	sp, r7
 8009c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c3e:	4770      	bx	lr
 8009c40:	200267d4 	.word	0x200267d4
 8009c44:	200287d4 	.word	0x200287d4
 8009c48:	200287dc 	.word	0x200287dc
 8009c4c:	200287e4 	.word	0x200287e4
 8009c50:	200287e0 	.word	0x200287e0

08009c54 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8009c54:	b480      	push	{r7}
 8009c56:	b085      	sub	sp, #20
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009c5c:	4b28      	ldr	r3, [pc, #160]	@ (8009d00 <prvInsertBlockIntoFreeList+0xac>)
 8009c5e:	60fb      	str	r3, [r7, #12]
 8009c60:	e002      	b.n	8009c68 <prvInsertBlockIntoFreeList+0x14>
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	60fb      	str	r3, [r7, #12]
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	687a      	ldr	r2, [r7, #4]
 8009c6e:	429a      	cmp	r2, r3
 8009c70:	d8f7      	bhi.n	8009c62 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	685b      	ldr	r3, [r3, #4]
 8009c7a:	68ba      	ldr	r2, [r7, #8]
 8009c7c:	4413      	add	r3, r2
 8009c7e:	687a      	ldr	r2, [r7, #4]
 8009c80:	429a      	cmp	r2, r3
 8009c82:	d108      	bne.n	8009c96 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	685a      	ldr	r2, [r3, #4]
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	685b      	ldr	r3, [r3, #4]
 8009c8c:	441a      	add	r2, r3
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	685b      	ldr	r3, [r3, #4]
 8009c9e:	68ba      	ldr	r2, [r7, #8]
 8009ca0:	441a      	add	r2, r3
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	429a      	cmp	r2, r3
 8009ca8:	d118      	bne.n	8009cdc <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	681a      	ldr	r2, [r3, #0]
 8009cae:	4b15      	ldr	r3, [pc, #84]	@ (8009d04 <prvInsertBlockIntoFreeList+0xb0>)
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	429a      	cmp	r2, r3
 8009cb4:	d00d      	beq.n	8009cd2 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	685a      	ldr	r2, [r3, #4]
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	685b      	ldr	r3, [r3, #4]
 8009cc0:	441a      	add	r2, r3
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	681a      	ldr	r2, [r3, #0]
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	601a      	str	r2, [r3, #0]
 8009cd0:	e008      	b.n	8009ce4 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009cd2:	4b0c      	ldr	r3, [pc, #48]	@ (8009d04 <prvInsertBlockIntoFreeList+0xb0>)
 8009cd4:	681a      	ldr	r2, [r3, #0]
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	601a      	str	r2, [r3, #0]
 8009cda:	e003      	b.n	8009ce4 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	681a      	ldr	r2, [r3, #0]
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8009ce4:	68fa      	ldr	r2, [r7, #12]
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	429a      	cmp	r2, r3
 8009cea:	d002      	beq.n	8009cf2 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	687a      	ldr	r2, [r7, #4]
 8009cf0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8009cf2:	bf00      	nop
 8009cf4:	3714      	adds	r7, #20
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cfc:	4770      	bx	lr
 8009cfe:	bf00      	nop
 8009d00:	200287d4 	.word	0x200287d4
 8009d04:	200287dc 	.word	0x200287dc

08009d08 <memset>:
 8009d08:	4402      	add	r2, r0
 8009d0a:	4603      	mov	r3, r0
 8009d0c:	4293      	cmp	r3, r2
 8009d0e:	d100      	bne.n	8009d12 <memset+0xa>
 8009d10:	4770      	bx	lr
 8009d12:	f803 1b01 	strb.w	r1, [r3], #1
 8009d16:	e7f9      	b.n	8009d0c <memset+0x4>

08009d18 <__libc_init_array>:
 8009d18:	b570      	push	{r4, r5, r6, lr}
 8009d1a:	4d0d      	ldr	r5, [pc, #52]	@ (8009d50 <__libc_init_array+0x38>)
 8009d1c:	2600      	movs	r6, #0
 8009d1e:	4c0d      	ldr	r4, [pc, #52]	@ (8009d54 <__libc_init_array+0x3c>)
 8009d20:	1b64      	subs	r4, r4, r5
 8009d22:	10a4      	asrs	r4, r4, #2
 8009d24:	42a6      	cmp	r6, r4
 8009d26:	d109      	bne.n	8009d3c <__libc_init_array+0x24>
 8009d28:	4d0b      	ldr	r5, [pc, #44]	@ (8009d58 <__libc_init_array+0x40>)
 8009d2a:	2600      	movs	r6, #0
 8009d2c:	4c0b      	ldr	r4, [pc, #44]	@ (8009d5c <__libc_init_array+0x44>)
 8009d2e:	f000 f825 	bl	8009d7c <_init>
 8009d32:	1b64      	subs	r4, r4, r5
 8009d34:	10a4      	asrs	r4, r4, #2
 8009d36:	42a6      	cmp	r6, r4
 8009d38:	d105      	bne.n	8009d46 <__libc_init_array+0x2e>
 8009d3a:	bd70      	pop	{r4, r5, r6, pc}
 8009d3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d40:	3601      	adds	r6, #1
 8009d42:	4798      	blx	r3
 8009d44:	e7ee      	b.n	8009d24 <__libc_init_array+0xc>
 8009d46:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d4a:	3601      	adds	r6, #1
 8009d4c:	4798      	blx	r3
 8009d4e:	e7f2      	b.n	8009d36 <__libc_init_array+0x1e>
 8009d50:	0800b5b0 	.word	0x0800b5b0
 8009d54:	0800b5b0 	.word	0x0800b5b0
 8009d58:	0800b5b0 	.word	0x0800b5b0
 8009d5c:	0800b5b4 	.word	0x0800b5b4

08009d60 <memcpy>:
 8009d60:	440a      	add	r2, r1
 8009d62:	1e43      	subs	r3, r0, #1
 8009d64:	4291      	cmp	r1, r2
 8009d66:	d100      	bne.n	8009d6a <memcpy+0xa>
 8009d68:	4770      	bx	lr
 8009d6a:	b510      	push	{r4, lr}
 8009d6c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009d70:	4291      	cmp	r1, r2
 8009d72:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009d76:	d1f9      	bne.n	8009d6c <memcpy+0xc>
 8009d78:	bd10      	pop	{r4, pc}
	...

08009d7c <_init>:
 8009d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d7e:	bf00      	nop
 8009d80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d82:	bc08      	pop	{r3}
 8009d84:	469e      	mov	lr, r3
 8009d86:	4770      	bx	lr

08009d88 <_fini>:
 8009d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d8a:	bf00      	nop
 8009d8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d8e:	bc08      	pop	{r3}
 8009d90:	469e      	mov	lr, r3
 8009d92:	4770      	bx	lr
