
pj-bis2025.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000234  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bc74  08000238  08000238  00001238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00017454  0800beb0  0800beb0  0000ceb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08023304  08023304  000251e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08023304  08023304  00024304  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802330c  0802330c  000251e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802330c  0802330c  0002430c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08023310  08023310  00024310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  08023314  00025000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005d4  200001e8  080234fc  000251e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200007bc  080234fc  000257bc  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  000251e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00026028  00000000  00000000  0002521e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004297  00000000  00000000  0004b246  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c28  00000000  00000000  0004f4e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003211d  00000000  00000000  00051108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   000217e0  00000000  00000000  00083225  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00141867  00000000  00000000  000a4a05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  001e626c  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 0000159a  00000000  00000000  001e62af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00008bc0  00000000  00000000  001e784c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  001f040c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	200001e8 	.word	0x200001e8
 8000254:	00000000 	.word	0x00000000
 8000258:	0800be94 	.word	0x0800be94

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	200001ec 	.word	0x200001ec
 8000274:	0800be94 	.word	0x0800be94

08000278 <strlen>:
 8000278:	4603      	mov	r3, r0
 800027a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800027e:	2a00      	cmp	r2, #0
 8000280:	d1fb      	bne.n	800027a <strlen+0x2>
 8000282:	1a18      	subs	r0, r3, r0
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr

08000288 <__aeabi_drsub>:
 8000288:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800028c:	e002      	b.n	8000294 <__adddf3>
 800028e:	bf00      	nop

08000290 <__aeabi_dsub>:
 8000290:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000294 <__adddf3>:
 8000294:	b530      	push	{r4, r5, lr}
 8000296:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800029a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800029e:	ea94 0f05 	teq	r4, r5
 80002a2:	bf08      	it	eq
 80002a4:	ea90 0f02 	teqeq	r0, r2
 80002a8:	bf1f      	itttt	ne
 80002aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002ba:	f000 80e2 	beq.w	8000482 <__adddf3+0x1ee>
 80002be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002c6:	bfb8      	it	lt
 80002c8:	426d      	neglt	r5, r5
 80002ca:	dd0c      	ble.n	80002e6 <__adddf3+0x52>
 80002cc:	442c      	add	r4, r5
 80002ce:	ea80 0202 	eor.w	r2, r0, r2
 80002d2:	ea81 0303 	eor.w	r3, r1, r3
 80002d6:	ea82 0000 	eor.w	r0, r2, r0
 80002da:	ea83 0101 	eor.w	r1, r3, r1
 80002de:	ea80 0202 	eor.w	r2, r0, r2
 80002e2:	ea81 0303 	eor.w	r3, r1, r3
 80002e6:	2d36      	cmp	r5, #54	@ 0x36
 80002e8:	bf88      	it	hi
 80002ea:	bd30      	pophi	{r4, r5, pc}
 80002ec:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002f4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002fc:	d002      	beq.n	8000304 <__adddf3+0x70>
 80002fe:	4240      	negs	r0, r0
 8000300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000304:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000308:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800030c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000310:	d002      	beq.n	8000318 <__adddf3+0x84>
 8000312:	4252      	negs	r2, r2
 8000314:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000318:	ea94 0f05 	teq	r4, r5
 800031c:	f000 80a7 	beq.w	800046e <__adddf3+0x1da>
 8000320:	f1a4 0401 	sub.w	r4, r4, #1
 8000324:	f1d5 0e20 	rsbs	lr, r5, #32
 8000328:	db0d      	blt.n	8000346 <__adddf3+0xb2>
 800032a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800032e:	fa22 f205 	lsr.w	r2, r2, r5
 8000332:	1880      	adds	r0, r0, r2
 8000334:	f141 0100 	adc.w	r1, r1, #0
 8000338:	fa03 f20e 	lsl.w	r2, r3, lr
 800033c:	1880      	adds	r0, r0, r2
 800033e:	fa43 f305 	asr.w	r3, r3, r5
 8000342:	4159      	adcs	r1, r3
 8000344:	e00e      	b.n	8000364 <__adddf3+0xd0>
 8000346:	f1a5 0520 	sub.w	r5, r5, #32
 800034a:	f10e 0e20 	add.w	lr, lr, #32
 800034e:	2a01      	cmp	r2, #1
 8000350:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000354:	bf28      	it	cs
 8000356:	f04c 0c02 	orrcs.w	ip, ip, #2
 800035a:	fa43 f305 	asr.w	r3, r3, r5
 800035e:	18c0      	adds	r0, r0, r3
 8000360:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000364:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000368:	d507      	bpl.n	800037a <__adddf3+0xe6>
 800036a:	f04f 0e00 	mov.w	lr, #0
 800036e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000372:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000376:	eb6e 0101 	sbc.w	r1, lr, r1
 800037a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800037e:	d31b      	bcc.n	80003b8 <__adddf3+0x124>
 8000380:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000384:	d30c      	bcc.n	80003a0 <__adddf3+0x10c>
 8000386:	0849      	lsrs	r1, r1, #1
 8000388:	ea5f 0030 	movs.w	r0, r0, rrx
 800038c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000390:	f104 0401 	add.w	r4, r4, #1
 8000394:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000398:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800039c:	f080 809a 	bcs.w	80004d4 <__adddf3+0x240>
 80003a0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003a4:	bf08      	it	eq
 80003a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003aa:	f150 0000 	adcs.w	r0, r0, #0
 80003ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003b2:	ea41 0105 	orr.w	r1, r1, r5
 80003b6:	bd30      	pop	{r4, r5, pc}
 80003b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003bc:	4140      	adcs	r0, r0
 80003be:	eb41 0101 	adc.w	r1, r1, r1
 80003c2:	3c01      	subs	r4, #1
 80003c4:	bf28      	it	cs
 80003c6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003ca:	d2e9      	bcs.n	80003a0 <__adddf3+0x10c>
 80003cc:	f091 0f00 	teq	r1, #0
 80003d0:	bf04      	itt	eq
 80003d2:	4601      	moveq	r1, r0
 80003d4:	2000      	moveq	r0, #0
 80003d6:	fab1 f381 	clz	r3, r1
 80003da:	bf08      	it	eq
 80003dc:	3320      	addeq	r3, #32
 80003de:	f1a3 030b 	sub.w	r3, r3, #11
 80003e2:	f1b3 0220 	subs.w	r2, r3, #32
 80003e6:	da0c      	bge.n	8000402 <__adddf3+0x16e>
 80003e8:	320c      	adds	r2, #12
 80003ea:	dd08      	ble.n	80003fe <__adddf3+0x16a>
 80003ec:	f102 0c14 	add.w	ip, r2, #20
 80003f0:	f1c2 020c 	rsb	r2, r2, #12
 80003f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f8:	fa21 f102 	lsr.w	r1, r1, r2
 80003fc:	e00c      	b.n	8000418 <__adddf3+0x184>
 80003fe:	f102 0214 	add.w	r2, r2, #20
 8000402:	bfd8      	it	le
 8000404:	f1c2 0c20 	rsble	ip, r2, #32
 8000408:	fa01 f102 	lsl.w	r1, r1, r2
 800040c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000410:	bfdc      	itt	le
 8000412:	ea41 010c 	orrle.w	r1, r1, ip
 8000416:	4090      	lslle	r0, r2
 8000418:	1ae4      	subs	r4, r4, r3
 800041a:	bfa2      	ittt	ge
 800041c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000420:	4329      	orrge	r1, r5
 8000422:	bd30      	popge	{r4, r5, pc}
 8000424:	ea6f 0404 	mvn.w	r4, r4
 8000428:	3c1f      	subs	r4, #31
 800042a:	da1c      	bge.n	8000466 <__adddf3+0x1d2>
 800042c:	340c      	adds	r4, #12
 800042e:	dc0e      	bgt.n	800044e <__adddf3+0x1ba>
 8000430:	f104 0414 	add.w	r4, r4, #20
 8000434:	f1c4 0220 	rsb	r2, r4, #32
 8000438:	fa20 f004 	lsr.w	r0, r0, r4
 800043c:	fa01 f302 	lsl.w	r3, r1, r2
 8000440:	ea40 0003 	orr.w	r0, r0, r3
 8000444:	fa21 f304 	lsr.w	r3, r1, r4
 8000448:	ea45 0103 	orr.w	r1, r5, r3
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	f1c4 040c 	rsb	r4, r4, #12
 8000452:	f1c4 0220 	rsb	r2, r4, #32
 8000456:	fa20 f002 	lsr.w	r0, r0, r2
 800045a:	fa01 f304 	lsl.w	r3, r1, r4
 800045e:	ea40 0003 	orr.w	r0, r0, r3
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	fa21 f004 	lsr.w	r0, r1, r4
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	f094 0f00 	teq	r4, #0
 8000472:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000476:	bf06      	itte	eq
 8000478:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800047c:	3401      	addeq	r4, #1
 800047e:	3d01      	subne	r5, #1
 8000480:	e74e      	b.n	8000320 <__adddf3+0x8c>
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf18      	it	ne
 8000488:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800048c:	d029      	beq.n	80004e2 <__adddf3+0x24e>
 800048e:	ea94 0f05 	teq	r4, r5
 8000492:	bf08      	it	eq
 8000494:	ea90 0f02 	teqeq	r0, r2
 8000498:	d005      	beq.n	80004a6 <__adddf3+0x212>
 800049a:	ea54 0c00 	orrs.w	ip, r4, r0
 800049e:	bf04      	itt	eq
 80004a0:	4619      	moveq	r1, r3
 80004a2:	4610      	moveq	r0, r2
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	ea91 0f03 	teq	r1, r3
 80004aa:	bf1e      	ittt	ne
 80004ac:	2100      	movne	r1, #0
 80004ae:	2000      	movne	r0, #0
 80004b0:	bd30      	popne	{r4, r5, pc}
 80004b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004b6:	d105      	bne.n	80004c4 <__adddf3+0x230>
 80004b8:	0040      	lsls	r0, r0, #1
 80004ba:	4149      	adcs	r1, r1
 80004bc:	bf28      	it	cs
 80004be:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004c2:	bd30      	pop	{r4, r5, pc}
 80004c4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c8:	bf3c      	itt	cc
 80004ca:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004ce:	bd30      	popcc	{r4, r5, pc}
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004d4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004dc:	f04f 0000 	mov.w	r0, #0
 80004e0:	bd30      	pop	{r4, r5, pc}
 80004e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004e6:	bf1a      	itte	ne
 80004e8:	4619      	movne	r1, r3
 80004ea:	4610      	movne	r0, r2
 80004ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f0:	bf1c      	itt	ne
 80004f2:	460b      	movne	r3, r1
 80004f4:	4602      	movne	r2, r0
 80004f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004fa:	bf06      	itte	eq
 80004fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000500:	ea91 0f03 	teqeq	r1, r3
 8000504:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	bf00      	nop

0800050c <__aeabi_ui2d>:
 800050c:	f090 0f00 	teq	r0, #0
 8000510:	bf04      	itt	eq
 8000512:	2100      	moveq	r1, #0
 8000514:	4770      	bxeq	lr
 8000516:	b530      	push	{r4, r5, lr}
 8000518:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800051c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000520:	f04f 0500 	mov.w	r5, #0
 8000524:	f04f 0100 	mov.w	r1, #0
 8000528:	e750      	b.n	80003cc <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_i2d>:
 800052c:	f090 0f00 	teq	r0, #0
 8000530:	bf04      	itt	eq
 8000532:	2100      	moveq	r1, #0
 8000534:	4770      	bxeq	lr
 8000536:	b530      	push	{r4, r5, lr}
 8000538:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000540:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000544:	bf48      	it	mi
 8000546:	4240      	negmi	r0, r0
 8000548:	f04f 0100 	mov.w	r1, #0
 800054c:	e73e      	b.n	80003cc <__adddf3+0x138>
 800054e:	bf00      	nop

08000550 <__aeabi_f2d>:
 8000550:	0042      	lsls	r2, r0, #1
 8000552:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000556:	ea4f 0131 	mov.w	r1, r1, rrx
 800055a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800055e:	bf1f      	itttt	ne
 8000560:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000564:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000568:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800056c:	4770      	bxne	lr
 800056e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000572:	bf08      	it	eq
 8000574:	4770      	bxeq	lr
 8000576:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800057a:	bf04      	itt	eq
 800057c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000590:	e71c      	b.n	80003cc <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aed8 	beq.w	800037a <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6bd      	b.n	800037a <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__gedf2>:
 8000a24:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a28:	e006      	b.n	8000a38 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__ledf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	e002      	b.n	8000a38 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__cmpdf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a4e:	d01b      	beq.n	8000a88 <__cmpdf2+0x54>
 8000a50:	b001      	add	sp, #4
 8000a52:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a56:	bf0c      	ite	eq
 8000a58:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a5c:	ea91 0f03 	teqne	r1, r3
 8000a60:	bf02      	ittt	eq
 8000a62:	ea90 0f02 	teqeq	r0, r2
 8000a66:	2000      	moveq	r0, #0
 8000a68:	4770      	bxeq	lr
 8000a6a:	f110 0f00 	cmn.w	r0, #0
 8000a6e:	ea91 0f03 	teq	r1, r3
 8000a72:	bf58      	it	pl
 8000a74:	4299      	cmppl	r1, r3
 8000a76:	bf08      	it	eq
 8000a78:	4290      	cmpeq	r0, r2
 8000a7a:	bf2c      	ite	cs
 8000a7c:	17d8      	asrcs	r0, r3, #31
 8000a7e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a82:	f040 0001 	orr.w	r0, r0, #1
 8000a86:	4770      	bx	lr
 8000a88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d102      	bne.n	8000a98 <__cmpdf2+0x64>
 8000a92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a96:	d107      	bne.n	8000aa8 <__cmpdf2+0x74>
 8000a98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d1d6      	bne.n	8000a50 <__cmpdf2+0x1c>
 8000aa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa6:	d0d3      	beq.n	8000a50 <__cmpdf2+0x1c>
 8000aa8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdrcmple>:
 8000ab0:	4684      	mov	ip, r0
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4662      	mov	r2, ip
 8000ab6:	468c      	mov	ip, r1
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4663      	mov	r3, ip
 8000abc:	e000      	b.n	8000ac0 <__aeabi_cdcmpeq>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdcmpeq>:
 8000ac0:	b501      	push	{r0, lr}
 8000ac2:	f7ff ffb7 	bl	8000a34 <__cmpdf2>
 8000ac6:	2800      	cmp	r0, #0
 8000ac8:	bf48      	it	mi
 8000aca:	f110 0f00 	cmnmi.w	r0, #0
 8000ace:	bd01      	pop	{r0, pc}

08000ad0 <__aeabi_dcmpeq>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff fff4 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000ad8:	bf0c      	ite	eq
 8000ada:	2001      	moveq	r0, #1
 8000adc:	2000      	movne	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmplt>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffea 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000aec:	bf34      	ite	cc
 8000aee:	2001      	movcc	r0, #1
 8000af0:	2000      	movcs	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmple>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffe0 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000b00:	bf94      	ite	ls
 8000b02:	2001      	movls	r0, #1
 8000b04:	2000      	movhi	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmpge>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffce 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b14:	bf94      	ite	ls
 8000b16:	2001      	movls	r0, #1
 8000b18:	2000      	movhi	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmpgt>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffc4 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b28:	bf34      	ite	cc
 8000b2a:	2001      	movcc	r0, #1
 8000b2c:	2000      	movcs	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpun>:
 8000b34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x10>
 8000b3e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b42:	d10a      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x20>
 8000b4e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b52:	d102      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	f04f 0001 	mov.w	r0, #1
 8000b5e:	4770      	bx	lr

08000b60 <__aeabi_d2iz>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b68:	d215      	bcs.n	8000b96 <__aeabi_d2iz+0x36>
 8000b6a:	d511      	bpl.n	8000b90 <__aeabi_d2iz+0x30>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d912      	bls.n	8000b9c <__aeabi_d2iz+0x3c>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b86:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	4240      	negne	r0, r0
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d105      	bne.n	8000ba8 <__aeabi_d2iz+0x48>
 8000b9c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba0:	bf08      	it	eq
 8000ba2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <__aeabi_uldivmod>:
 8000bb0:	b953      	cbnz	r3, 8000bc8 <__aeabi_uldivmod+0x18>
 8000bb2:	b94a      	cbnz	r2, 8000bc8 <__aeabi_uldivmod+0x18>
 8000bb4:	2900      	cmp	r1, #0
 8000bb6:	bf08      	it	eq
 8000bb8:	2800      	cmpeq	r0, #0
 8000bba:	bf1c      	itt	ne
 8000bbc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bc0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bc4:	f000 b9b0 	b.w	8000f28 <__aeabi_idiv0>
 8000bc8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bcc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd0:	f000 f806 	bl	8000be0 <__udivmoddi4>
 8000bd4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bdc:	b004      	add	sp, #16
 8000bde:	4770      	bx	lr

08000be0 <__udivmoddi4>:
 8000be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000be4:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000be6:	4688      	mov	r8, r1
 8000be8:	4604      	mov	r4, r0
 8000bea:	468e      	mov	lr, r1
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d14a      	bne.n	8000c86 <__udivmoddi4+0xa6>
 8000bf0:	428a      	cmp	r2, r1
 8000bf2:	4617      	mov	r7, r2
 8000bf4:	d95f      	bls.n	8000cb6 <__udivmoddi4+0xd6>
 8000bf6:	fab2 f682 	clz	r6, r2
 8000bfa:	b14e      	cbz	r6, 8000c10 <__udivmoddi4+0x30>
 8000bfc:	f1c6 0320 	rsb	r3, r6, #32
 8000c00:	fa01 fe06 	lsl.w	lr, r1, r6
 8000c04:	40b7      	lsls	r7, r6
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	fa20 f303 	lsr.w	r3, r0, r3
 8000c0c:	ea43 0e0e 	orr.w	lr, r3, lr
 8000c10:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c14:	fa1f fc87 	uxth.w	ip, r7
 8000c18:	0c23      	lsrs	r3, r4, #16
 8000c1a:	fbbe f1f8 	udiv	r1, lr, r8
 8000c1e:	fb08 ee11 	mls	lr, r8, r1, lr
 8000c22:	fb01 f20c 	mul.w	r2, r1, ip
 8000c26:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000c2a:	429a      	cmp	r2, r3
 8000c2c:	d907      	bls.n	8000c3e <__udivmoddi4+0x5e>
 8000c2e:	18fb      	adds	r3, r7, r3
 8000c30:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c34:	d202      	bcs.n	8000c3c <__udivmoddi4+0x5c>
 8000c36:	429a      	cmp	r2, r3
 8000c38:	f200 8154 	bhi.w	8000ee4 <__udivmoddi4+0x304>
 8000c3c:	4601      	mov	r1, r0
 8000c3e:	1a9b      	subs	r3, r3, r2
 8000c40:	b2a2      	uxth	r2, r4
 8000c42:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c46:	fb08 3310 	mls	r3, r8, r0, r3
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000c52:	4594      	cmp	ip, r2
 8000c54:	d90b      	bls.n	8000c6e <__udivmoddi4+0x8e>
 8000c56:	18ba      	adds	r2, r7, r2
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8000c5c:	bf2c      	ite	cs
 8000c5e:	2401      	movcs	r4, #1
 8000c60:	2400      	movcc	r4, #0
 8000c62:	4594      	cmp	ip, r2
 8000c64:	d902      	bls.n	8000c6c <__udivmoddi4+0x8c>
 8000c66:	2c00      	cmp	r4, #0
 8000c68:	f000 813f 	beq.w	8000eea <__udivmoddi4+0x30a>
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c72:	eba2 020c 	sub.w	r2, r2, ip
 8000c76:	2100      	movs	r1, #0
 8000c78:	b11d      	cbz	r5, 8000c82 <__udivmoddi4+0xa2>
 8000c7a:	40f2      	lsrs	r2, r6
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	e9c5 2300 	strd	r2, r3, [r5]
 8000c82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c86:	428b      	cmp	r3, r1
 8000c88:	d905      	bls.n	8000c96 <__udivmoddi4+0xb6>
 8000c8a:	b10d      	cbz	r5, 8000c90 <__udivmoddi4+0xb0>
 8000c8c:	e9c5 0100 	strd	r0, r1, [r5]
 8000c90:	2100      	movs	r1, #0
 8000c92:	4608      	mov	r0, r1
 8000c94:	e7f5      	b.n	8000c82 <__udivmoddi4+0xa2>
 8000c96:	fab3 f183 	clz	r1, r3
 8000c9a:	2900      	cmp	r1, #0
 8000c9c:	d14e      	bne.n	8000d3c <__udivmoddi4+0x15c>
 8000c9e:	4543      	cmp	r3, r8
 8000ca0:	f0c0 8112 	bcc.w	8000ec8 <__udivmoddi4+0x2e8>
 8000ca4:	4282      	cmp	r2, r0
 8000ca6:	f240 810f 	bls.w	8000ec8 <__udivmoddi4+0x2e8>
 8000caa:	4608      	mov	r0, r1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e8      	beq.n	8000c82 <__udivmoddi4+0xa2>
 8000cb0:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cb4:	e7e5      	b.n	8000c82 <__udivmoddi4+0xa2>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f000 80ac 	beq.w	8000e14 <__udivmoddi4+0x234>
 8000cbc:	fab2 f682 	clz	r6, r2
 8000cc0:	2e00      	cmp	r6, #0
 8000cc2:	f040 80bb 	bne.w	8000e3c <__udivmoddi4+0x25c>
 8000cc6:	1a8b      	subs	r3, r1, r2
 8000cc8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000ccc:	b2bc      	uxth	r4, r7
 8000cce:	2101      	movs	r1, #1
 8000cd0:	0c02      	lsrs	r2, r0, #16
 8000cd2:	b280      	uxth	r0, r0
 8000cd4:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cd8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cdc:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000ce0:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce4:	429a      	cmp	r2, r3
 8000ce6:	d90e      	bls.n	8000d06 <__udivmoddi4+0x126>
 8000ce8:	18fb      	adds	r3, r7, r3
 8000cea:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cee:	bf2c      	ite	cs
 8000cf0:	f04f 0901 	movcs.w	r9, #1
 8000cf4:	f04f 0900 	movcc.w	r9, #0
 8000cf8:	429a      	cmp	r2, r3
 8000cfa:	d903      	bls.n	8000d04 <__udivmoddi4+0x124>
 8000cfc:	f1b9 0f00 	cmp.w	r9, #0
 8000d00:	f000 80ec 	beq.w	8000edc <__udivmoddi4+0x2fc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d0c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d10:	fb04 f408 	mul.w	r4, r4, r8
 8000d14:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000d18:	4294      	cmp	r4, r2
 8000d1a:	d90b      	bls.n	8000d34 <__udivmoddi4+0x154>
 8000d1c:	18ba      	adds	r2, r7, r2
 8000d1e:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8000d22:	bf2c      	ite	cs
 8000d24:	2001      	movcs	r0, #1
 8000d26:	2000      	movcc	r0, #0
 8000d28:	4294      	cmp	r4, r2
 8000d2a:	d902      	bls.n	8000d32 <__udivmoddi4+0x152>
 8000d2c:	2800      	cmp	r0, #0
 8000d2e:	f000 80d1 	beq.w	8000ed4 <__udivmoddi4+0x2f4>
 8000d32:	4698      	mov	r8, r3
 8000d34:	1b12      	subs	r2, r2, r4
 8000d36:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000d3a:	e79d      	b.n	8000c78 <__udivmoddi4+0x98>
 8000d3c:	f1c1 0620 	rsb	r6, r1, #32
 8000d40:	408b      	lsls	r3, r1
 8000d42:	fa08 f401 	lsl.w	r4, r8, r1
 8000d46:	fa00 f901 	lsl.w	r9, r0, r1
 8000d4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d4e:	fa28 f806 	lsr.w	r8, r8, r6
 8000d52:	408a      	lsls	r2, r1
 8000d54:	431f      	orrs	r7, r3
 8000d56:	fa20 f306 	lsr.w	r3, r0, r6
 8000d5a:	0c38      	lsrs	r0, r7, #16
 8000d5c:	4323      	orrs	r3, r4
 8000d5e:	fa1f fc87 	uxth.w	ip, r7
 8000d62:	0c1c      	lsrs	r4, r3, #16
 8000d64:	fbb8 fef0 	udiv	lr, r8, r0
 8000d68:	fb00 881e 	mls	r8, r0, lr, r8
 8000d6c:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000d70:	fb0e f80c 	mul.w	r8, lr, ip
 8000d74:	45a0      	cmp	r8, r4
 8000d76:	d90e      	bls.n	8000d96 <__udivmoddi4+0x1b6>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000d7e:	bf2c      	ite	cs
 8000d80:	f04f 0b01 	movcs.w	fp, #1
 8000d84:	f04f 0b00 	movcc.w	fp, #0
 8000d88:	45a0      	cmp	r8, r4
 8000d8a:	d903      	bls.n	8000d94 <__udivmoddi4+0x1b4>
 8000d8c:	f1bb 0f00 	cmp.w	fp, #0
 8000d90:	f000 80b8 	beq.w	8000f04 <__udivmoddi4+0x324>
 8000d94:	46d6      	mov	lr, sl
 8000d96:	eba4 0408 	sub.w	r4, r4, r8
 8000d9a:	fa1f f883 	uxth.w	r8, r3
 8000d9e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000da2:	fb00 4413 	mls	r4, r0, r3, r4
 8000da6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000daa:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d90e      	bls.n	8000dd0 <__udivmoddi4+0x1f0>
 8000db2:	193c      	adds	r4, r7, r4
 8000db4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000db8:	bf2c      	ite	cs
 8000dba:	f04f 0801 	movcs.w	r8, #1
 8000dbe:	f04f 0800 	movcc.w	r8, #0
 8000dc2:	45a4      	cmp	ip, r4
 8000dc4:	d903      	bls.n	8000dce <__udivmoddi4+0x1ee>
 8000dc6:	f1b8 0f00 	cmp.w	r8, #0
 8000dca:	f000 809f 	beq.w	8000f0c <__udivmoddi4+0x32c>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dd4:	eba4 040c 	sub.w	r4, r4, ip
 8000dd8:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ddc:	4564      	cmp	r4, ip
 8000dde:	4673      	mov	r3, lr
 8000de0:	46e0      	mov	r8, ip
 8000de2:	d302      	bcc.n	8000dea <__udivmoddi4+0x20a>
 8000de4:	d107      	bne.n	8000df6 <__udivmoddi4+0x216>
 8000de6:	45f1      	cmp	r9, lr
 8000de8:	d205      	bcs.n	8000df6 <__udivmoddi4+0x216>
 8000dea:	ebbe 0302 	subs.w	r3, lr, r2
 8000dee:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000df2:	3801      	subs	r0, #1
 8000df4:	46e0      	mov	r8, ip
 8000df6:	b15d      	cbz	r5, 8000e10 <__udivmoddi4+0x230>
 8000df8:	ebb9 0203 	subs.w	r2, r9, r3
 8000dfc:	eb64 0408 	sbc.w	r4, r4, r8
 8000e00:	fa04 f606 	lsl.w	r6, r4, r6
 8000e04:	fa22 f301 	lsr.w	r3, r2, r1
 8000e08:	40cc      	lsrs	r4, r1
 8000e0a:	431e      	orrs	r6, r3
 8000e0c:	e9c5 6400 	strd	r6, r4, [r5]
 8000e10:	2100      	movs	r1, #0
 8000e12:	e736      	b.n	8000c82 <__udivmoddi4+0xa2>
 8000e14:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e18:	0c01      	lsrs	r1, r0, #16
 8000e1a:	4614      	mov	r4, r2
 8000e1c:	b280      	uxth	r0, r0
 8000e1e:	4696      	mov	lr, r2
 8000e20:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000e24:	2620      	movs	r6, #32
 8000e26:	4690      	mov	r8, r2
 8000e28:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000e2c:	4610      	mov	r0, r2
 8000e2e:	fbb1 f1f2 	udiv	r1, r1, r2
 8000e32:	eba3 0308 	sub.w	r3, r3, r8
 8000e36:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e3a:	e74b      	b.n	8000cd4 <__udivmoddi4+0xf4>
 8000e3c:	40b7      	lsls	r7, r6
 8000e3e:	f1c6 0320 	rsb	r3, r6, #32
 8000e42:	fa01 f206 	lsl.w	r2, r1, r6
 8000e46:	fa21 f803 	lsr.w	r8, r1, r3
 8000e4a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e4e:	fa20 f303 	lsr.w	r3, r0, r3
 8000e52:	b2bc      	uxth	r4, r7
 8000e54:	40b0      	lsls	r0, r6
 8000e56:	4313      	orrs	r3, r2
 8000e58:	0c02      	lsrs	r2, r0, #16
 8000e5a:	0c19      	lsrs	r1, r3, #16
 8000e5c:	b280      	uxth	r0, r0
 8000e5e:	fbb8 f9fe 	udiv	r9, r8, lr
 8000e62:	fb0e 8819 	mls	r8, lr, r9, r8
 8000e66:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000e6a:	fb09 f804 	mul.w	r8, r9, r4
 8000e6e:	4588      	cmp	r8, r1
 8000e70:	d951      	bls.n	8000f16 <__udivmoddi4+0x336>
 8000e72:	1879      	adds	r1, r7, r1
 8000e74:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
 8000e78:	bf2c      	ite	cs
 8000e7a:	f04f 0a01 	movcs.w	sl, #1
 8000e7e:	f04f 0a00 	movcc.w	sl, #0
 8000e82:	4588      	cmp	r8, r1
 8000e84:	d902      	bls.n	8000e8c <__udivmoddi4+0x2ac>
 8000e86:	f1ba 0f00 	cmp.w	sl, #0
 8000e8a:	d031      	beq.n	8000ef0 <__udivmoddi4+0x310>
 8000e8c:	eba1 0108 	sub.w	r1, r1, r8
 8000e90:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e94:	fb09 f804 	mul.w	r8, r9, r4
 8000e98:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9c:	b29b      	uxth	r3, r3
 8000e9e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea2:	4543      	cmp	r3, r8
 8000ea4:	d235      	bcs.n	8000f12 <__udivmoddi4+0x332>
 8000ea6:	18fb      	adds	r3, r7, r3
 8000ea8:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000eac:	bf2c      	ite	cs
 8000eae:	f04f 0a01 	movcs.w	sl, #1
 8000eb2:	f04f 0a00 	movcc.w	sl, #0
 8000eb6:	4543      	cmp	r3, r8
 8000eb8:	d2bb      	bcs.n	8000e32 <__udivmoddi4+0x252>
 8000eba:	f1ba 0f00 	cmp.w	sl, #0
 8000ebe:	d1b8      	bne.n	8000e32 <__udivmoddi4+0x252>
 8000ec0:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec4:	443b      	add	r3, r7
 8000ec6:	e7b4      	b.n	8000e32 <__udivmoddi4+0x252>
 8000ec8:	1a84      	subs	r4, r0, r2
 8000eca:	eb68 0203 	sbc.w	r2, r8, r3
 8000ece:	2001      	movs	r0, #1
 8000ed0:	4696      	mov	lr, r2
 8000ed2:	e6eb      	b.n	8000cac <__udivmoddi4+0xcc>
 8000ed4:	443a      	add	r2, r7
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	e72b      	b.n	8000d34 <__udivmoddi4+0x154>
 8000edc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee0:	443b      	add	r3, r7
 8000ee2:	e710      	b.n	8000d06 <__udivmoddi4+0x126>
 8000ee4:	3902      	subs	r1, #2
 8000ee6:	443b      	add	r3, r7
 8000ee8:	e6a9      	b.n	8000c3e <__udivmoddi4+0x5e>
 8000eea:	443a      	add	r2, r7
 8000eec:	3802      	subs	r0, #2
 8000eee:	e6be      	b.n	8000c6e <__udivmoddi4+0x8e>
 8000ef0:	eba7 0808 	sub.w	r8, r7, r8
 8000ef4:	f1a9 0c02 	sub.w	ip, r9, #2
 8000ef8:	4441      	add	r1, r8
 8000efa:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efe:	fb09 f804 	mul.w	r8, r9, r4
 8000f02:	e7c9      	b.n	8000e98 <__udivmoddi4+0x2b8>
 8000f04:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f08:	443c      	add	r4, r7
 8000f0a:	e744      	b.n	8000d96 <__udivmoddi4+0x1b6>
 8000f0c:	3b02      	subs	r3, #2
 8000f0e:	443c      	add	r4, r7
 8000f10:	e75e      	b.n	8000dd0 <__udivmoddi4+0x1f0>
 8000f12:	4649      	mov	r1, r9
 8000f14:	e78d      	b.n	8000e32 <__udivmoddi4+0x252>
 8000f16:	eba1 0108 	sub.w	r1, r1, r8
 8000f1a:	46cc      	mov	ip, r9
 8000f1c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f20:	fb09 f804 	mul.w	r8, r9, r4
 8000f24:	e7b8      	b.n	8000e98 <__udivmoddi4+0x2b8>
 8000f26:	bf00      	nop

08000f28 <__aeabi_idiv0>:
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop

08000f2c <LCD_SELECT>:
#define LCD_DISP_GPIO_Port GPIOC
#define LCD_DISP_Pin       GPIO_PIN_10
#define HDR4BIT   0x24

/* 内部ヘルパ */
static inline void LCD_SELECT  (void){ HAL_GPIO_WritePin(LCD_CS_GPIO_Port,  LCD_CS_Pin, GPIO_PIN_SET); }
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
 8000f30:	2201      	movs	r2, #1
 8000f32:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f36:	4802      	ldr	r0, [pc, #8]	@ (8000f40 <LCD_SELECT+0x14>)
 8000f38:	f004 f98e 	bl	8005258 <HAL_GPIO_WritePin>
 8000f3c:	bf00      	nop
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	42020800 	.word	0x42020800

08000f44 <LCD_UNSELECT>:
static inline void LCD_UNSELECT(void){ HAL_GPIO_WritePin(LCD_CS_GPIO_Port,  LCD_CS_Pin, GPIO_PIN_RESET);   }
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
 8000f48:	2200      	movs	r2, #0
 8000f4a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f4e:	4802      	ldr	r0, [pc, #8]	@ (8000f58 <LCD_UNSELECT+0x14>)
 8000f50:	f004 f982 	bl	8005258 <HAL_GPIO_WritePin>
 8000f54:	bf00      	nop
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	42020800 	.word	0x42020800

08000f5c <lcd_tx>:
static inline void lcd_tx(const uint8_t *p, size_t len){
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
 8000f64:	6039      	str	r1, [r7, #0]
    HAL_SPI_Transmit(&hspi1, (uint8_t*)p, len, HAL_MAX_DELAY);
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	b29a      	uxth	r2, r3
 8000f6a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f6e:	6879      	ldr	r1, [r7, #4]
 8000f70:	4803      	ldr	r0, [pc, #12]	@ (8000f80 <lcd_tx+0x24>)
 8000f72:	f006 f8f3 	bl	800715c <HAL_SPI_Transmit>
}
 8000f76:	bf00      	nop
 8000f78:	3708      	adds	r7, #8
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	20000364 	.word	0x20000364

08000f84 <LCD_Init>:

/* --- Public API ------------------------------------------------- */
void LCD_Init(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
    /* ハードリセット相当 */
    HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_RESET);
 8000f88:	2200      	movs	r2, #0
 8000f8a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f8e:	480a      	ldr	r0, [pc, #40]	@ (8000fb8 <LCD_Init+0x34>)
 8000f90:	f004 f962 	bl	8005258 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8000f94:	2001      	movs	r0, #1
 8000f96:	f002 f8e5 	bl	8003164 <HAL_Delay>
    HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000fa0:	4805      	ldr	r0, [pc, #20]	@ (8000fb8 <LCD_Init+0x34>)
 8000fa2:	f004 f959 	bl	8005258 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000fa6:	200a      	movs	r0, #10
 8000fa8:	f002 f8dc 	bl	8003164 <HAL_Delay>

    LCD_AllClear();                      /* メモリ全消去 (CMD 0x20) */
 8000fac:	f000 f806 	bl	8000fbc <LCD_AllClear>
    
    /* 画面全体を白で塗りつぶし */
    LCD_FillWhite();
 8000fb0:	f000 f850 	bl	8001054 <LCD_FillWhite>
}
 8000fb4:	bf00      	nop
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	42020800 	.word	0x42020800

08000fbc <LCD_AllClear>:

void LCD_AllClear(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
    const uint8_t cmd = 0x20;            /* ALL CLEAR */
 8000fc2:	2320      	movs	r3, #32
 8000fc4:	71fb      	strb	r3, [r7, #7]
    LCD_SELECT();
 8000fc6:	f7ff ffb1 	bl	8000f2c <LCD_SELECT>
    lcd_tx(&cmd, 1);
 8000fca:	1dfb      	adds	r3, r7, #7
 8000fcc:	2101      	movs	r1, #1
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f7ff ffc4 	bl	8000f5c <lcd_tx>
    LCD_UNSELECT();
 8000fd4:	f7ff ffb6 	bl	8000f44 <LCD_UNSELECT>
}
 8000fd8:	bf00      	nop
 8000fda:	3708      	adds	r7, #8
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}

08000fe0 <LCD_SendLine4bit>:

void LCD_SendLine4bit(uint16_t y, const uint8_t *buf)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b09a      	sub	sp, #104	@ 0x68
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	6039      	str	r1, [r7, #0]
 8000fea:	80fb      	strh	r3, [r7, #6]
    uint16_t hdr = (HDR4BIT << 10) | (y & 0x03FF);   /* 16‑bit ヘッダ */
 8000fec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ff0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000ff4:	b21a      	sxth	r2, r3
 8000ff6:	4b16      	ldr	r3, [pc, #88]	@ (8001050 <LCD_SendLine4bit+0x70>)
 8000ff8:	4313      	orrs	r3, r2
 8000ffa:	b21b      	sxth	r3, r3
 8000ffc:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
    uint8_t  tx[2 + 88 + 2];                         /* hdr + data + 2B dummy */

    tx[0] = hdr >> 8;         /* MSB first */
 8001000:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8001004:	0a1b      	lsrs	r3, r3, #8
 8001006:	b29b      	uxth	r3, r3
 8001008:	b2db      	uxtb	r3, r3
 800100a:	723b      	strb	r3, [r7, #8]
    tx[1] = hdr & 0xFF;
 800100c:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8001010:	b2db      	uxtb	r3, r3
 8001012:	727b      	strb	r3, [r7, #9]
    memcpy(&tx[2], buf, 88);
 8001014:	f107 0308 	add.w	r3, r7, #8
 8001018:	3302      	adds	r3, #2
 800101a:	2258      	movs	r2, #88	@ 0x58
 800101c:	6839      	ldr	r1, [r7, #0]
 800101e:	4618      	mov	r0, r3
 8001020:	f008 fe54 	bl	8009ccc <memcpy>
    tx[90] = tx[91] = 0x00;   /* 16clk transfer period */
 8001024:	2300      	movs	r3, #0
 8001026:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
 800102a:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800102e:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62

    LCD_SELECT();             /* ★ CS = High (SCS=H がアクティブ) */
 8001032:	f7ff ff7b 	bl	8000f2c <LCD_SELECT>
    lcd_tx(tx, sizeof tx);    /* SPI 8‑bit, ≒20 MHz, MSB first */
 8001036:	f107 0308 	add.w	r3, r7, #8
 800103a:	215c      	movs	r1, #92	@ 0x5c
 800103c:	4618      	mov	r0, r3
 800103e:	f7ff ff8d 	bl	8000f5c <lcd_tx>
    LCD_UNSELECT();           /* CS = Low */
 8001042:	f7ff ff7f 	bl	8000f44 <LCD_UNSELECT>
}
 8001046:	bf00      	nop
 8001048:	3768      	adds	r7, #104	@ 0x68
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	ffff9000 	.word	0xffff9000

08001054 <LCD_FillWhite>:

/* 画面全体を白で塗りつぶす */
void LCD_FillWhite(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b098      	sub	sp, #96	@ 0x60
 8001058:	af00      	add	r7, sp, #0
    uint8_t white_line[88];
    /* 全ピクセルを白(0b1110)で初期化 */
    for (int i = 0; i < 88; i++) {
 800105a:	2300      	movs	r3, #0
 800105c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800105e:	e007      	b.n	8001070 <LCD_FillWhite+0x1c>
        white_line[i] = 0xEE;  /* 0b11101110 = 白白 */
 8001060:	463a      	mov	r2, r7
 8001062:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001064:	4413      	add	r3, r2
 8001066:	22ee      	movs	r2, #238	@ 0xee
 8001068:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 88; i++) {
 800106a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800106c:	3301      	adds	r3, #1
 800106e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001070:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001072:	2b57      	cmp	r3, #87	@ 0x57
 8001074:	ddf4      	ble.n	8001060 <LCD_FillWhite+0xc>
    }
    
    /* 全ライン(176行)を白で塗りつぶし */
    for (uint16_t y = 0; y < 176; y++) {
 8001076:	2300      	movs	r3, #0
 8001078:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800107c:	e00b      	b.n	8001096 <LCD_FillWhite+0x42>
        LCD_SendLine4bit(y, white_line);
 800107e:	463a      	mov	r2, r7
 8001080:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8001084:	4611      	mov	r1, r2
 8001086:	4618      	mov	r0, r3
 8001088:	f7ff ffaa 	bl	8000fe0 <LCD_SendLine4bit>
    for (uint16_t y = 0; y < 176; y++) {
 800108c:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8001090:	3301      	adds	r3, #1
 8001092:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8001096:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800109a:	2baf      	cmp	r3, #175	@ 0xaf
 800109c:	d9ef      	bls.n	800107e <LCD_FillWhite+0x2a>
    }
 800109e:	bf00      	nop
 80010a0:	bf00      	nop
 80010a2:	3760      	adds	r7, #96	@ 0x60
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}

080010a8 <LCD_DrawString4bit>:
#define PIX_ON   0b0000   /* 黒 → 文字色 */
#define PIX_OFF  0b1110   /* RGB=111, D=0 → 白 → 背景色 */

/* 文字列を y0 行から 8 行ぶん描画（4‑bit data mode） */
void LCD_DrawString4bit(uint16_t y0, const char *str)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b09e      	sub	sp, #120	@ 0x78
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	4603      	mov	r3, r0
 80010b0:	6039      	str	r1, [r7, #0]
 80010b2:	80fb      	strh	r3, [r7, #6]
    const uint16_t len   = strlen(str);
 80010b4:	6838      	ldr	r0, [r7, #0]
 80010b6:	f7ff f8df 	bl	8000278 <strlen>
 80010ba:	4603      	mov	r3, r0
 80010bc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    const uint16_t xmax  = len * 8;          /* 文字幅(ピクセル) */
 80010c0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80010c4:	00db      	lsls	r3, r3, #3
 80010c6:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
    uint8_t rowbuf[88];                      /* 176px ÷2 = 88B */

    for (uint8_t font_row = 0; font_row < 8; ++font_row) {
 80010ca:	2300      	movs	r3, #0
 80010cc:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80010d0:	e08d      	b.n	80011ee <LCD_DrawString4bit+0x146>
        /* 1 行分を白で初期化 */
        for (int i = 0; i < 88; i++) {
 80010d2:	2300      	movs	r3, #0
 80010d4:	673b      	str	r3, [r7, #112]	@ 0x70
 80010d6:	e008      	b.n	80010ea <LCD_DrawString4bit+0x42>
            rowbuf[i] = 0xEE;  /* 0b11101110 = 白白 */
 80010d8:	f107 020c 	add.w	r2, r7, #12
 80010dc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80010de:	4413      	add	r3, r2
 80010e0:	22ee      	movs	r2, #238	@ 0xee
 80010e2:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < 88; i++) {
 80010e4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80010e6:	3301      	adds	r3, #1
 80010e8:	673b      	str	r3, [r7, #112]	@ 0x70
 80010ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80010ec:	2b57      	cmp	r3, #87	@ 0x57
 80010ee:	ddf3      	ble.n	80010d8 <LCD_DrawString4bit+0x30>
        }

        /* 文字→ピクセル→4‑bit パック */
        for (uint16_t x = 0; x < xmax; ++x) {
 80010f0:	2300      	movs	r3, #0
 80010f2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 80010f6:	e063      	b.n	80011c0 <LCD_DrawString4bit+0x118>
            uint8_t ch   = str[x / 8] - 32;      /* ASCII32=space 基点 */
 80010f8:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80010fc:	08db      	lsrs	r3, r3, #3
 80010fe:	b29b      	uxth	r3, r3
 8001100:	461a      	mov	r2, r3
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	4413      	add	r3, r2
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	3b20      	subs	r3, #32
 800110a:	f887 3069 	strb.w	r3, [r7, #105]	@ 0x69
            uint8_t bit  = (font8x8_basic[ch][font_row] >> (x % 8)) & 1;
 800110e:	f897 2069 	ldrb.w	r2, [r7, #105]	@ 0x69
 8001112:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001116:	493b      	ldr	r1, [pc, #236]	@ (8001204 <LCD_DrawString4bit+0x15c>)
 8001118:	00d2      	lsls	r2, r2, #3
 800111a:	440a      	add	r2, r1
 800111c:	4413      	add	r3, r2
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	461a      	mov	r2, r3
 8001122:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8001126:	f003 0307 	and.w	r3, r3, #7
 800112a:	fa42 f303 	asr.w	r3, r2, r3
 800112e:	b2db      	uxtb	r3, r3
 8001130:	f003 0301 	and.w	r3, r3, #1
 8001134:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
            
            /* 文字の部分のみ黒で上書き */
            if (bit) {
 8001138:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
 800113c:	2b00      	cmp	r3, #0
 800113e:	d03a      	beq.n	80011b6 <LCD_DrawString4bit+0x10e>
                uint8_t pix4 = PIX_ON;  /* 黒 */
 8001140:	2300      	movs	r3, #0
 8001142:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
                uint16_t byte_idx = x / 2;
 8001146:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800114a:	085b      	lsrs	r3, r3, #1
 800114c:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
                if (x & 1)
 8001150:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8001154:	f003 0301 	and.w	r3, r3, #1
 8001158:	2b00      	cmp	r3, #0
 800115a:	d015      	beq.n	8001188 <LCD_DrawString4bit+0xe0>
                    rowbuf[byte_idx] = (rowbuf[byte_idx] & 0xF0) | pix4;      /* 下位 nibble */
 800115c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8001160:	3378      	adds	r3, #120	@ 0x78
 8001162:	443b      	add	r3, r7
 8001164:	f813 3c6c 	ldrb.w	r3, [r3, #-108]
 8001168:	b25b      	sxtb	r3, r3
 800116a:	f023 030f 	bic.w	r3, r3, #15
 800116e:	b25a      	sxtb	r2, r3
 8001170:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8001174:	4313      	orrs	r3, r2
 8001176:	b25a      	sxtb	r2, r3
 8001178:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800117c:	b2d2      	uxtb	r2, r2
 800117e:	3378      	adds	r3, #120	@ 0x78
 8001180:	443b      	add	r3, r7
 8001182:	f803 2c6c 	strb.w	r2, [r3, #-108]
 8001186:	e016      	b.n	80011b6 <LCD_DrawString4bit+0x10e>
                else
                    rowbuf[byte_idx] = (rowbuf[byte_idx] & 0x0F) | (pix4 << 4); /* 上位 nibble */
 8001188:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800118c:	3378      	adds	r3, #120	@ 0x78
 800118e:	443b      	add	r3, r7
 8001190:	f813 3c6c 	ldrb.w	r3, [r3, #-108]
 8001194:	b25b      	sxtb	r3, r3
 8001196:	f003 030f 	and.w	r3, r3, #15
 800119a:	b25a      	sxtb	r2, r3
 800119c:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 80011a0:	011b      	lsls	r3, r3, #4
 80011a2:	b25b      	sxtb	r3, r3
 80011a4:	4313      	orrs	r3, r2
 80011a6:	b25a      	sxtb	r2, r3
 80011a8:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80011ac:	b2d2      	uxtb	r2, r2
 80011ae:	3378      	adds	r3, #120	@ 0x78
 80011b0:	443b      	add	r3, r7
 80011b2:	f803 2c6c 	strb.w	r2, [r3, #-108]
        for (uint16_t x = 0; x < xmax; ++x) {
 80011b6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80011ba:	3301      	adds	r3, #1
 80011bc:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 80011c0:	f8b7 206e 	ldrh.w	r2, [r7, #110]	@ 0x6e
 80011c4:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80011c8:	429a      	cmp	r2, r3
 80011ca:	d395      	bcc.n	80010f8 <LCD_DrawString4bit+0x50>
            }
        }
        /* 画面に送る（4‑bit data mode ヘッダ + dummy 16clk は関数側で付加）*/
        LCD_SendLine4bit(y0 + font_row, rowbuf);
 80011cc:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80011d0:	b29a      	uxth	r2, r3
 80011d2:	88fb      	ldrh	r3, [r7, #6]
 80011d4:	4413      	add	r3, r2
 80011d6:	b29b      	uxth	r3, r3
 80011d8:	f107 020c 	add.w	r2, r7, #12
 80011dc:	4611      	mov	r1, r2
 80011de:	4618      	mov	r0, r3
 80011e0:	f7ff fefe 	bl	8000fe0 <LCD_SendLine4bit>
    for (uint8_t font_row = 0; font_row < 8; ++font_row) {
 80011e4:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80011e8:	3301      	adds	r3, #1
 80011ea:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80011ee:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80011f2:	2b07      	cmp	r3, #7
 80011f4:	f67f af6d 	bls.w	80010d2 <LCD_DrawString4bit+0x2a>
    }
}
 80011f8:	bf00      	nop
 80011fa:	bf00      	nop
 80011fc:	3778      	adds	r7, #120	@ 0x78
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	0800c0dc 	.word	0x0800c0dc

08001208 <LCD_DrawImage>:
        }
    }
}

void LCD_DrawImage(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b09c      	sub	sp, #112	@ 0x70
 800120c:	af00      	add	r7, sp, #0
    uint8_t rowbuf[88]; // 176px / 2 pixels_per_byte = 88 bytes

    // The image data is 24bpp (3 bytes per pixel)
    const uint8_t bytes_per_pixel = 3; 
 800120e:	2303      	movs	r3, #3
 8001210:	f887 306a 	strb.w	r3, [r7, #106]	@ 0x6a
    const uint16_t bytes_per_row = Image_logo.width * bytes_per_pixel;
 8001214:	4b4e      	ldr	r3, [pc, #312]	@ (8001350 <LCD_DrawImage+0x148>)
 8001216:	889a      	ldrh	r2, [r3, #4]
 8001218:	f897 306a 	ldrb.w	r3, [r7, #106]	@ 0x6a
 800121c:	b29b      	uxth	r3, r3
 800121e:	fb12 f303 	smulbb	r3, r2, r3
 8001222:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68

    for (uint16_t y = 0; y < Image_logo.height; y++) {
 8001226:	2300      	movs	r3, #0
 8001228:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800122c:	e084      	b.n	8001338 <LCD_DrawImage+0x130>
        // Clear the line buffer for the new line
        memset(rowbuf, 0, sizeof(rowbuf));
 800122e:	463b      	mov	r3, r7
 8001230:	2258      	movs	r2, #88	@ 0x58
 8001232:	2100      	movs	r1, #0
 8001234:	4618      	mov	r0, r3
 8001236:	f008 fd01 	bl	8009c3c <memset>

        // Get a pointer to the start of the current row in the source image
        const uint8_t *p_src_row = &Image_logo.data[y * bytes_per_row];
 800123a:	4b45      	ldr	r3, [pc, #276]	@ (8001350 <LCD_DrawImage+0x148>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f8b7 206e 	ldrh.w	r2, [r7, #110]	@ 0x6e
 8001242:	f8b7 1068 	ldrh.w	r1, [r7, #104]	@ 0x68
 8001246:	fb01 f202 	mul.w	r2, r1, r2
 800124a:	4413      	add	r3, r2
 800124c:	667b      	str	r3, [r7, #100]	@ 0x64

        // Process each pixel in the row
        for (uint16_t x = 0; x < Image_logo.width; x++) {
 800124e:	2300      	movs	r3, #0
 8001250:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8001254:	e05e      	b.n	8001314 <LCD_DrawImage+0x10c>
            // Get the R, G, B values for the current pixel
            const uint8_t *p_pixel = &p_src_row[x * bytes_per_pixel];
 8001256:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800125a:	f897 206a 	ldrb.w	r2, [r7, #106]	@ 0x6a
 800125e:	fb02 f303 	mul.w	r3, r2, r3
 8001262:	461a      	mov	r2, r3
 8001264:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001266:	4413      	add	r3, r2
 8001268:	663b      	str	r3, [r7, #96]	@ 0x60
            uint8_t r = p_pixel[0];
 800126a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
            uint8_t g = p_pixel[1];
 8001272:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001274:	3301      	adds	r3, #1
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
            uint8_t b = p_pixel[2];
 800127c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800127e:	3302      	adds	r3, #2
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d

            // Convert 24bpp pixel to monochrome 4bpp pixel
            // Using a simple luminance threshold.
            // (R+G+B)/3 > 127
            uint8_t pix4;
            if ((r + g + b) > 382) { // 127 * 3 = 381
 8001286:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 800128a:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 800128e:	441a      	add	r2, r3
 8001290:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8001294:	4413      	add	r3, r2
 8001296:	f5b3 7fbf 	cmp.w	r3, #382	@ 0x17e
 800129a:	dd03      	ble.n	80012a4 <LCD_DrawImage+0x9c>
                pix4 = PIX_OFF; // White
 800129c:	230e      	movs	r3, #14
 800129e:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
 80012a2:	e002      	b.n	80012aa <LCD_DrawImage+0xa2>
            } else {
                pix4 = PIX_ON; // Black
 80012a4:	2300      	movs	r3, #0
 80012a6:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
            }

            // Pack the 4bpp pixel into the row buffer
            // 2 pixels per byte: even x in high nibble, odd x in low nibble
            uint16_t byte_idx = x / 2;
 80012aa:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80012ae:	085b      	lsrs	r3, r3, #1
 80012b0:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
            if (x & 1) { // odd pixel
 80012b4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80012b8:	f003 0301 	and.w	r3, r3, #1
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d010      	beq.n	80012e2 <LCD_DrawImage+0xda>
                rowbuf[byte_idx] |= pix4; // low nibble
 80012c0:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 80012c4:	3370      	adds	r3, #112	@ 0x70
 80012c6:	443b      	add	r3, r7
 80012c8:	f813 1c70 	ldrb.w	r1, [r3, #-112]
 80012cc:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 80012d0:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 80012d4:	430a      	orrs	r2, r1
 80012d6:	b2d2      	uxtb	r2, r2
 80012d8:	3370      	adds	r3, #112	@ 0x70
 80012da:	443b      	add	r3, r7
 80012dc:	f803 2c70 	strb.w	r2, [r3, #-112]
 80012e0:	e013      	b.n	800130a <LCD_DrawImage+0x102>
            } else { // even pixel
                rowbuf[byte_idx] |= pix4 << 4; // high nibble
 80012e2:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 80012e6:	3370      	adds	r3, #112	@ 0x70
 80012e8:	443b      	add	r3, r7
 80012ea:	f813 3c70 	ldrb.w	r3, [r3, #-112]
 80012ee:	b25a      	sxtb	r2, r3
 80012f0:	f997 306b 	ldrsb.w	r3, [r7, #107]	@ 0x6b
 80012f4:	011b      	lsls	r3, r3, #4
 80012f6:	b25b      	sxtb	r3, r3
 80012f8:	4313      	orrs	r3, r2
 80012fa:	b25a      	sxtb	r2, r3
 80012fc:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8001300:	b2d2      	uxtb	r2, r2
 8001302:	3370      	adds	r3, #112	@ 0x70
 8001304:	443b      	add	r3, r7
 8001306:	f803 2c70 	strb.w	r2, [r3, #-112]
        for (uint16_t x = 0; x < Image_logo.width; x++) {
 800130a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800130e:	3301      	adds	r3, #1
 8001310:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8001314:	4b0e      	ldr	r3, [pc, #56]	@ (8001350 <LCD_DrawImage+0x148>)
 8001316:	889b      	ldrh	r3, [r3, #4]
 8001318:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800131c:	429a      	cmp	r2, r3
 800131e:	d39a      	bcc.n	8001256 <LCD_DrawImage+0x4e>
            }
        }

        // Send the packed line to the LCD
        LCD_SendLine4bit(y, rowbuf);
 8001320:	463a      	mov	r2, r7
 8001322:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8001326:	4611      	mov	r1, r2
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff fe59 	bl	8000fe0 <LCD_SendLine4bit>
    for (uint16_t y = 0; y < Image_logo.height; y++) {
 800132e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8001332:	3301      	adds	r3, #1
 8001334:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8001338:	4b05      	ldr	r3, [pc, #20]	@ (8001350 <LCD_DrawImage+0x148>)
 800133a:	88db      	ldrh	r3, [r3, #6]
 800133c:	f8b7 206e 	ldrh.w	r2, [r7, #110]	@ 0x6e
 8001340:	429a      	cmp	r2, r3
 8001342:	f4ff af74 	bcc.w	800122e <LCD_DrawImage+0x26>
    }
 8001346:	bf00      	nop
 8001348:	bf00      	nop
 800134a:	3770      	adds	r7, #112	@ 0x70
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	08022edc 	.word	0x08022edc

08001354 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001354:	b5b0      	push	{r4, r5, r7, lr}
 8001356:	b0bc      	sub	sp, #240	@ 0xf0
 8001358:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800135a:	f001 fe45 	bl	8002fe8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800135e:	f000 fb89 	bl	8001a74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001362:	f000 fedf 	bl	8002124 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001366:	f000 fd37 	bl	8001dd8 <MX_SPI1_Init>
  MX_UART5_Init();
 800136a:	f000 fe8f 	bl	800208c <MX_UART5_Init>
  MX_TIM3_Init();
 800136e:	f000 fe13 	bl	8001f98 <MX_TIM3_Init>
  MX_SPI2_Init();
 8001372:	f000 fda1 	bl	8001eb8 <MX_SPI2_Init>
  MX_DAC1_Init();
 8001376:	f000 fca1 	bl	8001cbc <MX_DAC1_Init>
  MX_OPAMP1_Init();
 800137a:	f000 fced 	bl	8001d58 <MX_OPAMP1_Init>
  MX_ADC1_Init();
 800137e:	f000 fbe5 	bl	8001b4c <MX_ADC1_Init>
  MX_OPAMP2_Init();
 8001382:	f000 fd09 	bl	8001d98 <MX_OPAMP2_Init>
  MX_ADC2_Init();
 8001386:	f000 fc3d 	bl	8001c04 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  printf("Starting DAC/ADC/LCD Test System...\r\n");
 800138a:	48bf      	ldr	r0, [pc, #764]	@ (8001688 <main+0x334>)
 800138c:	f008 fc4e 	bl	8009c2c <puts>
  
  // LCD初期化
  LCD_Init();
 8001390:	f7ff fdf8 	bl	8000f84 <LCD_Init>
  printf("LCD Initialized\r\n");
 8001394:	48bd      	ldr	r0, [pc, #756]	@ (800168c <main+0x338>)
 8001396:	f008 fc49 	bl	8009c2c <puts>

  // 画像を表示
  LCD_DrawImage();
 800139a:	f7ff ff35 	bl	8001208 <LCD_DrawImage>
  HAL_Delay(3000);
 800139e:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80013a2:	f001 fedf 	bl	8003164 <HAL_Delay>
  LCD_FillWhite(); // 一時的にコメントアウト
 80013a6:	f7ff fe55 	bl	8001054 <LCD_FillWhite>

  // LCD初期表示
  LCD_DrawString4bit(10, "DAC/ADC Test");
 80013aa:	49b9      	ldr	r1, [pc, #740]	@ (8001690 <main+0x33c>)
 80013ac:	200a      	movs	r0, #10
 80013ae:	f7ff fe7b 	bl	80010a8 <LCD_DrawString4bit>
  LCD_DrawString4bit(30, "System Ready");
 80013b2:	49b8      	ldr	r1, [pc, #736]	@ (8001694 <main+0x340>)
 80013b4:	201e      	movs	r0, #30
 80013b6:	f7ff fe77 	bl	80010a8 <LCD_DrawString4bit>
  
  // Start DAC
  if (HAL_DAC_Start(&hdac1, DAC_CHANNEL_1) != HAL_OK) {
 80013ba:	2100      	movs	r1, #0
 80013bc:	48b6      	ldr	r0, [pc, #728]	@ (8001698 <main+0x344>)
 80013be:	f003 fac1 	bl	8004944 <HAL_DAC_Start>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d008      	beq.n	80013da <main+0x86>
      printf("DAC Start Error!\r\n");
 80013c8:	48b4      	ldr	r0, [pc, #720]	@ (800169c <main+0x348>)
 80013ca:	f008 fc2f 	bl	8009c2c <puts>
      LCD_DrawString4bit(50, "DAC Error");
 80013ce:	49b4      	ldr	r1, [pc, #720]	@ (80016a0 <main+0x34c>)
 80013d0:	2032      	movs	r0, #50	@ 0x32
 80013d2:	f7ff fe69 	bl	80010a8 <LCD_DrawString4bit>
      Error_Handler();
 80013d6:	f000 ff43 	bl	8002260 <Error_Handler>
  }
  printf("DAC Channel 1 Started\r\n");
 80013da:	48b2      	ldr	r0, [pc, #712]	@ (80016a4 <main+0x350>)
 80013dc:	f008 fc26 	bl	8009c2c <puts>
  
  // Start OPAMP
  if (HAL_OPAMP_Start(&hopamp1) != HAL_OK) {
 80013e0:	48b1      	ldr	r0, [pc, #708]	@ (80016a8 <main+0x354>)
 80013e2:	f004 f835 	bl	8005450 <HAL_OPAMP_Start>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d008      	beq.n	80013fe <main+0xaa>
      printf("OPAMP Start Error!\r\n");
 80013ec:	48af      	ldr	r0, [pc, #700]	@ (80016ac <main+0x358>)
 80013ee:	f008 fc1d 	bl	8009c2c <puts>
      LCD_DrawString4bit(70, "OPAMP Error");
 80013f2:	49af      	ldr	r1, [pc, #700]	@ (80016b0 <main+0x35c>)
 80013f4:	2046      	movs	r0, #70	@ 0x46
 80013f6:	f7ff fe57 	bl	80010a8 <LCD_DrawString4bit>
      Error_Handler();
 80013fa:	f000 ff31 	bl	8002260 <Error_Handler>
  }
  printf("OPAMP Started\r\n");
 80013fe:	48ad      	ldr	r0, [pc, #692]	@ (80016b4 <main+0x360>)
 8001400:	f008 fc14 	bl	8009c2c <puts>
  
  // Start OPAMP2
  if (HAL_OPAMP_Start(&hopamp2) != HAL_OK) {
 8001404:	48ac      	ldr	r0, [pc, #688]	@ (80016b8 <main+0x364>)
 8001406:	f004 f823 	bl	8005450 <HAL_OPAMP_Start>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d008      	beq.n	8001422 <main+0xce>
      printf("OPAMP2 Start Error!\r\n");
 8001410:	48aa      	ldr	r0, [pc, #680]	@ (80016bc <main+0x368>)
 8001412:	f008 fc0b 	bl	8009c2c <puts>
      LCD_DrawString4bit(90, "OPAMP2 Error");
 8001416:	49aa      	ldr	r1, [pc, #680]	@ (80016c0 <main+0x36c>)
 8001418:	205a      	movs	r0, #90	@ 0x5a
 800141a:	f7ff fe45 	bl	80010a8 <LCD_DrawString4bit>
      Error_Handler();
 800141e:	f000 ff1f 	bl	8002260 <Error_Handler>
  }
  printf("OPAMP2 Started\r\n");
 8001422:	48a8      	ldr	r0, [pc, #672]	@ (80016c4 <main+0x370>)
 8001424:	f008 fc02 	bl	8009c2c <puts>
  
  // Calibrate ADC
  if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK) {
 8001428:	217f      	movs	r1, #127	@ 0x7f
 800142a:	48a7      	ldr	r0, [pc, #668]	@ (80016c8 <main+0x374>)
 800142c:	f003 f8ac 	bl	8004588 <HAL_ADCEx_Calibration_Start>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d008      	beq.n	8001448 <main+0xf4>
      printf("ADC Calibration Error!\r\n");
 8001436:	48a5      	ldr	r0, [pc, #660]	@ (80016cc <main+0x378>)
 8001438:	f008 fbf8 	bl	8009c2c <puts>
      LCD_DrawString4bit(90, "ADC Error");
 800143c:	49a4      	ldr	r1, [pc, #656]	@ (80016d0 <main+0x37c>)
 800143e:	205a      	movs	r0, #90	@ 0x5a
 8001440:	f7ff fe32 	bl	80010a8 <LCD_DrawString4bit>
      Error_Handler();
 8001444:	f000 ff0c 	bl	8002260 <Error_Handler>
  }
  printf("ADC Calibrated and Ready\r\n");
 8001448:	48a2      	ldr	r0, [pc, #648]	@ (80016d4 <main+0x380>)
 800144a:	f008 fbef 	bl	8009c2c <puts>
  // Set initial DAC value to match the first voltage level (100mV)
  dac_value = dac_voltage_levels[current_voltage_index];
 800144e:	4ba2      	ldr	r3, [pc, #648]	@ (80016d8 <main+0x384>)
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	b2db      	uxtb	r3, r3
 8001454:	461a      	mov	r2, r3
 8001456:	4ba1      	ldr	r3, [pc, #644]	@ (80016dc <main+0x388>)
 8001458:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800145c:	4aa0      	ldr	r2, [pc, #640]	@ (80016e0 <main+0x38c>)
 800145e:	6013      	str	r3, [r2, #0]
  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_value);
 8001460:	4b9f      	ldr	r3, [pc, #636]	@ (80016e0 <main+0x38c>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	2200      	movs	r2, #0
 8001466:	2100      	movs	r1, #0
 8001468:	488b      	ldr	r0, [pc, #556]	@ (8001698 <main+0x344>)
 800146a:	f003 fad7 	bl	8004a1c <HAL_DAC_SetValue>
  printf("Initial DAC value set to: %lu (%dmV)\r\n", dac_value, (current_voltage_index + 1) * 100);
 800146e:	4b9c      	ldr	r3, [pc, #624]	@ (80016e0 <main+0x38c>)
 8001470:	6819      	ldr	r1, [r3, #0]
 8001472:	4b99      	ldr	r3, [pc, #612]	@ (80016d8 <main+0x384>)
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	b2db      	uxtb	r3, r3
 8001478:	3301      	adds	r3, #1
 800147a:	2264      	movs	r2, #100	@ 0x64
 800147c:	fb02 f303 	mul.w	r3, r2, r3
 8001480:	461a      	mov	r2, r3
 8001482:	4898      	ldr	r0, [pc, #608]	@ (80016e4 <main+0x390>)
 8001484:	f008 fb6a 	bl	8009b5c <iprintf>

  printf("Starting ID Register Read Test...\r\n");
 8001488:	4897      	ldr	r0, [pc, #604]	@ (80016e8 <main+0x394>)
 800148a:	f008 fbcf 	bl	8009c2c <puts>

  // 一度リセット
  HAL_GPIO_WritePin(ADS_RESET_PORT, ADS_RESET_PIN, GPIO_PIN_SET);
 800148e:	2201      	movs	r2, #1
 8001490:	2140      	movs	r1, #64	@ 0x40
 8001492:	4896      	ldr	r0, [pc, #600]	@ (80016ec <main+0x398>)
 8001494:	f003 fee0 	bl	8005258 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8001498:	200a      	movs	r0, #10
 800149a:	f001 fe63 	bl	8003164 <HAL_Delay>
  HAL_GPIO_WritePin(ADS_RESET_PORT, ADS_RESET_PIN, GPIO_PIN_RESET);
 800149e:	2200      	movs	r2, #0
 80014a0:	2140      	movs	r1, #64	@ 0x40
 80014a2:	4892      	ldr	r0, [pc, #584]	@ (80016ec <main+0x398>)
 80014a4:	f003 fed8 	bl	8005258 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 80014a8:	2001      	movs	r0, #1
 80014aa:	f001 fe5b 	bl	8003164 <HAL_Delay>
  HAL_GPIO_WritePin(ADS_RESET_PORT, ADS_RESET_PIN, GPIO_PIN_SET);
 80014ae:	2201      	movs	r2, #1
 80014b0:	2140      	movs	r1, #64	@ 0x40
 80014b2:	488e      	ldr	r0, [pc, #568]	@ (80016ec <main+0x398>)
 80014b4:	f003 fed0 	bl	8005258 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 80014b8:	200a      	movs	r0, #10
 80014ba:	f001 fe53 	bl	8003164 <HAL_Delay>

  /* USER CODE END 2 */

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80014be:	2101      	movs	r1, #1
 80014c0:	2000      	movs	r0, #0
 80014c2:	f001 fc23 	bl	8002d0c <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80014c6:	4b8a      	ldr	r3, [pc, #552]	@ (80016f0 <main+0x39c>)
 80014c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014cc:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80014ce:	4b88      	ldr	r3, [pc, #544]	@ (80016f0 <main+0x39c>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80014d4:	4b86      	ldr	r3, [pc, #536]	@ (80016f0 <main+0x39c>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 80014da:	4b85      	ldr	r3, [pc, #532]	@ (80016f0 <main+0x39c>)
 80014dc:	2200      	movs	r2, #0
 80014de:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80014e0:	4b83      	ldr	r3, [pc, #524]	@ (80016f0 <main+0x39c>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80014e6:	4982      	ldr	r1, [pc, #520]	@ (80016f0 <main+0x39c>)
 80014e8:	2000      	movs	r0, #0
 80014ea:	f001 fc9d 	bl	8002e28 <BSP_COM_Init>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <main+0x1a4>
  {
    Error_Handler();
 80014f4:	f000 feb4 	bl	8002260 <Error_Handler>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    // Check if button change was requested in interrupt
    if (button_request_change == 1) {
 80014f8:	4b7e      	ldr	r3, [pc, #504]	@ (80016f4 <main+0x3a0>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	2b01      	cmp	r3, #1
 8001500:	d14f      	bne.n	80015a2 <main+0x24e>
        uint32_t current_time = HAL_GetTick();
 8001502:	f001 fe23 	bl	800314c <HAL_GetTick>
 8001506:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
        
        // デバウンス処理: 最後のボタン押下から200ms以上経過していることを確認
        if ((current_time - last_button_time) > 200) {
 800150a:	4b7b      	ldr	r3, [pc, #492]	@ (80016f8 <main+0x3a4>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8001512:	1ad3      	subs	r3, r2, r3
 8001514:	2bc8      	cmp	r3, #200	@ 0xc8
 8001516:	d93e      	bls.n	8001596 <main+0x242>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001518:	b672      	cpsid	i
}
 800151a:	bf00      	nop
            // 割り込み無効化して安全に電圧レベルを変更
            __disable_irq();
            current_voltage_index = (current_voltage_index + 1) % num_voltage_levels;
 800151c:	4b6e      	ldr	r3, [pc, #440]	@ (80016d8 <main+0x384>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	b2db      	uxtb	r3, r3
 8001522:	3301      	adds	r3, #1
 8001524:	2205      	movs	r2, #5
 8001526:	fb93 f1f2 	sdiv	r1, r3, r2
 800152a:	fb01 f202 	mul.w	r2, r1, r2
 800152e:	1a9b      	subs	r3, r3, r2
 8001530:	b2da      	uxtb	r2, r3
 8001532:	4b69      	ldr	r3, [pc, #420]	@ (80016d8 <main+0x384>)
 8001534:	701a      	strb	r2, [r3, #0]
            dac_value = dac_voltage_levels[current_voltage_index];
 8001536:	4b68      	ldr	r3, [pc, #416]	@ (80016d8 <main+0x384>)
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	b2db      	uxtb	r3, r3
 800153c:	461a      	mov	r2, r3
 800153e:	4b67      	ldr	r3, [pc, #412]	@ (80016dc <main+0x388>)
 8001540:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001544:	4a66      	ldr	r2, [pc, #408]	@ (80016e0 <main+0x38c>)
 8001546:	6013      	str	r3, [r2, #0]
            button_request_change = 0;  // フラグをクリア
 8001548:	4b6a      	ldr	r3, [pc, #424]	@ (80016f4 <main+0x3a0>)
 800154a:	2200      	movs	r2, #0
 800154c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800154e:	b662      	cpsie	i
}
 8001550:	bf00      	nop
            __enable_irq();
            
            // Debug output with actual voltage calculation
            uint32_t actual_voltage_mv = (dac_value * VREF_MV) / ADC_MAX_VALUE;
 8001552:	4b63      	ldr	r3, [pc, #396]	@ (80016e0 <main+0x38c>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f640 42e4 	movw	r2, #3300	@ 0xce4
 800155a:	fb03 f202 	mul.w	r2, r3, r2
 800155e:	4b67      	ldr	r3, [pc, #412]	@ (80016fc <main+0x3a8>)
 8001560:	fba3 1302 	umull	r1, r3, r3, r2
 8001564:	1ad2      	subs	r2, r2, r3
 8001566:	0852      	lsrs	r2, r2, #1
 8001568:	4413      	add	r3, r2
 800156a:	0adb      	lsrs	r3, r3, #11
 800156c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
            printf("Button pressed! Switching to %lumV (index: %d, DAC: %lu)\r\n", 
 8001570:	4b59      	ldr	r3, [pc, #356]	@ (80016d8 <main+0x384>)
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	b2db      	uxtb	r3, r3
 8001576:	461a      	mov	r2, r3
 8001578:	4b59      	ldr	r3, [pc, #356]	@ (80016e0 <main+0x38c>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f8d7 10c8 	ldr.w	r1, [r7, #200]	@ 0xc8
 8001580:	485f      	ldr	r0, [pc, #380]	@ (8001700 <main+0x3ac>)
 8001582:	f008 faeb 	bl	8009b5c <iprintf>
                   actual_voltage_mv, current_voltage_index, dac_value);
            
            button_was_pressed = 1;  // Set flag for LCD update
 8001586:	4b5f      	ldr	r3, [pc, #380]	@ (8001704 <main+0x3b0>)
 8001588:	2201      	movs	r2, #1
 800158a:	701a      	strb	r2, [r3, #0]
            last_button_time = current_time;  // デバウンス用のタイムスタンプ更新
 800158c:	4a5a      	ldr	r2, [pc, #360]	@ (80016f8 <main+0x3a4>)
 800158e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001592:	6013      	str	r3, [r2, #0]
 8001594:	e002      	b.n	800159c <main+0x248>
        } else {
            // デバウンス期間中の場合はフラグをクリア
            button_request_change = 0;
 8001596:	4b57      	ldr	r3, [pc, #348]	@ (80016f4 <main+0x3a0>)
 8001598:	2200      	movs	r2, #0
 800159a:	701a      	strb	r2, [r3, #0]
        }
        
        BspButtonState = BUTTON_RELEASED;  // Reset state
 800159c:	4b5a      	ldr	r3, [pc, #360]	@ (8001708 <main+0x3b4>)
 800159e:	2200      	movs	r2, #0
 80015a0:	601a      	str	r2, [r3, #0]
    }
    
    // Set new DAC value with stabilization delay
    HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_value);
 80015a2:	4b4f      	ldr	r3, [pc, #316]	@ (80016e0 <main+0x38c>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	2200      	movs	r2, #0
 80015a8:	2100      	movs	r1, #0
 80015aa:	483b      	ldr	r0, [pc, #236]	@ (8001698 <main+0x344>)
 80015ac:	f003 fa36 	bl	8004a1c <HAL_DAC_SetValue>
    HAL_Delay(2);  // DAC安定化のための短い遅延
 80015b0:	2002      	movs	r0, #2
 80015b2:	f001 fdd7 	bl	8003164 <HAL_Delay>
    
    // Read ADC value from the DAC output (via OPAMP follower) - 複数回測定して平均化
    // DAC設定後の安定化待機
    HAL_Delay(5);  // DAC/OPAMP安定化のための追加遅延
 80015b6:	2005      	movs	r0, #5
 80015b8:	f001 fdd4 	bl	8003164 <HAL_Delay>
    
    uint32_t adc_sum = 0;
 80015bc:	2300      	movs	r3, #0
 80015be:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    const uint8_t num_samples = 16; // 16回測定して平均（より安定した値を取得）
 80015c2:	2310      	movs	r3, #16
 80015c4:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
    uint32_t adc_readings[16];  // 個別の測定値を保存
    uint8_t valid_samples = 0;
 80015c8:	2300      	movs	r3, #0
 80015ca:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    
    for (uint8_t i = 0; i < num_samples; i++) {
 80015ce:	2300      	movs	r3, #0
 80015d0:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
 80015d4:	e035      	b.n	8001642 <main+0x2ee>
        if (HAL_ADC_Start(&hadc1) != HAL_OK) {
 80015d6:	483c      	ldr	r0, [pc, #240]	@ (80016c8 <main+0x374>)
 80015d8:	f002 fa8e 	bl	8003af8 <HAL_ADC_Start>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d003      	beq.n	80015ea <main+0x296>
            printf("ADC Start Error!\r\n");
 80015e2:	484a      	ldr	r0, [pc, #296]	@ (800170c <main+0x3b8>)
 80015e4:	f008 fb22 	bl	8009c2c <puts>
            continue;  // エラーでも続行
 80015e8:	e026      	b.n	8001638 <main+0x2e4>
        }
        
        if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {  // タイムアウトを10msに設定
 80015ea:	210a      	movs	r1, #10
 80015ec:	4836      	ldr	r0, [pc, #216]	@ (80016c8 <main+0x374>)
 80015ee:	f002 fb71 	bl	8003cd4 <HAL_ADC_PollForConversion>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d119      	bne.n	800162c <main+0x2d8>
            uint32_t reading = HAL_ADC_GetValue(&hadc1);
 80015f8:	4833      	ldr	r0, [pc, #204]	@ (80016c8 <main+0x374>)
 80015fa:	f002 fc43 	bl	8003e84 <HAL_ADC_GetValue>
 80015fe:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
            adc_readings[valid_samples] = reading;
 8001602:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	33e0      	adds	r3, #224	@ 0xe0
 800160a:	443b      	add	r3, r7
 800160c:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8001610:	f843 2c80 	str.w	r2, [r3, #-128]
            adc_sum += reading;
 8001614:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001618:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800161c:	4413      	add	r3, r2
 800161e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
            valid_samples++;
 8001622:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8001626:	3301      	adds	r3, #1
 8001628:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        }
        HAL_ADC_Stop(&hadc1);
 800162c:	4826      	ldr	r0, [pc, #152]	@ (80016c8 <main+0x374>)
 800162e:	f002 fb1d 	bl	8003c6c <HAL_ADC_Stop>
        HAL_Delay(2); // 測定間の遅延を少し増やす
 8001632:	2002      	movs	r0, #2
 8001634:	f001 fd96 	bl	8003164 <HAL_Delay>
    for (uint8_t i = 0; i < num_samples; i++) {
 8001638:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
 800163c:	3301      	adds	r3, #1
 800163e:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
 8001642:	f897 20da 	ldrb.w	r2, [r7, #218]	@ 0xda
 8001646:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 800164a:	429a      	cmp	r2, r3
 800164c:	d3c3      	bcc.n	80015d6 <main+0x282>
    }
    
    // 有効なサンプルがある場合のみ平均値を計算
    if (valid_samples > 0) {
 800164e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8001652:	2b00      	cmp	r3, #0
 8001654:	f000 80ac 	beq.w	80017b0 <main+0x45c>
        adc_value = adc_sum / valid_samples;
 8001658:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800165c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001660:	fbb2 f3f3 	udiv	r3, r2, r3
 8001664:	4a2a      	ldr	r2, [pc, #168]	@ (8001710 <main+0x3bc>)
 8001666:	6013      	str	r3, [r2, #0]
        
        // 外れ値を除外した平均値を再計算（オプション）
        if (valid_samples >= 8) {
 8001668:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800166c:	2b07      	cmp	r3, #7
 800166e:	f240 809f 	bls.w	80017b0 <main+0x45c>
            // 中央値付近の値のみで再計算
            uint32_t sorted_sum = 0;
 8001672:	2300      	movs	r3, #0
 8001674:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
            uint8_t counted = 0;
 8001678:	2300      	movs	r3, #0
 800167a:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
            for (uint8_t i = 0; i < valid_samples; i++) {
 800167e:	2300      	movs	r3, #0
 8001680:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
 8001684:	e082      	b.n	800178c <main+0x438>
 8001686:	bf00      	nop
 8001688:	0800beb0 	.word	0x0800beb0
 800168c:	0800bed8 	.word	0x0800bed8
 8001690:	0800beec 	.word	0x0800beec
 8001694:	0800befc 	.word	0x0800befc
 8001698:	200002e8 	.word	0x200002e8
 800169c:	0800bf0c 	.word	0x0800bf0c
 80016a0:	0800bf20 	.word	0x0800bf20
 80016a4:	0800bf2c 	.word	0x0800bf2c
 80016a8:	200002fc 	.word	0x200002fc
 80016ac:	0800bf44 	.word	0x0800bf44
 80016b0:	0800bf58 	.word	0x0800bf58
 80016b4:	0800bf64 	.word	0x0800bf64
 80016b8:	20000330 	.word	0x20000330
 80016bc:	0800bf74 	.word	0x0800bf74
 80016c0:	0800bf8c 	.word	0x0800bf8c
 80016c4:	0800bf9c 	.word	0x0800bf9c
 80016c8:	20000218 	.word	0x20000218
 80016cc:	0800bfac 	.word	0x0800bfac
 80016d0:	0800bfc4 	.word	0x0800bfc4
 80016d4:	0800bfd0 	.word	0x0800bfd0
 80016d8:	200005a2 	.word	0x200005a2
 80016dc:	08022ee8 	.word	0x08022ee8
 80016e0:	20000000 	.word	0x20000000
 80016e4:	0800bfec 	.word	0x0800bfec
 80016e8:	0800c014 	.word	0x0800c014
 80016ec:	42020800 	.word	0x42020800
 80016f0:	20000204 	.word	0x20000204
 80016f4:	200005b0 	.word	0x200005b0
 80016f8:	200005ac 	.word	0x200005ac
 80016fc:	00100101 	.word	0x00100101
 8001700:	0800c038 	.word	0x0800c038
 8001704:	200005a8 	.word	0x200005a8
 8001708:	20000214 	.word	0x20000214
 800170c:	0800c074 	.word	0x0800c074
 8001710:	200005a4 	.word	0x200005a4
                // 平均値から±10%以内の値のみを使用
                if (adc_readings[i] >= (adc_value * 9 / 10) && 
 8001714:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 8001718:	009b      	lsls	r3, r3, #2
 800171a:	33e0      	adds	r3, #224	@ 0xe0
 800171c:	443b      	add	r3, r7
 800171e:	f853 1c80 	ldr.w	r1, [r3, #-128]
 8001722:	4bbf      	ldr	r3, [pc, #764]	@ (8001a20 <main+0x6cc>)
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	4613      	mov	r3, r2
 8001728:	00db      	lsls	r3, r3, #3
 800172a:	4413      	add	r3, r2
 800172c:	4abd      	ldr	r2, [pc, #756]	@ (8001a24 <main+0x6d0>)
 800172e:	fba2 2303 	umull	r2, r3, r2, r3
 8001732:	08db      	lsrs	r3, r3, #3
 8001734:	4299      	cmp	r1, r3
 8001736:	d324      	bcc.n	8001782 <main+0x42e>
                    adc_readings[i] <= (adc_value * 11 / 10)) {
 8001738:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 800173c:	009b      	lsls	r3, r3, #2
 800173e:	33e0      	adds	r3, #224	@ 0xe0
 8001740:	443b      	add	r3, r7
 8001742:	f853 1c80 	ldr.w	r1, [r3, #-128]
 8001746:	4bb6      	ldr	r3, [pc, #728]	@ (8001a20 <main+0x6cc>)
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	4613      	mov	r3, r2
 800174c:	009b      	lsls	r3, r3, #2
 800174e:	4413      	add	r3, r2
 8001750:	005b      	lsls	r3, r3, #1
 8001752:	4413      	add	r3, r2
 8001754:	4ab3      	ldr	r2, [pc, #716]	@ (8001a24 <main+0x6d0>)
 8001756:	fba2 2303 	umull	r2, r3, r2, r3
 800175a:	08db      	lsrs	r3, r3, #3
                if (adc_readings[i] >= (adc_value * 9 / 10) && 
 800175c:	4299      	cmp	r1, r3
 800175e:	d810      	bhi.n	8001782 <main+0x42e>
                    sorted_sum += adc_readings[i];
 8001760:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 8001764:	009b      	lsls	r3, r3, #2
 8001766:	33e0      	adds	r3, #224	@ 0xe0
 8001768:	443b      	add	r3, r7
 800176a:	f853 3c80 	ldr.w	r3, [r3, #-128]
 800176e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8001772:	4413      	add	r3, r2
 8001774:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
                    counted++;
 8001778:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800177c:	3301      	adds	r3, #1
 800177e:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
            for (uint8_t i = 0; i < valid_samples; i++) {
 8001782:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 8001786:	3301      	adds	r3, #1
 8001788:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
 800178c:	f897 20d2 	ldrb.w	r2, [r7, #210]	@ 0xd2
 8001790:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8001794:	429a      	cmp	r2, r3
 8001796:	d3bd      	bcc.n	8001714 <main+0x3c0>
                }
            }
            if (counted > 0) {
 8001798:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800179c:	2b00      	cmp	r3, #0
 800179e:	d007      	beq.n	80017b0 <main+0x45c>
                adc_value = sorted_sum / counted;
 80017a0:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80017a4:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80017a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80017ac:	4a9c      	ldr	r2, [pc, #624]	@ (8001a20 <main+0x6cc>)
 80017ae:	6013      	str	r3, [r2, #0]
            }
        }
    }
    
    // Calculate voltage values for display (mV単位で整数演算)
    uint32_t dac_voltage_mv = (dac_value * VREF_MV) / ADC_MAX_VALUE;
 80017b0:	4b9d      	ldr	r3, [pc, #628]	@ (8001a28 <main+0x6d4>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f640 42e4 	movw	r2, #3300	@ 0xce4
 80017b8:	fb03 f202 	mul.w	r2, r3, r2
 80017bc:	4b9b      	ldr	r3, [pc, #620]	@ (8001a2c <main+0x6d8>)
 80017be:	fba3 1302 	umull	r1, r3, r3, r2
 80017c2:	1ad2      	subs	r2, r2, r3
 80017c4:	0852      	lsrs	r2, r2, #1
 80017c6:	4413      	add	r3, r2
 80017c8:	0adb      	lsrs	r3, r3, #11
 80017ca:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    uint32_t adc_voltage_mv = (adc_value * VREF_MV) / ADC_MAX_VALUE;
 80017ce:	4b94      	ldr	r3, [pc, #592]	@ (8001a20 <main+0x6cc>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f640 42e4 	movw	r2, #3300	@ 0xce4
 80017d6:	fb03 f202 	mul.w	r2, r3, r2
 80017da:	4b94      	ldr	r3, [pc, #592]	@ (8001a2c <main+0x6d8>)
 80017dc:	fba3 1302 	umull	r1, r3, r3, r2
 80017e0:	1ad2      	subs	r2, r2, r3
 80017e2:	0852      	lsrs	r2, r2, #1
 80017e4:	4413      	add	r3, r2
 80017e6:	0adb      	lsrs	r3, r3, #11
 80017e8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    
    // Calculate current from ADC voltage (μA単位)
    // I = (V_adc - 0.5V) / (88kΩ) where V_adc is in V, I is in A
    // Convert to μA: I_uA = (V_adc - 0.5V) / 88000Ω * 1000000
    float voltage_v = adc_voltage_mv / 1000.0f; // mV to V
 80017ec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80017f0:	ee07 3a90 	vmov	s15, r3
 80017f4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017f8:	eddf 6a8d 	vldr	s13, [pc, #564]	@ 8001a30 <main+0x6dc>
 80017fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001800:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8
    float current_ua = (voltage_v - 0.5f) / 88000.0f * 1000000.0f; // Calculate current in μA
 8001804:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8001808:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800180c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001810:	eddf 6a88 	vldr	s13, [pc, #544]	@ 8001a34 <main+0x6e0>
 8001814:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001818:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 8001a38 <main+0x6e4>
 800181c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001820:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
    
    // Accumulate values for UART averaging (with overflow protection)
    if (adc_count_for_uart < MAX_SAMPLES_PER_INTERVAL) {
 8001824:	4b85      	ldr	r3, [pc, #532]	@ (8001a3c <main+0x6e8>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	2b63      	cmp	r3, #99	@ 0x63
 800182a:	d80e      	bhi.n	800184a <main+0x4f6>
        current_sum_for_uart += current_ua;
 800182c:	4b84      	ldr	r3, [pc, #528]	@ (8001a40 <main+0x6ec>)
 800182e:	ed93 7a00 	vldr	s14, [r3]
 8001832:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 8001836:	ee77 7a27 	vadd.f32	s15, s14, s15
 800183a:	4b81      	ldr	r3, [pc, #516]	@ (8001a40 <main+0x6ec>)
 800183c:	edc3 7a00 	vstr	s15, [r3]
        adc_count_for_uart++;
 8001840:	4b7e      	ldr	r3, [pc, #504]	@ (8001a3c <main+0x6e8>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	3301      	adds	r3, #1
 8001846:	4a7d      	ldr	r2, [pc, #500]	@ (8001a3c <main+0x6e8>)
 8001848:	6013      	str	r3, [r2, #0]
    }
    
    // Send UART message every 1 second
    uint32_t current_time = HAL_GetTick();
 800184a:	f001 fc7f 	bl	800314c <HAL_GetTick>
 800184e:	f8c7 00b0 	str.w	r0, [r7, #176]	@ 0xb0
    // Handle tick overflow (wraps around after ~49 days)
    if ((current_time >= last_uart_time && (current_time - last_uart_time) >= UART_TRANSMISSION_INTERVAL_MS) ||
 8001852:	4b7c      	ldr	r3, [pc, #496]	@ (8001a44 <main+0x6f0>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800185a:	429a      	cmp	r2, r3
 800185c:	d307      	bcc.n	800186e <main+0x51a>
 800185e:	4b79      	ldr	r3, [pc, #484]	@ (8001a44 <main+0x6f0>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8001866:	1ad3      	subs	r3, r2, r3
 8001868:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800186c:	d20e      	bcs.n	800188c <main+0x538>
        (current_time < last_uart_time && (current_time + (0xFFFFFFFF - last_uart_time)) >= UART_TRANSMISSION_INTERVAL_MS)) {
 800186e:	4b75      	ldr	r3, [pc, #468]	@ (8001a44 <main+0x6f0>)
 8001870:	681b      	ldr	r3, [r3, #0]
    if ((current_time >= last_uart_time && (current_time - last_uart_time) >= UART_TRANSMISSION_INTERVAL_MS) ||
 8001872:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8001876:	429a      	cmp	r2, r3
 8001878:	d26d      	bcs.n	8001956 <main+0x602>
        (current_time < last_uart_time && (current_time + (0xFFFFFFFF - last_uart_time)) >= UART_TRANSMISSION_INTERVAL_MS)) {
 800187a:	4b72      	ldr	r3, [pc, #456]	@ (8001a44 <main+0x6f0>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8001882:	1ad3      	subs	r3, r2, r3
 8001884:	3b01      	subs	r3, #1
 8001886:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800188a:	d364      	bcc.n	8001956 <main+0x602>
        if (adc_count_for_uart > 0) {
 800188c:	4b6b      	ldr	r3, [pc, #428]	@ (8001a3c <main+0x6e8>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d031      	beq.n	80018f8 <main+0x5a4>
            // Calculate average values
            float avg_current_ua = current_sum_for_uart / adc_count_for_uart;
 8001894:	4b6a      	ldr	r3, [pc, #424]	@ (8001a40 <main+0x6ec>)
 8001896:	edd3 6a00 	vldr	s13, [r3]
 800189a:	4b68      	ldr	r3, [pc, #416]	@ (8001a3c <main+0x6e8>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	ee07 3a90 	vmov	s15, r3
 80018a2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80018a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018aa:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
            
            // Format and send UART message: voltage(V) , current(uA)
            float dac_voltage_v = dac_voltage_mv / 1000.0f;  // Convert mV to V
 80018ae:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80018b2:	ee07 3a90 	vmov	s15, r3
 80018b6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80018ba:	eddf 6a5d 	vldr	s13, [pc, #372]	@ 8001a30 <main+0x6dc>
 80018be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018c2:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
            snprintf(uart_output, sizeof(uart_output), "%.3f , %.1f\r\n", dac_voltage_v, avg_current_ua);
 80018c6:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 80018ca:	f7fe fe41 	bl	8000550 <__aeabi_f2d>
 80018ce:	4604      	mov	r4, r0
 80018d0:	460d      	mov	r5, r1
 80018d2:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 80018d6:	f7fe fe3b 	bl	8000550 <__aeabi_f2d>
 80018da:	4602      	mov	r2, r0
 80018dc:	460b      	mov	r3, r1
 80018de:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80018e2:	e9cd 4500 	strd	r4, r5, [sp]
 80018e6:	4a58      	ldr	r2, [pc, #352]	@ (8001a48 <main+0x6f4>)
 80018e8:	2132      	movs	r1, #50	@ 0x32
 80018ea:	4858      	ldr	r0, [pc, #352]	@ (8001a4c <main+0x6f8>)
 80018ec:	f008 f83e 	bl	800996c <sniprintf>
            printf(uart_output);
 80018f0:	4856      	ldr	r0, [pc, #344]	@ (8001a4c <main+0x6f8>)
 80018f2:	f008 f933 	bl	8009b5c <iprintf>
 80018f6:	e023      	b.n	8001940 <main+0x5ec>
            
            // Debug: show sample count
            // printf("Debug: %lu samples averaged\r\n", adc_count_for_uart);
        } else {
            // If no samples, still send a message with current value
            float dac_voltage_v = dac_voltage_mv / 1000.0f;
 80018f8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80018fc:	ee07 3a90 	vmov	s15, r3
 8001900:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001904:	eddf 6a4a 	vldr	s13, [pc, #296]	@ 8001a30 <main+0x6dc>
 8001908:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800190c:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
            snprintf(uart_output, sizeof(uart_output), "%.3f , %.1f\r\n", dac_voltage_v, current_ua);
 8001910:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 8001914:	f7fe fe1c 	bl	8000550 <__aeabi_f2d>
 8001918:	4604      	mov	r4, r0
 800191a:	460d      	mov	r5, r1
 800191c:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8001920:	f7fe fe16 	bl	8000550 <__aeabi_f2d>
 8001924:	4602      	mov	r2, r0
 8001926:	460b      	mov	r3, r1
 8001928:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800192c:	e9cd 4500 	strd	r4, r5, [sp]
 8001930:	4a45      	ldr	r2, [pc, #276]	@ (8001a48 <main+0x6f4>)
 8001932:	2132      	movs	r1, #50	@ 0x32
 8001934:	4845      	ldr	r0, [pc, #276]	@ (8001a4c <main+0x6f8>)
 8001936:	f008 f819 	bl	800996c <sniprintf>
            printf(uart_output);
 800193a:	4844      	ldr	r0, [pc, #272]	@ (8001a4c <main+0x6f8>)
 800193c:	f008 f90e 	bl	8009b5c <iprintf>
        }
        
        // Reset accumulation variables
        current_sum_for_uart = 0.0f;
 8001940:	4b3f      	ldr	r3, [pc, #252]	@ (8001a40 <main+0x6ec>)
 8001942:	f04f 0200 	mov.w	r2, #0
 8001946:	601a      	str	r2, [r3, #0]
        adc_count_for_uart = 0;
 8001948:	4b3c      	ldr	r3, [pc, #240]	@ (8001a3c <main+0x6e8>)
 800194a:	2200      	movs	r2, #0
 800194c:	601a      	str	r2, [r3, #0]
        last_uart_time = current_time;
 800194e:	4a3d      	ldr	r2, [pc, #244]	@ (8001a44 <main+0x6f0>)
 8001950:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001954:	6013      	str	r3, [r2, #0]
    }
    
    // Update LCD display every 10 iterations to reduce flicker
    static uint32_t lcd_update_counter = 0;
    lcd_update_counter++;
 8001956:	4b3e      	ldr	r3, [pc, #248]	@ (8001a50 <main+0x6fc>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	3301      	adds	r3, #1
 800195c:	4a3c      	ldr	r2, [pc, #240]	@ (8001a50 <main+0x6fc>)
 800195e:	6013      	str	r3, [r2, #0]
    
    if (lcd_update_counter % LCD_UPDATE_INTERVAL == 0) { // LCDの更新頻度を下げる
 8001960:	4b3b      	ldr	r3, [pc, #236]	@ (8001a50 <main+0x6fc>)
 8001962:	6819      	ldr	r1, [r3, #0]
 8001964:	4b2f      	ldr	r3, [pc, #188]	@ (8001a24 <main+0x6d0>)
 8001966:	fba3 2301 	umull	r2, r3, r3, r1
 800196a:	08da      	lsrs	r2, r3, #3
 800196c:	4613      	mov	r3, r2
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	4413      	add	r3, r2
 8001972:	005b      	lsls	r3, r3, #1
 8001974:	1aca      	subs	r2, r1, r3
 8001976:	2a00      	cmp	r2, #0
 8001978:	d138      	bne.n	80019ec <main+0x698>
        LCD_FillWhite();
 800197a:	f7ff fb6b 	bl	8001054 <LCD_FillWhite>
        
        // Display title
        LCD_DrawString4bit(10, "Current Monitor");
 800197e:	4935      	ldr	r1, [pc, #212]	@ (8001a54 <main+0x700>)
 8001980:	200a      	movs	r0, #10
 8001982:	f7ff fb91 	bl	80010a8 <LCD_DrawString4bit>
        
        // Display DAC value and voltage (mV)
        char dac_str[32];
        snprintf(dac_str, sizeof(dac_str), "DAC: %lumV [%d/5]", dac_voltage_mv, current_voltage_index + 1);
 8001986:	4b34      	ldr	r3, [pc, #208]	@ (8001a58 <main+0x704>)
 8001988:	781b      	ldrb	r3, [r3, #0]
 800198a:	b2db      	uxtb	r3, r3
 800198c:	3301      	adds	r3, #1
 800198e:	4638      	mov	r0, r7
 8001990:	9300      	str	r3, [sp, #0]
 8001992:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001996:	4a31      	ldr	r2, [pc, #196]	@ (8001a5c <main+0x708>)
 8001998:	2120      	movs	r1, #32
 800199a:	f007 ffe7 	bl	800996c <sniprintf>
        LCD_DrawString4bit(30, dac_str);
 800199e:	463b      	mov	r3, r7
 80019a0:	4619      	mov	r1, r3
 80019a2:	201e      	movs	r0, #30
 80019a4:	f7ff fb80 	bl	80010a8 <LCD_DrawString4bit>
        
        // Display ADC voltage (mV)
        char adc_str[32];
        snprintf(adc_str, sizeof(adc_str), "ADC: %lu mV", adc_voltage_mv);
 80019a8:	f107 0020 	add.w	r0, r7, #32
 80019ac:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80019b0:	4a2b      	ldr	r2, [pc, #172]	@ (8001a60 <main+0x70c>)
 80019b2:	2120      	movs	r1, #32
 80019b4:	f007 ffda 	bl	800996c <sniprintf>
        LCD_DrawString4bit(50, adc_str);
 80019b8:	f107 0320 	add.w	r3, r7, #32
 80019bc:	4619      	mov	r1, r3
 80019be:	2032      	movs	r0, #50	@ 0x32
 80019c0:	f7ff fb72 	bl	80010a8 <LCD_DrawString4bit>
        
        // Display calculated current (μA)
        char current_str[32];
        snprintf(current_str, sizeof(current_str), "Current: %.1f uA", current_ua);
 80019c4:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 80019c8:	f7fe fdc2 	bl	8000550 <__aeabi_f2d>
 80019cc:	4602      	mov	r2, r0
 80019ce:	460b      	mov	r3, r1
 80019d0:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 80019d4:	e9cd 2300 	strd	r2, r3, [sp]
 80019d8:	4a22      	ldr	r2, [pc, #136]	@ (8001a64 <main+0x710>)
 80019da:	2120      	movs	r1, #32
 80019dc:	f007 ffc6 	bl	800996c <sniprintf>
        LCD_DrawString4bit(70, current_str);
 80019e0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80019e4:	4619      	mov	r1, r3
 80019e6:	2046      	movs	r0, #70	@ 0x46
 80019e8:	f7ff fb5e 	bl	80010a8 <LCD_DrawString4bit>
    }
    
    // Keep existing ADS1299 functionality (reduced frequency)
    static uint32_t ads_counter = 0;
    ads_counter++;
 80019ec:	4b1e      	ldr	r3, [pc, #120]	@ (8001a68 <main+0x714>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	3301      	adds	r3, #1
 80019f2:	4a1d      	ldr	r2, [pc, #116]	@ (8001a68 <main+0x714>)
 80019f4:	6013      	str	r3, [r2, #0]
    
    if (ads_counter % ADS_CHECK_INTERVAL == 0) { // Every 50th iteration (less frequent for better LCD performance)
 80019f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001a68 <main+0x714>)
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	4b1c      	ldr	r3, [pc, #112]	@ (8001a6c <main+0x718>)
 80019fc:	fba3 1302 	umull	r1, r3, r3, r2
 8001a00:	091b      	lsrs	r3, r3, #4
 8001a02:	2132      	movs	r1, #50	@ 0x32
 8001a04:	fb01 f303 	mul.w	r3, r1, r3
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d104      	bne.n	8001a18 <main+0x6c4>
        //char ads_str[22];
        // snprintf(ads_str, sizeof(ads_str), "ADS ID: 0x%02X", device_id);
        //LCD_DrawString4bit(110, ads_str);
        
        // Check DRDY pin and read data if available
        if (HAL_GPIO_ReadPin(ADS_DRDY_PORT, ADS_DRDY_PIN) == GPIO_PIN_RESET) {
 8001a0e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001a12:	4817      	ldr	r0, [pc, #92]	@ (8001a70 <main+0x71c>)
 8001a14:	f003 fc08 	bl	8005228 <HAL_GPIO_ReadPin>
            // snprintf(ch1_str, sizeof(ch1_str), "CH1: %ld", ch1_val);
            //LCD_DrawString4bit(110, ch1_str);
        }
    }
    
    HAL_Delay(100); // 100ms delay for readable output
 8001a18:	2064      	movs	r0, #100	@ 0x64
 8001a1a:	f001 fba3 	bl	8003164 <HAL_Delay>
  {
 8001a1e:	e56b      	b.n	80014f8 <main+0x1a4>
 8001a20:	200005a4 	.word	0x200005a4
 8001a24:	cccccccd 	.word	0xcccccccd
 8001a28:	20000000 	.word	0x20000000
 8001a2c:	00100101 	.word	0x00100101
 8001a30:	447a0000 	.word	0x447a0000
 8001a34:	47abe000 	.word	0x47abe000
 8001a38:	49742400 	.word	0x49742400
 8001a3c:	20000568 	.word	0x20000568
 8001a40:	2000056c 	.word	0x2000056c
 8001a44:	20000564 	.word	0x20000564
 8001a48:	0800c088 	.word	0x0800c088
 8001a4c:	20000570 	.word	0x20000570
 8001a50:	200005b4 	.word	0x200005b4
 8001a54:	0800c098 	.word	0x0800c098
 8001a58:	200005a2 	.word	0x200005a2
 8001a5c:	0800c0a8 	.word	0x0800c0a8
 8001a60:	0800c0bc 	.word	0x0800c0bc
 8001a64:	0800c0c8 	.word	0x0800c0c8
 8001a68:	200005b8 	.word	0x200005b8
 8001a6c:	51eb851f 	.word	0x51eb851f
 8001a70:	42020400 	.word	0x42020400

08001a74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b094      	sub	sp, #80	@ 0x50
 8001a78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a7a:	f107 0318 	add.w	r3, r7, #24
 8001a7e:	2238      	movs	r2, #56	@ 0x38
 8001a80:	2100      	movs	r1, #0
 8001a82:	4618      	mov	r0, r3
 8001a84:	f008 f8da 	bl	8009c3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a88:	463b      	mov	r3, r7
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	601a      	str	r2, [r3, #0]
 8001a8e:	605a      	str	r2, [r3, #4]
 8001a90:	609a      	str	r2, [r3, #8]
 8001a92:	60da      	str	r2, [r3, #12]
 8001a94:	611a      	str	r2, [r3, #16]
 8001a96:	615a      	str	r2, [r3, #20]

  /** Enable Epod Booster
  */
  if (HAL_RCCEx_EpodBoosterClkConfig(RCC_EPODBOOSTER_SOURCE_MSIS, RCC_EPODBOOSTER_DIV1) != HAL_OK)
 8001a98:	2100      	movs	r1, #0
 8001a9a:	2001      	movs	r0, #1
 8001a9c:	f005 fa2a 	bl	8006ef4 <HAL_RCCEx_EpodBoosterClkConfig>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d001      	beq.n	8001aaa <SystemClock_Config+0x36>
  {
    Error_Handler();
 8001aa6:	f000 fbdb 	bl	8002260 <Error_Handler>
  }
  if (HAL_PWREx_EnableEpodBooster() != HAL_OK)
 8001aaa:	f003 fd51 	bl	8005550 <HAL_PWREx_EnableEpodBooster>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <SystemClock_Config+0x44>
  {
    Error_Handler();
 8001ab4:	f000 fbd4 	bl	8002260 <Error_Handler>
  }

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001ab8:	2001      	movs	r0, #1
 8001aba:	f003 fcfb 	bl	80054b4 <HAL_PWREx_ControlVoltageScaling>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8001ac4:	f000 fbcc 	bl	8002260 <Error_Handler>
  }

  /** Set Flash latency before increasing MSIS
  */
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_2);
 8001ac8:	4b1f      	ldr	r3, [pc, #124]	@ (8001b48 <SystemClock_Config+0xd4>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f023 030f 	bic.w	r3, r3, #15
 8001ad0:	4a1d      	ldr	r2, [pc, #116]	@ (8001b48 <SystemClock_Config+0xd4>)
 8001ad2:	f043 0302 	orr.w	r3, r3, #2
 8001ad6:	6013      	str	r3, [r2, #0]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSIS;
 8001ad8:	2328      	movs	r3, #40	@ 0x28
 8001ada:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001adc:	2301      	movs	r3, #1
 8001ade:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIDiv = RCC_LSI_DIV1;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSISState = RCC_MSI_ON;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSISSource = RCC_MSI_RC0;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.MSISDiv = RCC_MSI_DIV1;
 8001aec:	2300      	movs	r3, #0
 8001aee:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001af0:	f107 0318 	add.w	r3, r7, #24
 8001af4:	4618      	mov	r0, r3
 8001af6:	f003 fd57 	bl	80055a8 <HAL_RCC_OscConfig>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d001      	beq.n	8001b04 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001b00:	f000 fbae 	bl	8002260 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b04:	231f      	movs	r3, #31
 8001b06:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSIS;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b10:	2300      	movs	r3, #0
 8001b12:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b14:	2300      	movs	r3, #0
 8001b16:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b1c:	463b      	mov	r3, r7
 8001b1e:	2102      	movs	r1, #2
 8001b20:	4618      	mov	r0, r3
 8001b22:	f004 f897 	bl	8005c54 <HAL_RCC_ClockConfig>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8001b2c:	f000 fb98 	bl	8002260 <Error_Handler>
  }

  /** MCO1 configuration
  */
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_64);
 8001b30:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 8001b34:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8001b38:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001b3c:	f004 f976 	bl	8005e2c <HAL_RCC_MCOConfig>
}
 8001b40:	bf00      	nop
 8001b42:	3750      	adds	r7, #80	@ 0x50
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	40022000 	.word	0x40022000

08001b4c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b088      	sub	sp, #32
 8001b50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001b52:	463b      	mov	r3, r7
 8001b54:	2220      	movs	r2, #32
 8001b56:	2100      	movs	r1, #0
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f008 f86f 	bl	8009c3c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001b5e:	4b27      	ldr	r3, [pc, #156]	@ (8001bfc <MX_ADC1_Init+0xb0>)
 8001b60:	4a27      	ldr	r2, [pc, #156]	@ (8001c00 <MX_ADC1_Init+0xb4>)
 8001b62:	601a      	str	r2, [r3, #0]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001b64:	4b25      	ldr	r3, [pc, #148]	@ (8001bfc <MX_ADC1_Init+0xb0>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	605a      	str	r2, [r3, #4]
  hadc1.Init.GainCompensation = 0;
 8001b6a:	4b24      	ldr	r3, [pc, #144]	@ (8001bfc <MX_ADC1_Init+0xb0>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001b70:	4b22      	ldr	r3, [pc, #136]	@ (8001bfc <MX_ADC1_Init+0xb0>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b76:	4b21      	ldr	r3, [pc, #132]	@ (8001bfc <MX_ADC1_Init+0xb0>)
 8001b78:	2204      	movs	r2, #4
 8001b7a:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001b7c:	4b1f      	ldr	r3, [pc, #124]	@ (8001bfc <MX_ADC1_Init+0xb0>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001b82:	4b1e      	ldr	r3, [pc, #120]	@ (8001bfc <MX_ADC1_Init+0xb0>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8001b88:	4b1c      	ldr	r3, [pc, #112]	@ (8001bfc <MX_ADC1_Init+0xb0>)
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b8e:	4b1b      	ldr	r3, [pc, #108]	@ (8001bfc <MX_ADC1_Init+0xb0>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b94:	4b19      	ldr	r3, [pc, #100]	@ (8001bfc <MX_ADC1_Init+0xb0>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b9a:	4b18      	ldr	r3, [pc, #96]	@ (8001bfc <MX_ADC1_Init+0xb0>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001ba0:	4b16      	ldr	r3, [pc, #88]	@ (8001bfc <MX_ADC1_Init+0xb0>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001ba6:	4b15      	ldr	r3, [pc, #84]	@ (8001bfc <MX_ADC1_Init+0xb0>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8001bac:	4b13      	ldr	r3, [pc, #76]	@ (8001bfc <MX_ADC1_Init+0xb0>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.OversamplingMode = DISABLE;
 8001bb2:	4b12      	ldr	r3, [pc, #72]	@ (8001bfc <MX_ADC1_Init+0xb0>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001bba:	4810      	ldr	r0, [pc, #64]	@ (8001bfc <MX_ADC1_Init+0xb0>)
 8001bbc:	f001 fe4e 	bl	800385c <HAL_ADC_Init>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <MX_ADC1_Init+0x7e>
  {
    Error_Handler();
 8001bc6:	f000 fb4b 	bl	8002260 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001bce:	2306      	movs	r3, #6
 8001bd0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001bd6:	2304      	movs	r3, #4
 8001bd8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001bde:	463b      	mov	r3, r7
 8001be0:	4619      	mov	r1, r3
 8001be2:	4806      	ldr	r0, [pc, #24]	@ (8001bfc <MX_ADC1_Init+0xb0>)
 8001be4:	f002 f95c 	bl	8003ea0 <HAL_ADC_ConfigChannel>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8001bee:	f000 fb37 	bl	8002260 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001bf2:	bf00      	nop
 8001bf4:	3720      	adds	r7, #32
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	20000218 	.word	0x20000218
 8001c00:	42028000 	.word	0x42028000

08001c04 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b088      	sub	sp, #32
 8001c08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001c0a:	463b      	mov	r3, r7
 8001c0c:	2220      	movs	r2, #32
 8001c0e:	2100      	movs	r1, #0
 8001c10:	4618      	mov	r0, r3
 8001c12:	f008 f813 	bl	8009c3c <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001c16:	4b27      	ldr	r3, [pc, #156]	@ (8001cb4 <MX_ADC2_Init+0xb0>)
 8001c18:	4a27      	ldr	r2, [pc, #156]	@ (8001cb8 <MX_ADC2_Init+0xb4>)
 8001c1a:	601a      	str	r2, [r3, #0]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001c1c:	4b25      	ldr	r3, [pc, #148]	@ (8001cb4 <MX_ADC2_Init+0xb0>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	605a      	str	r2, [r3, #4]
  hadc2.Init.GainCompensation = 0;
 8001c22:	4b24      	ldr	r3, [pc, #144]	@ (8001cb4 <MX_ADC2_Init+0xb0>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001c28:	4b22      	ldr	r3, [pc, #136]	@ (8001cb4 <MX_ADC2_Init+0xb0>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c2e:	4b21      	ldr	r3, [pc, #132]	@ (8001cb4 <MX_ADC2_Init+0xb0>)
 8001c30:	2204      	movs	r2, #4
 8001c32:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001c34:	4b1f      	ldr	r3, [pc, #124]	@ (8001cb4 <MX_ADC2_Init+0xb0>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001c3a:	4b1e      	ldr	r3, [pc, #120]	@ (8001cb4 <MX_ADC2_Init+0xb0>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 1;
 8001c40:	4b1c      	ldr	r3, [pc, #112]	@ (8001cb4 <MX_ADC2_Init+0xb0>)
 8001c42:	2201      	movs	r2, #1
 8001c44:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001c46:	4b1b      	ldr	r3, [pc, #108]	@ (8001cb4 <MX_ADC2_Init+0xb0>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c4c:	4b19      	ldr	r3, [pc, #100]	@ (8001cb4 <MX_ADC2_Init+0xb0>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c52:	4b18      	ldr	r3, [pc, #96]	@ (8001cb4 <MX_ADC2_Init+0xb0>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001c58:	4b16      	ldr	r3, [pc, #88]	@ (8001cb4 <MX_ADC2_Init+0xb0>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001c5e:	4b15      	ldr	r3, [pc, #84]	@ (8001cb4 <MX_ADC2_Init+0xb0>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8001c64:	4b13      	ldr	r3, [pc, #76]	@ (8001cb4 <MX_ADC2_Init+0xb0>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.OversamplingMode = DISABLE;
 8001c6a:	4b12      	ldr	r3, [pc, #72]	@ (8001cb4 <MX_ADC2_Init+0xb0>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001c72:	4810      	ldr	r0, [pc, #64]	@ (8001cb4 <MX_ADC2_Init+0xb0>)
 8001c74:	f001 fdf2 	bl	800385c <HAL_ADC_Init>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 8001c7e:	f000 faef 	bl	8002260 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001c82:	2302      	movs	r3, #2
 8001c84:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001c86:	2306      	movs	r3, #6
 8001c88:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001c8e:	2304      	movs	r3, #4
 8001c90:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001c92:	2300      	movs	r3, #0
 8001c94:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001c96:	463b      	mov	r3, r7
 8001c98:	4619      	mov	r1, r3
 8001c9a:	4806      	ldr	r0, [pc, #24]	@ (8001cb4 <MX_ADC2_Init+0xb0>)
 8001c9c:	f002 f900 	bl	8003ea0 <HAL_ADC_ConfigChannel>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <MX_ADC2_Init+0xa6>
  {
    Error_Handler();
 8001ca6:	f000 fadb 	bl	8002260 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001caa:	bf00      	nop
 8001cac:	3720      	adds	r7, #32
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	20000280 	.word	0x20000280
 8001cb8:	42028100 	.word	0x42028100

08001cbc <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b08e      	sub	sp, #56	@ 0x38
 8001cc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001cc2:	f107 0308 	add.w	r3, r7, #8
 8001cc6:	2230      	movs	r2, #48	@ 0x30
 8001cc8:	2100      	movs	r1, #0
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f007 ffb6 	bl	8009c3c <memset>
  DAC_AutonomousModeConfTypeDef sAutonomousMode = {0};
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	607b      	str	r3, [r7, #4]

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001cd4:	4b1e      	ldr	r3, [pc, #120]	@ (8001d50 <MX_DAC1_Init+0x94>)
 8001cd6:	4a1f      	ldr	r2, [pc, #124]	@ (8001d54 <MX_DAC1_Init+0x98>)
 8001cd8:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001cda:	481d      	ldr	r0, [pc, #116]	@ (8001d50 <MX_DAC1_Init+0x94>)
 8001cdc:	f002 fe10 	bl	8004900 <HAL_DAC_Init>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d001      	beq.n	8001cea <MX_DAC1_Init+0x2e>
  {
    Error_Handler();
 8001ce6:	f000 fabb 	bl	8002260 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8001cea:	2300      	movs	r3, #0
 8001cec:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	743b      	strb	r3, [r7, #16]
  sConfig.DAC_SignedFormat = DISABLE;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	747b      	strb	r3, [r7, #17]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_ENABLE;  // サンプル&ホールドを有効化して安定性向上
 8001cf6:	2304      	movs	r3, #4
 8001cf8:	617b      	str	r3, [r7, #20]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	61fb      	str	r3, [r7, #28]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8001d02:	2301      	movs	r3, #1
 8001d04:	623b      	str	r3, [r7, #32]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001d06:	2300      	movs	r3, #0
 8001d08:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.DAC_SampleAndHoldConfig.DAC_SampleTime = 10;  // サンプル時間を設定（10サイクル）
 8001d0a:	230a      	movs	r3, #10
 8001d0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfig.DAC_SampleAndHoldConfig.DAC_HoldTime = 10;    // ホールド時間を設定（10サイクル）
 8001d0e:	230a      	movs	r3, #10
 8001d10:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfig.DAC_SampleAndHoldConfig.DAC_RefreshTime = 10; // リフレッシュ時間を設定（10サイクル）
 8001d12:	230a      	movs	r3, #10
 8001d14:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001d16:	f107 0308 	add.w	r3, r7, #8
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	480c      	ldr	r0, [pc, #48]	@ (8001d50 <MX_DAC1_Init+0x94>)
 8001d20:	f002 feaa 	bl	8004a78 <HAL_DAC_ConfigChannel>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <MX_DAC1_Init+0x72>
  {
    Error_Handler();
 8001d2a:	f000 fa99 	bl	8002260 <Error_Handler>
  }

  /** Configure Autonomous Mode
  */
  sAutonomousMode.AutonomousModeState = DAC_AUTONOMOUS_MODE_DISABLE;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	607b      	str	r3, [r7, #4]
  if (HAL_DACEx_SetConfigAutonomousMode(&hdac1, &sAutonomousMode) != HAL_OK)
 8001d32:	1d3b      	adds	r3, r7, #4
 8001d34:	4619      	mov	r1, r3
 8001d36:	4806      	ldr	r0, [pc, #24]	@ (8001d50 <MX_DAC1_Init+0x94>)
 8001d38:	f003 f830 	bl	8004d9c <HAL_DACEx_SetConfigAutonomousMode>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d001      	beq.n	8001d46 <MX_DAC1_Init+0x8a>
  {
    Error_Handler();
 8001d42:	f000 fa8d 	bl	8002260 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001d46:	bf00      	nop
 8001d48:	3738      	adds	r7, #56	@ 0x38
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	200002e8 	.word	0x200002e8
 8001d54:	42028400 	.word	0x42028400

08001d58 <MX_OPAMP1_Init>:
  * @brief OPAMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP1_Init(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 8001d5c:	4b0c      	ldr	r3, [pc, #48]	@ (8001d90 <MX_OPAMP1_Init+0x38>)
 8001d5e:	4a0d      	ldr	r2, [pc, #52]	@ (8001d94 <MX_OPAMP1_Init+0x3c>)
 8001d60:	601a      	str	r2, [r3, #0]
  hopamp1.Init.Mode = OPAMP_FOLLOWER_MODE;
 8001d62:	4b0b      	ldr	r3, [pc, #44]	@ (8001d90 <MX_OPAMP1_Init+0x38>)
 8001d64:	220c      	movs	r2, #12
 8001d66:	60da      	str	r2, [r3, #12]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8001d68:	4b09      	ldr	r3, [pc, #36]	@ (8001d90 <MX_OPAMP1_Init+0x38>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	615a      	str	r2, [r3, #20]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMALPOWER_NORMALSPEED;
 8001d6e:	4b08      	ldr	r3, [pc, #32]	@ (8001d90 <MX_OPAMP1_Init+0x38>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	609a      	str	r2, [r3, #8]
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8001d74:	4b06      	ldr	r3, [pc, #24]	@ (8001d90 <MX_OPAMP1_Init+0x38>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	61da      	str	r2, [r3, #28]
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 8001d7a:	4805      	ldr	r0, [pc, #20]	@ (8001d90 <MX_OPAMP1_Init+0x38>)
 8001d7c:	f003 fa84 	bl	8005288 <HAL_OPAMP_Init>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <MX_OPAMP1_Init+0x32>
  {
    Error_Handler();
 8001d86:	f000 fa6b 	bl	8002260 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 8001d8a:	bf00      	nop
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	200002fc 	.word	0x200002fc
 8001d94:	40007000 	.word	0x40007000

08001d98 <MX_OPAMP2_Init>:
  * @brief OPAMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP2_Init(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP2_Init 0 */

  /* USER CODE BEGIN OPAMP2_Init 1 */

  /* USER CODE END OPAMP2_Init 1 */
  hopamp2.Instance = OPAMP2;
 8001d9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd0 <MX_OPAMP2_Init+0x38>)
 8001d9e:	4a0d      	ldr	r2, [pc, #52]	@ (8001dd4 <MX_OPAMP2_Init+0x3c>)
 8001da0:	601a      	str	r2, [r3, #0]
  hopamp2.Init.Mode = OPAMP_FOLLOWER_MODE;
 8001da2:	4b0b      	ldr	r3, [pc, #44]	@ (8001dd0 <MX_OPAMP2_Init+0x38>)
 8001da4:	220c      	movs	r2, #12
 8001da6:	60da      	str	r2, [r3, #12]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8001da8:	4b09      	ldr	r3, [pc, #36]	@ (8001dd0 <MX_OPAMP2_Init+0x38>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	615a      	str	r2, [r3, #20]
  hopamp2.Init.PowerMode = OPAMP_POWERMODE_NORMALPOWER_NORMALSPEED;
 8001dae:	4b08      	ldr	r3, [pc, #32]	@ (8001dd0 <MX_OPAMP2_Init+0x38>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	609a      	str	r2, [r3, #8]
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8001db4:	4b06      	ldr	r3, [pc, #24]	@ (8001dd0 <MX_OPAMP2_Init+0x38>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	61da      	str	r2, [r3, #28]
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 8001dba:	4805      	ldr	r0, [pc, #20]	@ (8001dd0 <MX_OPAMP2_Init+0x38>)
 8001dbc:	f003 fa64 	bl	8005288 <HAL_OPAMP_Init>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d001      	beq.n	8001dca <MX_OPAMP2_Init+0x32>
  {
    Error_Handler();
 8001dc6:	f000 fa4b 	bl	8002260 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP2_Init 2 */

  /* USER CODE END OPAMP2_Init 2 */

}
 8001dca:	bf00      	nop
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	20000330 	.word	0x20000330
 8001dd4:	40007010 	.word	0x40007010

08001dd8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 8001dde:	1d3b      	adds	r3, r7, #4
 8001de0:	2200      	movs	r2, #0
 8001de2:	601a      	str	r2, [r3, #0]
 8001de4:	605a      	str	r2, [r3, #4]
 8001de6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001de8:	4b31      	ldr	r3, [pc, #196]	@ (8001eb0 <MX_SPI1_Init+0xd8>)
 8001dea:	4a32      	ldr	r2, [pc, #200]	@ (8001eb4 <MX_SPI1_Init+0xdc>)
 8001dec:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001dee:	4b30      	ldr	r3, [pc, #192]	@ (8001eb0 <MX_SPI1_Init+0xd8>)
 8001df0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001df4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8001df6:	4b2e      	ldr	r3, [pc, #184]	@ (8001eb0 <MX_SPI1_Init+0xd8>)
 8001df8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001dfc:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001dfe:	4b2c      	ldr	r3, [pc, #176]	@ (8001eb0 <MX_SPI1_Init+0xd8>)
 8001e00:	2207      	movs	r2, #7
 8001e02:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e04:	4b2a      	ldr	r3, [pc, #168]	@ (8001eb0 <MX_SPI1_Init+0xd8>)
 8001e06:	2200      	movs	r2, #0
 8001e08:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e0a:	4b29      	ldr	r3, [pc, #164]	@ (8001eb0 <MX_SPI1_Init+0xd8>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001e10:	4b27      	ldr	r3, [pc, #156]	@ (8001eb0 <MX_SPI1_Init+0xd8>)
 8001e12:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001e16:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001e18:	4b25      	ldr	r3, [pc, #148]	@ (8001eb0 <MX_SPI1_Init+0xd8>)
 8001e1a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001e1e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e20:	4b23      	ldr	r3, [pc, #140]	@ (8001eb0 <MX_SPI1_Init+0xd8>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e26:	4b22      	ldr	r3, [pc, #136]	@ (8001eb0 <MX_SPI1_Init+0xd8>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e2c:	4b20      	ldr	r3, [pc, #128]	@ (8001eb0 <MX_SPI1_Init+0xd8>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x7;
 8001e32:	4b1f      	ldr	r3, [pc, #124]	@ (8001eb0 <MX_SPI1_Init+0xd8>)
 8001e34:	2207      	movs	r2, #7
 8001e36:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001e38:	4b1d      	ldr	r3, [pc, #116]	@ (8001eb0 <MX_SPI1_Init+0xd8>)
 8001e3a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e3e:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001e40:	4b1b      	ldr	r3, [pc, #108]	@ (8001eb0 <MX_SPI1_Init+0xd8>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001e46:	4b1a      	ldr	r3, [pc, #104]	@ (8001eb0 <MX_SPI1_Init+0xd8>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001e4c:	4b18      	ldr	r3, [pc, #96]	@ (8001eb0 <MX_SPI1_Init+0xd8>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001e52:	4b17      	ldr	r3, [pc, #92]	@ (8001eb0 <MX_SPI1_Init+0xd8>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001e58:	4b15      	ldr	r3, [pc, #84]	@ (8001eb0 <MX_SPI1_Init+0xd8>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001e5e:	4b14      	ldr	r3, [pc, #80]	@ (8001eb0 <MX_SPI1_Init+0xd8>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001e64:	4b12      	ldr	r3, [pc, #72]	@ (8001eb0 <MX_SPI1_Init+0xd8>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8001e6a:	4b11      	ldr	r3, [pc, #68]	@ (8001eb0 <MX_SPI1_Init+0xd8>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8001e70:	4b0f      	ldr	r3, [pc, #60]	@ (8001eb0 <MX_SPI1_Init+0xd8>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001e76:	480e      	ldr	r0, [pc, #56]	@ (8001eb0 <MX_SPI1_Init+0xd8>)
 8001e78:	f005 f880 	bl	8006f7c <HAL_SPI_Init>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <MX_SPI1_Init+0xae>
  {
    Error_Handler();
 8001e82:	f000 f9ed 	bl	8002260 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 8001e86:	2300      	movs	r3, #0
 8001e88:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 8001e8a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001e8e:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 8001e90:	2300      	movs	r3, #0
 8001e92:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi1, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 8001e94:	1d3b      	adds	r3, r7, #4
 8001e96:	4619      	mov	r1, r3
 8001e98:	4805      	ldr	r0, [pc, #20]	@ (8001eb0 <MX_SPI1_Init+0xd8>)
 8001e9a:	f005 fc4a 	bl	8007732 <HAL_SPIEx_SetConfigAutonomousMode>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <MX_SPI1_Init+0xd0>
  {
    Error_Handler();
 8001ea4:	f000 f9dc 	bl	8002260 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001ea8:	bf00      	nop
 8001eaa:	3710      	adds	r7, #16
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	20000364 	.word	0x20000364
 8001eb4:	40013000 	.word	0x40013000

08001eb8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b084      	sub	sp, #16
 8001ebc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 8001ebe:	1d3b      	adds	r3, r7, #4
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	601a      	str	r2, [r3, #0]
 8001ec4:	605a      	str	r2, [r3, #4]
 8001ec6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001ec8:	4b31      	ldr	r3, [pc, #196]	@ (8001f90 <MX_SPI2_Init+0xd8>)
 8001eca:	4a32      	ldr	r2, [pc, #200]	@ (8001f94 <MX_SPI2_Init+0xdc>)
 8001ecc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001ece:	4b30      	ldr	r3, [pc, #192]	@ (8001f90 <MX_SPI2_Init+0xd8>)
 8001ed0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001ed4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001ed6:	4b2e      	ldr	r3, [pc, #184]	@ (8001f90 <MX_SPI2_Init+0xd8>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001edc:	4b2c      	ldr	r3, [pc, #176]	@ (8001f90 <MX_SPI2_Init+0xd8>)
 8001ede:	2207      	movs	r2, #7
 8001ee0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ee2:	4b2b      	ldr	r3, [pc, #172]	@ (8001f90 <MX_SPI2_Init+0xd8>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001ee8:	4b29      	ldr	r3, [pc, #164]	@ (8001f90 <MX_SPI2_Init+0xd8>)
 8001eea:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001eee:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001ef0:	4b27      	ldr	r3, [pc, #156]	@ (8001f90 <MX_SPI2_Init+0xd8>)
 8001ef2:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001ef6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001ef8:	4b25      	ldr	r3, [pc, #148]	@ (8001f90 <MX_SPI2_Init+0xd8>)
 8001efa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001efe:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f00:	4b23      	ldr	r3, [pc, #140]	@ (8001f90 <MX_SPI2_Init+0xd8>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f06:	4b22      	ldr	r3, [pc, #136]	@ (8001f90 <MX_SPI2_Init+0xd8>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f0c:	4b20      	ldr	r3, [pc, #128]	@ (8001f90 <MX_SPI2_Init+0xd8>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x7;
 8001f12:	4b1f      	ldr	r3, [pc, #124]	@ (8001f90 <MX_SPI2_Init+0xd8>)
 8001f14:	2207      	movs	r2, #7
 8001f16:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001f18:	4b1d      	ldr	r3, [pc, #116]	@ (8001f90 <MX_SPI2_Init+0xd8>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001f1e:	4b1c      	ldr	r3, [pc, #112]	@ (8001f90 <MX_SPI2_Init+0xd8>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001f24:	4b1a      	ldr	r3, [pc, #104]	@ (8001f90 <MX_SPI2_Init+0xd8>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001f2a:	4b19      	ldr	r3, [pc, #100]	@ (8001f90 <MX_SPI2_Init+0xd8>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001f30:	4b17      	ldr	r3, [pc, #92]	@ (8001f90 <MX_SPI2_Init+0xd8>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001f36:	4b16      	ldr	r3, [pc, #88]	@ (8001f90 <MX_SPI2_Init+0xd8>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001f3c:	4b14      	ldr	r3, [pc, #80]	@ (8001f90 <MX_SPI2_Init+0xd8>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001f42:	4b13      	ldr	r3, [pc, #76]	@ (8001f90 <MX_SPI2_Init+0xd8>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8001f48:	4b11      	ldr	r3, [pc, #68]	@ (8001f90 <MX_SPI2_Init+0xd8>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8001f4e:	4b10      	ldr	r3, [pc, #64]	@ (8001f90 <MX_SPI2_Init+0xd8>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001f54:	480e      	ldr	r0, [pc, #56]	@ (8001f90 <MX_SPI2_Init+0xd8>)
 8001f56:	f005 f811 	bl	8006f7c <HAL_SPI_Init>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d001      	beq.n	8001f64 <MX_SPI2_Init+0xac>
  {
    Error_Handler();
 8001f60:	f000 f97e 	bl	8002260 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 8001f64:	2300      	movs	r3, #0
 8001f66:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 8001f68:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001f6c:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi2, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 8001f72:	1d3b      	adds	r3, r7, #4
 8001f74:	4619      	mov	r1, r3
 8001f76:	4806      	ldr	r0, [pc, #24]	@ (8001f90 <MX_SPI2_Init+0xd8>)
 8001f78:	f005 fbdb 	bl	8007732 <HAL_SPIEx_SetConfigAutonomousMode>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d001      	beq.n	8001f86 <MX_SPI2_Init+0xce>
  {
    Error_Handler();
 8001f82:	f000 f96d 	bl	8002260 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001f86:	bf00      	nop
 8001f88:	3710      	adds	r7, #16
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	200003f4 	.word	0x200003f4
 8001f94:	40003800 	.word	0x40003800

08001f98 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b08e      	sub	sp, #56	@ 0x38
 8001f9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f9e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	601a      	str	r2, [r3, #0]
 8001fa6:	605a      	str	r2, [r3, #4]
 8001fa8:	609a      	str	r2, [r3, #8]
 8001faa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fac:	f107 031c 	add.w	r3, r7, #28
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	601a      	str	r2, [r3, #0]
 8001fb4:	605a      	str	r2, [r3, #4]
 8001fb6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fb8:	463b      	mov	r3, r7
 8001fba:	2200      	movs	r2, #0
 8001fbc:	601a      	str	r2, [r3, #0]
 8001fbe:	605a      	str	r2, [r3, #4]
 8001fc0:	609a      	str	r2, [r3, #8]
 8001fc2:	60da      	str	r2, [r3, #12]
 8001fc4:	611a      	str	r2, [r3, #16]
 8001fc6:	615a      	str	r2, [r3, #20]
 8001fc8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001fca:	4b2e      	ldr	r3, [pc, #184]	@ (8002084 <MX_TIM3_Init+0xec>)
 8001fcc:	4a2e      	ldr	r2, [pc, #184]	@ (8002088 <MX_TIM3_Init+0xf0>)
 8001fce:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 191;
 8001fd0:	4b2c      	ldr	r3, [pc, #176]	@ (8002084 <MX_TIM3_Init+0xec>)
 8001fd2:	22bf      	movs	r2, #191	@ 0xbf
 8001fd4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fd6:	4b2b      	ldr	r3, [pc, #172]	@ (8002084 <MX_TIM3_Init+0xec>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8001fdc:	4b29      	ldr	r3, [pc, #164]	@ (8002084 <MX_TIM3_Init+0xec>)
 8001fde:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001fe2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8001fe4:	4b27      	ldr	r3, [pc, #156]	@ (8002084 <MX_TIM3_Init+0xec>)
 8001fe6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001fea:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001fec:	4b25      	ldr	r3, [pc, #148]	@ (8002084 <MX_TIM3_Init+0xec>)
 8001fee:	2280      	movs	r2, #128	@ 0x80
 8001ff0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001ff2:	4824      	ldr	r0, [pc, #144]	@ (8002084 <MX_TIM3_Init+0xec>)
 8001ff4:	f005 fbde 	bl	80077b4 <HAL_TIM_Base_Init>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d001      	beq.n	8002002 <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 8001ffe:	f000 f92f 	bl	8002260 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002002:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002006:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002008:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800200c:	4619      	mov	r1, r3
 800200e:	481d      	ldr	r0, [pc, #116]	@ (8002084 <MX_TIM3_Init+0xec>)
 8002010:	f005 fd9c 	bl	8007b4c <HAL_TIM_ConfigClockSource>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d001      	beq.n	800201e <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 800201a:	f000 f921 	bl	8002260 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800201e:	4819      	ldr	r0, [pc, #100]	@ (8002084 <MX_TIM3_Init+0xec>)
 8002020:	f005 fc1f 	bl	8007862 <HAL_TIM_PWM_Init>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d001      	beq.n	800202e <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 800202a:	f000 f919 	bl	8002260 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800202e:	2300      	movs	r3, #0
 8002030:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002032:	2300      	movs	r3, #0
 8002034:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002036:	f107 031c 	add.w	r3, r7, #28
 800203a:	4619      	mov	r1, r3
 800203c:	4811      	ldr	r0, [pc, #68]	@ (8002084 <MX_TIM3_Init+0xec>)
 800203e:	f006 fa53 	bl	80084e8 <HAL_TIMEx_MasterConfigSynchronization>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d001      	beq.n	800204c <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8002048:	f000 f90a 	bl	8002260 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800204c:	2360      	movs	r3, #96	@ 0x60
 800204e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 5000;
 8002050:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002054:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002056:	2300      	movs	r3, #0
 8002058:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800205a:	2300      	movs	r3, #0
 800205c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800205e:	463b      	mov	r3, r7
 8002060:	2208      	movs	r2, #8
 8002062:	4619      	mov	r1, r3
 8002064:	4807      	ldr	r0, [pc, #28]	@ (8002084 <MX_TIM3_Init+0xec>)
 8002066:	f005 fc5d 	bl	8007924 <HAL_TIM_PWM_ConfigChannel>
 800206a:	4603      	mov	r3, r0
 800206c:	2b00      	cmp	r3, #0
 800206e:	d001      	beq.n	8002074 <MX_TIM3_Init+0xdc>
  {
    Error_Handler();
 8002070:	f000 f8f6 	bl	8002260 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002074:	4803      	ldr	r0, [pc, #12]	@ (8002084 <MX_TIM3_Init+0xec>)
 8002076:	f000 fbe3 	bl	8002840 <HAL_TIM_MspPostInit>

}
 800207a:	bf00      	nop
 800207c:	3738      	adds	r7, #56	@ 0x38
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	20000484 	.word	0x20000484
 8002088:	40000400 	.word	0x40000400

0800208c <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8002090:	4b22      	ldr	r3, [pc, #136]	@ (800211c <MX_UART5_Init+0x90>)
 8002092:	4a23      	ldr	r2, [pc, #140]	@ (8002120 <MX_UART5_Init+0x94>)
 8002094:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8002096:	4b21      	ldr	r3, [pc, #132]	@ (800211c <MX_UART5_Init+0x90>)
 8002098:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800209c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800209e:	4b1f      	ldr	r3, [pc, #124]	@ (800211c <MX_UART5_Init+0x90>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80020a4:	4b1d      	ldr	r3, [pc, #116]	@ (800211c <MX_UART5_Init+0x90>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80020aa:	4b1c      	ldr	r3, [pc, #112]	@ (800211c <MX_UART5_Init+0x90>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80020b0:	4b1a      	ldr	r3, [pc, #104]	@ (800211c <MX_UART5_Init+0x90>)
 80020b2:	220c      	movs	r2, #12
 80020b4:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020b6:	4b19      	ldr	r3, [pc, #100]	@ (800211c <MX_UART5_Init+0x90>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80020bc:	4b17      	ldr	r3, [pc, #92]	@ (800211c <MX_UART5_Init+0x90>)
 80020be:	2200      	movs	r2, #0
 80020c0:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80020c2:	4b16      	ldr	r3, [pc, #88]	@ (800211c <MX_UART5_Init+0x90>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80020c8:	4b14      	ldr	r3, [pc, #80]	@ (800211c <MX_UART5_Init+0x90>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80020ce:	4b13      	ldr	r3, [pc, #76]	@ (800211c <MX_UART5_Init+0x90>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80020d4:	4811      	ldr	r0, [pc, #68]	@ (800211c <MX_UART5_Init+0x90>)
 80020d6:	f006 fa7d 	bl	80085d4 <HAL_UART_Init>
 80020da:	4603      	mov	r3, r0
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d001      	beq.n	80020e4 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 80020e0:	f000 f8be 	bl	8002260 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80020e4:	2100      	movs	r1, #0
 80020e6:	480d      	ldr	r0, [pc, #52]	@ (800211c <MX_UART5_Init+0x90>)
 80020e8:	f006 ff1e 	bl	8008f28 <HAL_UARTEx_SetTxFifoThreshold>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d001      	beq.n	80020f6 <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 80020f2:	f000 f8b5 	bl	8002260 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80020f6:	2100      	movs	r1, #0
 80020f8:	4808      	ldr	r0, [pc, #32]	@ (800211c <MX_UART5_Init+0x90>)
 80020fa:	f006 ff53 	bl	8008fa4 <HAL_UARTEx_SetRxFifoThreshold>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d001      	beq.n	8002108 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 8002104:	f000 f8ac 	bl	8002260 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8002108:	4804      	ldr	r0, [pc, #16]	@ (800211c <MX_UART5_Init+0x90>)
 800210a:	f006 fed4 	bl	8008eb6 <HAL_UARTEx_DisableFifoMode>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d001      	beq.n	8002118 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 8002114:	f000 f8a4 	bl	8002260 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8002118:	bf00      	nop
 800211a:	bd80      	pop	{r7, pc}
 800211c:	200004d0 	.word	0x200004d0
 8002120:	40005000 	.word	0x40005000

08002124 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b08a      	sub	sp, #40	@ 0x28
 8002128:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800212a:	f107 0314 	add.w	r3, r7, #20
 800212e:	2200      	movs	r2, #0
 8002130:	601a      	str	r2, [r3, #0]
 8002132:	605a      	str	r2, [r3, #4]
 8002134:	609a      	str	r2, [r3, #8]
 8002136:	60da      	str	r2, [r3, #12]
 8002138:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800213a:	4b39      	ldr	r3, [pc, #228]	@ (8002220 <MX_GPIO_Init+0xfc>)
 800213c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002140:	4a37      	ldr	r2, [pc, #220]	@ (8002220 <MX_GPIO_Init+0xfc>)
 8002142:	f043 0304 	orr.w	r3, r3, #4
 8002146:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800214a:	4b35      	ldr	r3, [pc, #212]	@ (8002220 <MX_GPIO_Init+0xfc>)
 800214c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002150:	f003 0304 	and.w	r3, r3, #4
 8002154:	613b      	str	r3, [r7, #16]
 8002156:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002158:	4b31      	ldr	r3, [pc, #196]	@ (8002220 <MX_GPIO_Init+0xfc>)
 800215a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800215e:	4a30      	ldr	r2, [pc, #192]	@ (8002220 <MX_GPIO_Init+0xfc>)
 8002160:	f043 0301 	orr.w	r3, r3, #1
 8002164:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002168:	4b2d      	ldr	r3, [pc, #180]	@ (8002220 <MX_GPIO_Init+0xfc>)
 800216a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800216e:	f003 0301 	and.w	r3, r3, #1
 8002172:	60fb      	str	r3, [r7, #12]
 8002174:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002176:	4b2a      	ldr	r3, [pc, #168]	@ (8002220 <MX_GPIO_Init+0xfc>)
 8002178:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800217c:	4a28      	ldr	r2, [pc, #160]	@ (8002220 <MX_GPIO_Init+0xfc>)
 800217e:	f043 0302 	orr.w	r3, r3, #2
 8002182:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002186:	4b26      	ldr	r3, [pc, #152]	@ (8002220 <MX_GPIO_Init+0xfc>)
 8002188:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800218c:	f003 0302 	and.w	r3, r3, #2
 8002190:	60bb      	str	r3, [r7, #8]
 8002192:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002194:	4b22      	ldr	r3, [pc, #136]	@ (8002220 <MX_GPIO_Init+0xfc>)
 8002196:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800219a:	4a21      	ldr	r2, [pc, #132]	@ (8002220 <MX_GPIO_Init+0xfc>)
 800219c:	f043 0308 	orr.w	r3, r3, #8
 80021a0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80021a4:	4b1e      	ldr	r3, [pc, #120]	@ (8002220 <MX_GPIO_Init+0xfc>)
 80021a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80021aa:	f003 0308 	and.w	r3, r3, #8
 80021ae:	607b      	str	r3, [r7, #4]
 80021b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ADC_RESET_Pin|ADC_CS_Pin|LCD_CS_Pin|LCD_DISP_Pin, GPIO_PIN_RESET);
 80021b2:	2200      	movs	r2, #0
 80021b4:	f44f 61d8 	mov.w	r1, #1728	@ 0x6c0
 80021b8:	481a      	ldr	r0, [pc, #104]	@ (8002224 <MX_GPIO_Init+0x100>)
 80021ba:	f003 f84d 	bl	8005258 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ADC_DRDY_Pin */
  GPIO_InitStruct.Pin = ADC_DRDY_Pin;
 80021be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80021c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021c4:	2300      	movs	r3, #0
 80021c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c8:	2300      	movs	r3, #0
 80021ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ADC_DRDY_GPIO_Port, &GPIO_InitStruct);
 80021cc:	f107 0314 	add.w	r3, r7, #20
 80021d0:	4619      	mov	r1, r3
 80021d2:	4815      	ldr	r0, [pc, #84]	@ (8002228 <MX_GPIO_Init+0x104>)
 80021d4:	f002 fe9e 	bl	8004f14 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADC_RESET_Pin ADC_CS_Pin LCD_CS_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ADC_RESET_Pin|ADC_CS_Pin|LCD_CS_Pin|LCD_DISP_Pin;
 80021d8:	f44f 63d8 	mov.w	r3, #1728	@ 0x6c0
 80021dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021de:	2301      	movs	r3, #1
 80021e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e2:	2300      	movs	r3, #0
 80021e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021e6:	2300      	movs	r3, #0
 80021e8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021ea:	f107 0314 	add.w	r3, r7, #20
 80021ee:	4619      	mov	r1, r3
 80021f0:	480c      	ldr	r0, [pc, #48]	@ (8002224 <MX_GPIO_Init+0x100>)
 80021f2:	f002 fe8f 	bl	8004f14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80021f6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021fc:	2302      	movs	r3, #2
 80021fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002200:	2300      	movs	r3, #0
 8002202:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002204:	2302      	movs	r3, #2
 8002206:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002208:	2300      	movs	r3, #0
 800220a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800220c:	f107 0314 	add.w	r3, r7, #20
 8002210:	4619      	mov	r1, r3
 8002212:	4806      	ldr	r0, [pc, #24]	@ (800222c <MX_GPIO_Init+0x108>)
 8002214:	f002 fe7e 	bl	8004f14 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002218:	bf00      	nop
 800221a:	3728      	adds	r7, #40	@ 0x28
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	40030c00 	.word	0x40030c00
 8002224:	42020800 	.word	0x42020800
 8002228:	42020400 	.word	0x42020400
 800222c:	42020000 	.word	0x42020000

08002230 <BSP_PB_Callback>:
  * @brief BSP Push Button callback
  * @param Button Specifies the pressed button
  * @retval None
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8002230:	b480      	push	{r7}
 8002232:	b083      	sub	sp, #12
 8002234:	af00      	add	r7, sp, #0
 8002236:	4603      	mov	r3, r0
 8002238:	71fb      	strb	r3, [r7, #7]
  if (Button == BUTTON_USER)
 800223a:	79fb      	ldrb	r3, [r7, #7]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d105      	bne.n	800224c <BSP_PB_Callback+0x1c>
  {
    // 割り込みハンドラでは電圧変更要求フラグをセットするのみ
    extern volatile uint8_t button_request_change;
    
    // メインループでの処理を要求
    button_request_change = 1;
 8002240:	4b05      	ldr	r3, [pc, #20]	@ (8002258 <BSP_PB_Callback+0x28>)
 8002242:	2201      	movs	r2, #1
 8002244:	701a      	strb	r2, [r3, #0]
    BspButtonState = BUTTON_PRESSED;
 8002246:	4b05      	ldr	r3, [pc, #20]	@ (800225c <BSP_PB_Callback+0x2c>)
 8002248:	2201      	movs	r2, #1
 800224a:	601a      	str	r2, [r3, #0]
  }
}
 800224c:	bf00      	nop
 800224e:	370c      	adds	r7, #12
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr
 8002258:	200005b0 	.word	0x200005b0
 800225c:	20000214 	.word	0x20000214

08002260 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002264:	b672      	cpsid	i
}
 8002266:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002268:	bf00      	nop
 800226a:	e7fd      	b.n	8002268 <Error_Handler+0x8>

0800226c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002272:	4b0a      	ldr	r3, [pc, #40]	@ (800229c <HAL_MspInit+0x30>)
 8002274:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002278:	4a08      	ldr	r2, [pc, #32]	@ (800229c <HAL_MspInit+0x30>)
 800227a:	f043 0304 	orr.w	r3, r3, #4
 800227e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002282:	4b06      	ldr	r3, [pc, #24]	@ (800229c <HAL_MspInit+0x30>)
 8002284:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002288:	f003 0304 	and.w	r3, r3, #4
 800228c:	607b      	str	r3, [r7, #4]
 800228e:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddA();
 8002290:	f003 f94e 	bl	8005530 <HAL_PWREx_EnableVddA>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002294:	bf00      	nop
 8002296:	3708      	adds	r7, #8
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	40030c00 	.word	0x40030c00

080022a0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b0aa      	sub	sp, #168	@ 0xa8
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a8:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80022ac:	2200      	movs	r2, #0
 80022ae:	601a      	str	r2, [r3, #0]
 80022b0:	605a      	str	r2, [r3, #4]
 80022b2:	609a      	str	r2, [r3, #8]
 80022b4:	60da      	str	r2, [r3, #12]
 80022b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022b8:	f107 031c 	add.w	r3, r7, #28
 80022bc:	2278      	movs	r2, #120	@ 0x78
 80022be:	2100      	movs	r1, #0
 80022c0:	4618      	mov	r0, r3
 80022c2:	f007 fcbb 	bl	8009c3c <memset>
  if(hadc->Instance==ADC1)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a4d      	ldr	r2, [pc, #308]	@ (8002400 <HAL_ADC_MspInit+0x160>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d147      	bne.n	8002360 <HAL_ADC_MspInit+0xc0>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 80022d0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80022d4:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HCLK;
 80022d6:	2300      	movs	r3, #0
 80022d8:	673b      	str	r3, [r7, #112]	@ 0x70
    PeriphClkInit.AdcDacClockDivider = RCC_ADCDACCLK_DIV1;
 80022da:	2300      	movs	r3, #0
 80022dc:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022de:	f107 031c 	add.w	r3, r7, #28
 80022e2:	4618      	mov	r0, r3
 80022e4:	f003 febe 	bl	8006064 <HAL_RCCEx_PeriphCLKConfig>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d001      	beq.n	80022f2 <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 80022ee:	f7ff ffb7 	bl	8002260 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80022f2:	4b44      	ldr	r3, [pc, #272]	@ (8002404 <HAL_ADC_MspInit+0x164>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	3301      	adds	r3, #1
 80022f8:	4a42      	ldr	r2, [pc, #264]	@ (8002404 <HAL_ADC_MspInit+0x164>)
 80022fa:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80022fc:	4b41      	ldr	r3, [pc, #260]	@ (8002404 <HAL_ADC_MspInit+0x164>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	2b01      	cmp	r3, #1
 8002302:	d10e      	bne.n	8002322 <HAL_ADC_MspInit+0x82>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002304:	4b40      	ldr	r3, [pc, #256]	@ (8002408 <HAL_ADC_MspInit+0x168>)
 8002306:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800230a:	4a3f      	ldr	r2, [pc, #252]	@ (8002408 <HAL_ADC_MspInit+0x168>)
 800230c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002310:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002314:	4b3c      	ldr	r3, [pc, #240]	@ (8002408 <HAL_ADC_MspInit+0x168>)
 8002316:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800231a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800231e:	61bb      	str	r3, [r7, #24]
 8002320:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002322:	4b39      	ldr	r3, [pc, #228]	@ (8002408 <HAL_ADC_MspInit+0x168>)
 8002324:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002328:	4a37      	ldr	r2, [pc, #220]	@ (8002408 <HAL_ADC_MspInit+0x168>)
 800232a:	f043 0304 	orr.w	r3, r3, #4
 800232e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002332:	4b35      	ldr	r3, [pc, #212]	@ (8002408 <HAL_ADC_MspInit+0x168>)
 8002334:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002338:	f003 0304 	and.w	r3, r3, #4
 800233c:	617b      	str	r3, [r7, #20]
 800233e:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002340:	2301      	movs	r3, #1
 8002342:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002346:	2303      	movs	r3, #3
 8002348:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800234c:	2300      	movs	r3, #0
 800234e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002352:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002356:	4619      	mov	r1, r3
 8002358:	482c      	ldr	r0, [pc, #176]	@ (800240c <HAL_ADC_MspInit+0x16c>)
 800235a:	f002 fddb 	bl	8004f14 <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 800235e:	e04b      	b.n	80023f8 <HAL_ADC_MspInit+0x158>
  else if(hadc->Instance==ADC2)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a2a      	ldr	r2, [pc, #168]	@ (8002410 <HAL_ADC_MspInit+0x170>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d146      	bne.n	80023f8 <HAL_ADC_MspInit+0x158>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 800236a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800236e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HCLK;
 8002370:	2300      	movs	r3, #0
 8002372:	673b      	str	r3, [r7, #112]	@ 0x70
    PeriphClkInit.AdcDacClockDivider = RCC_ADCDACCLK_DIV1;
 8002374:	2300      	movs	r3, #0
 8002376:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002378:	f107 031c 	add.w	r3, r7, #28
 800237c:	4618      	mov	r0, r3
 800237e:	f003 fe71 	bl	8006064 <HAL_RCCEx_PeriphCLKConfig>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d001      	beq.n	800238c <HAL_ADC_MspInit+0xec>
      Error_Handler();
 8002388:	f7ff ff6a 	bl	8002260 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800238c:	4b1d      	ldr	r3, [pc, #116]	@ (8002404 <HAL_ADC_MspInit+0x164>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	3301      	adds	r3, #1
 8002392:	4a1c      	ldr	r2, [pc, #112]	@ (8002404 <HAL_ADC_MspInit+0x164>)
 8002394:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002396:	4b1b      	ldr	r3, [pc, #108]	@ (8002404 <HAL_ADC_MspInit+0x164>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	2b01      	cmp	r3, #1
 800239c:	d10e      	bne.n	80023bc <HAL_ADC_MspInit+0x11c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800239e:	4b1a      	ldr	r3, [pc, #104]	@ (8002408 <HAL_ADC_MspInit+0x168>)
 80023a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80023a4:	4a18      	ldr	r2, [pc, #96]	@ (8002408 <HAL_ADC_MspInit+0x168>)
 80023a6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80023aa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80023ae:	4b16      	ldr	r3, [pc, #88]	@ (8002408 <HAL_ADC_MspInit+0x168>)
 80023b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80023b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023b8:	613b      	str	r3, [r7, #16]
 80023ba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80023bc:	4b12      	ldr	r3, [pc, #72]	@ (8002408 <HAL_ADC_MspInit+0x168>)
 80023be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80023c2:	4a11      	ldr	r2, [pc, #68]	@ (8002408 <HAL_ADC_MspInit+0x168>)
 80023c4:	f043 0304 	orr.w	r3, r3, #4
 80023c8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80023cc:	4b0e      	ldr	r3, [pc, #56]	@ (8002408 <HAL_ADC_MspInit+0x168>)
 80023ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80023d2:	f003 0304 	and.w	r3, r3, #4
 80023d6:	60fb      	str	r3, [r7, #12]
 80023d8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80023da:	2308      	movs	r3, #8
 80023dc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023e0:	2303      	movs	r3, #3
 80023e2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e6:	2300      	movs	r3, #0
 80023e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023ec:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80023f0:	4619      	mov	r1, r3
 80023f2:	4806      	ldr	r0, [pc, #24]	@ (800240c <HAL_ADC_MspInit+0x16c>)
 80023f4:	f002 fd8e 	bl	8004f14 <HAL_GPIO_Init>
}
 80023f8:	bf00      	nop
 80023fa:	37a8      	adds	r7, #168	@ 0xa8
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	42028000 	.word	0x42028000
 8002404:	200005bc 	.word	0x200005bc
 8002408:	40030c00 	.word	0x40030c00
 800240c:	42020800 	.word	0x42020800
 8002410:	42028100 	.word	0x42028100

08002414 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b0a8      	sub	sp, #160	@ 0xa0
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800241c:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8002420:	2200      	movs	r2, #0
 8002422:	601a      	str	r2, [r3, #0]
 8002424:	605a      	str	r2, [r3, #4]
 8002426:	609a      	str	r2, [r3, #8]
 8002428:	60da      	str	r2, [r3, #12]
 800242a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800242c:	f107 0314 	add.w	r3, r7, #20
 8002430:	2278      	movs	r2, #120	@ 0x78
 8002432:	2100      	movs	r1, #0
 8002434:	4618      	mov	r0, r3
 8002436:	f007 fc01 	bl	8009c3c <memset>
  if(hdac->Instance==DAC1)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a22      	ldr	r2, [pc, #136]	@ (80024c8 <HAL_DAC_MspInit+0xb4>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d13c      	bne.n	80024be <HAL_DAC_MspInit+0xaa>

    /* USER CODE END DAC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DAC1SH;
 8002444:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002448:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dac1SampleHoldClockSelection = RCC_DAC1SHCLKSOURCE_LSI;
 800244a:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800244e:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002450:	f107 0314 	add.w	r3, r7, #20
 8002454:	4618      	mov	r0, r3
 8002456:	f003 fe05 	bl	8006064 <HAL_RCCEx_PeriphCLKConfig>
 800245a:	4603      	mov	r3, r0
 800245c:	2b00      	cmp	r3, #0
 800245e:	d001      	beq.n	8002464 <HAL_DAC_MspInit+0x50>
    {
      Error_Handler();
 8002460:	f7ff fefe 	bl	8002260 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8002464:	4b19      	ldr	r3, [pc, #100]	@ (80024cc <HAL_DAC_MspInit+0xb8>)
 8002466:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800246a:	4a18      	ldr	r2, [pc, #96]	@ (80024cc <HAL_DAC_MspInit+0xb8>)
 800246c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002470:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002474:	4b15      	ldr	r3, [pc, #84]	@ (80024cc <HAL_DAC_MspInit+0xb8>)
 8002476:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800247a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800247e:	613b      	str	r3, [r7, #16]
 8002480:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002482:	4b12      	ldr	r3, [pc, #72]	@ (80024cc <HAL_DAC_MspInit+0xb8>)
 8002484:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002488:	4a10      	ldr	r2, [pc, #64]	@ (80024cc <HAL_DAC_MspInit+0xb8>)
 800248a:	f043 0301 	orr.w	r3, r3, #1
 800248e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002492:	4b0e      	ldr	r3, [pc, #56]	@ (80024cc <HAL_DAC_MspInit+0xb8>)
 8002494:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002498:	f003 0301 	and.w	r3, r3, #1
 800249c:	60fb      	str	r3, [r7, #12]
 800249e:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80024a0:	2310      	movs	r3, #16
 80024a2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024a6:	2303      	movs	r3, #3
 80024a8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ac:	2300      	movs	r3, #0
 80024ae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024b2:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80024b6:	4619      	mov	r1, r3
 80024b8:	4805      	ldr	r0, [pc, #20]	@ (80024d0 <HAL_DAC_MspInit+0xbc>)
 80024ba:	f002 fd2b 	bl	8004f14 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 80024be:	bf00      	nop
 80024c0:	37a0      	adds	r7, #160	@ 0xa0
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	42028400 	.word	0x42028400
 80024cc:	40030c00 	.word	0x40030c00
 80024d0:	42020000 	.word	0x42020000

080024d4 <HAL_OPAMP_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hopamp: OPAMP handle pointer
  * @retval None
  */
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b08c      	sub	sp, #48	@ 0x30
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024dc:	f107 031c 	add.w	r3, r7, #28
 80024e0:	2200      	movs	r2, #0
 80024e2:	601a      	str	r2, [r3, #0]
 80024e4:	605a      	str	r2, [r3, #4]
 80024e6:	609a      	str	r2, [r3, #8]
 80024e8:	60da      	str	r2, [r3, #12]
 80024ea:	611a      	str	r2, [r3, #16]
  if(hopamp->Instance==OPAMP1)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a46      	ldr	r2, [pc, #280]	@ (800260c <HAL_OPAMP_MspInit+0x138>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d133      	bne.n	800255e <HAL_OPAMP_MspInit+0x8a>
  {
    /* USER CODE BEGIN OPAMP1_MspInit 0 */

    /* USER CODE END OPAMP1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_OPAMP_CLK_ENABLED++;
 80024f6:	4b46      	ldr	r3, [pc, #280]	@ (8002610 <HAL_OPAMP_MspInit+0x13c>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	3301      	adds	r3, #1
 80024fc:	4a44      	ldr	r2, [pc, #272]	@ (8002610 <HAL_OPAMP_MspInit+0x13c>)
 80024fe:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_OPAMP_CLK_ENABLED==1){
 8002500:	4b43      	ldr	r3, [pc, #268]	@ (8002610 <HAL_OPAMP_MspInit+0x13c>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	2b01      	cmp	r3, #1
 8002506:	d10e      	bne.n	8002526 <HAL_OPAMP_MspInit+0x52>
      __HAL_RCC_OPAMP_CLK_ENABLE();
 8002508:	4b42      	ldr	r3, [pc, #264]	@ (8002614 <HAL_OPAMP_MspInit+0x140>)
 800250a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800250e:	4a41      	ldr	r2, [pc, #260]	@ (8002614 <HAL_OPAMP_MspInit+0x140>)
 8002510:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002514:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002518:	4b3e      	ldr	r3, [pc, #248]	@ (8002614 <HAL_OPAMP_MspInit+0x140>)
 800251a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800251e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002522:	61bb      	str	r3, [r7, #24]
 8002524:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002526:	4b3b      	ldr	r3, [pc, #236]	@ (8002614 <HAL_OPAMP_MspInit+0x140>)
 8002528:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800252c:	4a39      	ldr	r2, [pc, #228]	@ (8002614 <HAL_OPAMP_MspInit+0x140>)
 800252e:	f043 0301 	orr.w	r3, r3, #1
 8002532:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002536:	4b37      	ldr	r3, [pc, #220]	@ (8002614 <HAL_OPAMP_MspInit+0x140>)
 8002538:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800253c:	f003 0301 	and.w	r3, r3, #1
 8002540:	617b      	str	r3, [r7, #20]
 8002542:	697b      	ldr	r3, [r7, #20]
    /**OPAMP1 GPIO Configuration
    PA0     ------> OPAMP1_VINP
    PA3     ------> OPAMP1_VOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8002544:	2309      	movs	r3, #9
 8002546:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002548:	2303      	movs	r3, #3
 800254a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800254c:	2300      	movs	r3, #0
 800254e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002550:	f107 031c 	add.w	r3, r7, #28
 8002554:	4619      	mov	r1, r3
 8002556:	4830      	ldr	r0, [pc, #192]	@ (8002618 <HAL_OPAMP_MspInit+0x144>)
 8002558:	f002 fcdc 	bl	8004f14 <HAL_GPIO_Init>
    /* USER CODE BEGIN OPAMP2_MspInit 1 */

    /* USER CODE END OPAMP2_MspInit 1 */
  }

}
 800255c:	e052      	b.n	8002604 <HAL_OPAMP_MspInit+0x130>
  else if(hopamp->Instance==OPAMP2)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a2e      	ldr	r2, [pc, #184]	@ (800261c <HAL_OPAMP_MspInit+0x148>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d14d      	bne.n	8002604 <HAL_OPAMP_MspInit+0x130>
    HAL_RCC_OPAMP_CLK_ENABLED++;
 8002568:	4b29      	ldr	r3, [pc, #164]	@ (8002610 <HAL_OPAMP_MspInit+0x13c>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	3301      	adds	r3, #1
 800256e:	4a28      	ldr	r2, [pc, #160]	@ (8002610 <HAL_OPAMP_MspInit+0x13c>)
 8002570:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_OPAMP_CLK_ENABLED==1){
 8002572:	4b27      	ldr	r3, [pc, #156]	@ (8002610 <HAL_OPAMP_MspInit+0x13c>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	2b01      	cmp	r3, #1
 8002578:	d10e      	bne.n	8002598 <HAL_OPAMP_MspInit+0xc4>
      __HAL_RCC_OPAMP_CLK_ENABLE();
 800257a:	4b26      	ldr	r3, [pc, #152]	@ (8002614 <HAL_OPAMP_MspInit+0x140>)
 800257c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002580:	4a24      	ldr	r2, [pc, #144]	@ (8002614 <HAL_OPAMP_MspInit+0x140>)
 8002582:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002586:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800258a:	4b22      	ldr	r3, [pc, #136]	@ (8002614 <HAL_OPAMP_MspInit+0x140>)
 800258c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002590:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002594:	613b      	str	r3, [r7, #16]
 8002596:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002598:	4b1e      	ldr	r3, [pc, #120]	@ (8002614 <HAL_OPAMP_MspInit+0x140>)
 800259a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800259e:	4a1d      	ldr	r2, [pc, #116]	@ (8002614 <HAL_OPAMP_MspInit+0x140>)
 80025a0:	f043 0301 	orr.w	r3, r3, #1
 80025a4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80025a8:	4b1a      	ldr	r3, [pc, #104]	@ (8002614 <HAL_OPAMP_MspInit+0x140>)
 80025aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80025ae:	f003 0301 	and.w	r3, r3, #1
 80025b2:	60fb      	str	r3, [r7, #12]
 80025b4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025b6:	4b17      	ldr	r3, [pc, #92]	@ (8002614 <HAL_OPAMP_MspInit+0x140>)
 80025b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80025bc:	4a15      	ldr	r2, [pc, #84]	@ (8002614 <HAL_OPAMP_MspInit+0x140>)
 80025be:	f043 0302 	orr.w	r3, r3, #2
 80025c2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80025c6:	4b13      	ldr	r3, [pc, #76]	@ (8002614 <HAL_OPAMP_MspInit+0x140>)
 80025c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80025cc:	f003 0302 	and.w	r3, r3, #2
 80025d0:	60bb      	str	r3, [r7, #8]
 80025d2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80025d4:	2340      	movs	r3, #64	@ 0x40
 80025d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80025d8:	2303      	movs	r3, #3
 80025da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025dc:	2300      	movs	r3, #0
 80025de:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025e0:	f107 031c 	add.w	r3, r7, #28
 80025e4:	4619      	mov	r1, r3
 80025e6:	480c      	ldr	r0, [pc, #48]	@ (8002618 <HAL_OPAMP_MspInit+0x144>)
 80025e8:	f002 fc94 	bl	8004f14 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80025ec:	2301      	movs	r3, #1
 80025ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80025f0:	2303      	movs	r3, #3
 80025f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f4:	2300      	movs	r3, #0
 80025f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025f8:	f107 031c 	add.w	r3, r7, #28
 80025fc:	4619      	mov	r1, r3
 80025fe:	4808      	ldr	r0, [pc, #32]	@ (8002620 <HAL_OPAMP_MspInit+0x14c>)
 8002600:	f002 fc88 	bl	8004f14 <HAL_GPIO_Init>
}
 8002604:	bf00      	nop
 8002606:	3730      	adds	r7, #48	@ 0x30
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}
 800260c:	40007000 	.word	0x40007000
 8002610:	200005c0 	.word	0x200005c0
 8002614:	40030c00 	.word	0x40030c00
 8002618:	42020000 	.word	0x42020000
 800261c:	40007010 	.word	0x40007010
 8002620:	42020400 	.word	0x42020400

08002624 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b0aa      	sub	sp, #168	@ 0xa8
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800262c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002630:	2200      	movs	r2, #0
 8002632:	601a      	str	r2, [r3, #0]
 8002634:	605a      	str	r2, [r3, #4]
 8002636:	609a      	str	r2, [r3, #8]
 8002638:	60da      	str	r2, [r3, #12]
 800263a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800263c:	f107 031c 	add.w	r3, r7, #28
 8002640:	2278      	movs	r2, #120	@ 0x78
 8002642:	2100      	movs	r1, #0
 8002644:	4618      	mov	r0, r3
 8002646:	f007 faf9 	bl	8009c3c <memset>
  if(hspi->Instance==SPI1)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a65      	ldr	r2, [pc, #404]	@ (80027e4 <HAL_SPI_MspInit+0x1c0>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d142      	bne.n	80026da <HAL_SPI_MspInit+0xb6>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8002654:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002658:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Spi1ClockSelection = RCC_SPI1CLKSOURCE_PCLK2;
 800265a:	2300      	movs	r3, #0
 800265c:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800265e:	f107 031c 	add.w	r3, r7, #28
 8002662:	4618      	mov	r0, r3
 8002664:	f003 fcfe 	bl	8006064 <HAL_RCCEx_PeriphCLKConfig>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d001      	beq.n	8002672 <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 800266e:	f7ff fdf7 	bl	8002260 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002672:	4b5d      	ldr	r3, [pc, #372]	@ (80027e8 <HAL_SPI_MspInit+0x1c4>)
 8002674:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002678:	4a5b      	ldr	r2, [pc, #364]	@ (80027e8 <HAL_SPI_MspInit+0x1c4>)
 800267a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800267e:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8002682:	4b59      	ldr	r3, [pc, #356]	@ (80027e8 <HAL_SPI_MspInit+0x1c4>)
 8002684:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002688:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800268c:	61bb      	str	r3, [r7, #24]
 800268e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002690:	4b55      	ldr	r3, [pc, #340]	@ (80027e8 <HAL_SPI_MspInit+0x1c4>)
 8002692:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002696:	4a54      	ldr	r2, [pc, #336]	@ (80027e8 <HAL_SPI_MspInit+0x1c4>)
 8002698:	f043 0301 	orr.w	r3, r3, #1
 800269c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80026a0:	4b51      	ldr	r3, [pc, #324]	@ (80027e8 <HAL_SPI_MspInit+0x1c4>)
 80026a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80026a6:	f003 0301 	and.w	r3, r3, #1
 80026aa:	617b      	str	r3, [r7, #20]
 80026ac:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80026ae:	23a0      	movs	r3, #160	@ 0xa0
 80026b0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026b4:	2302      	movs	r3, #2
 80026b6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ba:	2300      	movs	r3, #0
 80026bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026c0:	2300      	movs	r3, #0
 80026c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80026c6:	2305      	movs	r3, #5
 80026c8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026cc:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80026d0:	4619      	mov	r1, r3
 80026d2:	4846      	ldr	r0, [pc, #280]	@ (80027ec <HAL_SPI_MspInit+0x1c8>)
 80026d4:	f002 fc1e 	bl	8004f14 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 80026d8:	e080      	b.n	80027dc <HAL_SPI_MspInit+0x1b8>
  else if(hspi->Instance==SPI2)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a44      	ldr	r2, [pc, #272]	@ (80027f0 <HAL_SPI_MspInit+0x1cc>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d17b      	bne.n	80027dc <HAL_SPI_MspInit+0x1b8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 80026e4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80026e8:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Spi2ClockSelection = RCC_SPI2CLKSOURCE_PCLK1;
 80026ea:	2300      	movs	r3, #0
 80026ec:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80026ee:	f107 031c 	add.w	r3, r7, #28
 80026f2:	4618      	mov	r0, r3
 80026f4:	f003 fcb6 	bl	8006064 <HAL_RCCEx_PeriphCLKConfig>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d001      	beq.n	8002702 <HAL_SPI_MspInit+0xde>
      Error_Handler();
 80026fe:	f7ff fdaf 	bl	8002260 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002702:	4b39      	ldr	r3, [pc, #228]	@ (80027e8 <HAL_SPI_MspInit+0x1c4>)
 8002704:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002708:	4a37      	ldr	r2, [pc, #220]	@ (80027e8 <HAL_SPI_MspInit+0x1c4>)
 800270a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800270e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002712:	4b35      	ldr	r3, [pc, #212]	@ (80027e8 <HAL_SPI_MspInit+0x1c4>)
 8002714:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002718:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800271c:	613b      	str	r3, [r7, #16]
 800271e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002720:	4b31      	ldr	r3, [pc, #196]	@ (80027e8 <HAL_SPI_MspInit+0x1c4>)
 8002722:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002726:	4a30      	ldr	r2, [pc, #192]	@ (80027e8 <HAL_SPI_MspInit+0x1c4>)
 8002728:	f043 0304 	orr.w	r3, r3, #4
 800272c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002730:	4b2d      	ldr	r3, [pc, #180]	@ (80027e8 <HAL_SPI_MspInit+0x1c4>)
 8002732:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002736:	f003 0304 	and.w	r3, r3, #4
 800273a:	60fb      	str	r3, [r7, #12]
 800273c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800273e:	4b2a      	ldr	r3, [pc, #168]	@ (80027e8 <HAL_SPI_MspInit+0x1c4>)
 8002740:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002744:	4a28      	ldr	r2, [pc, #160]	@ (80027e8 <HAL_SPI_MspInit+0x1c4>)
 8002746:	f043 0302 	orr.w	r3, r3, #2
 800274a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800274e:	4b26      	ldr	r3, [pc, #152]	@ (80027e8 <HAL_SPI_MspInit+0x1c4>)
 8002750:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002754:	f003 0302 	and.w	r3, r3, #2
 8002758:	60bb      	str	r3, [r7, #8]
 800275a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800275c:	2302      	movs	r3, #2
 800275e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002762:	2302      	movs	r3, #2
 8002764:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002768:	2300      	movs	r3, #0
 800276a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800276e:	2300      	movs	r3, #0
 8002770:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF3_SPI2;
 8002774:	2303      	movs	r3, #3
 8002776:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800277a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800277e:	4619      	mov	r1, r3
 8002780:	481c      	ldr	r0, [pc, #112]	@ (80027f4 <HAL_SPI_MspInit+0x1d0>)
 8002782:	f002 fbc7 	bl	8004f14 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002786:	2304      	movs	r3, #4
 8002788:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800278c:	2302      	movs	r3, #2
 800278e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002792:	2300      	movs	r3, #0
 8002794:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002798:	2300      	movs	r3, #0
 800279a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800279e:	2305      	movs	r3, #5
 80027a0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027a4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80027a8:	4619      	mov	r1, r3
 80027aa:	4812      	ldr	r0, [pc, #72]	@ (80027f4 <HAL_SPI_MspInit+0x1d0>)
 80027ac:	f002 fbb2 	bl	8004f14 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80027b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80027b4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027b8:	2302      	movs	r3, #2
 80027ba:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027be:	2300      	movs	r3, #0
 80027c0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027c4:	2300      	movs	r3, #0
 80027c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80027ca:	2305      	movs	r3, #5
 80027cc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027d0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80027d4:	4619      	mov	r1, r3
 80027d6:	4808      	ldr	r0, [pc, #32]	@ (80027f8 <HAL_SPI_MspInit+0x1d4>)
 80027d8:	f002 fb9c 	bl	8004f14 <HAL_GPIO_Init>
}
 80027dc:	bf00      	nop
 80027de:	37a8      	adds	r7, #168	@ 0xa8
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	40013000 	.word	0x40013000
 80027e8:	40030c00 	.word	0x40030c00
 80027ec:	42020000 	.word	0x42020000
 80027f0:	40003800 	.word	0x40003800
 80027f4:	42020800 	.word	0x42020800
 80027f8:	42020400 	.word	0x42020400

080027fc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b085      	sub	sp, #20
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a0b      	ldr	r2, [pc, #44]	@ (8002838 <HAL_TIM_Base_MspInit+0x3c>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d10e      	bne.n	800282c <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800280e:	4b0b      	ldr	r3, [pc, #44]	@ (800283c <HAL_TIM_Base_MspInit+0x40>)
 8002810:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002814:	4a09      	ldr	r2, [pc, #36]	@ (800283c <HAL_TIM_Base_MspInit+0x40>)
 8002816:	f043 0302 	orr.w	r3, r3, #2
 800281a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800281e:	4b07      	ldr	r3, [pc, #28]	@ (800283c <HAL_TIM_Base_MspInit+0x40>)
 8002820:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002824:	f003 0302 	and.w	r3, r3, #2
 8002828:	60fb      	str	r3, [r7, #12]
 800282a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 800282c:	bf00      	nop
 800282e:	3714      	adds	r7, #20
 8002830:	46bd      	mov	sp, r7
 8002832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002836:	4770      	bx	lr
 8002838:	40000400 	.word	0x40000400
 800283c:	40030c00 	.word	0x40030c00

08002840 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b088      	sub	sp, #32
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002848:	f107 030c 	add.w	r3, r7, #12
 800284c:	2200      	movs	r2, #0
 800284e:	601a      	str	r2, [r3, #0]
 8002850:	605a      	str	r2, [r3, #4]
 8002852:	609a      	str	r2, [r3, #8]
 8002854:	60da      	str	r2, [r3, #12]
 8002856:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a13      	ldr	r2, [pc, #76]	@ (80028ac <HAL_TIM_MspPostInit+0x6c>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d11f      	bne.n	80028a2 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002862:	4b13      	ldr	r3, [pc, #76]	@ (80028b0 <HAL_TIM_MspPostInit+0x70>)
 8002864:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002868:	4a11      	ldr	r2, [pc, #68]	@ (80028b0 <HAL_TIM_MspPostInit+0x70>)
 800286a:	f043 0304 	orr.w	r3, r3, #4
 800286e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002872:	4b0f      	ldr	r3, [pc, #60]	@ (80028b0 <HAL_TIM_MspPostInit+0x70>)
 8002874:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002878:	f003 0304 	and.w	r3, r3, #4
 800287c:	60bb      	str	r3, [r7, #8]
 800287e:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = LCD_EXTCOMIN_Pin;
 8002880:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002884:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002886:	2302      	movs	r3, #2
 8002888:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800288a:	2300      	movs	r3, #0
 800288c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800288e:	2300      	movs	r3, #0
 8002890:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002892:	2302      	movs	r3, #2
 8002894:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(LCD_EXTCOMIN_GPIO_Port, &GPIO_InitStruct);
 8002896:	f107 030c 	add.w	r3, r7, #12
 800289a:	4619      	mov	r1, r3
 800289c:	4805      	ldr	r0, [pc, #20]	@ (80028b4 <HAL_TIM_MspPostInit+0x74>)
 800289e:	f002 fb39 	bl	8004f14 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80028a2:	bf00      	nop
 80028a4:	3720      	adds	r7, #32
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	40000400 	.word	0x40000400
 80028b0:	40030c00 	.word	0x40030c00
 80028b4:	42020800 	.word	0x42020800

080028b8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b0a8      	sub	sp, #160	@ 0xa0
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028c0:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80028c4:	2200      	movs	r2, #0
 80028c6:	601a      	str	r2, [r3, #0]
 80028c8:	605a      	str	r2, [r3, #4]
 80028ca:	609a      	str	r2, [r3, #8]
 80028cc:	60da      	str	r2, [r3, #12]
 80028ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80028d0:	f107 0314 	add.w	r3, r7, #20
 80028d4:	2278      	movs	r2, #120	@ 0x78
 80028d6:	2100      	movs	r1, #0
 80028d8:	4618      	mov	r0, r3
 80028da:	f007 f9af 	bl	8009c3c <memset>
  if(huart->Instance==UART5)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4a36      	ldr	r2, [pc, #216]	@ (80029bc <HAL_UART_MspInit+0x104>)
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d165      	bne.n	80029b4 <HAL_UART_MspInit+0xfc>

    /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 80028e8:	2308      	movs	r3, #8
 80028ea:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 80028ec:	2300      	movs	r3, #0
 80028ee:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028f0:	f107 0314 	add.w	r3, r7, #20
 80028f4:	4618      	mov	r0, r3
 80028f6:	f003 fbb5 	bl	8006064 <HAL_RCCEx_PeriphCLKConfig>
 80028fa:	4603      	mov	r3, r0
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d001      	beq.n	8002904 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002900:	f7ff fcae 	bl	8002260 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8002904:	4b2e      	ldr	r3, [pc, #184]	@ (80029c0 <HAL_UART_MspInit+0x108>)
 8002906:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800290a:	4a2d      	ldr	r2, [pc, #180]	@ (80029c0 <HAL_UART_MspInit+0x108>)
 800290c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002910:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002914:	4b2a      	ldr	r3, [pc, #168]	@ (80029c0 <HAL_UART_MspInit+0x108>)
 8002916:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800291a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800291e:	613b      	str	r3, [r7, #16]
 8002920:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002922:	4b27      	ldr	r3, [pc, #156]	@ (80029c0 <HAL_UART_MspInit+0x108>)
 8002924:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002928:	4a25      	ldr	r2, [pc, #148]	@ (80029c0 <HAL_UART_MspInit+0x108>)
 800292a:	f043 0304 	orr.w	r3, r3, #4
 800292e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002932:	4b23      	ldr	r3, [pc, #140]	@ (80029c0 <HAL_UART_MspInit+0x108>)
 8002934:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002938:	f003 0304 	and.w	r3, r3, #4
 800293c:	60fb      	str	r3, [r7, #12]
 800293e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002940:	4b1f      	ldr	r3, [pc, #124]	@ (80029c0 <HAL_UART_MspInit+0x108>)
 8002942:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002946:	4a1e      	ldr	r2, [pc, #120]	@ (80029c0 <HAL_UART_MspInit+0x108>)
 8002948:	f043 0308 	orr.w	r3, r3, #8
 800294c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002950:	4b1b      	ldr	r3, [pc, #108]	@ (80029c0 <HAL_UART_MspInit+0x108>)
 8002952:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002956:	f003 0308 	and.w	r3, r3, #8
 800295a:	60bb      	str	r3, [r7, #8]
 800295c:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800295e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002962:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002966:	2302      	movs	r3, #2
 8002968:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800296c:	2300      	movs	r3, #0
 800296e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002972:	2300      	movs	r3, #0
 8002974:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002978:	2308      	movs	r3, #8
 800297a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800297e:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8002982:	4619      	mov	r1, r3
 8002984:	480f      	ldr	r0, [pc, #60]	@ (80029c4 <HAL_UART_MspInit+0x10c>)
 8002986:	f002 fac5 	bl	8004f14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800298a:	2304      	movs	r3, #4
 800298c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002990:	2302      	movs	r3, #2
 8002992:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002996:	2300      	movs	r3, #0
 8002998:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800299c:	2300      	movs	r3, #0
 800299e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80029a2:	2308      	movs	r3, #8
 80029a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80029a8:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80029ac:	4619      	mov	r1, r3
 80029ae:	4806      	ldr	r0, [pc, #24]	@ (80029c8 <HAL_UART_MspInit+0x110>)
 80029b0:	f002 fab0 	bl	8004f14 <HAL_GPIO_Init>

    /* USER CODE END UART5_MspInit 1 */

  }

}
 80029b4:	bf00      	nop
 80029b6:	37a0      	adds	r7, #160	@ 0xa0
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	40005000 	.word	0x40005000
 80029c0:	40030c00 	.word	0x40030c00
 80029c4:	42020800 	.word	0x42020800
 80029c8:	42020c00 	.word	0x42020c00

080029cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029cc:	b480      	push	{r7}
 80029ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80029d0:	bf00      	nop
 80029d2:	e7fd      	b.n	80029d0 <NMI_Handler+0x4>

080029d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029d4:	b480      	push	{r7}
 80029d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029d8:	bf00      	nop
 80029da:	e7fd      	b.n	80029d8 <HardFault_Handler+0x4>

080029dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029dc:	b480      	push	{r7}
 80029de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029e0:	bf00      	nop
 80029e2:	e7fd      	b.n	80029e0 <MemManage_Handler+0x4>

080029e4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029e4:	b480      	push	{r7}
 80029e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029e8:	bf00      	nop
 80029ea:	e7fd      	b.n	80029e8 <BusFault_Handler+0x4>

080029ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029ec:	b480      	push	{r7}
 80029ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029f0:	bf00      	nop
 80029f2:	e7fd      	b.n	80029f0 <UsageFault_Handler+0x4>

080029f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029f4:	b480      	push	{r7}
 80029f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029f8:	bf00      	nop
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr

08002a02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a02:	b480      	push	{r7}
 8002a04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a06:	bf00      	nop
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr

08002a10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a10:	b480      	push	{r7}
 8002a12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a14:	bf00      	nop
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr

08002a1e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a1e:	b580      	push	{r7, lr}
 8002a20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a22:	f000 fb7f 	bl	8003124 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a26:	bf00      	nop
 8002a28:	bd80      	pop	{r7, pc}

08002a2a <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI Line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 8002a2a:	b580      	push	{r7, lr}
 8002a2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8002a2e:	2000      	movs	r0, #0
 8002a30:	f000 f9e4 	bl	8002dfc <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 8002a34:	bf00      	nop
 8002a36:	bd80      	pop	{r7, pc}

08002a38 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	af00      	add	r7, sp, #0
  return 1;
 8002a3c:	2301      	movs	r3, #1
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr

08002a48 <_kill>:

int _kill(int pid, int sig)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
 8002a50:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002a52:	f007 f8fb 	bl	8009c4c <__errno>
 8002a56:	4603      	mov	r3, r0
 8002a58:	2216      	movs	r2, #22
 8002a5a:	601a      	str	r2, [r3, #0]
  return -1;
 8002a5c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	3708      	adds	r7, #8
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bd80      	pop	{r7, pc}

08002a68 <_exit>:

void _exit (int status)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002a70:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002a74:	6878      	ldr	r0, [r7, #4]
 8002a76:	f7ff ffe7 	bl	8002a48 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002a7a:	bf00      	nop
 8002a7c:	e7fd      	b.n	8002a7a <_exit+0x12>

08002a7e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a7e:	b580      	push	{r7, lr}
 8002a80:	b086      	sub	sp, #24
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	60f8      	str	r0, [r7, #12]
 8002a86:	60b9      	str	r1, [r7, #8]
 8002a88:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	617b      	str	r3, [r7, #20]
 8002a8e:	e00a      	b.n	8002aa6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a90:	f3af 8000 	nop.w
 8002a94:	4601      	mov	r1, r0
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	1c5a      	adds	r2, r3, #1
 8002a9a:	60ba      	str	r2, [r7, #8]
 8002a9c:	b2ca      	uxtb	r2, r1
 8002a9e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	3301      	adds	r3, #1
 8002aa4:	617b      	str	r3, [r7, #20]
 8002aa6:	697a      	ldr	r2, [r7, #20]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	dbf0      	blt.n	8002a90 <_read+0x12>
  }

  return len;
 8002aae:	687b      	ldr	r3, [r7, #4]
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	3718      	adds	r7, #24
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}

08002ab8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b086      	sub	sp, #24
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	60f8      	str	r0, [r7, #12]
 8002ac0:	60b9      	str	r1, [r7, #8]
 8002ac2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	617b      	str	r3, [r7, #20]
 8002ac8:	e009      	b.n	8002ade <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002aca:	68bb      	ldr	r3, [r7, #8]
 8002acc:	1c5a      	adds	r2, r3, #1
 8002ace:	60ba      	str	r2, [r7, #8]
 8002ad0:	781b      	ldrb	r3, [r3, #0]
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f000 fa0c 	bl	8002ef0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	3301      	adds	r3, #1
 8002adc:	617b      	str	r3, [r7, #20]
 8002ade:	697a      	ldr	r2, [r7, #20]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	429a      	cmp	r2, r3
 8002ae4:	dbf1      	blt.n	8002aca <_write+0x12>
  }
  return len;
 8002ae6:	687b      	ldr	r3, [r7, #4]
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	3718      	adds	r7, #24
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}

08002af0 <_close>:

int _close(int file)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002af8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	370c      	adds	r7, #12
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr

08002b08 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b083      	sub	sp, #12
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002b18:	605a      	str	r2, [r3, #4]
  return 0;
 8002b1a:	2300      	movs	r3, #0
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr

08002b28 <_isatty>:

int _isatty(int file)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002b30:	2301      	movs	r3, #1
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	370c      	adds	r7, #12
 8002b36:	46bd      	mov	sp, r7
 8002b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3c:	4770      	bx	lr

08002b3e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b3e:	b480      	push	{r7}
 8002b40:	b085      	sub	sp, #20
 8002b42:	af00      	add	r7, sp, #0
 8002b44:	60f8      	str	r0, [r7, #12]
 8002b46:	60b9      	str	r1, [r7, #8]
 8002b48:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002b4a:	2300      	movs	r3, #0
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3714      	adds	r7, #20
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr

08002b58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b086      	sub	sp, #24
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b60:	4a14      	ldr	r2, [pc, #80]	@ (8002bb4 <_sbrk+0x5c>)
 8002b62:	4b15      	ldr	r3, [pc, #84]	@ (8002bb8 <_sbrk+0x60>)
 8002b64:	1ad3      	subs	r3, r2, r3
 8002b66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b6c:	4b13      	ldr	r3, [pc, #76]	@ (8002bbc <_sbrk+0x64>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d102      	bne.n	8002b7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b74:	4b11      	ldr	r3, [pc, #68]	@ (8002bbc <_sbrk+0x64>)
 8002b76:	4a12      	ldr	r2, [pc, #72]	@ (8002bc0 <_sbrk+0x68>)
 8002b78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b7a:	4b10      	ldr	r3, [pc, #64]	@ (8002bbc <_sbrk+0x64>)
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	4413      	add	r3, r2
 8002b82:	693a      	ldr	r2, [r7, #16]
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d207      	bcs.n	8002b98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b88:	f007 f860 	bl	8009c4c <__errno>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	220c      	movs	r2, #12
 8002b90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b92:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002b96:	e009      	b.n	8002bac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b98:	4b08      	ldr	r3, [pc, #32]	@ (8002bbc <_sbrk+0x64>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b9e:	4b07      	ldr	r3, [pc, #28]	@ (8002bbc <_sbrk+0x64>)
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	4413      	add	r3, r2
 8002ba6:	4a05      	ldr	r2, [pc, #20]	@ (8002bbc <_sbrk+0x64>)
 8002ba8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002baa:	68fb      	ldr	r3, [r7, #12]
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3718      	adds	r7, #24
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}
 8002bb4:	20030000 	.word	0x20030000
 8002bb8:	00000400 	.word	0x00000400
 8002bbc:	200005c4 	.word	0x200005c4
 8002bc0:	200007c0 	.word	0x200007c0

08002bc4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002bc8:	4b06      	ldr	r3, [pc, #24]	@ (8002be4 <SystemInit+0x20>)
 8002bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bce:	4a05      	ldr	r2, [pc, #20]	@ (8002be4 <SystemInit+0x20>)
 8002bd0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002bd4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002bd8:	bf00      	nop
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr
 8002be2:	bf00      	nop
 8002be4:	e000ed00 	.word	0xe000ed00

08002be8 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b083      	sub	sp, #12
 8002bec:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR1 & RCC_CFGR1_SWS)
 8002bee:	4b2c      	ldr	r3, [pc, #176]	@ (8002ca0 <SystemCoreClockUpdate+0xb8>)
 8002bf0:	69db      	ldr	r3, [r3, #28]
 8002bf2:	f003 030c 	and.w	r3, r3, #12
 8002bf6:	2b08      	cmp	r3, #8
 8002bf8:	d034      	beq.n	8002c64 <SystemCoreClockUpdate+0x7c>
 8002bfa:	2b08      	cmp	r3, #8
 8002bfc:	d836      	bhi.n	8002c6c <SystemCoreClockUpdate+0x84>
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d002      	beq.n	8002c08 <SystemCoreClockUpdate+0x20>
 8002c02:	2b04      	cmp	r3, #4
 8002c04:	d02a      	beq.n	8002c5c <SystemCoreClockUpdate+0x74>
 8002c06:	e031      	b.n	8002c6c <SystemCoreClockUpdate+0x84>
  {
  case 0x00:  /* MSIS used as system clock source */
    /* Read RCC ICSR1 register */
    tmp = RCC->ICSCR1;
 8002c08:	4b25      	ldr	r3, [pc, #148]	@ (8002ca0 <SystemCoreClockUpdate+0xb8>)
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	603b      	str	r3, [r7, #0]
    /* Check which MSIS Range is selected */
    if ((tmp & RCC_ICSCR1_MSIRGSEL) != 0x00u)
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d00f      	beq.n	8002c38 <SystemCoreClockUpdate+0x50>
    {
      /* Check which MSIRCx is selected as MSIS source */
      if ((tmp & RCC_ICSCR1_MSISSEL) != 0x00u)
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	da03      	bge.n	8002c26 <SystemCoreClockUpdate+0x3e>
      {
        /* MSI RC1 is selected */
        SystemCoreClock = MSIRC1_VALUE;
 8002c1e:	4b21      	ldr	r3, [pc, #132]	@ (8002ca4 <SystemCoreClockUpdate+0xbc>)
 8002c20:	4a21      	ldr	r2, [pc, #132]	@ (8002ca8 <SystemCoreClockUpdate+0xc0>)
 8002c22:	601a      	str	r2, [r3, #0]
 8002c24:	e002      	b.n	8002c2c <SystemCoreClockUpdate+0x44>
      }
      else
      {
        /* MSI RC0 is selected */
        SystemCoreClock = MSIRC0_VALUE;
 8002c26:	4b1f      	ldr	r3, [pc, #124]	@ (8002ca4 <SystemCoreClockUpdate+0xbc>)
 8002c28:	4a20      	ldr	r2, [pc, #128]	@ (8002cac <SystemCoreClockUpdate+0xc4>)
 8002c2a:	601a      	str	r2, [r3, #0]
      }

      /* Get MSIS range */
      msirange = (tmp & RCC_ICSCR1_MSISDIV) >> RCC_ICSCR1_MSISDIV_Pos;
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	0f5b      	lsrs	r3, r3, #29
 8002c30:	f003 0303 	and.w	r3, r3, #3
 8002c34:	607b      	str	r3, [r7, #4]
 8002c36:	e009      	b.n	8002c4c <SystemCoreClockUpdate+0x64>
    }
    else
    {
      /* MSI RC1 is selected */
      SystemCoreClock = MSIRC1_VALUE;
 8002c38:	4b1a      	ldr	r3, [pc, #104]	@ (8002ca4 <SystemCoreClockUpdate+0xbc>)
 8002c3a:	4a1b      	ldr	r2, [pc, #108]	@ (8002ca8 <SystemCoreClockUpdate+0xc0>)
 8002c3c:	601a      	str	r2, [r3, #0]

      /* Get MSIS range */
      msirange = (RCC->CSR & (RCC_CSR_MSISDIVS_1 | RCC_CSR_MSISDIVS_0)) >> RCC_CSR_MSISDIVS_Pos;
 8002c3e:	4b18      	ldr	r3, [pc, #96]	@ (8002ca0 <SystemCoreClockUpdate+0xb8>)
 8002c40:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8002c44:	0b1b      	lsrs	r3, r3, #12
 8002c46:	f003 0303 	and.w	r3, r3, #3
 8002c4a:	607b      	str	r3, [r7, #4]
    }

    /*MSIS frequency in HZ*/
    SystemCoreClock >>= msirange;
 8002c4c:	4b15      	ldr	r3, [pc, #84]	@ (8002ca4 <SystemCoreClockUpdate+0xbc>)
 8002c4e:	681a      	ldr	r2, [r3, #0]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	fa22 f303 	lsr.w	r3, r2, r3
 8002c56:	4a13      	ldr	r2, [pc, #76]	@ (8002ca4 <SystemCoreClockUpdate+0xbc>)
 8002c58:	6013      	str	r3, [r2, #0]
    break;
 8002c5a:	e00c      	b.n	8002c76 <SystemCoreClockUpdate+0x8e>

  case RCC_CFGR1_SWS_0:  /* HSI used as system clock source */
    SystemCoreClock = HSI_VALUE;
 8002c5c:	4b11      	ldr	r3, [pc, #68]	@ (8002ca4 <SystemCoreClockUpdate+0xbc>)
 8002c5e:	4a14      	ldr	r2, [pc, #80]	@ (8002cb0 <SystemCoreClockUpdate+0xc8>)
 8002c60:	601a      	str	r2, [r3, #0]
    break;
 8002c62:	e008      	b.n	8002c76 <SystemCoreClockUpdate+0x8e>

  case RCC_CFGR1_SWS_1:  /* HSE used as system clock source */
    SystemCoreClock = HSE_VALUE;
 8002c64:	4b0f      	ldr	r3, [pc, #60]	@ (8002ca4 <SystemCoreClockUpdate+0xbc>)
 8002c66:	4a12      	ldr	r2, [pc, #72]	@ (8002cb0 <SystemCoreClockUpdate+0xc8>)
 8002c68:	601a      	str	r2, [r3, #0]
    break;
 8002c6a:	e004      	b.n	8002c76 <SystemCoreClockUpdate+0x8e>

  default:
    SystemCoreClock = 0xFFFFFFFFu;
 8002c6c:	4b0d      	ldr	r3, [pc, #52]	@ (8002ca4 <SystemCoreClockUpdate+0xbc>)
 8002c6e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002c72:	601a      	str	r2, [r3, #0]
    break;
 8002c74:	bf00      	nop
  }

  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos)];
 8002c76:	4b0a      	ldr	r3, [pc, #40]	@ (8002ca0 <SystemCoreClockUpdate+0xb8>)
 8002c78:	6a1b      	ldr	r3, [r3, #32]
 8002c7a:	f003 030f 	and.w	r3, r3, #15
 8002c7e:	4a0d      	ldr	r2, [pc, #52]	@ (8002cb4 <SystemCoreClockUpdate+0xcc>)
 8002c80:	5cd3      	ldrb	r3, [r2, r3]
 8002c82:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8002c84:	4b07      	ldr	r3, [pc, #28]	@ (8002ca4 <SystemCoreClockUpdate+0xbc>)
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	fa22 f303 	lsr.w	r3, r2, r3
 8002c8e:	4a05      	ldr	r2, [pc, #20]	@ (8002ca4 <SystemCoreClockUpdate+0xbc>)
 8002c90:	6013      	str	r3, [r2, #0]
}
 8002c92:	bf00      	nop
 8002c94:	370c      	adds	r7, #12
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr
 8002c9e:	bf00      	nop
 8002ca0:	40030c00 	.word	0x40030c00
 8002ca4:	20000004 	.word	0x20000004
 8002ca8:	016e3600 	.word	0x016e3600
 8002cac:	05b8d800 	.word	0x05b8d800
 8002cb0:	00f42400 	.word	0x00f42400
 8002cb4:	08022efc 	.word	0x08022efc

08002cb8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8002cb8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002cf0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002cbc:	f7ff ff82 	bl	8002bc4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002cc0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002cc2:	e003      	b.n	8002ccc <LoopCopyDataInit>

08002cc4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002cc4:	4b0b      	ldr	r3, [pc, #44]	@ (8002cf4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002cc6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002cc8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002cca:	3104      	adds	r1, #4

08002ccc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002ccc:	480a      	ldr	r0, [pc, #40]	@ (8002cf8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002cce:	4b0b      	ldr	r3, [pc, #44]	@ (8002cfc <LoopForever+0xe>)
	adds	r2, r0, r1
 8002cd0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002cd2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002cd4:	d3f6      	bcc.n	8002cc4 <CopyDataInit>
	ldr	r2, =_sbss
 8002cd6:	4a0a      	ldr	r2, [pc, #40]	@ (8002d00 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002cd8:	e002      	b.n	8002ce0 <LoopFillZerobss>

08002cda <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002cda:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002cdc:	f842 3b04 	str.w	r3, [r2], #4

08002ce0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002ce0:	4b08      	ldr	r3, [pc, #32]	@ (8002d04 <LoopForever+0x16>)
	cmp	r2, r3
 8002ce2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002ce4:	d3f9      	bcc.n	8002cda <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002ce6:	f006 ffb7 	bl	8009c58 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002cea:	f7fe fb33 	bl	8001354 <main>

08002cee <LoopForever>:

LoopForever:
    b LoopForever
 8002cee:	e7fe      	b.n	8002cee <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8002cf0:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 8002cf4:	08023314 	.word	0x08023314
	ldr	r0, =_sdata
 8002cf8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002cfc:	200001e8 	.word	0x200001e8
	ldr	r2, =_sbss
 8002d00:	200001e8 	.word	0x200001e8
	ldr	r3, = _ebss
 8002d04:	200007bc 	.word	0x200007bc

08002d08 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002d08:	e7fe      	b.n	8002d08 <ADC1_IRQHandler>
	...

08002d0c <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b088      	sub	sp, #32
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	4603      	mov	r3, r0
 8002d14:	460a      	mov	r2, r1
 8002d16:	71fb      	strb	r3, [r7, #7]
 8002d18:	4613      	mov	r3, r2
 8002d1a:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8002d1c:	4b31      	ldr	r3, [pc, #196]	@ (8002de4 <BSP_PB_Init+0xd8>)
 8002d1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002d22:	4a30      	ldr	r2, [pc, #192]	@ (8002de4 <BSP_PB_Init+0xd8>)
 8002d24:	f043 0304 	orr.w	r3, r3, #4
 8002d28:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002d2c:	4b2d      	ldr	r3, [pc, #180]	@ (8002de4 <BSP_PB_Init+0xd8>)
 8002d2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002d32:	f003 0304 	and.w	r3, r3, #4
 8002d36:	60bb      	str	r3, [r7, #8]
 8002d38:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8002d3a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002d3e:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8002d40:	2302      	movs	r3, #2
 8002d42:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d44:	2302      	movs	r3, #2
 8002d46:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == BUTTON_MODE_GPIO)
 8002d48:	79bb      	ldrb	r3, [r7, #6]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d10c      	bne.n	8002d68 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8002d52:	79fb      	ldrb	r3, [r7, #7]
 8002d54:	4a24      	ldr	r2, [pc, #144]	@ (8002de8 <BSP_PB_Init+0xdc>)
 8002d56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d5a:	f107 020c 	add.w	r2, r7, #12
 8002d5e:	4611      	mov	r1, r2
 8002d60:	4618      	mov	r0, r3
 8002d62:	f002 f8d7 	bl	8004f14 <HAL_GPIO_Init>
 8002d66:	e037      	b.n	8002dd8 <BSP_PB_Init+0xcc>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8002d68:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002d6c:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8002d6e:	79fb      	ldrb	r3, [r7, #7]
 8002d70:	4a1d      	ldr	r2, [pc, #116]	@ (8002de8 <BSP_PB_Init+0xdc>)
 8002d72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d76:	f107 020c 	add.w	r2, r7, #12
 8002d7a:	4611      	mov	r1, r2
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f002 f8c9 	bl	8004f14 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8002d82:	79fa      	ldrb	r2, [r7, #7]
 8002d84:	4613      	mov	r3, r2
 8002d86:	005b      	lsls	r3, r3, #1
 8002d88:	4413      	add	r3, r2
 8002d8a:	009b      	lsls	r3, r3, #2
 8002d8c:	4a17      	ldr	r2, [pc, #92]	@ (8002dec <BSP_PB_Init+0xe0>)
 8002d8e:	441a      	add	r2, r3
 8002d90:	79fb      	ldrb	r3, [r7, #7]
 8002d92:	4917      	ldr	r1, [pc, #92]	@ (8002df0 <BSP_PB_Init+0xe4>)
 8002d94:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002d98:	4619      	mov	r1, r3
 8002d9a:	4610      	mov	r0, r2
 8002d9c:	f002 f862 	bl	8004e64 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8002da0:	79fa      	ldrb	r2, [r7, #7]
 8002da2:	4613      	mov	r3, r2
 8002da4:	005b      	lsls	r3, r3, #1
 8002da6:	4413      	add	r3, r2
 8002da8:	009b      	lsls	r3, r3, #2
 8002daa:	4a10      	ldr	r2, [pc, #64]	@ (8002dec <BSP_PB_Init+0xe0>)
 8002dac:	1898      	adds	r0, r3, r2
 8002dae:	79fb      	ldrb	r3, [r7, #7]
 8002db0:	4a10      	ldr	r2, [pc, #64]	@ (8002df4 <BSP_PB_Init+0xe8>)
 8002db2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002db6:	461a      	mov	r2, r3
 8002db8:	2100      	movs	r1, #0
 8002dba:	f002 f827 	bl	8004e0c <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8002dbe:	2018      	movs	r0, #24
 8002dc0:	79fb      	ldrb	r3, [r7, #7]
 8002dc2:	4a0d      	ldr	r2, [pc, #52]	@ (8002df8 <BSP_PB_Init+0xec>)
 8002dc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	4619      	mov	r1, r3
 8002dcc:	f001 fcf6 	bl	80047bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8002dd0:	2318      	movs	r3, #24
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f001 fd0c 	bl	80047f0 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8002dd8:	2300      	movs	r3, #0
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3720      	adds	r7, #32
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	bf00      	nop
 8002de4:	40030c00 	.word	0x40030c00
 8002de8:	2000000c 	.word	0x2000000c
 8002dec:	200005c8 	.word	0x200005c8
 8002df0:	08022f14 	.word	0x08022f14
 8002df4:	20000010 	.word	0x20000010
 8002df8:	20000014 	.word	0x20000014

08002dfc <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b082      	sub	sp, #8
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	4603      	mov	r3, r0
 8002e04:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8002e06:	79fa      	ldrb	r2, [r7, #7]
 8002e08:	4613      	mov	r3, r2
 8002e0a:	005b      	lsls	r3, r3, #1
 8002e0c:	4413      	add	r3, r2
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	4a04      	ldr	r2, [pc, #16]	@ (8002e24 <BSP_PB_IRQHandler+0x28>)
 8002e12:	4413      	add	r3, r2
 8002e14:	4618      	mov	r0, r3
 8002e16:	f002 f839 	bl	8004e8c <HAL_EXTI_IRQHandler>
}
 8002e1a:	bf00      	nop
 8002e1c:	3708      	adds	r7, #8
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	200005c8 	.word	0x200005c8

08002e28 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a COM_InitTypeDef structure that contains the
  *                configuration information for the specified COM peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b084      	sub	sp, #16
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	4603      	mov	r3, r0
 8002e30:	6039      	str	r1, [r7, #0]
 8002e32:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8002e34:	2300      	movs	r3, #0
 8002e36:	60fb      	str	r3, [r7, #12]

  if (COM >= COMn)
 8002e38:	79fb      	ldrb	r3, [r7, #7]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d003      	beq.n	8002e46 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8002e3e:	f06f 0301 	mvn.w	r3, #1
 8002e42:	60fb      	str	r3, [r7, #12]
 8002e44:	e018      	b.n	8002e78 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8002e46:	79fb      	ldrb	r3, [r7, #7]
 8002e48:	2294      	movs	r2, #148	@ 0x94
 8002e4a:	fb02 f303 	mul.w	r3, r2, r3
 8002e4e:	4a0d      	ldr	r2, [pc, #52]	@ (8002e84 <BSP_COM_Init+0x5c>)
 8002e50:	4413      	add	r3, r2
 8002e52:	4618      	mov	r0, r3
 8002e54:	f000 f870 	bl	8002f38 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS == 0) */

    if (MX_USART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8002e58:	79fb      	ldrb	r3, [r7, #7]
 8002e5a:	2294      	movs	r2, #148	@ 0x94
 8002e5c:	fb02 f303 	mul.w	r3, r2, r3
 8002e60:	4a08      	ldr	r2, [pc, #32]	@ (8002e84 <BSP_COM_Init+0x5c>)
 8002e62:	4413      	add	r3, r2
 8002e64:	6839      	ldr	r1, [r7, #0]
 8002e66:	4618      	mov	r0, r3
 8002e68:	f000 f80e 	bl	8002e88 <MX_USART1_Init>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d002      	beq.n	8002e78 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8002e72:	f06f 0303 	mvn.w	r3, #3
 8002e76:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8002e78:	68fb      	ldr	r3, [r7, #12]
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	3710      	adds	r7, #16
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	200005d4 	.word	0x200005d4

08002e88 <MX_USART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
 8002e90:	6039      	str	r1, [r7, #0]
  /* USART configuration */
  huart->Instance                = COM_USART[COM1];
 8002e92:	4b16      	ldr	r3, [pc, #88]	@ (8002eec <MX_USART1_Init+0x64>)
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate           = COM_Init->BaudRate;
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	605a      	str	r2, [r3, #4]
  huart->Init.Mode               = UART_MODE_TX_RX;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	220c      	movs	r2, #12
 8002ea6:	615a      	str	r2, [r3, #20]
  huart->Init.Parity             = (uint32_t)COM_Init->Parity;
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	895b      	ldrh	r3, [r3, #10]
 8002eac:	461a      	mov	r2, r3
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	611a      	str	r2, [r3, #16]
  huart->Init.WordLength         = (uint32_t)COM_Init->WordLength;
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	685a      	ldr	r2, [r3, #4]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits           = (uint32_t)COM_Init->StopBits;
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	891b      	ldrh	r3, [r3, #8]
 8002ebe:	461a      	mov	r2, r3
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	60da      	str	r2, [r3, #12]
  huart->Init.HwFlowCtl          = (uint32_t)COM_Init->HwFlowCtl;
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	899b      	ldrh	r3, [r3, #12]
 8002ec8:	461a      	mov	r2, r3
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling       = UART_OVERSAMPLING_8;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002ed4:	61da      	str	r2, [r3, #28]
  huart->Init.ClockPrescaler     = UART_PRESCALER_DIV1;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	625a      	str	r2, [r3, #36]	@ 0x24
  return HAL_UART_Init(huart);
 8002edc:	6878      	ldr	r0, [r7, #4]
 8002ede:	f005 fb79 	bl	80085d4 <HAL_UART_Init>
 8002ee2:	4603      	mov	r3, r0
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	3708      	adds	r7, #8
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}
 8002eec:	20000008 	.word	0x20000008

08002ef0 <__io_putchar>:

/**
  * @brief  Redirect console output to COM
  */
PUTCHAR_PROTOTYPE
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b082      	sub	sp, #8
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8002ef8:	4b09      	ldr	r3, [pc, #36]	@ (8002f20 <__io_putchar+0x30>)
 8002efa:	781b      	ldrb	r3, [r3, #0]
 8002efc:	461a      	mov	r2, r3
 8002efe:	2394      	movs	r3, #148	@ 0x94
 8002f00:	fb02 f303 	mul.w	r3, r2, r3
 8002f04:	4a07      	ldr	r2, [pc, #28]	@ (8002f24 <__io_putchar+0x34>)
 8002f06:	1898      	adds	r0, r3, r2
 8002f08:	1d39      	adds	r1, r7, #4
 8002f0a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f0e:	2201      	movs	r2, #1
 8002f10:	f005 fbb0 	bl	8008674 <HAL_UART_Transmit>
  return ch;
 8002f14:	687b      	ldr	r3, [r7, #4]
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	3708      	adds	r7, #8
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	bf00      	nop
 8002f20:	20000668 	.word	0x20000668
 8002f24:	200005d4 	.word	0x200005d4

08002f28 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8002f2c:	2000      	movs	r0, #0
 8002f2e:	f7ff f97f 	bl	8002230 <BSP_PB_Callback>
}
 8002f32:	bf00      	nop
 8002f34:	bd80      	pop	{r7, pc}
	...

08002f38 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b08a      	sub	sp, #40	@ 0x28
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8002f40:	4b27      	ldr	r3, [pc, #156]	@ (8002fe0 <COM1_MspInit+0xa8>)
 8002f42:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002f46:	4a26      	ldr	r2, [pc, #152]	@ (8002fe0 <COM1_MspInit+0xa8>)
 8002f48:	f043 0301 	orr.w	r3, r3, #1
 8002f4c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002f50:	4b23      	ldr	r3, [pc, #140]	@ (8002fe0 <COM1_MspInit+0xa8>)
 8002f52:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002f56:	f003 0301 	and.w	r3, r3, #1
 8002f5a:	613b      	str	r3, [r7, #16]
 8002f5c:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8002f5e:	4b20      	ldr	r3, [pc, #128]	@ (8002fe0 <COM1_MspInit+0xa8>)
 8002f60:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002f64:	4a1e      	ldr	r2, [pc, #120]	@ (8002fe0 <COM1_MspInit+0xa8>)
 8002f66:	f043 0301 	orr.w	r3, r3, #1
 8002f6a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002f6e:	4b1c      	ldr	r3, [pc, #112]	@ (8002fe0 <COM1_MspInit+0xa8>)
 8002f70:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002f74:	f003 0301 	and.w	r3, r3, #1
 8002f78:	60fb      	str	r3, [r7, #12]
 8002f7a:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8002f7c:	4b18      	ldr	r3, [pc, #96]	@ (8002fe0 <COM1_MspInit+0xa8>)
 8002f7e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002f82:	4a17      	ldr	r2, [pc, #92]	@ (8002fe0 <COM1_MspInit+0xa8>)
 8002f84:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f88:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8002f8c:	4b14      	ldr	r3, [pc, #80]	@ (8002fe0 <COM1_MspInit+0xa8>)
 8002f8e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002f92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f96:	60bb      	str	r3, [r7, #8]
 8002f98:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 8002f9a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002f9e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002fa0:	2302      	movs	r3, #2
 8002fa2:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8002fa4:	2302      	movs	r3, #2
 8002fa6:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8002fac:	2307      	movs	r3, #7
 8002fae:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8002fb0:	f107 0314 	add.w	r3, r7, #20
 8002fb4:	4619      	mov	r1, r3
 8002fb6:	480b      	ldr	r0, [pc, #44]	@ (8002fe4 <COM1_MspInit+0xac>)
 8002fb8:	f001 ffac 	bl	8004f14 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin       = COM1_RX_PIN;
 8002fbc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002fc0:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002fc2:	2302      	movs	r3, #2
 8002fc4:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8002fc6:	2307      	movs	r3, #7
 8002fc8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8002fca:	f107 0314 	add.w	r3, r7, #20
 8002fce:	4619      	mov	r1, r3
 8002fd0:	4804      	ldr	r0, [pc, #16]	@ (8002fe4 <COM1_MspInit+0xac>)
 8002fd2:	f001 ff9f 	bl	8004f14 <HAL_GPIO_Init>
}
 8002fd6:	bf00      	nop
 8002fd8:	3728      	adds	r7, #40	@ 0x28
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	40030c00 	.word	0x40030c00
 8002fe4:	42020000 	.word	0x42020000

08002fe8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002fec:	4b0d      	ldr	r3, [pc, #52]	@ (8003024 <HAL_Init+0x3c>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a0c      	ldr	r2, [pc, #48]	@ (8003024 <HAL_Init+0x3c>)
 8002ff2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ff6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ff8:	2003      	movs	r0, #3
 8002ffa:	f001 fbd4 	bl	80047a6 <HAL_NVIC_SetPriorityGrouping>

  /* Ensure time base clock coherency */
  SystemCoreClockUpdate();
 8002ffe:	f7ff fdf3 	bl	8002be8 <SystemCoreClockUpdate>

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8003002:	2004      	movs	r0, #4
 8003004:	f001 fc24 	bl	8004850 <HAL_SYSTICK_CLKSourceConfig>

  /* Initialize 1ms tick time base (default SysTick based on MSI clock after Reset) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003008:	200f      	movs	r0, #15
 800300a:	f000 f80d 	bl	8003028 <HAL_InitTick>
 800300e:	4603      	mov	r3, r0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d001      	beq.n	8003018 <HAL_Init+0x30>
  {
    return HAL_ERROR;
 8003014:	2301      	movs	r3, #1
 8003016:	e002      	b.n	800301e <HAL_Init+0x36>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003018:	f7ff f928 	bl	800226c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800301c:	2300      	movs	r3, #0
}
 800301e:	4618      	mov	r0, r3
 8003020:	bd80      	pop	{r7, pc}
 8003022:	bf00      	nop
 8003024:	40022000 	.word	0x40022000

08003028 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b084      	sub	sp, #16
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8003030:	2300      	movs	r3, #0
 8003032:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8003034:	4b36      	ldr	r3, [pc, #216]	@ (8003110 <HAL_InitTick+0xe8>)
 8003036:	781b      	ldrb	r3, [r3, #0]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d101      	bne.n	8003040 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	e062      	b.n	8003106 <HAL_InitTick+0xde>
  }

  /* Check Clock source to calculate the tickNumber */
  if(READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8003040:	4b34      	ldr	r3, [pc, #208]	@ (8003114 <HAL_InitTick+0xec>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 0304 	and.w	r3, r3, #4
 8003048:	2b04      	cmp	r3, #4
 800304a:	d10c      	bne.n	8003066 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 800304c:	4b32      	ldr	r3, [pc, #200]	@ (8003118 <HAL_InitTick+0xf0>)
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	4b2f      	ldr	r3, [pc, #188]	@ (8003110 <HAL_InitTick+0xe8>)
 8003052:	781b      	ldrb	r3, [r3, #0]
 8003054:	4619      	mov	r1, r3
 8003056:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800305a:	fbb3 f3f1 	udiv	r3, r3, r1
 800305e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003062:	60fb      	str	r3, [r7, #12]
 8003064:	e03d      	b.n	80030e2 <HAL_InitTick+0xba>
  }
  else
  {
    systicksel = __HAL_RCC_GET_SYSTICK_SOURCE();
 8003066:	4b2d      	ldr	r3, [pc, #180]	@ (800311c <HAL_InitTick+0xf4>)
 8003068:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800306c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8003070:	60bb      	str	r3, [r7, #8]
    switch (systicksel)
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003078:	d025      	beq.n	80030c6 <HAL_InitTick+0x9e>
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003080:	d82e      	bhi.n	80030e0 <HAL_InitTick+0xb8>
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d004      	beq.n	8003092 <HAL_InitTick+0x6a>
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800308e:	d00d      	beq.n	80030ac <HAL_InitTick+0x84>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;

      default:
        /* Nothing to do */
        break;
 8003090:	e026      	b.n	80030e0 <HAL_InitTick+0xb8>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8003092:	4b21      	ldr	r3, [pc, #132]	@ (8003118 <HAL_InitTick+0xf0>)
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	4b1e      	ldr	r3, [pc, #120]	@ (8003110 <HAL_InitTick+0xe8>)
 8003098:	781b      	ldrb	r3, [r3, #0]
 800309a:	4619      	mov	r1, r3
 800309c:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80030a0:	fbb3 f3f1 	udiv	r3, r3, r1
 80030a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80030a8:	60fb      	str	r3, [r7, #12]
        break;
 80030aa:	e01a      	b.n	80030e2 <HAL_InitTick+0xba>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80030ac:	4b18      	ldr	r3, [pc, #96]	@ (8003110 <HAL_InitTick+0xe8>)
 80030ae:	781b      	ldrb	r3, [r3, #0]
 80030b0:	461a      	mov	r2, r3
 80030b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80030b6:	fbb3 f3f2 	udiv	r3, r3, r2
 80030ba:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80030be:	fbb2 f3f3 	udiv	r3, r2, r3
 80030c2:	60fb      	str	r3, [r7, #12]
        break;
 80030c4:	e00d      	b.n	80030e2 <HAL_InitTick+0xba>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80030c6:	4b12      	ldr	r3, [pc, #72]	@ (8003110 <HAL_InitTick+0xe8>)
 80030c8:	781b      	ldrb	r3, [r3, #0]
 80030ca:	461a      	mov	r2, r3
 80030cc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80030d0:	fbb3 f3f2 	udiv	r3, r3, r2
 80030d4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80030d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80030dc:	60fb      	str	r3, [r7, #12]
        break;
 80030de:	e000      	b.n	80030e2 <HAL_InitTick+0xba>
        break;
 80030e0:	bf00      	nop
    }
  }

  /* Configure the SysTick */
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80030e2:	68f8      	ldr	r0, [r7, #12]
 80030e4:	f001 fb92 	bl	800480c <HAL_SYSTICK_Config>
 80030e8:	4603      	mov	r3, r0
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d001      	beq.n	80030f2 <HAL_InitTick+0xca>
  {
    return HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	e009      	b.n	8003106 <HAL_InitTick+0xde>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030f2:	2200      	movs	r2, #0
 80030f4:	6879      	ldr	r1, [r7, #4]
 80030f6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80030fa:	f001 fb5f 	bl	80047bc <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80030fe:	4a08      	ldr	r2, [pc, #32]	@ (8003120 <HAL_InitTick+0xf8>)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003104:	2300      	movs	r3, #0
}
 8003106:	4618      	mov	r0, r3
 8003108:	3710      	adds	r7, #16
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop
 8003110:	2000001c 	.word	0x2000001c
 8003114:	e000e010 	.word	0xe000e010
 8003118:	20000004 	.word	0x20000004
 800311c:	40030c00 	.word	0x40030c00
 8003120:	20000018 	.word	0x20000018

08003124 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003124:	b480      	push	{r7}
 8003126:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003128:	4b06      	ldr	r3, [pc, #24]	@ (8003144 <HAL_IncTick+0x20>)
 800312a:	781b      	ldrb	r3, [r3, #0]
 800312c:	461a      	mov	r2, r3
 800312e:	4b06      	ldr	r3, [pc, #24]	@ (8003148 <HAL_IncTick+0x24>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4413      	add	r3, r2
 8003134:	4a04      	ldr	r2, [pc, #16]	@ (8003148 <HAL_IncTick+0x24>)
 8003136:	6013      	str	r3, [r2, #0]
}
 8003138:	bf00      	nop
 800313a:	46bd      	mov	sp, r7
 800313c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003140:	4770      	bx	lr
 8003142:	bf00      	nop
 8003144:	2000001c 	.word	0x2000001c
 8003148:	2000066c 	.word	0x2000066c

0800314c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800314c:	b480      	push	{r7}
 800314e:	af00      	add	r7, sp, #0
  return uwTick;
 8003150:	4b03      	ldr	r3, [pc, #12]	@ (8003160 <HAL_GetTick+0x14>)
 8003152:	681b      	ldr	r3, [r3, #0]
}
 8003154:	4618      	mov	r0, r3
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr
 800315e:	bf00      	nop
 8003160:	2000066c 	.word	0x2000066c

08003164 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b084      	sub	sp, #16
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800316c:	f7ff ffee 	bl	800314c <HAL_GetTick>
 8003170:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800317c:	d005      	beq.n	800318a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800317e:	4b0a      	ldr	r3, [pc, #40]	@ (80031a8 <HAL_Delay+0x44>)
 8003180:	781b      	ldrb	r3, [r3, #0]
 8003182:	461a      	mov	r2, r3
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	4413      	add	r3, r2
 8003188:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800318a:	bf00      	nop
 800318c:	f7ff ffde 	bl	800314c <HAL_GetTick>
 8003190:	4602      	mov	r2, r0
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	1ad3      	subs	r3, r2, r3
 8003196:	68fa      	ldr	r2, [r7, #12]
 8003198:	429a      	cmp	r2, r3
 800319a:	d8f7      	bhi.n	800318c <HAL_Delay+0x28>
  {
  }
}
 800319c:	bf00      	nop
 800319e:	bf00      	nop
 80031a0:	3710      	adds	r7, #16
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	bf00      	nop
 80031a8:	2000001c 	.word	0x2000001c

080031ac <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b083      	sub	sp, #12
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
 80031b4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	431a      	orrs	r2, r3
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	609a      	str	r2, [r3, #8]
}
 80031c6:	bf00      	nop
 80031c8:	370c      	adds	r7, #12
 80031ca:	46bd      	mov	sp, r7
 80031cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d0:	4770      	bx	lr

080031d2 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80031d2:	b480      	push	{r7}
 80031d4:	b083      	sub	sp, #12
 80031d6:	af00      	add	r7, sp, #0
 80031d8:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	370c      	adds	r7, #12
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr

080031ee <LL_ADC_SetPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
  *         @arg @ref LL_ADC_PATH_INTERNAL_VDDCORE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetPathInternalCh(ADC_TypeDef *ADCx, uint32_t PathInternal)
{
 80031ee:	b480      	push	{r7}
 80031f0:	b083      	sub	sp, #12
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	6078      	str	r0, [r7, #4]
 80031f6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->OR, ADC_OR_VDDCOREEN, (PathInternal >> ADC_PATH_INTERNAL_POS));
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 80031fe:	f023 0201 	bic.w	r2, r3, #1
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	0c1b      	lsrs	r3, r3, #16
 8003206:	431a      	orrs	r2, r3
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
}
 800320e:	bf00      	nop
 8003210:	370c      	adds	r7, #12
 8003212:	46bd      	mov	sp, r7
 8003214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003218:	4770      	bx	lr

0800321a <LL_ADC_GetPathInternalCh>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
  *         @arg @ref LL_ADC_PATH_INTERNAL_VDDCORE
  */
__STATIC_INLINE uint32_t LL_ADC_GetPathInternalCh(const ADC_TypeDef *ADCx)
{
 800321a:	b480      	push	{r7}
 800321c:	b083      	sub	sp, #12
 800321e:	af00      	add	r7, sp, #0
 8003220:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->OR, ADC_OR_VDDCOREEN)) << ADC_PATH_INTERNAL_POS;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8003228:	041b      	lsls	r3, r3, #16
 800322a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
}
 800322e:	4618      	mov	r0, r3
 8003230:	370c      	adds	r7, #12
 8003232:	46bd      	mov	sp, r7
 8003234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003238:	4770      	bx	lr

0800323a <LL_ADC_SetOffsetChannel>:
  *
  *         (1) On this STM32 series, parameter available only on ADC instance: ADC2.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel)
{
 800323a:	b480      	push	{r7}
 800323c:	b087      	sub	sp, #28
 800323e:	af00      	add	r7, sp, #0
 8003240:	60f8      	str	r0, [r7, #12]
 8003242:	60b9      	str	r1, [r7, #8]
 8003244:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg_offset_cfg = __ADC_PTR_REG_OFFSET(ADCx->OFCFGR1, Offsety);
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	3350      	adds	r3, #80	@ 0x50
 800324a:	461a      	mov	r2, r3
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	009b      	lsls	r3, r3, #2
 8003250:	4413      	add	r3, r2
 8003252:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg_offset_cfg,
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f023 4278 	bic.w	r2, r3, #4160749568	@ 0xf8000000
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	06db      	lsls	r3, r3, #27
 8003260:	431a      	orrs	r2, r3
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	601a      	str	r2, [r3, #0]
             ADC_OFCFGR1_OFFSET_CH,
             (Channel & ADC_CHANNEL_NUMBER_MASK) << ADC_OFCFGR1_OFFSET_CH_Pos);
}
 8003266:	bf00      	nop
 8003268:	371c      	adds	r7, #28
 800326a:	46bd      	mov	sp, r7
 800326c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003270:	4770      	bx	lr

08003272 <LL_ADC_GetOffsetChannel>:
  *         (3) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003272:	b480      	push	{r7}
 8003274:	b085      	sub	sp, #20
 8003276:	af00      	add	r7, sp, #0
 8003278:	6078      	str	r0, [r7, #4]
 800327a:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFCFGR1, Offsety);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	3350      	adds	r3, #80	@ 0x50
 8003280:	461a      	mov	r2, r3
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	009b      	lsls	r3, r3, #2
 8003286:	4413      	add	r3, r2
 8003288:	60fb      	str	r3, [r7, #12]

  return (uint32_t) __LL_ADC_DECIMAL_NB_TO_CHANNEL(READ_BIT(*preg, ADC_OFCFGR1_OFFSET_CH) >> ADC_OFCFGR1_OFFSET_CH_Pos);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	0edb      	lsrs	r3, r3, #27
 8003290:	f003 031f 	and.w	r3, r3, #31
}
 8003294:	4618      	mov	r0, r3
 8003296:	3714      	adds	r7, #20
 8003298:	46bd      	mov	sp, r7
 800329a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329e:	4770      	bx	lr

080032a0 <LL_ADC_SetOffsetLevel>:
  *         @arg @ref LL_ADC_OFFSET_4
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x00FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetLevel(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetLevel)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b087      	sub	sp, #28
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	60f8      	str	r0, [r7, #12]
 80032a8:	60b9      	str	r1, [r7, #8]
 80032aa:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg_offset_val = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	3360      	adds	r3, #96	@ 0x60
 80032b0:	461a      	mov	r2, r3
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	009b      	lsls	r3, r3, #2
 80032b6:	4413      	add	r3, r2
 80032b8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg_offset_val,
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	0d9b      	lsrs	r3, r3, #22
 80032c0:	059b      	lsls	r3, r3, #22
 80032c2:	687a      	ldr	r2, [r7, #4]
 80032c4:	431a      	orrs	r2, r3
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET,
             OffsetLevel);
}
 80032ca:	bf00      	nop
 80032cc:	371c      	adds	r7, #28
 80032ce:	46bd      	mov	sp, r7
 80032d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d4:	4770      	bx	lr

080032d6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80032d6:	b480      	push	{r7}
 80032d8:	b087      	sub	sp, #28
 80032da:	af00      	add	r7, sp, #0
 80032dc:	60f8      	str	r0, [r7, #12]
 80032de:	60b9      	str	r1, [r7, #8]
 80032e0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFCFGR1, Offsety);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	3350      	adds	r3, #80	@ 0x50
 80032e6:	461a      	mov	r2, r3
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	009b      	lsls	r3, r3, #2
 80032ec:	4413      	add	r3, r2
 80032ee:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	431a      	orrs	r2, r3
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	601a      	str	r2, [r3, #0]
             ADC_OFCFGR1_POSOFF,
             OffsetSign);
}
 8003300:	bf00      	nop
 8003302:	371c      	adds	r7, #28
 8003304:	46bd      	mov	sp, r7
 8003306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330a:	4770      	bx	lr

0800330c <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SAT_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety,
                                                      uint32_t OffsetSignedSaturation)
{
 800330c:	b480      	push	{r7}
 800330e:	b087      	sub	sp, #28
 8003310:	af00      	add	r7, sp, #0
 8003312:	60f8      	str	r0, [r7, #12]
 8003314:	60b9      	str	r1, [r7, #8]
 8003316:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFCFGR1, Offsety);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	3350      	adds	r3, #80	@ 0x50
 800331c:	461a      	mov	r2, r3
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	009b      	lsls	r3, r3, #2
 8003322:	4413      	add	r3, r2
 8003324:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg, ADC_OFCFGR1_SSAT, OffsetSignedSaturation);
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	431a      	orrs	r2, r3
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	601a      	str	r2, [r3, #0]
}
 8003336:	bf00      	nop
 8003338:	371c      	adds	r7, #28
 800333a:	46bd      	mov	sp, r7
 800333c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003340:	4770      	bx	lr

08003342 <LL_ADC_SetOffsetUnsignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_UNSIGNED_SAT_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetUnsignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety,
                                                        uint32_t OffsetUnsignedSaturation)
{
 8003342:	b480      	push	{r7}
 8003344:	b087      	sub	sp, #28
 8003346:	af00      	add	r7, sp, #0
 8003348:	60f8      	str	r0, [r7, #12]
 800334a:	60b9      	str	r1, [r7, #8]
 800334c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFCFGR1, Offsety);
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	3350      	adds	r3, #80	@ 0x50
 8003352:	461a      	mov	r2, r3
 8003354:	68bb      	ldr	r3, [r7, #8]
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	4413      	add	r3, r2
 800335a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg, ADC_OFCFGR1_USAT, OffsetUnsignedSaturation);
 800335c:	697b      	ldr	r3, [r7, #20]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	431a      	orrs	r2, r3
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	601a      	str	r2, [r3, #0]
}
 800336c:	bf00      	nop
 800336e:	371c      	adds	r7, #28
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr

08003378 <LL_ADC_SetGainCompensation>:
  *         0           Gain compensation will be disabled and value set to 0
  *         1 -> 16393  Gain compensation will be enabled with specified value
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetGainCompensation(ADC_TypeDef *ADCx, uint32_t GainCompensation)
{
 8003378:	b480      	push	{r7}
 800337a:	b083      	sub	sp, #12
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003386:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800338a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800338e:	683a      	ldr	r2, [r7, #0]
 8003390:	431a      	orrs	r2, r3
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	671a      	str	r2, [r3, #112]	@ 0x70
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_GCOMP_GCOMP_Pos);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800339a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800339e:	683a      	ldr	r2, [r7, #0]
 80033a0:	2a00      	cmp	r2, #0
 80033a2:	d002      	beq.n	80033aa <LL_ADC_SetGainCompensation+0x32>
 80033a4:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80033a8:	e000      	b.n	80033ac <LL_ADC_SetGainCompensation+0x34>
 80033aa:	2200      	movs	r2, #0
 80033ac:	431a      	orrs	r2, r3
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	671a      	str	r2, [r3, #112]	@ 0x70
}
 80033b2:	bf00      	nop
 80033b4:	370c      	adds	r7, #12
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr

080033be <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80033be:	b480      	push	{r7}
 80033c0:	b083      	sub	sp, #12
 80033c2:	af00      	add	r7, sp, #0
 80033c4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	68db      	ldr	r3, [r3, #12]
 80033ca:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d101      	bne.n	80033d6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80033d2:	2301      	movs	r3, #1
 80033d4:	e000      	b.n	80033d8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80033d6:	2300      	movs	r3, #0
}
 80033d8:	4618      	mov	r0, r3
 80033da:	370c      	adds	r7, #12
 80033dc:	46bd      	mov	sp, r7
 80033de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e2:	4770      	bx	lr

080033e4 <LL_ADC_REG_SetSequencerRanks>:
  *
  *         (1) On this STM32 series, parameter available only on ADC instance: ADC2.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b087      	sub	sp, #28
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	60f8      	str	r0, [r7, #12]
 80033ec:	60b9      	str	r1, [r7, #8]
 80033ee:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	3330      	adds	r3, #48	@ 0x30
 80033f4:	461a      	mov	r2, r3
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	0a1b      	lsrs	r3, r3, #8
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	f003 030c 	and.w	r3, r3, #12
 8003400:	4413      	add	r3, r2
 8003402:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	f003 031f 	and.w	r3, r3, #31
 800340e:	211f      	movs	r1, #31
 8003410:	fa01 f303 	lsl.w	r3, r1, r3
 8003414:	43db      	mvns	r3, r3
 8003416:	401a      	ands	r2, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	f003 011f 	and.w	r1, r3, #31
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	f003 031f 	and.w	r3, r3, #31
 8003424:	fa01 f303 	lsl.w	r3, r1, r3
 8003428:	431a      	orrs	r2, r3
 800342a:	697b      	ldr	r3, [r7, #20]
 800342c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             (Channel & ADC_CHANNEL_NUMBER_MASK) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800342e:	bf00      	nop
 8003430:	371c      	adds	r7, #28
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr

0800343a <LL_ADC_SetChannelPreselection>:
  *
  *         (1) On this STM32 series, parameter available only on ADC instance: ADC2.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800343a:	b480      	push	{r7}
 800343c:	b085      	sub	sp, #20
 800343e:	af00      	add	r7, sp, #0
 8003440:	6078      	str	r0, [r7, #4]
 8003442:	6039      	str	r1, [r7, #0]
  __IO uint32_t channel_preselectione = READ_REG(ADCx->PCSEL);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	69db      	ldr	r3, [r3, #28]
 8003448:	60fb      	str	r3, [r7, #12]
  WRITE_REG(ADCx->PCSEL,
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	f003 031f 	and.w	r3, r3, #31
 8003450:	2201      	movs	r2, #1
 8003452:	409a      	lsls	r2, r3
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	431a      	orrs	r2, r3
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	61da      	str	r2, [r3, #28]
            channel_preselectione | (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)Channel) & 0x1FUL)));
}
 800345c:	bf00      	nop
 800345e:	3714      	adds	r7, #20
 8003460:	46bd      	mov	sp, r7
 8003462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003466:	4770      	bx	lr

08003468 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_246CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_1499CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003468:	b480      	push	{r7}
 800346a:	b087      	sub	sp, #28
 800346c:	af00      	add	r7, sp, #0
 800346e:	60f8      	str	r0, [r7, #12]
 8003470:	60b9      	str	r1, [r7, #8]
 8003472:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  const uint32_t iChannel = __ADC_CHANNEL_INDEX(Channel);
 8003474:	68bb      	ldr	r3, [r7, #8]
 8003476:	f003 031f 	and.w	r3, r3, #31
 800347a:	2b00      	cmp	r3, #0
 800347c:	d07f      	beq.n	800357e <LL_ADC_SetChannelSamplingTime+0x116>
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	f003 031f 	and.w	r3, r3, #31
 8003484:	2b01      	cmp	r3, #1
 8003486:	d078      	beq.n	800357a <LL_ADC_SetChannelSamplingTime+0x112>
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	f003 031f 	and.w	r3, r3, #31
 800348e:	2b02      	cmp	r3, #2
 8003490:	d071      	beq.n	8003576 <LL_ADC_SetChannelSamplingTime+0x10e>
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	f003 031f 	and.w	r3, r3, #31
 8003498:	2b03      	cmp	r3, #3
 800349a:	d06a      	beq.n	8003572 <LL_ADC_SetChannelSamplingTime+0x10a>
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	f003 031f 	and.w	r3, r3, #31
 80034a2:	2b04      	cmp	r3, #4
 80034a4:	d063      	beq.n	800356e <LL_ADC_SetChannelSamplingTime+0x106>
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	f003 031f 	and.w	r3, r3, #31
 80034ac:	2b05      	cmp	r3, #5
 80034ae:	d05c      	beq.n	800356a <LL_ADC_SetChannelSamplingTime+0x102>
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	f003 031f 	and.w	r3, r3, #31
 80034b6:	2b06      	cmp	r3, #6
 80034b8:	d055      	beq.n	8003566 <LL_ADC_SetChannelSamplingTime+0xfe>
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	f003 031f 	and.w	r3, r3, #31
 80034c0:	2b07      	cmp	r3, #7
 80034c2:	d04e      	beq.n	8003562 <LL_ADC_SetChannelSamplingTime+0xfa>
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	f003 031f 	and.w	r3, r3, #31
 80034ca:	2b08      	cmp	r3, #8
 80034cc:	d047      	beq.n	800355e <LL_ADC_SetChannelSamplingTime+0xf6>
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	f003 031f 	and.w	r3, r3, #31
 80034d4:	2b09      	cmp	r3, #9
 80034d6:	d040      	beq.n	800355a <LL_ADC_SetChannelSamplingTime+0xf2>
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	f003 031f 	and.w	r3, r3, #31
 80034de:	2b0a      	cmp	r3, #10
 80034e0:	d039      	beq.n	8003556 <LL_ADC_SetChannelSamplingTime+0xee>
 80034e2:	68bb      	ldr	r3, [r7, #8]
 80034e4:	f003 031f 	and.w	r3, r3, #31
 80034e8:	2b0b      	cmp	r3, #11
 80034ea:	d032      	beq.n	8003552 <LL_ADC_SetChannelSamplingTime+0xea>
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	f003 031f 	and.w	r3, r3, #31
 80034f2:	2b0c      	cmp	r3, #12
 80034f4:	d02b      	beq.n	800354e <LL_ADC_SetChannelSamplingTime+0xe6>
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	f003 031f 	and.w	r3, r3, #31
 80034fc:	2b0d      	cmp	r3, #13
 80034fe:	d024      	beq.n	800354a <LL_ADC_SetChannelSamplingTime+0xe2>
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	f003 031f 	and.w	r3, r3, #31
 8003506:	2b0e      	cmp	r3, #14
 8003508:	d01d      	beq.n	8003546 <LL_ADC_SetChannelSamplingTime+0xde>
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	f003 031f 	and.w	r3, r3, #31
 8003510:	2b0f      	cmp	r3, #15
 8003512:	d016      	beq.n	8003542 <LL_ADC_SetChannelSamplingTime+0xda>
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	f003 031f 	and.w	r3, r3, #31
 800351a:	2b10      	cmp	r3, #16
 800351c:	d00f      	beq.n	800353e <LL_ADC_SetChannelSamplingTime+0xd6>
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	f003 031f 	and.w	r3, r3, #31
 8003524:	2b11      	cmp	r3, #17
 8003526:	d008      	beq.n	800353a <LL_ADC_SetChannelSamplingTime+0xd2>
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	f003 031f 	and.w	r3, r3, #31
 800352e:	2b12      	cmp	r3, #18
 8003530:	d101      	bne.n	8003536 <LL_ADC_SetChannelSamplingTime+0xce>
 8003532:	2312      	movs	r3, #18
 8003534:	e024      	b.n	8003580 <LL_ADC_SetChannelSamplingTime+0x118>
 8003536:	2300      	movs	r3, #0
 8003538:	e022      	b.n	8003580 <LL_ADC_SetChannelSamplingTime+0x118>
 800353a:	2311      	movs	r3, #17
 800353c:	e020      	b.n	8003580 <LL_ADC_SetChannelSamplingTime+0x118>
 800353e:	2310      	movs	r3, #16
 8003540:	e01e      	b.n	8003580 <LL_ADC_SetChannelSamplingTime+0x118>
 8003542:	230f      	movs	r3, #15
 8003544:	e01c      	b.n	8003580 <LL_ADC_SetChannelSamplingTime+0x118>
 8003546:	230e      	movs	r3, #14
 8003548:	e01a      	b.n	8003580 <LL_ADC_SetChannelSamplingTime+0x118>
 800354a:	230d      	movs	r3, #13
 800354c:	e018      	b.n	8003580 <LL_ADC_SetChannelSamplingTime+0x118>
 800354e:	230c      	movs	r3, #12
 8003550:	e016      	b.n	8003580 <LL_ADC_SetChannelSamplingTime+0x118>
 8003552:	230b      	movs	r3, #11
 8003554:	e014      	b.n	8003580 <LL_ADC_SetChannelSamplingTime+0x118>
 8003556:	230a      	movs	r3, #10
 8003558:	e012      	b.n	8003580 <LL_ADC_SetChannelSamplingTime+0x118>
 800355a:	2309      	movs	r3, #9
 800355c:	e010      	b.n	8003580 <LL_ADC_SetChannelSamplingTime+0x118>
 800355e:	2308      	movs	r3, #8
 8003560:	e00e      	b.n	8003580 <LL_ADC_SetChannelSamplingTime+0x118>
 8003562:	2307      	movs	r3, #7
 8003564:	e00c      	b.n	8003580 <LL_ADC_SetChannelSamplingTime+0x118>
 8003566:	2306      	movs	r3, #6
 8003568:	e00a      	b.n	8003580 <LL_ADC_SetChannelSamplingTime+0x118>
 800356a:	2305      	movs	r3, #5
 800356c:	e008      	b.n	8003580 <LL_ADC_SetChannelSamplingTime+0x118>
 800356e:	2304      	movs	r3, #4
 8003570:	e006      	b.n	8003580 <LL_ADC_SetChannelSamplingTime+0x118>
 8003572:	2303      	movs	r3, #3
 8003574:	e004      	b.n	8003580 <LL_ADC_SetChannelSamplingTime+0x118>
 8003576:	2302      	movs	r3, #2
 8003578:	e002      	b.n	8003580 <LL_ADC_SetChannelSamplingTime+0x118>
 800357a:	2301      	movs	r3, #1
 800357c:	e000      	b.n	8003580 <LL_ADC_SetChannelSamplingTime+0x118>
 800357e:	2300      	movs	r3, #0
 8003580:	617b      	str	r3, [r7, #20]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	3314      	adds	r3, #20
 8003586:	4619      	mov	r1, r3
 8003588:	4a15      	ldr	r2, [pc, #84]	@ (80035e0 <LL_ADC_SetChannelSamplingTime+0x178>)
 800358a:	697b      	ldr	r3, [r7, #20]
 800358c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003590:	0e5b      	lsrs	r3, r3, #25
 8003592:	009b      	lsls	r3, r3, #2
 8003594:	f003 0304 	and.w	r3, r3, #4
 8003598:	440b      	add	r3, r1
 800359a:	613b      	str	r3, [r7, #16]
                                             ((ADC_CHANNEL_LUT[iChannel]
                                               & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
  MODIFY_REG(*preg,
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	681a      	ldr	r2, [r3, #0]
 80035a0:	490f      	ldr	r1, [pc, #60]	@ (80035e0 <LL_ADC_SetChannelSamplingTime+0x178>)
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80035a8:	0d1b      	lsrs	r3, r3, #20
 80035aa:	f003 031f 	and.w	r3, r3, #31
 80035ae:	2107      	movs	r1, #7
 80035b0:	fa01 f303 	lsl.w	r3, r1, r3
 80035b4:	43db      	mvns	r3, r3
 80035b6:	401a      	ands	r2, r3
 80035b8:	4909      	ldr	r1, [pc, #36]	@ (80035e0 <LL_ADC_SetChannelSamplingTime+0x178>)
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80035c0:	0d1b      	lsrs	r3, r3, #20
 80035c2:	f003 031f 	and.w	r3, r3, #31
 80035c6:	6879      	ldr	r1, [r7, #4]
 80035c8:	fa01 f303 	lsl.w	r3, r1, r3
 80035cc:	431a      	orrs	r2, r3
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((ADC_CHANNEL_LUT[iChannel] & ADC_CHANNEL_SMPx_BITOFFSET_MASK)
                                >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((ADC_CHANNEL_LUT[iChannel] & ADC_CHANNEL_SMPx_BITOFFSET_MASK)
                                >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80035d2:	bf00      	nop
 80035d4:	371c      	adds	r7, #28
 80035d6:	46bd      	mov	sp, r7
 80035d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035dc:	4770      	bx	lr
 80035de:	bf00      	nop
 80035e0:	08022f18 	.word	0x08022f18

080035e4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80035e4:	b480      	push	{r7}
 80035e6:	b083      	sub	sp, #12
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	f003 031f 	and.w	r3, r3, #31
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	370c      	adds	r7, #12
 80035f8:	46bd      	mov	sp, r7
 80035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fe:	4770      	bx	lr

08003600 <LL_ADC_GetMultiDataFormat>:
  *         @arg @ref LL_ADC_MULTI_REG_DATA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DATA_COMMON_32B
  *         @arg @ref LL_ADC_MULTI_REG_DATA_COMMON_16B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDataFormat(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003600:	b480      	push	{r7}
 8003602:	b083      	sub	sp, #12
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8003610:	4618      	mov	r0, r3
 8003612:	370c      	adds	r7, #12
 8003614:	46bd      	mov	sp, r7
 8003616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361a:	4770      	bx	lr

0800361c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800361c:	b480      	push	{r7}
 800361e:	b083      	sub	sp, #12
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800362c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003630:	687a      	ldr	r2, [r7, #4]
 8003632:	6093      	str	r3, [r2, #8]
}
 8003634:	bf00      	nop
 8003636:	370c      	adds	r7, #12
 8003638:	46bd      	mov	sp, r7
 800363a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363e:	4770      	bx	lr

08003640 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003640:	b480      	push	{r7}
 8003642:	b083      	sub	sp, #12
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003650:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003654:	d101      	bne.n	800365a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003656:	2301      	movs	r3, #1
 8003658:	e000      	b.n	800365c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800365a:	2300      	movs	r3, #0
}
 800365c:	4618      	mov	r0, r3
 800365e:	370c      	adds	r7, #12
 8003660:	46bd      	mov	sp, r7
 8003662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003666:	4770      	bx	lr

08003668 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003668:	b480      	push	{r7}
 800366a:	b083      	sub	sp, #12
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003678:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800367c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003684:	bf00      	nop
 8003686:	370c      	adds	r7, #12
 8003688:	46bd      	mov	sp, r7
 800368a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368e:	4770      	bx	lr

08003690 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003690:	b480      	push	{r7}
 8003692:	b083      	sub	sp, #12
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80036a4:	d101      	bne.n	80036aa <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80036a6:	2301      	movs	r3, #1
 80036a8:	e000      	b.n	80036ac <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80036aa:	2300      	movs	r3, #0
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	370c      	adds	r7, #12
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr

080036b8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b083      	sub	sp, #12
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80036c8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80036cc:	f043 0201 	orr.w	r2, r3, #1
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80036d4:	bf00      	nop
 80036d6:	370c      	adds	r7, #12
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr

080036e0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b083      	sub	sp, #12
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	689b      	ldr	r3, [r3, #8]
 80036ec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80036f0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80036f4:	f043 0202 	orr.w	r2, r3, #2
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80036fc:	bf00      	nop
 80036fe:	370c      	adds	r7, #12
 8003700:	46bd      	mov	sp, r7
 8003702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003706:	4770      	bx	lr

08003708 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003708:	b480      	push	{r7}
 800370a:	b083      	sub	sp, #12
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	f003 0301 	and.w	r3, r3, #1
 8003718:	2b01      	cmp	r3, #1
 800371a:	d101      	bne.n	8003720 <LL_ADC_IsEnabled+0x18>
 800371c:	2301      	movs	r3, #1
 800371e:	e000      	b.n	8003722 <LL_ADC_IsEnabled+0x1a>
 8003720:	2300      	movs	r3, #0
}
 8003722:	4618      	mov	r0, r3
 8003724:	370c      	adds	r7, #12
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr

0800372e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800372e:	b480      	push	{r7}
 8003730:	b083      	sub	sp, #12
 8003732:	af00      	add	r7, sp, #0
 8003734:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	689b      	ldr	r3, [r3, #8]
 800373a:	f003 0302 	and.w	r3, r3, #2
 800373e:	2b02      	cmp	r3, #2
 8003740:	d101      	bne.n	8003746 <LL_ADC_IsDisableOngoing+0x18>
 8003742:	2301      	movs	r3, #1
 8003744:	e000      	b.n	8003748 <LL_ADC_IsDisableOngoing+0x1a>
 8003746:	2300      	movs	r3, #0
}
 8003748:	4618      	mov	r0, r3
 800374a:	370c      	adds	r7, #12
 800374c:	46bd      	mov	sp, r7
 800374e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003752:	4770      	bx	lr

08003754 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003754:	b480      	push	{r7}
 8003756:	b083      	sub	sp, #12
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	689b      	ldr	r3, [r3, #8]
 8003760:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003764:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003768:	f043 0204 	orr.w	r2, r3, #4
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003770:	bf00      	nop
 8003772:	370c      	adds	r7, #12
 8003774:	46bd      	mov	sp, r7
 8003776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377a:	4770      	bx	lr

0800377c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800377c:	b480      	push	{r7}
 800377e:	b083      	sub	sp, #12
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	689b      	ldr	r3, [r3, #8]
 8003788:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800378c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003790:	f043 0210 	orr.w	r2, r3, #16
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8003798:	bf00      	nop
 800379a:	370c      	adds	r7, #12
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr

080037a4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b083      	sub	sp, #12
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	689b      	ldr	r3, [r3, #8]
 80037b0:	f003 0304 	and.w	r3, r3, #4
 80037b4:	2b04      	cmp	r3, #4
 80037b6:	d101      	bne.n	80037bc <LL_ADC_REG_IsConversionOngoing+0x18>
 80037b8:	2301      	movs	r3, #1
 80037ba:	e000      	b.n	80037be <LL_ADC_REG_IsConversionOngoing+0x1a>
 80037bc:	2300      	movs	r3, #0
}
 80037be:	4618      	mov	r0, r3
 80037c0:	370c      	adds	r7, #12
 80037c2:	46bd      	mov	sp, r7
 80037c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c8:	4770      	bx	lr

080037ca <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80037ca:	b480      	push	{r7}
 80037cc:	b083      	sub	sp, #12
 80037ce:	af00      	add	r7, sp, #0
 80037d0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	689b      	ldr	r3, [r3, #8]
 80037d6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80037da:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80037de:	f043 0220 	orr.w	r2, r3, #32
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80037e6:	bf00      	nop
 80037e8:	370c      	adds	r7, #12
 80037ea:	46bd      	mov	sp, r7
 80037ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f0:	4770      	bx	lr

080037f2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80037f2:	b480      	push	{r7}
 80037f4:	b083      	sub	sp, #12
 80037f6:	af00      	add	r7, sp, #0
 80037f8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	f003 0308 	and.w	r3, r3, #8
 8003802:	2b08      	cmp	r3, #8
 8003804:	d101      	bne.n	800380a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003806:	2301      	movs	r3, #1
 8003808:	e000      	b.n	800380c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800380a:	2300      	movs	r3, #0
}
 800380c:	4618      	mov	r0, r3
 800380e:	370c      	adds	r7, #12
 8003810:	46bd      	mov	sp, r7
 8003812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003816:	4770      	bx	lr

08003818 <LL_ADC_IsActiveFlag_LDORDY>:
  * @rmtoll ISR      LDORDY          LL_ADC_IsActiveFlag_LDORDY
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_LDORDY(const ADC_TypeDef *ADCx)
{
 8003818:	b480      	push	{r7}
 800381a:	b083      	sub	sp, #12
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_LDORDY) == (ADC_ISR_LDORDY)) ? 1UL : 0UL);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003828:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800382c:	d101      	bne.n	8003832 <LL_ADC_IsActiveFlag_LDORDY+0x1a>
 800382e:	2301      	movs	r3, #1
 8003830:	e000      	b.n	8003834 <LL_ADC_IsActiveFlag_LDORDY+0x1c>
 8003832:	2300      	movs	r3, #0
}
 8003834:	4618      	mov	r0, r3
 8003836:	370c      	adds	r7, #12
 8003838:	46bd      	mov	sp, r7
 800383a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383e:	4770      	bx	lr

08003840 <LL_ADC_ClearFlag_LDORDY>:
  * @rmtoll ISR      LDORDY         LL_ADC_ClearFlag_LDORDY
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE void LL_ADC_ClearFlag_LDORDY(ADC_TypeDef *ADCx)
{
 8003840:	b480      	push	{r7}
 8003842:	b083      	sub	sp, #12
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_LDORDY);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800384e:	601a      	str	r2, [r3, #0]
}
 8003850:	bf00      	nop
 8003852:	370c      	adds	r7, #12
 8003854:	46bd      	mov	sp, r7
 8003856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385a:	4770      	bx	lr

0800385c <HAL_ADC_Init>:
  *         without disabling the other ADCs sharing the same ADC common instance.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b088      	sub	sp, #32
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003864:	2300      	movs	r3, #0
 8003866:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d101      	bne.n	8003872 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	e139      	b.n	8003ae6 <HAL_ADC_Init+0x28a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	68db      	ldr	r3, [r3, #12]
 8003876:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800387c:	2b00      	cmp	r3, #0
 800387e:	d109      	bne.n	8003894 <HAL_ADC_Init+0x38>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003880:	6878      	ldr	r0, [r7, #4]
 8003882:	f7fe fd0d 	bl	80022a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2200      	movs	r2, #0
 800388a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4618      	mov	r0, r3
 800389a:	f7ff fed1 	bl	8003640 <LL_ADC_IsDeepPowerDownEnabled>
 800389e:	4603      	mov	r3, r0
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d004      	beq.n	80038ae <HAL_ADC_Init+0x52>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4618      	mov	r0, r3
 80038aa:	f7ff feb7 	bl	800361c <LL_ADC_DisableDeepPowerDown>

    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4618      	mov	r0, r3
 80038b4:	f7ff feec 	bl	8003690 <LL_ADC_IsInternalRegulatorEnabled>
 80038b8:	4603      	mov	r3, r0
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d132      	bne.n	8003924 <HAL_ADC_Init+0xc8>
  {
    /* Clear flag ADC internal voltage regulator ready */
    LL_ADC_ClearFlag_LDORDY(hadc->Instance);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4618      	mov	r0, r3
 80038c4:	f7ff ffbc 	bl	8003840 <LL_ADC_ClearFlag_LDORDY>

    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4618      	mov	r0, r3
 80038ce:	f7ff fecb 	bl	8003668 <LL_ADC_EnableInternalRegulator>

    /* Get tick count */
    tickstart = HAL_GetTick();
 80038d2:	f7ff fc3b 	bl	800314c <HAL_GetTick>
 80038d6:	6178      	str	r0, [r7, #20]

    /* Delay for ADC stabilization time */
    while (LL_ADC_IsActiveFlag_LDORDY(hadc->Instance) == 0UL)
 80038d8:	e01c      	b.n	8003914 <HAL_ADC_Init+0xb8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_LDO_RDY_TIMEOUT)
 80038da:	f7ff fc37 	bl	800314c <HAL_GetTick>
 80038de:	4602      	mov	r2, r0
 80038e0:	697b      	ldr	r3, [r7, #20]
 80038e2:	1ad3      	subs	r3, r2, r3
 80038e4:	2b01      	cmp	r3, #1
 80038e6:	d915      	bls.n	8003914 <HAL_ADC_Init+0xb8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsActiveFlag_LDORDY(hadc->Instance) == 0UL)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4618      	mov	r0, r3
 80038ee:	f7ff ff93 	bl	8003818 <LL_ADC_IsActiveFlag_LDORDY>
 80038f2:	4603      	mov	r3, r0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d10d      	bne.n	8003914 <HAL_ADC_Init+0xb8>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038fc:	f043 0210 	orr.w	r2, r3, #16
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003908:	f043 0201 	orr.w	r2, r3, #1
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	e0e8      	b.n	8003ae6 <HAL_ADC_Init+0x28a>
    while (LL_ADC_IsActiveFlag_LDORDY(hadc->Instance) == 0UL)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4618      	mov	r0, r3
 800391a:	f7ff ff7d 	bl	8003818 <LL_ADC_IsActiveFlag_LDORDY>
 800391e:	4603      	mov	r3, r0
 8003920:	2b00      	cmp	r3, #0
 8003922:	d0da      	beq.n	80038da <HAL_ADC_Init+0x7e>

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4618      	mov	r0, r3
 800392a:	f7ff ff3b 	bl	80037a4 <LL_ADC_REG_IsConversionOngoing>
 800392e:	6138      	str	r0, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003934:	f003 0310 	and.w	r3, r3, #16
 8003938:	2b00      	cmp	r3, #0
 800393a:	f040 80cb 	bne.w	8003ad4 <HAL_ADC_Init+0x278>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	2b00      	cmp	r3, #0
 8003942:	f040 80c7 	bne.w	8003ad4 <HAL_ADC_Init+0x278>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800394a:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800394e:	f043 0202 	orr.w	r2, r3, #2
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */

    tmpCFGR1 = (ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	7d5b      	ldrb	r3, [r3, #21]
 800395a:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                    |
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmpCFGR1 = (ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003960:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                 |
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	685b      	ldr	r3, [r3, #4]
                hadc->Init.Overrun                                                    |
 8003966:	431a      	orrs	r2, r3
                ADC_CFGR1_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	7f1b      	ldrb	r3, [r3, #28]
 800396c:	041b      	lsls	r3, r3, #16
    tmpCFGR1 = (ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800396e:	4313      	orrs	r3, r2
 8003970:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	7f1b      	ldrb	r3, [r3, #28]
 8003976:	2b01      	cmp	r3, #1
 8003978:	d106      	bne.n	8003988 <HAL_ADC_Init+0x12c>
    {
      tmpCFGR1 |= ADC_CFGR1_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6a1b      	ldr	r3, [r3, #32]
 800397e:	3b01      	subs	r3, #1
 8003980:	045b      	lsls	r3, r3, #17
 8003982:	69ba      	ldr	r2, [r7, #24]
 8003984:	4313      	orrs	r3, r2
 8003986:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800398c:	2b00      	cmp	r3, #0
 800398e:	d009      	beq.n	80039a4 <HAL_ADC_Init+0x148>
    {
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003994:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800399c:	4313      	orrs	r3, r2
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL)
 800399e:	69ba      	ldr	r2, [r7, #24]
 80039a0:	4313      	orrs	r3, r2
 80039a2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR1_FIELDS_1, tmpCFGR1);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	68da      	ldr	r2, [r3, #12]
 80039aa:	4b51      	ldr	r3, [pc, #324]	@ (8003af0 <HAL_ADC_Init+0x294>)
 80039ac:	4013      	ands	r3, r2
 80039ae:	687a      	ldr	r2, [r7, #4]
 80039b0:	6812      	ldr	r2, [r2, #0]
 80039b2:	69b9      	ldr	r1, [r7, #24]
 80039b4:	430b      	orrs	r3, r1
 80039b6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	691b      	ldr	r3, [r3, #16]
 80039be:	f423 4120 	bic.w	r1, r3, #40960	@ 0xa000
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	430a      	orrs	r2, r1
 80039cc:	611a      	str	r2, [r3, #16]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4618      	mov	r0, r3
 80039d4:	f7ff fee6 	bl	80037a4 <LL_ADC_REG_IsConversionOngoing>
 80039d8:	60f8      	str	r0, [r7, #12]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4618      	mov	r0, r3
 80039e0:	f7ff ff07 	bl	80037f2 <LL_ADC_INJ_IsConversionOngoing>
 80039e4:	60b8      	str	r0, [r7, #8]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d151      	bne.n	8003a90 <HAL_ADC_Init+0x234>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d14e      	bne.n	8003a90 <HAL_ADC_Init+0x234>
       )
    {
      tmpCFGR1 = (
                   ADC_CFGR1_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	7d1b      	ldrb	r3, [r3, #20]
 80039f6:	039a      	lsls	r2, r3, #14
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR1 = (
 80039fc:	4313      	orrs	r3, r2
 80039fe:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR1_FIELDS_2, tmpCFGR1);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	68db      	ldr	r3, [r3, #12]
 8003a06:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003a0a:	f023 0303 	bic.w	r3, r3, #3
 8003a0e:	687a      	ldr	r2, [r7, #4]
 8003a10:	6812      	ldr	r2, [r2, #0]
 8003a12:	69b9      	ldr	r1, [r7, #24]
 8003a14:	430b      	orrs	r3, r1
 8003a16:	60d3      	str	r3, [r2, #12]

      LL_ADC_SetGainCompensation(hadc->Instance, hadc->Init.GainCompensation);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	689b      	ldr	r3, [r3, #8]
 8003a20:	4619      	mov	r1, r3
 8003a22:	4610      	mov	r0, r2
 8003a24:	f7ff fca8 	bl	8003378 <LL_ADC_SetGainCompensation>

      if (hadc->Init.OversamplingMode == ENABLE)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d11b      	bne.n	8003a6a <HAL_ADC_Init+0x20e>
        assert_param(IS_ADC_OVERSAMPLING_RATIO(hadc->Init.Oversampling.Ratio));
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a36:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	691a      	ldr	r2, [r3, #16]
 8003a3e:	4b2d      	ldr	r3, [pc, #180]	@ (8003af4 <HAL_ADC_Init+0x298>)
 8003a40:	4013      	ands	r3, r2
 8003a42:	687a      	ldr	r2, [r7, #4]
 8003a44:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003a46:	3a01      	subs	r2, #1
 8003a48:	0411      	lsls	r1, r2, #16
 8003a4a:	687a      	ldr	r2, [r7, #4]
 8003a4c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003a4e:	4311      	orrs	r1, r2
 8003a50:	687a      	ldr	r2, [r7, #4]
 8003a52:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003a54:	4311      	orrs	r1, r2
 8003a56:	687a      	ldr	r2, [r7, #4]
 8003a58:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003a5a:	430a      	orrs	r2, r1
 8003a5c:	431a      	orrs	r2, r3
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f042 0201 	orr.w	r2, r2, #1
 8003a66:	611a      	str	r2, [r3, #16]
 8003a68:	e007      	b.n	8003a7a <HAL_ADC_Init+0x21e>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	691a      	ldr	r2, [r3, #16]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f022 0201 	bic.w	r2, r2, #1
 8003a78:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	691b      	ldr	r3, [r3, #16]
 8003a80:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	430a      	orrs	r2, r1
 8003a8e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	68db      	ldr	r3, [r3, #12]
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d10c      	bne.n	8003ab2 <HAL_ADC_Init+0x256>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a9e:	f023 010f 	bic.w	r1, r3, #15
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	699b      	ldr	r3, [r3, #24]
 8003aa6:	1e5a      	subs	r2, r3, #1
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	430a      	orrs	r2, r1
 8003aae:	631a      	str	r2, [r3, #48]	@ 0x30
 8003ab0:	e007      	b.n	8003ac2 <HAL_ADC_Init+0x266>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f022 020f 	bic.w	r2, r2, #15
 8003ac0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ac6:	f023 0303 	bic.w	r3, r3, #3
 8003aca:	f043 0201 	orr.w	r2, r3, #1
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	659a      	str	r2, [r3, #88]	@ 0x58
 8003ad2:	e007      	b.n	8003ae4 <HAL_ADC_Init+0x288>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ad8:	f043 0210 	orr.w	r2, r3, #16
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	77fb      	strb	r3, [r7, #31]
  }

  return tmp_hal_status;
 8003ae4:	7ffb      	ldrb	r3, [r7, #31]
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3720      	adds	r7, #32
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	bf00      	nop
 8003af0:	fff0c013 	.word	0xfff0c013
 8003af4:	fc00f81e 	.word	0xfc00f81e

08003af8 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b086      	sub	sp, #24
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003b00:	4857      	ldr	r0, [pc, #348]	@ (8003c60 <HAL_ADC_Start+0x168>)
 8003b02:	f7ff fd6f 	bl	80035e4 <LL_ADC_GetMultimode>
 8003b06:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f7ff fe49 	bl	80037a4 <LL_ADC_REG_IsConversionOngoing>
 8003b12:	4603      	mov	r3, r0
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	f040 809c 	bne.w	8003c52 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003b20:	2b01      	cmp	r3, #1
 8003b22:	d101      	bne.n	8003b28 <HAL_ADC_Start+0x30>
 8003b24:	2302      	movs	r3, #2
 8003b26:	e097      	b.n	8003c58 <HAL_ADC_Start+0x160>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003b30:	6878      	ldr	r0, [r7, #4]
 8003b32:	f000 fc1d 	bl	8004370 <ADC_Enable>
 8003b36:	4603      	mov	r3, r0
 8003b38:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003b3a:	7dfb      	ldrb	r3, [r7, #23]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	f040 8083 	bne.w	8003c48 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b46:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003b4a:	f023 0301 	bic.w	r3, r3, #1
 8003b4e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a42      	ldr	r2, [pc, #264]	@ (8003c64 <HAL_ADC_Start+0x16c>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d002      	beq.n	8003b66 <HAL_ADC_Start+0x6e>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	e000      	b.n	8003b68 <HAL_ADC_Start+0x70>
 8003b66:	4b40      	ldr	r3, [pc, #256]	@ (8003c68 <HAL_ADC_Start+0x170>)
 8003b68:	687a      	ldr	r2, [r7, #4]
 8003b6a:	6812      	ldr	r2, [r2, #0]
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d002      	beq.n	8003b76 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d105      	bne.n	8003b82 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b7a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b86:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b8e:	d106      	bne.n	8003b9e <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b94:	f023 0206 	bic.w	r2, r3, #6
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003b9c:	e002      	b.n	8003ba4 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	221c      	movs	r2, #28
 8003baa:	601a      	str	r2, [r3, #0]

      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a2a      	ldr	r2, [pc, #168]	@ (8003c64 <HAL_ADC_Start+0x16c>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d002      	beq.n	8003bc4 <HAL_ADC_Start+0xcc>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	e000      	b.n	8003bc6 <HAL_ADC_Start+0xce>
 8003bc4:	4b28      	ldr	r3, [pc, #160]	@ (8003c68 <HAL_ADC_Start+0x170>)
 8003bc6:	687a      	ldr	r2, [r7, #4]
 8003bc8:	6812      	ldr	r2, [r2, #0]
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d008      	beq.n	8003be0 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d005      	beq.n	8003be0 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	2b05      	cmp	r3, #5
 8003bd8:	d002      	beq.n	8003be0 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	2b09      	cmp	r3, #9
 8003bde:	d114      	bne.n	8003c0a <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_JAUTO) != 0UL)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	68db      	ldr	r3, [r3, #12]
 8003be6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d007      	beq.n	8003bfe <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bf2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003bf6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4618      	mov	r0, r3
 8003c04:	f7ff fda6 	bl	8003754 <LL_ADC_REG_StartConversion>
 8003c08:	e025      	b.n	8003c56 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c0e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	659a      	str	r2, [r3, #88]	@ 0x58
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a12      	ldr	r2, [pc, #72]	@ (8003c64 <HAL_ADC_Start+0x16c>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d002      	beq.n	8003c26 <HAL_ADC_Start+0x12e>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	e000      	b.n	8003c28 <HAL_ADC_Start+0x130>
 8003c26:	4b10      	ldr	r3, [pc, #64]	@ (8003c68 <HAL_ADC_Start+0x170>)
 8003c28:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR1, ADC_CFGR1_JAUTO) != 0UL)
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	68db      	ldr	r3, [r3, #12]
 8003c2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d00f      	beq.n	8003c56 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c3a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003c3e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	659a      	str	r2, [r3, #88]	@ 0x58
 8003c46:	e006      	b.n	8003c56 <HAL_ADC_Start+0x15e>
      LL_ADC_REG_StartConversion(hadc->Instance);
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8003c50:	e001      	b.n	8003c56 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003c52:	2302      	movs	r3, #2
 8003c54:	75fb      	strb	r3, [r7, #23]
  }

  return tmp_hal_status;
 8003c56:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3718      	adds	r7, #24
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	42028300 	.word	0x42028300
 8003c64:	42028100 	.word	0x42028100
 8003c68:	42028000 	.word	0x42028000

08003c6c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b084      	sub	sp, #16
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	d101      	bne.n	8003c82 <HAL_ADC_Stop+0x16>
 8003c7e:	2302      	movs	r3, #2
 8003c80:	e023      	b.n	8003cca <HAL_ADC_Stop+0x5e>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2201      	movs	r2, #1
 8003c86:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003c8a:	2103      	movs	r1, #3
 8003c8c:	6878      	ldr	r0, [r7, #4]
 8003c8e:	f000 fab3 	bl	80041f8 <ADC_ConversionStop>
 8003c92:	4603      	mov	r3, r0
 8003c94:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003c96:	7bfb      	ldrb	r3, [r7, #15]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d111      	bne.n	8003cc0 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	f000 fbeb 	bl	8004478 <ADC_Disable>
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003ca6:	7bfb      	ldrb	r3, [r7, #15]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d109      	bne.n	8003cc0 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cb0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003cb4:	f023 0301 	bic.w	r3, r3, #1
 8003cb8:	f043 0201 	orr.w	r2, r3, #1
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 8003cc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3710      	adds	r7, #16
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}
	...

08003cd4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b088      	sub	sp, #32
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
 8003cdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003cde:	4866      	ldr	r0, [pc, #408]	@ (8003e78 <HAL_ADC_PollForConversion+0x1a4>)
 8003ce0:	f7ff fc80 	bl	80035e4 <LL_ADC_GetMultimode>
 8003ce4:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	691b      	ldr	r3, [r3, #16]
 8003cea:	2b08      	cmp	r3, #8
 8003cec:	d102      	bne.n	8003cf4 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003cee:	2308      	movs	r3, #8
 8003cf0:	61fb      	str	r3, [r7, #28]
 8003cf2:	e02a      	b.n	8003d4a <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d005      	beq.n	8003d06 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003cfa:	697b      	ldr	r3, [r7, #20]
 8003cfc:	2b05      	cmp	r3, #5
 8003cfe:	d002      	beq.n	8003d06 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	2b09      	cmp	r3, #9
 8003d04:	d111      	bne.n	8003d2a <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMNGT_0) != 0UL)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	68db      	ldr	r3, [r3, #12]
 8003d0c:	f003 0301 	and.w	r3, r3, #1
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d007      	beq.n	8003d24 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d18:	f043 0220 	orr.w	r2, r3, #32
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	e0a4      	b.n	8003e6e <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003d24:	2304      	movs	r3, #4
 8003d26:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMNGT_0) != 0UL)
 8003d28:	e00f      	b.n	8003d4a <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDataFormat(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DATA_EACH_ADC)
 8003d2a:	4853      	ldr	r0, [pc, #332]	@ (8003e78 <HAL_ADC_PollForConversion+0x1a4>)
 8003d2c:	f7ff fc68 	bl	8003600 <LL_ADC_GetMultiDataFormat>
 8003d30:	4603      	mov	r3, r0
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d007      	beq.n	8003d46 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d3a:	f043 0220 	orr.w	r2, r3, #32
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	e093      	b.n	8003e6e <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003d46:	2304      	movs	r3, #4
 8003d48:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003d4a:	f7ff f9ff 	bl	800314c <HAL_GetTick>
 8003d4e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003d50:	e021      	b.n	8003d96 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d58:	d01d      	beq.n	8003d96 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003d5a:	f7ff f9f7 	bl	800314c <HAL_GetTick>
 8003d5e:	4602      	mov	r2, r0
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	1ad3      	subs	r3, r2, r3
 8003d64:	683a      	ldr	r2, [r7, #0]
 8003d66:	429a      	cmp	r2, r3
 8003d68:	d302      	bcc.n	8003d70 <HAL_ADC_PollForConversion+0x9c>
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d112      	bne.n	8003d96 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	69fb      	ldr	r3, [r7, #28]
 8003d78:	4013      	ands	r3, r2
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d10b      	bne.n	8003d96 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d82:	f043 0204 	orr.w	r2, r3, #4
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 8003d92:	2303      	movs	r3, #3
 8003d94:	e06b      	b.n	8003e6e <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	69fb      	ldr	r3, [r7, #28]
 8003d9e:	4013      	ands	r3, r2
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d0d6      	beq.n	8003d52 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003da8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4618      	mov	r0, r3
 8003db6:	f7ff fb02 	bl	80033be <LL_ADC_REG_IsTriggerSourceSWStart>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d01c      	beq.n	8003dfa <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	7d5b      	ldrb	r3, [r3, #21]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d118      	bne.n	8003dfa <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 0308 	and.w	r3, r3, #8
 8003dd2:	2b08      	cmp	r3, #8
 8003dd4:	d111      	bne.n	8003dfa <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dda:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003de6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d105      	bne.n	8003dfa <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003df2:	f043 0201 	orr.w	r2, r3, #1
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a1f      	ldr	r2, [pc, #124]	@ (8003e7c <HAL_ADC_PollForConversion+0x1a8>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d002      	beq.n	8003e0a <HAL_ADC_PollForConversion+0x136>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	e000      	b.n	8003e0c <HAL_ADC_PollForConversion+0x138>
 8003e0a:	4b1d      	ldr	r3, [pc, #116]	@ (8003e80 <HAL_ADC_PollForConversion+0x1ac>)
 8003e0c:	687a      	ldr	r2, [r7, #4]
 8003e0e:	6812      	ldr	r2, [r2, #0]
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d008      	beq.n	8003e26 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d005      	beq.n	8003e26 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	2b05      	cmp	r3, #5
 8003e1e:	d002      	beq.n	8003e26 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003e20:	697b      	ldr	r3, [r7, #20]
 8003e22:	2b09      	cmp	r3, #9
 8003e24:	d104      	bne.n	8003e30 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve ADC CFGR1 register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR1);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	61bb      	str	r3, [r7, #24]
 8003e2e:	e00c      	b.n	8003e4a <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a11      	ldr	r2, [pc, #68]	@ (8003e7c <HAL_ADC_PollForConversion+0x1a8>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d002      	beq.n	8003e40 <HAL_ADC_PollForConversion+0x16c>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	e000      	b.n	8003e42 <HAL_ADC_PollForConversion+0x16e>
 8003e40:	4b0f      	ldr	r3, [pc, #60]	@ (8003e80 <HAL_ADC_PollForConversion+0x1ac>)
 8003e42:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR1);
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	68db      	ldr	r3, [r3, #12]
 8003e48:	61bb      	str	r3, [r7, #24]
  /* Retrieve ADC CFGR1 register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR1);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003e4a:	69fb      	ldr	r3, [r7, #28]
 8003e4c:	2b08      	cmp	r3, #8
 8003e4e:	d104      	bne.n	8003e5a <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	2208      	movs	r2, #8
 8003e56:	601a      	str	r2, [r3, #0]
 8003e58:	e008      	b.n	8003e6c <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR1_AUTDLY) == 0UL)
 8003e5a:	69bb      	ldr	r3, [r7, #24]
 8003e5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d103      	bne.n	8003e6c <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	220c      	movs	r2, #12
 8003e6a:	601a      	str	r2, [r3, #0]
    }
  }

  return HAL_OK;
 8003e6c:	2300      	movs	r3, #0
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	3720      	adds	r7, #32
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}
 8003e76:	bf00      	nop
 8003e78:	42028300 	.word	0x42028300
 8003e7c:	42028100 	.word	0x42028100
 8003e80:	42028000 	.word	0x42028000

08003e84 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b083      	sub	sp, #12
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	370c      	adds	r7, #12
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr
	...

08003ea0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b08a      	sub	sp, #40	@ 0x28
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
 8003ea8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_common_path_internal_channel;
  uint32_t tmp_config_path_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_OFFSET(pConfig->Offset));

  assert_param(IS_ADC_CHANNEL(hadc, pConfig->Channel));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003eba:	2b01      	cmp	r3, #1
 8003ebc:	d101      	bne.n	8003ec2 <HAL_ADC_ConfigChannel+0x22>
 8003ebe:	2302      	movs	r3, #2
 8003ec0:	e183      	b.n	80041ca <HAL_ADC_ConfigChannel+0x32a>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f7ff fc68 	bl	80037a4 <LL_ADC_REG_IsConversionOngoing>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	f040 8162 	bne.w	80041a0 <HAL_ADC_ConfigChannel+0x300>
  {
    /* ADC channels preselection */
    LL_ADC_SetChannelPreselection(hadc->Instance, pConfig->Channel);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4619      	mov	r1, r3
 8003ee6:	4610      	mov	r0, r2
 8003ee8:	f7ff faa7 	bl	800343a <LL_ADC_SetChannelPreselection>

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6818      	ldr	r0, [r3, #0]
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	6859      	ldr	r1, [r3, #4]
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	461a      	mov	r2, r3
 8003efa:	f7ff fa73 	bl	80033e4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4618      	mov	r0, r3
 8003f04:	f7ff fc4e 	bl	80037a4 <LL_ADC_REG_IsConversionOngoing>
 8003f08:	6238      	str	r0, [r7, #32]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f7ff fc6f 	bl	80037f2 <LL_ADC_INJ_IsConversionOngoing>
 8003f14:	61f8      	str	r0, [r7, #28]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003f16:	6a3b      	ldr	r3, [r7, #32]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	f040 80aa 	bne.w	8004072 <HAL_ADC_ConfigChannel+0x1d2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003f1e:	69fb      	ldr	r3, [r7, #28]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	f040 80a6 	bne.w	8004072 <HAL_ADC_ConfigChannel+0x1d2>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6818      	ldr	r0, [r3, #0]
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	6819      	ldr	r1, [r3, #0]
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	689b      	ldr	r3, [r3, #8]
 8003f32:	461a      	mov	r2, r3
 8003f34:	f7ff fa98 	bl	8003468 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	695a      	ldr	r2, [r3, #20]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	68db      	ldr	r3, [r3, #12]
 8003f42:	089b      	lsrs	r3, r3, #2
 8003f44:	f003 0303 	and.w	r3, r3, #3
 8003f48:	005b      	lsls	r3, r3, #1
 8003f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4e:	61bb      	str	r3, [r7, #24]

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	691b      	ldr	r3, [r3, #16]
 8003f54:	2b04      	cmp	r3, #4
 8003f56:	d038      	beq.n	8003fca <HAL_ADC_ConfigChannel+0x12a>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffsetChannel(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6818      	ldr	r0, [r3, #0]
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	6919      	ldr	r1, [r3, #16]
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	461a      	mov	r2, r3
 8003f66:	f7ff f968 	bl	800323a <LL_ADC_SetOffsetChannel>
        LL_ADC_SetOffsetLevel(hadc->Instance, pConfig->OffsetNumber, tmpOffsetShifted);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6818      	ldr	r0, [r3, #0]
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	691b      	ldr	r3, [r3, #16]
 8003f72:	69ba      	ldr	r2, [r7, #24]
 8003f74:	4619      	mov	r1, r3
 8003f76:	f7ff f993 	bl	80032a0 <LL_ADC_SetOffsetLevel>
        /* Signed and unsigned saturation cannot be set at the same time */
        assert_param(!((pConfig->OffsetSignedSaturation == ENABLE) && (pConfig->OffsetSaturation == ENABLE)));


        /* Set ADC offset sign */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6818      	ldr	r0, [r3, #0]
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	6919      	ldr	r1, [r3, #16]
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	69db      	ldr	r3, [r3, #28]
 8003f86:	461a      	mov	r2, r3
 8003f88:	f7ff f9a5 	bl	80032d6 <LL_ADC_SetOffsetSign>
        /* Set ADC offset signed saturation */
        LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,      \
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6818      	ldr	r0, [r3, #0]
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	6919      	ldr	r1, [r3, #16]
                                         (pConfig->OffsetSignedSaturation == ENABLE) \
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	7e1b      	ldrb	r3, [r3, #24]
        LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,      \
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d102      	bne.n	8003fa2 <HAL_ADC_ConfigChannel+0x102>
 8003f9c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8003fa0:	e000      	b.n	8003fa4 <HAL_ADC_ConfigChannel+0x104>
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	461a      	mov	r2, r3
 8003fa6:	f7ff f9b1 	bl	800330c <LL_ADC_SetOffsetSignedSaturation>
                                         ? LL_ADC_OFFSET_SIGNED_SAT_ENABLE           \
                                         : LL_ADC_OFFSET_SIGNED_SAT_DISABLE);
        /* Set ADC offset unsigned saturation */
        LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,    \
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6818      	ldr	r0, [r3, #0]
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	6919      	ldr	r1, [r3, #16]
                                           (pConfig->OffsetSaturation == ENABLE)     \
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	7e5b      	ldrb	r3, [r3, #25]
        LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,    \
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d102      	bne.n	8003fc0 <HAL_ADC_ConfigChannel+0x120>
 8003fba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003fbe:	e000      	b.n	8003fc2 <HAL_ADC_ConfigChannel+0x122>
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	f7ff f9bd 	bl	8003342 <LL_ADC_SetOffsetUnsignedSaturation>
 8003fc8:	e053      	b.n	8004072 <HAL_ADC_ConfigChannel+0x1d2>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted.
           If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	2100      	movs	r1, #0
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f7ff f94e 	bl	8003272 <LL_ADC_GetOffsetChannel>
 8003fd6:	4602      	mov	r2, r0
            == __HAL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4053      	eors	r3, r2
 8003fde:	f003 031f 	and.w	r3, r3, #31
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d106      	bne.n	8003ff4 <HAL_ADC_ConfigChannel+0x154>
        {
          LL_ADC_SetOffsetLevel(hadc->Instance, LL_ADC_OFFSET_1, 0UL);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	2200      	movs	r2, #0
 8003fec:	2100      	movs	r1, #0
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f7ff f956 	bl	80032a0 <LL_ADC_SetOffsetLevel>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	2101      	movs	r1, #1
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	f7ff f939 	bl	8003272 <LL_ADC_GetOffsetChannel>
 8004000:	4602      	mov	r2, r0
            == __HAL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4053      	eors	r3, r2
 8004008:	f003 031f 	and.w	r3, r3, #31
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800400c:	2b00      	cmp	r3, #0
 800400e:	d106      	bne.n	800401e <HAL_ADC_ConfigChannel+0x17e>
        {
          LL_ADC_SetOffsetLevel(hadc->Instance, LL_ADC_OFFSET_2, 0UL);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	2200      	movs	r2, #0
 8004016:	2101      	movs	r1, #1
 8004018:	4618      	mov	r0, r3
 800401a:	f7ff f941 	bl	80032a0 <LL_ADC_SetOffsetLevel>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	2102      	movs	r1, #2
 8004024:	4618      	mov	r0, r3
 8004026:	f7ff f924 	bl	8003272 <LL_ADC_GetOffsetChannel>
 800402a:	4602      	mov	r2, r0
            == __HAL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4053      	eors	r3, r2
 8004032:	f003 031f 	and.w	r3, r3, #31
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004036:	2b00      	cmp	r3, #0
 8004038:	d106      	bne.n	8004048 <HAL_ADC_ConfigChannel+0x1a8>
        {
          LL_ADC_SetOffsetLevel(hadc->Instance, LL_ADC_OFFSET_3, 0UL);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	2200      	movs	r2, #0
 8004040:	2102      	movs	r1, #2
 8004042:	4618      	mov	r0, r3
 8004044:	f7ff f92c 	bl	80032a0 <LL_ADC_SetOffsetLevel>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	2103      	movs	r1, #3
 800404e:	4618      	mov	r0, r3
 8004050:	f7ff f90f 	bl	8003272 <LL_ADC_GetOffsetChannel>
 8004054:	4602      	mov	r2, r0
            == __HAL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4053      	eors	r3, r2
 800405c:	f003 031f 	and.w	r3, r3, #31
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004060:	2b00      	cmp	r3, #0
 8004062:	d106      	bne.n	8004072 <HAL_ADC_ConfigChannel+0x1d2>
        {
          LL_ADC_SetOffsetLevel(hadc->Instance, LL_ADC_OFFSET_4, 0UL);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	2200      	movs	r2, #0
 800406a:	2103      	movs	r1, #3
 800406c:	4618      	mov	r0, r3
 800406e:	f7ff f917 	bl	80032a0 <LL_ADC_SetOffsetLevel>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800407a:	2b00      	cmp	r3, #0
 800407c:	f000 809f 	beq.w	80041be <HAL_ADC_ConfigChannel+0x31e>
    {
      tmp_config_common_path_internal_channel =
        LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004080:	4854      	ldr	r0, [pc, #336]	@ (80041d4 <HAL_ADC_ConfigChannel+0x334>)
 8004082:	f7ff f8a6 	bl	80031d2 <LL_ADC_GetCommonPathInternalCh>
 8004086:	6178      	str	r0, [r7, #20]
      tmp_config_path_internal_channel = LL_ADC_GetPathInternalCh(hadc->Instance);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4618      	mov	r0, r3
 800408e:	f7ff f8c4 	bl	800321a <LL_ADC_GetPathInternalCh>
 8004092:	6138      	str	r0, [r7, #16]
      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a4f      	ldr	r2, [pc, #316]	@ (80041d8 <HAL_ADC_ConfigChannel+0x338>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d116      	bne.n	80040cc <HAL_ADC_ConfigChannel+0x22c>
          && ((tmp_config_common_path_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d111      	bne.n	80040cc <HAL_ADC_ConfigChannel+0x22c>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a4b      	ldr	r2, [pc, #300]	@ (80041dc <HAL_ADC_ConfigChannel+0x33c>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d004      	beq.n	80040bc <HAL_ADC_ConfigChannel+0x21c>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4a4a      	ldr	r2, [pc, #296]	@ (80041e0 <HAL_ADC_ConfigChannel+0x340>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d17b      	bne.n	80041b4 <HAL_ADC_ConfigChannel+0x314>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80040c2:	4619      	mov	r1, r3
 80040c4:	4843      	ldr	r0, [pc, #268]	@ (80041d4 <HAL_ADC_ConfigChannel+0x334>)
 80040c6:	f7ff f871 	bl	80031ac <LL_ADC_SetCommonPathInternalCh>
        if (ADC_VREFINT_INSTANCE(hadc))
 80040ca:	e073      	b.n	80041b4 <HAL_ADC_ConfigChannel+0x314>
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_common_path_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a44      	ldr	r2, [pc, #272]	@ (80041e4 <HAL_ADC_ConfigChannel+0x344>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d12a      	bne.n	800412c <HAL_ADC_ConfigChannel+0x28c>
               && ((tmp_config_common_path_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d125      	bne.n	800412c <HAL_ADC_ConfigChannel+0x28c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a3d      	ldr	r2, [pc, #244]	@ (80041dc <HAL_ADC_ConfigChannel+0x33c>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d004      	beq.n	80040f4 <HAL_ADC_ConfigChannel+0x254>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a3c      	ldr	r2, [pc, #240]	@ (80041e0 <HAL_ADC_ConfigChannel+0x340>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d161      	bne.n	80041b8 <HAL_ADC_ConfigChannel+0x318>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80040f4:	697b      	ldr	r3, [r7, #20]
 80040f6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80040fa:	4619      	mov	r1, r3
 80040fc:	4835      	ldr	r0, [pc, #212]	@ (80041d4 <HAL_ADC_ConfigChannel+0x334>)
 80040fe:	f7ff f855 	bl	80031ac <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004102:	4b39      	ldr	r3, [pc, #228]	@ (80041e8 <HAL_ADC_ConfigChannel+0x348>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	099b      	lsrs	r3, r3, #6
 8004108:	4a38      	ldr	r2, [pc, #224]	@ (80041ec <HAL_ADC_ConfigChannel+0x34c>)
 800410a:	fba2 2303 	umull	r2, r3, r2, r3
 800410e:	099b      	lsrs	r3, r3, #6
 8004110:	1c5a      	adds	r2, r3, #1
 8004112:	4613      	mov	r3, r2
 8004114:	005b      	lsls	r3, r3, #1
 8004116:	4413      	add	r3, r2
 8004118:	009b      	lsls	r3, r3, #2
 800411a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800411c:	e002      	b.n	8004124 <HAL_ADC_ConfigChannel+0x284>
          {
            wait_loop_index--;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	3b01      	subs	r3, #1
 8004122:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d1f9      	bne.n	800411e <HAL_ADC_ConfigChannel+0x27e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800412a:	e045      	b.n	80041b8 <HAL_ADC_ConfigChannel+0x318>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a2f      	ldr	r2, [pc, #188]	@ (80041f0 <HAL_ADC_ConfigChannel+0x350>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d116      	bne.n	8004164 <HAL_ADC_ConfigChannel+0x2c4>
               && ((tmp_config_common_path_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800413c:	2b00      	cmp	r3, #0
 800413e:	d111      	bne.n	8004164 <HAL_ADC_ConfigChannel+0x2c4>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a25      	ldr	r2, [pc, #148]	@ (80041dc <HAL_ADC_ConfigChannel+0x33c>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d004      	beq.n	8004154 <HAL_ADC_ConfigChannel+0x2b4>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a24      	ldr	r2, [pc, #144]	@ (80041e0 <HAL_ADC_ConfigChannel+0x340>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d133      	bne.n	80041bc <HAL_ADC_ConfigChannel+0x31c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800415a:	4619      	mov	r1, r3
 800415c:	481d      	ldr	r0, [pc, #116]	@ (80041d4 <HAL_ADC_ConfigChannel+0x334>)
 800415e:	f7ff f825 	bl	80031ac <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004162:	e02b      	b.n	80041bc <HAL_ADC_ConfigChannel+0x31c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_common_path_internal_channel);
        }
      }
      else if (((pConfig->Channel == ADC_CHANNEL_VDDCORE)
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a22      	ldr	r2, [pc, #136]	@ (80041f4 <HAL_ADC_ConfigChannel+0x354>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d127      	bne.n	80041be <HAL_ADC_ConfigChannel+0x31e>
                && ((tmp_config_path_internal_channel & LL_ADC_PATH_INTERNAL_VDDCORE) == 0UL)))
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004174:	2b00      	cmp	r3, #0
 8004176:	d122      	bne.n	80041be <HAL_ADC_ConfigChannel+0x31e>
      {
        if (ADC_VDDCORE_INSTANCE(hadc))
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a17      	ldr	r2, [pc, #92]	@ (80041dc <HAL_ADC_ConfigChannel+0x33c>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d004      	beq.n	800418c <HAL_ADC_ConfigChannel+0x2ec>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a16      	ldr	r2, [pc, #88]	@ (80041e0 <HAL_ADC_ConfigChannel+0x340>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d118      	bne.n	80041be <HAL_ADC_ConfigChannel+0x31e>
        {
          LL_ADC_SetPathInternalCh(hadc->Instance, LL_ADC_PATH_INTERNAL_VDDCORE | tmp_config_path_internal_channel);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	693b      	ldr	r3, [r7, #16]
 8004192:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004196:	4619      	mov	r1, r3
 8004198:	4610      	mov	r0, r2
 800419a:	f7ff f828 	bl	80031ee <LL_ADC_SetPathInternalCh>
 800419e:	e00e      	b.n	80041be <HAL_ADC_ConfigChannel+0x31e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041a4:	f043 0220 	orr.w	r2, r3, #32
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80041b2:	e004      	b.n	80041be <HAL_ADC_ConfigChannel+0x31e>
        if (ADC_VREFINT_INSTANCE(hadc))
 80041b4:	bf00      	nop
 80041b6:	e002      	b.n	80041be <HAL_ADC_ConfigChannel+0x31e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80041b8:	bf00      	nop
 80041ba:	e000      	b.n	80041be <HAL_ADC_ConfigChannel+0x31e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80041bc:	bf00      	nop
  }

  __HAL_UNLOCK(hadc);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2200      	movs	r2, #0
 80041c2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 80041c6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3728      	adds	r7, #40	@ 0x28
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}
 80041d2:	bf00      	nop
 80041d4:	42028300 	.word	0x42028300
 80041d8:	00400c00 	.word	0x00400c00
 80041dc:	42028000 	.word	0x42028000
 80041e0:	42028100 	.word	0x42028100
 80041e4:	00800c11 	.word	0x00800c11
 80041e8:	20000004 	.word	0x20000004
 80041ec:	053e2d63 	.word	0x053e2d63
 80041f0:	01000c10 	.word	0x01000c10
 80041f4:	00010c12 	.word	0x00010c12

080041f8 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b088      	sub	sp, #32
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
 8004200:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t conversion_timeout_cpu_cycles = 0UL;
 8004202:	2300      	movs	r3, #0
 8004204:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4618      	mov	r0, r3
 8004210:	f7ff fac8 	bl	80037a4 <LL_ADC_REG_IsConversionOngoing>
 8004214:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4618      	mov	r0, r3
 800421c:	f7ff fae9 	bl	80037f2 <LL_ADC_INJ_IsConversionOngoing>
 8004220:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d103      	bne.n	8004230 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2b00      	cmp	r3, #0
 800422c:	f000 8098 	beq.w	8004360 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR1 & ADC_CFGR1_JAUTO) != 0UL)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	68db      	ldr	r3, [r3, #12]
 8004236:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800423a:	2b00      	cmp	r3, #0
 800423c:	d02a      	beq.n	8004294 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	7d5b      	ldrb	r3, [r3, #21]
 8004242:	2b01      	cmp	r3, #1
 8004244:	d126      	bne.n	8004294 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	7d1b      	ldrb	r3, [r3, #20]
 800424a:	2b01      	cmp	r3, #1
 800424c:	d122      	bne.n	8004294 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800424e:	2301      	movs	r3, #1
 8004250:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004252:	e014      	b.n	800427e <ADC_ConversionStop+0x86>
      {
        if (conversion_timeout_cpu_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8004254:	69fb      	ldr	r3, [r7, #28]
 8004256:	4a45      	ldr	r2, [pc, #276]	@ (800436c <ADC_ConversionStop+0x174>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d90d      	bls.n	8004278 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004260:	f043 0210 	orr.w	r2, r3, #16
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800426c:	f043 0201 	orr.w	r2, r3, #1
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	e074      	b.n	8004362 <ADC_ConversionStop+0x16a>
        }
        conversion_timeout_cpu_cycles ++;
 8004278:	69fb      	ldr	r3, [r7, #28]
 800427a:	3301      	adds	r3, #1
 800427c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004288:	2b40      	cmp	r3, #64	@ 0x40
 800428a:	d1e3      	bne.n	8004254 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	2240      	movs	r2, #64	@ 0x40
 8004292:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8004294:	69bb      	ldr	r3, [r7, #24]
 8004296:	2b02      	cmp	r3, #2
 8004298:	d014      	beq.n	80042c4 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4618      	mov	r0, r3
 80042a0:	f7ff fa80 	bl	80037a4 <LL_ADC_REG_IsConversionOngoing>
 80042a4:	4603      	mov	r3, r0
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d00c      	beq.n	80042c4 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4618      	mov	r0, r3
 80042b0:	f7ff fa3d 	bl	800372e <LL_ADC_IsDisableOngoing>
 80042b4:	4603      	mov	r3, r0
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d104      	bne.n	80042c4 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4618      	mov	r0, r3
 80042c0:	f7ff fa5c 	bl	800377c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80042c4:	69bb      	ldr	r3, [r7, #24]
 80042c6:	2b01      	cmp	r3, #1
 80042c8:	d014      	beq.n	80042f4 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4618      	mov	r0, r3
 80042d0:	f7ff fa8f 	bl	80037f2 <LL_ADC_INJ_IsConversionOngoing>
 80042d4:	4603      	mov	r3, r0
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d00c      	beq.n	80042f4 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4618      	mov	r0, r3
 80042e0:	f7ff fa25 	bl	800372e <LL_ADC_IsDisableOngoing>
 80042e4:	4603      	mov	r3, r0
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d104      	bne.n	80042f4 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4618      	mov	r0, r3
 80042f0:	f7ff fa6b 	bl	80037ca <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80042f4:	69bb      	ldr	r3, [r7, #24]
 80042f6:	2b02      	cmp	r3, #2
 80042f8:	d005      	beq.n	8004306 <ADC_ConversionStop+0x10e>
 80042fa:	69bb      	ldr	r3, [r7, #24]
 80042fc:	2b03      	cmp	r3, #3
 80042fe:	d105      	bne.n	800430c <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8004300:	230c      	movs	r3, #12
 8004302:	617b      	str	r3, [r7, #20]
        break;
 8004304:	e005      	b.n	8004312 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8004306:	2308      	movs	r3, #8
 8004308:	617b      	str	r3, [r7, #20]
        break;
 800430a:	e002      	b.n	8004312 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800430c:	2304      	movs	r3, #4
 800430e:	617b      	str	r3, [r7, #20]
        break;
 8004310:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8004312:	f7fe ff1b 	bl	800314c <HAL_GetTick>
 8004316:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004318:	e01b      	b.n	8004352 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800431a:	f7fe ff17 	bl	800314c <HAL_GetTick>
 800431e:	4602      	mov	r2, r0
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	1ad3      	subs	r3, r2, r3
 8004324:	2b05      	cmp	r3, #5
 8004326:	d914      	bls.n	8004352 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	689a      	ldr	r2, [r3, #8]
 800432e:	697b      	ldr	r3, [r7, #20]
 8004330:	4013      	ands	r3, r2
 8004332:	2b00      	cmp	r3, #0
 8004334:	d00d      	beq.n	8004352 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800433a:	f043 0210 	orr.w	r2, r3, #16
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004346:	f043 0201 	orr.w	r2, r3, #1
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	e007      	b.n	8004362 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	689a      	ldr	r2, [r3, #8]
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	4013      	ands	r3, r2
 800435c:	2b00      	cmp	r3, #0
 800435e:	d1dc      	bne.n	800431a <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8004360:	2300      	movs	r3, #0
}
 8004362:	4618      	mov	r0, r3
 8004364:	3720      	adds	r7, #32
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
 800436a:	bf00      	nop
 800436c:	a33fffff 	.word	0xa33fffff

08004370 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b084      	sub	sp, #16
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4618      	mov	r0, r3
 800437e:	f7ff f9c3 	bl	8003708 <LL_ADC_IsEnabled>
 8004382:	4603      	mov	r3, r0
 8004384:	2b00      	cmp	r3, #0
 8004386:	d169      	bne.n	800445c <ADC_Enable+0xec>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	689a      	ldr	r2, [r3, #8]
 800438e:	4b36      	ldr	r3, [pc, #216]	@ (8004468 <ADC_Enable+0xf8>)
 8004390:	4013      	ands	r3, r2
 8004392:	2b00      	cmp	r3, #0
 8004394:	d00d      	beq.n	80043b2 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800439a:	f043 0210 	orr.w	r2, r3, #16
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043a6:	f043 0201 	orr.w	r2, r3, #1
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80043ae:	2301      	movs	r3, #1
 80043b0:	e055      	b.n	800445e <ADC_Enable+0xee>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4618      	mov	r0, r3
 80043b8:	f7ff f97e 	bl	80036b8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80043bc:	482b      	ldr	r0, [pc, #172]	@ (800446c <ADC_Enable+0xfc>)
 80043be:	f7fe ff08 	bl	80031d2 <LL_ADC_GetCommonPathInternalCh>
 80043c2:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80043c4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d013      	beq.n	80043f4 <ADC_Enable+0x84>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80043cc:	4b28      	ldr	r3, [pc, #160]	@ (8004470 <ADC_Enable+0x100>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	099b      	lsrs	r3, r3, #6
 80043d2:	4a28      	ldr	r2, [pc, #160]	@ (8004474 <ADC_Enable+0x104>)
 80043d4:	fba2 2303 	umull	r2, r3, r2, r3
 80043d8:	099b      	lsrs	r3, r3, #6
 80043da:	1c5a      	adds	r2, r3, #1
 80043dc:	4613      	mov	r3, r2
 80043de:	005b      	lsls	r3, r3, #1
 80043e0:	4413      	add	r3, r2
 80043e2:	009b      	lsls	r3, r3, #2
 80043e4:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 80043e6:	e002      	b.n	80043ee <ADC_Enable+0x7e>
      {
        wait_loop_index--;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	3b01      	subs	r3, #1
 80043ec:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d1f9      	bne.n	80043e8 <ADC_Enable+0x78>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80043f4:	f7fe feaa 	bl	800314c <HAL_GetTick>
 80043f8:	60b8      	str	r0, [r7, #8]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80043fa:	e028      	b.n	800444e <ADC_Enable+0xde>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4618      	mov	r0, r3
 8004402:	f7ff f981 	bl	8003708 <LL_ADC_IsEnabled>
 8004406:	4603      	mov	r3, r0
 8004408:	2b00      	cmp	r3, #0
 800440a:	d104      	bne.n	8004416 <ADC_Enable+0xa6>
      {
        LL_ADC_Enable(hadc->Instance);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4618      	mov	r0, r3
 8004412:	f7ff f951 	bl	80036b8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004416:	f7fe fe99 	bl	800314c <HAL_GetTick>
 800441a:	4602      	mov	r2, r0
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	1ad3      	subs	r3, r2, r3
 8004420:	2b02      	cmp	r3, #2
 8004422:	d914      	bls.n	800444e <ADC_Enable+0xde>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f003 0301 	and.w	r3, r3, #1
 800442e:	2b01      	cmp	r3, #1
 8004430:	d00d      	beq.n	800444e <ADC_Enable+0xde>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004436:	f043 0210 	orr.w	r2, r3, #16
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004442:	f043 0201 	orr.w	r2, r3, #1
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800444a:	2301      	movs	r3, #1
 800444c:	e007      	b.n	800445e <ADC_Enable+0xee>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 0301 	and.w	r3, r3, #1
 8004458:	2b01      	cmp	r3, #1
 800445a:	d1cf      	bne.n	80043fc <ADC_Enable+0x8c>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800445c:	2300      	movs	r3, #0
}
 800445e:	4618      	mov	r0, r3
 8004460:	3710      	adds	r7, #16
 8004462:	46bd      	mov	sp, r7
 8004464:	bd80      	pop	{r7, pc}
 8004466:	bf00      	nop
 8004468:	8000003f 	.word	0x8000003f
 800446c:	42028300 	.word	0x42028300
 8004470:	20000004 	.word	0x20000004
 8004474:	053e2d63 	.word	0x053e2d63

08004478 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b084      	sub	sp, #16
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4618      	mov	r0, r3
 8004486:	f7ff f952 	bl	800372e <LL_ADC_IsDisableOngoing>
 800448a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4618      	mov	r0, r3
 8004492:	f7ff f939 	bl	8003708 <LL_ADC_IsEnabled>
 8004496:	4603      	mov	r3, r0
 8004498:	2b00      	cmp	r3, #0
 800449a:	d047      	beq.n	800452c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d144      	bne.n	800452c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	f003 030d 	and.w	r3, r3, #13
 80044ac:	2b01      	cmp	r3, #1
 80044ae:	d10c      	bne.n	80044ca <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4618      	mov	r0, r3
 80044b6:	f7ff f913 	bl	80036e0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	2203      	movs	r2, #3
 80044c0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80044c2:	f7fe fe43 	bl	800314c <HAL_GetTick>
 80044c6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80044c8:	e029      	b.n	800451e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044ce:	f043 0210 	orr.w	r2, r3, #16
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044da:	f043 0201 	orr.w	r2, r3, #1
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	e023      	b.n	800452e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80044e6:	f7fe fe31 	bl	800314c <HAL_GetTick>
 80044ea:	4602      	mov	r2, r0
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	1ad3      	subs	r3, r2, r3
 80044f0:	2b02      	cmp	r3, #2
 80044f2:	d914      	bls.n	800451e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	f003 0301 	and.w	r3, r3, #1
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d00d      	beq.n	800451e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004506:	f043 0210 	orr.w	r2, r3, #16
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004512:	f043 0201 	orr.w	r2, r3, #1
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800451a:	2301      	movs	r3, #1
 800451c:	e007      	b.n	800452e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	f003 0301 	and.w	r3, r3, #1
 8004528:	2b00      	cmp	r3, #0
 800452a:	d1dc      	bne.n	80044e6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800452c:	2300      	movs	r3, #0
}
 800452e:	4618      	mov	r0, r3
 8004530:	3710      	adds	r7, #16
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}

08004536 <LL_ADC_StartCalibration>:
{
 8004536:	b480      	push	{r7}
 8004538:	b083      	sub	sp, #12
 800453a:	af00      	add	r7, sp, #0
 800453c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004546:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800454a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	609a      	str	r2, [r3, #8]
}
 8004552:	bf00      	nop
 8004554:	370c      	adds	r7, #12
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr

0800455e <LL_ADC_IsCalibrationOnGoing>:
{
 800455e:	b480      	push	{r7}
 8004560:	b083      	sub	sp, #12
 8004562:	af00      	add	r7, sp, #0
 8004564:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800456e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004572:	d101      	bne.n	8004578 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004574:	2301      	movs	r3, #1
 8004576:	e000      	b.n	800457a <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004578:	2300      	movs	r3, #0
}
 800457a:	4618      	mov	r0, r3
 800457c:	370c      	adds	r7, #12
 800457e:	46bd      	mov	sp, r7
 8004580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004584:	4770      	bx	lr
	...

08004588 <HAL_ADCEx_Calibration_Start>:
  *         This parameter can be one of the following values:
  *           @arg @ref ADC_SINGLE_ENDED      Channel in mode input single ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b084      	sub	sp, #16
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
 8004590:	6039      	str	r1, [r7, #0]
  UNUSED(SingleDiff);
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004592:	2300      	movs	r3, #0
 8004594:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800459c:	2b01      	cmp	r3, #1
 800459e:	d101      	bne.n	80045a4 <HAL_ADCEx_Calibration_Start+0x1c>
 80045a0:	2302      	movs	r3, #2
 80045a2:	e04c      	b.n	800463e <HAL_ADCEx_Calibration_Start+0xb6>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2201      	movs	r2, #1
 80045a8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80045ac:	6878      	ldr	r0, [r7, #4]
 80045ae:	f7ff ff63 	bl	8004478 <ADC_Disable>
 80045b2:	4603      	mov	r3, r0
 80045b4:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80045b6:	7bfb      	ldrb	r3, [r7, #15]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d135      	bne.n	8004628 <HAL_ADCEx_Calibration_Start+0xa0>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045c0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80045c4:	f023 0302 	bic.w	r3, r3, #2
 80045c8:	f043 0202 	orr.w	r2, r3, #2
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    /* Start ADC calibration */
    LL_ADC_StartCalibration(hadc->Instance);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4618      	mov	r0, r3
 80045d6:	f7ff ffae 	bl	8004536 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80045da:	e014      	b.n	8004606 <HAL_ADCEx_Calibration_Start+0x7e>
    {

      wait_loop_index++;
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	3301      	adds	r3, #1
 80045e0:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	4a18      	ldr	r2, [pc, #96]	@ (8004648 <HAL_ADCEx_Calibration_Start+0xc0>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d90d      	bls.n	8004606 <HAL_ADCEx_Calibration_Start+0x7e>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045ee:	f023 0312 	bic.w	r3, r3, #18
 80045f2:	f043 0210 	orr.w	r2, r3, #16
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	e01b      	b.n	800463e <HAL_ADCEx_Calibration_Start+0xb6>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4618      	mov	r0, r3
 800460c:	f7ff ffa7 	bl	800455e <LL_ADC_IsCalibrationOnGoing>
 8004610:	4603      	mov	r3, r0
 8004612:	2b00      	cmp	r3, #0
 8004614:	d1e2      	bne.n	80045dc <HAL_ADCEx_Calibration_Start+0x54>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800461a:	f023 0303 	bic.w	r3, r3, #3
 800461e:	f043 0201 	orr.w	r2, r3, #1
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	659a      	str	r2, [r3, #88]	@ 0x58
 8004626:	e005      	b.n	8004634 <HAL_ADCEx_Calibration_Start+0xac>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800462c:	f043 0210 	orr.w	r2, r3, #16
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 800463c:	7bfb      	ldrb	r3, [r7, #15]
}
 800463e:	4618      	mov	r0, r3
 8004640:	3710      	adds	r7, #16
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}
 8004646:	bf00      	nop
 8004648:	0005e8ff 	.word	0x0005e8ff

0800464c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800464c:	b480      	push	{r7}
 800464e:	b085      	sub	sp, #20
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	f003 0307 	and.w	r3, r3, #7
 800465a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800465c:	4b0c      	ldr	r3, [pc, #48]	@ (8004690 <__NVIC_SetPriorityGrouping+0x44>)
 800465e:	68db      	ldr	r3, [r3, #12]
 8004660:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004662:	68ba      	ldr	r2, [r7, #8]
 8004664:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004668:	4013      	ands	r3, r2
 800466a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004674:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004678:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800467c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800467e:	4a04      	ldr	r2, [pc, #16]	@ (8004690 <__NVIC_SetPriorityGrouping+0x44>)
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	60d3      	str	r3, [r2, #12]
}
 8004684:	bf00      	nop
 8004686:	3714      	adds	r7, #20
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr
 8004690:	e000ed00 	.word	0xe000ed00

08004694 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004694:	b480      	push	{r7}
 8004696:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004698:	4b04      	ldr	r3, [pc, #16]	@ (80046ac <__NVIC_GetPriorityGrouping+0x18>)
 800469a:	68db      	ldr	r3, [r3, #12]
 800469c:	0a1b      	lsrs	r3, r3, #8
 800469e:	f003 0307 	and.w	r3, r3, #7
}
 80046a2:	4618      	mov	r0, r3
 80046a4:	46bd      	mov	sp, r7
 80046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046aa:	4770      	bx	lr
 80046ac:	e000ed00 	.word	0xe000ed00

080046b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b083      	sub	sp, #12
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	4603      	mov	r3, r0
 80046b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	db0b      	blt.n	80046da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80046c2:	79fb      	ldrb	r3, [r7, #7]
 80046c4:	f003 021f 	and.w	r2, r3, #31
 80046c8:	4907      	ldr	r1, [pc, #28]	@ (80046e8 <__NVIC_EnableIRQ+0x38>)
 80046ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046ce:	095b      	lsrs	r3, r3, #5
 80046d0:	2001      	movs	r0, #1
 80046d2:	fa00 f202 	lsl.w	r2, r0, r2
 80046d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80046da:	bf00      	nop
 80046dc:	370c      	adds	r7, #12
 80046de:	46bd      	mov	sp, r7
 80046e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e4:	4770      	bx	lr
 80046e6:	bf00      	nop
 80046e8:	e000e100 	.word	0xe000e100

080046ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b083      	sub	sp, #12
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	4603      	mov	r3, r0
 80046f4:	6039      	str	r1, [r7, #0]
 80046f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	db0a      	blt.n	8004716 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	b2da      	uxtb	r2, r3
 8004704:	490c      	ldr	r1, [pc, #48]	@ (8004738 <__NVIC_SetPriority+0x4c>)
 8004706:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800470a:	0112      	lsls	r2, r2, #4
 800470c:	b2d2      	uxtb	r2, r2
 800470e:	440b      	add	r3, r1
 8004710:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004714:	e00a      	b.n	800472c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	b2da      	uxtb	r2, r3
 800471a:	4908      	ldr	r1, [pc, #32]	@ (800473c <__NVIC_SetPriority+0x50>)
 800471c:	79fb      	ldrb	r3, [r7, #7]
 800471e:	f003 030f 	and.w	r3, r3, #15
 8004722:	3b04      	subs	r3, #4
 8004724:	0112      	lsls	r2, r2, #4
 8004726:	b2d2      	uxtb	r2, r2
 8004728:	440b      	add	r3, r1
 800472a:	761a      	strb	r2, [r3, #24]
}
 800472c:	bf00      	nop
 800472e:	370c      	adds	r7, #12
 8004730:	46bd      	mov	sp, r7
 8004732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004736:	4770      	bx	lr
 8004738:	e000e100 	.word	0xe000e100
 800473c:	e000ed00 	.word	0xe000ed00

08004740 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004740:	b480      	push	{r7}
 8004742:	b089      	sub	sp, #36	@ 0x24
 8004744:	af00      	add	r7, sp, #0
 8004746:	60f8      	str	r0, [r7, #12]
 8004748:	60b9      	str	r1, [r7, #8]
 800474a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	f003 0307 	and.w	r3, r3, #7
 8004752:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004754:	69fb      	ldr	r3, [r7, #28]
 8004756:	f1c3 0307 	rsb	r3, r3, #7
 800475a:	2b04      	cmp	r3, #4
 800475c:	bf28      	it	cs
 800475e:	2304      	movcs	r3, #4
 8004760:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004762:	69fb      	ldr	r3, [r7, #28]
 8004764:	3304      	adds	r3, #4
 8004766:	2b06      	cmp	r3, #6
 8004768:	d902      	bls.n	8004770 <NVIC_EncodePriority+0x30>
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	3b03      	subs	r3, #3
 800476e:	e000      	b.n	8004772 <NVIC_EncodePriority+0x32>
 8004770:	2300      	movs	r3, #0
 8004772:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004774:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004778:	69bb      	ldr	r3, [r7, #24]
 800477a:	fa02 f303 	lsl.w	r3, r2, r3
 800477e:	43da      	mvns	r2, r3
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	401a      	ands	r2, r3
 8004784:	697b      	ldr	r3, [r7, #20]
 8004786:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004788:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800478c:	697b      	ldr	r3, [r7, #20]
 800478e:	fa01 f303 	lsl.w	r3, r1, r3
 8004792:	43d9      	mvns	r1, r3
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004798:	4313      	orrs	r3, r2
         );
}
 800479a:	4618      	mov	r0, r3
 800479c:	3724      	adds	r7, #36	@ 0x24
 800479e:	46bd      	mov	sp, r7
 80047a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a4:	4770      	bx	lr

080047a6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047a6:	b580      	push	{r7, lr}
 80047a8:	b082      	sub	sp, #8
 80047aa:	af00      	add	r7, sp, #0
 80047ac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80047ae:	6878      	ldr	r0, [r7, #4]
 80047b0:	f7ff ff4c 	bl	800464c <__NVIC_SetPriorityGrouping>
}
 80047b4:	bf00      	nop
 80047b6:	3708      	adds	r7, #8
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bd80      	pop	{r7, pc}

080047bc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b086      	sub	sp, #24
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	4603      	mov	r3, r0
 80047c4:	60b9      	str	r1, [r7, #8]
 80047c6:	607a      	str	r2, [r7, #4]
 80047c8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_PRIO_INTERRUPT(IRQn));
  prioritygroup = NVIC_GetPriorityGrouping();
 80047ca:	f7ff ff63 	bl	8004694 <__NVIC_GetPriorityGrouping>
 80047ce:	6178      	str	r0, [r7, #20]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80047d0:	687a      	ldr	r2, [r7, #4]
 80047d2:	68b9      	ldr	r1, [r7, #8]
 80047d4:	6978      	ldr	r0, [r7, #20]
 80047d6:	f7ff ffb3 	bl	8004740 <NVIC_EncodePriority>
 80047da:	4602      	mov	r2, r0
 80047dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047e0:	4611      	mov	r1, r2
 80047e2:	4618      	mov	r0, r3
 80047e4:	f7ff ff82 	bl	80046ec <__NVIC_SetPriority>
}
 80047e8:	bf00      	nop
 80047ea:	3718      	adds	r7, #24
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}

080047f0 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *         to the appropriate CMSIS device file (stm32u3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b082      	sub	sp, #8
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	4603      	mov	r3, r0
 80047f8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80047fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047fe:	4618      	mov	r0, r3
 8004800:	f7ff ff56 	bl	80046b0 <__NVIC_EnableIRQ>
}
 8004804:	bf00      	nop
 8004806:	3708      	adds	r7, #8
 8004808:	46bd      	mov	sp, r7
 800480a:	bd80      	pop	{r7, pc}

0800480c <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800480c:	b480      	push	{r7}
 800480e:	b083      	sub	sp, #12
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	3b01      	subs	r3, #1
 8004818:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800481c:	d301      	bcc.n	8004822 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 800481e:	2301      	movs	r3, #1
 8004820:	e00d      	b.n	800483e <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8004822:	4a0a      	ldr	r2, [pc, #40]	@ (800484c <HAL_SYSTICK_Config+0x40>)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	3b01      	subs	r3, #1
 8004828:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 800482a:	4b08      	ldr	r3, [pc, #32]	@ (800484c <HAL_SYSTICK_Config+0x40>)
 800482c:	2200      	movs	r2, #0
 800482e:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8004830:	4b06      	ldr	r3, [pc, #24]	@ (800484c <HAL_SYSTICK_Config+0x40>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a05      	ldr	r2, [pc, #20]	@ (800484c <HAL_SYSTICK_Config+0x40>)
 8004836:	f043 0303 	orr.w	r3, r3, #3
 800483a:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 800483c:	2300      	movs	r3, #0
}
 800483e:	4618      	mov	r0, r3
 8004840:	370c      	adds	r7, #12
 8004842:	46bd      	mov	sp, r7
 8004844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004848:	4770      	bx	lr
 800484a:	bf00      	nop
 800484c:	e000e010 	.word	0xe000e010

08004850 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8 AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2b04      	cmp	r3, #4
 800485c:	d844      	bhi.n	80048e8 <HAL_SYSTICK_CLKSourceConfig+0x98>
 800485e:	a201      	add	r2, pc, #4	@ (adr r2, 8004864 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8004860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004864:	08004887 	.word	0x08004887
 8004868:	080048a5 	.word	0x080048a5
 800486c:	080048c7 	.word	0x080048c7
 8004870:	080048e9 	.word	0x080048e9
 8004874:	08004879 	.word	0x08004879
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8004878:	4b1f      	ldr	r3, [pc, #124]	@ (80048f8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a1e      	ldr	r2, [pc, #120]	@ (80048f8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800487e:	f043 0304 	orr.w	r3, r3, #4
 8004882:	6013      	str	r3, [r2, #0]
      break;
 8004884:	e031      	b.n	80048ea <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8004886:	4b1c      	ldr	r3, [pc, #112]	@ (80048f8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4a1b      	ldr	r2, [pc, #108]	@ (80048f8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800488c:	f023 0304 	bic.w	r3, r3, #4
 8004890:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8004892:	4b1a      	ldr	r3, [pc, #104]	@ (80048fc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8004894:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004898:	4a18      	ldr	r2, [pc, #96]	@ (80048fc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800489a:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800489e:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100
      break;
 80048a2:	e022      	b.n	80048ea <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80048a4:	4b14      	ldr	r3, [pc, #80]	@ (80048f8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a13      	ldr	r2, [pc, #76]	@ (80048f8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80048aa:	f023 0304 	bic.w	r3, r3, #4
 80048ae:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 80048b0:	4b12      	ldr	r3, [pc, #72]	@ (80048fc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80048b2:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80048b6:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80048ba:	4a10      	ldr	r2, [pc, #64]	@ (80048fc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80048bc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80048c0:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100
      break;
 80048c4:	e011      	b.n	80048ea <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80048c6:	4b0c      	ldr	r3, [pc, #48]	@ (80048f8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4a0b      	ldr	r2, [pc, #44]	@ (80048f8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80048cc:	f023 0304 	bic.w	r3, r3, #4
 80048d0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 80048d2:	4b0a      	ldr	r3, [pc, #40]	@ (80048fc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80048d4:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80048d8:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80048dc:	4a07      	ldr	r2, [pc, #28]	@ (80048fc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80048de:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80048e2:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100
      break;
 80048e6:	e000      	b.n	80048ea <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80048e8:	bf00      	nop
  }
}
 80048ea:	bf00      	nop
 80048ec:	370c      	adds	r7, #12
 80048ee:	46bd      	mov	sp, r7
 80048f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f4:	4770      	bx	lr
 80048f6:	bf00      	nop
 80048f8:	e000e010 	.word	0xe000e010
 80048fc:	40030c00 	.word	0x40030c00

08004900 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b082      	sub	sp, #8
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d101      	bne.n	8004912 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800490e:	2301      	movs	r3, #1
 8004910:	e014      	b.n	800493c <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	791b      	ldrb	r3, [r3, #4]
 8004916:	b2db      	uxtb	r3, r3
 8004918:	2b00      	cmp	r3, #0
 800491a:	d105      	bne.n	8004928 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2200      	movs	r2, #0
 8004920:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004922:	6878      	ldr	r0, [r7, #4]
 8004924:	f7fd fd76 	bl	8002414 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2202      	movs	r2, #2
 800492c:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2200      	movs	r2, #0
 8004932:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2201      	movs	r2, #1
 8004938:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800493a:	2300      	movs	r3, #0
}
 800493c:	4618      	mov	r0, r3
 800493e:	3708      	adds	r7, #8
 8004940:	46bd      	mov	sp, r7
 8004942:	bd80      	pop	{r7, pc}

08004944 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8004944:	b480      	push	{r7}
 8004946:	b085      	sub	sp, #20
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
 800494c:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d101      	bne.n	8004958 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8004954:	2301      	movs	r3, #1
 8004956:	e056      	b.n	8004a06 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	795b      	ldrb	r3, [r3, #5]
 800495c:	2b01      	cmp	r3, #1
 800495e:	d101      	bne.n	8004964 <HAL_DAC_Start+0x20>
 8004960:	2302      	movs	r3, #2
 8004962:	e050      	b.n	8004a06 <HAL_DAC_Start+0xc2>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2201      	movs	r2, #1
 8004968:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2202      	movs	r2, #2
 800496e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	6819      	ldr	r1, [r3, #0]
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	f003 0310 	and.w	r3, r3, #16
 800497c:	2201      	movs	r2, #1
 800497e:	409a      	lsls	r2, r3
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	430a      	orrs	r2, r1
 8004986:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004988:	4b22      	ldr	r3, [pc, #136]	@ (8004a14 <HAL_DAC_Start+0xd0>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	099b      	lsrs	r3, r3, #6
 800498e:	4a22      	ldr	r2, [pc, #136]	@ (8004a18 <HAL_DAC_Start+0xd4>)
 8004990:	fba2 2303 	umull	r2, r3, r2, r3
 8004994:	099b      	lsrs	r3, r3, #6
 8004996:	3301      	adds	r3, #1
 8004998:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800499a:	e002      	b.n	80049a2 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	3b01      	subs	r3, #1
 80049a0:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d1f9      	bne.n	800499c <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d10f      	bne.n	80049ce <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80049b8:	2b02      	cmp	r3, #2
 80049ba:	d11d      	bne.n	80049f8 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	685a      	ldr	r2, [r3, #4]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f042 0201 	orr.w	r2, r2, #1
 80049ca:	605a      	str	r2, [r3, #4]
 80049cc:	e014      	b.n	80049f8 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	f003 0310 	and.w	r3, r3, #16
 80049de:	2102      	movs	r1, #2
 80049e0:	fa01 f303 	lsl.w	r3, r1, r3
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d107      	bne.n	80049f8 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	685a      	ldr	r2, [r3, #4]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f042 0202 	orr.w	r2, r2, #2
 80049f6:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2201      	movs	r2, #1
 80049fc:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2200      	movs	r2, #0
 8004a02:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004a04:	2300      	movs	r3, #0
}
 8004a06:	4618      	mov	r0, r3
 8004a08:	3714      	adds	r7, #20
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a10:	4770      	bx	lr
 8004a12:	bf00      	nop
 8004a14:	20000004 	.word	0x20000004
 8004a18:	053e2d63 	.word	0x053e2d63

08004a1c <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b087      	sub	sp, #28
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	60f8      	str	r0, [r7, #12]
 8004a24:	60b9      	str	r1, [r7, #8]
 8004a26:	607a      	str	r2, [r7, #4]
 8004a28:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d101      	bne.n	8004a38 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8004a34:	2301      	movs	r3, #1
 8004a36:	e018      	b.n	8004a6a <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d105      	bne.n	8004a56 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8004a4a:	697a      	ldr	r2, [r7, #20]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	4413      	add	r3, r2
 8004a50:	3308      	adds	r3, #8
 8004a52:	617b      	str	r3, [r7, #20]
 8004a54:	e004      	b.n	8004a60 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8004a56:	697a      	ldr	r2, [r7, #20]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	4413      	add	r3, r2
 8004a5c:	3314      	adds	r3, #20
 8004a5e:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	461a      	mov	r2, r3
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8004a68:	2300      	movs	r3, #0
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	371c      	adds	r7, #28
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a74:	4770      	bx	lr
	...

08004a78 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b08a      	sub	sp, #40	@ 0x28
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	60f8      	str	r0, [r7, #12]
 8004a80:	60b9      	str	r1, [r7, #8]
 8004a82:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a84:	2300      	movs	r3, #0
 8004a86:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d002      	beq.n	8004a94 <HAL_DAC_ConfigChannel+0x1c>
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d101      	bne.n	8004a98 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	e17b      	b.n	8004d90 <HAL_DAC_ConfigChannel+0x318>
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	795b      	ldrb	r3, [r3, #5]
 8004a9c:	2b01      	cmp	r3, #1
 8004a9e:	d101      	bne.n	8004aa4 <HAL_DAC_ConfigChannel+0x2c>
 8004aa0:	2302      	movs	r3, #2
 8004aa2:	e175      	b.n	8004d90 <HAL_DAC_ConfigChannel+0x318>
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2202      	movs	r2, #2
 8004aae:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	68db      	ldr	r3, [r3, #12]
 8004ab4:	2b04      	cmp	r3, #4
 8004ab6:	d17a      	bne.n	8004bae <HAL_DAC_ConfigChannel+0x136>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8004ab8:	f7fe fb48 	bl	800314c <HAL_GetTick>
 8004abc:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d13d      	bne.n	8004b40 <HAL_DAC_ConfigChannel+0xc8>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004ac4:	e018      	b.n	8004af8 <HAL_DAC_ConfigChannel+0x80>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004ac6:	f7fe fb41 	bl	800314c <HAL_GetTick>
 8004aca:	4602      	mov	r2, r0
 8004acc:	69bb      	ldr	r3, [r7, #24]
 8004ace:	1ad3      	subs	r3, r2, r3
 8004ad0:	2b01      	cmp	r3, #1
 8004ad2:	d911      	bls.n	8004af8 <HAL_DAC_ConfigChannel+0x80>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ada:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d00a      	beq.n	8004af8 <HAL_DAC_ConfigChannel+0x80>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	691b      	ldr	r3, [r3, #16]
 8004ae6:	f043 0208 	orr.w	r2, r3, #8
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2203      	movs	r2, #3
 8004af2:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004af4:	2303      	movs	r3, #3
 8004af6:	e14b      	b.n	8004d90 <HAL_DAC_ConfigChannel+0x318>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004afe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d1df      	bne.n	8004ac6 <HAL_DAC_ConfigChannel+0x4e>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	68ba      	ldr	r2, [r7, #8]
 8004b0c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004b0e:	641a      	str	r2, [r3, #64]	@ 0x40
 8004b10:	e020      	b.n	8004b54 <HAL_DAC_ConfigChannel+0xdc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004b12:	f7fe fb1b 	bl	800314c <HAL_GetTick>
 8004b16:	4602      	mov	r2, r0
 8004b18:	69bb      	ldr	r3, [r7, #24]
 8004b1a:	1ad3      	subs	r3, r2, r3
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	d90f      	bls.n	8004b40 <HAL_DAC_ConfigChannel+0xc8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	da0a      	bge.n	8004b40 <HAL_DAC_ConfigChannel+0xc8>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	691b      	ldr	r3, [r3, #16]
 8004b2e:	f043 0208 	orr.w	r2, r3, #8
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2203      	movs	r2, #3
 8004b3a:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004b3c:	2303      	movs	r3, #3
 8004b3e:	e127      	b.n	8004d90 <HAL_DAC_ConfigChannel+0x318>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	dbe3      	blt.n	8004b12 <HAL_DAC_ConfigChannel+0x9a>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	68ba      	ldr	r2, [r7, #8]
 8004b50:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004b52:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	f003 0310 	and.w	r3, r3, #16
 8004b60:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8004b64:	fa01 f303 	lsl.w	r3, r1, r3
 8004b68:	43db      	mvns	r3, r3
 8004b6a:	ea02 0103 	and.w	r1, r2, r3
 8004b6e:	68bb      	ldr	r3, [r7, #8]
 8004b70:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	f003 0310 	and.w	r3, r3, #16
 8004b78:	409a      	lsls	r2, r3
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	430a      	orrs	r2, r1
 8004b80:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	f003 0310 	and.w	r3, r3, #16
 8004b8e:	21ff      	movs	r1, #255	@ 0xff
 8004b90:	fa01 f303 	lsl.w	r3, r1, r3
 8004b94:	43db      	mvns	r3, r3
 8004b96:	ea02 0103 	and.w	r1, r2, r3
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	f003 0310 	and.w	r3, r3, #16
 8004ba4:	409a      	lsls	r2, r3
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	430a      	orrs	r2, r1
 8004bac:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  /* Autonomous mode configuration */
  MODIFY_REG(hdac->Instance->AUTOCR, DAC_AUTOCR_AUTOMODE, sConfig->DAC_AutonomousMode);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bb4:	f423 0180 	bic.w	r1, r3, #4194304	@ 0x400000
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	685a      	ldr	r2, [r3, #4]
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	430a      	orrs	r2, r1
 8004bc2:	655a      	str	r2, [r3, #84]	@ 0x54

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	69db      	ldr	r3, [r3, #28]
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	d11d      	bne.n	8004c08 <HAL_DAC_ConfigChannel+0x190>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bd2:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	f003 0310 	and.w	r3, r3, #16
 8004bda:	221f      	movs	r2, #31
 8004bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8004be0:	43db      	mvns	r3, r3
 8004be2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004be4:	4013      	ands	r3, r2
 8004be6:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	6a1b      	ldr	r3, [r3, #32]
 8004bec:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	f003 0310 	and.w	r3, r3, #16
 8004bf4:	697a      	ldr	r2, [r7, #20]
 8004bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c06:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c0e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	f003 0310 	and.w	r3, r3, #16
 8004c16:	2207      	movs	r2, #7
 8004c18:	fa02 f303 	lsl.w	r3, r2, r3
 8004c1c:	43db      	mvns	r3, r3
 8004c1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c20:	4013      	ands	r3, r2
 8004c22:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	699b      	ldr	r3, [r3, #24]
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d102      	bne.n	8004c32 <HAL_DAC_ConfigChannel+0x1ba>
  {
    connectOnChip = 0x00000000UL;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	623b      	str	r3, [r7, #32]
 8004c30:	e00f      	b.n	8004c52 <HAL_DAC_ConfigChannel+0x1da>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8004c32:	68bb      	ldr	r3, [r7, #8]
 8004c34:	699b      	ldr	r3, [r3, #24]
 8004c36:	2b02      	cmp	r3, #2
 8004c38:	d102      	bne.n	8004c40 <HAL_DAC_ConfigChannel+0x1c8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	623b      	str	r3, [r7, #32]
 8004c3e:	e008      	b.n	8004c52 <HAL_DAC_ConfigChannel+0x1da>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	695b      	ldr	r3, [r3, #20]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d102      	bne.n	8004c4e <HAL_DAC_ConfigChannel+0x1d6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	623b      	str	r3, [r7, #32]
 8004c4c:	e001      	b.n	8004c52 <HAL_DAC_ConfigChannel+0x1da>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	68da      	ldr	r2, [r3, #12]
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	695b      	ldr	r3, [r3, #20]
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	6a3a      	ldr	r2, [r7, #32]
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	f003 0310 	and.w	r3, r3, #16
 8004c68:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c70:	43db      	mvns	r3, r3
 8004c72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c74:	4013      	ands	r3, r2
 8004c76:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	7a1b      	ldrb	r3, [r3, #8]
 8004c7c:	2b01      	cmp	r3, #1
 8004c7e:	d102      	bne.n	8004c86 <HAL_DAC_ConfigChannel+0x20e>
 8004c80:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004c84:	e000      	b.n	8004c88 <HAL_DAC_ConfigChannel+0x210>
 8004c86:	2300      	movs	r3, #0
 8004c88:	697a      	ldr	r2, [r7, #20]
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	f003 0310 	and.w	r3, r3, #16
 8004c94:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c98:	fa02 f303 	lsl.w	r3, r2, r3
 8004c9c:	43db      	mvns	r3, r3
 8004c9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	7a5b      	ldrb	r3, [r3, #9]
 8004ca8:	2b01      	cmp	r3, #1
 8004caa:	d102      	bne.n	8004cb2 <HAL_DAC_ConfigChannel+0x23a>
 8004cac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004cb0:	e000      	b.n	8004cb4 <HAL_DAC_ConfigChannel+0x23c>
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	697a      	ldr	r2, [r7, #20]
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8004cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cbc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004cc0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	2b02      	cmp	r3, #2
 8004cc8:	d10b      	bne.n	8004ce2 <HAL_DAC_ConfigChannel+0x26a>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8004cca:	f001 f93f 	bl	8005f4c <HAL_RCC_GetHCLKFreq>
 8004cce:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_48MHZ)
 8004cd0:	693b      	ldr	r3, [r7, #16]
 8004cd2:	4a31      	ldr	r2, [pc, #196]	@ (8004d98 <HAL_DAC_ConfigChannel+0x320>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d90a      	bls.n	8004cee <HAL_DAC_ConfigChannel+0x276>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_48MHZ;
 8004cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cda:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004cde:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ce0:	e006      	b.n	8004cf0 <HAL_DAC_ConfigChannel+0x278>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	627b      	str	r3, [r7, #36]	@ 0x24
 8004cec:	e000      	b.n	8004cf0 <HAL_DAC_ConfigChannel+0x278>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8004cee:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	f003 0310 	and.w	r3, r3, #16
 8004cf6:	697a      	ldr	r2, [r7, #20]
 8004cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cfc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d08:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	6819      	ldr	r1, [r3, #0]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	f003 0310 	and.w	r3, r3, #16
 8004d16:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d1e:	43da      	mvns	r2, r3
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	400a      	ands	r2, r1
 8004d26:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	f003 0310 	and.w	r3, r3, #16
 8004d36:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8004d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d3e:	43db      	mvns	r3, r3
 8004d40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d42:	4013      	ands	r3, r2
 8004d44:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	691b      	ldr	r3, [r3, #16]
 8004d4a:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	f003 0310 	and.w	r3, r3, #16
 8004d52:	697a      	ldr	r2, [r7, #20]
 8004d54:	fa02 f303 	lsl.w	r3, r2, r3
 8004d58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d64:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	6819      	ldr	r1, [r3, #0]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	f003 0310 	and.w	r3, r3, #16
 8004d72:	22c0      	movs	r2, #192	@ 0xc0
 8004d74:	fa02 f303 	lsl.w	r3, r2, r3
 8004d78:	43da      	mvns	r2, r3
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	400a      	ands	r2, r1
 8004d80:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2201      	movs	r2, #1
 8004d86:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8004d8e:	7ffb      	ldrb	r3, [r7, #31]
}
 8004d90:	4618      	mov	r0, r3
 8004d92:	3728      	adds	r7, #40	@ 0x28
 8004d94:	46bd      	mov	sp, r7
 8004d96:	bd80      	pop	{r7, pc}
 8004d98:	02dc6c00 	.word	0x02dc6c00

08004d9c <HAL_DACEx_SetConfigAutonomousMode>:
  * @param sConfig pointer to Autonomous mode structure parameters.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DACEx_SetConfigAutonomousMode(DAC_HandleTypeDef *hdac,
                                                    const DAC_AutonomousModeConfTypeDef *sConfig)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b083      	sub	sp, #12
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
 8004da4:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle and autonomous mode configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d002      	beq.n	8004db2 <HAL_DACEx_SetConfigAutonomousMode+0x16>
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d101      	bne.n	8004db6 <HAL_DACEx_SetConfigAutonomousMode+0x1a>
  {
    return HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	e024      	b.n	8004e00 <HAL_DACEx_SetConfigAutonomousMode+0x64>
  }

  assert_param(IS_DAC_AUTONOMOUS(sConfig->AutonomousModeState));

  if (hdac->State == HAL_DAC_STATE_READY)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	791b      	ldrb	r3, [r3, #4]
 8004dba:	b2db      	uxtb	r3, r3
 8004dbc:	2b01      	cmp	r3, #1
 8004dbe:	d11e      	bne.n	8004dfe <HAL_DACEx_SetConfigAutonomousMode+0x62>
  {
    /* Process Locked */
    __HAL_LOCK(hdac);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	795b      	ldrb	r3, [r3, #5]
 8004dc4:	2b01      	cmp	r3, #1
 8004dc6:	d101      	bne.n	8004dcc <HAL_DACEx_SetConfigAutonomousMode+0x30>
 8004dc8:	2302      	movs	r3, #2
 8004dca:	e019      	b.n	8004e00 <HAL_DACEx_SetConfigAutonomousMode+0x64>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	715a      	strb	r2, [r3, #5]

    hdac->State = HAL_DAC_STATE_BUSY;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2202      	movs	r2, #2
 8004dd6:	711a      	strb	r2, [r3, #4]

    /* NOTE: The set/reset of the bit automode in the AUTOCR
             register is for both dac_channel1 and dac_channel2 */

    /* Update the AUTOCR register */
    MODIFY_REG(hdac->Instance->AUTOCR, DAC_AUTOCR_AUTOMODE, sConfig->AutonomousModeState);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dde:	f423 0180 	bic.w	r1, r3, #4194304	@ 0x400000
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	681a      	ldr	r2, [r3, #0]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	430a      	orrs	r2, r1
 8004dec:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Update the DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2201      	movs	r2, #1
 8004df2:	711a      	strb	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdac);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2200      	movs	r2, #0
 8004df8:	715a      	strb	r2, [r3, #5]

    return HAL_OK;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	e000      	b.n	8004e00 <HAL_DACEx_SetConfigAutonomousMode+0x64>
  }
  else
  {
    return HAL_BUSY;
 8004dfe:	2302      	movs	r3, #2
  }
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	370c      	adds	r7, #12
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr

08004e0c <HAL_EXTI_RegisterCallback>:
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti,
                                            EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b087      	sub	sp, #28
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	60f8      	str	r0, [r7, #12]
 8004e14:	460b      	mov	r3, r1
 8004e16:	607a      	str	r2, [r7, #4]
 8004e18:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8004e1e:	7afb      	ldrb	r3, [r7, #11]
 8004e20:	2b02      	cmp	r3, #2
 8004e22:	d011      	beq.n	8004e48 <HAL_EXTI_RegisterCallback+0x3c>
 8004e24:	2b02      	cmp	r3, #2
 8004e26:	dc13      	bgt.n	8004e50 <HAL_EXTI_RegisterCallback+0x44>
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d002      	beq.n	8004e32 <HAL_EXTI_RegisterCallback+0x26>
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d007      	beq.n	8004e40 <HAL_EXTI_RegisterCallback+0x34>
 8004e30:	e00e      	b.n	8004e50 <HAL_EXTI_RegisterCallback+0x44>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	687a      	ldr	r2, [r7, #4]
 8004e36:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	609a      	str	r2, [r3, #8]
      break;
 8004e3e:	e00a      	b.n	8004e56 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	687a      	ldr	r2, [r7, #4]
 8004e44:	605a      	str	r2, [r3, #4]
      break;
 8004e46:	e006      	b.n	8004e56 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	687a      	ldr	r2, [r7, #4]
 8004e4c:	609a      	str	r2, [r3, #8]
      break;
 8004e4e:	e002      	b.n	8004e56 <HAL_EXTI_RegisterCallback+0x4a>

    default:
      status = HAL_ERROR;
 8004e50:	2301      	movs	r3, #1
 8004e52:	75fb      	strb	r3, [r7, #23]
      break;
 8004e54:	bf00      	nop
  }

  return status;
 8004e56:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	371c      	adds	r7, #28
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e62:	4770      	bx	lr

08004e64 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b083      	sub	sp, #12
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
 8004e6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d101      	bne.n	8004e78 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8004e74:	2301      	movs	r3, #1
 8004e76:	e003      	b.n	8004e80 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	683a      	ldr	r2, [r7, #0]
 8004e7c:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8004e7e:	2300      	movs	r3, #0
  }
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	370c      	adds	r7, #12
 8004e84:	46bd      	mov	sp, r7
 8004e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8a:	4770      	bx	lr

08004e8c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b086      	sub	sp, #24
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8004e94:	2300      	movs	r3, #0
 8004e96:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f003 031f 	and.w	r3, r3, #31
 8004ea0:	2201      	movs	r2, #1
 8004ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea6:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	015a      	lsls	r2, r3, #5
 8004eac:	4b17      	ldr	r3, [pc, #92]	@ (8004f0c <HAL_EXTI_IRQHandler+0x80>)
 8004eae:	4413      	add	r3, r2
 8004eb0:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	693a      	ldr	r2, [r7, #16]
 8004eb8:	4013      	ands	r3, r2
 8004eba:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d009      	beq.n	8004ed6 <HAL_EXTI_IRQHandler+0x4a>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	693a      	ldr	r2, [r7, #16]
 8004ec6:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d002      	beq.n	8004ed6 <HAL_EXTI_IRQHandler+0x4a>
    {
      hexti->RisingCallback();
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	015a      	lsls	r2, r3, #5
 8004eda:	4b0d      	ldr	r3, [pc, #52]	@ (8004f10 <HAL_EXTI_IRQHandler+0x84>)
 8004edc:	4413      	add	r3, r2
 8004ede:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	693a      	ldr	r2, [r7, #16]
 8004ee6:	4013      	ands	r3, r2
 8004ee8:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d009      	beq.n	8004f04 <HAL_EXTI_IRQHandler+0x78>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	693a      	ldr	r2, [r7, #16]
 8004ef4:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	689b      	ldr	r3, [r3, #8]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d002      	beq.n	8004f04 <HAL_EXTI_IRQHandler+0x78>
    {
      hexti->FallingCallback();
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	4798      	blx	r3
    }
  }
}
 8004f04:	bf00      	nop
 8004f06:	3718      	adds	r7, #24
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd80      	pop	{r7, pc}
 8004f0c:	4003200c 	.word	0x4003200c
 8004f10:	40032010 	.word	0x40032010

08004f14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b087      	sub	sp, #28
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
 8004f1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004f1e:	2300      	movs	r3, #0
 8004f20:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004f22:	e162      	b.n	80051ea <HAL_GPIO_Init+0x2d6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	681a      	ldr	r2, [r3, #0]
 8004f28:	2101      	movs	r1, #1
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	fa01 f303 	lsl.w	r3, r1, r3
 8004f30:	4013      	ands	r3, r2
 8004f32:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	f000 8154 	beq.w	80051e4 <HAL_GPIO_Init+0x2d0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	f003 0303 	and.w	r3, r3, #3
 8004f44:	2b01      	cmp	r3, #1
 8004f46:	d005      	beq.n	8004f54 <HAL_GPIO_Init+0x40>
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	f003 0303 	and.w	r3, r3, #3
 8004f50:	2b02      	cmp	r3, #2
 8004f52:	d130      	bne.n	8004fb6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	689b      	ldr	r3, [r3, #8]
 8004f58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	005b      	lsls	r3, r3, #1
 8004f5e:	2203      	movs	r2, #3
 8004f60:	fa02 f303 	lsl.w	r3, r2, r3
 8004f64:	43db      	mvns	r3, r3
 8004f66:	693a      	ldr	r2, [r7, #16]
 8004f68:	4013      	ands	r3, r2
 8004f6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	68da      	ldr	r2, [r3, #12]
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	005b      	lsls	r3, r3, #1
 8004f74:	fa02 f303 	lsl.w	r3, r2, r3
 8004f78:	693a      	ldr	r2, [r7, #16]
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	693a      	ldr	r2, [r7, #16]
 8004f82:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f92:	43db      	mvns	r3, r3
 8004f94:	693a      	ldr	r2, [r7, #16]
 8004f96:	4013      	ands	r3, r2
 8004f98:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	091b      	lsrs	r3, r3, #4
 8004fa0:	f003 0201 	and.w	r2, r3, #1
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8004faa:	693a      	ldr	r2, [r7, #16]
 8004fac:	4313      	orrs	r3, r2
 8004fae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	693a      	ldr	r2, [r7, #16]
 8004fb4:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	f003 0303 	and.w	r3, r3, #3
 8004fbe:	2b03      	cmp	r3, #3
 8004fc0:	d109      	bne.n	8004fd6 <HAL_GPIO_Init+0xc2>
         (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
 8004fca:	2b03      	cmp	r3, #3
 8004fcc:	d11b      	bne.n	8005006 <HAL_GPIO_Init+0xf2>
         (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	2b01      	cmp	r3, #1
 8004fd4:	d017      	beq.n	8005006 <HAL_GPIO_Init+0xf2>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	68db      	ldr	r3, [r3, #12]
 8004fda:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	005b      	lsls	r3, r3, #1
 8004fe0:	2203      	movs	r2, #3
 8004fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe6:	43db      	mvns	r3, r3
 8004fe8:	693a      	ldr	r2, [r7, #16]
 8004fea:	4013      	ands	r3, r2
 8004fec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	689a      	ldr	r2, [r3, #8]
 8004ff2:	697b      	ldr	r3, [r7, #20]
 8004ff4:	005b      	lsls	r3, r3, #1
 8004ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8004ffa:	693a      	ldr	r2, [r7, #16]
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	693a      	ldr	r2, [r7, #16]
 8005004:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	f003 0303 	and.w	r3, r3, #3
 800500e:	2b02      	cmp	r3, #2
 8005010:	d123      	bne.n	800505a <HAL_GPIO_Init+0x146>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	08da      	lsrs	r2, r3, #3
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	3208      	adds	r2, #8
 800501a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800501e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	f003 0307 	and.w	r3, r3, #7
 8005026:	009b      	lsls	r3, r3, #2
 8005028:	220f      	movs	r2, #15
 800502a:	fa02 f303 	lsl.w	r3, r2, r3
 800502e:	43db      	mvns	r3, r3
 8005030:	693a      	ldr	r2, [r7, #16]
 8005032:	4013      	ands	r3, r2
 8005034:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	691a      	ldr	r2, [r3, #16]
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	f003 0307 	and.w	r3, r3, #7
 8005040:	009b      	lsls	r3, r3, #2
 8005042:	fa02 f303 	lsl.w	r3, r2, r3
 8005046:	693a      	ldr	r2, [r7, #16]
 8005048:	4313      	orrs	r3, r2
 800504a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	08da      	lsrs	r2, r3, #3
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	3208      	adds	r2, #8
 8005054:	6939      	ldr	r1, [r7, #16]
 8005056:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	005b      	lsls	r3, r3, #1
 8005064:	2203      	movs	r2, #3
 8005066:	fa02 f303 	lsl.w	r3, r2, r3
 800506a:	43db      	mvns	r3, r3
 800506c:	693a      	ldr	r2, [r7, #16]
 800506e:	4013      	ands	r3, r2
 8005070:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	f003 0203 	and.w	r2, r3, #3
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	005b      	lsls	r3, r3, #1
 800507e:	fa02 f303 	lsl.w	r3, r2, r3
 8005082:	693a      	ldr	r2, [r7, #16]
 8005084:	4313      	orrs	r3, r2
 8005086:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	693a      	ldr	r2, [r7, #16]
 800508c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005096:	2b00      	cmp	r3, #0
 8005098:	f000 80a4 	beq.w	80051e4 <HAL_GPIO_Init+0x2d0>
      {
        temp = EXTI->EXTICR[position >> 2U];
 800509c:	4a5a      	ldr	r2, [pc, #360]	@ (8005208 <HAL_GPIO_Init+0x2f4>)
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	089b      	lsrs	r3, r3, #2
 80050a2:	3318      	adds	r3, #24
 80050a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	f003 0303 	and.w	r3, r3, #3
 80050b0:	00db      	lsls	r3, r3, #3
 80050b2:	220f      	movs	r2, #15
 80050b4:	fa02 f303 	lsl.w	r3, r2, r3
 80050b8:	43db      	mvns	r3, r3
 80050ba:	693a      	ldr	r2, [r7, #16]
 80050bc:	4013      	ands	r3, r2
 80050be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	4a52      	ldr	r2, [pc, #328]	@ (800520c <HAL_GPIO_Init+0x2f8>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d025      	beq.n	8005114 <HAL_GPIO_Init+0x200>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	4a51      	ldr	r2, [pc, #324]	@ (8005210 <HAL_GPIO_Init+0x2fc>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d01f      	beq.n	8005110 <HAL_GPIO_Init+0x1fc>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	4a50      	ldr	r2, [pc, #320]	@ (8005214 <HAL_GPIO_Init+0x300>)
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d019      	beq.n	800510c <HAL_GPIO_Init+0x1f8>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	4a4f      	ldr	r2, [pc, #316]	@ (8005218 <HAL_GPIO_Init+0x304>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d013      	beq.n	8005108 <HAL_GPIO_Init+0x1f4>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	4a4e      	ldr	r2, [pc, #312]	@ (800521c <HAL_GPIO_Init+0x308>)
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d00d      	beq.n	8005104 <HAL_GPIO_Init+0x1f0>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	4a4d      	ldr	r2, [pc, #308]	@ (8005220 <HAL_GPIO_Init+0x30c>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d007      	beq.n	8005100 <HAL_GPIO_Init+0x1ec>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	4a4c      	ldr	r2, [pc, #304]	@ (8005224 <HAL_GPIO_Init+0x310>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d101      	bne.n	80050fc <HAL_GPIO_Init+0x1e8>
 80050f8:	2307      	movs	r3, #7
 80050fa:	e00c      	b.n	8005116 <HAL_GPIO_Init+0x202>
 80050fc:	2310      	movs	r3, #16
 80050fe:	e00a      	b.n	8005116 <HAL_GPIO_Init+0x202>
 8005100:	2306      	movs	r3, #6
 8005102:	e008      	b.n	8005116 <HAL_GPIO_Init+0x202>
 8005104:	2304      	movs	r3, #4
 8005106:	e006      	b.n	8005116 <HAL_GPIO_Init+0x202>
 8005108:	2303      	movs	r3, #3
 800510a:	e004      	b.n	8005116 <HAL_GPIO_Init+0x202>
 800510c:	2302      	movs	r3, #2
 800510e:	e002      	b.n	8005116 <HAL_GPIO_Init+0x202>
 8005110:	2301      	movs	r3, #1
 8005112:	e000      	b.n	8005116 <HAL_GPIO_Init+0x202>
 8005114:	2300      	movs	r3, #0
 8005116:	697a      	ldr	r2, [r7, #20]
 8005118:	f002 0203 	and.w	r2, r2, #3
 800511c:	00d2      	lsls	r2, r2, #3
 800511e:	4093      	lsls	r3, r2
 8005120:	693a      	ldr	r2, [r7, #16]
 8005122:	4313      	orrs	r3, r2
 8005124:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 8005126:	4938      	ldr	r1, [pc, #224]	@ (8005208 <HAL_GPIO_Init+0x2f4>)
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	089b      	lsrs	r3, r3, #2
 800512c:	3318      	adds	r3, #24
 800512e:	693a      	ldr	r2, [r7, #16]
 8005130:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005134:	4b34      	ldr	r3, [pc, #208]	@ (8005208 <HAL_GPIO_Init+0x2f4>)
 8005136:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800513a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	43db      	mvns	r3, r3
 8005140:	693a      	ldr	r2, [r7, #16]
 8005142:	4013      	ands	r3, r2
 8005144:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800514e:	2b00      	cmp	r3, #0
 8005150:	d003      	beq.n	800515a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8005152:	693a      	ldr	r2, [r7, #16]
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	4313      	orrs	r3, r2
 8005158:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800515a:	4a2b      	ldr	r2, [pc, #172]	@ (8005208 <HAL_GPIO_Init+0x2f4>)
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 8005162:	4b29      	ldr	r3, [pc, #164]	@ (8005208 <HAL_GPIO_Init+0x2f4>)
 8005164:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005168:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	43db      	mvns	r3, r3
 800516e:	693a      	ldr	r2, [r7, #16]
 8005170:	4013      	ands	r3, r2
 8005172:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	685b      	ldr	r3, [r3, #4]
 8005178:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800517c:	2b00      	cmp	r3, #0
 800517e:	d003      	beq.n	8005188 <HAL_GPIO_Init+0x274>
        {
          temp |= iocurrent;
 8005180:	693a      	ldr	r2, [r7, #16]
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	4313      	orrs	r3, r2
 8005186:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005188:	4a1f      	ldr	r2, [pc, #124]	@ (8005208 <HAL_GPIO_Init+0x2f4>)
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005190:	4b1d      	ldr	r3, [pc, #116]	@ (8005208 <HAL_GPIO_Init+0x2f4>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	43db      	mvns	r3, r3
 800519a:	693a      	ldr	r2, [r7, #16]
 800519c:	4013      	ands	r3, r2
 800519e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d003      	beq.n	80051b4 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 80051ac:	693a      	ldr	r2, [r7, #16]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	4313      	orrs	r3, r2
 80051b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80051b4:	4a14      	ldr	r2, [pc, #80]	@ (8005208 <HAL_GPIO_Init+0x2f4>)
 80051b6:	693b      	ldr	r3, [r7, #16]
 80051b8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80051ba:	4b13      	ldr	r3, [pc, #76]	@ (8005208 <HAL_GPIO_Init+0x2f4>)
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	43db      	mvns	r3, r3
 80051c4:	693a      	ldr	r2, [r7, #16]
 80051c6:	4013      	ands	r3, r2
 80051c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d003      	beq.n	80051de <HAL_GPIO_Init+0x2ca>
        {
          temp |= iocurrent;
 80051d6:	693a      	ldr	r2, [r7, #16]
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	4313      	orrs	r3, r2
 80051dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80051de:	4a0a      	ldr	r2, [pc, #40]	@ (8005208 <HAL_GPIO_Init+0x2f4>)
 80051e0:	693b      	ldr	r3, [r7, #16]
 80051e2:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 80051e4:	697b      	ldr	r3, [r7, #20]
 80051e6:	3301      	adds	r3, #1
 80051e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	681a      	ldr	r2, [r3, #0]
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	fa22 f303 	lsr.w	r3, r2, r3
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	f47f ae95 	bne.w	8004f24 <HAL_GPIO_Init+0x10>
  }
}
 80051fa:	bf00      	nop
 80051fc:	bf00      	nop
 80051fe:	371c      	adds	r7, #28
 8005200:	46bd      	mov	sp, r7
 8005202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005206:	4770      	bx	lr
 8005208:	40032000 	.word	0x40032000
 800520c:	42020000 	.word	0x42020000
 8005210:	42020400 	.word	0x42020400
 8005214:	42020800 	.word	0x42020800
 8005218:	42020c00 	.word	0x42020c00
 800521c:	42021000 	.word	0x42021000
 8005220:	42021800 	.word	0x42021800
 8005224:	42021c00 	.word	0x42021c00

08005228 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005228:	b480      	push	{r7}
 800522a:	b085      	sub	sp, #20
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
 8005230:	460b      	mov	r3, r1
 8005232:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	691a      	ldr	r2, [r3, #16]
 8005238:	887b      	ldrh	r3, [r7, #2]
 800523a:	4013      	ands	r3, r2
 800523c:	2b00      	cmp	r3, #0
 800523e:	d002      	beq.n	8005246 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005240:	2301      	movs	r3, #1
 8005242:	73fb      	strb	r3, [r7, #15]
 8005244:	e001      	b.n	800524a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005246:	2300      	movs	r3, #0
 8005248:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800524a:	7bfb      	ldrb	r3, [r7, #15]
}
 800524c:	4618      	mov	r0, r3
 800524e:	3714      	adds	r7, #20
 8005250:	46bd      	mov	sp, r7
 8005252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005256:	4770      	bx	lr

08005258 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005258:	b480      	push	{r7}
 800525a:	b083      	sub	sp, #12
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
 8005260:	460b      	mov	r3, r1
 8005262:	807b      	strh	r3, [r7, #2]
 8005264:	4613      	mov	r3, r2
 8005266:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005268:	787b      	ldrb	r3, [r7, #1]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d003      	beq.n	8005276 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800526e:	887a      	ldrh	r2, [r7, #2]
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005274:	e002      	b.n	800527c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005276:	887a      	ldrh	r2, [r7, #2]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800527c:	bf00      	nop
 800527e:	370c      	adds	r7, #12
 8005280:	46bd      	mov	sp, r7
 8005282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005286:	4770      	bx	lr

08005288 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp: OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b084      	sub	sp, #16
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005290:	2300      	movs	r3, #0
 8005292:	73fb      	strb	r3, [r7, #15]
  uint32_t updateotrlpotr;

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d101      	bne.n	800529e <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 800529a:	2301      	movs	r3, #1
 800529c:	e0ca      	b.n	8005434 <HAL_OPAMP_Init+0x1ac>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80052a4:	b2db      	uxtb	r3, r3
 80052a6:	2b05      	cmp	r3, #5
 80052a8:	d101      	bne.n	80052ae <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 80052aa:	2301      	movs	r3, #1
 80052ac:	e0c2      	b.n	8005434 <HAL_OPAMP_Init+0x1ac>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80052b4:	b2db      	uxtb	r3, r3
 80052b6:	2b02      	cmp	r3, #2
 80052b8:	d101      	bne.n	80052be <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 80052ba:	2301      	movs	r3, #1
 80052bc:	e0ba      	b.n	8005434 <HAL_OPAMP_Init+0x1ac>
    {
      assert_param(IS_OPAMP_PGA_GAIN(hopamp->Init.PgaGain));
    }

    assert_param(IS_OPAMP_TRIMMING(hopamp->Init.UserTrimming));
    if ((hopamp->Init.UserTrimming) == OPAMP_TRIMMING_USER)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	69db      	ldr	r3, [r3, #28]
 80052c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80052c6:	d109      	bne.n	80052dc <HAL_OPAMP_Init+0x54>
    {
      if ((hopamp->Init.PowerMode == OPAMP_POWERMODE_NORMALPOWER_NORMALSPEED) || \
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	689b      	ldr	r3, [r3, #8]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d004      	beq.n	80052da <HAL_OPAMP_Init+0x52>
          (hopamp->Init.PowerMode == OPAMP_POWERMODE_NORMALPOWER_HIGHSPEED))
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	689b      	ldr	r3, [r3, #8]
      if ((hopamp->Init.PowerMode == OPAMP_POWERMODE_NORMALPOWER_NORMALSPEED) || \
 80052d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052d8:	e000      	b.n	80052dc <HAL_OPAMP_Init+0x54>
      {
        assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
        assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
 80052da:	bf00      	nop
        assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValuePLowPower));
        assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueNLowPower));
      }
    }

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80052e2:	b2db      	uxtb	r3, r3
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d103      	bne.n	80052f0 <HAL_OPAMP_Init+0x68>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2200      	movs	r2, #0
 80052ec:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 80052f0:	6878      	ldr	r0, [r7, #4]
 80052f2:	f7fd f8ef 	bl	80024d4 <HAL_OPAMP_MspInit>
#endif /* USE_HAL_OPAMP_REGISTER_CALLBACKS */

    /* Set operating mode */
    CLEAR_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALON);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	681a      	ldr	r2, [r3, #0]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005304:	601a      	str	r2, [r3, #0]

    if (hopamp->Init.Mode == OPAMP_PGA_MODE)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	68db      	ldr	r3, [r3, #12]
 800530a:	2b08      	cmp	r3, #8
 800530c:	d119      	bne.n	8005342 <HAL_OPAMP_Init+0xba>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_PGA, \
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	681a      	ldr	r2, [r3, #0]
 8005314:	4b49      	ldr	r3, [pc, #292]	@ (800543c <HAL_OPAMP_Init+0x1b4>)
 8005316:	4013      	ands	r3, r2
 8005318:	687a      	ldr	r2, [r7, #4]
 800531a:	6891      	ldr	r1, [r2, #8]
 800531c:	687a      	ldr	r2, [r7, #4]
 800531e:	68d2      	ldr	r2, [r2, #12]
 8005320:	4311      	orrs	r1, r2
 8005322:	687a      	ldr	r2, [r7, #4]
 8005324:	6992      	ldr	r2, [r2, #24]
 8005326:	4311      	orrs	r1, r2
 8005328:	687a      	ldr	r2, [r7, #4]
 800532a:	6912      	ldr	r2, [r2, #16]
 800532c:	4311      	orrs	r1, r2
 800532e:	687a      	ldr	r2, [r7, #4]
 8005330:	6952      	ldr	r2, [r2, #20]
 8005332:	4311      	orrs	r1, r2
 8005334:	687a      	ldr	r2, [r7, #4]
 8005336:	69d2      	ldr	r2, [r2, #28]
 8005338:	4311      	orrs	r1, r2
 800533a:	687a      	ldr	r2, [r7, #4]
 800533c:	6812      	ldr	r2, [r2, #0]
 800533e:	430b      	orrs	r3, r1
 8005340:	6013      	str	r3, [r2, #0]
                 hopamp->Init.InvertingInput    | \
                 hopamp->Init.NonInvertingInput | \
                 hopamp->Init.UserTrimming);
    }

    if (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	68db      	ldr	r3, [r3, #12]
 8005346:	2b0c      	cmp	r3, #12
 8005348:	d113      	bne.n	8005372 <HAL_OPAMP_Init+0xea>
    {
      /* In Follower mode InvertingInput is Not Applicable  */
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_FOLLOWER, \
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	681a      	ldr	r2, [r3, #0]
 8005350:	4b3b      	ldr	r3, [pc, #236]	@ (8005440 <HAL_OPAMP_Init+0x1b8>)
 8005352:	4013      	ands	r3, r2
 8005354:	687a      	ldr	r2, [r7, #4]
 8005356:	6891      	ldr	r1, [r2, #8]
 8005358:	687a      	ldr	r2, [r7, #4]
 800535a:	68d2      	ldr	r2, [r2, #12]
 800535c:	4311      	orrs	r1, r2
 800535e:	687a      	ldr	r2, [r7, #4]
 8005360:	6952      	ldr	r2, [r2, #20]
 8005362:	4311      	orrs	r1, r2
 8005364:	687a      	ldr	r2, [r7, #4]
 8005366:	69d2      	ldr	r2, [r2, #28]
 8005368:	4311      	orrs	r1, r2
 800536a:	687a      	ldr	r2, [r7, #4]
 800536c:	6812      	ldr	r2, [r2, #0]
 800536e:	430b      	orrs	r3, r1
 8005370:	6013      	str	r3, [r2, #0]
                 hopamp->Init.Mode | \
                 hopamp->Init.NonInvertingInput | \
                 hopamp->Init.UserTrimming);
    }

    if (hopamp->Init.Mode == OPAMP_STANDALONE_MODE)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	68db      	ldr	r3, [r3, #12]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d116      	bne.n	80053a8 <HAL_OPAMP_Init+0x120>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_STANDALONE, \
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	681a      	ldr	r2, [r3, #0]
 8005380:	4b30      	ldr	r3, [pc, #192]	@ (8005444 <HAL_OPAMP_Init+0x1bc>)
 8005382:	4013      	ands	r3, r2
 8005384:	687a      	ldr	r2, [r7, #4]
 8005386:	6891      	ldr	r1, [r2, #8]
 8005388:	687a      	ldr	r2, [r7, #4]
 800538a:	68d2      	ldr	r2, [r2, #12]
 800538c:	4311      	orrs	r1, r2
 800538e:	687a      	ldr	r2, [r7, #4]
 8005390:	6912      	ldr	r2, [r2, #16]
 8005392:	4311      	orrs	r1, r2
 8005394:	687a      	ldr	r2, [r7, #4]
 8005396:	6952      	ldr	r2, [r2, #20]
 8005398:	4311      	orrs	r1, r2
 800539a:	687a      	ldr	r2, [r7, #4]
 800539c:	69d2      	ldr	r2, [r2, #28]
 800539e:	4311      	orrs	r1, r2
 80053a0:	687a      	ldr	r2, [r7, #4]
 80053a2:	6812      	ldr	r2, [r2, #0]
 80053a4:	430b      	orrs	r3, r1
 80053a6:	6013      	str	r3, [r2, #0]
                 hopamp->Init.InvertingInput    | \
                 hopamp->Init.NonInvertingInput | \
                 hopamp->Init.UserTrimming);
    }

    if (hopamp->Init.UserTrimming == OPAMP_TRIMMING_USER)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	69db      	ldr	r3, [r3, #28]
 80053ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80053b0:	d12f      	bne.n	8005412 <HAL_OPAMP_Init+0x18a>
    {
      /* Set power mode and associated calibration parameters */
      if ((hopamp->Init.PowerMode != OPAMP_POWERMODE_LOWPOWER_NORMALSPEED) && \
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	689b      	ldr	r3, [r3, #8]
 80053b6:	2b02      	cmp	r3, #2
 80053b8:	d018      	beq.n	80053ec <HAL_OPAMP_Init+0x164>
          (hopamp->Init.PowerMode != OPAMP_POWERMODE_LOWPOWER_HIGHSPEED))
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	689b      	ldr	r3, [r3, #8]
      if ((hopamp->Init.PowerMode != OPAMP_POWERMODE_LOWPOWER_NORMALSPEED) && \
 80053be:	4a22      	ldr	r2, [pc, #136]	@ (8005448 <HAL_OPAMP_Init+0x1c0>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d013      	beq.n	80053ec <HAL_OPAMP_Init+0x164>
      {
        /* OPAMP_POWERMODE_NORMALPOWER_HIGHSPEED or OPAMP_POWERMODE_NORMALPOWER_NORMALSPEED */
        /* Set calibration mode (factory or user) and values for            */
        /* transistors differential pair high (PMOS) and low (NMOS) for     */
        /* normal mode.                                                     */
        updateotrlpotr = (((hopamp->Init.TrimmingValueP) << (OPAMP_INPUT_NONINVERTING)) \
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6a1b      	ldr	r3, [r3, #32]
 80053c8:	021a      	lsls	r2, r3, #8
                          | (hopamp->Init.TrimmingValueN));
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        updateotrlpotr = (((hopamp->Init.TrimmingValueP) << (OPAMP_INPUT_NONINVERTING)) \
 80053ce:	4313      	orrs	r3, r2
 80053d0:	60bb      	str	r3, [r7, #8]
        MODIFY_REG(hopamp->Instance->OTR, OPAMP_OTR_TRIMOFFSETN | OPAMP_OTR_TRIMOFFSETP, updateotrlpotr);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	685b      	ldr	r3, [r3, #4]
 80053d8:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 80053dc:	f023 031f 	bic.w	r3, r3, #31
 80053e0:	687a      	ldr	r2, [r7, #4]
 80053e2:	6812      	ldr	r2, [r2, #0]
 80053e4:	68b9      	ldr	r1, [r7, #8]
 80053e6:	430b      	orrs	r3, r1
 80053e8:	6053      	str	r3, [r2, #4]
 80053ea:	e012      	b.n	8005412 <HAL_OPAMP_Init+0x18a>
      else
      {
        /* OPAMP_POWERMODE_LOWPOWER_HIGHSPEED or OPAMP_POWERMODE_LOWPOWER_NORMALSPEED */
        /* transistors differential pair high (PMOS) and low (NMOS) for     */
        /* low power mode.                                                     */
        updateotrlpotr = (((hopamp->Init.TrimmingValuePLowPower) << (OPAMP_INPUT_NONINVERTING)) \
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053f0:	021a      	lsls	r2, r3, #8
                          | (hopamp->Init.TrimmingValueNLowPower));
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        updateotrlpotr = (((hopamp->Init.TrimmingValuePLowPower) << (OPAMP_INPUT_NONINVERTING)) \
 80053f6:	4313      	orrs	r3, r2
 80053f8:	60bb      	str	r3, [r7, #8]
        MODIFY_REG(hopamp->Instance->LPOTR, OPAMP_OTR_TRIMOFFSETN | OPAMP_OTR_TRIMOFFSETP, updateotrlpotr);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	689b      	ldr	r3, [r3, #8]
 8005400:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 8005404:	f023 031f 	bic.w	r3, r3, #31
 8005408:	687a      	ldr	r2, [r7, #4]
 800540a:	6812      	ldr	r2, [r2, #0]
 800540c:	68b9      	ldr	r1, [r7, #8]
 800540e:	430b      	orrs	r3, r1
 8005410:	6093      	str	r3, [r2, #8]
    }

    /* Set the power supply range to high for performance purpose    */
    /* The OPAMP_CSR_OPARANGE is common configuration for all OPAMPs */
    /* bit OPAMP_CSR_OPARANGE applies for both OPAMPs                */
    MODIFY_REG(OPAMP12_COMMON->CSR, OPAMP_CSR_OPARANGE, OPAMP_CSR_OPARANGE);
 8005412:	4b0e      	ldr	r3, [pc, #56]	@ (800544c <HAL_OPAMP_Init+0x1c4>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4a0d      	ldr	r2, [pc, #52]	@ (800544c <HAL_OPAMP_Init+0x1c4>)
 8005418:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800541c:	6013      	str	r3, [r2, #0]

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8005424:	b2db      	uxtb	r3, r3
 8005426:	2b00      	cmp	r3, #0
 8005428:	d103      	bne.n	8005432 <HAL_OPAMP_Init+0x1aa>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2201      	movs	r2, #1
 800542e:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    }
    /* else: remain in READY or BUSY state (no update) */
    return status;
 8005432:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8005434:	4618      	mov	r0, r3
 8005436:	3710      	adds	r7, #16
 8005438:	46bd      	mov	sp, r7
 800543a:	bd80      	pop	{r7, pc}
 800543c:	bfffb8c1 	.word	0xbfffb8c1
 8005440:	bfffbbf1 	.word	0xbfffbbf1
 8005444:	bfffb8f1 	.word	0xbfffb8f1
 8005448:	40000002 	.word	0x40000002
 800544c:	40007000 	.word	0x40007000

08005450 <HAL_OPAMP_Start>:
  * @param  hopamp: OPAMP handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 8005450:	b480      	push	{r7}
 8005452:	b085      	sub	sp, #20
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005458:	2300      	movs	r3, #0
 800545a:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d102      	bne.n	8005468 <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 8005462:	2301      	movs	r3, #1
 8005464:	73fb      	strb	r3, [r7, #15]
 8005466:	e01d      	b.n	80054a4 <HAL_OPAMP_Start+0x54>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800546e:	b2db      	uxtb	r3, r3
 8005470:	2b05      	cmp	r3, #5
 8005472:	d102      	bne.n	800547a <HAL_OPAMP_Start+0x2a>
  {
    status = HAL_ERROR;
 8005474:	2301      	movs	r3, #1
 8005476:	73fb      	strb	r3, [r7, #15]
 8005478:	e014      	b.n	80054a4 <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8005480:	b2db      	uxtb	r3, r3
 8005482:	2b01      	cmp	r3, #1
 8005484:	d10c      	bne.n	80054a0 <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAEN);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	681a      	ldr	r2, [r3, #0]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f042 0201 	orr.w	r2, r2, #1
 8005494:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2204      	movs	r2, #4
 800549a:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
 800549e:	e001      	b.n	80054a4 <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	73fb      	strb	r3, [r7, #15]
    }

  }
  return status;
 80054a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80054a6:	4618      	mov	r0, r3
 80054a8:	3714      	adds	r7, #20
 80054aa:	46bd      	mov	sp, r7
 80054ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b0:	4770      	bx	lr
	...

080054b4 <HAL_PWREx_ControlVoltageScaling>:
  * @note   Before moving to voltage scaling 2, it is mandatory to ensure that
  *         the system frequency is equal or below 16 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80054b4:	b480      	push	{r7}
 80054b6:	b085      	sub	sp, #20
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Set voltage scaling level */
  vosr = (PWR->VOSR & ~(PWR_VOSR_R2EN | PWR_VOSR_R1EN));
 80054bc:	4b19      	ldr	r3, [pc, #100]	@ (8005524 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80054be:	68db      	ldr	r3, [r3, #12]
 80054c0:	f023 0303 	bic.w	r3, r3, #3
 80054c4:	60bb      	str	r3, [r7, #8]
  vosr |= VoltageScaling;
 80054c6:	68ba      	ldr	r2, [r7, #8]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	4313      	orrs	r3, r2
 80054cc:	60bb      	str	r3, [r7, #8]
  PWR->VOSR = vosr;
 80054ce:	4a15      	ldr	r2, [pc, #84]	@ (8005524 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	60d3      	str	r3, [r2, #12]

  /* Wait until VOSRDY is set */
  timeout = ((PWR_VOSF_SETTING_DELAY_VALUE * SystemCoreClock) / 1000000U) + 1U;
 80054d4:	4b14      	ldr	r3, [pc, #80]	@ (8005528 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	2232      	movs	r2, #50	@ 0x32
 80054da:	fb02 f303 	mul.w	r3, r2, r3
 80054de:	4a13      	ldr	r2, [pc, #76]	@ (800552c <HAL_PWREx_ControlVoltageScaling+0x78>)
 80054e0:	fba2 2303 	umull	r2, r3, r2, r3
 80054e4:	0c9b      	lsrs	r3, r3, #18
 80054e6:	3301      	adds	r3, #1
 80054e8:	60fb      	str	r3, [r7, #12]

  /* store expected ready flag */
  vosr = (VoltageScaling << (PWR_VOSR_R1RDY_Pos - PWR_VOSR_R1EN_Pos));
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	041b      	lsls	r3, r3, #16
 80054ee:	60bb      	str	r3, [r7, #8]

  while (((PWR->VOSR & vosr) != vosr) && (timeout != 0U))
 80054f0:	e002      	b.n	80054f8 <HAL_PWREx_ControlVoltageScaling+0x44>
  {
    timeout--;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	3b01      	subs	r3, #1
 80054f6:	60fb      	str	r3, [r7, #12]
  while (((PWR->VOSR & vosr) != vosr) && (timeout != 0U))
 80054f8:	4b0a      	ldr	r3, [pc, #40]	@ (8005524 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80054fa:	68da      	ldr	r2, [r3, #12]
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	4013      	ands	r3, r2
 8005500:	68ba      	ldr	r2, [r7, #8]
 8005502:	429a      	cmp	r2, r3
 8005504:	d002      	beq.n	800550c <HAL_PWREx_ControlVoltageScaling+0x58>
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d1f2      	bne.n	80054f2 <HAL_PWREx_ControlVoltageScaling+0x3e>
  }

  /* Check time out */
  if (timeout == 0U)
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d101      	bne.n	8005516 <HAL_PWREx_ControlVoltageScaling+0x62>
  {
    return HAL_TIMEOUT;
 8005512:	2303      	movs	r3, #3
 8005514:	e000      	b.n	8005518 <HAL_PWREx_ControlVoltageScaling+0x64>
  }
  else
  {
    return HAL_OK;
 8005516:	2300      	movs	r3, #0
  }
}
 8005518:	4618      	mov	r0, r3
 800551a:	3714      	adds	r7, #20
 800551c:	46bd      	mov	sp, r7
 800551e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005522:	4770      	bx	lr
 8005524:	40030800 	.word	0x40030800
 8005528:	20000004 	.word	0x20000004
 800552c:	431bde83 	.word	0x431bde83

08005530 <HAL_PWREx_EnableVddA>:
  * @brief  Enable VDDA supply valid.
  * @note   Setting this bit is mandatory to use the analog peripherals.
  * @retval None.
  */
void HAL_PWREx_EnableVddA(void)
{
 8005530:	b480      	push	{r7}
 8005532:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_ASV);
 8005534:	4b05      	ldr	r3, [pc, #20]	@ (800554c <HAL_PWREx_EnableVddA+0x1c>)
 8005536:	691b      	ldr	r3, [r3, #16]
 8005538:	4a04      	ldr	r2, [pc, #16]	@ (800554c <HAL_PWREx_EnableVddA+0x1c>)
 800553a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800553e:	6113      	str	r3, [r2, #16]
}
 8005540:	bf00      	nop
 8005542:	46bd      	mov	sp, r7
 8005544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005548:	4770      	bx	lr
 800554a:	bf00      	nop
 800554c:	40030800 	.word	0x40030800

08005550 <HAL_PWREx_EnableEpodBooster>:
  * @note   EPOD booster shall be enabled prior to increase system frequency above 24 MHz in all ranges.
  * @note   EPOD Booster clock source and divider shall be configured through RCC before calling this function.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_EnableEpodBooster(void)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b082      	sub	sp, #8
 8005554:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Set EPOD booster bit */
  PWR->VOSR |= PWR_VOSR_BOOSTEN;
 8005556:	4b13      	ldr	r3, [pc, #76]	@ (80055a4 <HAL_PWREx_EnableEpodBooster+0x54>)
 8005558:	68db      	ldr	r3, [r3, #12]
 800555a:	4a12      	ldr	r2, [pc, #72]	@ (80055a4 <HAL_PWREx_EnableEpodBooster+0x54>)
 800555c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005560:	60d3      	str	r3, [r2, #12]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005562:	f7fd fdf3 	bl	800314c <HAL_GetTick>
 8005566:	6078      	str	r0, [r7, #4]

  /* Wait till boster ready bit is set */
  while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) != PWR_VOSR_BOOSTRDY)
 8005568:	e00f      	b.n	800558a <HAL_PWREx_EnableEpodBooster+0x3a>
  {
    if ((HAL_GetTick() - tickstart) > BOOSTER_TIMEOUT_VALUE)
 800556a:	f7fd fdef 	bl	800314c <HAL_GetTick>
 800556e:	4602      	mov	r2, r0
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	1ad3      	subs	r3, r2, r3
 8005574:	2b01      	cmp	r3, #1
 8005576:	d908      	bls.n	800558a <HAL_PWREx_EnableEpodBooster+0x3a>
    {
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) != PWR_VOSR_BOOSTRDY)
 8005578:	4b0a      	ldr	r3, [pc, #40]	@ (80055a4 <HAL_PWREx_EnableEpodBooster+0x54>)
 800557a:	68db      	ldr	r3, [r3, #12]
 800557c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005580:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005584:	d001      	beq.n	800558a <HAL_PWREx_EnableEpodBooster+0x3a>
      {
        return HAL_TIMEOUT;
 8005586:	2303      	movs	r3, #3
 8005588:	e007      	b.n	800559a <HAL_PWREx_EnableEpodBooster+0x4a>
  while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) != PWR_VOSR_BOOSTRDY)
 800558a:	4b06      	ldr	r3, [pc, #24]	@ (80055a4 <HAL_PWREx_EnableEpodBooster+0x54>)
 800558c:	68db      	ldr	r3, [r3, #12]
 800558e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005592:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005596:	d1e8      	bne.n	800556a <HAL_PWREx_EnableEpodBooster+0x1a>
      }
    }
  }

  /* Booster is enabled and ready */
  return HAL_OK;
 8005598:	2300      	movs	r3, #0
}
 800559a:	4618      	mov	r0, r3
 800559c:	3708      	adds	r7, #8
 800559e:	46bd      	mov	sp, r7
 80055a0:	bd80      	pop	{r7, pc}
 80055a2:	bf00      	nop
 80055a4:	40030800 	.word	0x40030800

080055a8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef *RCC_OscInitStruct)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b088      	sub	sp, #32
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t sysclksrc;
  uint32_t tmpreg1;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d101      	bne.n	80055ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	e340      	b.n	8005c3c <HAL_RCC_OscConfig+0x694>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80055ba:	4b98      	ldr	r3, [pc, #608]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 80055bc:	69db      	ldr	r3, [r3, #28]
 80055be:	f003 030c 	and.w	r3, r3, #12
 80055c2:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) != 0x00u)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f003 0301 	and.w	r3, r3, #1
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	f000 80ad 	beq.w	800572c <HAL_RCC_OscConfig+0x184>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock source, it is not allowed to be disabled */
    if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	2b08      	cmp	r3, #8
 80055d6:	d106      	bne.n	80055e6 <HAL_RCC_OscConfig+0x3e>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	f040 80a5 	bne.w	800572c <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 80055e2:	2301      	movs	r3, #1
 80055e4:	e32a      	b.n	8005c3c <HAL_RCC_OscConfig+0x694>
      }
    }
    else
    {
      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d04f      	beq.n	800568e <HAL_RCC_OscConfig+0xe6>
      {
        /* Set the new HSE configuration ---------------------------------------*/
        __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055f6:	d106      	bne.n	8005606 <HAL_RCC_OscConfig+0x5e>
 80055f8:	4b88      	ldr	r3, [pc, #544]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4a87      	ldr	r2, [pc, #540]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 80055fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005602:	6013      	str	r3, [r2, #0]
 8005604:	e02f      	b.n	8005666 <HAL_RCC_OscConfig+0xbe>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800560e:	d10c      	bne.n	800562a <HAL_RCC_OscConfig+0x82>
 8005610:	4b82      	ldr	r3, [pc, #520]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4a81      	ldr	r2, [pc, #516]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 8005616:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800561a:	6013      	str	r3, [r2, #0]
 800561c:	4b7f      	ldr	r3, [pc, #508]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a7e      	ldr	r2, [pc, #504]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 8005622:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005626:	6013      	str	r3, [r2, #0]
 8005628:	e01d      	b.n	8005666 <HAL_RCC_OscConfig+0xbe>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8005632:	d10c      	bne.n	800564e <HAL_RCC_OscConfig+0xa6>
 8005634:	4b79      	ldr	r3, [pc, #484]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4a78      	ldr	r2, [pc, #480]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 800563a:	f443 13a0 	orr.w	r3, r3, #1310720	@ 0x140000
 800563e:	6013      	str	r3, [r2, #0]
 8005640:	4b76      	ldr	r3, [pc, #472]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a75      	ldr	r2, [pc, #468]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 8005646:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800564a:	6013      	str	r3, [r2, #0]
 800564c:	e00b      	b.n	8005666 <HAL_RCC_OscConfig+0xbe>
 800564e:	4b73      	ldr	r3, [pc, #460]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a72      	ldr	r2, [pc, #456]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 8005654:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005658:	6013      	str	r3, [r2, #0]
 800565a:	4b70      	ldr	r3, [pc, #448]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a6f      	ldr	r2, [pc, #444]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 8005660:	f423 13a0 	bic.w	r3, r3, #1310720	@ 0x140000
 8005664:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005666:	f7fd fd71 	bl	800314c <HAL_GetTick>
 800566a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800566c:	e008      	b.n	8005680 <HAL_RCC_OscConfig+0xd8>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800566e:	f7fd fd6d 	bl	800314c <HAL_GetTick>
 8005672:	4602      	mov	r2, r0
 8005674:	693b      	ldr	r3, [r7, #16]
 8005676:	1ad3      	subs	r3, r2, r3
 8005678:	2b64      	cmp	r3, #100	@ 0x64
 800567a:	d901      	bls.n	8005680 <HAL_RCC_OscConfig+0xd8>
          {
            return HAL_TIMEOUT;
 800567c:	2303      	movs	r3, #3
 800567e:	e2dd      	b.n	8005c3c <HAL_RCC_OscConfig+0x694>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005680:	4b66      	ldr	r3, [pc, #408]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005688:	2b00      	cmp	r3, #0
 800568a:	d0f0      	beq.n	800566e <HAL_RCC_OscConfig+0xc6>
 800568c:	e04e      	b.n	800572c <HAL_RCC_OscConfig+0x184>
        }
      }
      else
      {
        /* Set the new HSE configuration ---------------------------------------*/
        __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005696:	d106      	bne.n	80056a6 <HAL_RCC_OscConfig+0xfe>
 8005698:	4b60      	ldr	r3, [pc, #384]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a5f      	ldr	r2, [pc, #380]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 800569e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056a2:	6013      	str	r3, [r2, #0]
 80056a4:	e02f      	b.n	8005706 <HAL_RCC_OscConfig+0x15e>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80056ae:	d10c      	bne.n	80056ca <HAL_RCC_OscConfig+0x122>
 80056b0:	4b5a      	ldr	r3, [pc, #360]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a59      	ldr	r2, [pc, #356]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 80056b6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80056ba:	6013      	str	r3, [r2, #0]
 80056bc:	4b57      	ldr	r3, [pc, #348]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4a56      	ldr	r2, [pc, #344]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 80056c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056c6:	6013      	str	r3, [r2, #0]
 80056c8:	e01d      	b.n	8005706 <HAL_RCC_OscConfig+0x15e>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	685b      	ldr	r3, [r3, #4]
 80056ce:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80056d2:	d10c      	bne.n	80056ee <HAL_RCC_OscConfig+0x146>
 80056d4:	4b51      	ldr	r3, [pc, #324]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a50      	ldr	r2, [pc, #320]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 80056da:	f443 13a0 	orr.w	r3, r3, #1310720	@ 0x140000
 80056de:	6013      	str	r3, [r2, #0]
 80056e0:	4b4e      	ldr	r3, [pc, #312]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a4d      	ldr	r2, [pc, #308]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 80056e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056ea:	6013      	str	r3, [r2, #0]
 80056ec:	e00b      	b.n	8005706 <HAL_RCC_OscConfig+0x15e>
 80056ee:	4b4b      	ldr	r3, [pc, #300]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	4a4a      	ldr	r2, [pc, #296]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 80056f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056f8:	6013      	str	r3, [r2, #0]
 80056fa:	4b48      	ldr	r3, [pc, #288]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a47      	ldr	r2, [pc, #284]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 8005700:	f423 13a0 	bic.w	r3, r3, #1310720	@ 0x140000
 8005704:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005706:	f7fd fd21 	bl	800314c <HAL_GetTick>
 800570a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800570c:	e008      	b.n	8005720 <HAL_RCC_OscConfig+0x178>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800570e:	f7fd fd1d 	bl	800314c <HAL_GetTick>
 8005712:	4602      	mov	r2, r0
 8005714:	693b      	ldr	r3, [r7, #16]
 8005716:	1ad3      	subs	r3, r2, r3
 8005718:	2b64      	cmp	r3, #100	@ 0x64
 800571a:	d901      	bls.n	8005720 <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 800571c:	2303      	movs	r3, #3
 800571e:	e28d      	b.n	8005c3c <HAL_RCC_OscConfig+0x694>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005720:	4b3e      	ldr	r3, [pc, #248]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005728:	2b00      	cmp	r3, #0
 800572a:	d1f0      	bne.n	800570e <HAL_RCC_OscConfig+0x166>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) != 0x00u)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f003 0302 	and.w	r3, r3, #2
 8005734:	2b00      	cmp	r3, #0
 8005736:	d054      	beq.n	80057e2 <HAL_RCC_OscConfig+0x23a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock */
    if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005738:	697b      	ldr	r3, [r7, #20]
 800573a:	2b04      	cmp	r3, #4
 800573c:	d110      	bne.n	8005760 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	689b      	ldr	r3, [r3, #8]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d101      	bne.n	800574a <HAL_RCC_OscConfig+0x1a2>
      {
        return HAL_ERROR;
 8005746:	2301      	movs	r3, #1
 8005748:	e278      	b.n	8005c3c <HAL_RCC_OscConfig+0x694>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800574a:	4b34      	ldr	r3, [pc, #208]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 800574c:	691b      	ldr	r3, [r3, #16]
 800574e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	68db      	ldr	r3, [r3, #12]
 8005756:	041b      	lsls	r3, r3, #16
 8005758:	4930      	ldr	r1, [pc, #192]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 800575a:	4313      	orrs	r3, r2
 800575c:	610b      	str	r3, [r1, #16]
 800575e:	e040      	b.n	80057e2 <HAL_RCC_OscConfig+0x23a>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d023      	beq.n	80057b0 <HAL_RCC_OscConfig+0x208>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005768:	4b2c      	ldr	r3, [pc, #176]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a2b      	ldr	r2, [pc, #172]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 800576e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005772:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005774:	f7fd fcea 	bl	800314c <HAL_GetTick>
 8005778:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800577a:	e008      	b.n	800578e <HAL_RCC_OscConfig+0x1e6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800577c:	f7fd fce6 	bl	800314c <HAL_GetTick>
 8005780:	4602      	mov	r2, r0
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	1ad3      	subs	r3, r2, r3
 8005786:	2b02      	cmp	r3, #2
 8005788:	d901      	bls.n	800578e <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 800578a:	2303      	movs	r3, #3
 800578c:	e256      	b.n	8005c3c <HAL_RCC_OscConfig+0x694>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800578e:	4b23      	ldr	r3, [pc, #140]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005796:	2b00      	cmp	r3, #0
 8005798:	d0f0      	beq.n	800577c <HAL_RCC_OscConfig+0x1d4>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800579a:	4b20      	ldr	r3, [pc, #128]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 800579c:	691b      	ldr	r3, [r3, #16]
 800579e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	68db      	ldr	r3, [r3, #12]
 80057a6:	041b      	lsls	r3, r3, #16
 80057a8:	491c      	ldr	r1, [pc, #112]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 80057aa:	4313      	orrs	r3, r2
 80057ac:	610b      	str	r3, [r1, #16]
 80057ae:	e018      	b.n	80057e2 <HAL_RCC_OscConfig+0x23a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80057b0:	4b1a      	ldr	r3, [pc, #104]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4a19      	ldr	r2, [pc, #100]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 80057b6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80057ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057bc:	f7fd fcc6 	bl	800314c <HAL_GetTick>
 80057c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80057c2:	e008      	b.n	80057d6 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057c4:	f7fd fcc2 	bl	800314c <HAL_GetTick>
 80057c8:	4602      	mov	r2, r0
 80057ca:	693b      	ldr	r3, [r7, #16]
 80057cc:	1ad3      	subs	r3, r2, r3
 80057ce:	2b02      	cmp	r3, #2
 80057d0:	d901      	bls.n	80057d6 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 80057d2:	2303      	movs	r3, #3
 80057d4:	e232      	b.n	8005c3c <HAL_RCC_OscConfig+0x694>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80057d6:	4b11      	ldr	r3, [pc, #68]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d1f0      	bne.n	80057c4 <HAL_RCC_OscConfig+0x21c>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) != 0x00u)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f003 0310 	and.w	r3, r3, #16
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d038      	beq.n	8005860 <HAL_RCC_OscConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	691b      	ldr	r3, [r3, #16]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d01b      	beq.n	800582e <HAL_RCC_OscConfig+0x286>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80057f6:	4b09      	ldr	r3, [pc, #36]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4a08      	ldr	r2, [pc, #32]	@ (800581c <HAL_RCC_OscConfig+0x274>)
 80057fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005800:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005802:	f7fd fca3 	bl	800314c <HAL_GetTick>
 8005806:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005808:	e00a      	b.n	8005820 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800580a:	f7fd fc9f 	bl	800314c <HAL_GetTick>
 800580e:	4602      	mov	r2, r0
 8005810:	693b      	ldr	r3, [r7, #16]
 8005812:	1ad3      	subs	r3, r2, r3
 8005814:	2b02      	cmp	r3, #2
 8005816:	d903      	bls.n	8005820 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005818:	2303      	movs	r3, #3
 800581a:	e20f      	b.n	8005c3c <HAL_RCC_OscConfig+0x694>
 800581c:	40030c00 	.word	0x40030c00
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005820:	4ba0      	ldr	r3, [pc, #640]	@ (8005aa4 <HAL_RCC_OscConfig+0x4fc>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005828:	2b00      	cmp	r3, #0
 800582a:	d0ee      	beq.n	800580a <HAL_RCC_OscConfig+0x262>
 800582c:	e018      	b.n	8005860 <HAL_RCC_OscConfig+0x2b8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800582e:	4b9d      	ldr	r3, [pc, #628]	@ (8005aa4 <HAL_RCC_OscConfig+0x4fc>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a9c      	ldr	r2, [pc, #624]	@ (8005aa4 <HAL_RCC_OscConfig+0x4fc>)
 8005834:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005838:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800583a:	f7fd fc87 	bl	800314c <HAL_GetTick>
 800583e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005840:	e008      	b.n	8005854 <HAL_RCC_OscConfig+0x2ac>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005842:	f7fd fc83 	bl	800314c <HAL_GetTick>
 8005846:	4602      	mov	r2, r0
 8005848:	693b      	ldr	r3, [r7, #16]
 800584a:	1ad3      	subs	r3, r2, r3
 800584c:	2b02      	cmp	r3, #2
 800584e:	d901      	bls.n	8005854 <HAL_RCC_OscConfig+0x2ac>
        {
          return HAL_TIMEOUT;
 8005850:	2303      	movs	r3, #3
 8005852:	e1f3      	b.n	8005c3c <HAL_RCC_OscConfig+0x694>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005854:	4b93      	ldr	r3, [pc, #588]	@ (8005aa4 <HAL_RCC_OscConfig+0x4fc>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800585c:	2b00      	cmp	r3, #0
 800585e:	d1f0      	bne.n	8005842 <HAL_RCC_OscConfig+0x29a>
    }
  }


  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) != 0x00u)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f003 0304 	and.w	r3, r3, #4
 8005868:	2b00      	cmp	r3, #0
 800586a:	f000 80a7 	beq.w	80059bc <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 800586e:	2300      	movs	r3, #0
 8005870:	76fb      	strb	r3, [r7, #27]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_ENABLED() != 0x01)
 8005872:	4b8c      	ldr	r3, [pc, #560]	@ (8005aa4 <HAL_RCC_OscConfig+0x4fc>)
 8005874:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005878:	f003 0304 	and.w	r3, r3, #4
 800587c:	2b00      	cmp	r3, #0
 800587e:	d110      	bne.n	80058a2 <HAL_RCC_OscConfig+0x2fa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005880:	4b88      	ldr	r3, [pc, #544]	@ (8005aa4 <HAL_RCC_OscConfig+0x4fc>)
 8005882:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005886:	4a87      	ldr	r2, [pc, #540]	@ (8005aa4 <HAL_RCC_OscConfig+0x4fc>)
 8005888:	f043 0304 	orr.w	r3, r3, #4
 800588c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005890:	4b84      	ldr	r3, [pc, #528]	@ (8005aa4 <HAL_RCC_OscConfig+0x4fc>)
 8005892:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005896:	f003 0304 	and.w	r3, r3, #4
 800589a:	60fb      	str	r3, [r7, #12]
 800589c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800589e:	2301      	movs	r3, #1
 80058a0:	76fb      	strb	r3, [r7, #27]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80058a2:	4b81      	ldr	r3, [pc, #516]	@ (8005aa8 <HAL_RCC_OscConfig+0x500>)
 80058a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058a6:	4a80      	ldr	r2, [pc, #512]	@ (8005aa8 <HAL_RCC_OscConfig+0x500>)
 80058a8:	f043 0301 	orr.w	r3, r3, #1
 80058ac:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Set the new LSE configuration -----------------------------------------*/
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	695b      	ldr	r3, [r3, #20]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d051      	beq.n	800595a <HAL_RCC_OscConfig+0x3b2>
    {
      /* If LSE is already on or in bypass mode, only LSE system can be modified */
      tmpreg1 = (RCC->BDCR & ~RCC_BDCR_LSESYSEN);
 80058b6:	4b7b      	ldr	r3, [pc, #492]	@ (8005aa4 <HAL_RCC_OscConfig+0x4fc>)
 80058b8:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80058bc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058c0:	61fb      	str	r3, [r7, #28]
      tmpreg1 |= RCC_OscInitStruct->LSEState;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	695b      	ldr	r3, [r3, #20]
 80058c6:	69fa      	ldr	r2, [r7, #28]
 80058c8:	4313      	orrs	r3, r2
 80058ca:	61fb      	str	r3, [r7, #28]
      RCC->BDCR = tmpreg1;
 80058cc:	4a75      	ldr	r2, [pc, #468]	@ (8005aa4 <HAL_RCC_OscConfig+0x4fc>)
 80058ce:	69fb      	ldr	r3, [r7, #28]
 80058d0:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058d4:	f7fd fc3a 	bl	800314c <HAL_GetTick>
 80058d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80058da:	e00a      	b.n	80058f2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058dc:	f7fd fc36 	bl	800314c <HAL_GetTick>
 80058e0:	4602      	mov	r2, r0
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	1ad3      	subs	r3, r2, r3
 80058e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d901      	bls.n	80058f2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80058ee:	2303      	movs	r3, #3
 80058f0:	e1a4      	b.n	8005c3c <HAL_RCC_OscConfig+0x694>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80058f2:	4b6c      	ldr	r3, [pc, #432]	@ (8005aa4 <HAL_RCC_OscConfig+0x4fc>)
 80058f4:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80058f8:	f003 0302 	and.w	r3, r3, #2
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d0ed      	beq.n	80058dc <HAL_RCC_OscConfig+0x334>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	695b      	ldr	r3, [r3, #20]
 8005904:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005908:	2b00      	cmp	r3, #0
 800590a:	d01e      	beq.n	800594a <HAL_RCC_OscConfig+0x3a2>
      {
        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800590c:	e00a      	b.n	8005924 <HAL_RCC_OscConfig+0x37c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800590e:	f7fd fc1d 	bl	800314c <HAL_GetTick>
 8005912:	4602      	mov	r2, r0
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	1ad3      	subs	r3, r2, r3
 8005918:	f241 3288 	movw	r2, #5000	@ 0x1388
 800591c:	4293      	cmp	r3, r2
 800591e:	d901      	bls.n	8005924 <HAL_RCC_OscConfig+0x37c>
          {
            return HAL_TIMEOUT;
 8005920:	2303      	movs	r3, #3
 8005922:	e18b      	b.n	8005c3c <HAL_RCC_OscConfig+0x694>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8005924:	4b5f      	ldr	r3, [pc, #380]	@ (8005aa4 <HAL_RCC_OscConfig+0x4fc>)
 8005926:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800592a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800592e:	2b00      	cmp	r3, #0
 8005930:	d0ed      	beq.n	800590e <HAL_RCC_OscConfig+0x366>
 8005932:	e038      	b.n	80059a6 <HAL_RCC_OscConfig+0x3fe>
      else
      {
        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005934:	f7fd fc0a 	bl	800314c <HAL_GetTick>
 8005938:	4602      	mov	r2, r0
 800593a:	693b      	ldr	r3, [r7, #16]
 800593c:	1ad3      	subs	r3, r2, r3
 800593e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005942:	4293      	cmp	r3, r2
 8005944:	d901      	bls.n	800594a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8005946:	2303      	movs	r3, #3
 8005948:	e178      	b.n	8005c3c <HAL_RCC_OscConfig+0x694>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800594a:	4b56      	ldr	r3, [pc, #344]	@ (8005aa4 <HAL_RCC_OscConfig+0x4fc>)
 800594c:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8005950:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005954:	2b00      	cmp	r3, #0
 8005956:	d1ed      	bne.n	8005934 <HAL_RCC_OscConfig+0x38c>
 8005958:	e025      	b.n	80059a6 <HAL_RCC_OscConfig+0x3fe>
        }
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, (RCC_BDCR_LSEON | RCC_BDCR_LSESYSEN));
 800595a:	4b52      	ldr	r3, [pc, #328]	@ (8005aa4 <HAL_RCC_OscConfig+0x4fc>)
 800595c:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8005960:	4a50      	ldr	r2, [pc, #320]	@ (8005aa4 <HAL_RCC_OscConfig+0x4fc>)
 8005962:	f023 0381 	bic.w	r3, r3, #129	@ 0x81
 8005966:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800596a:	4b4e      	ldr	r3, [pc, #312]	@ (8005aa4 <HAL_RCC_OscConfig+0x4fc>)
 800596c:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8005970:	4a4c      	ldr	r2, [pc, #304]	@ (8005aa4 <HAL_RCC_OscConfig+0x4fc>)
 8005972:	f023 0304 	bic.w	r3, r3, #4
 8005976:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800597a:	f7fd fbe7 	bl	800314c <HAL_GetTick>
 800597e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005980:	e00a      	b.n	8005998 <HAL_RCC_OscConfig+0x3f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005982:	f7fd fbe3 	bl	800314c <HAL_GetTick>
 8005986:	4602      	mov	r2, r0
 8005988:	693b      	ldr	r3, [r7, #16]
 800598a:	1ad3      	subs	r3, r2, r3
 800598c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005990:	4293      	cmp	r3, r2
 8005992:	d901      	bls.n	8005998 <HAL_RCC_OscConfig+0x3f0>
        {
          return HAL_TIMEOUT;
 8005994:	2303      	movs	r3, #3
 8005996:	e151      	b.n	8005c3c <HAL_RCC_OscConfig+0x694>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005998:	4b42      	ldr	r3, [pc, #264]	@ (8005aa4 <HAL_RCC_OscConfig+0x4fc>)
 800599a:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800599e:	f003 0302 	and.w	r3, r3, #2
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d1ed      	bne.n	8005982 <HAL_RCC_OscConfig+0x3da>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80059a6:	7efb      	ldrb	r3, [r7, #27]
 80059a8:	2b01      	cmp	r3, #1
 80059aa:	d107      	bne.n	80059bc <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059ac:	4b3d      	ldr	r3, [pc, #244]	@ (8005aa4 <HAL_RCC_OscConfig+0x4fc>)
 80059ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059b2:	4a3c      	ldr	r2, [pc, #240]	@ (8005aa4 <HAL_RCC_OscConfig+0x4fc>)
 80059b4:	f023 0304 	bic.w	r3, r3, #4
 80059b8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) != 0x00u)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f003 0308 	and.w	r3, r3, #8
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d078      	beq.n	8005aba <HAL_RCC_OscConfig+0x512>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Get CSR register value */
    tmpreg1 = RCC->CSR;
 80059c8:	4b36      	ldr	r3, [pc, #216]	@ (8005aa4 <HAL_RCC_OscConfig+0x4fc>)
 80059ca:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 80059ce:	61fb      	str	r3, [r7, #28]

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	699b      	ldr	r3, [r3, #24]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d050      	beq.n	8005a7a <HAL_RCC_OscConfig+0x4d2>
    {
      /* Check LSI division factor */
      assert_param(IS_RCC_LSI_DIV(RCC_OscInitStruct->LSIDiv));

      /* Check is LSIDiv is requested to be changed and LSI is already ON */
      if ((RCC_OscInitStruct->LSIDiv != (tmpreg1 & RCC_CSR_LSIPREDIV)) && ((tmpreg1 & RCC_CSR_LSIRDY) != 0x00u))
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	69da      	ldr	r2, [r3, #28]
 80059dc:	69fb      	ldr	r3, [r7, #28]
 80059de:	f003 0304 	and.w	r3, r3, #4
 80059e2:	429a      	cmp	r2, r3
 80059e4:	d023      	beq.n	8005a2e <HAL_RCC_OscConfig+0x486>
 80059e6:	69fb      	ldr	r3, [r7, #28]
 80059e8:	f003 0302 	and.w	r3, r3, #2
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d01e      	beq.n	8005a2e <HAL_RCC_OscConfig+0x486>
      {
        /* Disable LSI (end clear ready bit from tmpreg to avoid its propagation below) */
        tmpreg1 &= ~(RCC_CSR_LSION | RCC_CSR_LSIRDY);
 80059f0:	69fb      	ldr	r3, [r7, #28]
 80059f2:	f023 0303 	bic.w	r3, r3, #3
 80059f6:	61fb      	str	r3, [r7, #28]
        RCC->CSR = tmpreg1;
 80059f8:	4a2a      	ldr	r2, [pc, #168]	@ (8005aa4 <HAL_RCC_OscConfig+0x4fc>)
 80059fa:	69fb      	ldr	r3, [r7, #28]
 80059fc:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a00:	f7fd fba4 	bl	800314c <HAL_GetTick>
 8005a04:	6138      	str	r0, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0x00u)
 8005a06:	e008      	b.n	8005a1a <HAL_RCC_OscConfig+0x472>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a08:	f7fd fba0 	bl	800314c <HAL_GetTick>
 8005a0c:	4602      	mov	r2, r0
 8005a0e:	693b      	ldr	r3, [r7, #16]
 8005a10:	1ad3      	subs	r3, r2, r3
 8005a12:	2b14      	cmp	r3, #20
 8005a14:	d901      	bls.n	8005a1a <HAL_RCC_OscConfig+0x472>
          {
            /* LSI may be forced ON by IWDG */
            return HAL_TIMEOUT;
 8005a16:	2303      	movs	r3, #3
 8005a18:	e110      	b.n	8005c3c <HAL_RCC_OscConfig+0x694>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0x00u)
 8005a1a:	4b22      	ldr	r3, [pc, #136]	@ (8005aa4 <HAL_RCC_OscConfig+0x4fc>)
 8005a1c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8005a20:	f003 0302 	and.w	r3, r3, #2
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d1ef      	bne.n	8005a08 <HAL_RCC_OscConfig+0x460>
          }
        }
        /* Wait at least a half of LSI clock period before applying the new LSI prediv value */
        HAL_Delay(1);
 8005a28:	2001      	movs	r0, #1
 8005a2a:	f7fd fb9b 	bl	8003164 <HAL_Delay>
      }

      /* Set LSI division factor */
      tmpreg1 &= ~RCC_CSR_LSIPREDIV;
 8005a2e:	69fb      	ldr	r3, [r7, #28]
 8005a30:	f023 0304 	bic.w	r3, r3, #4
 8005a34:	61fb      	str	r3, [r7, #28]
      tmpreg1 |= RCC_OscInitStruct->LSIDiv;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	69db      	ldr	r3, [r3, #28]
 8005a3a:	69fa      	ldr	r2, [r7, #28]
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	61fb      	str	r3, [r7, #28]

      /* Enable  LSI */
      tmpreg1 |= RCC_CSR_LSION;
 8005a40:	69fb      	ldr	r3, [r7, #28]
 8005a42:	f043 0301 	orr.w	r3, r3, #1
 8005a46:	61fb      	str	r3, [r7, #28]
      RCC->CSR = tmpreg1;
 8005a48:	4a16      	ldr	r2, [pc, #88]	@ (8005aa4 <HAL_RCC_OscConfig+0x4fc>)
 8005a4a:	69fb      	ldr	r3, [r7, #28]
 8005a4c:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a50:	f7fd fb7c 	bl	800314c <HAL_GetTick>
 8005a54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0x00u)
 8005a56:	e008      	b.n	8005a6a <HAL_RCC_OscConfig+0x4c2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a58:	f7fd fb78 	bl	800314c <HAL_GetTick>
 8005a5c:	4602      	mov	r2, r0
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	1ad3      	subs	r3, r2, r3
 8005a62:	2b14      	cmp	r3, #20
 8005a64:	d901      	bls.n	8005a6a <HAL_RCC_OscConfig+0x4c2>
        {
          return HAL_TIMEOUT;
 8005a66:	2303      	movs	r3, #3
 8005a68:	e0e8      	b.n	8005c3c <HAL_RCC_OscConfig+0x694>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0x00u)
 8005a6a:	4b0e      	ldr	r3, [pc, #56]	@ (8005aa4 <HAL_RCC_OscConfig+0x4fc>)
 8005a6c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8005a70:	f003 0302 	and.w	r3, r3, #2
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d0ef      	beq.n	8005a58 <HAL_RCC_OscConfig+0x4b0>
 8005a78:	e01f      	b.n	8005aba <HAL_RCC_OscConfig+0x512>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator */
      tmpreg1 &= ~RCC_CSR_LSION;
 8005a7a:	69fb      	ldr	r3, [r7, #28]
 8005a7c:	f023 0301 	bic.w	r3, r3, #1
 8005a80:	61fb      	str	r3, [r7, #28]
      RCC->CSR = tmpreg1;
 8005a82:	4a08      	ldr	r2, [pc, #32]	@ (8005aa4 <HAL_RCC_OscConfig+0x4fc>)
 8005a84:	69fb      	ldr	r3, [r7, #28]
 8005a86:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a8a:	f7fd fb5f 	bl	800314c <HAL_GetTick>
 8005a8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0x00u)
 8005a90:	e00c      	b.n	8005aac <HAL_RCC_OscConfig+0x504>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a92:	f7fd fb5b 	bl	800314c <HAL_GetTick>
 8005a96:	4602      	mov	r2, r0
 8005a98:	693b      	ldr	r3, [r7, #16]
 8005a9a:	1ad3      	subs	r3, r2, r3
 8005a9c:	2b14      	cmp	r3, #20
 8005a9e:	d905      	bls.n	8005aac <HAL_RCC_OscConfig+0x504>
        {
          return HAL_TIMEOUT;
 8005aa0:	2303      	movs	r3, #3
 8005aa2:	e0cb      	b.n	8005c3c <HAL_RCC_OscConfig+0x694>
 8005aa4:	40030c00 	.word	0x40030c00
 8005aa8:	40030800 	.word	0x40030800
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0x00u)
 8005aac:	4b65      	ldr	r3, [pc, #404]	@ (8005c44 <HAL_RCC_OscConfig+0x69c>)
 8005aae:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8005ab2:	f003 0302 	and.w	r3, r3, #2
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d1eb      	bne.n	8005a92 <HAL_RCC_OscConfig+0x4ea>
      }
    }
  }

  /*------------------------------ MSIS Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIS) != 0x00u)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f003 0320 	and.w	r3, r3, #32
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d068      	beq.n	8005b98 <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSISState));

    /* Check if MSIS is asked to be turn off */
    if (RCC_OscInitStruct->MSISState == RCC_MSI_OFF)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6a1b      	ldr	r3, [r3, #32]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d10d      	bne.n	8005aea <HAL_RCC_OscConfig+0x542>
    {
      /* When MSIS is used as system clock it will not be disabled */
      if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSIS)
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d101      	bne.n	8005ad8 <HAL_RCC_OscConfig+0x530>
      {
        return HAL_ERROR;
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	e0b1      	b.n	8005c3c <HAL_RCC_OscConfig+0x694>
      }
      else
      {
        /* Disable the MSIS */
        __HAL_RCC_MSIS_DISABLE();
 8005ad8:	4b5a      	ldr	r3, [pc, #360]	@ (8005c44 <HAL_RCC_OscConfig+0x69c>)
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a59      	ldr	r2, [pc, #356]	@ (8005c44 <HAL_RCC_OscConfig+0x69c>)
 8005ade:	f023 0301 	bic.w	r3, r3, #1
 8005ae2:	6013      	str	r3, [r2, #0]

        /* Store ready bit value for timeout */
        tmpreg1 = 0x00u;
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	61fb      	str	r3, [r7, #28]
 8005ae8:	e03b      	b.n	8005b62 <HAL_RCC_OscConfig+0x5ba>
      /* Otherwise, turn it ON or if already ON, changing source and range is allowed */
      assert_param(IS_RCC_MSI_SOURCE(RCC_OscInitStruct->MSISSource));
      assert_param(IS_RCC_MSI_DIV(RCC_OscInitStruct->MSISDiv));

      /* Changing source and range is not possible when osnillator is ON but not Ready */
      if ((RCC->CR & (RCC_CR_MSISON | RCC_CR_MSISRDY)) == RCC_CR_MSISON)
 8005aea:	4b56      	ldr	r3, [pc, #344]	@ (8005c44 <HAL_RCC_OscConfig+0x69c>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f003 0305 	and.w	r3, r3, #5
 8005af2:	2b01      	cmp	r3, #1
 8005af4:	d101      	bne.n	8005afa <HAL_RCC_OscConfig+0x552>
      {
        return HAL_ERROR;
 8005af6:	2301      	movs	r3, #1
 8005af8:	e0a0      	b.n	8005c3c <HAL_RCC_OscConfig+0x694>
      }
      else
      {
        /* Adjusts the MSIS source and divider, and force MSI selection to ICSCR1 */
        tmpreg1 = RCC->ICSCR1 & ~(RCC_ICSCR1_MSISSEL | RCC_ICSCR1_MSISDIV);
 8005afa:	4b52      	ldr	r3, [pc, #328]	@ (8005c44 <HAL_RCC_OscConfig+0x69c>)
 8005afc:	689b      	ldr	r3, [r3, #8]
 8005afe:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8005b02:	61fb      	str	r3, [r7, #28]
        tmpreg1 |= (RCC_ICSCR1_MSIRGSEL | RCC_OscInitStruct->MSISSource | RCC_OscInitStruct->MSISDiv);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b0c:	431a      	orrs	r2, r3
 8005b0e:	69fb      	ldr	r3, [r7, #28]
 8005b10:	4313      	orrs	r3, r2
 8005b12:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005b16:	61fb      	str	r3, [r7, #28]
        RCC->ICSCR1 = tmpreg1;
 8005b18:	4a4a      	ldr	r2, [pc, #296]	@ (8005c44 <HAL_RCC_OscConfig+0x69c>)
 8005b1a:	69fb      	ldr	r3, [r7, #28]
 8005b1c:	6093      	str	r3, [r2, #8]

        /* If MSIS is already selected as system clock, update Systick */
        if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSIS)
 8005b1e:	697b      	ldr	r3, [r7, #20]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d116      	bne.n	8005b52 <HAL_RCC_OscConfig+0x5aa>
        {
          /* Update the SystemCoreClock global variable */
          SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8005b24:	f000 f9ca 	bl	8005ebc <HAL_RCC_GetSysClockFreq>
 8005b28:	4602      	mov	r2, r0
 8005b2a:	4b46      	ldr	r3, [pc, #280]	@ (8005c44 <HAL_RCC_OscConfig+0x69c>)
 8005b2c:	6a1b      	ldr	r3, [r3, #32]
 8005b2e:	f003 030f 	and.w	r3, r3, #15
 8005b32:	4945      	ldr	r1, [pc, #276]	@ (8005c48 <HAL_RCC_OscConfig+0x6a0>)
 8005b34:	5ccb      	ldrb	r3, [r1, r3]
 8005b36:	fa22 f303 	lsr.w	r3, r2, r3
 8005b3a:	4a44      	ldr	r2, [pc, #272]	@ (8005c4c <HAL_RCC_OscConfig+0x6a4>)
 8005b3c:	6013      	str	r3, [r2, #0]

          /* Configure the source of time base considering new system clocks settings*/
          if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005b3e:	4b44      	ldr	r3, [pc, #272]	@ (8005c50 <HAL_RCC_OscConfig+0x6a8>)
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4618      	mov	r0, r3
 8005b44:	f7fd fa70 	bl	8003028 <HAL_InitTick>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d007      	beq.n	8005b5e <HAL_RCC_OscConfig+0x5b6>
          {
            return HAL_ERROR;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e074      	b.n	8005c3c <HAL_RCC_OscConfig+0x694>
          }
        }
        else
        {
          /* Enable the MSIS */
          __HAL_RCC_MSIS_ENABLE();
 8005b52:	4b3c      	ldr	r3, [pc, #240]	@ (8005c44 <HAL_RCC_OscConfig+0x69c>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a3b      	ldr	r2, [pc, #236]	@ (8005c44 <HAL_RCC_OscConfig+0x69c>)
 8005b58:	f043 0301 	orr.w	r3, r3, #1
 8005b5c:	6013      	str	r3, [r2, #0]
        }

        /* Store ready bit value for timeout */
        tmpreg1 = RCC_CR_MSISRDY;
 8005b5e:	2304      	movs	r3, #4
 8005b60:	61fb      	str	r3, [r7, #28]
      }
    }

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b62:	f7fd faf3 	bl	800314c <HAL_GetTick>
 8005b66:	6138      	str	r0, [r7, #16]

    /* Wait till HSI48 is disabled */
    while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != tmpreg1)
 8005b68:	e00f      	b.n	8005b8a <HAL_RCC_OscConfig+0x5e2>
    {
      if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005b6a:	f7fd faef 	bl	800314c <HAL_GetTick>
 8005b6e:	4602      	mov	r2, r0
 8005b70:	693b      	ldr	r3, [r7, #16]
 8005b72:	1ad3      	subs	r3, r2, r3
 8005b74:	2b02      	cmp	r3, #2
 8005b76:	d908      	bls.n	8005b8a <HAL_RCC_OscConfig+0x5e2>
      {
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != tmpreg1)
 8005b78:	4b32      	ldr	r3, [pc, #200]	@ (8005c44 <HAL_RCC_OscConfig+0x69c>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f003 0304 	and.w	r3, r3, #4
 8005b80:	69fa      	ldr	r2, [r7, #28]
 8005b82:	429a      	cmp	r2, r3
 8005b84:	d001      	beq.n	8005b8a <HAL_RCC_OscConfig+0x5e2>
        {
          return HAL_TIMEOUT;
 8005b86:	2303      	movs	r3, #3
 8005b88:	e058      	b.n	8005c3c <HAL_RCC_OscConfig+0x694>
    while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != tmpreg1)
 8005b8a:	4b2e      	ldr	r3, [pc, #184]	@ (8005c44 <HAL_RCC_OscConfig+0x69c>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f003 0304 	and.w	r3, r3, #4
 8005b92:	69fa      	ldr	r2, [r7, #28]
 8005b94:	429a      	cmp	r2, r3
 8005b96:	d1e8      	bne.n	8005b6a <HAL_RCC_OscConfig+0x5c2>
      }
    }
  }

  /*------------------------------ MSIK Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) != 0x00u)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d04a      	beq.n	8005c3a <HAL_RCC_OscConfig+0x692>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIKState));

    /* Check if MSIK is asked to be turn off */
    if (RCC_OscInitStruct->MSIKState == RCC_MSI_OFF)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d108      	bne.n	8005bbe <HAL_RCC_OscConfig+0x616>
    {
      /* Disable the MSIK */
      __HAL_RCC_MSIK_DISABLE();
 8005bac:	4b25      	ldr	r3, [pc, #148]	@ (8005c44 <HAL_RCC_OscConfig+0x69c>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4a24      	ldr	r2, [pc, #144]	@ (8005c44 <HAL_RCC_OscConfig+0x69c>)
 8005bb2:	f023 0308 	bic.w	r3, r3, #8
 8005bb6:	6013      	str	r3, [r2, #0]

      /* Store ready bit value for timeout */
      tmpreg1 = 0x00u;
 8005bb8:	2300      	movs	r3, #0
 8005bba:	61fb      	str	r3, [r7, #28]
 8005bbc:	e022      	b.n	8005c04 <HAL_RCC_OscConfig+0x65c>
      /* Otherwise, turn it ON or if already ON, changing source and range is allowed */
      assert_param(IS_RCC_MSI_SOURCE(RCC_OscInitStruct->MSIKSource));
      assert_param(IS_RCC_MSI_DIV(RCC_OscInitStruct->MSIKDiv));

      /* Changing source and range is not possible when osnillator is ON but not Ready */
      if ((RCC->CR & (RCC_CR_MSIKON | RCC_CR_MSIKRDY)) == RCC_CR_MSIKON)
 8005bbe:	4b21      	ldr	r3, [pc, #132]	@ (8005c44 <HAL_RCC_OscConfig+0x69c>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f003 0318 	and.w	r3, r3, #24
 8005bc6:	2b08      	cmp	r3, #8
 8005bc8:	d101      	bne.n	8005bce <HAL_RCC_OscConfig+0x626>
      {
        return HAL_ERROR;
 8005bca:	2301      	movs	r3, #1
 8005bcc:	e036      	b.n	8005c3c <HAL_RCC_OscConfig+0x694>
      }
      else
      {
        /* Adjusts the MSIK source and divider, and force MSI selection to ICSCR1 */
        tmpreg1 = RCC->ICSCR1 & ~(RCC_ICSCR1_MSIKSEL | RCC_ICSCR1_MSIKDIV);
 8005bce:	4b1d      	ldr	r3, [pc, #116]	@ (8005c44 <HAL_RCC_OscConfig+0x69c>)
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	f023 53e0 	bic.w	r3, r3, #469762048	@ 0x1c000000
 8005bd6:	61fb      	str	r3, [r7, #28]
        tmpreg1 |= (RCC_ICSCR1_MSIRGSEL | ((RCC_OscInitStruct->MSIKSource | RCC_OscInitStruct->MSIKDiv) >> (RCC_ICSCR1_MSISSEL_Pos - RCC_ICSCR1_MSIKSEL_Pos)));
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005be0:	4313      	orrs	r3, r2
 8005be2:	08da      	lsrs	r2, r3, #3
 8005be4:	69fb      	ldr	r3, [r7, #28]
 8005be6:	4313      	orrs	r3, r2
 8005be8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005bec:	61fb      	str	r3, [r7, #28]
        RCC->ICSCR1 = tmpreg1;
 8005bee:	4a15      	ldr	r2, [pc, #84]	@ (8005c44 <HAL_RCC_OscConfig+0x69c>)
 8005bf0:	69fb      	ldr	r3, [r7, #28]
 8005bf2:	6093      	str	r3, [r2, #8]

        /* Enable the MSIK */
        __HAL_RCC_MSIK_ENABLE();
 8005bf4:	4b13      	ldr	r3, [pc, #76]	@ (8005c44 <HAL_RCC_OscConfig+0x69c>)
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	4a12      	ldr	r2, [pc, #72]	@ (8005c44 <HAL_RCC_OscConfig+0x69c>)
 8005bfa:	f043 0308 	orr.w	r3, r3, #8
 8005bfe:	6013      	str	r3, [r2, #0]

        /* Store ready bit value for timeout */
        tmpreg1 = RCC_CR_MSIKRDY;
 8005c00:	2310      	movs	r3, #16
 8005c02:	61fb      	str	r3, [r7, #28]
      }
    }

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c04:	f7fd faa2 	bl	800314c <HAL_GetTick>
 8005c08:	6138      	str	r0, [r7, #16]

    /* Wait till HSI48 is disabled */
    while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != tmpreg1)
 8005c0a:	e00f      	b.n	8005c2c <HAL_RCC_OscConfig+0x684>
    {
      if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005c0c:	f7fd fa9e 	bl	800314c <HAL_GetTick>
 8005c10:	4602      	mov	r2, r0
 8005c12:	693b      	ldr	r3, [r7, #16]
 8005c14:	1ad3      	subs	r3, r2, r3
 8005c16:	2b02      	cmp	r3, #2
 8005c18:	d908      	bls.n	8005c2c <HAL_RCC_OscConfig+0x684>
      {
        if (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != tmpreg1)
 8005c1a:	4b0a      	ldr	r3, [pc, #40]	@ (8005c44 <HAL_RCC_OscConfig+0x69c>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f003 0310 	and.w	r3, r3, #16
 8005c22:	69fa      	ldr	r2, [r7, #28]
 8005c24:	429a      	cmp	r2, r3
 8005c26:	d001      	beq.n	8005c2c <HAL_RCC_OscConfig+0x684>
        {
          return HAL_TIMEOUT;
 8005c28:	2303      	movs	r3, #3
 8005c2a:	e007      	b.n	8005c3c <HAL_RCC_OscConfig+0x694>
    while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != tmpreg1)
 8005c2c:	4b05      	ldr	r3, [pc, #20]	@ (8005c44 <HAL_RCC_OscConfig+0x69c>)
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f003 0310 	and.w	r3, r3, #16
 8005c34:	69fa      	ldr	r2, [r7, #28]
 8005c36:	429a      	cmp	r2, r3
 8005c38:	d1e8      	bne.n	8005c0c <HAL_RCC_OscConfig+0x664>
        }
      }
    }
  }

  return HAL_OK;
 8005c3a:	2300      	movs	r3, #0
}
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	3720      	adds	r7, #32
 8005c40:	46bd      	mov	sp, r7
 8005c42:	bd80      	pop	{r7, pc}
 8005c44:	40030c00 	.word	0x40030c00
 8005c48:	08022efc 	.word	0x08022efc
 8005c4c:	20000004 	.word	0x20000004
 8005c50:	20000018 	.word	0x20000018

08005c54 <HAL_RCC_ClockConfig>:
  * @note   You can use HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval None
  */
HAL_StatusTypeDef  HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b086      	sub	sp, #24
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
 8005c5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;
  uint32_t update;
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d101      	bne.n	8005c68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005c64:	2301      	movs	r3, #1
 8005c66:	e0d2      	b.n	8005e0e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005c68:	4b6b      	ldr	r3, [pc, #428]	@ (8005e18 <HAL_RCC_ClockConfig+0x1c4>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f003 030f 	and.w	r3, r3, #15
 8005c70:	683a      	ldr	r2, [r7, #0]
 8005c72:	429a      	cmp	r2, r3
 8005c74:	d910      	bls.n	8005c98 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c76:	4b68      	ldr	r3, [pc, #416]	@ (8005e18 <HAL_RCC_ClockConfig+0x1c4>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f023 020f 	bic.w	r2, r3, #15
 8005c7e:	4966      	ldr	r1, [pc, #408]	@ (8005e18 <HAL_RCC_ClockConfig+0x1c4>)
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	4313      	orrs	r3, r2
 8005c84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c86:	4b64      	ldr	r3, [pc, #400]	@ (8005e18 <HAL_RCC_ClockConfig+0x1c4>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f003 030f 	and.w	r3, r3, #15
 8005c8e:	683a      	ldr	r2, [r7, #0]
 8005c90:	429a      	cmp	r2, r3
 8005c92:	d001      	beq.n	8005c98 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005c94:	2301      	movs	r3, #1
 8005c96:	e0ba      	b.n	8005e0e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f003 0301 	and.w	r3, r3, #1
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d040      	beq.n	8005d26 <HAL_RCC_ClockConfig+0xd2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* Read CR register */
    tmpreg1 = RCC->CR;
 8005ca4:	4b5d      	ldr	r3, [pc, #372]	@ (8005e1c <HAL_RCC_ClockConfig+0x1c8>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	617b      	str	r3, [r7, #20]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	2b02      	cmp	r3, #2
 8005cb0:	d106      	bne.n	8005cc0 <HAL_RCC_ClockConfig+0x6c>
    {
      /* Check the HSE ready flag */
      if ((tmpreg1 & RCC_CR_HSERDY) == 0U)
 8005cb2:	697b      	ldr	r3, [r7, #20]
 8005cb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d113      	bne.n	8005ce4 <HAL_RCC_ClockConfig+0x90>
      {
        return HAL_ERROR;
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	e0a6      	b.n	8005e0e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	2b01      	cmp	r3, #1
 8005cc6:	d106      	bne.n	8005cd6 <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSI ready flag */
      if ((tmpreg1 & RCC_CR_HSIRDY) == 0U)
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d108      	bne.n	8005ce4 <HAL_RCC_ClockConfig+0x90>
      {
        return HAL_ERROR;
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	e09b      	b.n	8005e0e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* MSIS is selected as System Clock Source */
    else
    {
      /* Check the MSIS ready flag */
      if ((tmpreg1 & RCC_CR_MSISRDY) == 0U)
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	f003 0304 	and.w	r3, r3, #4
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d101      	bne.n	8005ce4 <HAL_RCC_ClockConfig+0x90>
      {
        return HAL_ERROR;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	e094      	b.n	8005e0e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    /* Switch System clock source */
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005ce4:	4b4d      	ldr	r3, [pc, #308]	@ (8005e1c <HAL_RCC_ClockConfig+0x1c8>)
 8005ce6:	69db      	ldr	r3, [r3, #28]
 8005ce8:	f023 0203 	bic.w	r2, r3, #3
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	494a      	ldr	r1, [pc, #296]	@ (8005e1c <HAL_RCC_ClockConfig+0x1c8>)
 8005cf2:	4313      	orrs	r3, r2
 8005cf4:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cf6:	f7fd fa29 	bl	800314c <HAL_GetTick>
 8005cfa:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR1_SWS_Pos))
 8005cfc:	e00a      	b.n	8005d14 <HAL_RCC_ClockConfig+0xc0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005cfe:	f7fd fa25 	bl	800314c <HAL_GetTick>
 8005d02:	4602      	mov	r2, r0
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	1ad3      	subs	r3, r2, r3
 8005d08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d901      	bls.n	8005d14 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_TIMEOUT;
 8005d10:	2303      	movs	r3, #3
 8005d12:	e07c      	b.n	8005e0e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR1_SWS_Pos))
 8005d14:	4b41      	ldr	r3, [pc, #260]	@ (8005e1c <HAL_RCC_ClockConfig+0x1c8>)
 8005d16:	69db      	ldr	r3, [r3, #28]
 8005d18:	f003 020c 	and.w	r2, r3, #12
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	685b      	ldr	r3, [r3, #4]
 8005d20:	009b      	lsls	r3, r3, #2
 8005d22:	429a      	cmp	r2, r3
 8005d24:	d1eb      	bne.n	8005cfe <HAL_RCC_ClockConfig+0xaa>
      }
    }
  }

  /* Get CFGR2 content value, and reset update variable */
  tmpreg1 = RCC->CFGR2;
 8005d26:	4b3d      	ldr	r3, [pc, #244]	@ (8005e1c <HAL_RCC_ClockConfig+0x1c8>)
 8005d28:	6a1b      	ldr	r3, [r3, #32]
 8005d2a:	617b      	str	r3, [r7, #20]
  update = 0x00u;
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	613b      	str	r3, [r7, #16]

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f003 0302 	and.w	r3, r3, #2
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d00a      	beq.n	8005d52 <HAL_RCC_ClockConfig+0xfe>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    /* update HCLK1 divider and notify register is required */
    tmpreg1 &= ~RCC_CFGR2_HPRE;
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	f023 030f 	bic.w	r3, r3, #15
 8005d42:	617b      	str	r3, [r7, #20]
    tmpreg1 |= RCC_ClkInitStruct->AHBCLKDivider;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	689b      	ldr	r3, [r3, #8]
 8005d48:	697a      	ldr	r2, [r7, #20]
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	617b      	str	r3, [r7, #20]
    update = 0x01u;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	613b      	str	r3, [r7, #16]
  }


  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f003 0304 	and.w	r3, r3, #4
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d00a      	beq.n	8005d74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));

    /* update PCLK1 divider and notify register is required */
    tmpreg1 &= ~RCC_CFGR2_PPRE1;
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d64:	617b      	str	r3, [r7, #20]
    tmpreg1 |= RCC_ClkInitStruct->APB1CLKDivider;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	68db      	ldr	r3, [r3, #12]
 8005d6a:	697a      	ldr	r2, [r7, #20]
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	617b      	str	r3, [r7, #20]
    update = 0x01u;
 8005d70:	2301      	movs	r3, #1
 8005d72:	613b      	str	r3, [r7, #16]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f003 0308 	and.w	r3, r3, #8
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d00b      	beq.n	8005d98 <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));

    /* update PCLK2 divider and notify register is required */
    tmpreg1 &= ~RCC_CFGR2_PPRE2;
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005d86:	617b      	str	r3, [r7, #20]
    tmpreg1 |= (RCC_ClkInitStruct->APB2CLKDivider << (RCC_CFGR2_PPRE2_Pos - RCC_CFGR2_PPRE1_Pos));
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	691b      	ldr	r3, [r3, #16]
 8005d8c:	011b      	lsls	r3, r3, #4
 8005d8e:	697a      	ldr	r2, [r7, #20]
 8005d90:	4313      	orrs	r3, r2
 8005d92:	617b      	str	r3, [r7, #20]
    update = 0x01u;
 8005d94:	2301      	movs	r3, #1
 8005d96:	613b      	str	r3, [r7, #16]
  }

  /* update CFGR2 if required */
  if (update != 0x00u)
 8005d98:	693b      	ldr	r3, [r7, #16]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d002      	beq.n	8005da4 <HAL_RCC_ClockConfig+0x150>
  {
    RCC->CFGR2 = tmpreg1;
 8005d9e:	4a1f      	ldr	r2, [pc, #124]	@ (8005e1c <HAL_RCC_ClockConfig+0x1c8>)
 8005da0:	697b      	ldr	r3, [r7, #20]
 8005da2:	6213      	str	r3, [r2, #32]
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f003 0310 	and.w	r3, r3, #16
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d003      	beq.n	8005db8 <HAL_RCC_ClockConfig+0x164>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB3CLKDivider));
    WRITE_REG(RCC->CFGR3, RCC_ClkInitStruct->APB3CLKDivider);
 8005db0:	4a1a      	ldr	r2, [pc, #104]	@ (8005e1c <HAL_RCC_ClockConfig+0x1c8>)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	695b      	ldr	r3, [r3, #20]
 8005db6:	6253      	str	r3, [r2, #36]	@ 0x24
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005db8:	4b17      	ldr	r3, [pc, #92]	@ (8005e18 <HAL_RCC_ClockConfig+0x1c4>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f003 030f 	and.w	r3, r3, #15
 8005dc0:	683a      	ldr	r2, [r7, #0]
 8005dc2:	429a      	cmp	r2, r3
 8005dc4:	d210      	bcs.n	8005de8 <HAL_RCC_ClockConfig+0x194>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005dc6:	4b14      	ldr	r3, [pc, #80]	@ (8005e18 <HAL_RCC_ClockConfig+0x1c4>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f023 020f 	bic.w	r2, r3, #15
 8005dce:	4912      	ldr	r1, [pc, #72]	@ (8005e18 <HAL_RCC_ClockConfig+0x1c4>)
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dd6:	4b10      	ldr	r3, [pc, #64]	@ (8005e18 <HAL_RCC_ClockConfig+0x1c4>)
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f003 030f 	and.w	r3, r3, #15
 8005dde:	683a      	ldr	r2, [r7, #0]
 8005de0:	429a      	cmp	r2, r3
 8005de2:	d001      	beq.n	8005de8 <HAL_RCC_ClockConfig+0x194>
    {
      return HAL_ERROR;
 8005de4:	2301      	movs	r3, #1
 8005de6:	e012      	b.n	8005e0e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8005de8:	f000 f868 	bl	8005ebc <HAL_RCC_GetSysClockFreq>
 8005dec:	4602      	mov	r2, r0
 8005dee:	4b0b      	ldr	r3, [pc, #44]	@ (8005e1c <HAL_RCC_ClockConfig+0x1c8>)
 8005df0:	6a1b      	ldr	r3, [r3, #32]
 8005df2:	f003 030f 	and.w	r3, r3, #15
 8005df6:	490a      	ldr	r1, [pc, #40]	@ (8005e20 <HAL_RCC_ClockConfig+0x1cc>)
 8005df8:	5ccb      	ldrb	r3, [r1, r3]
 8005dfa:	fa22 f303 	lsr.w	r3, r2, r3
 8005dfe:	4a09      	ldr	r2, [pc, #36]	@ (8005e24 <HAL_RCC_ClockConfig+0x1d0>)
 8005e00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005e02:	4b09      	ldr	r3, [pc, #36]	@ (8005e28 <HAL_RCC_ClockConfig+0x1d4>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4618      	mov	r0, r3
 8005e08:	f7fd f90e 	bl	8003028 <HAL_InitTick>
 8005e0c:	4603      	mov	r3, r0
}
 8005e0e:	4618      	mov	r0, r3
 8005e10:	3718      	adds	r7, #24
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bd80      	pop	{r7, pc}
 8005e16:	bf00      	nop
 8005e18:	40022000 	.word	0x40022000
 8005e1c:	40030c00 	.word	0x40030c00
 8005e20:	08022efc 	.word	0x08022efc
 8005e24:	20000004 	.word	0x20000004
 8005e28:	20000018 	.word	0x20000018

08005e2c <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCO2DIV_64  division by 64 applied to MCO2 clock
  *            @arg @ref RCC_MCO2DIV_128 division by 128 applied to MCO2 clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b08c      	sub	sp, #48	@ 0x30
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	60f8      	str	r0, [r7, #12]
 8005e34:	60b9      	str	r1, [r7, #8]
 8005e36:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));

  /* MCO Clock Enable. On U3, MCO1 and MCO2 are always on GPIOA */
  __MCO_CLK_ENABLE();
 8005e38:	4b1e      	ldr	r3, [pc, #120]	@ (8005eb4 <HAL_RCC_MCOConfig+0x88>)
 8005e3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e3e:	4a1d      	ldr	r2, [pc, #116]	@ (8005eb4 <HAL_RCC_MCOConfig+0x88>)
 8005e40:	f043 0301 	orr.w	r3, r3, #1
 8005e44:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005e48:	4b1a      	ldr	r3, [pc, #104]	@ (8005eb4 <HAL_RCC_MCOConfig+0x88>)
 8005e4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e4e:	f003 0301 	and.w	r3, r3, #1
 8005e52:	617b      	str	r3, [r7, #20]
 8005e54:	697b      	ldr	r3, [r7, #20]

  /* Configure the MCO1 pin in alternate function mode */
  GPIO_InitStruct.Pin = (RCC_MCOx & RCC_MCO_GPIOPIN_MASK);
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	b29b      	uxth	r3, r3
 8005e5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e5c:	2302      	movs	r3, #2
 8005e5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005e60:	2303      	movs	r3, #3
 8005e62:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e64:	2300      	movs	r3, #0
 8005e66:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = ((RCC_MCOx & RCC_MCO_GPIOAF_MASK) >> RCC_MCO_GPIOAF_POS);
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	0d1b      	lsrs	r3, r3, #20
 8005e6c:	f003 030f 	and.w	r3, r3, #15
 8005e70:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(MCO_GPIO_PORT, &GPIO_InitStruct);
 8005e72:	f107 0318 	add.w	r3, r7, #24
 8005e76:	4619      	mov	r1, r3
 8005e78:	480f      	ldr	r0, [pc, #60]	@ (8005eb8 <HAL_RCC_MCOConfig+0x8c>)
 8005e7a:	f7ff f84b 	bl	8004f14 <HAL_GPIO_Init>

  if ((RCC_MCOx & RCC_MCO_INDEX_MASK) != 0x00u)
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d003      	beq.n	8005e90 <HAL_RCC_MCOConfig+0x64>
  {
    assert_param(IS_RCC_MCO2DIV(RCC_MCODiv));
    assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));
    clearmask = (RCC_CFGR1_MCO2SEL | RCC_CFGR1_MCO2PRE);
 8005e88:	f44f 03fe 	mov.w	r3, #8323072	@ 0x7f0000
 8005e8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e8e:	e002      	b.n	8005e96 <HAL_RCC_MCOConfig+0x6a>
  }
  else
  {
    assert_param(IS_RCC_MCODIV(RCC_MCODiv));
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
    clearmask = (RCC_CFGR1_MCOSEL | RCC_CFGR1_MCOPRE);
 8005e90:	f04f 43fe 	mov.w	r3, #2130706432	@ 0x7f000000
 8005e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Mask MCOxSEL[] and MCOxPRE[] bits then set MCOx clock source and prescaler */
  MODIFY_REG(RCC->CFGR1, clearmask, (RCC_MCOSource | RCC_MCODiv));
 8005e96:	4b07      	ldr	r3, [pc, #28]	@ (8005eb4 <HAL_RCC_MCOConfig+0x88>)
 8005e98:	69da      	ldr	r2, [r3, #28]
 8005e9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e9c:	43db      	mvns	r3, r3
 8005e9e:	401a      	ands	r2, r3
 8005ea0:	68b9      	ldr	r1, [r7, #8]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	430b      	orrs	r3, r1
 8005ea6:	4903      	ldr	r1, [pc, #12]	@ (8005eb4 <HAL_RCC_MCOConfig+0x88>)
 8005ea8:	4313      	orrs	r3, r2
 8005eaa:	61cb      	str	r3, [r1, #28]
}
 8005eac:	bf00      	nop
 8005eae:	3730      	adds	r7, #48	@ 0x30
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bd80      	pop	{r7, pc}
 8005eb4:	40030c00 	.word	0x40030c00
 8005eb8:	42020000 	.word	0x42020000

08005ebc <HAL_RCC_GetSysClockFreq>:
  * @note   This function can be used by the user application to compute the
  *         baudrate for the communication peripherals or configure other parameters.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b083      	sub	sp, #12
 8005ec0:	af00      	add	r7, sp, #0
  uint32_t tmpcfgr;
  uint32_t sysclk;

  /* Get SYSCLK source */
  tmpcfgr = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005ec2:	4b1e      	ldr	r3, [pc, #120]	@ (8005f3c <HAL_RCC_GetSysClockFreq+0x80>)
 8005ec4:	69db      	ldr	r3, [r3, #28]
 8005ec6:	f003 030c 	and.w	r3, r3, #12
 8005eca:	607b      	str	r3, [r7, #4]

  if (tmpcfgr == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2b08      	cmp	r3, #8
 8005ed0:	d102      	bne.n	8005ed8 <HAL_RCC_GetSysClockFreq+0x1c>
  {
    /* HSE used as system clock source */
    sysclk = HSE_VALUE;
 8005ed2:	4b1b      	ldr	r3, [pc, #108]	@ (8005f40 <HAL_RCC_GetSysClockFreq+0x84>)
 8005ed4:	603b      	str	r3, [r7, #0]
 8005ed6:	e029      	b.n	8005f2c <HAL_RCC_GetSysClockFreq+0x70>
  }
  else if (tmpcfgr == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2b04      	cmp	r3, #4
 8005edc:	d102      	bne.n	8005ee4 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* HSI used as system clock source */
    sysclk = HSI_VALUE;
 8005ede:	4b18      	ldr	r3, [pc, #96]	@ (8005f40 <HAL_RCC_GetSysClockFreq+0x84>)
 8005ee0:	603b      	str	r3, [r7, #0]
 8005ee2:	e023      	b.n	8005f2c <HAL_RCC_GetSysClockFreq+0x70>
  }
  else
  {
    /* MSIS used as system clock source. Read ICSR1 register */
    tmpcfgr = RCC->ICSCR1;
 8005ee4:	4b15      	ldr	r3, [pc, #84]	@ (8005f3c <HAL_RCC_GetSysClockFreq+0x80>)
 8005ee6:	689b      	ldr	r3, [r3, #8]
 8005ee8:	607b      	str	r3, [r7, #4]

    /* Check which MSIS Range is selected */
    if ((tmpcfgr & RCC_ICSCR1_MSIRGSEL) != 0x00u)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d00d      	beq.n	8005f10 <HAL_RCC_GetSysClockFreq+0x54>
    {
      /* Check which MSIRCx is selected as MSIS source */
      if ((tmpcfgr & RCC_ICSCR1_MSISSEL) != 0x00u)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	da02      	bge.n	8005f00 <HAL_RCC_GetSysClockFreq+0x44>
      {
        /* MSI RC1 is selected */
        sysclk = MSIRC1_VALUE;
 8005efa:	4b12      	ldr	r3, [pc, #72]	@ (8005f44 <HAL_RCC_GetSysClockFreq+0x88>)
 8005efc:	603b      	str	r3, [r7, #0]
 8005efe:	e001      	b.n	8005f04 <HAL_RCC_GetSysClockFreq+0x48>
      }
      else
      {
        /* MSI RC0 is selected */
        sysclk = MSIRC0_VALUE;
 8005f00:	4b11      	ldr	r3, [pc, #68]	@ (8005f48 <HAL_RCC_GetSysClockFreq+0x8c>)
 8005f02:	603b      	str	r3, [r7, #0]
      }

      /* Get MSIS range */
      tmpcfgr = (tmpcfgr & RCC_ICSCR1_MSISDIV) >> RCC_ICSCR1_MSISDIV_Pos;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	0f5b      	lsrs	r3, r3, #29
 8005f08:	f003 0303 	and.w	r3, r3, #3
 8005f0c:	607b      	str	r3, [r7, #4]
 8005f0e:	e008      	b.n	8005f22 <HAL_RCC_GetSysClockFreq+0x66>
    }
    else
    {
      /* MSI RC1 is selected */
      sysclk = MSIRC1_VALUE;
 8005f10:	4b0c      	ldr	r3, [pc, #48]	@ (8005f44 <HAL_RCC_GetSysClockFreq+0x88>)
 8005f12:	603b      	str	r3, [r7, #0]

      /* Get MSIS range */
      tmpcfgr = (RCC->CSR & (RCC_CSR_MSISDIVS_1 | RCC_CSR_MSISDIVS_0)) >> RCC_CSR_MSISDIVS_Pos;
 8005f14:	4b09      	ldr	r3, [pc, #36]	@ (8005f3c <HAL_RCC_GetSysClockFreq+0x80>)
 8005f16:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8005f1a:	0b1b      	lsrs	r3, r3, #12
 8005f1c:	f003 0303 	and.w	r3, r3, #3
 8005f20:	607b      	str	r3, [r7, #4]
    }

    /* MSIS frequency in HZ*/
    sysclk >>= tmpcfgr;
 8005f22:	683a      	ldr	r2, [r7, #0]
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	fa22 f303 	lsr.w	r3, r2, r3
 8005f2a:	603b      	str	r3, [r7, #0]
  }

  return sysclk;
 8005f2c:	683b      	ldr	r3, [r7, #0]
}
 8005f2e:	4618      	mov	r0, r3
 8005f30:	370c      	adds	r7, #12
 8005f32:	46bd      	mov	sp, r7
 8005f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f38:	4770      	bx	lr
 8005f3a:	bf00      	nop
 8005f3c:	40030c00 	.word	0x40030c00
 8005f40:	00f42400 	.word	0x00f42400
 8005f44:	016e3600 	.word	0x016e3600
 8005f48:	05b8d800 	.word	0x05b8d800

08005f4c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8005f50:	f7ff ffb4 	bl	8005ebc <HAL_RCC_GetSysClockFreq>
 8005f54:	4602      	mov	r2, r0
 8005f56:	4b07      	ldr	r3, [pc, #28]	@ (8005f74 <HAL_RCC_GetHCLKFreq+0x28>)
 8005f58:	6a1b      	ldr	r3, [r3, #32]
 8005f5a:	f003 030f 	and.w	r3, r3, #15
 8005f5e:	4906      	ldr	r1, [pc, #24]	@ (8005f78 <HAL_RCC_GetHCLKFreq+0x2c>)
 8005f60:	5ccb      	ldrb	r3, [r1, r3]
 8005f62:	fa22 f303 	lsr.w	r3, r2, r3
 8005f66:	4a05      	ldr	r2, [pc, #20]	@ (8005f7c <HAL_RCC_GetHCLKFreq+0x30>)
 8005f68:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8005f6a:	4b04      	ldr	r3, [pc, #16]	@ (8005f7c <HAL_RCC_GetHCLKFreq+0x30>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
}
 8005f6e:	4618      	mov	r0, r3
 8005f70:	bd80      	pop	{r7, pc}
 8005f72:	bf00      	nop
 8005f74:	40030c00 	.word	0x40030c00
 8005f78:	08022efc 	.word	0x08022efc
 8005f7c:	20000004 	.word	0x20000004

08005f80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 8005f84:	f7ff ffe2 	bl	8005f4c <HAL_RCC_GetHCLKFreq>
 8005f88:	4602      	mov	r2, r0
 8005f8a:	4b05      	ldr	r3, [pc, #20]	@ (8005fa0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f8c:	6a1b      	ldr	r3, [r3, #32]
 8005f8e:	091b      	lsrs	r3, r3, #4
 8005f90:	f003 0307 	and.w	r3, r3, #7
 8005f94:	4903      	ldr	r1, [pc, #12]	@ (8005fa4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f96:	5ccb      	ldrb	r3, [r1, r3]
 8005f98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	bd80      	pop	{r7, pc}
 8005fa0:	40030c00 	.word	0x40030c00
 8005fa4:	08022f0c 	.word	0x08022f0c

08005fa8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8005fac:	f7ff ffce 	bl	8005f4c <HAL_RCC_GetHCLKFreq>
 8005fb0:	4602      	mov	r2, r0
 8005fb2:	4b05      	ldr	r3, [pc, #20]	@ (8005fc8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005fb4:	6a1b      	ldr	r3, [r3, #32]
 8005fb6:	0a1b      	lsrs	r3, r3, #8
 8005fb8:	f003 0307 	and.w	r3, r3, #7
 8005fbc:	4903      	ldr	r1, [pc, #12]	@ (8005fcc <HAL_RCC_GetPCLK2Freq+0x24>)
 8005fbe:	5ccb      	ldrb	r3, [r1, r3]
 8005fc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	bd80      	pop	{r7, pc}
 8005fc8:	40030c00 	.word	0x40030c00
 8005fcc:	08022f0c 	.word	0x08022f0c

08005fd0 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8005fd4:	f7ff ffba 	bl	8005f4c <HAL_RCC_GetHCLKFreq>
 8005fd8:	4602      	mov	r2, r0
 8005fda:	4b05      	ldr	r3, [pc, #20]	@ (8005ff0 <HAL_RCC_GetPCLK3Freq+0x20>)
 8005fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fde:	091b      	lsrs	r3, r3, #4
 8005fe0:	f003 0307 	and.w	r3, r3, #7
 8005fe4:	4903      	ldr	r1, [pc, #12]	@ (8005ff4 <HAL_RCC_GetPCLK3Freq+0x24>)
 8005fe6:	5ccb      	ldrb	r3, [r1, r3]
 8005fe8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005fec:	4618      	mov	r0, r3
 8005fee:	bd80      	pop	{r7, pc}
 8005ff0:	40030c00 	.word	0x40030c00
 8005ff4:	08022f0c 	.word	0x08022f0c

08005ff8 <HAL_RCC_GetMSIKFreq>:
/**
  * @brief  Return the MSIK frequency.
  * @retval MSIK frequency in Hz
  */
uint32_t HAL_RCC_GetMSIKFreq(void)
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	b083      	sub	sp, #12
 8005ffc:	af00      	add	r7, sp, #0
  uint32_t tmp;
  uint32_t msirange;

  /* Compute MSIK frequency ------------------------------------------------*/
  /* Read RCC ICSR1 register */
  tmp = RCC->ICSCR1;
 8005ffe:	4b16      	ldr	r3, [pc, #88]	@ (8006058 <HAL_RCC_GetMSIKFreq+0x60>)
 8006000:	689b      	ldr	r3, [r3, #8]
 8006002:	607b      	str	r3, [r7, #4]

  /* Check which MSIK Range is selected */
  if ((tmp & RCC_ICSCR1_MSIRGSEL) != 0x00u)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800600a:	2b00      	cmp	r3, #0
 800600c:	d00f      	beq.n	800602e <HAL_RCC_GetMSIKFreq+0x36>
  {
    /* Get MSIK range */
    msirange = (tmp & RCC_ICSCR1_MSIKDIV) >> RCC_ICSCR1_MSIKDIV_Pos;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	0e9b      	lsrs	r3, r3, #26
 8006012:	f003 0303 	and.w	r3, r3, #3
 8006016:	603b      	str	r3, [r7, #0]

    /* Check which MSIRCx is selected as MSIK source */
    if ((tmp & RCC_ICSCR1_MSIKSEL) != 0x00u)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800601e:	2b00      	cmp	r3, #0
 8006020:	d002      	beq.n	8006028 <HAL_RCC_GetMSIKFreq+0x30>
    {
      /* MSI RC1 is selected */
      tmp = MSIRC1_VALUE;
 8006022:	4b0e      	ldr	r3, [pc, #56]	@ (800605c <HAL_RCC_GetMSIKFreq+0x64>)
 8006024:	607b      	str	r3, [r7, #4]
 8006026:	e00b      	b.n	8006040 <HAL_RCC_GetMSIKFreq+0x48>
    }
    else
    {
      /* MSI RC0 is selected */
      tmp = MSIRC0_VALUE;
 8006028:	4b0d      	ldr	r3, [pc, #52]	@ (8006060 <HAL_RCC_GetMSIKFreq+0x68>)
 800602a:	607b      	str	r3, [r7, #4]
 800602c:	e008      	b.n	8006040 <HAL_RCC_GetMSIKFreq+0x48>
    }
  }
  else
  {
    /* MSI RC1 is selected */
    tmp = MSIRC1_VALUE;
 800602e:	4b0b      	ldr	r3, [pc, #44]	@ (800605c <HAL_RCC_GetMSIKFreq+0x64>)
 8006030:	607b      	str	r3, [r7, #4]

    /* Get MSIK range */
    msirange = (RCC->CSR & (RCC_CSR_MSIKDIVS_1 | RCC_CSR_MSIKDIVS_0)) >> RCC_CSR_MSIKDIVS_Pos;
 8006032:	4b09      	ldr	r3, [pc, #36]	@ (8006058 <HAL_RCC_GetMSIKFreq+0x60>)
 8006034:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8006038:	0a1b      	lsrs	r3, r3, #8
 800603a:	f003 0303 	and.w	r3, r3, #3
 800603e:	603b      	str	r3, [r7, #0]
  }

  /*MSIK frequency in HZ*/
  tmp >>= msirange;
 8006040:	687a      	ldr	r2, [r7, #4]
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	fa22 f303 	lsr.w	r3, r2, r3
 8006048:	607b      	str	r3, [r7, #4]

  return tmp;
 800604a:	687b      	ldr	r3, [r7, #4]
}
 800604c:	4618      	mov	r0, r3
 800604e:	370c      	adds	r7, #12
 8006050:	46bd      	mov	sp, r7
 8006052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006056:	4770      	bx	lr
 8006058:	40030c00 	.word	0x40030c00
 800605c:	016e3600 	.word	0x016e3600
 8006060:	05b8d800 	.word	0x05b8d800

08006064 <HAL_RCCEx_PeriphCLKConfig>:
  * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef *PeriphClkInit)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b088      	sub	sp, #32
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f003 0301 	and.w	r3, r3, #1
 8006074:	2b00      	cmp	r3, #0
 8006076:	d00a      	beq.n	800608e <HAL_RCCEx_PeriphCLKConfig+0x2a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006078:	4bad      	ldr	r3, [pc, #692]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800607a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800607e:	f023 0201 	bic.w	r2, r3, #1
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	685b      	ldr	r3, [r3, #4]
 8006086:	49aa      	ldr	r1, [pc, #680]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8006088:	4313      	orrs	r3, r2
 800608a:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f003 0302 	and.w	r3, r3, #2
 8006096:	2b00      	cmp	r3, #0
 8006098:	d00a      	beq.n	80060b0 <HAL_RCCEx_PeriphCLKConfig+0x4c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800609a:	4ba5      	ldr	r3, [pc, #660]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800609c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80060a0:	f023 0204 	bic.w	r2, r3, #4
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	689b      	ldr	r3, [r3, #8]
 80060a8:	49a1      	ldr	r1, [pc, #644]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80060aa:	4313      	orrs	r3, r2
 80060ac:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }

  /*-------------------------- UART4 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f003 0304 	and.w	r3, r3, #4
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d00a      	beq.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80060bc:	4b9c      	ldr	r3, [pc, #624]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80060be:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80060c2:	f023 0210 	bic.w	r2, r3, #16
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	68db      	ldr	r3, [r3, #12]
 80060ca:	4999      	ldr	r1, [pc, #612]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80060cc:	4313      	orrs	r3, r2
 80060ce:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }

  /*-------------------------- UART5 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f003 0308 	and.w	r3, r3, #8
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d00a      	beq.n	80060f4 <HAL_RCCEx_PeriphCLKConfig+0x90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80060de:	4b94      	ldr	r3, [pc, #592]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80060e0:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80060e4:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	691b      	ldr	r3, [r3, #16]
 80060ec:	4990      	ldr	r1, [pc, #576]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80060ee:	4313      	orrs	r3, r2
 80060f0:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f003 0310 	and.w	r3, r3, #16
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d00a      	beq.n	8006116 <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(PeriphClkInit->I3c1ClockSelection));

    /* Configure the I3C1 clock source */
    __HAL_RCC_I3C1_CONFIG(PeriphClkInit->I3c1ClockSelection);
 8006100:	4b8b      	ldr	r3, [pc, #556]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8006102:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8006106:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	695b      	ldr	r3, [r3, #20]
 800610e:	4988      	ldr	r1, [pc, #544]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8006110:	4313      	orrs	r3, r2
 8006112:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f003 0320 	and.w	r3, r3, #32
 800611e:	2b00      	cmp	r3, #0
 8006120:	d00a      	beq.n	8006138 <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006122:	4b83      	ldr	r3, [pc, #524]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8006124:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8006128:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	699b      	ldr	r3, [r3, #24]
 8006130:	497f      	ldr	r1, [pc, #508]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8006132:	4313      	orrs	r3, r2
 8006134:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }

#if defined(I2C2)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006140:	2b00      	cmp	r3, #0
 8006142:	d00a      	beq.n	800615a <HAL_RCCEx_PeriphCLKConfig+0xf6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006144:	4b7a      	ldr	r3, [pc, #488]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8006146:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800614a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	69db      	ldr	r3, [r3, #28]
 8006152:	4977      	ldr	r1, [pc, #476]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8006154:	4313      	orrs	r3, r2
 8006156:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }
#endif /* I2C2 */

#if defined(I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006162:	2b00      	cmp	r3, #0
 8006164:	d00a      	beq.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(PeriphClkInit->I3c2ClockSelection));

    /* Configure the I3C2 clock source */
    __HAL_RCC_I3C2_CONFIG(PeriphClkInit->I3c2ClockSelection);
 8006166:	4b72      	ldr	r3, [pc, #456]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8006168:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800616c:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6a1b      	ldr	r3, [r3, #32]
 8006174:	496e      	ldr	r1, [pc, #440]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8006176:	4313      	orrs	r3, r2
 8006178:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }
#endif /* I3C2 */

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006184:	2b00      	cmp	r3, #0
 8006186:	d00a      	beq.n	800619e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(PeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(PeriphClkInit->Spi2ClockSelection);
 8006188:	4b69      	ldr	r3, [pc, #420]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800618a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800618e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006196:	4966      	ldr	r1, [pc, #408]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8006198:	4313      	orrs	r3, r2
 800619a:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d00a      	beq.n	80061c0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80061aa:	4b61      	ldr	r3, [pc, #388]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80061ac:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80061b0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061b8:	495d      	ldr	r1, [pc, #372]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80061ba:	4313      	orrs	r3, r2
 80061bc:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d00a      	beq.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x17e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(PeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(PeriphClkInit->Spi1ClockSelection);
 80061cc:	4b58      	ldr	r3, [pc, #352]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80061ce:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80061d2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061da:	4955      	ldr	r1, [pc, #340]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80061dc:	4313      	orrs	r3, r2
 80061de:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }

  /*-------------------------- SYSTICK clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SYSTICK) == RCC_PERIPHCLK_SYSTICK)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d00a      	beq.n	8006204 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SYSTICKCLKSOURCE(PeriphClkInit->SystickClockSelection));

    /* Configure the SYSTICK clock source */
    __HAL_RCC_SYSTICK_CONFIG(PeriphClkInit->SystickClockSelection);
 80061ee:	4b50      	ldr	r3, [pc, #320]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80061f0:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80061f4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061fc:	494c      	ldr	r1, [pc, #304]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80061fe:	4313      	orrs	r3, r2
 8006200:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800620c:	2b00      	cmp	r3, #0
 800620e:	d00a      	beq.n	8006226 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN1 clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006210:	4b47      	ldr	r3, [pc, #284]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8006212:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8006216:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800621e:	4944      	ldr	r1, [pc, #272]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8006220:	4313      	orrs	r3, r2
 8006222:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }
#endif /* FDCAN1 */

  /*-------------------------- ICLK clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800622e:	2b00      	cmp	r3, #0
 8006230:	d00a      	beq.n	8006248 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(PeriphClkInit->IclkClockSelection));

    /* Set the source of ICLK clock*/
    __HAL_RCC_ICLK_CONFIG(PeriphClkInit->IclkClockSelection);
 8006232:	4b3f      	ldr	r3, [pc, #252]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8006234:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8006238:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006240:	493b      	ldr	r1, [pc, #236]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8006242:	4313      	orrs	r3, r2
 8006244:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }

  /*-------------------------- USB1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB1) == RCC_PERIPHCLK_USB1)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006250:	2b00      	cmp	r3, #0
 8006252:	d00a      	beq.n	800626a <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USB1CLKSOURCE(PeriphClkInit->Usb1ClockSelection));

    /* Set the source of USB1 clock*/
    __HAL_RCC_USB1_CONFIG(PeriphClkInit->Usb1ClockSelection);
 8006254:	4b36      	ldr	r3, [pc, #216]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8006256:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800625a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006262:	4933      	ldr	r1, [pc, #204]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8006264:	4313      	orrs	r3, r2
 8006266:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }

  /*-------------------------- TIMIC clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIMIC) == RCC_PERIPHCLK_TIMIC)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006272:	2b00      	cmp	r3, #0
 8006274:	d00a      	beq.n	800628c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMICCLKSOURCE(PeriphClkInit->TimIcClockSelection));

    /* Configure the TIMIC clock source */
    __HAL_RCC_TIMIC_CONFIG(PeriphClkInit->TimIcClockSelection);
 8006276:	4b2e      	ldr	r3, [pc, #184]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8006278:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800627c:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006284:	492a      	ldr	r1, [pc, #168]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8006286:	4313      	orrs	r3, r2
 8006288:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
  }

#if defined(ADF1)
  /*-------------------------- ADF1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006294:	2b00      	cmp	r3, #0
 8006296:	d00a      	beq.n	80062ae <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(PeriphClkInit->Adf1ClockSelection));

    /* Set the source of ADF1 clock*/
    __HAL_RCC_ADF1_CONFIG(PeriphClkInit->Adf1ClockSelection);
 8006298:	4b25      	ldr	r3, [pc, #148]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800629a:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800629e:	f023 0203 	bic.w	r2, r3, #3
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062a6:	4922      	ldr	r1, [pc, #136]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80062a8:	4313      	orrs	r3, r2
 80062aa:	f8c1 3104 	str.w	r3, [r1, #260]	@ 0x104
  }
#endif /* ADF1 */

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d00a      	beq.n	80062d0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(PeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(PeriphClkInit->Spi3ClockSelection);
 80062ba:	4b1d      	ldr	r3, [pc, #116]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80062bc:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80062c0:	f023 0208 	bic.w	r2, r3, #8
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80062c8:	4919      	ldr	r1, [pc, #100]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80062ca:	4313      	orrs	r3, r2
 80062cc:	f8c1 3104 	str.w	r3, [r1, #260]	@ 0x104
  }

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d00a      	beq.n	80062f2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Set the source of SAI1 clock*/
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80062dc:	4b14      	ldr	r3, [pc, #80]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80062de:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80062e2:	f023 0260 	bic.w	r2, r3, #96	@ 0x60
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062ea:	4911      	ldr	r1, [pc, #68]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80062ec:	4313      	orrs	r3, r2
 80062ee:	f8c1 3104 	str.w	r3, [r1, #260]	@ 0x104
  }
#endif /* SAI1 */

  /*-------------------------- RNG clock source configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d00a      	beq.n	8006314 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Set the source of RNG clock*/
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80062fe:	4b0c      	ldr	r3, [pc, #48]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8006300:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8006304:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800630c:	4908      	ldr	r1, [pc, #32]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800630e:	4313      	orrs	r3, r2
 8006310:	f8c1 3104 	str.w	r3, [r1, #260]	@ 0x104
  }

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800631c:	2b00      	cmp	r3, #0
 800631e:	d019      	beq.n	8006354 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(PeriphClkInit->AdcDacClockSelection));
    assert_param(IS_RCC_ADCDAC_DIV(PeriphClkInit->AdcDacClockDivider));

    /* Configure the ADC12 and DAC1 interface clock source */
    __HAL_RCC_ADCDAC_CONFIG(PeriphClkInit->AdcDacClockSelection);
 8006320:	4b03      	ldr	r3, [pc, #12]	@ (8006330 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8006322:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8006326:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	e002      	b.n	8006334 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 800632e:	bf00      	nop
 8006330:	40030c00 	.word	0x40030c00
 8006334:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006336:	4980      	ldr	r1, [pc, #512]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8006338:	4313      	orrs	r3, r2
 800633a:	f8c1 3104 	str.w	r3, [r1, #260]	@ 0x104

    /* Configure the ADC12 and DAC1 interface clock divider */
    __HAL_RCC_ADCDAC_DIV_CONFIG(PeriphClkInit->AdcDacClockDivider);
 800633e:	4b7e      	ldr	r3, [pc, #504]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8006340:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8006344:	f423 4270 	bic.w	r2, r3, #61440	@ 0xf000
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800634c:	497a      	ldr	r1, [pc, #488]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 800634e:	4313      	orrs	r3, r2
 8006350:	f8c1 3104 	str.w	r3, [r1, #260]	@ 0x104
  }

  /*-------------------------- DAC1SH clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1SH) == RCC_PERIPHCLK_DAC1SH)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800635c:	2b00      	cmp	r3, #0
 800635e:	d00a      	beq.n	8006376 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DAC1SHCLKSOURCE(PeriphClkInit->Dac1SampleHoldClockSelection));

    /* Configure the DAC1 sample and hold interface clock source */
    __HAL_RCC_DAC1SH_CONFIG(PeriphClkInit->Dac1SampleHoldClockSelection);
 8006360:	4b75      	ldr	r3, [pc, #468]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8006362:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8006366:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800636e:	4972      	ldr	r1, [pc, #456]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8006370:	4313      	orrs	r3, r2
 8006372:	f8c1 3104 	str.w	r3, [r1, #260]	@ 0x104
  }

  /*-------------------------- OCTOSPI1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OCTOSPI1) == RCC_PERIPHCLK_OCTOSPI1)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800637e:	2b00      	cmp	r3, #0
 8006380:	d00a      	beq.n	8006398 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OCTOSPICLKSOURCE(PeriphClkInit->Octospi1ClockSelection));

    /* Configure the OCTOSPI1 clock source */
    __HAL_RCC_OCTOSPI_CONFIG(PeriphClkInit->Octospi1ClockSelection);
 8006382:	4b6d      	ldr	r3, [pc, #436]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8006384:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8006388:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006390:	4969      	ldr	r1, [pc, #420]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8006392:	4313      	orrs	r3, r2
 8006394:	f8c1 3104 	str.w	r3, [r1, #260]	@ 0x104
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d00a      	beq.n	80063ba <HAL_RCCEx_PeriphCLKConfig+0x356>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80063a4:	4b64      	ldr	r3, [pc, #400]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80063a6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80063aa:	f023 0203 	bic.w	r2, r3, #3
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80063b2:	4961      	ldr	r1, [pc, #388]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80063b4:	4313      	orrs	r3, r2
 80063b6:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d00a      	beq.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0x378>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80063c6:	4b5c      	ldr	r3, [pc, #368]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80063c8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80063cc:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80063d4:	4958      	ldr	r1, [pc, #352]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80063d6:	4313      	orrs	r3, r2
 80063d8:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d00a      	beq.n	80063fe <HAL_RCCEx_PeriphCLKConfig+0x39a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM34CLKSOURCE(PeriphClkInit->Lptim34ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_LPTIM34_CONFIG(PeriphClkInit->Lptim34ClockSelection);
 80063e8:	4b53      	ldr	r3, [pc, #332]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80063ea:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80063ee:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80063f6:	4950      	ldr	r1, [pc, #320]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80063f8:	4313      	orrs	r3, r2
 80063fa:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006406:	2b00      	cmp	r3, #0
 8006408:	d00a      	beq.n	8006420 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800640a:	4b4b      	ldr	r3, [pc, #300]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 800640c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006410:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006418:	4947      	ldr	r1, [pc, #284]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 800641a:	4313      	orrs	r3, r2
 800641c:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
    __HAL_RCC_SPI4_CONFIG(PeriphClkInit->Spi4ClockSelection);
  }
#endif /* SPI4 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	2b00      	cmp	r3, #0
 8006426:	f280 8082 	bge.w	800652e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Reset the Backup domain only if the RTC Clock source selection is different then axisting one */
    tmpreg1 = RCC->BDCR;
 800642a:	4b43      	ldr	r3, [pc, #268]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 800642c:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8006430:	61fb      	str	r3, [r7, #28]
    tmpreg2 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006432:	4b41      	ldr	r3, [pc, #260]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8006434:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8006438:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800643c:	617b      	str	r3, [r7, #20]

    /* Check if RTC clock source needs to be changed */
    if (tmpreg2 != PeriphClkInit->RTCClockSelection)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006442:	697a      	ldr	r2, [r7, #20]
 8006444:	429a      	cmp	r2, r3
 8006446:	d072      	beq.n	800652e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
    {
      FlagStatus       pwrclkchanged = RESET;
 8006448:	2300      	movs	r3, #0
 800644a:	76fb      	strb	r3, [r7, #27]

      /* Enable Power Clock */
      if (__HAL_RCC_PWR_IS_CLK_ENABLED() != 0x01u)
 800644c:	4b3a      	ldr	r3, [pc, #232]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 800644e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006452:	f003 0304 	and.w	r3, r3, #4
 8006456:	2b00      	cmp	r3, #0
 8006458:	d110      	bne.n	800647c <HAL_RCCEx_PeriphCLKConfig+0x418>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800645a:	4b37      	ldr	r3, [pc, #220]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 800645c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006460:	4a35      	ldr	r2, [pc, #212]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8006462:	f043 0304 	orr.w	r3, r3, #4
 8006466:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800646a:	4b33      	ldr	r3, [pc, #204]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 800646c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006470:	f003 0304 	and.w	r3, r3, #4
 8006474:	60fb      	str	r3, [r7, #12]
 8006476:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8006478:	2301      	movs	r3, #1
 800647a:	76fb      	strb	r3, [r7, #27]
      }

      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800647c:	4b2f      	ldr	r3, [pc, #188]	@ (800653c <HAL_RCCEx_PeriphCLKConfig+0x4d8>)
 800647e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006480:	4a2e      	ldr	r2, [pc, #184]	@ (800653c <HAL_RCCEx_PeriphCLKConfig+0x4d8>)
 8006482:	f043 0301 	orr.w	r3, r3, #1
 8006486:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Check if a backup domain reset is required */
      if (tmpreg2 != RCC_RTCCLKSOURCE_DISABLE)
 8006488:	697b      	ldr	r3, [r7, #20]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d00f      	beq.n	80064ae <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800648e:	4b2a      	ldr	r3, [pc, #168]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8006490:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8006494:	4a28      	ldr	r2, [pc, #160]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8006496:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800649a:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
        __HAL_RCC_BACKUPRESET_RELEASE();
 800649e:	4b26      	ldr	r3, [pc, #152]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80064a0:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80064a4:	4a24      	ldr	r2, [pc, #144]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80064a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80064aa:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
      }

      /* Apply new RTC clock source selection */
      tmpreg1 &= ~(RCC_BDCR_RTCSEL | RCC_BDCR_RTCEN);
 80064ae:	69fb      	ldr	r3, [r7, #28]
 80064b0:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80064b4:	61fb      	str	r3, [r7, #28]

      /* Check is RTC disable is asked */
      if (PeriphClkInit->RTCClockSelection != RCC_RTCCLKSOURCE_DISABLE)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d006      	beq.n	80064cc <HAL_RCCEx_PeriphCLKConfig+0x468>
      {
        tmpreg1 |= (RCC_BDCR_RTCEN | PeriphClkInit->RTCClockSelection);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80064c2:	69fb      	ldr	r3, [r7, #28]
 80064c4:	4313      	orrs	r3, r2
 80064c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80064ca:	61fb      	str	r3, [r7, #28]
      }
      RCC->BDCR = tmpreg1;
 80064cc:	4a1a      	ldr	r2, [pc, #104]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80064ce:	69fb      	ldr	r3, [r7, #28]
 80064d0:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110

      /* Check if an oscillator was enable */
      if ((tmpreg1 & RCC_BDCR_LSEON) != 0x00u)
 80064d4:	69fb      	ldr	r3, [r7, #28]
 80064d6:	f003 0301 	and.w	r3, r3, #1
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d01c      	beq.n	8006518 <HAL_RCCEx_PeriphCLKConfig+0x4b4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064de:	f7fc fe35 	bl	800314c <HAL_GetTick>
 80064e2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0x00u)
 80064e4:	e011      	b.n	800650a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064e6:	f7fc fe31 	bl	800314c <HAL_GetTick>
 80064ea:	4602      	mov	r2, r0
 80064ec:	693b      	ldr	r3, [r7, #16]
 80064ee:	1ad3      	subs	r3, r2, r3
 80064f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d908      	bls.n	800650a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
          {
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0x00u)
 80064f8:	4b0f      	ldr	r3, [pc, #60]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80064fa:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80064fe:	f003 0302 	and.w	r3, r3, #2
 8006502:	2b00      	cmp	r3, #0
 8006504:	d101      	bne.n	800650a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
            {
              return HAL_TIMEOUT;
 8006506:	2303      	movs	r3, #3
 8006508:	e012      	b.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0x00u)
 800650a:	4b0b      	ldr	r3, [pc, #44]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 800650c:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8006510:	f003 0302 	and.w	r3, r3, #2
 8006514:	2b00      	cmp	r3, #0
 8006516:	d0e6      	beq.n	80064e6 <HAL_RCCEx_PeriphCLKConfig+0x482>
            }
          }
        }
      }
      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8006518:	7efb      	ldrb	r3, [r7, #27]
 800651a:	2b01      	cmp	r3, #1
 800651c:	d107      	bne.n	800652e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800651e:	4b06      	ldr	r3, [pc, #24]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8006520:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006524:	4a04      	ldr	r2, [pc, #16]	@ (8006538 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8006526:	f023 0304 	bic.w	r3, r3, #4
 800652a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }
    }
  }

  return HAL_OK;
 800652e:	2300      	movs	r3, #0
}
 8006530:	4618      	mov	r0, r3
 8006532:	3720      	adds	r7, #32
 8006534:	46bd      	mov	sp, r7
 8006536:	bd80      	pop	{r7, pc}
 8006538:	40030c00 	.word	0x40030c00
 800653c:	40030800 	.word	0x40030800

08006540 <HAL_RCCEx_GetPeriphCLKFreq>:
  *
  *            (*) value not defined in all devices.
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b084      	sub	sp, #16
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0;
 8006548:	2300      	movs	r3, #0
 800654a:	60fb      	str	r3, [r7, #12]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006552:	f000 8469 	beq.w	8006e28 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800655c:	f200 84a0 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006566:	f000 8420 	beq.w	8006daa <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006570:	f200 8496 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800657a:	f000 83d3 	beq.w	8006d24 <HAL_RCCEx_GetPeriphCLKFreq+0x7e4>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006584:	f200 848c 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800658e:	f000 83b8 	beq.w	8006d02 <HAL_RCCEx_GetPeriphCLKFreq+0x7c2>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006598:	f200 8482 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80065a2:	f000 8378 	beq.w	8006c96 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80065ac:	f200 8478 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80065b6:	f000 835d 	beq.w	8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80065c0:	f200 846e 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80065ca:	f000 8326 	beq.w	8006c1a <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80065d4:	f200 8464 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80065de:	f000 82db 	beq.w	8006b98 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80065e8:	f200 845a 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80065f2:	f000 82b9 	beq.w	8006b68 <HAL_RCCEx_GetPeriphCLKFreq+0x628>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80065fc:	f200 8450 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006606:	f000 828c 	beq.w	8006b22 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006610:	f200 8446 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800661a:	f000 8271 	beq.w	8006b00 <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006624:	f200 843c 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800662e:	f000 8246 	beq.w	8006abe <HAL_RCCEx_GetPeriphCLKFreq+0x57e>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006638:	f200 8432 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006642:	f000 8228 	beq.w	8006a96 <HAL_RCCEx_GetPeriphCLKFreq+0x556>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800664c:	f200 8428 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006656:	f000 81ef 	beq.w	8006a38 <HAL_RCCEx_GetPeriphCLKFreq+0x4f8>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006660:	f200 841e 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800666a:	f000 81ce 	beq.w	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006674:	f200 8414 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800667e:	f000 8189 	beq.w	8006994 <HAL_RCCEx_GetPeriphCLKFreq+0x454>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006688:	f200 840a 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006692:	f000 816e 	beq.w	8006972 <HAL_RCCEx_GetPeriphCLKFreq+0x432>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800669c:	f200 8400 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066a6:	f000 8121 	beq.w	80068ec <HAL_RCCEx_GetPeriphCLKFreq+0x3ac>
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066b0:	f200 83f6 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80066ba:	f000 8106 	beq.w	80068ca <HAL_RCCEx_GetPeriphCLKFreq+0x38a>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80066c4:	f200 83ec 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2b80      	cmp	r3, #128	@ 0x80
 80066cc:	f000 80ec 	beq.w	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0x368>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2b80      	cmp	r3, #128	@ 0x80
 80066d4:	f200 83e4 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2b20      	cmp	r3, #32
 80066dc:	d84c      	bhi.n	8006778 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	f000 83dd 	beq.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	3b01      	subs	r3, #1
 80066ea:	2b1f      	cmp	r3, #31
 80066ec:	f200 83d8 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80066f0:	a201      	add	r2, pc, #4	@ (adr r2, 80066f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 80066f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066f6:	bf00      	nop
 80066f8:	08006783 	.word	0x08006783
 80066fc:	080067b3 	.word	0x080067b3
 8006700:	08006ea1 	.word	0x08006ea1
 8006704:	080067e3 	.word	0x080067e3
 8006708:	08006ea1 	.word	0x08006ea1
 800670c:	08006ea1 	.word	0x08006ea1
 8006710:	08006ea1 	.word	0x08006ea1
 8006714:	08006813 	.word	0x08006813
 8006718:	08006ea1 	.word	0x08006ea1
 800671c:	08006ea1 	.word	0x08006ea1
 8006720:	08006ea1 	.word	0x08006ea1
 8006724:	08006ea1 	.word	0x08006ea1
 8006728:	08006ea1 	.word	0x08006ea1
 800672c:	08006ea1 	.word	0x08006ea1
 8006730:	08006ea1 	.word	0x08006ea1
 8006734:	08006843 	.word	0x08006843
 8006738:	08006ea1 	.word	0x08006ea1
 800673c:	08006ea1 	.word	0x08006ea1
 8006740:	08006ea1 	.word	0x08006ea1
 8006744:	08006ea1 	.word	0x08006ea1
 8006748:	08006ea1 	.word	0x08006ea1
 800674c:	08006ea1 	.word	0x08006ea1
 8006750:	08006ea1 	.word	0x08006ea1
 8006754:	08006ea1 	.word	0x08006ea1
 8006758:	08006ea1 	.word	0x08006ea1
 800675c:	08006ea1 	.word	0x08006ea1
 8006760:	08006ea1 	.word	0x08006ea1
 8006764:	08006ea1 	.word	0x08006ea1
 8006768:	08006ea1 	.word	0x08006ea1
 800676c:	08006ea1 	.word	0x08006ea1
 8006770:	08006ea1 	.word	0x08006ea1
 8006774:	08006865 	.word	0x08006865
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2b40      	cmp	r3, #64	@ 0x40
 800677c:	f000 8083 	beq.w	8006886 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
      break;

    /* Do nothing for Timer input capture as clock source is selected in timer block */
    case RCC_PERIPHCLK_TIMIC:
    default:
      break;
 8006780:	e38e      	b.n	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
      srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8006782:	4ba9      	ldr	r3, [pc, #676]	@ (8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8006784:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8006788:	f003 0301 	and.w	r3, r3, #1
 800678c:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 800678e:	68bb      	ldr	r3, [r7, #8]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d103      	bne.n	800679c <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
        frequency = HAL_RCC_GetPCLK2Freq();
 8006794:	f7ff fc08 	bl	8005fa8 <HAL_RCC_GetPCLK2Freq>
 8006798:	60f8      	str	r0, [r7, #12]
      break;
 800679a:	e383      	b.n	8006ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x964>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800679c:	4ba2      	ldr	r3, [pc, #648]	@ (8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80067a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067a8:	f040 837c 	bne.w	8006ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x964>
          frequency = HSI_VALUE;
 80067ac:	4b9f      	ldr	r3, [pc, #636]	@ (8006a2c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80067ae:	60fb      	str	r3, [r7, #12]
      break;
 80067b0:	e378      	b.n	8006ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x964>
      srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80067b2:	4b9d      	ldr	r3, [pc, #628]	@ (8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80067b4:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80067b8:	f003 0304 	and.w	r3, r3, #4
 80067bc:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 80067be:	68bb      	ldr	r3, [r7, #8]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d103      	bne.n	80067cc <HAL_RCCEx_GetPeriphCLKFreq+0x28c>
        frequency = HAL_RCC_GetPCLK1Freq();
 80067c4:	f7ff fbdc 	bl	8005f80 <HAL_RCC_GetPCLK1Freq>
 80067c8:	60f8      	str	r0, [r7, #12]
      break;
 80067ca:	e36d      	b.n	8006ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80067cc:	4b96      	ldr	r3, [pc, #600]	@ (8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80067d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067d8:	f040 8366 	bne.w	8006ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
          frequency = HSI_VALUE;
 80067dc:	4b93      	ldr	r3, [pc, #588]	@ (8006a2c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80067de:	60fb      	str	r3, [r7, #12]
      break;
 80067e0:	e362      	b.n	8006ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
      srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80067e2:	4b91      	ldr	r3, [pc, #580]	@ (8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80067e4:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80067e8:	f003 0310 	and.w	r3, r3, #16
 80067ec:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 80067ee:	68bb      	ldr	r3, [r7, #8]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d103      	bne.n	80067fc <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>
        frequency = HAL_RCC_GetPCLK1Freq();
 80067f4:	f7ff fbc4 	bl	8005f80 <HAL_RCC_GetPCLK1Freq>
 80067f8:	60f8      	str	r0, [r7, #12]
      break;
 80067fa:	e357      	b.n	8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80067fc:	4b8a      	ldr	r3, [pc, #552]	@ (8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006804:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006808:	f040 8350 	bne.w	8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
          frequency = HSI_VALUE;
 800680c:	4b87      	ldr	r3, [pc, #540]	@ (8006a2c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 800680e:	60fb      	str	r3, [r7, #12]
      break;
 8006810:	e34c      	b.n	8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
      srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8006812:	4b85      	ldr	r3, [pc, #532]	@ (8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8006814:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8006818:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800681c:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 800681e:	68bb      	ldr	r3, [r7, #8]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d103      	bne.n	800682c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>
        frequency = HAL_RCC_GetPCLK1Freq();
 8006824:	f7ff fbac 	bl	8005f80 <HAL_RCC_GetPCLK1Freq>
 8006828:	60f8      	str	r0, [r7, #12]
      break;
 800682a:	e341      	b.n	8006eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x970>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800682c:	4b7e      	ldr	r3, [pc, #504]	@ (8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006834:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006838:	f040 833a 	bne.w	8006eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x970>
          frequency = HSI_VALUE;
 800683c:	4b7b      	ldr	r3, [pc, #492]	@ (8006a2c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 800683e:	60fb      	str	r3, [r7, #12]
      break;
 8006840:	e336      	b.n	8006eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x970>
      srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8006842:	4b79      	ldr	r3, [pc, #484]	@ (8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8006844:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8006848:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800684c:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 800684e:	68bb      	ldr	r3, [r7, #8]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d103      	bne.n	800685c <HAL_RCCEx_GetPeriphCLKFreq+0x31c>
        frequency = HAL_RCC_GetPCLK1Freq();
 8006854:	f7ff fb94 	bl	8005f80 <HAL_RCC_GetPCLK1Freq>
 8006858:	60f8      	str	r0, [r7, #12]
      break;
 800685a:	e340      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
        frequency = HAL_RCC_GetMSIKFreq();
 800685c:	f7ff fbcc 	bl	8005ff8 <HAL_RCC_GetMSIKFreq>
 8006860:	60f8      	str	r0, [r7, #12]
      break;
 8006862:	e33c      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8006864:	4b70      	ldr	r3, [pc, #448]	@ (8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8006866:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800686a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800686e:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d103      	bne.n	800687e <HAL_RCCEx_GetPeriphCLKFreq+0x33e>
        frequency = HAL_RCC_GetPCLK1Freq();
 8006876:	f7ff fb83 	bl	8005f80 <HAL_RCC_GetPCLK1Freq>
 800687a:	60f8      	str	r0, [r7, #12]
      break;
 800687c:	e32f      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
        frequency = HAL_RCC_GetMSIKFreq();
 800687e:	f7ff fbbb 	bl	8005ff8 <HAL_RCC_GetMSIKFreq>
 8006882:	60f8      	str	r0, [r7, #12]
      break;
 8006884:	e32b      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8006886:	4b68      	ldr	r3, [pc, #416]	@ (8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8006888:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800688c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006890:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8006892:	68bb      	ldr	r3, [r7, #8]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d103      	bne.n	80068a0 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        frequency = HAL_RCC_GetPCLK1Freq();
 8006898:	f7ff fb72 	bl	8005f80 <HAL_RCC_GetPCLK1Freq>
 800689c:	60f8      	str	r0, [r7, #12]
      break;
 800689e:	e31e      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
        frequency = HAL_RCC_GetMSIKFreq();
 80068a0:	f7ff fbaa 	bl	8005ff8 <HAL_RCC_GetMSIKFreq>
 80068a4:	60f8      	str	r0, [r7, #12]
      break;
 80068a6:	e31a      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 80068a8:	4b5f      	ldr	r3, [pc, #380]	@ (8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80068aa:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80068ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80068b2:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_I3C2CLKSOURCE_PCLK2)
 80068b4:	68bb      	ldr	r3, [r7, #8]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d103      	bne.n	80068c2 <HAL_RCCEx_GetPeriphCLKFreq+0x382>
        frequency = HAL_RCC_GetPCLK2Freq();
 80068ba:	f7ff fb75 	bl	8005fa8 <HAL_RCC_GetPCLK2Freq>
 80068be:	60f8      	str	r0, [r7, #12]
      break;
 80068c0:	e30d      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
        frequency = HAL_RCC_GetMSIKFreq();
 80068c2:	f7ff fb99 	bl	8005ff8 <HAL_RCC_GetMSIKFreq>
 80068c6:	60f8      	str	r0, [r7, #12]
      break;
 80068c8:	e309      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 80068ca:	4b57      	ldr	r3, [pc, #348]	@ (8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80068cc:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80068d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80068d4:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_SPI2CLKSOURCE_PCLK1)
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d103      	bne.n	80068e4 <HAL_RCCEx_GetPeriphCLKFreq+0x3a4>
        frequency = HAL_RCC_GetPCLK1Freq();
 80068dc:	f7ff fb50 	bl	8005f80 <HAL_RCC_GetPCLK1Freq>
 80068e0:	60f8      	str	r0, [r7, #12]
      break;
 80068e2:	e2fc      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
        frequency = HAL_RCC_GetMSIKFreq();
 80068e4:	f7ff fb88 	bl	8005ff8 <HAL_RCC_GetMSIKFreq>
 80068e8:	60f8      	str	r0, [r7, #12]
      break;
 80068ea:	e2f8      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80068ec:	4b4e      	ldr	r3, [pc, #312]	@ (8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80068ee:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80068f2:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80068f6:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d103      	bne.n	8006906 <HAL_RCCEx_GetPeriphCLKFreq+0x3c6>
        frequency = HAL_RCC_GetPCLK1Freq();
 80068fe:	f7ff fb3f 	bl	8005f80 <HAL_RCC_GetPCLK1Freq>
 8006902:	60f8      	str	r0, [r7, #12]
      break;
 8006904:	e2d6      	b.n	8006eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
      else if (srcclk == RCC_LPTIM2CLKSOURCE_LSI)
 8006906:	68bb      	ldr	r3, [r7, #8]
 8006908:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800690c:	d116      	bne.n	800693c <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
        if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800690e:	4b46      	ldr	r3, [pc, #280]	@ (8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8006910:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8006914:	f003 0302 	and.w	r3, r3, #2
 8006918:	2b02      	cmp	r3, #2
 800691a:	f040 82cb 	bne.w	8006eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          frequency = LSI_VALUE;
 800691e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006922:	60fb      	str	r3, [r7, #12]
          if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 8006924:	4b40      	ldr	r3, [pc, #256]	@ (8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8006926:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800692a:	f003 0304 	and.w	r3, r3, #4
 800692e:	2b04      	cmp	r3, #4
 8006930:	f040 82c0 	bne.w	8006eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
            frequency /= 128U;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	09db      	lsrs	r3, r3, #7
 8006938:	60fb      	str	r3, [r7, #12]
      break;
 800693a:	e2bb      	b.n	8006eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
      else if (srcclk == RCC_LPTIM2CLKSOURCE_HSI)
 800693c:	68bb      	ldr	r3, [r7, #8]
 800693e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006942:	d10a      	bne.n	800695a <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006944:	4b38      	ldr	r3, [pc, #224]	@ (8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800694c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006950:	f040 82b0 	bne.w	8006eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          frequency = HSI_VALUE;
 8006954:	4b35      	ldr	r3, [pc, #212]	@ (8006a2c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8006956:	60fb      	str	r3, [r7, #12]
      break;
 8006958:	e2ac      	b.n	8006eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
        if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800695a:	4b33      	ldr	r3, [pc, #204]	@ (8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 800695c:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8006960:	f003 0302 	and.w	r3, r3, #2
 8006964:	2b02      	cmp	r3, #2
 8006966:	f040 82a5 	bne.w	8006eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          frequency = LSE_VALUE;
 800696a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800696e:	60fb      	str	r3, [r7, #12]
      break;
 8006970:	e2a0      	b.n	8006eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
      srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8006972:	4b2d      	ldr	r3, [pc, #180]	@ (8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8006974:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8006978:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800697c:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_SPI1CLKSOURCE_PCLK2)
 800697e:	68bb      	ldr	r3, [r7, #8]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d103      	bne.n	800698c <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
        frequency = HAL_RCC_GetPCLK2Freq();
 8006984:	f7ff fb10 	bl	8005fa8 <HAL_RCC_GetPCLK2Freq>
 8006988:	60f8      	str	r0, [r7, #12]
      break;
 800698a:	e2a8      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
        frequency = HAL_RCC_GetMSIKFreq();
 800698c:	f7ff fb34 	bl	8005ff8 <HAL_RCC_GetMSIKFreq>
 8006990:	60f8      	str	r0, [r7, #12]
      break;
 8006992:	e2a4      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_SYSTICK_SOURCE();
 8006994:	4b24      	ldr	r3, [pc, #144]	@ (8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8006996:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800699a:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800699e:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_SYSTICKCLKSOURCE_HCLK_DIV8)
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d105      	bne.n	80069b2 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
        frequency = (HAL_RCC_GetHCLKFreq() / 8u);
 80069a6:	f7ff fad1 	bl	8005f4c <HAL_RCC_GetHCLKFreq>
 80069aa:	4603      	mov	r3, r0
 80069ac:	08db      	lsrs	r3, r3, #3
 80069ae:	60fb      	str	r3, [r7, #12]
      break;
 80069b0:	e282      	b.n	8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
      else if (srcclk == RCC_SYSTICKCLKSOURCE_LSE)
 80069b2:	68bb      	ldr	r3, [r7, #8]
 80069b4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80069b8:	d10b      	bne.n	80069d2 <HAL_RCCEx_GetPeriphCLKFreq+0x492>
        if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80069ba:	4b1b      	ldr	r3, [pc, #108]	@ (8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80069bc:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80069c0:	f003 0302 	and.w	r3, r3, #2
 80069c4:	2b02      	cmp	r3, #2
 80069c6:	f040 8277 	bne.w	8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          frequency = LSE_VALUE;
 80069ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80069ce:	60fb      	str	r3, [r7, #12]
      break;
 80069d0:	e272      	b.n	8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
      else if (srcclk == RCC_SYSTICKCLKSOURCE_LSI)
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80069d8:	f040 826e 	bne.w	8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
        if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80069dc:	4b12      	ldr	r3, [pc, #72]	@ (8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80069de:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 80069e2:	f003 0302 	and.w	r3, r3, #2
 80069e6:	2b02      	cmp	r3, #2
 80069e8:	f040 8266 	bne.w	8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          frequency = LSI_VALUE;
 80069ec:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80069f0:	60fb      	str	r3, [r7, #12]
          if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 80069f2:	4b0d      	ldr	r3, [pc, #52]	@ (8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80069f4:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 80069f8:	f003 0304 	and.w	r3, r3, #4
 80069fc:	2b04      	cmp	r3, #4
 80069fe:	f040 825b 	bne.w	8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
            frequency /= 128u;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	09db      	lsrs	r3, r3, #7
 8006a06:	60fb      	str	r3, [r7, #12]
      break;
 8006a08:	e256      	b.n	8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
      srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8006a0a:	4b07      	ldr	r3, [pc, #28]	@ (8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8006a0c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8006a10:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006a14:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_FDCANCLKSOURCE_MSIK)
 8006a16:	68bb      	ldr	r3, [r7, #8]
 8006a18:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006a1c:	d108      	bne.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x4f0>
        frequency = HAL_RCC_GetMSIKFreq();
 8006a1e:	f7ff faeb 	bl	8005ff8 <HAL_RCC_GetMSIKFreq>
 8006a22:	60f8      	str	r0, [r7, #12]
      break;
 8006a24:	e25b      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 8006a26:	bf00      	nop
 8006a28:	40030c00 	.word	0x40030c00
 8006a2c:	00f42400 	.word	0x00f42400
        frequency = HAL_RCC_GetSysClockFreq();
 8006a30:	f7ff fa44 	bl	8005ebc <HAL_RCC_GetSysClockFreq>
 8006a34:	60f8      	str	r0, [r7, #12]
      break;
 8006a36:	e252      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8006a38:	4ba4      	ldr	r3, [pc, #656]	@ (8006ccc <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8006a3a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8006a3e:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8006a42:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_ICLKCLKSOURCE_HSI48)
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d10a      	bne.n	8006a60 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8006a4a:	4ba0      	ldr	r3, [pc, #640]	@ (8006ccc <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006a52:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a56:	f040 8231 	bne.w	8006ebc <HAL_RCCEx_GetPeriphCLKFreq+0x97c>
          frequency = HSI48_VALUE;
 8006a5a:	4b9d      	ldr	r3, [pc, #628]	@ (8006cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 8006a5c:	60fb      	str	r3, [r7, #12]
      break;
 8006a5e:	e22d      	b.n	8006ebc <HAL_RCCEx_GetPeriphCLKFreq+0x97c>
      else if (srcclk == RCC_ICLKCLKSOURCE_MSIK)
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006a66:	d103      	bne.n	8006a70 <HAL_RCCEx_GetPeriphCLKFreq+0x530>
        frequency = HAL_RCC_GetMSIKFreq();
 8006a68:	f7ff fac6 	bl	8005ff8 <HAL_RCC_GetMSIKFreq>
 8006a6c:	60f8      	str	r0, [r7, #12]
      break;
 8006a6e:	e225      	b.n	8006ebc <HAL_RCCEx_GetPeriphCLKFreq+0x97c>
      else if (srcclk == RCC_ICLKCLKSOURCE_HSE)
 8006a70:	68bb      	ldr	r3, [r7, #8]
 8006a72:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a76:	d10a      	bne.n	8006a8e <HAL_RCCEx_GetPeriphCLKFreq+0x54e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006a78:	4b94      	ldr	r3, [pc, #592]	@ (8006ccc <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a80:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006a84:	f040 821a 	bne.w	8006ebc <HAL_RCCEx_GetPeriphCLKFreq+0x97c>
          frequency = HSE_VALUE;
 8006a88:	4b92      	ldr	r3, [pc, #584]	@ (8006cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x794>)
 8006a8a:	60fb      	str	r3, [r7, #12]
      break;
 8006a8c:	e216      	b.n	8006ebc <HAL_RCCEx_GetPeriphCLKFreq+0x97c>
        frequency = HAL_RCC_GetSysClockFreq();
 8006a8e:	f7ff fa15 	bl	8005ebc <HAL_RCC_GetSysClockFreq>
 8006a92:	60f8      	str	r0, [r7, #12]
      break;
 8006a94:	e212      	b.n	8006ebc <HAL_RCCEx_GetPeriphCLKFreq+0x97c>
      frequency = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ICLK);
 8006a96:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8006a9a:	f7ff fd51 	bl	8006540 <HAL_RCCEx_GetPeriphCLKFreq>
 8006a9e:	60f8      	str	r0, [r7, #12]
      srcclk = __HAL_RCC_GET_USB1_SOURCE();
 8006aa0:	4b8a      	ldr	r3, [pc, #552]	@ (8006ccc <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8006aa2:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8006aa6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006aaa:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_USB1CLKSOURCE_ICLK_DIV2)
 8006aac:	68bb      	ldr	r3, [r7, #8]
 8006aae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006ab2:	f040 8205 	bne.w	8006ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
        frequency = (frequency >> 1u);
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	085b      	lsrs	r3, r3, #1
 8006aba:	60fb      	str	r3, [r7, #12]
      break;
 8006abc:	e200      	b.n	8006ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
      srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 8006abe:	4b83      	ldr	r3, [pc, #524]	@ (8006ccc <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8006ac0:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8006ac4:	f003 0303 	and.w	r3, r3, #3
 8006ac8:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_ADF1CLKSOURCE_HCLK)
 8006aca:	68bb      	ldr	r3, [r7, #8]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d103      	bne.n	8006ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
        frequency = HAL_RCC_GetHCLKFreq();
 8006ad0:	f7ff fa3c 	bl	8005f4c <HAL_RCC_GetHCLKFreq>
 8006ad4:	60f8      	str	r0, [r7, #12]
      break;
 8006ad6:	e202      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      else if (srcclk == RCC_ADF1CLKSOURCE_PIN)
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	2b01      	cmp	r3, #1
 8006adc:	d103      	bne.n	8006ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006ade:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006ae2:	60fb      	str	r3, [r7, #12]
      break;
 8006ae4:	e1fb      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      else if (srcclk == RCC_ADF1CLKSOURCE_MSIK)
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	2b02      	cmp	r3, #2
 8006aea:	d103      	bne.n	8006af4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
        frequency = HAL_RCC_GetMSIKFreq();
 8006aec:	f7ff fa84 	bl	8005ff8 <HAL_RCC_GetMSIKFreq>
 8006af0:	60f8      	str	r0, [r7, #12]
      break;
 8006af2:	e1f4      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
        frequency = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8006af4:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8006af8:	f7ff fd22 	bl	8006540 <HAL_RCCEx_GetPeriphCLKFreq>
 8006afc:	60f8      	str	r0, [r7, #12]
      break;
 8006afe:	e1ee      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8006b00:	4b72      	ldr	r3, [pc, #456]	@ (8006ccc <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8006b02:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8006b06:	f003 0308 	and.w	r3, r3, #8
 8006b0a:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_SPI3CLKSOURCE_PCLK1)
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d103      	bne.n	8006b1a <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
        frequency = HAL_RCC_GetPCLK1Freq();
 8006b12:	f7ff fa35 	bl	8005f80 <HAL_RCC_GetPCLK1Freq>
 8006b16:	60f8      	str	r0, [r7, #12]
      break;
 8006b18:	e1e1      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
        frequency = HAL_RCC_GetMSIKFreq();
 8006b1a:	f7ff fa6d 	bl	8005ff8 <HAL_RCC_GetMSIKFreq>
 8006b1e:	60f8      	str	r0, [r7, #12]
      break;
 8006b20:	e1dd      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8006b22:	4b6a      	ldr	r3, [pc, #424]	@ (8006ccc <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8006b24:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8006b28:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006b2c:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_SAI1CLKSOURCE_MSIK)
 8006b2e:	68bb      	ldr	r3, [r7, #8]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d103      	bne.n	8006b3c <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>
        frequency = HAL_RCC_GetMSIKFreq();
 8006b34:	f7ff fa60 	bl	8005ff8 <HAL_RCC_GetMSIKFreq>
 8006b38:	60f8      	str	r0, [r7, #12]
      break;
 8006b3a:	e1c3      	b.n	8006ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x984>
      else if (srcclk == RCC_SAI1CLKSOURCE_PIN)
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	2b20      	cmp	r3, #32
 8006b40:	d103      	bne.n	8006b4a <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006b42:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006b46:	60fb      	str	r3, [r7, #12]
      break;
 8006b48:	e1bc      	b.n	8006ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x984>
      else if (srcclk == RCC_SAI1CLKSOURCE_HSE)
 8006b4a:	68bb      	ldr	r3, [r7, #8]
 8006b4c:	2b40      	cmp	r3, #64	@ 0x40
 8006b4e:	f040 81b9 	bne.w	8006ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x984>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006b52:	4b5e      	ldr	r3, [pc, #376]	@ (8006ccc <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b5a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006b5e:	f040 81b1 	bne.w	8006ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x984>
          frequency = HSE_VALUE;
 8006b62:	4b5c      	ldr	r3, [pc, #368]	@ (8006cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x794>)
 8006b64:	60fb      	str	r3, [r7, #12]
      break;
 8006b66:	e1ad      	b.n	8006ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x984>
      srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8006b68:	4b58      	ldr	r3, [pc, #352]	@ (8006ccc <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8006b6a:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8006b6e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006b72:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_RNGCLKSOURCE_HSI48)
 8006b74:	68bb      	ldr	r3, [r7, #8]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d10a      	bne.n	8006b90 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8006b7a:	4b54      	ldr	r3, [pc, #336]	@ (8006ccc <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006b82:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b86:	f040 819f 	bne.w	8006ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = HSI48_VALUE;
 8006b8a:	4b51      	ldr	r3, [pc, #324]	@ (8006cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 8006b8c:	60fb      	str	r3, [r7, #12]
      break;
 8006b8e:	e19b      	b.n	8006ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        frequency = HAL_RCC_GetMSIKFreq();
 8006b90:	f7ff fa32 	bl	8005ff8 <HAL_RCC_GetMSIKFreq>
 8006b94:	60f8      	str	r0, [r7, #12]
      break;
 8006b96:	e197      	b.n	8006ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
      srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8006b98:	4b4c      	ldr	r3, [pc, #304]	@ (8006ccc <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8006b9a:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8006b9e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006ba2:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8006ba4:	68bb      	ldr	r3, [r7, #8]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d103      	bne.n	8006bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x672>
        frequency = HAL_RCC_GetHCLKFreq();
 8006baa:	f7ff f9cf 	bl	8005f4c <HAL_RCC_GetHCLKFreq>
 8006bae:	60f8      	str	r0, [r7, #12]
 8006bb0:	e014      	b.n	8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x69c>
      else if (srcclk == RCC_ADCDACCLKSOURCE_HSE)
 8006bb2:	68bb      	ldr	r3, [r7, #8]
 8006bb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006bb8:	d109      	bne.n	8006bce <HAL_RCCEx_GetPeriphCLKFreq+0x68e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006bba:	4b44      	ldr	r3, [pc, #272]	@ (8006ccc <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006bc2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006bc6:	d109      	bne.n	8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x69c>
          frequency = HSE_VALUE;
 8006bc8:	4b42      	ldr	r3, [pc, #264]	@ (8006cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x794>)
 8006bca:	60fb      	str	r3, [r7, #12]
 8006bcc:	e006      	b.n	8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x69c>
      else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 8006bce:	68bb      	ldr	r3, [r7, #8]
 8006bd0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006bd4:	d102      	bne.n	8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x69c>
        frequency = HAL_RCC_GetMSIKFreq();
 8006bd6:	f7ff fa0f 	bl	8005ff8 <HAL_RCC_GetMSIKFreq>
 8006bda:	60f8      	str	r0, [r7, #12]
      srcclk = __HAL_RCC_GET_ADCDAC_DIV();
 8006bdc:	4b3b      	ldr	r3, [pc, #236]	@ (8006ccc <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8006bde:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8006be2:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8006be6:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_ADCDACCLK_DIV1)
 8006be8:	68bb      	ldr	r3, [r7, #8]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d102      	bne.n	8006bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
        srcclk = 0u;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	60bb      	str	r3, [r7, #8]
 8006bf2:	e00c      	b.n	8006c0e <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
      else if (srcclk < RCC_CCIPR2_ADCDACPRE_3)
 8006bf4:	68bb      	ldr	r3, [r7, #8]
 8006bf6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006bfa:	d202      	bcs.n	8006c02 <HAL_RCCEx_GetPeriphCLKFreq+0x6c2>
        srcclk = 1u;
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	60bb      	str	r3, [r7, #8]
 8006c00:	e005      	b.n	8006c0e <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        srcclk = ((srcclk & ~RCC_CCIPR2_ADCDACPRE_3) >> RCC_CCIPR2_ADCDACPRE_Pos) + 2u;
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	0b1a      	lsrs	r2, r3, #12
 8006c06:	4b34      	ldr	r3, [pc, #208]	@ (8006cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8006c08:	4013      	ands	r3, r2
 8006c0a:	3302      	adds	r3, #2
 8006c0c:	60bb      	str	r3, [r7, #8]
      frequency = (frequency >> srcclk);
 8006c0e:	68fa      	ldr	r2, [r7, #12]
 8006c10:	68bb      	ldr	r3, [r7, #8]
 8006c12:	fa22 f303 	lsr.w	r3, r2, r3
 8006c16:	60fb      	str	r3, [r7, #12]
      break;
 8006c18:	e161      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_DAC1SH_SOURCE();
 8006c1a:	4b2c      	ldr	r3, [pc, #176]	@ (8006ccc <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8006c1c:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8006c20:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006c24:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_DAC1SHCLKSOURCE_LSI)
 8006c26:	68bb      	ldr	r3, [r7, #8]
 8006c28:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006c2c:	d116      	bne.n	8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
        if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8006c2e:	4b27      	ldr	r3, [pc, #156]	@ (8006ccc <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8006c30:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8006c34:	f003 0302 	and.w	r3, r3, #2
 8006c38:	2b02      	cmp	r3, #2
 8006c3a:	f040 8147 	bne.w	8006ecc <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
          frequency = LSI_VALUE;
 8006c3e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006c42:	60fb      	str	r3, [r7, #12]
          if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 8006c44:	4b21      	ldr	r3, [pc, #132]	@ (8006ccc <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8006c46:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8006c4a:	f003 0304 	and.w	r3, r3, #4
 8006c4e:	2b04      	cmp	r3, #4
 8006c50:	f040 813c 	bne.w	8006ecc <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
            frequency /= 128u;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	09db      	lsrs	r3, r3, #7
 8006c58:	60fb      	str	r3, [r7, #12]
      break;
 8006c5a:	e137      	b.n	8006ecc <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
        if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006c5c:	4b1b      	ldr	r3, [pc, #108]	@ (8006ccc <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8006c5e:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8006c62:	f003 0302 	and.w	r3, r3, #2
 8006c66:	2b02      	cmp	r3, #2
 8006c68:	f040 8130 	bne.w	8006ecc <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
          frequency = LSE_VALUE;
 8006c6c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c70:	60fb      	str	r3, [r7, #12]
      break;
 8006c72:	e12b      	b.n	8006ecc <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
      srcclk = __HAL_RCC_GET_OCTOSPI_SOURCE();
 8006c74:	4b15      	ldr	r3, [pc, #84]	@ (8006ccc <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8006c76:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8006c7a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006c7e:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_OCTOSPICLKSOURCE_SYSCLK)
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d103      	bne.n	8006c8e <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
        frequency = HAL_RCC_GetSysClockFreq();
 8006c86:	f7ff f919 	bl	8005ebc <HAL_RCC_GetSysClockFreq>
 8006c8a:	60f8      	str	r0, [r7, #12]
      break;
 8006c8c:	e127      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
        frequency = HAL_RCC_GetMSIKFreq();
 8006c8e:	f7ff f9b3 	bl	8005ff8 <HAL_RCC_GetMSIKFreq>
 8006c92:	60f8      	str	r0, [r7, #12]
      break;
 8006c94:	e123      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8006c96:	4b0d      	ldr	r3, [pc, #52]	@ (8006ccc <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8006c98:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006c9c:	f003 0303 	and.w	r3, r3, #3
 8006ca0:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8006ca2:	68bb      	ldr	r3, [r7, #8]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d103      	bne.n	8006cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
        frequency = HAL_RCC_GetPCLK3Freq();
 8006ca8:	f7ff f992 	bl	8005fd0 <HAL_RCC_GetPCLK3Freq>
 8006cac:	60f8      	str	r0, [r7, #12]
      break;
 8006cae:	e10f      	b.n	8006ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x990>
      else if (srcclk == RCC_LPUART1CLKSOURCE_HSI)
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	2b01      	cmp	r3, #1
 8006cb4:	d112      	bne.n	8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006cb6:	4b05      	ldr	r3, [pc, #20]	@ (8006ccc <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006cbe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006cc2:	f040 8105 	bne.w	8006ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x990>
          frequency = HSI_VALUE;
 8006cc6:	4b03      	ldr	r3, [pc, #12]	@ (8006cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x794>)
 8006cc8:	60fb      	str	r3, [r7, #12]
      break;
 8006cca:	e101      	b.n	8006ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x990>
 8006ccc:	40030c00 	.word	0x40030c00
 8006cd0:	02dc6c00 	.word	0x02dc6c00
 8006cd4:	00f42400 	.word	0x00f42400
 8006cd8:	000ffff7 	.word	0x000ffff7
      else if (srcclk == RCC_LPUART1CLKSOURCE_LSE)
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	2b02      	cmp	r3, #2
 8006ce0:	d10b      	bne.n	8006cfa <HAL_RCCEx_GetPeriphCLKFreq+0x7ba>
        if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006ce2:	4b81      	ldr	r3, [pc, #516]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8006ce4:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8006ce8:	f003 0302 	and.w	r3, r3, #2
 8006cec:	2b02      	cmp	r3, #2
 8006cee:	f040 80ef 	bne.w	8006ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x990>
          frequency = LSE_VALUE;
 8006cf2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006cf6:	60fb      	str	r3, [r7, #12]
      break;
 8006cf8:	e0ea      	b.n	8006ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x990>
        frequency = HAL_RCC_GetMSIKFreq();
 8006cfa:	f7ff f97d 	bl	8005ff8 <HAL_RCC_GetMSIKFreq>
 8006cfe:	60f8      	str	r0, [r7, #12]
      break;
 8006d00:	e0e6      	b.n	8006ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x990>
      srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8006d02:	4b79      	ldr	r3, [pc, #484]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8006d04:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006d08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d0c:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d103      	bne.n	8006d1c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        frequency = HAL_RCC_GetPCLK3Freq();
 8006d14:	f7ff f95c 	bl	8005fd0 <HAL_RCC_GetPCLK3Freq>
 8006d18:	60f8      	str	r0, [r7, #12]
      break;
 8006d1a:	e0e0      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
        frequency = HAL_RCC_GetMSIKFreq();
 8006d1c:	f7ff f96c 	bl	8005ff8 <HAL_RCC_GetMSIKFreq>
 8006d20:	60f8      	str	r0, [r7, #12]
      break;
 8006d22:	e0dc      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 8006d24:	4b70      	ldr	r3, [pc, #448]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8006d26:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006d2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d2e:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d103      	bne.n	8006d3e <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
        frequency = HAL_RCC_GetMSIKFreq();
 8006d36:	f7ff f95f 	bl	8005ff8 <HAL_RCC_GetMSIKFreq>
 8006d3a:	60f8      	str	r0, [r7, #12]
      break;
 8006d3c:	e0ca      	b.n	8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
      else if (srcclk == RCC_LPTIM34CLKSOURCE_LSI)
 8006d3e:	68bb      	ldr	r3, [r7, #8]
 8006d40:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d44:	d116      	bne.n	8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8006d46:	4b68      	ldr	r3, [pc, #416]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8006d48:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8006d4c:	f003 0302 	and.w	r3, r3, #2
 8006d50:	2b02      	cmp	r3, #2
 8006d52:	f040 80bf 	bne.w	8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
          frequency = LSI_VALUE;
 8006d56:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006d5a:	60fb      	str	r3, [r7, #12]
          if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 8006d5c:	4b62      	ldr	r3, [pc, #392]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8006d5e:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8006d62:	f003 0304 	and.w	r3, r3, #4
 8006d66:	2b04      	cmp	r3, #4
 8006d68:	f040 80b4 	bne.w	8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
            frequency /= 128u;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	09db      	lsrs	r3, r3, #7
 8006d70:	60fb      	str	r3, [r7, #12]
      break;
 8006d72:	e0af      	b.n	8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
      else if (srcclk == RCC_LPTIM34CLKSOURCE_HSI)
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d7a:	d10a      	bne.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x852>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006d7c:	4b5a      	ldr	r3, [pc, #360]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006d84:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d88:	f040 80a4 	bne.w	8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
          frequency = HSI_VALUE;
 8006d8c:	4b57      	ldr	r3, [pc, #348]	@ (8006eec <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>)
 8006d8e:	60fb      	str	r3, [r7, #12]
      break;
 8006d90:	e0a0      	b.n	8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
        if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006d92:	4b55      	ldr	r3, [pc, #340]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8006d94:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8006d98:	f003 0302 	and.w	r3, r3, #2
 8006d9c:	2b02      	cmp	r3, #2
 8006d9e:	f040 8099 	bne.w	8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
          frequency = LSE_VALUE;
 8006da2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006da6:	60fb      	str	r3, [r7, #12]
      break;
 8006da8:	e094      	b.n	8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
      srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8006daa:	4b4f      	ldr	r3, [pc, #316]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8006dac:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006db0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006db4:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 8006db6:	68bb      	ldr	r3, [r7, #8]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d103      	bne.n	8006dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x884>
        frequency = HAL_RCC_GetMSIKFreq();
 8006dbc:	f7ff f91c 	bl	8005ff8 <HAL_RCC_GetMSIKFreq>
 8006dc0:	60f8      	str	r0, [r7, #12]
      break;
 8006dc2:	e089      	b.n	8006ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
      else if (srcclk == RCC_LPTIM1CLKSOURCE_LSI)
 8006dc4:	68bb      	ldr	r3, [r7, #8]
 8006dc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006dca:	d114      	bne.n	8006df6 <HAL_RCCEx_GetPeriphCLKFreq+0x8b6>
        if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8006dcc:	4b46      	ldr	r3, [pc, #280]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8006dce:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8006dd2:	f003 0302 	and.w	r3, r3, #2
 8006dd6:	2b02      	cmp	r3, #2
 8006dd8:	d17e      	bne.n	8006ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
          frequency = LSI_VALUE;
 8006dda:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006dde:	60fb      	str	r3, [r7, #12]
          if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 8006de0:	4b41      	ldr	r3, [pc, #260]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8006de2:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8006de6:	f003 0304 	and.w	r3, r3, #4
 8006dea:	2b04      	cmp	r3, #4
 8006dec:	d174      	bne.n	8006ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
            frequency /= 128u;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	09db      	lsrs	r3, r3, #7
 8006df2:	60fb      	str	r3, [r7, #12]
      break;
 8006df4:	e070      	b.n	8006ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
      else if (srcclk == RCC_LPTIM1CLKSOURCE_HSI)
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006dfc:	d109      	bne.n	8006e12 <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006dfe:	4b3a      	ldr	r3, [pc, #232]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006e06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e0a:	d165      	bne.n	8006ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
          frequency = HSI_VALUE;
 8006e0c:	4b37      	ldr	r3, [pc, #220]	@ (8006eec <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>)
 8006e0e:	60fb      	str	r3, [r7, #12]
      break;
 8006e10:	e062      	b.n	8006ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
        if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006e12:	4b35      	ldr	r3, [pc, #212]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8006e14:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8006e18:	f003 0302 	and.w	r3, r3, #2
 8006e1c:	2b02      	cmp	r3, #2
 8006e1e:	d15b      	bne.n	8006ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
          frequency = LSE_VALUE;
 8006e20:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e24:	60fb      	str	r3, [r7, #12]
      break;
 8006e26:	e057      	b.n	8006ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
      srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8006e28:	4b2f      	ldr	r3, [pc, #188]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8006e2a:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8006e2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e32:	60bb      	str	r3, [r7, #8]
      if (srcclk == RCC_RTCCLKSOURCE_LSE)
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e3a:	d10a      	bne.n	8006e52 <HAL_RCCEx_GetPeriphCLKFreq+0x912>
        if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006e3c:	4b2a      	ldr	r3, [pc, #168]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8006e3e:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8006e42:	f003 0302 	and.w	r3, r3, #2
 8006e46:	2b02      	cmp	r3, #2
 8006e48:	d148      	bne.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
          frequency = LSE_VALUE;
 8006e4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e4e:	60fb      	str	r3, [r7, #12]
      break;
 8006e50:	e044      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
      else if (srcclk == RCC_RTCCLKSOURCE_LSI)
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e58:	d114      	bne.n	8006e84 <HAL_RCCEx_GetPeriphCLKFreq+0x944>
        if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8006e5a:	4b23      	ldr	r3, [pc, #140]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8006e5c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8006e60:	f003 0302 	and.w	r3, r3, #2
 8006e64:	2b02      	cmp	r3, #2
 8006e66:	d139      	bne.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
          frequency = LSI_VALUE;
 8006e68:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006e6c:	60fb      	str	r3, [r7, #12]
          if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 8006e6e:	4b1e      	ldr	r3, [pc, #120]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8006e70:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8006e74:	f003 0304 	and.w	r3, r3, #4
 8006e78:	2b04      	cmp	r3, #4
 8006e7a:	d12f      	bne.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
            frequency /= 128u;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	09db      	lsrs	r3, r3, #7
 8006e80:	60fb      	str	r3, [r7, #12]
      break;
 8006e82:	e02b      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
      else if (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32)
 8006e84:	68bb      	ldr	r3, [r7, #8]
 8006e86:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e8a:	d127      	bne.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006e8c:	4b16      	ldr	r3, [pc, #88]	@ (8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>)
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e94:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006e98:	d120      	bne.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
          frequency = HSE_VALUE / 32u;
 8006e9a:	4b15      	ldr	r3, [pc, #84]	@ (8006ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>)
 8006e9c:	60fb      	str	r3, [r7, #12]
      break;
 8006e9e:	e01d      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
      break;
 8006ea0:	bf00      	nop
 8006ea2:	e01c      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8006ea4:	bf00      	nop
 8006ea6:	e01a      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8006ea8:	bf00      	nop
 8006eaa:	e018      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8006eac:	bf00      	nop
 8006eae:	e016      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8006eb0:	bf00      	nop
 8006eb2:	e014      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8006eb4:	bf00      	nop
 8006eb6:	e012      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8006eb8:	bf00      	nop
 8006eba:	e010      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8006ebc:	bf00      	nop
 8006ebe:	e00e      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8006ec0:	bf00      	nop
 8006ec2:	e00c      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8006ec4:	bf00      	nop
 8006ec6:	e00a      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8006ec8:	bf00      	nop
 8006eca:	e008      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8006ecc:	bf00      	nop
 8006ece:	e006      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8006ed0:	bf00      	nop
 8006ed2:	e004      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8006ed4:	bf00      	nop
 8006ed6:	e002      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8006ed8:	bf00      	nop
 8006eda:	e000      	b.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
      break;
 8006edc:	bf00      	nop
  }

  return (frequency);
 8006ede:	68fb      	ldr	r3, [r7, #12]
}
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	3710      	adds	r7, #16
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bd80      	pop	{r7, pc}
 8006ee8:	40030c00 	.word	0x40030c00
 8006eec:	00f42400 	.word	0x00f42400
 8006ef0:	0007a120 	.word	0x0007a120

08006ef4 <HAL_RCCEx_EpodBoosterClkConfig>:
  *         will be ignored
  * @note   When booster is not user, clock source shall be set to RCC_EPODBOOSTER_SOURCE_NONE to save power.
  * @retval None
  */
HAL_StatusTypeDef HAL_RCCEx_EpodBoosterClkConfig(uint32_t Source, uint32_t Divider)
{
 8006ef4:	b480      	push	{r7}
 8006ef6:	b085      	sub	sp, #20
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
 8006efc:	6039      	str	r1, [r7, #0]

  assert_param(IS_RCC_EPODBOOSTER_SOURCE(Source));
  assert_param(IS_RCC_EPODBOOSTER_DIV(Divider));

  /* check if any source is selected and ready */
  tmpreg1 = RCC->CR;
 8006efe:	4b1e      	ldr	r3, [pc, #120]	@ (8006f78 <HAL_RCCEx_EpodBoosterClkConfig+0x84>)
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	60bb      	str	r3, [r7, #8]

  /* MSIS is selected as EPOD Booster clock source, check if MSIS is ready */
  if ((Source == RCC_EPODBOOSTER_SOURCE_MSIS) && ((tmpreg1 & RCC_CR_MSISRDY) == 0U))
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2b01      	cmp	r3, #1
 8006f08:	d107      	bne.n	8006f1a <HAL_RCCEx_EpodBoosterClkConfig+0x26>
 8006f0a:	68bb      	ldr	r3, [r7, #8]
 8006f0c:	f003 0304 	and.w	r3, r3, #4
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d102      	bne.n	8006f1a <HAL_RCCEx_EpodBoosterClkConfig+0x26>
  {
    status = HAL_ERROR;
 8006f14:	2301      	movs	r3, #1
 8006f16:	73fb      	strb	r3, [r7, #15]
 8006f18:	e027      	b.n	8006f6a <HAL_RCCEx_EpodBoosterClkConfig+0x76>
  }
  /* HSI is selected as EPOD Booster clock source, check if HSI is ready */
  else if ((Source == RCC_EPODBOOSTER_SOURCE_HSI) && ((tmpreg1 & RCC_CR_HSIRDY) == 0U))
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	2b02      	cmp	r3, #2
 8006f1e:	d107      	bne.n	8006f30 <HAL_RCCEx_EpodBoosterClkConfig+0x3c>
 8006f20:	68bb      	ldr	r3, [r7, #8]
 8006f22:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d102      	bne.n	8006f30 <HAL_RCCEx_EpodBoosterClkConfig+0x3c>
  {
    status = HAL_ERROR;
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	73fb      	strb	r3, [r7, #15]
 8006f2e:	e01c      	b.n	8006f6a <HAL_RCCEx_EpodBoosterClkConfig+0x76>
  }
  /* HSE is selected as EPOD Booster clock source, check if HSE is ready */
  else if ((Source == RCC_EPODBOOSTER_SOURCE_HSE) && ((tmpreg1 & RCC_CR_HSERDY) == 0U))
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2b03      	cmp	r3, #3
 8006f34:	d107      	bne.n	8006f46 <HAL_RCCEx_EpodBoosterClkConfig+0x52>
 8006f36:	68bb      	ldr	r3, [r7, #8]
 8006f38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d102      	bne.n	8006f46 <HAL_RCCEx_EpodBoosterClkConfig+0x52>
  {
    status = HAL_ERROR;
 8006f40:	2301      	movs	r3, #1
 8006f42:	73fb      	strb	r3, [r7, #15]
 8006f44:	e011      	b.n	8006f6a <HAL_RCCEx_EpodBoosterClkConfig+0x76>
  }
  else
  {
    /* Apply configuration */
    tmpreg1 = (RCC->CFGR4 & ~(RCC_CFGR4_BOOSTDIV | RCC_CFGR4_BOOSTSEL));
 8006f46:	4b0c      	ldr	r3, [pc, #48]	@ (8006f78 <HAL_RCCEx_EpodBoosterClkConfig+0x84>)
 8006f48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f4a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006f4e:	f023 0303 	bic.w	r3, r3, #3
 8006f52:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= (Divider | Source);
 8006f54:	683a      	ldr	r2, [r7, #0]
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	4313      	orrs	r3, r2
 8006f5a:	68ba      	ldr	r2, [r7, #8]
 8006f5c:	4313      	orrs	r3, r2
 8006f5e:	60bb      	str	r3, [r7, #8]
    RCC->CFGR4 = tmpreg1;
 8006f60:	4a05      	ldr	r2, [pc, #20]	@ (8006f78 <HAL_RCCEx_EpodBoosterClkConfig+0x84>)
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	6293      	str	r3, [r2, #40]	@ 0x28

    /* update status is ok */
    status = HAL_OK;
 8006f66:	2300      	movs	r3, #0
 8006f68:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006f6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	3714      	adds	r7, #20
 8006f70:	46bd      	mov	sp, r7
 8006f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f76:	4770      	bx	lr
 8006f78:	40030c00 	.word	0x40030c00

08006f7c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b084      	sub	sp, #16
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d101      	bne.n	8006f8e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	e0dc      	b.n	8007148 <HAL_SPI_Init+0x1cc>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2200      	movs	r2, #0
 8006f92:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4a6d      	ldr	r2, [pc, #436]	@ (8007150 <HAL_SPI_Init+0x1d4>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d105      	bne.n	8006faa <HAL_SPI_Init+0x2e>
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	68db      	ldr	r3, [r3, #12]
 8006fa2:	2b0f      	cmp	r3, #15
 8006fa4:	d901      	bls.n	8006faa <HAL_SPI_Init+0x2e>
  {
    return HAL_ERROR;
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	e0ce      	b.n	8007148 <HAL_SPI_Init+0x1cc>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8006faa:	6878      	ldr	r0, [r7, #4]
 8006fac:	f000 fba6 	bl	80076fc <SPI_GetPacketSize>
 8006fb0:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4a66      	ldr	r2, [pc, #408]	@ (8007150 <HAL_SPI_Init+0x1d4>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d102      	bne.n	8006fc2 <HAL_SPI_Init+0x46>
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	2b08      	cmp	r3, #8
 8006fc0:	d80c      	bhi.n	8006fdc <HAL_SPI_Init+0x60>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006fc6:	4a63      	ldr	r2, [pc, #396]	@ (8007154 <HAL_SPI_Init+0x1d8>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d004      	beq.n	8006fd6 <HAL_SPI_Init+0x5a>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a61      	ldr	r2, [pc, #388]	@ (8007158 <HAL_SPI_Init+0x1dc>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d104      	bne.n	8006fe0 <HAL_SPI_Init+0x64>
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	2b10      	cmp	r3, #16
 8006fda:	d901      	bls.n	8006fe0 <HAL_SPI_Init+0x64>
  {
    return HAL_ERROR;
 8006fdc:	2301      	movs	r3, #1
 8006fde:	e0b3      	b.n	8007148 <HAL_SPI_Init+0x1cc>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8006fe6:	b2db      	uxtb	r3, r3
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d106      	bne.n	8006ffa <HAL_SPI_Init+0x7e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2200      	movs	r2, #0
 8006ff0:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006ff4:	6878      	ldr	r0, [r7, #4]
 8006ff6:	f7fb fb15 	bl	8002624 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2202      	movs	r2, #2
 8006ffe:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	681a      	ldr	r2, [r3, #0]
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f022 0201 	bic.w	r2, r2, #1
 8007010:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	689b      	ldr	r3, [r3, #8]
 8007018:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800701c:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	699b      	ldr	r3, [r3, #24]
 8007022:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007026:	d119      	bne.n	800705c <HAL_SPI_Init+0xe0>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	685b      	ldr	r3, [r3, #4]
 800702c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007030:	d103      	bne.n	800703a <HAL_SPI_Init+0xbe>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8007036:	2b00      	cmp	r3, #0
 8007038:	d008      	beq.n	800704c <HAL_SPI_Init+0xd0>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800703e:	2b00      	cmp	r3, #0
 8007040:	d10c      	bne.n	800705c <HAL_SPI_Init+0xe0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8007046:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800704a:	d107      	bne.n	800705c <HAL_SPI_Init+0xe0>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	681a      	ldr	r2, [r3, #0]
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800705a:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	685b      	ldr	r3, [r3, #4]
 8007060:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007064:	2b00      	cmp	r3, #0
 8007066:	d00f      	beq.n	8007088 <HAL_SPI_Init+0x10c>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	68db      	ldr	r3, [r3, #12]
 800706c:	2b06      	cmp	r3, #6
 800706e:	d90b      	bls.n	8007088 <HAL_SPI_Init+0x10c>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	430a      	orrs	r2, r1
 8007084:	601a      	str	r2, [r3, #0]
 8007086:	e007      	b.n	8007098 <HAL_SPI_Init+0x11c>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	681a      	ldr	r2, [r3, #0]
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007096:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	69da      	ldr	r2, [r3, #28]
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070a0:	431a      	orrs	r2, r3
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	431a      	orrs	r2, r3
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070aa:	ea42 0103 	orr.w	r1, r2, r3
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	68da      	ldr	r2, [r3, #12]
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	430a      	orrs	r2, r1
 80070b8:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070c2:	431a      	orrs	r2, r3
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070c8:	431a      	orrs	r2, r3
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	699b      	ldr	r3, [r3, #24]
 80070ce:	431a      	orrs	r2, r3
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	691b      	ldr	r3, [r3, #16]
 80070d4:	431a      	orrs	r2, r3
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	695b      	ldr	r3, [r3, #20]
 80070da:	431a      	orrs	r2, r3
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6a1b      	ldr	r3, [r3, #32]
 80070e0:	431a      	orrs	r2, r3
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	685b      	ldr	r3, [r3, #4]
 80070e6:	431a      	orrs	r2, r3
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070ec:	431a      	orrs	r2, r3
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	689b      	ldr	r3, [r3, #8]
 80070f2:	431a      	orrs	r2, r3
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80070f8:	431a      	orrs	r2, r3
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070fe:	431a      	orrs	r2, r3
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007104:	ea42 0103 	orr.w	r1, r2, r3
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	430a      	orrs	r2, r1
 8007112:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	685b      	ldr	r3, [r3, #4]
 8007118:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800711c:	2b00      	cmp	r3, #0
 800711e:	d00a      	beq.n	8007136 <HAL_SPI_Init+0x1ba>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	68db      	ldr	r3, [r3, #12]
 8007126:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	430a      	orrs	r2, r1
 8007134:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2200      	movs	r2, #0
 800713a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2201      	movs	r2, #1
 8007142:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 8007146:	2300      	movs	r3, #0
}
 8007148:	4618      	mov	r0, r3
 800714a:	3710      	adds	r7, #16
 800714c:	46bd      	mov	sp, r7
 800714e:	bd80      	pop	{r7, pc}
 8007150:	40002000 	.word	0x40002000
 8007154:	40013000 	.word	0x40013000
 8007158:	40003800 	.word	0x40003800

0800715c <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b088      	sub	sp, #32
 8007160:	af02      	add	r7, sp, #8
 8007162:	60f8      	str	r0, [r7, #12]
 8007164:	60b9      	str	r1, [r7, #8]
 8007166:	603b      	str	r3, [r7, #0]
 8007168:	4613      	mov	r3, r2
 800716a:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	3320      	adds	r3, #32
 8007172:	617b      	str	r3, [r7, #20]
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007174:	f7fb ffea 	bl	800314c <HAL_GetTick>
 8007178:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8007180:	b2db      	uxtb	r3, r3
 8007182:	2b01      	cmp	r3, #1
 8007184:	d001      	beq.n	800718a <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8007186:	2302      	movs	r3, #2
 8007188:	e1e5      	b.n	8007556 <HAL_SPI_Transmit+0x3fa>
  }

  if ((pData == NULL) || (Size == 0UL))
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d002      	beq.n	8007196 <HAL_SPI_Transmit+0x3a>
 8007190:	88fb      	ldrh	r3, [r7, #6]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d101      	bne.n	800719a <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8007196:	2301      	movs	r3, #1
 8007198:	e1dd      	b.n	8007556 <HAL_SPI_Transmit+0x3fa>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80071a0:	2b01      	cmp	r3, #1
 80071a2:	d101      	bne.n	80071a8 <HAL_SPI_Transmit+0x4c>
 80071a4:	2302      	movs	r3, #2
 80071a6:	e1d6      	b.n	8007556 <HAL_SPI_Transmit+0x3fa>
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	2201      	movs	r2, #1
 80071ac:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	2203      	movs	r2, #3
 80071b4:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	2200      	movs	r2, #0
 80071bc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	68ba      	ldr	r2, [r7, #8]
 80071c4:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	88fa      	ldrh	r2, [r7, #6]
 80071ca:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	88fa      	ldrh	r2, [r7, #6]
 80071d2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	2200      	movs	r2, #0
 80071da:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = (uint16_t) 0UL;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	2200      	movs	r2, #0
 80071e0:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t) 0UL;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	2200      	movs	r2, #0
 80071e8:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxISR       = NULL;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	2200      	movs	r2, #0
 80071f0:	67da      	str	r2, [r3, #124]	@ 0x7c
  hspi->RxISR       = NULL;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	2200      	movs	r2, #0
 80071f6:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	689b      	ldr	r3, [r3, #8]
 80071fc:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8007200:	d108      	bne.n	8007214 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	681a      	ldr	r2, [r3, #0]
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007210:	601a      	str	r2, [r3, #0]
 8007212:	e009      	b.n	8007228 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	68db      	ldr	r3, [r3, #12]
 800721a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8007226:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	685b      	ldr	r3, [r3, #4]
 800722e:	0c1b      	lsrs	r3, r3, #16
 8007230:	041b      	lsls	r3, r3, #16
 8007232:	88f9      	ldrh	r1, [r7, #6]
 8007234:	68fa      	ldr	r2, [r7, #12]
 8007236:	6812      	ldr	r2, [r2, #0]
 8007238:	430b      	orrs	r3, r1
 800723a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	681a      	ldr	r2, [r3, #0]
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f042 0201 	orr.w	r2, r2, #1
 800724a:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	69db      	ldr	r3, [r3, #28]
 8007252:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007256:	2b00      	cmp	r3, #0
 8007258:	d10c      	bne.n	8007274 <HAL_SPI_Transmit+0x118>
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007262:	d107      	bne.n	8007274 <HAL_SPI_Transmit+0x118>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	681a      	ldr	r2, [r3, #0]
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007272:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	68db      	ldr	r3, [r3, #12]
 8007278:	2b0f      	cmp	r3, #15
 800727a:	d951      	bls.n	8007320 <HAL_SPI_Transmit+0x1c4>
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a8a      	ldr	r2, [pc, #552]	@ (80074ac <HAL_SPI_Transmit+0x350>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d045      	beq.n	8007312 <HAL_SPI_Transmit+0x1b6>
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	4a89      	ldr	r2, [pc, #548]	@ (80074b0 <HAL_SPI_Transmit+0x354>)
 800728c:	4293      	cmp	r3, r2
 800728e:	d147      	bne.n	8007320 <HAL_SPI_Transmit+0x1c4>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8007290:	e03f      	b.n	8007312 <HAL_SPI_Transmit+0x1b6>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	695b      	ldr	r3, [r3, #20]
 8007298:	f003 0302 	and.w	r3, r3, #2
 800729c:	2b02      	cmp	r3, #2
 800729e:	d114      	bne.n	80072ca <HAL_SPI_Transmit+0x16e>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	6812      	ldr	r2, [r2, #0]
 80072aa:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80072b0:	1d1a      	adds	r2, r3, #4
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80072bc:	b29b      	uxth	r3, r3
 80072be:	3b01      	subs	r3, #1
 80072c0:	b29a      	uxth	r2, r3
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80072c8:	e023      	b.n	8007312 <HAL_SPI_Transmit+0x1b6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80072ca:	f7fb ff3f 	bl	800314c <HAL_GetTick>
 80072ce:	4602      	mov	r2, r0
 80072d0:	693b      	ldr	r3, [r7, #16]
 80072d2:	1ad3      	subs	r3, r2, r3
 80072d4:	683a      	ldr	r2, [r7, #0]
 80072d6:	429a      	cmp	r2, r3
 80072d8:	d803      	bhi.n	80072e2 <HAL_SPI_Transmit+0x186>
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80072e0:	d102      	bne.n	80072e8 <HAL_SPI_Transmit+0x18c>
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d114      	bne.n	8007312 <HAL_SPI_Transmit+0x1b6>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80072e8:	68f8      	ldr	r0, [r7, #12]
 80072ea:	f000 f939 	bl	8007560 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80072f4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	2201      	movs	r2, #1
 8007302:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	2200      	movs	r2, #0
 800730a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 800730e:	2303      	movs	r3, #3
 8007310:	e121      	b.n	8007556 <HAL_SPI_Transmit+0x3fa>
    while (hspi->TxXferCount > 0UL)
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007318:	b29b      	uxth	r3, r3
 800731a:	2b00      	cmp	r3, #0
 800731c:	d1b9      	bne.n	8007292 <HAL_SPI_Transmit+0x136>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800731e:	e0f4      	b.n	800750a <HAL_SPI_Transmit+0x3ae>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	68db      	ldr	r3, [r3, #12]
 8007324:	2b07      	cmp	r3, #7
 8007326:	f240 80e9 	bls.w	80074fc <HAL_SPI_Transmit+0x3a0>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800732a:	e05d      	b.n	80073e8 <HAL_SPI_Transmit+0x28c>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	695b      	ldr	r3, [r3, #20]
 8007332:	f003 0302 	and.w	r3, r3, #2
 8007336:	2b02      	cmp	r3, #2
 8007338:	d132      	bne.n	80073a0 <HAL_SPI_Transmit+0x244>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007340:	b29b      	uxth	r3, r3
 8007342:	2b01      	cmp	r3, #1
 8007344:	d918      	bls.n	8007378 <HAL_SPI_Transmit+0x21c>
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800734a:	2b00      	cmp	r3, #0
 800734c:	d014      	beq.n	8007378 <HAL_SPI_Transmit+0x21c>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	6812      	ldr	r2, [r2, #0]
 8007358:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800735e:	1d1a      	adds	r2, r3, #4
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800736a:	b29b      	uxth	r3, r3
 800736c:	3b02      	subs	r3, #2
 800736e:	b29a      	uxth	r2, r3
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007376:	e037      	b.n	80073e8 <HAL_SPI_Transmit+0x28c>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800737c:	881a      	ldrh	r2, [r3, #0]
 800737e:	697b      	ldr	r3, [r7, #20]
 8007380:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007386:	1c9a      	adds	r2, r3, #2
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007392:	b29b      	uxth	r3, r3
 8007394:	3b01      	subs	r3, #1
 8007396:	b29a      	uxth	r2, r3
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800739e:	e023      	b.n	80073e8 <HAL_SPI_Transmit+0x28c>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80073a0:	f7fb fed4 	bl	800314c <HAL_GetTick>
 80073a4:	4602      	mov	r2, r0
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	1ad3      	subs	r3, r2, r3
 80073aa:	683a      	ldr	r2, [r7, #0]
 80073ac:	429a      	cmp	r2, r3
 80073ae:	d803      	bhi.n	80073b8 <HAL_SPI_Transmit+0x25c>
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80073b6:	d102      	bne.n	80073be <HAL_SPI_Transmit+0x262>
 80073b8:	683b      	ldr	r3, [r7, #0]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d114      	bne.n	80073e8 <HAL_SPI_Transmit+0x28c>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80073be:	68f8      	ldr	r0, [r7, #12]
 80073c0:	f000 f8ce 	bl	8007560 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80073ca:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	2201      	movs	r2, #1
 80073d8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	2200      	movs	r2, #0
 80073e0:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80073e4:	2303      	movs	r3, #3
 80073e6:	e0b6      	b.n	8007556 <HAL_SPI_Transmit+0x3fa>
    while (hspi->TxXferCount > 0UL)
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80073ee:	b29b      	uxth	r3, r3
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d19b      	bne.n	800732c <HAL_SPI_Transmit+0x1d0>
 80073f4:	e089      	b.n	800750a <HAL_SPI_Transmit+0x3ae>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	695b      	ldr	r3, [r3, #20]
 80073fc:	f003 0302 	and.w	r3, r3, #2
 8007400:	2b02      	cmp	r3, #2
 8007402:	d157      	bne.n	80074b4 <HAL_SPI_Transmit+0x358>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800740a:	b29b      	uxth	r3, r3
 800740c:	2b03      	cmp	r3, #3
 800740e:	d918      	bls.n	8007442 <HAL_SPI_Transmit+0x2e6>
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007414:	2b40      	cmp	r3, #64	@ 0x40
 8007416:	d914      	bls.n	8007442 <HAL_SPI_Transmit+0x2e6>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	6812      	ldr	r2, [r2, #0]
 8007422:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007428:	1d1a      	adds	r2, r3, #4
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007434:	b29b      	uxth	r3, r3
 8007436:	3b04      	subs	r3, #4
 8007438:	b29a      	uxth	r2, r3
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007440:	e05c      	b.n	80074fc <HAL_SPI_Transmit+0x3a0>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007448:	b29b      	uxth	r3, r3
 800744a:	2b01      	cmp	r3, #1
 800744c:	d917      	bls.n	800747e <HAL_SPI_Transmit+0x322>
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007452:	2b00      	cmp	r3, #0
 8007454:	d013      	beq.n	800747e <HAL_SPI_Transmit+0x322>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800745a:	881a      	ldrh	r2, [r3, #0]
 800745c:	697b      	ldr	r3, [r7, #20]
 800745e:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007464:	1c9a      	adds	r2, r3, #2
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007470:	b29b      	uxth	r3, r3
 8007472:	3b02      	subs	r3, #2
 8007474:	b29a      	uxth	r2, r3
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800747c:	e03e      	b.n	80074fc <HAL_SPI_Transmit+0x3a0>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	3320      	adds	r3, #32
 8007488:	7812      	ldrb	r2, [r2, #0]
 800748a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007490:	1c5a      	adds	r2, r3, #1
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800749c:	b29b      	uxth	r3, r3
 800749e:	3b01      	subs	r3, #1
 80074a0:	b29a      	uxth	r2, r3
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80074a8:	e028      	b.n	80074fc <HAL_SPI_Transmit+0x3a0>
 80074aa:	bf00      	nop
 80074ac:	40013000 	.word	0x40013000
 80074b0:	40003800 	.word	0x40003800
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80074b4:	f7fb fe4a 	bl	800314c <HAL_GetTick>
 80074b8:	4602      	mov	r2, r0
 80074ba:	693b      	ldr	r3, [r7, #16]
 80074bc:	1ad3      	subs	r3, r2, r3
 80074be:	683a      	ldr	r2, [r7, #0]
 80074c0:	429a      	cmp	r2, r3
 80074c2:	d803      	bhi.n	80074cc <HAL_SPI_Transmit+0x370>
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80074ca:	d102      	bne.n	80074d2 <HAL_SPI_Transmit+0x376>
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d114      	bne.n	80074fc <HAL_SPI_Transmit+0x3a0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80074d2:	68f8      	ldr	r0, [r7, #12]
 80074d4:	f000 f844 	bl	8007560 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80074de:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	2201      	movs	r2, #1
 80074ec:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	2200      	movs	r2, #0
 80074f4:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80074f8:	2303      	movs	r3, #3
 80074fa:	e02c      	b.n	8007556 <HAL_SPI_Transmit+0x3fa>
    while (hspi->TxXferCount > 0UL)
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007502:	b29b      	uxth	r3, r3
 8007504:	2b00      	cmp	r3, #0
 8007506:	f47f af76 	bne.w	80073f6 <HAL_SPI_Transmit+0x29a>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800750a:	693b      	ldr	r3, [r7, #16]
 800750c:	9300      	str	r3, [sp, #0]
 800750e:	683b      	ldr	r3, [r7, #0]
 8007510:	2200      	movs	r2, #0
 8007512:	2108      	movs	r1, #8
 8007514:	68f8      	ldr	r0, [r7, #12]
 8007516:	f000 f8c3 	bl	80076a0 <SPI_WaitOnFlagUntilTimeout>
 800751a:	4603      	mov	r3, r0
 800751c:	2b00      	cmp	r3, #0
 800751e:	d007      	beq.n	8007530 <HAL_SPI_Transmit+0x3d4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007526:	f043 0220 	orr.w	r2, r3, #32
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8007530:	68f8      	ldr	r0, [r7, #12]
 8007532:	f000 f815 	bl	8007560 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	2201      	movs	r2, #1
 800753a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	2200      	movs	r2, #0
 8007542:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800754c:	2b00      	cmp	r3, #0
 800754e:	d001      	beq.n	8007554 <HAL_SPI_Transmit+0x3f8>
  {
    return HAL_ERROR;
 8007550:	2301      	movs	r3, #1
 8007552:	e000      	b.n	8007556 <HAL_SPI_Transmit+0x3fa>
  }
  else
  {
    return HAL_OK;
 8007554:	2300      	movs	r3, #0
  }
}
 8007556:	4618      	mov	r0, r3
 8007558:	3718      	adds	r7, #24
 800755a:	46bd      	mov	sp, r7
 800755c:	bd80      	pop	{r7, pc}
 800755e:	bf00      	nop

08007560 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8007560:	b480      	push	{r7}
 8007562:	b085      	sub	sp, #20
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	695b      	ldr	r3, [r3, #20]
 800756e:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	699a      	ldr	r2, [r3, #24]
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f042 0208 	orr.w	r2, r2, #8
 800757e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	699a      	ldr	r2, [r3, #24]
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f042 0210 	orr.w	r2, r2, #16
 800758e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	681a      	ldr	r2, [r3, #0]
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f022 0201 	bic.w	r2, r2, #1
 800759e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	691b      	ldr	r3, [r3, #16]
 80075a6:	687a      	ldr	r2, [r7, #4]
 80075a8:	6812      	ldr	r2, [r2, #0]
 80075aa:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 80075ae:	f023 0303 	bic.w	r3, r3, #3
 80075b2:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	689a      	ldr	r2, [r3, #8]
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80075c2:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80075ca:	b2db      	uxtb	r3, r3
 80075cc:	2b04      	cmp	r3, #4
 80075ce:	d014      	beq.n	80075fa <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	f003 0320 	and.w	r3, r3, #32
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d00f      	beq.n	80075fa <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80075e0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	699a      	ldr	r2, [r3, #24]
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f042 0220 	orr.w	r2, r2, #32
 80075f8:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8007600:	b2db      	uxtb	r3, r3
 8007602:	2b03      	cmp	r3, #3
 8007604:	d014      	beq.n	8007630 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800760c:	2b00      	cmp	r3, #0
 800760e:	d00f      	beq.n	8007630 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007616:	f043 0204 	orr.w	r2, r3, #4
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	699a      	ldr	r2, [r3, #24]
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800762e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007636:	2b00      	cmp	r3, #0
 8007638:	d00f      	beq.n	800765a <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007640:	f043 0201 	orr.w	r2, r3, #1
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	699a      	ldr	r2, [r3, #24]
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007658:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007660:	2b00      	cmp	r3, #0
 8007662:	d00f      	beq.n	8007684 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800766a:	f043 0208 	orr.w	r2, r3, #8
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	699a      	ldr	r2, [r3, #24]
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007682:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2200      	movs	r2, #0
 8007688:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2200      	movs	r2, #0
 8007690:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 8007694:	bf00      	nop
 8007696:	3714      	adds	r7, #20
 8007698:	46bd      	mov	sp, r7
 800769a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769e:	4770      	bx	lr

080076a0 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b084      	sub	sp, #16
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	60f8      	str	r0, [r7, #12]
 80076a8:	60b9      	str	r1, [r7, #8]
 80076aa:	603b      	str	r3, [r7, #0]
 80076ac:	4613      	mov	r3, r2
 80076ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80076b0:	e010      	b.n	80076d4 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80076b2:	f7fb fd4b 	bl	800314c <HAL_GetTick>
 80076b6:	4602      	mov	r2, r0
 80076b8:	69bb      	ldr	r3, [r7, #24]
 80076ba:	1ad3      	subs	r3, r2, r3
 80076bc:	683a      	ldr	r2, [r7, #0]
 80076be:	429a      	cmp	r2, r3
 80076c0:	d803      	bhi.n	80076ca <SPI_WaitOnFlagUntilTimeout+0x2a>
 80076c2:	683b      	ldr	r3, [r7, #0]
 80076c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80076c8:	d102      	bne.n	80076d0 <SPI_WaitOnFlagUntilTimeout+0x30>
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d101      	bne.n	80076d4 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 80076d0:	2303      	movs	r3, #3
 80076d2:	e00f      	b.n	80076f4 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	695a      	ldr	r2, [r3, #20]
 80076da:	68bb      	ldr	r3, [r7, #8]
 80076dc:	4013      	ands	r3, r2
 80076de:	68ba      	ldr	r2, [r7, #8]
 80076e0:	429a      	cmp	r2, r3
 80076e2:	bf0c      	ite	eq
 80076e4:	2301      	moveq	r3, #1
 80076e6:	2300      	movne	r3, #0
 80076e8:	b2db      	uxtb	r3, r3
 80076ea:	461a      	mov	r2, r3
 80076ec:	79fb      	ldrb	r3, [r7, #7]
 80076ee:	429a      	cmp	r2, r3
 80076f0:	d0df      	beq.n	80076b2 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 80076f2:	2300      	movs	r3, #0
}
 80076f4:	4618      	mov	r0, r3
 80076f6:	3710      	adds	r7, #16
 80076f8:	46bd      	mov	sp, r7
 80076fa:	bd80      	pop	{r7, pc}

080076fc <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80076fc:	b480      	push	{r7}
 80076fe:	b085      	sub	sp, #20
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007708:	095b      	lsrs	r3, r3, #5
 800770a:	3301      	adds	r3, #1
 800770c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	68db      	ldr	r3, [r3, #12]
 8007712:	3301      	adds	r3, #1
 8007714:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8007716:	68bb      	ldr	r3, [r7, #8]
 8007718:	3307      	adds	r3, #7
 800771a:	08db      	lsrs	r3, r3, #3
 800771c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800771e:	68bb      	ldr	r3, [r7, #8]
 8007720:	68fa      	ldr	r2, [r7, #12]
 8007722:	fb02 f303 	mul.w	r3, r2, r3
}
 8007726:	4618      	mov	r0, r3
 8007728:	3714      	adds	r7, #20
 800772a:	46bd      	mov	sp, r7
 800772c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007730:	4770      	bx	lr

08007732 <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 8007732:	b480      	push	{r7}
 8007734:	b083      	sub	sp, #12
 8007736:	af00      	add	r7, sp, #0
 8007738:	6078      	str	r0, [r7, #4]
 800773a:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8007742:	b2db      	uxtb	r3, r3
 8007744:	2b01      	cmp	r3, #1
 8007746:	d12e      	bne.n	80077a6 <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800774e:	2b01      	cmp	r3, #1
 8007750:	d101      	bne.n	8007756 <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 8007752:	2302      	movs	r3, #2
 8007754:	e028      	b.n	80077a8 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	2201      	movs	r2, #1
 800775a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2202      	movs	r2, #2
 8007762:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	681a      	ldr	r2, [r3, #0]
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f022 0201 	bic.w	r2, r2, #1
 8007774:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	681a      	ldr	r2, [r3, #0]
 800777a:	683b      	ldr	r3, [r7, #0]
 800777c:	685b      	ldr	r3, [r3, #4]
 800777e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8007782:	ea42 0103 	orr.w	r1, r2, r3
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	689a      	ldr	r2, [r3, #8]
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	430a      	orrs	r2, r1
 8007790:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	2201      	movs	r2, #1
 8007796:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2200      	movs	r2, #0
 800779e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80077a2:	2300      	movs	r3, #0
 80077a4:	e000      	b.n	80077a8 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 80077a6:	2301      	movs	r3, #1
  }
}
 80077a8:	4618      	mov	r0, r3
 80077aa:	370c      	adds	r7, #12
 80077ac:	46bd      	mov	sp, r7
 80077ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b2:	4770      	bx	lr

080077b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b082      	sub	sp, #8
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d101      	bne.n	80077c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80077c2:	2301      	movs	r3, #1
 80077c4:	e049      	b.n	800785a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80077cc:	b2db      	uxtb	r3, r3
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d106      	bne.n	80077e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2200      	movs	r2, #0
 80077d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	f7fb f80e 	bl	80027fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2202      	movs	r2, #2
 80077e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681a      	ldr	r2, [r3, #0]
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	3304      	adds	r3, #4
 80077f0:	4619      	mov	r1, r3
 80077f2:	4610      	mov	r0, r2
 80077f4:	f000 fa92 	bl	8007d1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2201      	movs	r2, #1
 80077fc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2201      	movs	r2, #1
 8007804:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2201      	movs	r2, #1
 800780c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2201      	movs	r2, #1
 8007814:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2201      	movs	r2, #1
 800781c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2201      	movs	r2, #1
 8007824:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2201      	movs	r2, #1
 800782c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2201      	movs	r2, #1
 8007834:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2201      	movs	r2, #1
 800783c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2201      	movs	r2, #1
 8007844:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2201      	movs	r2, #1
 800784c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2201      	movs	r2, #1
 8007854:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007858:	2300      	movs	r3, #0
}
 800785a:	4618      	mov	r0, r3
 800785c:	3708      	adds	r7, #8
 800785e:	46bd      	mov	sp, r7
 8007860:	bd80      	pop	{r7, pc}

08007862 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007862:	b580      	push	{r7, lr}
 8007864:	b082      	sub	sp, #8
 8007866:	af00      	add	r7, sp, #0
 8007868:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d101      	bne.n	8007874 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007870:	2301      	movs	r3, #1
 8007872:	e049      	b.n	8007908 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800787a:	b2db      	uxtb	r3, r3
 800787c:	2b00      	cmp	r3, #0
 800787e:	d106      	bne.n	800788e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2200      	movs	r2, #0
 8007884:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007888:	6878      	ldr	r0, [r7, #4]
 800788a:	f000 f841 	bl	8007910 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	2202      	movs	r2, #2
 8007892:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681a      	ldr	r2, [r3, #0]
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	3304      	adds	r3, #4
 800789e:	4619      	mov	r1, r3
 80078a0:	4610      	mov	r0, r2
 80078a2:	f000 fa3b 	bl	8007d1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2201      	movs	r2, #1
 80078aa:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2201      	movs	r2, #1
 80078b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2201      	movs	r2, #1
 80078ba:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2201      	movs	r2, #1
 80078c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	2201      	movs	r2, #1
 80078ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2201      	movs	r2, #1
 80078d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	2201      	movs	r2, #1
 80078da:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2201      	movs	r2, #1
 80078e2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2201      	movs	r2, #1
 80078ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2201      	movs	r2, #1
 80078f2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2201      	movs	r2, #1
 80078fa:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2201      	movs	r2, #1
 8007902:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007906:	2300      	movs	r3, #0
}
 8007908:	4618      	mov	r0, r3
 800790a:	3708      	adds	r7, #8
 800790c:	46bd      	mov	sp, r7
 800790e:	bd80      	pop	{r7, pc}

08007910 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007910:	b480      	push	{r7}
 8007912:	b083      	sub	sp, #12
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007918:	bf00      	nop
 800791a:	370c      	adds	r7, #12
 800791c:	46bd      	mov	sp, r7
 800791e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007922:	4770      	bx	lr

08007924 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007924:	b580      	push	{r7, lr}
 8007926:	b086      	sub	sp, #24
 8007928:	af00      	add	r7, sp, #0
 800792a:	60f8      	str	r0, [r7, #12]
 800792c:	60b9      	str	r1, [r7, #8]
 800792e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007930:	2300      	movs	r3, #0
 8007932:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800793a:	2b01      	cmp	r3, #1
 800793c:	d101      	bne.n	8007942 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800793e:	2302      	movs	r3, #2
 8007940:	e0ff      	b.n	8007b42 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	2201      	movs	r2, #1
 8007946:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2b14      	cmp	r3, #20
 800794e:	f200 80f0 	bhi.w	8007b32 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007952:	a201      	add	r2, pc, #4	@ (adr r2, 8007958 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007958:	080079ad 	.word	0x080079ad
 800795c:	08007b33 	.word	0x08007b33
 8007960:	08007b33 	.word	0x08007b33
 8007964:	08007b33 	.word	0x08007b33
 8007968:	080079ed 	.word	0x080079ed
 800796c:	08007b33 	.word	0x08007b33
 8007970:	08007b33 	.word	0x08007b33
 8007974:	08007b33 	.word	0x08007b33
 8007978:	08007a2f 	.word	0x08007a2f
 800797c:	08007b33 	.word	0x08007b33
 8007980:	08007b33 	.word	0x08007b33
 8007984:	08007b33 	.word	0x08007b33
 8007988:	08007a6f 	.word	0x08007a6f
 800798c:	08007b33 	.word	0x08007b33
 8007990:	08007b33 	.word	0x08007b33
 8007994:	08007b33 	.word	0x08007b33
 8007998:	08007ab1 	.word	0x08007ab1
 800799c:	08007b33 	.word	0x08007b33
 80079a0:	08007b33 	.word	0x08007b33
 80079a4:	08007b33 	.word	0x08007b33
 80079a8:	08007af1 	.word	0x08007af1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	68b9      	ldr	r1, [r7, #8]
 80079b2:	4618      	mov	r0, r3
 80079b4:	f000 fa3a 	bl	8007e2c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	699a      	ldr	r2, [r3, #24]
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	f042 0208 	orr.w	r2, r2, #8
 80079c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	699a      	ldr	r2, [r3, #24]
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	f022 0204 	bic.w	r2, r2, #4
 80079d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	6999      	ldr	r1, [r3, #24]
 80079de:	68bb      	ldr	r3, [r7, #8]
 80079e0:	691a      	ldr	r2, [r3, #16]
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	430a      	orrs	r2, r1
 80079e8:	619a      	str	r2, [r3, #24]
      break;
 80079ea:	e0a5      	b.n	8007b38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	68b9      	ldr	r1, [r7, #8]
 80079f2:	4618      	mov	r0, r3
 80079f4:	f000 faa0 	bl	8007f38 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	699a      	ldr	r2, [r3, #24]
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007a06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	699a      	ldr	r2, [r3, #24]
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007a16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	6999      	ldr	r1, [r3, #24]
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	691b      	ldr	r3, [r3, #16]
 8007a22:	021a      	lsls	r2, r3, #8
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	430a      	orrs	r2, r1
 8007a2a:	619a      	str	r2, [r3, #24]
      break;
 8007a2c:	e084      	b.n	8007b38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	68b9      	ldr	r1, [r7, #8]
 8007a34:	4618      	mov	r0, r3
 8007a36:	f000 faff 	bl	8008038 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	69da      	ldr	r2, [r3, #28]
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f042 0208 	orr.w	r2, r2, #8
 8007a48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	69da      	ldr	r2, [r3, #28]
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	f022 0204 	bic.w	r2, r2, #4
 8007a58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	69d9      	ldr	r1, [r3, #28]
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	691a      	ldr	r2, [r3, #16]
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	430a      	orrs	r2, r1
 8007a6a:	61da      	str	r2, [r3, #28]
      break;
 8007a6c:	e064      	b.n	8007b38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	68b9      	ldr	r1, [r7, #8]
 8007a74:	4618      	mov	r0, r3
 8007a76:	f000 fb5d 	bl	8008134 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	69da      	ldr	r2, [r3, #28]
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007a88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	69da      	ldr	r2, [r3, #28]
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007a98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	69d9      	ldr	r1, [r3, #28]
 8007aa0:	68bb      	ldr	r3, [r7, #8]
 8007aa2:	691b      	ldr	r3, [r3, #16]
 8007aa4:	021a      	lsls	r2, r3, #8
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	430a      	orrs	r2, r1
 8007aac:	61da      	str	r2, [r3, #28]
      break;
 8007aae:	e043      	b.n	8007b38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	68b9      	ldr	r1, [r7, #8]
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	f000 fbbc 	bl	8008234 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f042 0208 	orr.w	r2, r2, #8
 8007aca:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f022 0204 	bic.w	r2, r2, #4
 8007ada:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8007ae2:	68bb      	ldr	r3, [r7, #8]
 8007ae4:	691a      	ldr	r2, [r3, #16]
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	430a      	orrs	r2, r1
 8007aec:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8007aee:	e023      	b.n	8007b38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	68b9      	ldr	r1, [r7, #8]
 8007af6:	4618      	mov	r0, r3
 8007af8:	f000 fbfa 	bl	80082f0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007b0a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007b1a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8007b22:	68bb      	ldr	r3, [r7, #8]
 8007b24:	691b      	ldr	r3, [r3, #16]
 8007b26:	021a      	lsls	r2, r3, #8
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	430a      	orrs	r2, r1
 8007b2e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8007b30:	e002      	b.n	8007b38 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007b32:	2301      	movs	r3, #1
 8007b34:	75fb      	strb	r3, [r7, #23]
      break;
 8007b36:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007b40:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b42:	4618      	mov	r0, r3
 8007b44:	3718      	adds	r7, #24
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd80      	pop	{r7, pc}
 8007b4a:	bf00      	nop

08007b4c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b084      	sub	sp, #16
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
 8007b54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007b56:	2300      	movs	r3, #0
 8007b58:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007b60:	2b01      	cmp	r3, #1
 8007b62:	d101      	bne.n	8007b68 <HAL_TIM_ConfigClockSource+0x1c>
 8007b64:	2302      	movs	r3, #2
 8007b66:	e0ce      	b.n	8007d06 <HAL_TIM_ConfigClockSource+0x1ba>
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2201      	movs	r2, #1
 8007b6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2202      	movs	r2, #2
 8007b74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	689b      	ldr	r3, [r3, #8]
 8007b7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007b80:	68bb      	ldr	r3, [r7, #8]
 8007b82:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8007b86:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007b8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007b8c:	68bb      	ldr	r3, [r7, #8]
 8007b8e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007b92:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	68ba      	ldr	r2, [r7, #8]
 8007b9a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	4a5b      	ldr	r2, [pc, #364]	@ (8007d10 <HAL_TIM_ConfigClockSource+0x1c4>)
 8007ba2:	4293      	cmp	r3, r2
 8007ba4:	f000 8099 	beq.w	8007cda <HAL_TIM_ConfigClockSource+0x18e>
 8007ba8:	4a59      	ldr	r2, [pc, #356]	@ (8007d10 <HAL_TIM_ConfigClockSource+0x1c4>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	f200 809e 	bhi.w	8007cec <HAL_TIM_ConfigClockSource+0x1a0>
 8007bb0:	4a58      	ldr	r2, [pc, #352]	@ (8007d14 <HAL_TIM_ConfigClockSource+0x1c8>)
 8007bb2:	4293      	cmp	r3, r2
 8007bb4:	f000 8091 	beq.w	8007cda <HAL_TIM_ConfigClockSource+0x18e>
 8007bb8:	4a56      	ldr	r2, [pc, #344]	@ (8007d14 <HAL_TIM_ConfigClockSource+0x1c8>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	f200 8096 	bhi.w	8007cec <HAL_TIM_ConfigClockSource+0x1a0>
 8007bc0:	4a55      	ldr	r2, [pc, #340]	@ (8007d18 <HAL_TIM_ConfigClockSource+0x1cc>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	f000 8089 	beq.w	8007cda <HAL_TIM_ConfigClockSource+0x18e>
 8007bc8:	4a53      	ldr	r2, [pc, #332]	@ (8007d18 <HAL_TIM_ConfigClockSource+0x1cc>)
 8007bca:	4293      	cmp	r3, r2
 8007bcc:	f200 808e 	bhi.w	8007cec <HAL_TIM_ConfigClockSource+0x1a0>
 8007bd0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007bd4:	d03e      	beq.n	8007c54 <HAL_TIM_ConfigClockSource+0x108>
 8007bd6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007bda:	f200 8087 	bhi.w	8007cec <HAL_TIM_ConfigClockSource+0x1a0>
 8007bde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007be2:	f000 8086 	beq.w	8007cf2 <HAL_TIM_ConfigClockSource+0x1a6>
 8007be6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007bea:	d87f      	bhi.n	8007cec <HAL_TIM_ConfigClockSource+0x1a0>
 8007bec:	2b70      	cmp	r3, #112	@ 0x70
 8007bee:	d01a      	beq.n	8007c26 <HAL_TIM_ConfigClockSource+0xda>
 8007bf0:	2b70      	cmp	r3, #112	@ 0x70
 8007bf2:	d87b      	bhi.n	8007cec <HAL_TIM_ConfigClockSource+0x1a0>
 8007bf4:	2b60      	cmp	r3, #96	@ 0x60
 8007bf6:	d050      	beq.n	8007c9a <HAL_TIM_ConfigClockSource+0x14e>
 8007bf8:	2b60      	cmp	r3, #96	@ 0x60
 8007bfa:	d877      	bhi.n	8007cec <HAL_TIM_ConfigClockSource+0x1a0>
 8007bfc:	2b50      	cmp	r3, #80	@ 0x50
 8007bfe:	d03c      	beq.n	8007c7a <HAL_TIM_ConfigClockSource+0x12e>
 8007c00:	2b50      	cmp	r3, #80	@ 0x50
 8007c02:	d873      	bhi.n	8007cec <HAL_TIM_ConfigClockSource+0x1a0>
 8007c04:	2b40      	cmp	r3, #64	@ 0x40
 8007c06:	d058      	beq.n	8007cba <HAL_TIM_ConfigClockSource+0x16e>
 8007c08:	2b40      	cmp	r3, #64	@ 0x40
 8007c0a:	d86f      	bhi.n	8007cec <HAL_TIM_ConfigClockSource+0x1a0>
 8007c0c:	2b30      	cmp	r3, #48	@ 0x30
 8007c0e:	d064      	beq.n	8007cda <HAL_TIM_ConfigClockSource+0x18e>
 8007c10:	2b30      	cmp	r3, #48	@ 0x30
 8007c12:	d86b      	bhi.n	8007cec <HAL_TIM_ConfigClockSource+0x1a0>
 8007c14:	2b20      	cmp	r3, #32
 8007c16:	d060      	beq.n	8007cda <HAL_TIM_ConfigClockSource+0x18e>
 8007c18:	2b20      	cmp	r3, #32
 8007c1a:	d867      	bhi.n	8007cec <HAL_TIM_ConfigClockSource+0x1a0>
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d05c      	beq.n	8007cda <HAL_TIM_ConfigClockSource+0x18e>
 8007c20:	2b10      	cmp	r3, #16
 8007c22:	d05a      	beq.n	8007cda <HAL_TIM_ConfigClockSource+0x18e>
 8007c24:	e062      	b.n	8007cec <HAL_TIM_ConfigClockSource+0x1a0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007c36:	f000 fc37 	bl	80084a8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	689b      	ldr	r3, [r3, #8]
 8007c40:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007c42:	68bb      	ldr	r3, [r7, #8]
 8007c44:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007c48:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	68ba      	ldr	r2, [r7, #8]
 8007c50:	609a      	str	r2, [r3, #8]
      break;
 8007c52:	e04f      	b.n	8007cf4 <HAL_TIM_ConfigClockSource+0x1a8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007c5c:	683b      	ldr	r3, [r7, #0]
 8007c5e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007c64:	f000 fc20 	bl	80084a8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	689a      	ldr	r2, [r3, #8]
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007c76:	609a      	str	r2, [r3, #8]
      break;
 8007c78:	e03c      	b.n	8007cf4 <HAL_TIM_ConfigClockSource+0x1a8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c86:	461a      	mov	r2, r3
 8007c88:	f000 fb92 	bl	80083b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	2150      	movs	r1, #80	@ 0x50
 8007c92:	4618      	mov	r0, r3
 8007c94:	f000 fbeb 	bl	800846e <TIM_ITRx_SetConfig>
      break;
 8007c98:	e02c      	b.n	8007cf4 <HAL_TIM_ConfigClockSource+0x1a8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007ca6:	461a      	mov	r2, r3
 8007ca8:	f000 fbb1 	bl	800840e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	2160      	movs	r1, #96	@ 0x60
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	f000 fbdb 	bl	800846e <TIM_ITRx_SetConfig>
      break;
 8007cb8:	e01c      	b.n	8007cf4 <HAL_TIM_ConfigClockSource+0x1a8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007cbe:	683b      	ldr	r3, [r7, #0]
 8007cc0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007cc2:	683b      	ldr	r3, [r7, #0]
 8007cc4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007cc6:	461a      	mov	r2, r3
 8007cc8:	f000 fb72 	bl	80083b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	2140      	movs	r1, #64	@ 0x40
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	f000 fbcb 	bl	800846e <TIM_ITRx_SetConfig>
      break;
 8007cd8:	e00c      	b.n	8007cf4 <HAL_TIM_ConfigClockSource+0x1a8>
#endif /* TIM12 */
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681a      	ldr	r2, [r3, #0]
 8007cde:	683b      	ldr	r3, [r7, #0]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	4619      	mov	r1, r3
 8007ce4:	4610      	mov	r0, r2
 8007ce6:	f000 fbc2 	bl	800846e <TIM_ITRx_SetConfig>
      break;
 8007cea:	e003      	b.n	8007cf4 <HAL_TIM_ConfigClockSource+0x1a8>
    }

    default:
      status = HAL_ERROR;
 8007cec:	2301      	movs	r3, #1
 8007cee:	73fb      	strb	r3, [r7, #15]
      break;
 8007cf0:	e000      	b.n	8007cf4 <HAL_TIM_ConfigClockSource+0x1a8>
      break;
 8007cf2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2201      	movs	r2, #1
 8007cf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2200      	movs	r2, #0
 8007d00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007d04:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d06:	4618      	mov	r0, r3
 8007d08:	3710      	adds	r7, #16
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	bd80      	pop	{r7, pc}
 8007d0e:	bf00      	nop
 8007d10:	00100040 	.word	0x00100040
 8007d14:	00100030 	.word	0x00100030
 8007d18:	00100020 	.word	0x00100020

08007d1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007d1c:	b480      	push	{r7}
 8007d1e:	b085      	sub	sp, #20
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	6078      	str	r0, [r7, #4]
 8007d24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	4a39      	ldr	r2, [pc, #228]	@ (8007e14 <TIM_Base_SetConfig+0xf8>)
 8007d30:	4293      	cmp	r3, r2
 8007d32:	d00b      	beq.n	8007d4c <TIM_Base_SetConfig+0x30>
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d3a:	d007      	beq.n	8007d4c <TIM_Base_SetConfig+0x30>
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	4a36      	ldr	r2, [pc, #216]	@ (8007e18 <TIM_Base_SetConfig+0xfc>)
 8007d40:	4293      	cmp	r3, r2
 8007d42:	d003      	beq.n	8007d4c <TIM_Base_SetConfig+0x30>
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	4a35      	ldr	r2, [pc, #212]	@ (8007e1c <TIM_Base_SetConfig+0x100>)
 8007d48:	4293      	cmp	r3, r2
 8007d4a:	d108      	bne.n	8007d5e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	685b      	ldr	r3, [r3, #4]
 8007d58:	68fa      	ldr	r2, [r7, #12]
 8007d5a:	4313      	orrs	r3, r2
 8007d5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	4a2c      	ldr	r2, [pc, #176]	@ (8007e14 <TIM_Base_SetConfig+0xf8>)
 8007d62:	4293      	cmp	r3, r2
 8007d64:	d017      	beq.n	8007d96 <TIM_Base_SetConfig+0x7a>
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d6c:	d013      	beq.n	8007d96 <TIM_Base_SetConfig+0x7a>
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	4a29      	ldr	r2, [pc, #164]	@ (8007e18 <TIM_Base_SetConfig+0xfc>)
 8007d72:	4293      	cmp	r3, r2
 8007d74:	d00f      	beq.n	8007d96 <TIM_Base_SetConfig+0x7a>
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	4a28      	ldr	r2, [pc, #160]	@ (8007e1c <TIM_Base_SetConfig+0x100>)
 8007d7a:	4293      	cmp	r3, r2
 8007d7c:	d00b      	beq.n	8007d96 <TIM_Base_SetConfig+0x7a>
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	4a27      	ldr	r2, [pc, #156]	@ (8007e20 <TIM_Base_SetConfig+0x104>)
 8007d82:	4293      	cmp	r3, r2
 8007d84:	d007      	beq.n	8007d96 <TIM_Base_SetConfig+0x7a>
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	4a26      	ldr	r2, [pc, #152]	@ (8007e24 <TIM_Base_SetConfig+0x108>)
 8007d8a:	4293      	cmp	r3, r2
 8007d8c:	d003      	beq.n	8007d96 <TIM_Base_SetConfig+0x7a>
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	4a25      	ldr	r2, [pc, #148]	@ (8007e28 <TIM_Base_SetConfig+0x10c>)
 8007d92:	4293      	cmp	r3, r2
 8007d94:	d108      	bne.n	8007da8 <TIM_Base_SetConfig+0x8c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007d9e:	683b      	ldr	r3, [r7, #0]
 8007da0:	68db      	ldr	r3, [r3, #12]
 8007da2:	68fa      	ldr	r2, [r7, #12]
 8007da4:	4313      	orrs	r3, r2
 8007da6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007dae:	683b      	ldr	r3, [r7, #0]
 8007db0:	695b      	ldr	r3, [r3, #20]
 8007db2:	4313      	orrs	r3, r2
 8007db4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007db6:	683b      	ldr	r3, [r7, #0]
 8007db8:	689a      	ldr	r2, [r3, #8]
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	681a      	ldr	r2, [r3, #0]
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	4a12      	ldr	r2, [pc, #72]	@ (8007e14 <TIM_Base_SetConfig+0xf8>)
 8007dca:	4293      	cmp	r3, r2
 8007dcc:	d00b      	beq.n	8007de6 <TIM_Base_SetConfig+0xca>
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	4a13      	ldr	r2, [pc, #76]	@ (8007e20 <TIM_Base_SetConfig+0x104>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d007      	beq.n	8007de6 <TIM_Base_SetConfig+0xca>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	4a12      	ldr	r2, [pc, #72]	@ (8007e24 <TIM_Base_SetConfig+0x108>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d003      	beq.n	8007de6 <TIM_Base_SetConfig+0xca>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	4a11      	ldr	r2, [pc, #68]	@ (8007e28 <TIM_Base_SetConfig+0x10c>)
 8007de2:	4293      	cmp	r3, r2
 8007de4:	d103      	bne.n	8007dee <TIM_Base_SetConfig+0xd2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	691a      	ldr	r2, [r3, #16]
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	f043 0204 	orr.w	r2, r3, #4
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2201      	movs	r2, #1
 8007dfe:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	68fa      	ldr	r2, [r7, #12]
 8007e04:	601a      	str	r2, [r3, #0]
}
 8007e06:	bf00      	nop
 8007e08:	3714      	adds	r7, #20
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e10:	4770      	bx	lr
 8007e12:	bf00      	nop
 8007e14:	40012c00 	.word	0x40012c00
 8007e18:	40000400 	.word	0x40000400
 8007e1c:	40000800 	.word	0x40000800
 8007e20:	40014000 	.word	0x40014000
 8007e24:	40014400 	.word	0x40014400
 8007e28:	40014800 	.word	0x40014800

08007e2c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	b087      	sub	sp, #28
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
 8007e34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	6a1b      	ldr	r3, [r3, #32]
 8007e3a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6a1b      	ldr	r3, [r3, #32]
 8007e40:	f023 0201 	bic.w	r2, r3, #1
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	685b      	ldr	r3, [r3, #4]
 8007e4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	699b      	ldr	r3, [r3, #24]
 8007e52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007e5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	f023 0303 	bic.w	r3, r3, #3
 8007e66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007e68:	683b      	ldr	r3, [r7, #0]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	68fa      	ldr	r2, [r7, #12]
 8007e6e:	4313      	orrs	r3, r2
 8007e70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007e72:	697b      	ldr	r3, [r7, #20]
 8007e74:	f023 0302 	bic.w	r3, r3, #2
 8007e78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	689b      	ldr	r3, [r3, #8]
 8007e7e:	697a      	ldr	r2, [r7, #20]
 8007e80:	4313      	orrs	r3, r2
 8007e82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	4a28      	ldr	r2, [pc, #160]	@ (8007f28 <TIM_OC1_SetConfig+0xfc>)
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	d00b      	beq.n	8007ea4 <TIM_OC1_SetConfig+0x78>
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	4a27      	ldr	r2, [pc, #156]	@ (8007f2c <TIM_OC1_SetConfig+0x100>)
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d007      	beq.n	8007ea4 <TIM_OC1_SetConfig+0x78>
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	4a26      	ldr	r2, [pc, #152]	@ (8007f30 <TIM_OC1_SetConfig+0x104>)
 8007e98:	4293      	cmp	r3, r2
 8007e9a:	d003      	beq.n	8007ea4 <TIM_OC1_SetConfig+0x78>
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	4a25      	ldr	r2, [pc, #148]	@ (8007f34 <TIM_OC1_SetConfig+0x108>)
 8007ea0:	4293      	cmp	r3, r2
 8007ea2:	d10c      	bne.n	8007ebe <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007ea4:	697b      	ldr	r3, [r7, #20]
 8007ea6:	f023 0308 	bic.w	r3, r3, #8
 8007eaa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007eac:	683b      	ldr	r3, [r7, #0]
 8007eae:	68db      	ldr	r3, [r3, #12]
 8007eb0:	697a      	ldr	r2, [r7, #20]
 8007eb2:	4313      	orrs	r3, r2
 8007eb4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007eb6:	697b      	ldr	r3, [r7, #20]
 8007eb8:	f023 0304 	bic.w	r3, r3, #4
 8007ebc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	4a19      	ldr	r2, [pc, #100]	@ (8007f28 <TIM_OC1_SetConfig+0xfc>)
 8007ec2:	4293      	cmp	r3, r2
 8007ec4:	d00b      	beq.n	8007ede <TIM_OC1_SetConfig+0xb2>
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	4a18      	ldr	r2, [pc, #96]	@ (8007f2c <TIM_OC1_SetConfig+0x100>)
 8007eca:	4293      	cmp	r3, r2
 8007ecc:	d007      	beq.n	8007ede <TIM_OC1_SetConfig+0xb2>
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	4a17      	ldr	r2, [pc, #92]	@ (8007f30 <TIM_OC1_SetConfig+0x104>)
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	d003      	beq.n	8007ede <TIM_OC1_SetConfig+0xb2>
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	4a16      	ldr	r2, [pc, #88]	@ (8007f34 <TIM_OC1_SetConfig+0x108>)
 8007eda:	4293      	cmp	r3, r2
 8007edc:	d111      	bne.n	8007f02 <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007ede:	693b      	ldr	r3, [r7, #16]
 8007ee0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ee4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007ee6:	693b      	ldr	r3, [r7, #16]
 8007ee8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007eec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007eee:	683b      	ldr	r3, [r7, #0]
 8007ef0:	695b      	ldr	r3, [r3, #20]
 8007ef2:	693a      	ldr	r2, [r7, #16]
 8007ef4:	4313      	orrs	r3, r2
 8007ef6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	699b      	ldr	r3, [r3, #24]
 8007efc:	693a      	ldr	r2, [r7, #16]
 8007efe:	4313      	orrs	r3, r2
 8007f00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	693a      	ldr	r2, [r7, #16]
 8007f06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	68fa      	ldr	r2, [r7, #12]
 8007f0c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007f0e:	683b      	ldr	r3, [r7, #0]
 8007f10:	685a      	ldr	r2, [r3, #4]
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	697a      	ldr	r2, [r7, #20]
 8007f1a:	621a      	str	r2, [r3, #32]
}
 8007f1c:	bf00      	nop
 8007f1e:	371c      	adds	r7, #28
 8007f20:	46bd      	mov	sp, r7
 8007f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f26:	4770      	bx	lr
 8007f28:	40012c00 	.word	0x40012c00
 8007f2c:	40014000 	.word	0x40014000
 8007f30:	40014400 	.word	0x40014400
 8007f34:	40014800 	.word	0x40014800

08007f38 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007f38:	b480      	push	{r7}
 8007f3a:	b087      	sub	sp, #28
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
 8007f40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	6a1b      	ldr	r3, [r3, #32]
 8007f46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	6a1b      	ldr	r3, [r3, #32]
 8007f4c:	f023 0210 	bic.w	r2, r3, #16
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	685b      	ldr	r3, [r3, #4]
 8007f58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	699b      	ldr	r3, [r3, #24]
 8007f5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007f66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007f6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007f72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	021b      	lsls	r3, r3, #8
 8007f7a:	68fa      	ldr	r2, [r7, #12]
 8007f7c:	4313      	orrs	r3, r2
 8007f7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007f80:	697b      	ldr	r3, [r7, #20]
 8007f82:	f023 0320 	bic.w	r3, r3, #32
 8007f86:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	689b      	ldr	r3, [r3, #8]
 8007f8c:	011b      	lsls	r3, r3, #4
 8007f8e:	697a      	ldr	r2, [r7, #20]
 8007f90:	4313      	orrs	r3, r2
 8007f92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	4a24      	ldr	r2, [pc, #144]	@ (8008028 <TIM_OC2_SetConfig+0xf0>)
 8007f98:	4293      	cmp	r3, r2
 8007f9a:	d10d      	bne.n	8007fb8 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007f9c:	697b      	ldr	r3, [r7, #20]
 8007f9e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007fa2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007fa4:	683b      	ldr	r3, [r7, #0]
 8007fa6:	68db      	ldr	r3, [r3, #12]
 8007fa8:	011b      	lsls	r3, r3, #4
 8007faa:	697a      	ldr	r2, [r7, #20]
 8007fac:	4313      	orrs	r3, r2
 8007fae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007fb0:	697b      	ldr	r3, [r7, #20]
 8007fb2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007fb6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	4a1b      	ldr	r2, [pc, #108]	@ (8008028 <TIM_OC2_SetConfig+0xf0>)
 8007fbc:	4293      	cmp	r3, r2
 8007fbe:	d00b      	beq.n	8007fd8 <TIM_OC2_SetConfig+0xa0>
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	4a1a      	ldr	r2, [pc, #104]	@ (800802c <TIM_OC2_SetConfig+0xf4>)
 8007fc4:	4293      	cmp	r3, r2
 8007fc6:	d007      	beq.n	8007fd8 <TIM_OC2_SetConfig+0xa0>
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	4a19      	ldr	r2, [pc, #100]	@ (8008030 <TIM_OC2_SetConfig+0xf8>)
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	d003      	beq.n	8007fd8 <TIM_OC2_SetConfig+0xa0>
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	4a18      	ldr	r2, [pc, #96]	@ (8008034 <TIM_OC2_SetConfig+0xfc>)
 8007fd4:	4293      	cmp	r3, r2
 8007fd6:	d113      	bne.n	8008000 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007fd8:	693b      	ldr	r3, [r7, #16]
 8007fda:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007fde:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007fe0:	693b      	ldr	r3, [r7, #16]
 8007fe2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007fe6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	695b      	ldr	r3, [r3, #20]
 8007fec:	009b      	lsls	r3, r3, #2
 8007fee:	693a      	ldr	r2, [r7, #16]
 8007ff0:	4313      	orrs	r3, r2
 8007ff2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007ff4:	683b      	ldr	r3, [r7, #0]
 8007ff6:	699b      	ldr	r3, [r3, #24]
 8007ff8:	009b      	lsls	r3, r3, #2
 8007ffa:	693a      	ldr	r2, [r7, #16]
 8007ffc:	4313      	orrs	r3, r2
 8007ffe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	693a      	ldr	r2, [r7, #16]
 8008004:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	68fa      	ldr	r2, [r7, #12]
 800800a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	685a      	ldr	r2, [r3, #4]
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	697a      	ldr	r2, [r7, #20]
 8008018:	621a      	str	r2, [r3, #32]
}
 800801a:	bf00      	nop
 800801c:	371c      	adds	r7, #28
 800801e:	46bd      	mov	sp, r7
 8008020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008024:	4770      	bx	lr
 8008026:	bf00      	nop
 8008028:	40012c00 	.word	0x40012c00
 800802c:	40014000 	.word	0x40014000
 8008030:	40014400 	.word	0x40014400
 8008034:	40014800 	.word	0x40014800

08008038 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008038:	b480      	push	{r7}
 800803a:	b087      	sub	sp, #28
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
 8008040:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	6a1b      	ldr	r3, [r3, #32]
 8008046:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6a1b      	ldr	r3, [r3, #32]
 800804c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	685b      	ldr	r3, [r3, #4]
 8008058:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	69db      	ldr	r3, [r3, #28]
 800805e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008066:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800806a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	f023 0303 	bic.w	r3, r3, #3
 8008072:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008074:	683b      	ldr	r3, [r7, #0]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	68fa      	ldr	r2, [r7, #12]
 800807a:	4313      	orrs	r3, r2
 800807c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800807e:	697b      	ldr	r3, [r7, #20]
 8008080:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008084:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008086:	683b      	ldr	r3, [r7, #0]
 8008088:	689b      	ldr	r3, [r3, #8]
 800808a:	021b      	lsls	r3, r3, #8
 800808c:	697a      	ldr	r2, [r7, #20]
 800808e:	4313      	orrs	r3, r2
 8008090:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	4a23      	ldr	r2, [pc, #140]	@ (8008124 <TIM_OC3_SetConfig+0xec>)
 8008096:	4293      	cmp	r3, r2
 8008098:	d10d      	bne.n	80080b6 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800809a:	697b      	ldr	r3, [r7, #20]
 800809c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80080a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	68db      	ldr	r3, [r3, #12]
 80080a6:	021b      	lsls	r3, r3, #8
 80080a8:	697a      	ldr	r2, [r7, #20]
 80080aa:	4313      	orrs	r3, r2
 80080ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80080ae:	697b      	ldr	r3, [r7, #20]
 80080b0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80080b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	4a1a      	ldr	r2, [pc, #104]	@ (8008124 <TIM_OC3_SetConfig+0xec>)
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d00b      	beq.n	80080d6 <TIM_OC3_SetConfig+0x9e>
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	4a19      	ldr	r2, [pc, #100]	@ (8008128 <TIM_OC3_SetConfig+0xf0>)
 80080c2:	4293      	cmp	r3, r2
 80080c4:	d007      	beq.n	80080d6 <TIM_OC3_SetConfig+0x9e>
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	4a18      	ldr	r2, [pc, #96]	@ (800812c <TIM_OC3_SetConfig+0xf4>)
 80080ca:	4293      	cmp	r3, r2
 80080cc:	d003      	beq.n	80080d6 <TIM_OC3_SetConfig+0x9e>
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	4a17      	ldr	r2, [pc, #92]	@ (8008130 <TIM_OC3_SetConfig+0xf8>)
 80080d2:	4293      	cmp	r3, r2
 80080d4:	d113      	bne.n	80080fe <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80080d6:	693b      	ldr	r3, [r7, #16]
 80080d8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80080dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80080de:	693b      	ldr	r3, [r7, #16]
 80080e0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80080e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80080e6:	683b      	ldr	r3, [r7, #0]
 80080e8:	695b      	ldr	r3, [r3, #20]
 80080ea:	011b      	lsls	r3, r3, #4
 80080ec:	693a      	ldr	r2, [r7, #16]
 80080ee:	4313      	orrs	r3, r2
 80080f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	699b      	ldr	r3, [r3, #24]
 80080f6:	011b      	lsls	r3, r3, #4
 80080f8:	693a      	ldr	r2, [r7, #16]
 80080fa:	4313      	orrs	r3, r2
 80080fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	693a      	ldr	r2, [r7, #16]
 8008102:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	68fa      	ldr	r2, [r7, #12]
 8008108:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800810a:	683b      	ldr	r3, [r7, #0]
 800810c:	685a      	ldr	r2, [r3, #4]
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	697a      	ldr	r2, [r7, #20]
 8008116:	621a      	str	r2, [r3, #32]
}
 8008118:	bf00      	nop
 800811a:	371c      	adds	r7, #28
 800811c:	46bd      	mov	sp, r7
 800811e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008122:	4770      	bx	lr
 8008124:	40012c00 	.word	0x40012c00
 8008128:	40014000 	.word	0x40014000
 800812c:	40014400 	.word	0x40014400
 8008130:	40014800 	.word	0x40014800

08008134 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008134:	b480      	push	{r7}
 8008136:	b087      	sub	sp, #28
 8008138:	af00      	add	r7, sp, #0
 800813a:	6078      	str	r0, [r7, #4]
 800813c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	6a1b      	ldr	r3, [r3, #32]
 8008142:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	6a1b      	ldr	r3, [r3, #32]
 8008148:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	685b      	ldr	r3, [r3, #4]
 8008154:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	69db      	ldr	r3, [r3, #28]
 800815a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008162:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008166:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800816e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	021b      	lsls	r3, r3, #8
 8008176:	68fa      	ldr	r2, [r7, #12]
 8008178:	4313      	orrs	r3, r2
 800817a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800817c:	697b      	ldr	r3, [r7, #20]
 800817e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008182:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008184:	683b      	ldr	r3, [r7, #0]
 8008186:	689b      	ldr	r3, [r3, #8]
 8008188:	031b      	lsls	r3, r3, #12
 800818a:	697a      	ldr	r2, [r7, #20]
 800818c:	4313      	orrs	r3, r2
 800818e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	4a24      	ldr	r2, [pc, #144]	@ (8008224 <TIM_OC4_SetConfig+0xf0>)
 8008194:	4293      	cmp	r3, r2
 8008196:	d10d      	bne.n	80081b4 <TIM_OC4_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8008198:	697b      	ldr	r3, [r7, #20]
 800819a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800819e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80081a0:	683b      	ldr	r3, [r7, #0]
 80081a2:	68db      	ldr	r3, [r3, #12]
 80081a4:	031b      	lsls	r3, r3, #12
 80081a6:	697a      	ldr	r2, [r7, #20]
 80081a8:	4313      	orrs	r3, r2
 80081aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80081ac:	697b      	ldr	r3, [r7, #20]
 80081ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80081b2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	4a1b      	ldr	r2, [pc, #108]	@ (8008224 <TIM_OC4_SetConfig+0xf0>)
 80081b8:	4293      	cmp	r3, r2
 80081ba:	d00b      	beq.n	80081d4 <TIM_OC4_SetConfig+0xa0>
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	4a1a      	ldr	r2, [pc, #104]	@ (8008228 <TIM_OC4_SetConfig+0xf4>)
 80081c0:	4293      	cmp	r3, r2
 80081c2:	d007      	beq.n	80081d4 <TIM_OC4_SetConfig+0xa0>
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	4a19      	ldr	r2, [pc, #100]	@ (800822c <TIM_OC4_SetConfig+0xf8>)
 80081c8:	4293      	cmp	r3, r2
 80081ca:	d003      	beq.n	80081d4 <TIM_OC4_SetConfig+0xa0>
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	4a18      	ldr	r2, [pc, #96]	@ (8008230 <TIM_OC4_SetConfig+0xfc>)
 80081d0:	4293      	cmp	r3, r2
 80081d2:	d113      	bne.n	80081fc <TIM_OC4_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80081d4:	693b      	ldr	r3, [r7, #16]
 80081d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80081da:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80081dc:	693b      	ldr	r3, [r7, #16]
 80081de:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80081e2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80081e4:	683b      	ldr	r3, [r7, #0]
 80081e6:	695b      	ldr	r3, [r3, #20]
 80081e8:	019b      	lsls	r3, r3, #6
 80081ea:	693a      	ldr	r2, [r7, #16]
 80081ec:	4313      	orrs	r3, r2
 80081ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	699b      	ldr	r3, [r3, #24]
 80081f4:	019b      	lsls	r3, r3, #6
 80081f6:	693a      	ldr	r2, [r7, #16]
 80081f8:	4313      	orrs	r3, r2
 80081fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	693a      	ldr	r2, [r7, #16]
 8008200:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	68fa      	ldr	r2, [r7, #12]
 8008206:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	685a      	ldr	r2, [r3, #4]
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	697a      	ldr	r2, [r7, #20]
 8008214:	621a      	str	r2, [r3, #32]
}
 8008216:	bf00      	nop
 8008218:	371c      	adds	r7, #28
 800821a:	46bd      	mov	sp, r7
 800821c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008220:	4770      	bx	lr
 8008222:	bf00      	nop
 8008224:	40012c00 	.word	0x40012c00
 8008228:	40014000 	.word	0x40014000
 800822c:	40014400 	.word	0x40014400
 8008230:	40014800 	.word	0x40014800

08008234 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008234:	b480      	push	{r7}
 8008236:	b087      	sub	sp, #28
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
 800823c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6a1b      	ldr	r3, [r3, #32]
 8008242:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	6a1b      	ldr	r3, [r3, #32]
 8008248:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	685b      	ldr	r3, [r3, #4]
 8008254:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800825a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008262:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008266:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008268:	683b      	ldr	r3, [r7, #0]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	68fa      	ldr	r2, [r7, #12]
 800826e:	4313      	orrs	r3, r2
 8008270:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008272:	693b      	ldr	r3, [r7, #16]
 8008274:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008278:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	689b      	ldr	r3, [r3, #8]
 800827e:	041b      	lsls	r3, r3, #16
 8008280:	693a      	ldr	r2, [r7, #16]
 8008282:	4313      	orrs	r3, r2
 8008284:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	4a15      	ldr	r2, [pc, #84]	@ (80082e0 <TIM_OC5_SetConfig+0xac>)
 800828a:	4293      	cmp	r3, r2
 800828c:	d00b      	beq.n	80082a6 <TIM_OC5_SetConfig+0x72>
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	4a14      	ldr	r2, [pc, #80]	@ (80082e4 <TIM_OC5_SetConfig+0xb0>)
 8008292:	4293      	cmp	r3, r2
 8008294:	d007      	beq.n	80082a6 <TIM_OC5_SetConfig+0x72>
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	4a13      	ldr	r2, [pc, #76]	@ (80082e8 <TIM_OC5_SetConfig+0xb4>)
 800829a:	4293      	cmp	r3, r2
 800829c:	d003      	beq.n	80082a6 <TIM_OC5_SetConfig+0x72>
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	4a12      	ldr	r2, [pc, #72]	@ (80082ec <TIM_OC5_SetConfig+0xb8>)
 80082a2:	4293      	cmp	r3, r2
 80082a4:	d109      	bne.n	80082ba <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80082a6:	697b      	ldr	r3, [r7, #20]
 80082a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80082ac:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	695b      	ldr	r3, [r3, #20]
 80082b2:	021b      	lsls	r3, r3, #8
 80082b4:	697a      	ldr	r2, [r7, #20]
 80082b6:	4313      	orrs	r3, r2
 80082b8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	697a      	ldr	r2, [r7, #20]
 80082be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	68fa      	ldr	r2, [r7, #12]
 80082c4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	685a      	ldr	r2, [r3, #4]
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	693a      	ldr	r2, [r7, #16]
 80082d2:	621a      	str	r2, [r3, #32]
}
 80082d4:	bf00      	nop
 80082d6:	371c      	adds	r7, #28
 80082d8:	46bd      	mov	sp, r7
 80082da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082de:	4770      	bx	lr
 80082e0:	40012c00 	.word	0x40012c00
 80082e4:	40014000 	.word	0x40014000
 80082e8:	40014400 	.word	0x40014400
 80082ec:	40014800 	.word	0x40014800

080082f0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80082f0:	b480      	push	{r7}
 80082f2:	b087      	sub	sp, #28
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
 80082f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	6a1b      	ldr	r3, [r3, #32]
 80082fe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	6a1b      	ldr	r3, [r3, #32]
 8008304:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	685b      	ldr	r3, [r3, #4]
 8008310:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008316:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800831e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008322:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	021b      	lsls	r3, r3, #8
 800832a:	68fa      	ldr	r2, [r7, #12]
 800832c:	4313      	orrs	r3, r2
 800832e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008330:	693b      	ldr	r3, [r7, #16]
 8008332:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008336:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008338:	683b      	ldr	r3, [r7, #0]
 800833a:	689b      	ldr	r3, [r3, #8]
 800833c:	051b      	lsls	r3, r3, #20
 800833e:	693a      	ldr	r2, [r7, #16]
 8008340:	4313      	orrs	r3, r2
 8008342:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	4a16      	ldr	r2, [pc, #88]	@ (80083a0 <TIM_OC6_SetConfig+0xb0>)
 8008348:	4293      	cmp	r3, r2
 800834a:	d00b      	beq.n	8008364 <TIM_OC6_SetConfig+0x74>
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	4a15      	ldr	r2, [pc, #84]	@ (80083a4 <TIM_OC6_SetConfig+0xb4>)
 8008350:	4293      	cmp	r3, r2
 8008352:	d007      	beq.n	8008364 <TIM_OC6_SetConfig+0x74>
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	4a14      	ldr	r2, [pc, #80]	@ (80083a8 <TIM_OC6_SetConfig+0xb8>)
 8008358:	4293      	cmp	r3, r2
 800835a:	d003      	beq.n	8008364 <TIM_OC6_SetConfig+0x74>
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	4a13      	ldr	r2, [pc, #76]	@ (80083ac <TIM_OC6_SetConfig+0xbc>)
 8008360:	4293      	cmp	r3, r2
 8008362:	d109      	bne.n	8008378 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008364:	697b      	ldr	r3, [r7, #20]
 8008366:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800836a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800836c:	683b      	ldr	r3, [r7, #0]
 800836e:	695b      	ldr	r3, [r3, #20]
 8008370:	029b      	lsls	r3, r3, #10
 8008372:	697a      	ldr	r2, [r7, #20]
 8008374:	4313      	orrs	r3, r2
 8008376:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	697a      	ldr	r2, [r7, #20]
 800837c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	68fa      	ldr	r2, [r7, #12]
 8008382:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008384:	683b      	ldr	r3, [r7, #0]
 8008386:	685a      	ldr	r2, [r3, #4]
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	693a      	ldr	r2, [r7, #16]
 8008390:	621a      	str	r2, [r3, #32]
}
 8008392:	bf00      	nop
 8008394:	371c      	adds	r7, #28
 8008396:	46bd      	mov	sp, r7
 8008398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839c:	4770      	bx	lr
 800839e:	bf00      	nop
 80083a0:	40012c00 	.word	0x40012c00
 80083a4:	40014000 	.word	0x40014000
 80083a8:	40014400 	.word	0x40014400
 80083ac:	40014800 	.word	0x40014800

080083b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80083b0:	b480      	push	{r7}
 80083b2:	b087      	sub	sp, #28
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	60f8      	str	r0, [r7, #12]
 80083b8:	60b9      	str	r1, [r7, #8]
 80083ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	6a1b      	ldr	r3, [r3, #32]
 80083c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	6a1b      	ldr	r3, [r3, #32]
 80083c6:	f023 0201 	bic.w	r2, r3, #1
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	699b      	ldr	r3, [r3, #24]
 80083d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80083d4:	693b      	ldr	r3, [r7, #16]
 80083d6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80083da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	011b      	lsls	r3, r3, #4
 80083e0:	693a      	ldr	r2, [r7, #16]
 80083e2:	4313      	orrs	r3, r2
 80083e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80083e6:	697b      	ldr	r3, [r7, #20]
 80083e8:	f023 030a 	bic.w	r3, r3, #10
 80083ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80083ee:	697a      	ldr	r2, [r7, #20]
 80083f0:	68bb      	ldr	r3, [r7, #8]
 80083f2:	4313      	orrs	r3, r2
 80083f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	693a      	ldr	r2, [r7, #16]
 80083fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	697a      	ldr	r2, [r7, #20]
 8008400:	621a      	str	r2, [r3, #32]
}
 8008402:	bf00      	nop
 8008404:	371c      	adds	r7, #28
 8008406:	46bd      	mov	sp, r7
 8008408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840c:	4770      	bx	lr

0800840e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800840e:	b480      	push	{r7}
 8008410:	b087      	sub	sp, #28
 8008412:	af00      	add	r7, sp, #0
 8008414:	60f8      	str	r0, [r7, #12]
 8008416:	60b9      	str	r1, [r7, #8]
 8008418:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	6a1b      	ldr	r3, [r3, #32]
 800841e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	6a1b      	ldr	r3, [r3, #32]
 8008424:	f023 0210 	bic.w	r2, r3, #16
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	699b      	ldr	r3, [r3, #24]
 8008430:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008432:	693b      	ldr	r3, [r7, #16]
 8008434:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008438:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	031b      	lsls	r3, r3, #12
 800843e:	693a      	ldr	r2, [r7, #16]
 8008440:	4313      	orrs	r3, r2
 8008442:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008444:	697b      	ldr	r3, [r7, #20]
 8008446:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800844a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800844c:	68bb      	ldr	r3, [r7, #8]
 800844e:	011b      	lsls	r3, r3, #4
 8008450:	697a      	ldr	r2, [r7, #20]
 8008452:	4313      	orrs	r3, r2
 8008454:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	693a      	ldr	r2, [r7, #16]
 800845a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	697a      	ldr	r2, [r7, #20]
 8008460:	621a      	str	r2, [r3, #32]
}
 8008462:	bf00      	nop
 8008464:	371c      	adds	r7, #28
 8008466:	46bd      	mov	sp, r7
 8008468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846c:	4770      	bx	lr

0800846e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800846e:	b480      	push	{r7}
 8008470:	b085      	sub	sp, #20
 8008472:	af00      	add	r7, sp, #0
 8008474:	6078      	str	r0, [r7, #4]
 8008476:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	689b      	ldr	r3, [r3, #8]
 800847c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8008484:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008488:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800848a:	683a      	ldr	r2, [r7, #0]
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	4313      	orrs	r3, r2
 8008490:	f043 0307 	orr.w	r3, r3, #7
 8008494:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	68fa      	ldr	r2, [r7, #12]
 800849a:	609a      	str	r2, [r3, #8]
}
 800849c:	bf00      	nop
 800849e:	3714      	adds	r7, #20
 80084a0:	46bd      	mov	sp, r7
 80084a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a6:	4770      	bx	lr

080084a8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80084a8:	b480      	push	{r7}
 80084aa:	b087      	sub	sp, #28
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	60f8      	str	r0, [r7, #12]
 80084b0:	60b9      	str	r1, [r7, #8]
 80084b2:	607a      	str	r2, [r7, #4]
 80084b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	689b      	ldr	r3, [r3, #8]
 80084ba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80084bc:	697b      	ldr	r3, [r7, #20]
 80084be:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80084c2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80084c4:	683b      	ldr	r3, [r7, #0]
 80084c6:	021a      	lsls	r2, r3, #8
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	431a      	orrs	r2, r3
 80084cc:	68bb      	ldr	r3, [r7, #8]
 80084ce:	4313      	orrs	r3, r2
 80084d0:	697a      	ldr	r2, [r7, #20]
 80084d2:	4313      	orrs	r3, r2
 80084d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	697a      	ldr	r2, [r7, #20]
 80084da:	609a      	str	r2, [r3, #8]
}
 80084dc:	bf00      	nop
 80084de:	371c      	adds	r7, #28
 80084e0:	46bd      	mov	sp, r7
 80084e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e6:	4770      	bx	lr

080084e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80084e8:	b480      	push	{r7}
 80084ea:	b085      	sub	sp, #20
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
 80084f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80084f8:	2b01      	cmp	r3, #1
 80084fa:	d101      	bne.n	8008500 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80084fc:	2302      	movs	r3, #2
 80084fe:	e05b      	b.n	80085b8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2201      	movs	r2, #1
 8008504:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2202      	movs	r2, #2
 800850c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	685b      	ldr	r3, [r3, #4]
 8008516:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	689b      	ldr	r3, [r3, #8]
 800851e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	4a27      	ldr	r2, [pc, #156]	@ (80085c4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008526:	4293      	cmp	r3, r2
 8008528:	d108      	bne.n	800853c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008530:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008532:	683b      	ldr	r3, [r7, #0]
 8008534:	685b      	ldr	r3, [r3, #4]
 8008536:	68fa      	ldr	r2, [r7, #12]
 8008538:	4313      	orrs	r3, r2
 800853a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008542:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008546:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008548:	683b      	ldr	r3, [r7, #0]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	68fa      	ldr	r2, [r7, #12]
 800854e:	4313      	orrs	r3, r2
 8008550:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	68fa      	ldr	r2, [r7, #12]
 8008558:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	4a19      	ldr	r2, [pc, #100]	@ (80085c4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008560:	4293      	cmp	r3, r2
 8008562:	d013      	beq.n	800858c <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800856c:	d00e      	beq.n	800858c <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	4a15      	ldr	r2, [pc, #84]	@ (80085c8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008574:	4293      	cmp	r3, r2
 8008576:	d009      	beq.n	800858c <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	4a13      	ldr	r2, [pc, #76]	@ (80085cc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800857e:	4293      	cmp	r3, r2
 8008580:	d004      	beq.n	800858c <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	4a12      	ldr	r2, [pc, #72]	@ (80085d0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008588:	4293      	cmp	r3, r2
 800858a:	d10c      	bne.n	80085a6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008592:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008594:	683b      	ldr	r3, [r7, #0]
 8008596:	689b      	ldr	r3, [r3, #8]
 8008598:	68ba      	ldr	r2, [r7, #8]
 800859a:	4313      	orrs	r3, r2
 800859c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	68ba      	ldr	r2, [r7, #8]
 80085a4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	2201      	movs	r2, #1
 80085aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	2200      	movs	r2, #0
 80085b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80085b6:	2300      	movs	r3, #0
}
 80085b8:	4618      	mov	r0, r3
 80085ba:	3714      	adds	r7, #20
 80085bc:	46bd      	mov	sp, r7
 80085be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c2:	4770      	bx	lr
 80085c4:	40012c00 	.word	0x40012c00
 80085c8:	40000400 	.word	0x40000400
 80085cc:	40000800 	.word	0x40000800
 80085d0:	40014000 	.word	0x40014000

080085d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b082      	sub	sp, #8
 80085d8:	af00      	add	r7, sp, #0
 80085da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d101      	bne.n	80085e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80085e2:	2301      	movs	r3, #1
 80085e4:	e042      	b.n	800866c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d106      	bne.n	80085fe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2200      	movs	r2, #0
 80085f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80085f8:	6878      	ldr	r0, [r7, #4]
 80085fa:	f7fa f95d 	bl	80028b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2224      	movs	r2, #36	@ 0x24
 8008602:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	681a      	ldr	r2, [r3, #0]
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	f022 0201 	bic.w	r2, r2, #1
 8008614:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800861a:	2b00      	cmp	r3, #0
 800861c:	d002      	beq.n	8008624 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800861e:	6878      	ldr	r0, [r7, #4]
 8008620:	f000 fa2a 	bl	8008a78 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008624:	6878      	ldr	r0, [r7, #4]
 8008626:	f000 f8b3 	bl	8008790 <UART_SetConfig>
 800862a:	4603      	mov	r3, r0
 800862c:	2b01      	cmp	r3, #1
 800862e:	d101      	bne.n	8008634 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008630:	2301      	movs	r3, #1
 8008632:	e01b      	b.n	800866c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	685a      	ldr	r2, [r3, #4]
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008642:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	689a      	ldr	r2, [r3, #8]
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008652:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	681a      	ldr	r2, [r3, #0]
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	f042 0201 	orr.w	r2, r2, #1
 8008662:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008664:	6878      	ldr	r0, [r7, #4]
 8008666:	f000 faa9 	bl	8008bbc <UART_CheckIdleState>
 800866a:	4603      	mov	r3, r0
}
 800866c:	4618      	mov	r0, r3
 800866e:	3708      	adds	r7, #8
 8008670:	46bd      	mov	sp, r7
 8008672:	bd80      	pop	{r7, pc}

08008674 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008674:	b580      	push	{r7, lr}
 8008676:	b08a      	sub	sp, #40	@ 0x28
 8008678:	af02      	add	r7, sp, #8
 800867a:	60f8      	str	r0, [r7, #12]
 800867c:	60b9      	str	r1, [r7, #8]
 800867e:	603b      	str	r3, [r7, #0]
 8008680:	4613      	mov	r3, r2
 8008682:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800868a:	2b20      	cmp	r3, #32
 800868c:	d17b      	bne.n	8008786 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800868e:	68bb      	ldr	r3, [r7, #8]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d002      	beq.n	800869a <HAL_UART_Transmit+0x26>
 8008694:	88fb      	ldrh	r3, [r7, #6]
 8008696:	2b00      	cmp	r3, #0
 8008698:	d101      	bne.n	800869e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800869a:	2301      	movs	r3, #1
 800869c:	e074      	b.n	8008788 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	2200      	movs	r2, #0
 80086a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	2221      	movs	r2, #33	@ 0x21
 80086aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80086ae:	f7fa fd4d 	bl	800314c <HAL_GetTick>
 80086b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	88fa      	ldrh	r2, [r7, #6]
 80086b8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	88fa      	ldrh	r2, [r7, #6]
 80086c0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	689b      	ldr	r3, [r3, #8]
 80086c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80086cc:	d108      	bne.n	80086e0 <HAL_UART_Transmit+0x6c>
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	691b      	ldr	r3, [r3, #16]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d104      	bne.n	80086e0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80086d6:	2300      	movs	r3, #0
 80086d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80086da:	68bb      	ldr	r3, [r7, #8]
 80086dc:	61bb      	str	r3, [r7, #24]
 80086de:	e003      	b.n	80086e8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80086e0:	68bb      	ldr	r3, [r7, #8]
 80086e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80086e4:	2300      	movs	r3, #0
 80086e6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80086e8:	e030      	b.n	800874c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	9300      	str	r3, [sp, #0]
 80086ee:	697b      	ldr	r3, [r7, #20]
 80086f0:	2200      	movs	r2, #0
 80086f2:	2180      	movs	r1, #128	@ 0x80
 80086f4:	68f8      	ldr	r0, [r7, #12]
 80086f6:	f000 fb0b 	bl	8008d10 <UART_WaitOnFlagUntilTimeout>
 80086fa:	4603      	mov	r3, r0
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d005      	beq.n	800870c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	2220      	movs	r2, #32
 8008704:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008708:	2303      	movs	r3, #3
 800870a:	e03d      	b.n	8008788 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800870c:	69fb      	ldr	r3, [r7, #28]
 800870e:	2b00      	cmp	r3, #0
 8008710:	d10b      	bne.n	800872a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008712:	69bb      	ldr	r3, [r7, #24]
 8008714:	881b      	ldrh	r3, [r3, #0]
 8008716:	461a      	mov	r2, r3
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008720:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008722:	69bb      	ldr	r3, [r7, #24]
 8008724:	3302      	adds	r3, #2
 8008726:	61bb      	str	r3, [r7, #24]
 8008728:	e007      	b.n	800873a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800872a:	69fb      	ldr	r3, [r7, #28]
 800872c:	781a      	ldrb	r2, [r3, #0]
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008734:	69fb      	ldr	r3, [r7, #28]
 8008736:	3301      	adds	r3, #1
 8008738:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008740:	b29b      	uxth	r3, r3
 8008742:	3b01      	subs	r3, #1
 8008744:	b29a      	uxth	r2, r3
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008752:	b29b      	uxth	r3, r3
 8008754:	2b00      	cmp	r3, #0
 8008756:	d1c8      	bne.n	80086ea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	9300      	str	r3, [sp, #0]
 800875c:	697b      	ldr	r3, [r7, #20]
 800875e:	2200      	movs	r2, #0
 8008760:	2140      	movs	r1, #64	@ 0x40
 8008762:	68f8      	ldr	r0, [r7, #12]
 8008764:	f000 fad4 	bl	8008d10 <UART_WaitOnFlagUntilTimeout>
 8008768:	4603      	mov	r3, r0
 800876a:	2b00      	cmp	r3, #0
 800876c:	d005      	beq.n	800877a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	2220      	movs	r2, #32
 8008772:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008776:	2303      	movs	r3, #3
 8008778:	e006      	b.n	8008788 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	2220      	movs	r2, #32
 800877e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008782:	2300      	movs	r3, #0
 8008784:	e000      	b.n	8008788 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008786:	2302      	movs	r3, #2
  }
}
 8008788:	4618      	mov	r0, r3
 800878a:	3720      	adds	r7, #32
 800878c:	46bd      	mov	sp, r7
 800878e:	bd80      	pop	{r7, pc}

08008790 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008790:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008794:	b08e      	sub	sp, #56	@ 0x38
 8008796:	af00      	add	r7, sp, #0
 8008798:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800879a:	2300      	movs	r3, #0
 800879c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80087a0:	697b      	ldr	r3, [r7, #20]
 80087a2:	689a      	ldr	r2, [r3, #8]
 80087a4:	697b      	ldr	r3, [r7, #20]
 80087a6:	691b      	ldr	r3, [r3, #16]
 80087a8:	431a      	orrs	r2, r3
 80087aa:	697b      	ldr	r3, [r7, #20]
 80087ac:	695b      	ldr	r3, [r3, #20]
 80087ae:	431a      	orrs	r2, r3
 80087b0:	697b      	ldr	r3, [r7, #20]
 80087b2:	69db      	ldr	r3, [r3, #28]
 80087b4:	4313      	orrs	r3, r2
 80087b6:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80087b8:	697b      	ldr	r3, [r7, #20]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	681a      	ldr	r2, [r3, #0]
 80087be:	4b9b      	ldr	r3, [pc, #620]	@ (8008a2c <UART_SetConfig+0x29c>)
 80087c0:	4013      	ands	r3, r2
 80087c2:	697a      	ldr	r2, [r7, #20]
 80087c4:	6812      	ldr	r2, [r2, #0]
 80087c6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80087c8:	430b      	orrs	r3, r1
 80087ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80087cc:	697b      	ldr	r3, [r7, #20]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	685b      	ldr	r3, [r3, #4]
 80087d2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80087d6:	697b      	ldr	r3, [r7, #20]
 80087d8:	68da      	ldr	r2, [r3, #12]
 80087da:	697b      	ldr	r3, [r7, #20]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	430a      	orrs	r2, r1
 80087e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80087e2:	697b      	ldr	r3, [r7, #20]
 80087e4:	699b      	ldr	r3, [r3, #24]
 80087e6:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80087e8:	697b      	ldr	r3, [r7, #20]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	4a90      	ldr	r2, [pc, #576]	@ (8008a30 <UART_SetConfig+0x2a0>)
 80087ee:	4293      	cmp	r3, r2
 80087f0:	d004      	beq.n	80087fc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80087f2:	697b      	ldr	r3, [r7, #20]
 80087f4:	6a1b      	ldr	r3, [r3, #32]
 80087f6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80087f8:	4313      	orrs	r3, r2
 80087fa:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80087fc:	697b      	ldr	r3, [r7, #20]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	689b      	ldr	r3, [r3, #8]
 8008802:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008806:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800880a:	697a      	ldr	r2, [r7, #20]
 800880c:	6812      	ldr	r2, [r2, #0]
 800880e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008810:	430b      	orrs	r3, r1
 8008812:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008814:	697b      	ldr	r3, [r7, #20]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800881a:	f023 010f 	bic.w	r1, r3, #15
 800881e:	697b      	ldr	r3, [r7, #20]
 8008820:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008822:	697b      	ldr	r3, [r7, #20]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	430a      	orrs	r2, r1
 8008828:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800882a:	697b      	ldr	r3, [r7, #20]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	4a81      	ldr	r2, [pc, #516]	@ (8008a34 <UART_SetConfig+0x2a4>)
 8008830:	4293      	cmp	r3, r2
 8008832:	d102      	bne.n	800883a <UART_SetConfig+0xaa>
 8008834:	2301      	movs	r3, #1
 8008836:	633b      	str	r3, [r7, #48]	@ 0x30
 8008838:	e022      	b.n	8008880 <UART_SetConfig+0xf0>
 800883a:	697b      	ldr	r3, [r7, #20]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	4a7e      	ldr	r2, [pc, #504]	@ (8008a38 <UART_SetConfig+0x2a8>)
 8008840:	4293      	cmp	r3, r2
 8008842:	d102      	bne.n	800884a <UART_SetConfig+0xba>
 8008844:	2302      	movs	r3, #2
 8008846:	633b      	str	r3, [r7, #48]	@ 0x30
 8008848:	e01a      	b.n	8008880 <UART_SetConfig+0xf0>
 800884a:	697b      	ldr	r3, [r7, #20]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	4a7b      	ldr	r2, [pc, #492]	@ (8008a3c <UART_SetConfig+0x2ac>)
 8008850:	4293      	cmp	r3, r2
 8008852:	d102      	bne.n	800885a <UART_SetConfig+0xca>
 8008854:	2304      	movs	r3, #4
 8008856:	633b      	str	r3, [r7, #48]	@ 0x30
 8008858:	e012      	b.n	8008880 <UART_SetConfig+0xf0>
 800885a:	697b      	ldr	r3, [r7, #20]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	4a78      	ldr	r2, [pc, #480]	@ (8008a40 <UART_SetConfig+0x2b0>)
 8008860:	4293      	cmp	r3, r2
 8008862:	d102      	bne.n	800886a <UART_SetConfig+0xda>
 8008864:	2308      	movs	r3, #8
 8008866:	633b      	str	r3, [r7, #48]	@ 0x30
 8008868:	e00a      	b.n	8008880 <UART_SetConfig+0xf0>
 800886a:	697b      	ldr	r3, [r7, #20]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	4a70      	ldr	r2, [pc, #448]	@ (8008a30 <UART_SetConfig+0x2a0>)
 8008870:	4293      	cmp	r3, r2
 8008872:	d103      	bne.n	800887c <UART_SetConfig+0xec>
 8008874:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8008878:	633b      	str	r3, [r7, #48]	@ 0x30
 800887a:	e001      	b.n	8008880 <UART_SetConfig+0xf0>
 800887c:	2300      	movs	r3, #0
 800887e:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008880:	697b      	ldr	r3, [r7, #20]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	4a6a      	ldr	r2, [pc, #424]	@ (8008a30 <UART_SetConfig+0x2a0>)
 8008886:	4293      	cmp	r3, r2
 8008888:	d16c      	bne.n	8008964 <UART_SetConfig+0x1d4>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800888a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800888c:	f7fd fe58 	bl	8006540 <HAL_RCCEx_GetPeriphCLKFreq>
 8008890:	62b8      	str	r0, [r7, #40]	@ 0x28

    /* If proper clock source reported */
    if (pclk != 0U)
 8008892:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008894:	2b00      	cmp	r3, #0
 8008896:	f000 80da 	beq.w	8008a4e <UART_SetConfig+0x2be>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800889a:	697b      	ldr	r3, [r7, #20]
 800889c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800889e:	4a69      	ldr	r2, [pc, #420]	@ (8008a44 <UART_SetConfig+0x2b4>)
 80088a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80088a4:	461a      	mov	r2, r3
 80088a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80088ac:	61fb      	str	r3, [r7, #28]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80088ae:	697b      	ldr	r3, [r7, #20]
 80088b0:	685a      	ldr	r2, [r3, #4]
 80088b2:	4613      	mov	r3, r2
 80088b4:	005b      	lsls	r3, r3, #1
 80088b6:	4413      	add	r3, r2
 80088b8:	69fa      	ldr	r2, [r7, #28]
 80088ba:	429a      	cmp	r2, r3
 80088bc:	d305      	bcc.n	80088ca <UART_SetConfig+0x13a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80088be:	697b      	ldr	r3, [r7, #20]
 80088c0:	685b      	ldr	r3, [r3, #4]
 80088c2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80088c4:	69fa      	ldr	r2, [r7, #28]
 80088c6:	429a      	cmp	r2, r3
 80088c8:	d903      	bls.n	80088d2 <UART_SetConfig+0x142>
      {
        ret = HAL_ERROR;
 80088ca:	2301      	movs	r3, #1
 80088cc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80088d0:	e0bd      	b.n	8008a4e <UART_SetConfig+0x2be>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80088d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088d4:	2200      	movs	r2, #0
 80088d6:	60bb      	str	r3, [r7, #8]
 80088d8:	60fa      	str	r2, [r7, #12]
 80088da:	697b      	ldr	r3, [r7, #20]
 80088dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088de:	4a59      	ldr	r2, [pc, #356]	@ (8008a44 <UART_SetConfig+0x2b4>)
 80088e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80088e4:	b29b      	uxth	r3, r3
 80088e6:	2200      	movs	r2, #0
 80088e8:	603b      	str	r3, [r7, #0]
 80088ea:	607a      	str	r2, [r7, #4]
 80088ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80088f0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80088f4:	f7f8 f95c 	bl	8000bb0 <__aeabi_uldivmod>
 80088f8:	4602      	mov	r2, r0
 80088fa:	460b      	mov	r3, r1
 80088fc:	4610      	mov	r0, r2
 80088fe:	4619      	mov	r1, r3
 8008900:	f04f 0200 	mov.w	r2, #0
 8008904:	f04f 0300 	mov.w	r3, #0
 8008908:	020b      	lsls	r3, r1, #8
 800890a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800890e:	0202      	lsls	r2, r0, #8
 8008910:	6979      	ldr	r1, [r7, #20]
 8008912:	6849      	ldr	r1, [r1, #4]
 8008914:	0849      	lsrs	r1, r1, #1
 8008916:	2000      	movs	r0, #0
 8008918:	460c      	mov	r4, r1
 800891a:	4605      	mov	r5, r0
 800891c:	eb12 0804 	adds.w	r8, r2, r4
 8008920:	eb43 0905 	adc.w	r9, r3, r5
 8008924:	697b      	ldr	r3, [r7, #20]
 8008926:	685b      	ldr	r3, [r3, #4]
 8008928:	2200      	movs	r2, #0
 800892a:	469a      	mov	sl, r3
 800892c:	4693      	mov	fp, r2
 800892e:	4652      	mov	r2, sl
 8008930:	465b      	mov	r3, fp
 8008932:	4640      	mov	r0, r8
 8008934:	4649      	mov	r1, r9
 8008936:	f7f8 f93b 	bl	8000bb0 <__aeabi_uldivmod>
 800893a:	4602      	mov	r2, r0
 800893c:	460b      	mov	r3, r1
 800893e:	4613      	mov	r3, r2
 8008940:	627b      	str	r3, [r7, #36]	@ 0x24
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008944:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008948:	d308      	bcc.n	800895c <UART_SetConfig+0x1cc>
 800894a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800894c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008950:	d204      	bcs.n	800895c <UART_SetConfig+0x1cc>
        {
          huart->Instance->BRR = usartdiv;
 8008952:	697b      	ldr	r3, [r7, #20]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008958:	60da      	str	r2, [r3, #12]
 800895a:	e078      	b.n	8008a4e <UART_SetConfig+0x2be>
        }
        else
        {
          ret = HAL_ERROR;
 800895c:	2301      	movs	r3, #1
 800895e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008962:	e074      	b.n	8008a4e <UART_SetConfig+0x2be>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008964:	697b      	ldr	r3, [r7, #20]
 8008966:	69db      	ldr	r3, [r3, #28]
 8008968:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800896c:	d137      	bne.n	80089de <UART_SetConfig+0x24e>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800896e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008970:	f7fd fde6 	bl	8006540 <HAL_RCCEx_GetPeriphCLKFreq>
 8008974:	62b8      	str	r0, [r7, #40]	@ 0x28

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008978:	2b00      	cmp	r3, #0
 800897a:	d068      	beq.n	8008a4e <UART_SetConfig+0x2be>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800897c:	697b      	ldr	r3, [r7, #20]
 800897e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008980:	4a30      	ldr	r2, [pc, #192]	@ (8008a44 <UART_SetConfig+0x2b4>)
 8008982:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008986:	461a      	mov	r2, r3
 8008988:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800898a:	fbb3 f3f2 	udiv	r3, r3, r2
 800898e:	005a      	lsls	r2, r3, #1
 8008990:	697b      	ldr	r3, [r7, #20]
 8008992:	685b      	ldr	r3, [r3, #4]
 8008994:	085b      	lsrs	r3, r3, #1
 8008996:	441a      	add	r2, r3
 8008998:	697b      	ldr	r3, [r7, #20]
 800899a:	685b      	ldr	r3, [r3, #4]
 800899c:	fbb2 f3f3 	udiv	r3, r2, r3
 80089a0:	627b      	str	r3, [r7, #36]	@ 0x24
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80089a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089a4:	2b0f      	cmp	r3, #15
 80089a6:	d916      	bls.n	80089d6 <UART_SetConfig+0x246>
 80089a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80089ae:	d212      	bcs.n	80089d6 <UART_SetConfig+0x246>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80089b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089b2:	b29b      	uxth	r3, r3
 80089b4:	f023 030f 	bic.w	r3, r3, #15
 80089b8:	847b      	strh	r3, [r7, #34]	@ 0x22
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80089ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089bc:	085b      	lsrs	r3, r3, #1
 80089be:	b29b      	uxth	r3, r3
 80089c0:	f003 0307 	and.w	r3, r3, #7
 80089c4:	b29a      	uxth	r2, r3
 80089c6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80089c8:	4313      	orrs	r3, r2
 80089ca:	847b      	strh	r3, [r7, #34]	@ 0x22
        huart->Instance->BRR = brrtemp;
 80089cc:	697b      	ldr	r3, [r7, #20]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80089d2:	60da      	str	r2, [r3, #12]
 80089d4:	e03b      	b.n	8008a4e <UART_SetConfig+0x2be>
      }
      else
      {
        ret = HAL_ERROR;
 80089d6:	2301      	movs	r3, #1
 80089d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80089dc:	e037      	b.n	8008a4e <UART_SetConfig+0x2be>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80089de:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80089e0:	f7fd fdae 	bl	8006540 <HAL_RCCEx_GetPeriphCLKFreq>
 80089e4:	62b8      	str	r0, [r7, #40]	@ 0x28

    if (pclk != 0U)
 80089e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d030      	beq.n	8008a4e <UART_SetConfig+0x2be>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80089ec:	697b      	ldr	r3, [r7, #20]
 80089ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089f0:	4a14      	ldr	r2, [pc, #80]	@ (8008a44 <UART_SetConfig+0x2b4>)
 80089f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80089f6:	461a      	mov	r2, r3
 80089f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089fa:	fbb3 f2f2 	udiv	r2, r3, r2
 80089fe:	697b      	ldr	r3, [r7, #20]
 8008a00:	685b      	ldr	r3, [r3, #4]
 8008a02:	085b      	lsrs	r3, r3, #1
 8008a04:	441a      	add	r2, r3
 8008a06:	697b      	ldr	r3, [r7, #20]
 8008a08:	685b      	ldr	r3, [r3, #4]
 8008a0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a0e:	627b      	str	r3, [r7, #36]	@ 0x24
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a12:	2b0f      	cmp	r3, #15
 8008a14:	d918      	bls.n	8008a48 <UART_SetConfig+0x2b8>
 8008a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a1c:	d214      	bcs.n	8008a48 <UART_SetConfig+0x2b8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a20:	b29a      	uxth	r2, r3
 8008a22:	697b      	ldr	r3, [r7, #20]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	60da      	str	r2, [r3, #12]
 8008a28:	e011      	b.n	8008a4e <UART_SetConfig+0x2be>
 8008a2a:	bf00      	nop
 8008a2c:	cfff69f3 	.word	0xcfff69f3
 8008a30:	40042400 	.word	0x40042400
 8008a34:	40013800 	.word	0x40013800
 8008a38:	40004800 	.word	0x40004800
 8008a3c:	40004c00 	.word	0x40004c00
 8008a40:	40005000 	.word	0x40005000
 8008a44:	08022f64 	.word	0x08022f64
      }
      else
      {
        ret = HAL_ERROR;
 8008a48:	2301      	movs	r3, #1
 8008a4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008a4e:	697b      	ldr	r3, [r7, #20]
 8008a50:	2201      	movs	r2, #1
 8008a52:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008a56:	697b      	ldr	r3, [r7, #20]
 8008a58:	2201      	movs	r2, #1
 8008a5a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008a5e:	697b      	ldr	r3, [r7, #20]
 8008a60:	2200      	movs	r2, #0
 8008a62:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008a64:	697b      	ldr	r3, [r7, #20]
 8008a66:	2200      	movs	r2, #0
 8008a68:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008a6a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008a6e:	4618      	mov	r0, r3
 8008a70:	3738      	adds	r7, #56	@ 0x38
 8008a72:	46bd      	mov	sp, r7
 8008a74:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008a78 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008a78:	b480      	push	{r7}
 8008a7a:	b083      	sub	sp, #12
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a84:	f003 0308 	and.w	r3, r3, #8
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d00a      	beq.n	8008aa2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	685b      	ldr	r3, [r3, #4]
 8008a92:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	430a      	orrs	r2, r1
 8008aa0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008aa6:	f003 0301 	and.w	r3, r3, #1
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d00a      	beq.n	8008ac4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	685b      	ldr	r3, [r3, #4]
 8008ab4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	430a      	orrs	r2, r1
 8008ac2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ac8:	f003 0302 	and.w	r3, r3, #2
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d00a      	beq.n	8008ae6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	685b      	ldr	r3, [r3, #4]
 8008ad6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	430a      	orrs	r2, r1
 8008ae4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008aea:	f003 0304 	and.w	r3, r3, #4
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d00a      	beq.n	8008b08 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	685b      	ldr	r3, [r3, #4]
 8008af8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	430a      	orrs	r2, r1
 8008b06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b0c:	f003 0310 	and.w	r3, r3, #16
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d00a      	beq.n	8008b2a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	689b      	ldr	r3, [r3, #8]
 8008b1a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	430a      	orrs	r2, r1
 8008b28:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b2e:	f003 0320 	and.w	r3, r3, #32
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d00a      	beq.n	8008b4c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	689b      	ldr	r3, [r3, #8]
 8008b3c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	430a      	orrs	r2, r1
 8008b4a:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d01a      	beq.n	8008b8e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	685b      	ldr	r3, [r3, #4]
 8008b5e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	430a      	orrs	r2, r1
 8008b6c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008b76:	d10a      	bne.n	8008b8e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	685b      	ldr	r3, [r3, #4]
 8008b7e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	430a      	orrs	r2, r1
 8008b8c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d00a      	beq.n	8008bb0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	685b      	ldr	r3, [r3, #4]
 8008ba0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	430a      	orrs	r2, r1
 8008bae:	605a      	str	r2, [r3, #4]
  }
}
 8008bb0:	bf00      	nop
 8008bb2:	370c      	adds	r7, #12
 8008bb4:	46bd      	mov	sp, r7
 8008bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bba:	4770      	bx	lr

08008bbc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008bbc:	b580      	push	{r7, lr}
 8008bbe:	b098      	sub	sp, #96	@ 0x60
 8008bc0:	af02      	add	r7, sp, #8
 8008bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2200      	movs	r2, #0
 8008bc8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008bcc:	f7fa fabe 	bl	800314c <HAL_GetTick>
 8008bd0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	f003 0308 	and.w	r3, r3, #8
 8008bdc:	2b08      	cmp	r3, #8
 8008bde:	d12f      	bne.n	8008c40 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008be0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008be4:	9300      	str	r3, [sp, #0]
 8008be6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008be8:	2200      	movs	r2, #0
 8008bea:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008bee:	6878      	ldr	r0, [r7, #4]
 8008bf0:	f000 f88e 	bl	8008d10 <UART_WaitOnFlagUntilTimeout>
 8008bf4:	4603      	mov	r3, r0
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d022      	beq.n	8008c40 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c02:	e853 3f00 	ldrex	r3, [r3]
 8008c06:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008c08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c0a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008c0e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	461a      	mov	r2, r3
 8008c16:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c18:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c1a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c1c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008c1e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008c20:	e841 2300 	strex	r3, r2, [r1]
 8008c24:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008c26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d1e6      	bne.n	8008bfa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	2220      	movs	r2, #32
 8008c30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	2200      	movs	r2, #0
 8008c38:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008c3c:	2303      	movs	r3, #3
 8008c3e:	e063      	b.n	8008d08 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	f003 0304 	and.w	r3, r3, #4
 8008c4a:	2b04      	cmp	r3, #4
 8008c4c:	d149      	bne.n	8008ce2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008c4e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008c52:	9300      	str	r3, [sp, #0]
 8008c54:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c56:	2200      	movs	r2, #0
 8008c58:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008c5c:	6878      	ldr	r0, [r7, #4]
 8008c5e:	f000 f857 	bl	8008d10 <UART_WaitOnFlagUntilTimeout>
 8008c62:	4603      	mov	r3, r0
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d03c      	beq.n	8008ce2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c70:	e853 3f00 	ldrex	r3, [r3]
 8008c74:	623b      	str	r3, [r7, #32]
   return(result);
 8008c76:	6a3b      	ldr	r3, [r7, #32]
 8008c78:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008c7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	461a      	mov	r2, r3
 8008c84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c86:	633b      	str	r3, [r7, #48]	@ 0x30
 8008c88:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c8a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008c8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c8e:	e841 2300 	strex	r3, r2, [r1]
 8008c92:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008c94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d1e6      	bne.n	8008c68 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	3308      	adds	r3, #8
 8008ca0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ca2:	693b      	ldr	r3, [r7, #16]
 8008ca4:	e853 3f00 	ldrex	r3, [r3]
 8008ca8:	60fb      	str	r3, [r7, #12]
   return(result);
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	f023 0301 	bic.w	r3, r3, #1
 8008cb0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	3308      	adds	r3, #8
 8008cb8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008cba:	61fa      	str	r2, [r7, #28]
 8008cbc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cbe:	69b9      	ldr	r1, [r7, #24]
 8008cc0:	69fa      	ldr	r2, [r7, #28]
 8008cc2:	e841 2300 	strex	r3, r2, [r1]
 8008cc6:	617b      	str	r3, [r7, #20]
   return(result);
 8008cc8:	697b      	ldr	r3, [r7, #20]
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d1e5      	bne.n	8008c9a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	2220      	movs	r2, #32
 8008cd2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2200      	movs	r2, #0
 8008cda:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008cde:	2303      	movs	r3, #3
 8008ce0:	e012      	b.n	8008d08 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	2220      	movs	r2, #32
 8008ce6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	2220      	movs	r2, #32
 8008cee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	2200      	movs	r2, #0
 8008d02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008d06:	2300      	movs	r3, #0
}
 8008d08:	4618      	mov	r0, r3
 8008d0a:	3758      	adds	r7, #88	@ 0x58
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	bd80      	pop	{r7, pc}

08008d10 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b084      	sub	sp, #16
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	60f8      	str	r0, [r7, #12]
 8008d18:	60b9      	str	r1, [r7, #8]
 8008d1a:	603b      	str	r3, [r7, #0]
 8008d1c:	4613      	mov	r3, r2
 8008d1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d20:	e04f      	b.n	8008dc2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d22:	69bb      	ldr	r3, [r7, #24]
 8008d24:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008d28:	d04b      	beq.n	8008dc2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d2a:	f7fa fa0f 	bl	800314c <HAL_GetTick>
 8008d2e:	4602      	mov	r2, r0
 8008d30:	683b      	ldr	r3, [r7, #0]
 8008d32:	1ad3      	subs	r3, r2, r3
 8008d34:	69ba      	ldr	r2, [r7, #24]
 8008d36:	429a      	cmp	r2, r3
 8008d38:	d302      	bcc.n	8008d40 <UART_WaitOnFlagUntilTimeout+0x30>
 8008d3a:	69bb      	ldr	r3, [r7, #24]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d101      	bne.n	8008d44 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008d40:	2303      	movs	r3, #3
 8008d42:	e04e      	b.n	8008de2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	f003 0304 	and.w	r3, r3, #4
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d037      	beq.n	8008dc2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008d52:	68bb      	ldr	r3, [r7, #8]
 8008d54:	2b80      	cmp	r3, #128	@ 0x80
 8008d56:	d034      	beq.n	8008dc2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008d58:	68bb      	ldr	r3, [r7, #8]
 8008d5a:	2b40      	cmp	r3, #64	@ 0x40
 8008d5c:	d031      	beq.n	8008dc2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	69db      	ldr	r3, [r3, #28]
 8008d64:	f003 0308 	and.w	r3, r3, #8
 8008d68:	2b08      	cmp	r3, #8
 8008d6a:	d110      	bne.n	8008d8e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	2208      	movs	r2, #8
 8008d72:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008d74:	68f8      	ldr	r0, [r7, #12]
 8008d76:	f000 f838 	bl	8008dea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	2208      	movs	r2, #8
 8008d7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	2200      	movs	r2, #0
 8008d86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008d8a:	2301      	movs	r3, #1
 8008d8c:	e029      	b.n	8008de2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	69db      	ldr	r3, [r3, #28]
 8008d94:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008d98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008d9c:	d111      	bne.n	8008dc2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008da6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008da8:	68f8      	ldr	r0, [r7, #12]
 8008daa:	f000 f81e 	bl	8008dea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	2220      	movs	r2, #32
 8008db2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	2200      	movs	r2, #0
 8008dba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008dbe:	2303      	movs	r3, #3
 8008dc0:	e00f      	b.n	8008de2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	69da      	ldr	r2, [r3, #28]
 8008dc8:	68bb      	ldr	r3, [r7, #8]
 8008dca:	4013      	ands	r3, r2
 8008dcc:	68ba      	ldr	r2, [r7, #8]
 8008dce:	429a      	cmp	r2, r3
 8008dd0:	bf0c      	ite	eq
 8008dd2:	2301      	moveq	r3, #1
 8008dd4:	2300      	movne	r3, #0
 8008dd6:	b2db      	uxtb	r3, r3
 8008dd8:	461a      	mov	r2, r3
 8008dda:	79fb      	ldrb	r3, [r7, #7]
 8008ddc:	429a      	cmp	r2, r3
 8008dde:	d0a0      	beq.n	8008d22 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008de0:	2300      	movs	r3, #0
}
 8008de2:	4618      	mov	r0, r3
 8008de4:	3710      	adds	r7, #16
 8008de6:	46bd      	mov	sp, r7
 8008de8:	bd80      	pop	{r7, pc}

08008dea <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008dea:	b480      	push	{r7}
 8008dec:	b095      	sub	sp, #84	@ 0x54
 8008dee:	af00      	add	r7, sp, #0
 8008df0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008df8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008dfa:	e853 3f00 	ldrex	r3, [r3]
 8008dfe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e02:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008e06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	461a      	mov	r2, r3
 8008e0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e10:	643b      	str	r3, [r7, #64]	@ 0x40
 8008e12:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e14:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008e16:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008e18:	e841 2300 	strex	r3, r2, [r1]
 8008e1c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008e1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d1e6      	bne.n	8008df2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	3308      	adds	r3, #8
 8008e2a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e2c:	6a3b      	ldr	r3, [r7, #32]
 8008e2e:	e853 3f00 	ldrex	r3, [r3]
 8008e32:	61fb      	str	r3, [r7, #28]
   return(result);
 8008e34:	69fb      	ldr	r3, [r7, #28]
 8008e36:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008e3a:	f023 0301 	bic.w	r3, r3, #1
 8008e3e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	3308      	adds	r3, #8
 8008e46:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008e48:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008e4a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e4c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008e4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008e50:	e841 2300 	strex	r3, r2, [r1]
 8008e54:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d1e3      	bne.n	8008e24 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008e60:	2b01      	cmp	r3, #1
 8008e62:	d118      	bne.n	8008e96 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	e853 3f00 	ldrex	r3, [r3]
 8008e70:	60bb      	str	r3, [r7, #8]
   return(result);
 8008e72:	68bb      	ldr	r3, [r7, #8]
 8008e74:	f023 0310 	bic.w	r3, r3, #16
 8008e78:	647b      	str	r3, [r7, #68]	@ 0x44
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	461a      	mov	r2, r3
 8008e80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008e82:	61bb      	str	r3, [r7, #24]
 8008e84:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e86:	6979      	ldr	r1, [r7, #20]
 8008e88:	69ba      	ldr	r2, [r7, #24]
 8008e8a:	e841 2300 	strex	r3, r2, [r1]
 8008e8e:	613b      	str	r3, [r7, #16]
   return(result);
 8008e90:	693b      	ldr	r3, [r7, #16]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d1e6      	bne.n	8008e64 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	2220      	movs	r2, #32
 8008e9a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	2200      	movs	r2, #0
 8008ea2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	2200      	movs	r2, #0
 8008ea8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008eaa:	bf00      	nop
 8008eac:	3754      	adds	r7, #84	@ 0x54
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb4:	4770      	bx	lr

08008eb6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008eb6:	b480      	push	{r7}
 8008eb8:	b085      	sub	sp, #20
 8008eba:	af00      	add	r7, sp, #0
 8008ebc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008ec4:	2b01      	cmp	r3, #1
 8008ec6:	d101      	bne.n	8008ecc <HAL_UARTEx_DisableFifoMode+0x16>
 8008ec8:	2302      	movs	r3, #2
 8008eca:	e027      	b.n	8008f1c <HAL_UARTEx_DisableFifoMode+0x66>
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2201      	movs	r2, #1
 8008ed0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2224      	movs	r2, #36	@ 0x24
 8008ed8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	681a      	ldr	r2, [r3, #0]
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	f022 0201 	bic.w	r2, r2, #1
 8008ef2:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008efa:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	2200      	movs	r2, #0
 8008f00:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	68fa      	ldr	r2, [r7, #12]
 8008f08:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	2220      	movs	r2, #32
 8008f0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	2200      	movs	r2, #0
 8008f16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008f1a:	2300      	movs	r3, #0
}
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	3714      	adds	r7, #20
 8008f20:	46bd      	mov	sp, r7
 8008f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f26:	4770      	bx	lr

08008f28 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b084      	sub	sp, #16
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	6078      	str	r0, [r7, #4]
 8008f30:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008f38:	2b01      	cmp	r3, #1
 8008f3a:	d101      	bne.n	8008f40 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008f3c:	2302      	movs	r3, #2
 8008f3e:	e02d      	b.n	8008f9c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	2201      	movs	r2, #1
 8008f44:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	2224      	movs	r2, #36	@ 0x24
 8008f4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	681a      	ldr	r2, [r3, #0]
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f022 0201 	bic.w	r2, r2, #1
 8008f66:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	689b      	ldr	r3, [r3, #8]
 8008f6e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	683a      	ldr	r2, [r7, #0]
 8008f78:	430a      	orrs	r2, r1
 8008f7a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008f7c:	6878      	ldr	r0, [r7, #4]
 8008f7e:	f000 f84f 	bl	8009020 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	68fa      	ldr	r2, [r7, #12]
 8008f88:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	2220      	movs	r2, #32
 8008f8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	2200      	movs	r2, #0
 8008f96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008f9a:	2300      	movs	r3, #0
}
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	3710      	adds	r7, #16
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	bd80      	pop	{r7, pc}

08008fa4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008fa4:	b580      	push	{r7, lr}
 8008fa6:	b084      	sub	sp, #16
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	6078      	str	r0, [r7, #4]
 8008fac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008fb4:	2b01      	cmp	r3, #1
 8008fb6:	d101      	bne.n	8008fbc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008fb8:	2302      	movs	r3, #2
 8008fba:	e02d      	b.n	8009018 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	2201      	movs	r2, #1
 8008fc0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	2224      	movs	r2, #36	@ 0x24
 8008fc8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	681a      	ldr	r2, [r3, #0]
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	f022 0201 	bic.w	r2, r2, #1
 8008fe2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	689b      	ldr	r3, [r3, #8]
 8008fea:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	683a      	ldr	r2, [r7, #0]
 8008ff4:	430a      	orrs	r2, r1
 8008ff6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008ff8:	6878      	ldr	r0, [r7, #4]
 8008ffa:	f000 f811 	bl	8009020 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	68fa      	ldr	r2, [r7, #12]
 8009004:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	2220      	movs	r2, #32
 800900a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	2200      	movs	r2, #0
 8009012:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009016:	2300      	movs	r3, #0
}
 8009018:	4618      	mov	r0, r3
 800901a:	3710      	adds	r7, #16
 800901c:	46bd      	mov	sp, r7
 800901e:	bd80      	pop	{r7, pc}

08009020 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009020:	b480      	push	{r7}
 8009022:	b085      	sub	sp, #20
 8009024:	af00      	add	r7, sp, #0
 8009026:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800902c:	2b00      	cmp	r3, #0
 800902e:	d108      	bne.n	8009042 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2201      	movs	r2, #1
 8009034:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	2201      	movs	r2, #1
 800903c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009040:	e031      	b.n	80090a6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009042:	2308      	movs	r3, #8
 8009044:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009046:	2308      	movs	r3, #8
 8009048:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	689b      	ldr	r3, [r3, #8]
 8009050:	0e5b      	lsrs	r3, r3, #25
 8009052:	b2db      	uxtb	r3, r3
 8009054:	f003 0307 	and.w	r3, r3, #7
 8009058:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	689b      	ldr	r3, [r3, #8]
 8009060:	0f5b      	lsrs	r3, r3, #29
 8009062:	b2db      	uxtb	r3, r3
 8009064:	f003 0307 	and.w	r3, r3, #7
 8009068:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800906a:	7bbb      	ldrb	r3, [r7, #14]
 800906c:	7b3a      	ldrb	r2, [r7, #12]
 800906e:	4911      	ldr	r1, [pc, #68]	@ (80090b4 <UARTEx_SetNbDataToProcess+0x94>)
 8009070:	5c8a      	ldrb	r2, [r1, r2]
 8009072:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009076:	7b3a      	ldrb	r2, [r7, #12]
 8009078:	490f      	ldr	r1, [pc, #60]	@ (80090b8 <UARTEx_SetNbDataToProcess+0x98>)
 800907a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800907c:	fb93 f3f2 	sdiv	r3, r3, r2
 8009080:	b29a      	uxth	r2, r3
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009088:	7bfb      	ldrb	r3, [r7, #15]
 800908a:	7b7a      	ldrb	r2, [r7, #13]
 800908c:	4909      	ldr	r1, [pc, #36]	@ (80090b4 <UARTEx_SetNbDataToProcess+0x94>)
 800908e:	5c8a      	ldrb	r2, [r1, r2]
 8009090:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009094:	7b7a      	ldrb	r2, [r7, #13]
 8009096:	4908      	ldr	r1, [pc, #32]	@ (80090b8 <UARTEx_SetNbDataToProcess+0x98>)
 8009098:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800909a:	fb93 f3f2 	sdiv	r3, r3, r2
 800909e:	b29a      	uxth	r2, r3
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80090a6:	bf00      	nop
 80090a8:	3714      	adds	r7, #20
 80090aa:	46bd      	mov	sp, r7
 80090ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b0:	4770      	bx	lr
 80090b2:	bf00      	nop
 80090b4:	08022f7c 	.word	0x08022f7c
 80090b8:	08022f84 	.word	0x08022f84

080090bc <__cvt>:
 80090bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80090c0:	ec57 6b10 	vmov	r6, r7, d0
 80090c4:	2f00      	cmp	r7, #0
 80090c6:	460c      	mov	r4, r1
 80090c8:	4619      	mov	r1, r3
 80090ca:	463b      	mov	r3, r7
 80090cc:	bfb4      	ite	lt
 80090ce:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80090d2:	2300      	movge	r3, #0
 80090d4:	4691      	mov	r9, r2
 80090d6:	bfbf      	itttt	lt
 80090d8:	4632      	movlt	r2, r6
 80090da:	461f      	movlt	r7, r3
 80090dc:	232d      	movlt	r3, #45	@ 0x2d
 80090de:	4616      	movlt	r6, r2
 80090e0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80090e4:	700b      	strb	r3, [r1, #0]
 80090e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80090e8:	f023 0820 	bic.w	r8, r3, #32
 80090ec:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80090f0:	d005      	beq.n	80090fe <__cvt+0x42>
 80090f2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80090f6:	d100      	bne.n	80090fa <__cvt+0x3e>
 80090f8:	3401      	adds	r4, #1
 80090fa:	2102      	movs	r1, #2
 80090fc:	e000      	b.n	8009100 <__cvt+0x44>
 80090fe:	2103      	movs	r1, #3
 8009100:	ab03      	add	r3, sp, #12
 8009102:	4622      	mov	r2, r4
 8009104:	9301      	str	r3, [sp, #4]
 8009106:	ab02      	add	r3, sp, #8
 8009108:	ec47 6b10 	vmov	d0, r6, r7
 800910c:	9300      	str	r3, [sp, #0]
 800910e:	4653      	mov	r3, sl
 8009110:	f000 fe76 	bl	8009e00 <_dtoa_r>
 8009114:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009118:	4605      	mov	r5, r0
 800911a:	d119      	bne.n	8009150 <__cvt+0x94>
 800911c:	f019 0f01 	tst.w	r9, #1
 8009120:	d00e      	beq.n	8009140 <__cvt+0x84>
 8009122:	eb00 0904 	add.w	r9, r0, r4
 8009126:	2200      	movs	r2, #0
 8009128:	2300      	movs	r3, #0
 800912a:	4630      	mov	r0, r6
 800912c:	4639      	mov	r1, r7
 800912e:	f7f7 fccf 	bl	8000ad0 <__aeabi_dcmpeq>
 8009132:	b108      	cbz	r0, 8009138 <__cvt+0x7c>
 8009134:	f8cd 900c 	str.w	r9, [sp, #12]
 8009138:	2230      	movs	r2, #48	@ 0x30
 800913a:	9b03      	ldr	r3, [sp, #12]
 800913c:	454b      	cmp	r3, r9
 800913e:	d31e      	bcc.n	800917e <__cvt+0xc2>
 8009140:	9b03      	ldr	r3, [sp, #12]
 8009142:	4628      	mov	r0, r5
 8009144:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009146:	1b5b      	subs	r3, r3, r5
 8009148:	6013      	str	r3, [r2, #0]
 800914a:	b004      	add	sp, #16
 800914c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009150:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009154:	eb00 0904 	add.w	r9, r0, r4
 8009158:	d1e5      	bne.n	8009126 <__cvt+0x6a>
 800915a:	7803      	ldrb	r3, [r0, #0]
 800915c:	2b30      	cmp	r3, #48	@ 0x30
 800915e:	d10a      	bne.n	8009176 <__cvt+0xba>
 8009160:	2200      	movs	r2, #0
 8009162:	2300      	movs	r3, #0
 8009164:	4630      	mov	r0, r6
 8009166:	4639      	mov	r1, r7
 8009168:	f7f7 fcb2 	bl	8000ad0 <__aeabi_dcmpeq>
 800916c:	b918      	cbnz	r0, 8009176 <__cvt+0xba>
 800916e:	f1c4 0401 	rsb	r4, r4, #1
 8009172:	f8ca 4000 	str.w	r4, [sl]
 8009176:	f8da 3000 	ldr.w	r3, [sl]
 800917a:	4499      	add	r9, r3
 800917c:	e7d3      	b.n	8009126 <__cvt+0x6a>
 800917e:	1c59      	adds	r1, r3, #1
 8009180:	9103      	str	r1, [sp, #12]
 8009182:	701a      	strb	r2, [r3, #0]
 8009184:	e7d9      	b.n	800913a <__cvt+0x7e>

08009186 <__exponent>:
 8009186:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009188:	2900      	cmp	r1, #0
 800918a:	7002      	strb	r2, [r0, #0]
 800918c:	bfba      	itte	lt
 800918e:	4249      	neglt	r1, r1
 8009190:	232d      	movlt	r3, #45	@ 0x2d
 8009192:	232b      	movge	r3, #43	@ 0x2b
 8009194:	2909      	cmp	r1, #9
 8009196:	7043      	strb	r3, [r0, #1]
 8009198:	dd28      	ble.n	80091ec <__exponent+0x66>
 800919a:	f10d 0307 	add.w	r3, sp, #7
 800919e:	270a      	movs	r7, #10
 80091a0:	461d      	mov	r5, r3
 80091a2:	461a      	mov	r2, r3
 80091a4:	3b01      	subs	r3, #1
 80091a6:	fbb1 f6f7 	udiv	r6, r1, r7
 80091aa:	fb07 1416 	mls	r4, r7, r6, r1
 80091ae:	3430      	adds	r4, #48	@ 0x30
 80091b0:	f802 4c01 	strb.w	r4, [r2, #-1]
 80091b4:	460c      	mov	r4, r1
 80091b6:	4631      	mov	r1, r6
 80091b8:	2c63      	cmp	r4, #99	@ 0x63
 80091ba:	dcf2      	bgt.n	80091a2 <__exponent+0x1c>
 80091bc:	3130      	adds	r1, #48	@ 0x30
 80091be:	1e94      	subs	r4, r2, #2
 80091c0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80091c4:	1c41      	adds	r1, r0, #1
 80091c6:	4623      	mov	r3, r4
 80091c8:	42ab      	cmp	r3, r5
 80091ca:	d30a      	bcc.n	80091e2 <__exponent+0x5c>
 80091cc:	f10d 0309 	add.w	r3, sp, #9
 80091d0:	1a9b      	subs	r3, r3, r2
 80091d2:	42ac      	cmp	r4, r5
 80091d4:	bf88      	it	hi
 80091d6:	2300      	movhi	r3, #0
 80091d8:	3302      	adds	r3, #2
 80091da:	4403      	add	r3, r0
 80091dc:	1a18      	subs	r0, r3, r0
 80091de:	b003      	add	sp, #12
 80091e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80091e2:	f813 6b01 	ldrb.w	r6, [r3], #1
 80091e6:	f801 6f01 	strb.w	r6, [r1, #1]!
 80091ea:	e7ed      	b.n	80091c8 <__exponent+0x42>
 80091ec:	2330      	movs	r3, #48	@ 0x30
 80091ee:	3130      	adds	r1, #48	@ 0x30
 80091f0:	7083      	strb	r3, [r0, #2]
 80091f2:	1d03      	adds	r3, r0, #4
 80091f4:	70c1      	strb	r1, [r0, #3]
 80091f6:	e7f1      	b.n	80091dc <__exponent+0x56>

080091f8 <_printf_float>:
 80091f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091fc:	b08d      	sub	sp, #52	@ 0x34
 80091fe:	460c      	mov	r4, r1
 8009200:	4616      	mov	r6, r2
 8009202:	461f      	mov	r7, r3
 8009204:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009208:	4605      	mov	r5, r0
 800920a:	f000 fd4d 	bl	8009ca8 <_localeconv_r>
 800920e:	6803      	ldr	r3, [r0, #0]
 8009210:	4618      	mov	r0, r3
 8009212:	9304      	str	r3, [sp, #16]
 8009214:	f7f7 f830 	bl	8000278 <strlen>
 8009218:	2300      	movs	r3, #0
 800921a:	9005      	str	r0, [sp, #20]
 800921c:	930a      	str	r3, [sp, #40]	@ 0x28
 800921e:	f8d8 3000 	ldr.w	r3, [r8]
 8009222:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009226:	3307      	adds	r3, #7
 8009228:	f8d4 b000 	ldr.w	fp, [r4]
 800922c:	f023 0307 	bic.w	r3, r3, #7
 8009230:	f103 0208 	add.w	r2, r3, #8
 8009234:	f8c8 2000 	str.w	r2, [r8]
 8009238:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800923c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009240:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009244:	f8cd 8018 	str.w	r8, [sp, #24]
 8009248:	9307      	str	r3, [sp, #28]
 800924a:	4b9d      	ldr	r3, [pc, #628]	@ (80094c0 <_printf_float+0x2c8>)
 800924c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009250:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009254:	f7f7 fc6e 	bl	8000b34 <__aeabi_dcmpun>
 8009258:	bb70      	cbnz	r0, 80092b8 <_printf_float+0xc0>
 800925a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800925e:	4b98      	ldr	r3, [pc, #608]	@ (80094c0 <_printf_float+0x2c8>)
 8009260:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009264:	f7f7 fc48 	bl	8000af8 <__aeabi_dcmple>
 8009268:	bb30      	cbnz	r0, 80092b8 <_printf_float+0xc0>
 800926a:	2200      	movs	r2, #0
 800926c:	2300      	movs	r3, #0
 800926e:	4640      	mov	r0, r8
 8009270:	4649      	mov	r1, r9
 8009272:	f7f7 fc37 	bl	8000ae4 <__aeabi_dcmplt>
 8009276:	b110      	cbz	r0, 800927e <_printf_float+0x86>
 8009278:	232d      	movs	r3, #45	@ 0x2d
 800927a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800927e:	4a91      	ldr	r2, [pc, #580]	@ (80094c4 <_printf_float+0x2cc>)
 8009280:	4b91      	ldr	r3, [pc, #580]	@ (80094c8 <_printf_float+0x2d0>)
 8009282:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009286:	bf8c      	ite	hi
 8009288:	4690      	movhi	r8, r2
 800928a:	4698      	movls	r8, r3
 800928c:	2303      	movs	r3, #3
 800928e:	f04f 0900 	mov.w	r9, #0
 8009292:	6123      	str	r3, [r4, #16]
 8009294:	f02b 0304 	bic.w	r3, fp, #4
 8009298:	6023      	str	r3, [r4, #0]
 800929a:	4633      	mov	r3, r6
 800929c:	aa0b      	add	r2, sp, #44	@ 0x2c
 800929e:	4621      	mov	r1, r4
 80092a0:	4628      	mov	r0, r5
 80092a2:	9700      	str	r7, [sp, #0]
 80092a4:	f000 f9d2 	bl	800964c <_printf_common>
 80092a8:	3001      	adds	r0, #1
 80092aa:	f040 808d 	bne.w	80093c8 <_printf_float+0x1d0>
 80092ae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80092b2:	b00d      	add	sp, #52	@ 0x34
 80092b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092b8:	4642      	mov	r2, r8
 80092ba:	464b      	mov	r3, r9
 80092bc:	4640      	mov	r0, r8
 80092be:	4649      	mov	r1, r9
 80092c0:	f7f7 fc38 	bl	8000b34 <__aeabi_dcmpun>
 80092c4:	b140      	cbz	r0, 80092d8 <_printf_float+0xe0>
 80092c6:	464b      	mov	r3, r9
 80092c8:	4a80      	ldr	r2, [pc, #512]	@ (80094cc <_printf_float+0x2d4>)
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	bfbc      	itt	lt
 80092ce:	232d      	movlt	r3, #45	@ 0x2d
 80092d0:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80092d4:	4b7e      	ldr	r3, [pc, #504]	@ (80094d0 <_printf_float+0x2d8>)
 80092d6:	e7d4      	b.n	8009282 <_printf_float+0x8a>
 80092d8:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80092dc:	6863      	ldr	r3, [r4, #4]
 80092de:	9206      	str	r2, [sp, #24]
 80092e0:	1c5a      	adds	r2, r3, #1
 80092e2:	d13b      	bne.n	800935c <_printf_float+0x164>
 80092e4:	2306      	movs	r3, #6
 80092e6:	6063      	str	r3, [r4, #4]
 80092e8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80092ec:	2300      	movs	r3, #0
 80092ee:	4628      	mov	r0, r5
 80092f0:	6022      	str	r2, [r4, #0]
 80092f2:	9303      	str	r3, [sp, #12]
 80092f4:	ab0a      	add	r3, sp, #40	@ 0x28
 80092f6:	e9cd a301 	strd	sl, r3, [sp, #4]
 80092fa:	ab09      	add	r3, sp, #36	@ 0x24
 80092fc:	ec49 8b10 	vmov	d0, r8, r9
 8009300:	9300      	str	r3, [sp, #0]
 8009302:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009306:	6861      	ldr	r1, [r4, #4]
 8009308:	f7ff fed8 	bl	80090bc <__cvt>
 800930c:	9b06      	ldr	r3, [sp, #24]
 800930e:	4680      	mov	r8, r0
 8009310:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009312:	2b47      	cmp	r3, #71	@ 0x47
 8009314:	d129      	bne.n	800936a <_printf_float+0x172>
 8009316:	1cc8      	adds	r0, r1, #3
 8009318:	db02      	blt.n	8009320 <_printf_float+0x128>
 800931a:	6863      	ldr	r3, [r4, #4]
 800931c:	4299      	cmp	r1, r3
 800931e:	dd41      	ble.n	80093a4 <_printf_float+0x1ac>
 8009320:	f1aa 0a02 	sub.w	sl, sl, #2
 8009324:	fa5f fa8a 	uxtb.w	sl, sl
 8009328:	3901      	subs	r1, #1
 800932a:	4652      	mov	r2, sl
 800932c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009330:	9109      	str	r1, [sp, #36]	@ 0x24
 8009332:	f7ff ff28 	bl	8009186 <__exponent>
 8009336:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009338:	4681      	mov	r9, r0
 800933a:	1813      	adds	r3, r2, r0
 800933c:	2a01      	cmp	r2, #1
 800933e:	6123      	str	r3, [r4, #16]
 8009340:	dc02      	bgt.n	8009348 <_printf_float+0x150>
 8009342:	6822      	ldr	r2, [r4, #0]
 8009344:	07d2      	lsls	r2, r2, #31
 8009346:	d501      	bpl.n	800934c <_printf_float+0x154>
 8009348:	3301      	adds	r3, #1
 800934a:	6123      	str	r3, [r4, #16]
 800934c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009350:	2b00      	cmp	r3, #0
 8009352:	d0a2      	beq.n	800929a <_printf_float+0xa2>
 8009354:	232d      	movs	r3, #45	@ 0x2d
 8009356:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800935a:	e79e      	b.n	800929a <_printf_float+0xa2>
 800935c:	9a06      	ldr	r2, [sp, #24]
 800935e:	2a47      	cmp	r2, #71	@ 0x47
 8009360:	d1c2      	bne.n	80092e8 <_printf_float+0xf0>
 8009362:	2b00      	cmp	r3, #0
 8009364:	d1c0      	bne.n	80092e8 <_printf_float+0xf0>
 8009366:	2301      	movs	r3, #1
 8009368:	e7bd      	b.n	80092e6 <_printf_float+0xee>
 800936a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800936e:	d9db      	bls.n	8009328 <_printf_float+0x130>
 8009370:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009374:	d118      	bne.n	80093a8 <_printf_float+0x1b0>
 8009376:	2900      	cmp	r1, #0
 8009378:	6863      	ldr	r3, [r4, #4]
 800937a:	dd0b      	ble.n	8009394 <_printf_float+0x19c>
 800937c:	6121      	str	r1, [r4, #16]
 800937e:	b913      	cbnz	r3, 8009386 <_printf_float+0x18e>
 8009380:	6822      	ldr	r2, [r4, #0]
 8009382:	07d0      	lsls	r0, r2, #31
 8009384:	d502      	bpl.n	800938c <_printf_float+0x194>
 8009386:	3301      	adds	r3, #1
 8009388:	440b      	add	r3, r1
 800938a:	6123      	str	r3, [r4, #16]
 800938c:	f04f 0900 	mov.w	r9, #0
 8009390:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009392:	e7db      	b.n	800934c <_printf_float+0x154>
 8009394:	b913      	cbnz	r3, 800939c <_printf_float+0x1a4>
 8009396:	6822      	ldr	r2, [r4, #0]
 8009398:	07d2      	lsls	r2, r2, #31
 800939a:	d501      	bpl.n	80093a0 <_printf_float+0x1a8>
 800939c:	3302      	adds	r3, #2
 800939e:	e7f4      	b.n	800938a <_printf_float+0x192>
 80093a0:	2301      	movs	r3, #1
 80093a2:	e7f2      	b.n	800938a <_printf_float+0x192>
 80093a4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80093a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80093aa:	4299      	cmp	r1, r3
 80093ac:	db05      	blt.n	80093ba <_printf_float+0x1c2>
 80093ae:	6823      	ldr	r3, [r4, #0]
 80093b0:	6121      	str	r1, [r4, #16]
 80093b2:	07d8      	lsls	r0, r3, #31
 80093b4:	d5ea      	bpl.n	800938c <_printf_float+0x194>
 80093b6:	1c4b      	adds	r3, r1, #1
 80093b8:	e7e7      	b.n	800938a <_printf_float+0x192>
 80093ba:	2900      	cmp	r1, #0
 80093bc:	bfd4      	ite	le
 80093be:	f1c1 0202 	rsble	r2, r1, #2
 80093c2:	2201      	movgt	r2, #1
 80093c4:	4413      	add	r3, r2
 80093c6:	e7e0      	b.n	800938a <_printf_float+0x192>
 80093c8:	6823      	ldr	r3, [r4, #0]
 80093ca:	055a      	lsls	r2, r3, #21
 80093cc:	d407      	bmi.n	80093de <_printf_float+0x1e6>
 80093ce:	6923      	ldr	r3, [r4, #16]
 80093d0:	4642      	mov	r2, r8
 80093d2:	4631      	mov	r1, r6
 80093d4:	4628      	mov	r0, r5
 80093d6:	47b8      	blx	r7
 80093d8:	3001      	adds	r0, #1
 80093da:	d12b      	bne.n	8009434 <_printf_float+0x23c>
 80093dc:	e767      	b.n	80092ae <_printf_float+0xb6>
 80093de:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80093e2:	f240 80dd 	bls.w	80095a0 <_printf_float+0x3a8>
 80093e6:	2200      	movs	r2, #0
 80093e8:	2300      	movs	r3, #0
 80093ea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80093ee:	f7f7 fb6f 	bl	8000ad0 <__aeabi_dcmpeq>
 80093f2:	2800      	cmp	r0, #0
 80093f4:	d033      	beq.n	800945e <_printf_float+0x266>
 80093f6:	2301      	movs	r3, #1
 80093f8:	4a36      	ldr	r2, [pc, #216]	@ (80094d4 <_printf_float+0x2dc>)
 80093fa:	4631      	mov	r1, r6
 80093fc:	4628      	mov	r0, r5
 80093fe:	47b8      	blx	r7
 8009400:	3001      	adds	r0, #1
 8009402:	f43f af54 	beq.w	80092ae <_printf_float+0xb6>
 8009406:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800940a:	4543      	cmp	r3, r8
 800940c:	db02      	blt.n	8009414 <_printf_float+0x21c>
 800940e:	6823      	ldr	r3, [r4, #0]
 8009410:	07d8      	lsls	r0, r3, #31
 8009412:	d50f      	bpl.n	8009434 <_printf_float+0x23c>
 8009414:	4631      	mov	r1, r6
 8009416:	4628      	mov	r0, r5
 8009418:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800941c:	47b8      	blx	r7
 800941e:	3001      	adds	r0, #1
 8009420:	f43f af45 	beq.w	80092ae <_printf_float+0xb6>
 8009424:	f04f 0900 	mov.w	r9, #0
 8009428:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800942c:	f104 0a1a 	add.w	sl, r4, #26
 8009430:	45c8      	cmp	r8, r9
 8009432:	dc09      	bgt.n	8009448 <_printf_float+0x250>
 8009434:	6823      	ldr	r3, [r4, #0]
 8009436:	079b      	lsls	r3, r3, #30
 8009438:	f100 8103 	bmi.w	8009642 <_printf_float+0x44a>
 800943c:	68e0      	ldr	r0, [r4, #12]
 800943e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009440:	4298      	cmp	r0, r3
 8009442:	bfb8      	it	lt
 8009444:	4618      	movlt	r0, r3
 8009446:	e734      	b.n	80092b2 <_printf_float+0xba>
 8009448:	2301      	movs	r3, #1
 800944a:	4652      	mov	r2, sl
 800944c:	4631      	mov	r1, r6
 800944e:	4628      	mov	r0, r5
 8009450:	47b8      	blx	r7
 8009452:	3001      	adds	r0, #1
 8009454:	f43f af2b 	beq.w	80092ae <_printf_float+0xb6>
 8009458:	f109 0901 	add.w	r9, r9, #1
 800945c:	e7e8      	b.n	8009430 <_printf_float+0x238>
 800945e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009460:	2b00      	cmp	r3, #0
 8009462:	dc39      	bgt.n	80094d8 <_printf_float+0x2e0>
 8009464:	2301      	movs	r3, #1
 8009466:	4a1b      	ldr	r2, [pc, #108]	@ (80094d4 <_printf_float+0x2dc>)
 8009468:	4631      	mov	r1, r6
 800946a:	4628      	mov	r0, r5
 800946c:	47b8      	blx	r7
 800946e:	3001      	adds	r0, #1
 8009470:	f43f af1d 	beq.w	80092ae <_printf_float+0xb6>
 8009474:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009478:	ea59 0303 	orrs.w	r3, r9, r3
 800947c:	d102      	bne.n	8009484 <_printf_float+0x28c>
 800947e:	6823      	ldr	r3, [r4, #0]
 8009480:	07d9      	lsls	r1, r3, #31
 8009482:	d5d7      	bpl.n	8009434 <_printf_float+0x23c>
 8009484:	4631      	mov	r1, r6
 8009486:	4628      	mov	r0, r5
 8009488:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800948c:	47b8      	blx	r7
 800948e:	3001      	adds	r0, #1
 8009490:	f43f af0d 	beq.w	80092ae <_printf_float+0xb6>
 8009494:	f04f 0a00 	mov.w	sl, #0
 8009498:	f104 0b1a 	add.w	fp, r4, #26
 800949c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800949e:	425b      	negs	r3, r3
 80094a0:	4553      	cmp	r3, sl
 80094a2:	dc01      	bgt.n	80094a8 <_printf_float+0x2b0>
 80094a4:	464b      	mov	r3, r9
 80094a6:	e793      	b.n	80093d0 <_printf_float+0x1d8>
 80094a8:	2301      	movs	r3, #1
 80094aa:	465a      	mov	r2, fp
 80094ac:	4631      	mov	r1, r6
 80094ae:	4628      	mov	r0, r5
 80094b0:	47b8      	blx	r7
 80094b2:	3001      	adds	r0, #1
 80094b4:	f43f aefb 	beq.w	80092ae <_printf_float+0xb6>
 80094b8:	f10a 0a01 	add.w	sl, sl, #1
 80094bc:	e7ee      	b.n	800949c <_printf_float+0x2a4>
 80094be:	bf00      	nop
 80094c0:	7fefffff 	.word	0x7fefffff
 80094c4:	08022f90 	.word	0x08022f90
 80094c8:	08022f8c 	.word	0x08022f8c
 80094cc:	08022f98 	.word	0x08022f98
 80094d0:	08022f94 	.word	0x08022f94
 80094d4:	08022f9c 	.word	0x08022f9c
 80094d8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80094da:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80094de:	4553      	cmp	r3, sl
 80094e0:	bfa8      	it	ge
 80094e2:	4653      	movge	r3, sl
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	4699      	mov	r9, r3
 80094e8:	dc36      	bgt.n	8009558 <_printf_float+0x360>
 80094ea:	f04f 0b00 	mov.w	fp, #0
 80094ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80094f2:	f104 021a 	add.w	r2, r4, #26
 80094f6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80094f8:	9306      	str	r3, [sp, #24]
 80094fa:	eba3 0309 	sub.w	r3, r3, r9
 80094fe:	455b      	cmp	r3, fp
 8009500:	dc31      	bgt.n	8009566 <_printf_float+0x36e>
 8009502:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009504:	459a      	cmp	sl, r3
 8009506:	dc3a      	bgt.n	800957e <_printf_float+0x386>
 8009508:	6823      	ldr	r3, [r4, #0]
 800950a:	07da      	lsls	r2, r3, #31
 800950c:	d437      	bmi.n	800957e <_printf_float+0x386>
 800950e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009510:	ebaa 0903 	sub.w	r9, sl, r3
 8009514:	9b06      	ldr	r3, [sp, #24]
 8009516:	ebaa 0303 	sub.w	r3, sl, r3
 800951a:	4599      	cmp	r9, r3
 800951c:	bfa8      	it	ge
 800951e:	4699      	movge	r9, r3
 8009520:	f1b9 0f00 	cmp.w	r9, #0
 8009524:	dc33      	bgt.n	800958e <_printf_float+0x396>
 8009526:	f04f 0800 	mov.w	r8, #0
 800952a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800952e:	f104 0b1a 	add.w	fp, r4, #26
 8009532:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009534:	ebaa 0303 	sub.w	r3, sl, r3
 8009538:	eba3 0309 	sub.w	r3, r3, r9
 800953c:	4543      	cmp	r3, r8
 800953e:	f77f af79 	ble.w	8009434 <_printf_float+0x23c>
 8009542:	2301      	movs	r3, #1
 8009544:	465a      	mov	r2, fp
 8009546:	4631      	mov	r1, r6
 8009548:	4628      	mov	r0, r5
 800954a:	47b8      	blx	r7
 800954c:	3001      	adds	r0, #1
 800954e:	f43f aeae 	beq.w	80092ae <_printf_float+0xb6>
 8009552:	f108 0801 	add.w	r8, r8, #1
 8009556:	e7ec      	b.n	8009532 <_printf_float+0x33a>
 8009558:	4642      	mov	r2, r8
 800955a:	4631      	mov	r1, r6
 800955c:	4628      	mov	r0, r5
 800955e:	47b8      	blx	r7
 8009560:	3001      	adds	r0, #1
 8009562:	d1c2      	bne.n	80094ea <_printf_float+0x2f2>
 8009564:	e6a3      	b.n	80092ae <_printf_float+0xb6>
 8009566:	2301      	movs	r3, #1
 8009568:	4631      	mov	r1, r6
 800956a:	4628      	mov	r0, r5
 800956c:	9206      	str	r2, [sp, #24]
 800956e:	47b8      	blx	r7
 8009570:	3001      	adds	r0, #1
 8009572:	f43f ae9c 	beq.w	80092ae <_printf_float+0xb6>
 8009576:	f10b 0b01 	add.w	fp, fp, #1
 800957a:	9a06      	ldr	r2, [sp, #24]
 800957c:	e7bb      	b.n	80094f6 <_printf_float+0x2fe>
 800957e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009582:	4631      	mov	r1, r6
 8009584:	4628      	mov	r0, r5
 8009586:	47b8      	blx	r7
 8009588:	3001      	adds	r0, #1
 800958a:	d1c0      	bne.n	800950e <_printf_float+0x316>
 800958c:	e68f      	b.n	80092ae <_printf_float+0xb6>
 800958e:	9a06      	ldr	r2, [sp, #24]
 8009590:	464b      	mov	r3, r9
 8009592:	4631      	mov	r1, r6
 8009594:	4628      	mov	r0, r5
 8009596:	4442      	add	r2, r8
 8009598:	47b8      	blx	r7
 800959a:	3001      	adds	r0, #1
 800959c:	d1c3      	bne.n	8009526 <_printf_float+0x32e>
 800959e:	e686      	b.n	80092ae <_printf_float+0xb6>
 80095a0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80095a4:	f1ba 0f01 	cmp.w	sl, #1
 80095a8:	dc01      	bgt.n	80095ae <_printf_float+0x3b6>
 80095aa:	07db      	lsls	r3, r3, #31
 80095ac:	d536      	bpl.n	800961c <_printf_float+0x424>
 80095ae:	2301      	movs	r3, #1
 80095b0:	4642      	mov	r2, r8
 80095b2:	4631      	mov	r1, r6
 80095b4:	4628      	mov	r0, r5
 80095b6:	47b8      	blx	r7
 80095b8:	3001      	adds	r0, #1
 80095ba:	f43f ae78 	beq.w	80092ae <_printf_float+0xb6>
 80095be:	4631      	mov	r1, r6
 80095c0:	4628      	mov	r0, r5
 80095c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80095c6:	47b8      	blx	r7
 80095c8:	3001      	adds	r0, #1
 80095ca:	f43f ae70 	beq.w	80092ae <_printf_float+0xb6>
 80095ce:	2200      	movs	r2, #0
 80095d0:	2300      	movs	r3, #0
 80095d2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80095d6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80095da:	f7f7 fa79 	bl	8000ad0 <__aeabi_dcmpeq>
 80095de:	b9c0      	cbnz	r0, 8009612 <_printf_float+0x41a>
 80095e0:	4653      	mov	r3, sl
 80095e2:	f108 0201 	add.w	r2, r8, #1
 80095e6:	4631      	mov	r1, r6
 80095e8:	4628      	mov	r0, r5
 80095ea:	47b8      	blx	r7
 80095ec:	3001      	adds	r0, #1
 80095ee:	d10c      	bne.n	800960a <_printf_float+0x412>
 80095f0:	e65d      	b.n	80092ae <_printf_float+0xb6>
 80095f2:	2301      	movs	r3, #1
 80095f4:	465a      	mov	r2, fp
 80095f6:	4631      	mov	r1, r6
 80095f8:	4628      	mov	r0, r5
 80095fa:	47b8      	blx	r7
 80095fc:	3001      	adds	r0, #1
 80095fe:	f43f ae56 	beq.w	80092ae <_printf_float+0xb6>
 8009602:	f108 0801 	add.w	r8, r8, #1
 8009606:	45d0      	cmp	r8, sl
 8009608:	dbf3      	blt.n	80095f2 <_printf_float+0x3fa>
 800960a:	464b      	mov	r3, r9
 800960c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009610:	e6df      	b.n	80093d2 <_printf_float+0x1da>
 8009612:	f04f 0800 	mov.w	r8, #0
 8009616:	f104 0b1a 	add.w	fp, r4, #26
 800961a:	e7f4      	b.n	8009606 <_printf_float+0x40e>
 800961c:	2301      	movs	r3, #1
 800961e:	4642      	mov	r2, r8
 8009620:	e7e1      	b.n	80095e6 <_printf_float+0x3ee>
 8009622:	2301      	movs	r3, #1
 8009624:	464a      	mov	r2, r9
 8009626:	4631      	mov	r1, r6
 8009628:	4628      	mov	r0, r5
 800962a:	47b8      	blx	r7
 800962c:	3001      	adds	r0, #1
 800962e:	f43f ae3e 	beq.w	80092ae <_printf_float+0xb6>
 8009632:	f108 0801 	add.w	r8, r8, #1
 8009636:	68e3      	ldr	r3, [r4, #12]
 8009638:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800963a:	1a5b      	subs	r3, r3, r1
 800963c:	4543      	cmp	r3, r8
 800963e:	dcf0      	bgt.n	8009622 <_printf_float+0x42a>
 8009640:	e6fc      	b.n	800943c <_printf_float+0x244>
 8009642:	f04f 0800 	mov.w	r8, #0
 8009646:	f104 0919 	add.w	r9, r4, #25
 800964a:	e7f4      	b.n	8009636 <_printf_float+0x43e>

0800964c <_printf_common>:
 800964c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009650:	4616      	mov	r6, r2
 8009652:	4698      	mov	r8, r3
 8009654:	688a      	ldr	r2, [r1, #8]
 8009656:	4607      	mov	r7, r0
 8009658:	690b      	ldr	r3, [r1, #16]
 800965a:	460c      	mov	r4, r1
 800965c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009660:	4293      	cmp	r3, r2
 8009662:	bfb8      	it	lt
 8009664:	4613      	movlt	r3, r2
 8009666:	6033      	str	r3, [r6, #0]
 8009668:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800966c:	b10a      	cbz	r2, 8009672 <_printf_common+0x26>
 800966e:	3301      	adds	r3, #1
 8009670:	6033      	str	r3, [r6, #0]
 8009672:	6823      	ldr	r3, [r4, #0]
 8009674:	0699      	lsls	r1, r3, #26
 8009676:	bf42      	ittt	mi
 8009678:	6833      	ldrmi	r3, [r6, #0]
 800967a:	3302      	addmi	r3, #2
 800967c:	6033      	strmi	r3, [r6, #0]
 800967e:	6825      	ldr	r5, [r4, #0]
 8009680:	f015 0506 	ands.w	r5, r5, #6
 8009684:	d106      	bne.n	8009694 <_printf_common+0x48>
 8009686:	f104 0a19 	add.w	sl, r4, #25
 800968a:	68e3      	ldr	r3, [r4, #12]
 800968c:	6832      	ldr	r2, [r6, #0]
 800968e:	1a9b      	subs	r3, r3, r2
 8009690:	42ab      	cmp	r3, r5
 8009692:	dc2b      	bgt.n	80096ec <_printf_common+0xa0>
 8009694:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009698:	6822      	ldr	r2, [r4, #0]
 800969a:	3b00      	subs	r3, #0
 800969c:	bf18      	it	ne
 800969e:	2301      	movne	r3, #1
 80096a0:	0692      	lsls	r2, r2, #26
 80096a2:	d430      	bmi.n	8009706 <_printf_common+0xba>
 80096a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80096a8:	4641      	mov	r1, r8
 80096aa:	4638      	mov	r0, r7
 80096ac:	47c8      	blx	r9
 80096ae:	3001      	adds	r0, #1
 80096b0:	d023      	beq.n	80096fa <_printf_common+0xae>
 80096b2:	6823      	ldr	r3, [r4, #0]
 80096b4:	341a      	adds	r4, #26
 80096b6:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 80096ba:	f003 0306 	and.w	r3, r3, #6
 80096be:	2b04      	cmp	r3, #4
 80096c0:	bf0a      	itet	eq
 80096c2:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 80096c6:	2500      	movne	r5, #0
 80096c8:	6833      	ldreq	r3, [r6, #0]
 80096ca:	f04f 0600 	mov.w	r6, #0
 80096ce:	bf08      	it	eq
 80096d0:	1aed      	subeq	r5, r5, r3
 80096d2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80096d6:	bf08      	it	eq
 80096d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80096dc:	4293      	cmp	r3, r2
 80096de:	bfc4      	itt	gt
 80096e0:	1a9b      	subgt	r3, r3, r2
 80096e2:	18ed      	addgt	r5, r5, r3
 80096e4:	42b5      	cmp	r5, r6
 80096e6:	d11a      	bne.n	800971e <_printf_common+0xd2>
 80096e8:	2000      	movs	r0, #0
 80096ea:	e008      	b.n	80096fe <_printf_common+0xb2>
 80096ec:	2301      	movs	r3, #1
 80096ee:	4652      	mov	r2, sl
 80096f0:	4641      	mov	r1, r8
 80096f2:	4638      	mov	r0, r7
 80096f4:	47c8      	blx	r9
 80096f6:	3001      	adds	r0, #1
 80096f8:	d103      	bne.n	8009702 <_printf_common+0xb6>
 80096fa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80096fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009702:	3501      	adds	r5, #1
 8009704:	e7c1      	b.n	800968a <_printf_common+0x3e>
 8009706:	18e1      	adds	r1, r4, r3
 8009708:	1c5a      	adds	r2, r3, #1
 800970a:	2030      	movs	r0, #48	@ 0x30
 800970c:	3302      	adds	r3, #2
 800970e:	4422      	add	r2, r4
 8009710:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009714:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009718:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800971c:	e7c2      	b.n	80096a4 <_printf_common+0x58>
 800971e:	2301      	movs	r3, #1
 8009720:	4622      	mov	r2, r4
 8009722:	4641      	mov	r1, r8
 8009724:	4638      	mov	r0, r7
 8009726:	47c8      	blx	r9
 8009728:	3001      	adds	r0, #1
 800972a:	d0e6      	beq.n	80096fa <_printf_common+0xae>
 800972c:	3601      	adds	r6, #1
 800972e:	e7d9      	b.n	80096e4 <_printf_common+0x98>

08009730 <_printf_i>:
 8009730:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009734:	7e0f      	ldrb	r7, [r1, #24]
 8009736:	4691      	mov	r9, r2
 8009738:	4680      	mov	r8, r0
 800973a:	460c      	mov	r4, r1
 800973c:	2f78      	cmp	r7, #120	@ 0x78
 800973e:	469a      	mov	sl, r3
 8009740:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009742:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009746:	d807      	bhi.n	8009758 <_printf_i+0x28>
 8009748:	2f62      	cmp	r7, #98	@ 0x62
 800974a:	d80a      	bhi.n	8009762 <_printf_i+0x32>
 800974c:	2f00      	cmp	r7, #0
 800974e:	f000 80d1 	beq.w	80098f4 <_printf_i+0x1c4>
 8009752:	2f58      	cmp	r7, #88	@ 0x58
 8009754:	f000 80b8 	beq.w	80098c8 <_printf_i+0x198>
 8009758:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800975c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009760:	e03a      	b.n	80097d8 <_printf_i+0xa8>
 8009762:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009766:	2b15      	cmp	r3, #21
 8009768:	d8f6      	bhi.n	8009758 <_printf_i+0x28>
 800976a:	a101      	add	r1, pc, #4	@ (adr r1, 8009770 <_printf_i+0x40>)
 800976c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009770:	080097c9 	.word	0x080097c9
 8009774:	080097dd 	.word	0x080097dd
 8009778:	08009759 	.word	0x08009759
 800977c:	08009759 	.word	0x08009759
 8009780:	08009759 	.word	0x08009759
 8009784:	08009759 	.word	0x08009759
 8009788:	080097dd 	.word	0x080097dd
 800978c:	08009759 	.word	0x08009759
 8009790:	08009759 	.word	0x08009759
 8009794:	08009759 	.word	0x08009759
 8009798:	08009759 	.word	0x08009759
 800979c:	080098db 	.word	0x080098db
 80097a0:	08009807 	.word	0x08009807
 80097a4:	08009895 	.word	0x08009895
 80097a8:	08009759 	.word	0x08009759
 80097ac:	08009759 	.word	0x08009759
 80097b0:	080098fd 	.word	0x080098fd
 80097b4:	08009759 	.word	0x08009759
 80097b8:	08009807 	.word	0x08009807
 80097bc:	08009759 	.word	0x08009759
 80097c0:	08009759 	.word	0x08009759
 80097c4:	0800989d 	.word	0x0800989d
 80097c8:	6833      	ldr	r3, [r6, #0]
 80097ca:	1d1a      	adds	r2, r3, #4
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	6032      	str	r2, [r6, #0]
 80097d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80097d4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80097d8:	2301      	movs	r3, #1
 80097da:	e09c      	b.n	8009916 <_printf_i+0x1e6>
 80097dc:	6833      	ldr	r3, [r6, #0]
 80097de:	6820      	ldr	r0, [r4, #0]
 80097e0:	1d19      	adds	r1, r3, #4
 80097e2:	6031      	str	r1, [r6, #0]
 80097e4:	0606      	lsls	r6, r0, #24
 80097e6:	d501      	bpl.n	80097ec <_printf_i+0xbc>
 80097e8:	681d      	ldr	r5, [r3, #0]
 80097ea:	e003      	b.n	80097f4 <_printf_i+0xc4>
 80097ec:	0645      	lsls	r5, r0, #25
 80097ee:	d5fb      	bpl.n	80097e8 <_printf_i+0xb8>
 80097f0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80097f4:	2d00      	cmp	r5, #0
 80097f6:	da03      	bge.n	8009800 <_printf_i+0xd0>
 80097f8:	232d      	movs	r3, #45	@ 0x2d
 80097fa:	426d      	negs	r5, r5
 80097fc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009800:	4858      	ldr	r0, [pc, #352]	@ (8009964 <_printf_i+0x234>)
 8009802:	230a      	movs	r3, #10
 8009804:	e011      	b.n	800982a <_printf_i+0xfa>
 8009806:	6821      	ldr	r1, [r4, #0]
 8009808:	6833      	ldr	r3, [r6, #0]
 800980a:	0608      	lsls	r0, r1, #24
 800980c:	f853 5b04 	ldr.w	r5, [r3], #4
 8009810:	d402      	bmi.n	8009818 <_printf_i+0xe8>
 8009812:	0649      	lsls	r1, r1, #25
 8009814:	bf48      	it	mi
 8009816:	b2ad      	uxthmi	r5, r5
 8009818:	2f6f      	cmp	r7, #111	@ 0x6f
 800981a:	6033      	str	r3, [r6, #0]
 800981c:	4851      	ldr	r0, [pc, #324]	@ (8009964 <_printf_i+0x234>)
 800981e:	bf14      	ite	ne
 8009820:	230a      	movne	r3, #10
 8009822:	2308      	moveq	r3, #8
 8009824:	2100      	movs	r1, #0
 8009826:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800982a:	6866      	ldr	r6, [r4, #4]
 800982c:	2e00      	cmp	r6, #0
 800982e:	60a6      	str	r6, [r4, #8]
 8009830:	db05      	blt.n	800983e <_printf_i+0x10e>
 8009832:	6821      	ldr	r1, [r4, #0]
 8009834:	432e      	orrs	r6, r5
 8009836:	f021 0104 	bic.w	r1, r1, #4
 800983a:	6021      	str	r1, [r4, #0]
 800983c:	d04b      	beq.n	80098d6 <_printf_i+0x1a6>
 800983e:	4616      	mov	r6, r2
 8009840:	fbb5 f1f3 	udiv	r1, r5, r3
 8009844:	fb03 5711 	mls	r7, r3, r1, r5
 8009848:	5dc7      	ldrb	r7, [r0, r7]
 800984a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800984e:	462f      	mov	r7, r5
 8009850:	460d      	mov	r5, r1
 8009852:	42bb      	cmp	r3, r7
 8009854:	d9f4      	bls.n	8009840 <_printf_i+0x110>
 8009856:	2b08      	cmp	r3, #8
 8009858:	d10b      	bne.n	8009872 <_printf_i+0x142>
 800985a:	6823      	ldr	r3, [r4, #0]
 800985c:	07df      	lsls	r7, r3, #31
 800985e:	d508      	bpl.n	8009872 <_printf_i+0x142>
 8009860:	6923      	ldr	r3, [r4, #16]
 8009862:	6861      	ldr	r1, [r4, #4]
 8009864:	4299      	cmp	r1, r3
 8009866:	bfde      	ittt	le
 8009868:	2330      	movle	r3, #48	@ 0x30
 800986a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800986e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8009872:	1b92      	subs	r2, r2, r6
 8009874:	6122      	str	r2, [r4, #16]
 8009876:	464b      	mov	r3, r9
 8009878:	aa03      	add	r2, sp, #12
 800987a:	4621      	mov	r1, r4
 800987c:	4640      	mov	r0, r8
 800987e:	f8cd a000 	str.w	sl, [sp]
 8009882:	f7ff fee3 	bl	800964c <_printf_common>
 8009886:	3001      	adds	r0, #1
 8009888:	d14a      	bne.n	8009920 <_printf_i+0x1f0>
 800988a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800988e:	b004      	add	sp, #16
 8009890:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009894:	6823      	ldr	r3, [r4, #0]
 8009896:	f043 0320 	orr.w	r3, r3, #32
 800989a:	6023      	str	r3, [r4, #0]
 800989c:	2778      	movs	r7, #120	@ 0x78
 800989e:	4832      	ldr	r0, [pc, #200]	@ (8009968 <_printf_i+0x238>)
 80098a0:	6823      	ldr	r3, [r4, #0]
 80098a2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80098a6:	061f      	lsls	r7, r3, #24
 80098a8:	6831      	ldr	r1, [r6, #0]
 80098aa:	f851 5b04 	ldr.w	r5, [r1], #4
 80098ae:	d402      	bmi.n	80098b6 <_printf_i+0x186>
 80098b0:	065f      	lsls	r7, r3, #25
 80098b2:	bf48      	it	mi
 80098b4:	b2ad      	uxthmi	r5, r5
 80098b6:	6031      	str	r1, [r6, #0]
 80098b8:	07d9      	lsls	r1, r3, #31
 80098ba:	bf44      	itt	mi
 80098bc:	f043 0320 	orrmi.w	r3, r3, #32
 80098c0:	6023      	strmi	r3, [r4, #0]
 80098c2:	b11d      	cbz	r5, 80098cc <_printf_i+0x19c>
 80098c4:	2310      	movs	r3, #16
 80098c6:	e7ad      	b.n	8009824 <_printf_i+0xf4>
 80098c8:	4826      	ldr	r0, [pc, #152]	@ (8009964 <_printf_i+0x234>)
 80098ca:	e7e9      	b.n	80098a0 <_printf_i+0x170>
 80098cc:	6823      	ldr	r3, [r4, #0]
 80098ce:	f023 0320 	bic.w	r3, r3, #32
 80098d2:	6023      	str	r3, [r4, #0]
 80098d4:	e7f6      	b.n	80098c4 <_printf_i+0x194>
 80098d6:	4616      	mov	r6, r2
 80098d8:	e7bd      	b.n	8009856 <_printf_i+0x126>
 80098da:	6833      	ldr	r3, [r6, #0]
 80098dc:	6825      	ldr	r5, [r4, #0]
 80098de:	1d18      	adds	r0, r3, #4
 80098e0:	6961      	ldr	r1, [r4, #20]
 80098e2:	6030      	str	r0, [r6, #0]
 80098e4:	062e      	lsls	r6, r5, #24
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	d501      	bpl.n	80098ee <_printf_i+0x1be>
 80098ea:	6019      	str	r1, [r3, #0]
 80098ec:	e002      	b.n	80098f4 <_printf_i+0x1c4>
 80098ee:	0668      	lsls	r0, r5, #25
 80098f0:	d5fb      	bpl.n	80098ea <_printf_i+0x1ba>
 80098f2:	8019      	strh	r1, [r3, #0]
 80098f4:	2300      	movs	r3, #0
 80098f6:	4616      	mov	r6, r2
 80098f8:	6123      	str	r3, [r4, #16]
 80098fa:	e7bc      	b.n	8009876 <_printf_i+0x146>
 80098fc:	6833      	ldr	r3, [r6, #0]
 80098fe:	2100      	movs	r1, #0
 8009900:	1d1a      	adds	r2, r3, #4
 8009902:	6032      	str	r2, [r6, #0]
 8009904:	681e      	ldr	r6, [r3, #0]
 8009906:	6862      	ldr	r2, [r4, #4]
 8009908:	4630      	mov	r0, r6
 800990a:	f000 f9d1 	bl	8009cb0 <memchr>
 800990e:	b108      	cbz	r0, 8009914 <_printf_i+0x1e4>
 8009910:	1b80      	subs	r0, r0, r6
 8009912:	6060      	str	r0, [r4, #4]
 8009914:	6863      	ldr	r3, [r4, #4]
 8009916:	6123      	str	r3, [r4, #16]
 8009918:	2300      	movs	r3, #0
 800991a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800991e:	e7aa      	b.n	8009876 <_printf_i+0x146>
 8009920:	6923      	ldr	r3, [r4, #16]
 8009922:	4632      	mov	r2, r6
 8009924:	4649      	mov	r1, r9
 8009926:	4640      	mov	r0, r8
 8009928:	47d0      	blx	sl
 800992a:	3001      	adds	r0, #1
 800992c:	d0ad      	beq.n	800988a <_printf_i+0x15a>
 800992e:	6823      	ldr	r3, [r4, #0]
 8009930:	079b      	lsls	r3, r3, #30
 8009932:	d413      	bmi.n	800995c <_printf_i+0x22c>
 8009934:	68e0      	ldr	r0, [r4, #12]
 8009936:	9b03      	ldr	r3, [sp, #12]
 8009938:	4298      	cmp	r0, r3
 800993a:	bfb8      	it	lt
 800993c:	4618      	movlt	r0, r3
 800993e:	e7a6      	b.n	800988e <_printf_i+0x15e>
 8009940:	2301      	movs	r3, #1
 8009942:	4632      	mov	r2, r6
 8009944:	4649      	mov	r1, r9
 8009946:	4640      	mov	r0, r8
 8009948:	47d0      	blx	sl
 800994a:	3001      	adds	r0, #1
 800994c:	d09d      	beq.n	800988a <_printf_i+0x15a>
 800994e:	3501      	adds	r5, #1
 8009950:	68e3      	ldr	r3, [r4, #12]
 8009952:	9903      	ldr	r1, [sp, #12]
 8009954:	1a5b      	subs	r3, r3, r1
 8009956:	42ab      	cmp	r3, r5
 8009958:	dcf2      	bgt.n	8009940 <_printf_i+0x210>
 800995a:	e7eb      	b.n	8009934 <_printf_i+0x204>
 800995c:	2500      	movs	r5, #0
 800995e:	f104 0619 	add.w	r6, r4, #25
 8009962:	e7f5      	b.n	8009950 <_printf_i+0x220>
 8009964:	08022f9e 	.word	0x08022f9e
 8009968:	08022faf 	.word	0x08022faf

0800996c <sniprintf>:
 800996c:	b40c      	push	{r2, r3}
 800996e:	4b19      	ldr	r3, [pc, #100]	@ (80099d4 <sniprintf+0x68>)
 8009970:	b530      	push	{r4, r5, lr}
 8009972:	1e0c      	subs	r4, r1, #0
 8009974:	b09d      	sub	sp, #116	@ 0x74
 8009976:	681d      	ldr	r5, [r3, #0]
 8009978:	da08      	bge.n	800998c <sniprintf+0x20>
 800997a:	238b      	movs	r3, #139	@ 0x8b
 800997c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009980:	602b      	str	r3, [r5, #0]
 8009982:	b01d      	add	sp, #116	@ 0x74
 8009984:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009988:	b002      	add	sp, #8
 800998a:	4770      	bx	lr
 800998c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009990:	9002      	str	r0, [sp, #8]
 8009992:	9006      	str	r0, [sp, #24]
 8009994:	a902      	add	r1, sp, #8
 8009996:	f8ad 3014 	strh.w	r3, [sp, #20]
 800999a:	f04f 0300 	mov.w	r3, #0
 800999e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80099a0:	4628      	mov	r0, r5
 80099a2:	931b      	str	r3, [sp, #108]	@ 0x6c
 80099a4:	bf14      	ite	ne
 80099a6:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80099aa:	4623      	moveq	r3, r4
 80099ac:	9304      	str	r3, [sp, #16]
 80099ae:	9307      	str	r3, [sp, #28]
 80099b0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80099b4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80099b8:	ab21      	add	r3, sp, #132	@ 0x84
 80099ba:	9301      	str	r3, [sp, #4]
 80099bc:	f001 f84e 	bl	800aa5c <_svfiprintf_r>
 80099c0:	1c43      	adds	r3, r0, #1
 80099c2:	bfbc      	itt	lt
 80099c4:	238b      	movlt	r3, #139	@ 0x8b
 80099c6:	602b      	strlt	r3, [r5, #0]
 80099c8:	2c00      	cmp	r4, #0
 80099ca:	d0da      	beq.n	8009982 <sniprintf+0x16>
 80099cc:	9b02      	ldr	r3, [sp, #8]
 80099ce:	2200      	movs	r2, #0
 80099d0:	701a      	strb	r2, [r3, #0]
 80099d2:	e7d6      	b.n	8009982 <sniprintf+0x16>
 80099d4:	2000002c 	.word	0x2000002c

080099d8 <std>:
 80099d8:	2300      	movs	r3, #0
 80099da:	b510      	push	{r4, lr}
 80099dc:	4604      	mov	r4, r0
 80099de:	6083      	str	r3, [r0, #8]
 80099e0:	8181      	strh	r1, [r0, #12]
 80099e2:	4619      	mov	r1, r3
 80099e4:	6643      	str	r3, [r0, #100]	@ 0x64
 80099e6:	81c2      	strh	r2, [r0, #14]
 80099e8:	2208      	movs	r2, #8
 80099ea:	6183      	str	r3, [r0, #24]
 80099ec:	e9c0 3300 	strd	r3, r3, [r0]
 80099f0:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80099f4:	305c      	adds	r0, #92	@ 0x5c
 80099f6:	f000 f921 	bl	8009c3c <memset>
 80099fa:	4b0d      	ldr	r3, [pc, #52]	@ (8009a30 <std+0x58>)
 80099fc:	6224      	str	r4, [r4, #32]
 80099fe:	6263      	str	r3, [r4, #36]	@ 0x24
 8009a00:	4b0c      	ldr	r3, [pc, #48]	@ (8009a34 <std+0x5c>)
 8009a02:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009a04:	4b0c      	ldr	r3, [pc, #48]	@ (8009a38 <std+0x60>)
 8009a06:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009a08:	4b0c      	ldr	r3, [pc, #48]	@ (8009a3c <std+0x64>)
 8009a0a:	6323      	str	r3, [r4, #48]	@ 0x30
 8009a0c:	4b0c      	ldr	r3, [pc, #48]	@ (8009a40 <std+0x68>)
 8009a0e:	429c      	cmp	r4, r3
 8009a10:	d006      	beq.n	8009a20 <std+0x48>
 8009a12:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009a16:	4294      	cmp	r4, r2
 8009a18:	d002      	beq.n	8009a20 <std+0x48>
 8009a1a:	33d0      	adds	r3, #208	@ 0xd0
 8009a1c:	429c      	cmp	r4, r3
 8009a1e:	d105      	bne.n	8009a2c <std+0x54>
 8009a20:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009a24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a28:	f000 b93a 	b.w	8009ca0 <__retarget_lock_init_recursive>
 8009a2c:	bd10      	pop	{r4, pc}
 8009a2e:	bf00      	nop
 8009a30:	0800b8a1 	.word	0x0800b8a1
 8009a34:	0800b8c3 	.word	0x0800b8c3
 8009a38:	0800b8fb 	.word	0x0800b8fb
 8009a3c:	0800b91f 	.word	0x0800b91f
 8009a40:	20000670 	.word	0x20000670

08009a44 <stdio_exit_handler>:
 8009a44:	4a02      	ldr	r2, [pc, #8]	@ (8009a50 <stdio_exit_handler+0xc>)
 8009a46:	4903      	ldr	r1, [pc, #12]	@ (8009a54 <stdio_exit_handler+0x10>)
 8009a48:	4803      	ldr	r0, [pc, #12]	@ (8009a58 <stdio_exit_handler+0x14>)
 8009a4a:	f000 b869 	b.w	8009b20 <_fwalk_sglue>
 8009a4e:	bf00      	nop
 8009a50:	20000020 	.word	0x20000020
 8009a54:	0800b135 	.word	0x0800b135
 8009a58:	20000030 	.word	0x20000030

08009a5c <cleanup_stdio>:
 8009a5c:	6841      	ldr	r1, [r0, #4]
 8009a5e:	4b0c      	ldr	r3, [pc, #48]	@ (8009a90 <cleanup_stdio+0x34>)
 8009a60:	4299      	cmp	r1, r3
 8009a62:	b510      	push	{r4, lr}
 8009a64:	4604      	mov	r4, r0
 8009a66:	d001      	beq.n	8009a6c <cleanup_stdio+0x10>
 8009a68:	f001 fb64 	bl	800b134 <_fflush_r>
 8009a6c:	68a1      	ldr	r1, [r4, #8]
 8009a6e:	4b09      	ldr	r3, [pc, #36]	@ (8009a94 <cleanup_stdio+0x38>)
 8009a70:	4299      	cmp	r1, r3
 8009a72:	d002      	beq.n	8009a7a <cleanup_stdio+0x1e>
 8009a74:	4620      	mov	r0, r4
 8009a76:	f001 fb5d 	bl	800b134 <_fflush_r>
 8009a7a:	68e1      	ldr	r1, [r4, #12]
 8009a7c:	4b06      	ldr	r3, [pc, #24]	@ (8009a98 <cleanup_stdio+0x3c>)
 8009a7e:	4299      	cmp	r1, r3
 8009a80:	d004      	beq.n	8009a8c <cleanup_stdio+0x30>
 8009a82:	4620      	mov	r0, r4
 8009a84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a88:	f001 bb54 	b.w	800b134 <_fflush_r>
 8009a8c:	bd10      	pop	{r4, pc}
 8009a8e:	bf00      	nop
 8009a90:	20000670 	.word	0x20000670
 8009a94:	200006d8 	.word	0x200006d8
 8009a98:	20000740 	.word	0x20000740

08009a9c <global_stdio_init.part.0>:
 8009a9c:	b510      	push	{r4, lr}
 8009a9e:	4b0b      	ldr	r3, [pc, #44]	@ (8009acc <global_stdio_init.part.0+0x30>)
 8009aa0:	2104      	movs	r1, #4
 8009aa2:	4c0b      	ldr	r4, [pc, #44]	@ (8009ad0 <global_stdio_init.part.0+0x34>)
 8009aa4:	4a0b      	ldr	r2, [pc, #44]	@ (8009ad4 <global_stdio_init.part.0+0x38>)
 8009aa6:	4620      	mov	r0, r4
 8009aa8:	601a      	str	r2, [r3, #0]
 8009aaa:	2200      	movs	r2, #0
 8009aac:	f7ff ff94 	bl	80099d8 <std>
 8009ab0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009ab4:	2201      	movs	r2, #1
 8009ab6:	2109      	movs	r1, #9
 8009ab8:	f7ff ff8e 	bl	80099d8 <std>
 8009abc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009ac0:	2202      	movs	r2, #2
 8009ac2:	2112      	movs	r1, #18
 8009ac4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ac8:	f7ff bf86 	b.w	80099d8 <std>
 8009acc:	200007a8 	.word	0x200007a8
 8009ad0:	20000670 	.word	0x20000670
 8009ad4:	08009a45 	.word	0x08009a45

08009ad8 <__sfp_lock_acquire>:
 8009ad8:	4801      	ldr	r0, [pc, #4]	@ (8009ae0 <__sfp_lock_acquire+0x8>)
 8009ada:	f000 b8e2 	b.w	8009ca2 <__retarget_lock_acquire_recursive>
 8009ade:	bf00      	nop
 8009ae0:	200007ad 	.word	0x200007ad

08009ae4 <__sfp_lock_release>:
 8009ae4:	4801      	ldr	r0, [pc, #4]	@ (8009aec <__sfp_lock_release+0x8>)
 8009ae6:	f000 b8dd 	b.w	8009ca4 <__retarget_lock_release_recursive>
 8009aea:	bf00      	nop
 8009aec:	200007ad 	.word	0x200007ad

08009af0 <__sinit>:
 8009af0:	b510      	push	{r4, lr}
 8009af2:	4604      	mov	r4, r0
 8009af4:	f7ff fff0 	bl	8009ad8 <__sfp_lock_acquire>
 8009af8:	6a23      	ldr	r3, [r4, #32]
 8009afa:	b11b      	cbz	r3, 8009b04 <__sinit+0x14>
 8009afc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b00:	f7ff bff0 	b.w	8009ae4 <__sfp_lock_release>
 8009b04:	4b04      	ldr	r3, [pc, #16]	@ (8009b18 <__sinit+0x28>)
 8009b06:	6223      	str	r3, [r4, #32]
 8009b08:	4b04      	ldr	r3, [pc, #16]	@ (8009b1c <__sinit+0x2c>)
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d1f5      	bne.n	8009afc <__sinit+0xc>
 8009b10:	f7ff ffc4 	bl	8009a9c <global_stdio_init.part.0>
 8009b14:	e7f2      	b.n	8009afc <__sinit+0xc>
 8009b16:	bf00      	nop
 8009b18:	08009a5d 	.word	0x08009a5d
 8009b1c:	200007a8 	.word	0x200007a8

08009b20 <_fwalk_sglue>:
 8009b20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b24:	4607      	mov	r7, r0
 8009b26:	4688      	mov	r8, r1
 8009b28:	4614      	mov	r4, r2
 8009b2a:	2600      	movs	r6, #0
 8009b2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009b30:	f1b9 0901 	subs.w	r9, r9, #1
 8009b34:	d505      	bpl.n	8009b42 <_fwalk_sglue+0x22>
 8009b36:	6824      	ldr	r4, [r4, #0]
 8009b38:	2c00      	cmp	r4, #0
 8009b3a:	d1f7      	bne.n	8009b2c <_fwalk_sglue+0xc>
 8009b3c:	4630      	mov	r0, r6
 8009b3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b42:	89ab      	ldrh	r3, [r5, #12]
 8009b44:	2b01      	cmp	r3, #1
 8009b46:	d907      	bls.n	8009b58 <_fwalk_sglue+0x38>
 8009b48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009b4c:	3301      	adds	r3, #1
 8009b4e:	d003      	beq.n	8009b58 <_fwalk_sglue+0x38>
 8009b50:	4629      	mov	r1, r5
 8009b52:	4638      	mov	r0, r7
 8009b54:	47c0      	blx	r8
 8009b56:	4306      	orrs	r6, r0
 8009b58:	3568      	adds	r5, #104	@ 0x68
 8009b5a:	e7e9      	b.n	8009b30 <_fwalk_sglue+0x10>

08009b5c <iprintf>:
 8009b5c:	b40f      	push	{r0, r1, r2, r3}
 8009b5e:	b507      	push	{r0, r1, r2, lr}
 8009b60:	4906      	ldr	r1, [pc, #24]	@ (8009b7c <iprintf+0x20>)
 8009b62:	ab04      	add	r3, sp, #16
 8009b64:	6808      	ldr	r0, [r1, #0]
 8009b66:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b6a:	6881      	ldr	r1, [r0, #8]
 8009b6c:	9301      	str	r3, [sp, #4]
 8009b6e:	f001 f89b 	bl	800aca8 <_vfiprintf_r>
 8009b72:	b003      	add	sp, #12
 8009b74:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b78:	b004      	add	sp, #16
 8009b7a:	4770      	bx	lr
 8009b7c:	2000002c 	.word	0x2000002c

08009b80 <_puts_r>:
 8009b80:	6a03      	ldr	r3, [r0, #32]
 8009b82:	b570      	push	{r4, r5, r6, lr}
 8009b84:	4605      	mov	r5, r0
 8009b86:	460e      	mov	r6, r1
 8009b88:	6884      	ldr	r4, [r0, #8]
 8009b8a:	b90b      	cbnz	r3, 8009b90 <_puts_r+0x10>
 8009b8c:	f7ff ffb0 	bl	8009af0 <__sinit>
 8009b90:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009b92:	07db      	lsls	r3, r3, #31
 8009b94:	d405      	bmi.n	8009ba2 <_puts_r+0x22>
 8009b96:	89a3      	ldrh	r3, [r4, #12]
 8009b98:	0598      	lsls	r0, r3, #22
 8009b9a:	d402      	bmi.n	8009ba2 <_puts_r+0x22>
 8009b9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009b9e:	f000 f880 	bl	8009ca2 <__retarget_lock_acquire_recursive>
 8009ba2:	89a3      	ldrh	r3, [r4, #12]
 8009ba4:	0719      	lsls	r1, r3, #28
 8009ba6:	d502      	bpl.n	8009bae <_puts_r+0x2e>
 8009ba8:	6923      	ldr	r3, [r4, #16]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d135      	bne.n	8009c1a <_puts_r+0x9a>
 8009bae:	4621      	mov	r1, r4
 8009bb0:	4628      	mov	r0, r5
 8009bb2:	f001 ff25 	bl	800ba00 <__swsetup_r>
 8009bb6:	b380      	cbz	r0, 8009c1a <_puts_r+0x9a>
 8009bb8:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8009bbc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009bbe:	07da      	lsls	r2, r3, #31
 8009bc0:	d405      	bmi.n	8009bce <_puts_r+0x4e>
 8009bc2:	89a3      	ldrh	r3, [r4, #12]
 8009bc4:	059b      	lsls	r3, r3, #22
 8009bc6:	d402      	bmi.n	8009bce <_puts_r+0x4e>
 8009bc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009bca:	f000 f86b 	bl	8009ca4 <__retarget_lock_release_recursive>
 8009bce:	4628      	mov	r0, r5
 8009bd0:	bd70      	pop	{r4, r5, r6, pc}
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	da04      	bge.n	8009be0 <_puts_r+0x60>
 8009bd6:	69a2      	ldr	r2, [r4, #24]
 8009bd8:	429a      	cmp	r2, r3
 8009bda:	dc17      	bgt.n	8009c0c <_puts_r+0x8c>
 8009bdc:	290a      	cmp	r1, #10
 8009bde:	d015      	beq.n	8009c0c <_puts_r+0x8c>
 8009be0:	6823      	ldr	r3, [r4, #0]
 8009be2:	1c5a      	adds	r2, r3, #1
 8009be4:	6022      	str	r2, [r4, #0]
 8009be6:	7019      	strb	r1, [r3, #0]
 8009be8:	68a3      	ldr	r3, [r4, #8]
 8009bea:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009bee:	3b01      	subs	r3, #1
 8009bf0:	60a3      	str	r3, [r4, #8]
 8009bf2:	2900      	cmp	r1, #0
 8009bf4:	d1ed      	bne.n	8009bd2 <_puts_r+0x52>
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	da11      	bge.n	8009c1e <_puts_r+0x9e>
 8009bfa:	4622      	mov	r2, r4
 8009bfc:	210a      	movs	r1, #10
 8009bfe:	4628      	mov	r0, r5
 8009c00:	f001 febf 	bl	800b982 <__swbuf_r>
 8009c04:	3001      	adds	r0, #1
 8009c06:	d0d7      	beq.n	8009bb8 <_puts_r+0x38>
 8009c08:	250a      	movs	r5, #10
 8009c0a:	e7d7      	b.n	8009bbc <_puts_r+0x3c>
 8009c0c:	4622      	mov	r2, r4
 8009c0e:	4628      	mov	r0, r5
 8009c10:	f001 feb7 	bl	800b982 <__swbuf_r>
 8009c14:	3001      	adds	r0, #1
 8009c16:	d1e7      	bne.n	8009be8 <_puts_r+0x68>
 8009c18:	e7ce      	b.n	8009bb8 <_puts_r+0x38>
 8009c1a:	3e01      	subs	r6, #1
 8009c1c:	e7e4      	b.n	8009be8 <_puts_r+0x68>
 8009c1e:	6823      	ldr	r3, [r4, #0]
 8009c20:	1c5a      	adds	r2, r3, #1
 8009c22:	6022      	str	r2, [r4, #0]
 8009c24:	220a      	movs	r2, #10
 8009c26:	701a      	strb	r2, [r3, #0]
 8009c28:	e7ee      	b.n	8009c08 <_puts_r+0x88>
	...

08009c2c <puts>:
 8009c2c:	4b02      	ldr	r3, [pc, #8]	@ (8009c38 <puts+0xc>)
 8009c2e:	4601      	mov	r1, r0
 8009c30:	6818      	ldr	r0, [r3, #0]
 8009c32:	f7ff bfa5 	b.w	8009b80 <_puts_r>
 8009c36:	bf00      	nop
 8009c38:	2000002c 	.word	0x2000002c

08009c3c <memset>:
 8009c3c:	4402      	add	r2, r0
 8009c3e:	4603      	mov	r3, r0
 8009c40:	4293      	cmp	r3, r2
 8009c42:	d100      	bne.n	8009c46 <memset+0xa>
 8009c44:	4770      	bx	lr
 8009c46:	f803 1b01 	strb.w	r1, [r3], #1
 8009c4a:	e7f9      	b.n	8009c40 <memset+0x4>

08009c4c <__errno>:
 8009c4c:	4b01      	ldr	r3, [pc, #4]	@ (8009c54 <__errno+0x8>)
 8009c4e:	6818      	ldr	r0, [r3, #0]
 8009c50:	4770      	bx	lr
 8009c52:	bf00      	nop
 8009c54:	2000002c 	.word	0x2000002c

08009c58 <__libc_init_array>:
 8009c58:	b570      	push	{r4, r5, r6, lr}
 8009c5a:	4d0d      	ldr	r5, [pc, #52]	@ (8009c90 <__libc_init_array+0x38>)
 8009c5c:	2600      	movs	r6, #0
 8009c5e:	4c0d      	ldr	r4, [pc, #52]	@ (8009c94 <__libc_init_array+0x3c>)
 8009c60:	1b64      	subs	r4, r4, r5
 8009c62:	10a4      	asrs	r4, r4, #2
 8009c64:	42a6      	cmp	r6, r4
 8009c66:	d109      	bne.n	8009c7c <__libc_init_array+0x24>
 8009c68:	4d0b      	ldr	r5, [pc, #44]	@ (8009c98 <__libc_init_array+0x40>)
 8009c6a:	2600      	movs	r6, #0
 8009c6c:	4c0b      	ldr	r4, [pc, #44]	@ (8009c9c <__libc_init_array+0x44>)
 8009c6e:	f002 f911 	bl	800be94 <_init>
 8009c72:	1b64      	subs	r4, r4, r5
 8009c74:	10a4      	asrs	r4, r4, #2
 8009c76:	42a6      	cmp	r6, r4
 8009c78:	d105      	bne.n	8009c86 <__libc_init_array+0x2e>
 8009c7a:	bd70      	pop	{r4, r5, r6, pc}
 8009c7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c80:	3601      	adds	r6, #1
 8009c82:	4798      	blx	r3
 8009c84:	e7ee      	b.n	8009c64 <__libc_init_array+0xc>
 8009c86:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c8a:	3601      	adds	r6, #1
 8009c8c:	4798      	blx	r3
 8009c8e:	e7f2      	b.n	8009c76 <__libc_init_array+0x1e>
 8009c90:	0802330c 	.word	0x0802330c
 8009c94:	0802330c 	.word	0x0802330c
 8009c98:	0802330c 	.word	0x0802330c
 8009c9c:	08023310 	.word	0x08023310

08009ca0 <__retarget_lock_init_recursive>:
 8009ca0:	4770      	bx	lr

08009ca2 <__retarget_lock_acquire_recursive>:
 8009ca2:	4770      	bx	lr

08009ca4 <__retarget_lock_release_recursive>:
 8009ca4:	4770      	bx	lr
	...

08009ca8 <_localeconv_r>:
 8009ca8:	4800      	ldr	r0, [pc, #0]	@ (8009cac <_localeconv_r+0x4>)
 8009caa:	4770      	bx	lr
 8009cac:	2000016c 	.word	0x2000016c

08009cb0 <memchr>:
 8009cb0:	b2c9      	uxtb	r1, r1
 8009cb2:	4603      	mov	r3, r0
 8009cb4:	4402      	add	r2, r0
 8009cb6:	b510      	push	{r4, lr}
 8009cb8:	4293      	cmp	r3, r2
 8009cba:	4618      	mov	r0, r3
 8009cbc:	d101      	bne.n	8009cc2 <memchr+0x12>
 8009cbe:	2000      	movs	r0, #0
 8009cc0:	e003      	b.n	8009cca <memchr+0x1a>
 8009cc2:	7804      	ldrb	r4, [r0, #0]
 8009cc4:	3301      	adds	r3, #1
 8009cc6:	428c      	cmp	r4, r1
 8009cc8:	d1f6      	bne.n	8009cb8 <memchr+0x8>
 8009cca:	bd10      	pop	{r4, pc}

08009ccc <memcpy>:
 8009ccc:	440a      	add	r2, r1
 8009cce:	1e43      	subs	r3, r0, #1
 8009cd0:	4291      	cmp	r1, r2
 8009cd2:	d100      	bne.n	8009cd6 <memcpy+0xa>
 8009cd4:	4770      	bx	lr
 8009cd6:	b510      	push	{r4, lr}
 8009cd8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009cdc:	4291      	cmp	r1, r2
 8009cde:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009ce2:	d1f9      	bne.n	8009cd8 <memcpy+0xc>
 8009ce4:	bd10      	pop	{r4, pc}

08009ce6 <quorem>:
 8009ce6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cea:	6903      	ldr	r3, [r0, #16]
 8009cec:	4607      	mov	r7, r0
 8009cee:	690c      	ldr	r4, [r1, #16]
 8009cf0:	42a3      	cmp	r3, r4
 8009cf2:	f2c0 8083 	blt.w	8009dfc <quorem+0x116>
 8009cf6:	3c01      	subs	r4, #1
 8009cf8:	f100 0514 	add.w	r5, r0, #20
 8009cfc:	f101 0814 	add.w	r8, r1, #20
 8009d00:	00a3      	lsls	r3, r4, #2
 8009d02:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009d06:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009d0a:	9300      	str	r3, [sp, #0]
 8009d0c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009d10:	9301      	str	r3, [sp, #4]
 8009d12:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009d16:	3301      	adds	r3, #1
 8009d18:	429a      	cmp	r2, r3
 8009d1a:	fbb2 f6f3 	udiv	r6, r2, r3
 8009d1e:	d331      	bcc.n	8009d84 <quorem+0x9e>
 8009d20:	f04f 0a00 	mov.w	sl, #0
 8009d24:	46c4      	mov	ip, r8
 8009d26:	46ae      	mov	lr, r5
 8009d28:	46d3      	mov	fp, sl
 8009d2a:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009d2e:	b298      	uxth	r0, r3
 8009d30:	45e1      	cmp	r9, ip
 8009d32:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8009d36:	fb06 a000 	mla	r0, r6, r0, sl
 8009d3a:	ea4f 4210 	mov.w	r2, r0, lsr #16
 8009d3e:	b280      	uxth	r0, r0
 8009d40:	fb06 2303 	mla	r3, r6, r3, r2
 8009d44:	f8de 2000 	ldr.w	r2, [lr]
 8009d48:	b292      	uxth	r2, r2
 8009d4a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009d4e:	eba2 0200 	sub.w	r2, r2, r0
 8009d52:	b29b      	uxth	r3, r3
 8009d54:	f8de 0000 	ldr.w	r0, [lr]
 8009d58:	445a      	add	r2, fp
 8009d5a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009d5e:	b292      	uxth	r2, r2
 8009d60:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009d64:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009d68:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009d6c:	f84e 2b04 	str.w	r2, [lr], #4
 8009d70:	d2db      	bcs.n	8009d2a <quorem+0x44>
 8009d72:	9b00      	ldr	r3, [sp, #0]
 8009d74:	58eb      	ldr	r3, [r5, r3]
 8009d76:	b92b      	cbnz	r3, 8009d84 <quorem+0x9e>
 8009d78:	9b01      	ldr	r3, [sp, #4]
 8009d7a:	3b04      	subs	r3, #4
 8009d7c:	429d      	cmp	r5, r3
 8009d7e:	461a      	mov	r2, r3
 8009d80:	d330      	bcc.n	8009de4 <quorem+0xfe>
 8009d82:	613c      	str	r4, [r7, #16]
 8009d84:	4638      	mov	r0, r7
 8009d86:	f001 fc7f 	bl	800b688 <__mcmp>
 8009d8a:	2800      	cmp	r0, #0
 8009d8c:	db26      	blt.n	8009ddc <quorem+0xf6>
 8009d8e:	4629      	mov	r1, r5
 8009d90:	2000      	movs	r0, #0
 8009d92:	f858 2b04 	ldr.w	r2, [r8], #4
 8009d96:	f8d1 c000 	ldr.w	ip, [r1]
 8009d9a:	fa1f fe82 	uxth.w	lr, r2
 8009d9e:	45c1      	cmp	r9, r8
 8009da0:	fa1f f38c 	uxth.w	r3, ip
 8009da4:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8009da8:	eba3 030e 	sub.w	r3, r3, lr
 8009dac:	4403      	add	r3, r0
 8009dae:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009db2:	b29b      	uxth	r3, r3
 8009db4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009db8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009dbc:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009dc0:	f841 3b04 	str.w	r3, [r1], #4
 8009dc4:	d2e5      	bcs.n	8009d92 <quorem+0xac>
 8009dc6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009dca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009dce:	b922      	cbnz	r2, 8009dda <quorem+0xf4>
 8009dd0:	3b04      	subs	r3, #4
 8009dd2:	429d      	cmp	r5, r3
 8009dd4:	461a      	mov	r2, r3
 8009dd6:	d30b      	bcc.n	8009df0 <quorem+0x10a>
 8009dd8:	613c      	str	r4, [r7, #16]
 8009dda:	3601      	adds	r6, #1
 8009ddc:	4630      	mov	r0, r6
 8009dde:	b003      	add	sp, #12
 8009de0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009de4:	6812      	ldr	r2, [r2, #0]
 8009de6:	3b04      	subs	r3, #4
 8009de8:	2a00      	cmp	r2, #0
 8009dea:	d1ca      	bne.n	8009d82 <quorem+0x9c>
 8009dec:	3c01      	subs	r4, #1
 8009dee:	e7c5      	b.n	8009d7c <quorem+0x96>
 8009df0:	6812      	ldr	r2, [r2, #0]
 8009df2:	3b04      	subs	r3, #4
 8009df4:	2a00      	cmp	r2, #0
 8009df6:	d1ef      	bne.n	8009dd8 <quorem+0xf2>
 8009df8:	3c01      	subs	r4, #1
 8009dfa:	e7ea      	b.n	8009dd2 <quorem+0xec>
 8009dfc:	2000      	movs	r0, #0
 8009dfe:	e7ee      	b.n	8009dde <quorem+0xf8>

08009e00 <_dtoa_r>:
 8009e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e04:	69c7      	ldr	r7, [r0, #28]
 8009e06:	b097      	sub	sp, #92	@ 0x5c
 8009e08:	4681      	mov	r9, r0
 8009e0a:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009e0c:	9107      	str	r1, [sp, #28]
 8009e0e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009e10:	9311      	str	r3, [sp, #68]	@ 0x44
 8009e12:	ec55 4b10 	vmov	r4, r5, d0
 8009e16:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009e1a:	b97f      	cbnz	r7, 8009e3c <_dtoa_r+0x3c>
 8009e1c:	2010      	movs	r0, #16
 8009e1e:	f001 f85b 	bl	800aed8 <malloc>
 8009e22:	4602      	mov	r2, r0
 8009e24:	f8c9 001c 	str.w	r0, [r9, #28]
 8009e28:	b920      	cbnz	r0, 8009e34 <_dtoa_r+0x34>
 8009e2a:	4ba9      	ldr	r3, [pc, #676]	@ (800a0d0 <_dtoa_r+0x2d0>)
 8009e2c:	21ef      	movs	r1, #239	@ 0xef
 8009e2e:	48a9      	ldr	r0, [pc, #676]	@ (800a0d4 <_dtoa_r+0x2d4>)
 8009e30:	f001 ff30 	bl	800bc94 <__assert_func>
 8009e34:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009e38:	6007      	str	r7, [r0, #0]
 8009e3a:	60c7      	str	r7, [r0, #12]
 8009e3c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009e40:	6819      	ldr	r1, [r3, #0]
 8009e42:	b159      	cbz	r1, 8009e5c <_dtoa_r+0x5c>
 8009e44:	685a      	ldr	r2, [r3, #4]
 8009e46:	2301      	movs	r3, #1
 8009e48:	4648      	mov	r0, r9
 8009e4a:	4093      	lsls	r3, r2
 8009e4c:	604a      	str	r2, [r1, #4]
 8009e4e:	608b      	str	r3, [r1, #8]
 8009e50:	f001 f9e4 	bl	800b21c <_Bfree>
 8009e54:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009e58:	2200      	movs	r2, #0
 8009e5a:	601a      	str	r2, [r3, #0]
 8009e5c:	1e2b      	subs	r3, r5, #0
 8009e5e:	bfb7      	itett	lt
 8009e60:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009e64:	2300      	movge	r3, #0
 8009e66:	2201      	movlt	r2, #1
 8009e68:	9305      	strlt	r3, [sp, #20]
 8009e6a:	bfa8      	it	ge
 8009e6c:	6033      	strge	r3, [r6, #0]
 8009e6e:	9f05      	ldr	r7, [sp, #20]
 8009e70:	4b99      	ldr	r3, [pc, #612]	@ (800a0d8 <_dtoa_r+0x2d8>)
 8009e72:	bfb8      	it	lt
 8009e74:	6032      	strlt	r2, [r6, #0]
 8009e76:	43bb      	bics	r3, r7
 8009e78:	d112      	bne.n	8009ea0 <_dtoa_r+0xa0>
 8009e7a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009e7e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009e80:	6013      	str	r3, [r2, #0]
 8009e82:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009e86:	4323      	orrs	r3, r4
 8009e88:	f000 855a 	beq.w	800a940 <_dtoa_r+0xb40>
 8009e8c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009e8e:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800a0ec <_dtoa_r+0x2ec>
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	f000 855c 	beq.w	800a950 <_dtoa_r+0xb50>
 8009e98:	f10a 0303 	add.w	r3, sl, #3
 8009e9c:	f000 bd56 	b.w	800a94c <_dtoa_r+0xb4c>
 8009ea0:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009ea4:	2200      	movs	r2, #0
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	ec51 0b17 	vmov	r0, r1, d7
 8009eac:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8009eb0:	f7f6 fe0e 	bl	8000ad0 <__aeabi_dcmpeq>
 8009eb4:	4680      	mov	r8, r0
 8009eb6:	b158      	cbz	r0, 8009ed0 <_dtoa_r+0xd0>
 8009eb8:	2301      	movs	r3, #1
 8009eba:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009ebc:	6013      	str	r3, [r2, #0]
 8009ebe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009ec0:	b113      	cbz	r3, 8009ec8 <_dtoa_r+0xc8>
 8009ec2:	4b86      	ldr	r3, [pc, #536]	@ (800a0dc <_dtoa_r+0x2dc>)
 8009ec4:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009ec6:	6013      	str	r3, [r2, #0]
 8009ec8:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800a0f0 <_dtoa_r+0x2f0>
 8009ecc:	f000 bd40 	b.w	800a950 <_dtoa_r+0xb50>
 8009ed0:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009ed4:	aa14      	add	r2, sp, #80	@ 0x50
 8009ed6:	a915      	add	r1, sp, #84	@ 0x54
 8009ed8:	4648      	mov	r0, r9
 8009eda:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8009ede:	f001 fc87 	bl	800b7f0 <__d2b>
 8009ee2:	9002      	str	r0, [sp, #8]
 8009ee4:	2e00      	cmp	r6, #0
 8009ee6:	d076      	beq.n	8009fd6 <_dtoa_r+0x1d6>
 8009ee8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009eea:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009eee:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8009ef2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009ef6:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009efa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009efe:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009f02:	4619      	mov	r1, r3
 8009f04:	2200      	movs	r2, #0
 8009f06:	4b76      	ldr	r3, [pc, #472]	@ (800a0e0 <_dtoa_r+0x2e0>)
 8009f08:	f7f6 f9c2 	bl	8000290 <__aeabi_dsub>
 8009f0c:	a36a      	add	r3, pc, #424	@ (adr r3, 800a0b8 <_dtoa_r+0x2b8>)
 8009f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f12:	f7f6 fb75 	bl	8000600 <__aeabi_dmul>
 8009f16:	a36a      	add	r3, pc, #424	@ (adr r3, 800a0c0 <_dtoa_r+0x2c0>)
 8009f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f1c:	f7f6 f9ba 	bl	8000294 <__adddf3>
 8009f20:	4604      	mov	r4, r0
 8009f22:	460d      	mov	r5, r1
 8009f24:	4630      	mov	r0, r6
 8009f26:	f7f6 fb01 	bl	800052c <__aeabi_i2d>
 8009f2a:	a367      	add	r3, pc, #412	@ (adr r3, 800a0c8 <_dtoa_r+0x2c8>)
 8009f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f30:	f7f6 fb66 	bl	8000600 <__aeabi_dmul>
 8009f34:	4602      	mov	r2, r0
 8009f36:	460b      	mov	r3, r1
 8009f38:	4620      	mov	r0, r4
 8009f3a:	4629      	mov	r1, r5
 8009f3c:	f7f6 f9aa 	bl	8000294 <__adddf3>
 8009f40:	4604      	mov	r4, r0
 8009f42:	460d      	mov	r5, r1
 8009f44:	f7f6 fe0c 	bl	8000b60 <__aeabi_d2iz>
 8009f48:	2200      	movs	r2, #0
 8009f4a:	4607      	mov	r7, r0
 8009f4c:	2300      	movs	r3, #0
 8009f4e:	4620      	mov	r0, r4
 8009f50:	4629      	mov	r1, r5
 8009f52:	f7f6 fdc7 	bl	8000ae4 <__aeabi_dcmplt>
 8009f56:	b140      	cbz	r0, 8009f6a <_dtoa_r+0x16a>
 8009f58:	4638      	mov	r0, r7
 8009f5a:	f7f6 fae7 	bl	800052c <__aeabi_i2d>
 8009f5e:	4622      	mov	r2, r4
 8009f60:	462b      	mov	r3, r5
 8009f62:	f7f6 fdb5 	bl	8000ad0 <__aeabi_dcmpeq>
 8009f66:	b900      	cbnz	r0, 8009f6a <_dtoa_r+0x16a>
 8009f68:	3f01      	subs	r7, #1
 8009f6a:	2f16      	cmp	r7, #22
 8009f6c:	d852      	bhi.n	800a014 <_dtoa_r+0x214>
 8009f6e:	4b5d      	ldr	r3, [pc, #372]	@ (800a0e4 <_dtoa_r+0x2e4>)
 8009f70:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009f74:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f7c:	f7f6 fdb2 	bl	8000ae4 <__aeabi_dcmplt>
 8009f80:	2800      	cmp	r0, #0
 8009f82:	d049      	beq.n	800a018 <_dtoa_r+0x218>
 8009f84:	3f01      	subs	r7, #1
 8009f86:	2300      	movs	r3, #0
 8009f88:	9310      	str	r3, [sp, #64]	@ 0x40
 8009f8a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009f8c:	1b9b      	subs	r3, r3, r6
 8009f8e:	1e5a      	subs	r2, r3, #1
 8009f90:	bf4c      	ite	mi
 8009f92:	f1c3 0301 	rsbmi	r3, r3, #1
 8009f96:	2300      	movpl	r3, #0
 8009f98:	9206      	str	r2, [sp, #24]
 8009f9a:	bf45      	ittet	mi
 8009f9c:	9300      	strmi	r3, [sp, #0]
 8009f9e:	2300      	movmi	r3, #0
 8009fa0:	9300      	strpl	r3, [sp, #0]
 8009fa2:	9306      	strmi	r3, [sp, #24]
 8009fa4:	2f00      	cmp	r7, #0
 8009fa6:	db39      	blt.n	800a01c <_dtoa_r+0x21c>
 8009fa8:	9b06      	ldr	r3, [sp, #24]
 8009faa:	970d      	str	r7, [sp, #52]	@ 0x34
 8009fac:	443b      	add	r3, r7
 8009fae:	9306      	str	r3, [sp, #24]
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	9308      	str	r3, [sp, #32]
 8009fb4:	9b07      	ldr	r3, [sp, #28]
 8009fb6:	2b09      	cmp	r3, #9
 8009fb8:	d863      	bhi.n	800a082 <_dtoa_r+0x282>
 8009fba:	2b05      	cmp	r3, #5
 8009fbc:	bfc5      	ittet	gt
 8009fbe:	3b04      	subgt	r3, #4
 8009fc0:	2400      	movgt	r4, #0
 8009fc2:	2401      	movle	r4, #1
 8009fc4:	9307      	strgt	r3, [sp, #28]
 8009fc6:	9b07      	ldr	r3, [sp, #28]
 8009fc8:	3b02      	subs	r3, #2
 8009fca:	2b03      	cmp	r3, #3
 8009fcc:	d865      	bhi.n	800a09a <_dtoa_r+0x29a>
 8009fce:	e8df f003 	tbb	[pc, r3]
 8009fd2:	5654      	.short	0x5654
 8009fd4:	2d39      	.short	0x2d39
 8009fd6:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8009fda:	441e      	add	r6, r3
 8009fdc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009fe0:	2b20      	cmp	r3, #32
 8009fe2:	bfc9      	itett	gt
 8009fe4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009fe8:	f1c3 0320 	rsble	r3, r3, #32
 8009fec:	409f      	lslgt	r7, r3
 8009fee:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009ff2:	bfd8      	it	le
 8009ff4:	fa04 f003 	lslle.w	r0, r4, r3
 8009ff8:	f106 36ff 	add.w	r6, r6, #4294967295	@ 0xffffffff
 8009ffc:	bfc4      	itt	gt
 8009ffe:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a002:	ea47 0003 	orrgt.w	r0, r7, r3
 800a006:	f7f6 fa81 	bl	800050c <__aeabi_ui2d>
 800a00a:	2201      	movs	r2, #1
 800a00c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a010:	9212      	str	r2, [sp, #72]	@ 0x48
 800a012:	e776      	b.n	8009f02 <_dtoa_r+0x102>
 800a014:	2301      	movs	r3, #1
 800a016:	e7b7      	b.n	8009f88 <_dtoa_r+0x188>
 800a018:	9010      	str	r0, [sp, #64]	@ 0x40
 800a01a:	e7b6      	b.n	8009f8a <_dtoa_r+0x18a>
 800a01c:	9b00      	ldr	r3, [sp, #0]
 800a01e:	1bdb      	subs	r3, r3, r7
 800a020:	9300      	str	r3, [sp, #0]
 800a022:	427b      	negs	r3, r7
 800a024:	9308      	str	r3, [sp, #32]
 800a026:	2300      	movs	r3, #0
 800a028:	930d      	str	r3, [sp, #52]	@ 0x34
 800a02a:	e7c3      	b.n	8009fb4 <_dtoa_r+0x1b4>
 800a02c:	2301      	movs	r3, #1
 800a02e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a030:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a032:	eb07 0b03 	add.w	fp, r7, r3
 800a036:	f10b 0301 	add.w	r3, fp, #1
 800a03a:	2b01      	cmp	r3, #1
 800a03c:	9303      	str	r3, [sp, #12]
 800a03e:	bfb8      	it	lt
 800a040:	2301      	movlt	r3, #1
 800a042:	e006      	b.n	800a052 <_dtoa_r+0x252>
 800a044:	2301      	movs	r3, #1
 800a046:	9309      	str	r3, [sp, #36]	@ 0x24
 800a048:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	dd28      	ble.n	800a0a0 <_dtoa_r+0x2a0>
 800a04e:	469b      	mov	fp, r3
 800a050:	9303      	str	r3, [sp, #12]
 800a052:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800a056:	2100      	movs	r1, #0
 800a058:	2204      	movs	r2, #4
 800a05a:	f102 0514 	add.w	r5, r2, #20
 800a05e:	429d      	cmp	r5, r3
 800a060:	d926      	bls.n	800a0b0 <_dtoa_r+0x2b0>
 800a062:	6041      	str	r1, [r0, #4]
 800a064:	4648      	mov	r0, r9
 800a066:	f001 f899 	bl	800b19c <_Balloc>
 800a06a:	4682      	mov	sl, r0
 800a06c:	2800      	cmp	r0, #0
 800a06e:	d141      	bne.n	800a0f4 <_dtoa_r+0x2f4>
 800a070:	4b1d      	ldr	r3, [pc, #116]	@ (800a0e8 <_dtoa_r+0x2e8>)
 800a072:	4602      	mov	r2, r0
 800a074:	f240 11af 	movw	r1, #431	@ 0x1af
 800a078:	e6d9      	b.n	8009e2e <_dtoa_r+0x2e>
 800a07a:	2300      	movs	r3, #0
 800a07c:	e7e3      	b.n	800a046 <_dtoa_r+0x246>
 800a07e:	2300      	movs	r3, #0
 800a080:	e7d5      	b.n	800a02e <_dtoa_r+0x22e>
 800a082:	2401      	movs	r4, #1
 800a084:	2300      	movs	r3, #0
 800a086:	9409      	str	r4, [sp, #36]	@ 0x24
 800a088:	9307      	str	r3, [sp, #28]
 800a08a:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800a08e:	2200      	movs	r2, #0
 800a090:	2312      	movs	r3, #18
 800a092:	f8cd b00c 	str.w	fp, [sp, #12]
 800a096:	920c      	str	r2, [sp, #48]	@ 0x30
 800a098:	e7db      	b.n	800a052 <_dtoa_r+0x252>
 800a09a:	2301      	movs	r3, #1
 800a09c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a09e:	e7f4      	b.n	800a08a <_dtoa_r+0x28a>
 800a0a0:	f04f 0b01 	mov.w	fp, #1
 800a0a4:	465b      	mov	r3, fp
 800a0a6:	f8cd b00c 	str.w	fp, [sp, #12]
 800a0aa:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800a0ae:	e7d0      	b.n	800a052 <_dtoa_r+0x252>
 800a0b0:	3101      	adds	r1, #1
 800a0b2:	0052      	lsls	r2, r2, #1
 800a0b4:	e7d1      	b.n	800a05a <_dtoa_r+0x25a>
 800a0b6:	bf00      	nop
 800a0b8:	636f4361 	.word	0x636f4361
 800a0bc:	3fd287a7 	.word	0x3fd287a7
 800a0c0:	8b60c8b3 	.word	0x8b60c8b3
 800a0c4:	3fc68a28 	.word	0x3fc68a28
 800a0c8:	509f79fb 	.word	0x509f79fb
 800a0cc:	3fd34413 	.word	0x3fd34413
 800a0d0:	08022fcd 	.word	0x08022fcd
 800a0d4:	08022fe4 	.word	0x08022fe4
 800a0d8:	7ff00000 	.word	0x7ff00000
 800a0dc:	08022f9d 	.word	0x08022f9d
 800a0e0:	3ff80000 	.word	0x3ff80000
 800a0e4:	08023138 	.word	0x08023138
 800a0e8:	0802303c 	.word	0x0802303c
 800a0ec:	08022fc9 	.word	0x08022fc9
 800a0f0:	08022f9c 	.word	0x08022f9c
 800a0f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a0f8:	6018      	str	r0, [r3, #0]
 800a0fa:	9b03      	ldr	r3, [sp, #12]
 800a0fc:	2b0e      	cmp	r3, #14
 800a0fe:	f200 80a1 	bhi.w	800a244 <_dtoa_r+0x444>
 800a102:	2c00      	cmp	r4, #0
 800a104:	f000 809e 	beq.w	800a244 <_dtoa_r+0x444>
 800a108:	2f00      	cmp	r7, #0
 800a10a:	dd33      	ble.n	800a174 <_dtoa_r+0x374>
 800a10c:	f007 020f 	and.w	r2, r7, #15
 800a110:	4b9b      	ldr	r3, [pc, #620]	@ (800a380 <_dtoa_r+0x580>)
 800a112:	05f8      	lsls	r0, r7, #23
 800a114:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a118:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a11c:	ed93 7b00 	vldr	d7, [r3]
 800a120:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800a124:	d516      	bpl.n	800a154 <_dtoa_r+0x354>
 800a126:	4b97      	ldr	r3, [pc, #604]	@ (800a384 <_dtoa_r+0x584>)
 800a128:	f004 040f 	and.w	r4, r4, #15
 800a12c:	2603      	movs	r6, #3
 800a12e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a132:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a136:	f7f6 fb8d 	bl	8000854 <__aeabi_ddiv>
 800a13a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a13e:	4d91      	ldr	r5, [pc, #580]	@ (800a384 <_dtoa_r+0x584>)
 800a140:	b954      	cbnz	r4, 800a158 <_dtoa_r+0x358>
 800a142:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a146:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a14a:	f7f6 fb83 	bl	8000854 <__aeabi_ddiv>
 800a14e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a152:	e028      	b.n	800a1a6 <_dtoa_r+0x3a6>
 800a154:	2602      	movs	r6, #2
 800a156:	e7f2      	b.n	800a13e <_dtoa_r+0x33e>
 800a158:	07e1      	lsls	r1, r4, #31
 800a15a:	d508      	bpl.n	800a16e <_dtoa_r+0x36e>
 800a15c:	3601      	adds	r6, #1
 800a15e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a162:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a166:	f7f6 fa4b 	bl	8000600 <__aeabi_dmul>
 800a16a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a16e:	1064      	asrs	r4, r4, #1
 800a170:	3508      	adds	r5, #8
 800a172:	e7e5      	b.n	800a140 <_dtoa_r+0x340>
 800a174:	f000 80af 	beq.w	800a2d6 <_dtoa_r+0x4d6>
 800a178:	427c      	negs	r4, r7
 800a17a:	4b81      	ldr	r3, [pc, #516]	@ (800a380 <_dtoa_r+0x580>)
 800a17c:	4d81      	ldr	r5, [pc, #516]	@ (800a384 <_dtoa_r+0x584>)
 800a17e:	2602      	movs	r6, #2
 800a180:	f004 020f 	and.w	r2, r4, #15
 800a184:	1124      	asrs	r4, r4, #4
 800a186:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a18a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a18e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a192:	f7f6 fa35 	bl	8000600 <__aeabi_dmul>
 800a196:	2300      	movs	r3, #0
 800a198:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a19c:	2c00      	cmp	r4, #0
 800a19e:	f040 808f 	bne.w	800a2c0 <_dtoa_r+0x4c0>
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d1d3      	bne.n	800a14e <_dtoa_r+0x34e>
 800a1a6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a1a8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	f000 8094 	beq.w	800a2da <_dtoa_r+0x4da>
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	4b74      	ldr	r3, [pc, #464]	@ (800a388 <_dtoa_r+0x588>)
 800a1b6:	4620      	mov	r0, r4
 800a1b8:	4629      	mov	r1, r5
 800a1ba:	f7f6 fc93 	bl	8000ae4 <__aeabi_dcmplt>
 800a1be:	2800      	cmp	r0, #0
 800a1c0:	f000 808b 	beq.w	800a2da <_dtoa_r+0x4da>
 800a1c4:	9b03      	ldr	r3, [sp, #12]
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	f000 8087 	beq.w	800a2da <_dtoa_r+0x4da>
 800a1cc:	f1bb 0f00 	cmp.w	fp, #0
 800a1d0:	dd34      	ble.n	800a23c <_dtoa_r+0x43c>
 800a1d2:	4620      	mov	r0, r4
 800a1d4:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800a1d8:	3601      	adds	r6, #1
 800a1da:	465c      	mov	r4, fp
 800a1dc:	2200      	movs	r2, #0
 800a1de:	4b6b      	ldr	r3, [pc, #428]	@ (800a38c <_dtoa_r+0x58c>)
 800a1e0:	4629      	mov	r1, r5
 800a1e2:	f7f6 fa0d 	bl	8000600 <__aeabi_dmul>
 800a1e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a1ea:	4630      	mov	r0, r6
 800a1ec:	f7f6 f99e 	bl	800052c <__aeabi_i2d>
 800a1f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a1f4:	f7f6 fa04 	bl	8000600 <__aeabi_dmul>
 800a1f8:	2200      	movs	r2, #0
 800a1fa:	4b65      	ldr	r3, [pc, #404]	@ (800a390 <_dtoa_r+0x590>)
 800a1fc:	f7f6 f84a 	bl	8000294 <__adddf3>
 800a200:	4605      	mov	r5, r0
 800a202:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a206:	2c00      	cmp	r4, #0
 800a208:	d16a      	bne.n	800a2e0 <_dtoa_r+0x4e0>
 800a20a:	2200      	movs	r2, #0
 800a20c:	4b61      	ldr	r3, [pc, #388]	@ (800a394 <_dtoa_r+0x594>)
 800a20e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a212:	f7f6 f83d 	bl	8000290 <__aeabi_dsub>
 800a216:	4602      	mov	r2, r0
 800a218:	460b      	mov	r3, r1
 800a21a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a21e:	462a      	mov	r2, r5
 800a220:	4633      	mov	r3, r6
 800a222:	f7f6 fc7d 	bl	8000b20 <__aeabi_dcmpgt>
 800a226:	2800      	cmp	r0, #0
 800a228:	f040 8298 	bne.w	800a75c <_dtoa_r+0x95c>
 800a22c:	462a      	mov	r2, r5
 800a22e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a232:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a236:	f7f6 fc55 	bl	8000ae4 <__aeabi_dcmplt>
 800a23a:	bb38      	cbnz	r0, 800a28c <_dtoa_r+0x48c>
 800a23c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800a240:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a244:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a246:	2b00      	cmp	r3, #0
 800a248:	f2c0 8157 	blt.w	800a4fa <_dtoa_r+0x6fa>
 800a24c:	2f0e      	cmp	r7, #14
 800a24e:	f300 8154 	bgt.w	800a4fa <_dtoa_r+0x6fa>
 800a252:	4b4b      	ldr	r3, [pc, #300]	@ (800a380 <_dtoa_r+0x580>)
 800a254:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a258:	ed93 7b00 	vldr	d7, [r3]
 800a25c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a25e:	2b00      	cmp	r3, #0
 800a260:	ed8d 7b00 	vstr	d7, [sp]
 800a264:	f280 80e5 	bge.w	800a432 <_dtoa_r+0x632>
 800a268:	9b03      	ldr	r3, [sp, #12]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	f300 80e1 	bgt.w	800a432 <_dtoa_r+0x632>
 800a270:	d10c      	bne.n	800a28c <_dtoa_r+0x48c>
 800a272:	2200      	movs	r2, #0
 800a274:	4b47      	ldr	r3, [pc, #284]	@ (800a394 <_dtoa_r+0x594>)
 800a276:	ec51 0b17 	vmov	r0, r1, d7
 800a27a:	f7f6 f9c1 	bl	8000600 <__aeabi_dmul>
 800a27e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a282:	f7f6 fc43 	bl	8000b0c <__aeabi_dcmpge>
 800a286:	2800      	cmp	r0, #0
 800a288:	f000 8266 	beq.w	800a758 <_dtoa_r+0x958>
 800a28c:	2400      	movs	r4, #0
 800a28e:	4625      	mov	r5, r4
 800a290:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a292:	4656      	mov	r6, sl
 800a294:	ea6f 0803 	mvn.w	r8, r3
 800a298:	2700      	movs	r7, #0
 800a29a:	4621      	mov	r1, r4
 800a29c:	4648      	mov	r0, r9
 800a29e:	f000 ffbd 	bl	800b21c <_Bfree>
 800a2a2:	2d00      	cmp	r5, #0
 800a2a4:	f000 80bd 	beq.w	800a422 <_dtoa_r+0x622>
 800a2a8:	b12f      	cbz	r7, 800a2b6 <_dtoa_r+0x4b6>
 800a2aa:	42af      	cmp	r7, r5
 800a2ac:	d003      	beq.n	800a2b6 <_dtoa_r+0x4b6>
 800a2ae:	4639      	mov	r1, r7
 800a2b0:	4648      	mov	r0, r9
 800a2b2:	f000 ffb3 	bl	800b21c <_Bfree>
 800a2b6:	4629      	mov	r1, r5
 800a2b8:	4648      	mov	r0, r9
 800a2ba:	f000 ffaf 	bl	800b21c <_Bfree>
 800a2be:	e0b0      	b.n	800a422 <_dtoa_r+0x622>
 800a2c0:	07e2      	lsls	r2, r4, #31
 800a2c2:	d505      	bpl.n	800a2d0 <_dtoa_r+0x4d0>
 800a2c4:	3601      	adds	r6, #1
 800a2c6:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a2ca:	f7f6 f999 	bl	8000600 <__aeabi_dmul>
 800a2ce:	2301      	movs	r3, #1
 800a2d0:	1064      	asrs	r4, r4, #1
 800a2d2:	3508      	adds	r5, #8
 800a2d4:	e762      	b.n	800a19c <_dtoa_r+0x39c>
 800a2d6:	2602      	movs	r6, #2
 800a2d8:	e765      	b.n	800a1a6 <_dtoa_r+0x3a6>
 800a2da:	46b8      	mov	r8, r7
 800a2dc:	9c03      	ldr	r4, [sp, #12]
 800a2de:	e784      	b.n	800a1ea <_dtoa_r+0x3ea>
 800a2e0:	4b27      	ldr	r3, [pc, #156]	@ (800a380 <_dtoa_r+0x580>)
 800a2e2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a2e4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a2e8:	4454      	add	r4, sl
 800a2ea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a2ee:	2900      	cmp	r1, #0
 800a2f0:	d054      	beq.n	800a39c <_dtoa_r+0x59c>
 800a2f2:	2000      	movs	r0, #0
 800a2f4:	4928      	ldr	r1, [pc, #160]	@ (800a398 <_dtoa_r+0x598>)
 800a2f6:	f7f6 faad 	bl	8000854 <__aeabi_ddiv>
 800a2fa:	4633      	mov	r3, r6
 800a2fc:	4656      	mov	r6, sl
 800a2fe:	462a      	mov	r2, r5
 800a300:	f7f5 ffc6 	bl	8000290 <__aeabi_dsub>
 800a304:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a308:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a30c:	f7f6 fc28 	bl	8000b60 <__aeabi_d2iz>
 800a310:	4605      	mov	r5, r0
 800a312:	f7f6 f90b 	bl	800052c <__aeabi_i2d>
 800a316:	4602      	mov	r2, r0
 800a318:	460b      	mov	r3, r1
 800a31a:	3530      	adds	r5, #48	@ 0x30
 800a31c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a320:	f7f5 ffb6 	bl	8000290 <__aeabi_dsub>
 800a324:	4602      	mov	r2, r0
 800a326:	460b      	mov	r3, r1
 800a328:	f806 5b01 	strb.w	r5, [r6], #1
 800a32c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a330:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a334:	f7f6 fbd6 	bl	8000ae4 <__aeabi_dcmplt>
 800a338:	2800      	cmp	r0, #0
 800a33a:	d172      	bne.n	800a422 <_dtoa_r+0x622>
 800a33c:	2000      	movs	r0, #0
 800a33e:	4912      	ldr	r1, [pc, #72]	@ (800a388 <_dtoa_r+0x588>)
 800a340:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a344:	f7f5 ffa4 	bl	8000290 <__aeabi_dsub>
 800a348:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a34c:	f7f6 fbca 	bl	8000ae4 <__aeabi_dcmplt>
 800a350:	2800      	cmp	r0, #0
 800a352:	f040 80b4 	bne.w	800a4be <_dtoa_r+0x6be>
 800a356:	42a6      	cmp	r6, r4
 800a358:	f43f af70 	beq.w	800a23c <_dtoa_r+0x43c>
 800a35c:	2200      	movs	r2, #0
 800a35e:	4b0b      	ldr	r3, [pc, #44]	@ (800a38c <_dtoa_r+0x58c>)
 800a360:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a364:	f7f6 f94c 	bl	8000600 <__aeabi_dmul>
 800a368:	2200      	movs	r2, #0
 800a36a:	4b08      	ldr	r3, [pc, #32]	@ (800a38c <_dtoa_r+0x58c>)
 800a36c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a370:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a374:	f7f6 f944 	bl	8000600 <__aeabi_dmul>
 800a378:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a37c:	e7c4      	b.n	800a308 <_dtoa_r+0x508>
 800a37e:	bf00      	nop
 800a380:	08023138 	.word	0x08023138
 800a384:	08023110 	.word	0x08023110
 800a388:	3ff00000 	.word	0x3ff00000
 800a38c:	40240000 	.word	0x40240000
 800a390:	401c0000 	.word	0x401c0000
 800a394:	40140000 	.word	0x40140000
 800a398:	3fe00000 	.word	0x3fe00000
 800a39c:	4631      	mov	r1, r6
 800a39e:	4656      	mov	r6, sl
 800a3a0:	4628      	mov	r0, r5
 800a3a2:	f7f6 f92d 	bl	8000600 <__aeabi_dmul>
 800a3a6:	9413      	str	r4, [sp, #76]	@ 0x4c
 800a3a8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a3ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a3b0:	f7f6 fbd6 	bl	8000b60 <__aeabi_d2iz>
 800a3b4:	4605      	mov	r5, r0
 800a3b6:	f7f6 f8b9 	bl	800052c <__aeabi_i2d>
 800a3ba:	4602      	mov	r2, r0
 800a3bc:	3530      	adds	r5, #48	@ 0x30
 800a3be:	460b      	mov	r3, r1
 800a3c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a3c4:	f7f5 ff64 	bl	8000290 <__aeabi_dsub>
 800a3c8:	f806 5b01 	strb.w	r5, [r6], #1
 800a3cc:	4602      	mov	r2, r0
 800a3ce:	460b      	mov	r3, r1
 800a3d0:	42a6      	cmp	r6, r4
 800a3d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a3d6:	f04f 0200 	mov.w	r2, #0
 800a3da:	d124      	bne.n	800a426 <_dtoa_r+0x626>
 800a3dc:	4baf      	ldr	r3, [pc, #700]	@ (800a69c <_dtoa_r+0x89c>)
 800a3de:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a3e2:	f7f5 ff57 	bl	8000294 <__adddf3>
 800a3e6:	4602      	mov	r2, r0
 800a3e8:	460b      	mov	r3, r1
 800a3ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a3ee:	f7f6 fb97 	bl	8000b20 <__aeabi_dcmpgt>
 800a3f2:	2800      	cmp	r0, #0
 800a3f4:	d163      	bne.n	800a4be <_dtoa_r+0x6be>
 800a3f6:	2000      	movs	r0, #0
 800a3f8:	49a8      	ldr	r1, [pc, #672]	@ (800a69c <_dtoa_r+0x89c>)
 800a3fa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a3fe:	f7f5 ff47 	bl	8000290 <__aeabi_dsub>
 800a402:	4602      	mov	r2, r0
 800a404:	460b      	mov	r3, r1
 800a406:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a40a:	f7f6 fb6b 	bl	8000ae4 <__aeabi_dcmplt>
 800a40e:	2800      	cmp	r0, #0
 800a410:	f43f af14 	beq.w	800a23c <_dtoa_r+0x43c>
 800a414:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800a416:	1e73      	subs	r3, r6, #1
 800a418:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a41a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a41e:	2b30      	cmp	r3, #48	@ 0x30
 800a420:	d0f8      	beq.n	800a414 <_dtoa_r+0x614>
 800a422:	4647      	mov	r7, r8
 800a424:	e03b      	b.n	800a49e <_dtoa_r+0x69e>
 800a426:	4b9e      	ldr	r3, [pc, #632]	@ (800a6a0 <_dtoa_r+0x8a0>)
 800a428:	f7f6 f8ea 	bl	8000600 <__aeabi_dmul>
 800a42c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a430:	e7bc      	b.n	800a3ac <_dtoa_r+0x5ac>
 800a432:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a436:	4656      	mov	r6, sl
 800a438:	4620      	mov	r0, r4
 800a43a:	4629      	mov	r1, r5
 800a43c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a440:	f7f6 fa08 	bl	8000854 <__aeabi_ddiv>
 800a444:	f7f6 fb8c 	bl	8000b60 <__aeabi_d2iz>
 800a448:	4680      	mov	r8, r0
 800a44a:	f7f6 f86f 	bl	800052c <__aeabi_i2d>
 800a44e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a452:	f7f6 f8d5 	bl	8000600 <__aeabi_dmul>
 800a456:	4602      	mov	r2, r0
 800a458:	4620      	mov	r0, r4
 800a45a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a45e:	460b      	mov	r3, r1
 800a460:	4629      	mov	r1, r5
 800a462:	f7f5 ff15 	bl	8000290 <__aeabi_dsub>
 800a466:	9d03      	ldr	r5, [sp, #12]
 800a468:	f806 4b01 	strb.w	r4, [r6], #1
 800a46c:	eba6 040a 	sub.w	r4, r6, sl
 800a470:	4602      	mov	r2, r0
 800a472:	460b      	mov	r3, r1
 800a474:	42a5      	cmp	r5, r4
 800a476:	d133      	bne.n	800a4e0 <_dtoa_r+0x6e0>
 800a478:	f7f5 ff0c 	bl	8000294 <__adddf3>
 800a47c:	4604      	mov	r4, r0
 800a47e:	460d      	mov	r5, r1
 800a480:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a484:	f7f6 fb4c 	bl	8000b20 <__aeabi_dcmpgt>
 800a488:	b9c0      	cbnz	r0, 800a4bc <_dtoa_r+0x6bc>
 800a48a:	4620      	mov	r0, r4
 800a48c:	4629      	mov	r1, r5
 800a48e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a492:	f7f6 fb1d 	bl	8000ad0 <__aeabi_dcmpeq>
 800a496:	b110      	cbz	r0, 800a49e <_dtoa_r+0x69e>
 800a498:	f018 0f01 	tst.w	r8, #1
 800a49c:	d10e      	bne.n	800a4bc <_dtoa_r+0x6bc>
 800a49e:	9902      	ldr	r1, [sp, #8]
 800a4a0:	4648      	mov	r0, r9
 800a4a2:	f000 febb 	bl	800b21c <_Bfree>
 800a4a6:	2300      	movs	r3, #0
 800a4a8:	3701      	adds	r7, #1
 800a4aa:	7033      	strb	r3, [r6, #0]
 800a4ac:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a4ae:	601f      	str	r7, [r3, #0]
 800a4b0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	f000 824c 	beq.w	800a950 <_dtoa_r+0xb50>
 800a4b8:	601e      	str	r6, [r3, #0]
 800a4ba:	e249      	b.n	800a950 <_dtoa_r+0xb50>
 800a4bc:	46b8      	mov	r8, r7
 800a4be:	4633      	mov	r3, r6
 800a4c0:	461e      	mov	r6, r3
 800a4c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a4c6:	2a39      	cmp	r2, #57	@ 0x39
 800a4c8:	d106      	bne.n	800a4d8 <_dtoa_r+0x6d8>
 800a4ca:	459a      	cmp	sl, r3
 800a4cc:	d1f8      	bne.n	800a4c0 <_dtoa_r+0x6c0>
 800a4ce:	2230      	movs	r2, #48	@ 0x30
 800a4d0:	f108 0801 	add.w	r8, r8, #1
 800a4d4:	f88a 2000 	strb.w	r2, [sl]
 800a4d8:	781a      	ldrb	r2, [r3, #0]
 800a4da:	3201      	adds	r2, #1
 800a4dc:	701a      	strb	r2, [r3, #0]
 800a4de:	e7a0      	b.n	800a422 <_dtoa_r+0x622>
 800a4e0:	2200      	movs	r2, #0
 800a4e2:	4b6f      	ldr	r3, [pc, #444]	@ (800a6a0 <_dtoa_r+0x8a0>)
 800a4e4:	f7f6 f88c 	bl	8000600 <__aeabi_dmul>
 800a4e8:	2200      	movs	r2, #0
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	4604      	mov	r4, r0
 800a4ee:	460d      	mov	r5, r1
 800a4f0:	f7f6 faee 	bl	8000ad0 <__aeabi_dcmpeq>
 800a4f4:	2800      	cmp	r0, #0
 800a4f6:	d09f      	beq.n	800a438 <_dtoa_r+0x638>
 800a4f8:	e7d1      	b.n	800a49e <_dtoa_r+0x69e>
 800a4fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a4fc:	2a00      	cmp	r2, #0
 800a4fe:	f000 80ea 	beq.w	800a6d6 <_dtoa_r+0x8d6>
 800a502:	9a07      	ldr	r2, [sp, #28]
 800a504:	2a01      	cmp	r2, #1
 800a506:	f300 80cd 	bgt.w	800a6a4 <_dtoa_r+0x8a4>
 800a50a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a50c:	2a00      	cmp	r2, #0
 800a50e:	f000 80c1 	beq.w	800a694 <_dtoa_r+0x894>
 800a512:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a516:	9c08      	ldr	r4, [sp, #32]
 800a518:	9e00      	ldr	r6, [sp, #0]
 800a51a:	9a00      	ldr	r2, [sp, #0]
 800a51c:	2101      	movs	r1, #1
 800a51e:	4648      	mov	r0, r9
 800a520:	441a      	add	r2, r3
 800a522:	9200      	str	r2, [sp, #0]
 800a524:	9a06      	ldr	r2, [sp, #24]
 800a526:	441a      	add	r2, r3
 800a528:	9206      	str	r2, [sp, #24]
 800a52a:	f000 ff2d 	bl	800b388 <__i2b>
 800a52e:	4605      	mov	r5, r0
 800a530:	b166      	cbz	r6, 800a54c <_dtoa_r+0x74c>
 800a532:	9b06      	ldr	r3, [sp, #24]
 800a534:	2b00      	cmp	r3, #0
 800a536:	dd09      	ble.n	800a54c <_dtoa_r+0x74c>
 800a538:	42b3      	cmp	r3, r6
 800a53a:	9a00      	ldr	r2, [sp, #0]
 800a53c:	bfa8      	it	ge
 800a53e:	4633      	movge	r3, r6
 800a540:	1ad2      	subs	r2, r2, r3
 800a542:	1af6      	subs	r6, r6, r3
 800a544:	9200      	str	r2, [sp, #0]
 800a546:	9a06      	ldr	r2, [sp, #24]
 800a548:	1ad3      	subs	r3, r2, r3
 800a54a:	9306      	str	r3, [sp, #24]
 800a54c:	9b08      	ldr	r3, [sp, #32]
 800a54e:	b30b      	cbz	r3, 800a594 <_dtoa_r+0x794>
 800a550:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a552:	2b00      	cmp	r3, #0
 800a554:	f000 80c6 	beq.w	800a6e4 <_dtoa_r+0x8e4>
 800a558:	2c00      	cmp	r4, #0
 800a55a:	f000 80c0 	beq.w	800a6de <_dtoa_r+0x8de>
 800a55e:	4629      	mov	r1, r5
 800a560:	4622      	mov	r2, r4
 800a562:	4648      	mov	r0, r9
 800a564:	f000 ffca 	bl	800b4fc <__pow5mult>
 800a568:	9a02      	ldr	r2, [sp, #8]
 800a56a:	4601      	mov	r1, r0
 800a56c:	4605      	mov	r5, r0
 800a56e:	4648      	mov	r0, r9
 800a570:	f000 ff20 	bl	800b3b4 <__multiply>
 800a574:	9902      	ldr	r1, [sp, #8]
 800a576:	4680      	mov	r8, r0
 800a578:	4648      	mov	r0, r9
 800a57a:	f000 fe4f 	bl	800b21c <_Bfree>
 800a57e:	9b08      	ldr	r3, [sp, #32]
 800a580:	1b1b      	subs	r3, r3, r4
 800a582:	9308      	str	r3, [sp, #32]
 800a584:	f000 80b1 	beq.w	800a6ea <_dtoa_r+0x8ea>
 800a588:	9a08      	ldr	r2, [sp, #32]
 800a58a:	4641      	mov	r1, r8
 800a58c:	4648      	mov	r0, r9
 800a58e:	f000 ffb5 	bl	800b4fc <__pow5mult>
 800a592:	9002      	str	r0, [sp, #8]
 800a594:	2101      	movs	r1, #1
 800a596:	4648      	mov	r0, r9
 800a598:	f000 fef6 	bl	800b388 <__i2b>
 800a59c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a59e:	4604      	mov	r4, r0
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	f000 81d9 	beq.w	800a958 <_dtoa_r+0xb58>
 800a5a6:	461a      	mov	r2, r3
 800a5a8:	4601      	mov	r1, r0
 800a5aa:	4648      	mov	r0, r9
 800a5ac:	f000 ffa6 	bl	800b4fc <__pow5mult>
 800a5b0:	9b07      	ldr	r3, [sp, #28]
 800a5b2:	4604      	mov	r4, r0
 800a5b4:	2b01      	cmp	r3, #1
 800a5b6:	f300 809f 	bgt.w	800a6f8 <_dtoa_r+0x8f8>
 800a5ba:	9b04      	ldr	r3, [sp, #16]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	f040 8097 	bne.w	800a6f0 <_dtoa_r+0x8f0>
 800a5c2:	9b05      	ldr	r3, [sp, #20]
 800a5c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	f040 8093 	bne.w	800a6f4 <_dtoa_r+0x8f4>
 800a5ce:	9b05      	ldr	r3, [sp, #20]
 800a5d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a5d4:	0d1b      	lsrs	r3, r3, #20
 800a5d6:	051b      	lsls	r3, r3, #20
 800a5d8:	b133      	cbz	r3, 800a5e8 <_dtoa_r+0x7e8>
 800a5da:	9b00      	ldr	r3, [sp, #0]
 800a5dc:	3301      	adds	r3, #1
 800a5de:	9300      	str	r3, [sp, #0]
 800a5e0:	9b06      	ldr	r3, [sp, #24]
 800a5e2:	3301      	adds	r3, #1
 800a5e4:	9306      	str	r3, [sp, #24]
 800a5e6:	2301      	movs	r3, #1
 800a5e8:	9308      	str	r3, [sp, #32]
 800a5ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	f000 81b9 	beq.w	800a964 <_dtoa_r+0xb64>
 800a5f2:	6923      	ldr	r3, [r4, #16]
 800a5f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a5f8:	6918      	ldr	r0, [r3, #16]
 800a5fa:	f000 fe79 	bl	800b2f0 <__hi0bits>
 800a5fe:	f1c0 0020 	rsb	r0, r0, #32
 800a602:	9b06      	ldr	r3, [sp, #24]
 800a604:	4418      	add	r0, r3
 800a606:	f010 001f 	ands.w	r0, r0, #31
 800a60a:	f000 8082 	beq.w	800a712 <_dtoa_r+0x912>
 800a60e:	f1c0 0320 	rsb	r3, r0, #32
 800a612:	2b04      	cmp	r3, #4
 800a614:	dd73      	ble.n	800a6fe <_dtoa_r+0x8fe>
 800a616:	f1c0 001c 	rsb	r0, r0, #28
 800a61a:	9b00      	ldr	r3, [sp, #0]
 800a61c:	4403      	add	r3, r0
 800a61e:	4406      	add	r6, r0
 800a620:	9300      	str	r3, [sp, #0]
 800a622:	9b06      	ldr	r3, [sp, #24]
 800a624:	4403      	add	r3, r0
 800a626:	9306      	str	r3, [sp, #24]
 800a628:	9b00      	ldr	r3, [sp, #0]
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	dd05      	ble.n	800a63a <_dtoa_r+0x83a>
 800a62e:	461a      	mov	r2, r3
 800a630:	9902      	ldr	r1, [sp, #8]
 800a632:	4648      	mov	r0, r9
 800a634:	f000 ffbc 	bl	800b5b0 <__lshift>
 800a638:	9002      	str	r0, [sp, #8]
 800a63a:	9b06      	ldr	r3, [sp, #24]
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	dd05      	ble.n	800a64c <_dtoa_r+0x84c>
 800a640:	4621      	mov	r1, r4
 800a642:	461a      	mov	r2, r3
 800a644:	4648      	mov	r0, r9
 800a646:	f000 ffb3 	bl	800b5b0 <__lshift>
 800a64a:	4604      	mov	r4, r0
 800a64c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d061      	beq.n	800a716 <_dtoa_r+0x916>
 800a652:	4621      	mov	r1, r4
 800a654:	9802      	ldr	r0, [sp, #8]
 800a656:	f001 f817 	bl	800b688 <__mcmp>
 800a65a:	2800      	cmp	r0, #0
 800a65c:	da5b      	bge.n	800a716 <_dtoa_r+0x916>
 800a65e:	2300      	movs	r3, #0
 800a660:	220a      	movs	r2, #10
 800a662:	9902      	ldr	r1, [sp, #8]
 800a664:	4648      	mov	r0, r9
 800a666:	f000 fdfb 	bl	800b260 <__multadd>
 800a66a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a66c:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800a670:	9002      	str	r0, [sp, #8]
 800a672:	2b00      	cmp	r3, #0
 800a674:	f000 8178 	beq.w	800a968 <_dtoa_r+0xb68>
 800a678:	4629      	mov	r1, r5
 800a67a:	2300      	movs	r3, #0
 800a67c:	220a      	movs	r2, #10
 800a67e:	4648      	mov	r0, r9
 800a680:	f000 fdee 	bl	800b260 <__multadd>
 800a684:	f1bb 0f00 	cmp.w	fp, #0
 800a688:	4605      	mov	r5, r0
 800a68a:	dc6f      	bgt.n	800a76c <_dtoa_r+0x96c>
 800a68c:	9b07      	ldr	r3, [sp, #28]
 800a68e:	2b02      	cmp	r3, #2
 800a690:	dc49      	bgt.n	800a726 <_dtoa_r+0x926>
 800a692:	e06b      	b.n	800a76c <_dtoa_r+0x96c>
 800a694:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a696:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a69a:	e73c      	b.n	800a516 <_dtoa_r+0x716>
 800a69c:	3fe00000 	.word	0x3fe00000
 800a6a0:	40240000 	.word	0x40240000
 800a6a4:	9b03      	ldr	r3, [sp, #12]
 800a6a6:	1e5c      	subs	r4, r3, #1
 800a6a8:	9b08      	ldr	r3, [sp, #32]
 800a6aa:	42a3      	cmp	r3, r4
 800a6ac:	db09      	blt.n	800a6c2 <_dtoa_r+0x8c2>
 800a6ae:	1b1c      	subs	r4, r3, r4
 800a6b0:	9b03      	ldr	r3, [sp, #12]
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	f6bf af30 	bge.w	800a518 <_dtoa_r+0x718>
 800a6b8:	9b00      	ldr	r3, [sp, #0]
 800a6ba:	9a03      	ldr	r2, [sp, #12]
 800a6bc:	1a9e      	subs	r6, r3, r2
 800a6be:	2300      	movs	r3, #0
 800a6c0:	e72b      	b.n	800a51a <_dtoa_r+0x71a>
 800a6c2:	9b08      	ldr	r3, [sp, #32]
 800a6c4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a6c6:	1ae3      	subs	r3, r4, r3
 800a6c8:	9408      	str	r4, [sp, #32]
 800a6ca:	9e00      	ldr	r6, [sp, #0]
 800a6cc:	2400      	movs	r4, #0
 800a6ce:	441a      	add	r2, r3
 800a6d0:	9b03      	ldr	r3, [sp, #12]
 800a6d2:	920d      	str	r2, [sp, #52]	@ 0x34
 800a6d4:	e721      	b.n	800a51a <_dtoa_r+0x71a>
 800a6d6:	9c08      	ldr	r4, [sp, #32]
 800a6d8:	9e00      	ldr	r6, [sp, #0]
 800a6da:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800a6dc:	e728      	b.n	800a530 <_dtoa_r+0x730>
 800a6de:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800a6e2:	e751      	b.n	800a588 <_dtoa_r+0x788>
 800a6e4:	9a08      	ldr	r2, [sp, #32]
 800a6e6:	9902      	ldr	r1, [sp, #8]
 800a6e8:	e750      	b.n	800a58c <_dtoa_r+0x78c>
 800a6ea:	f8cd 8008 	str.w	r8, [sp, #8]
 800a6ee:	e751      	b.n	800a594 <_dtoa_r+0x794>
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	e779      	b.n	800a5e8 <_dtoa_r+0x7e8>
 800a6f4:	9b04      	ldr	r3, [sp, #16]
 800a6f6:	e777      	b.n	800a5e8 <_dtoa_r+0x7e8>
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	9308      	str	r3, [sp, #32]
 800a6fc:	e779      	b.n	800a5f2 <_dtoa_r+0x7f2>
 800a6fe:	d093      	beq.n	800a628 <_dtoa_r+0x828>
 800a700:	331c      	adds	r3, #28
 800a702:	9a00      	ldr	r2, [sp, #0]
 800a704:	441a      	add	r2, r3
 800a706:	441e      	add	r6, r3
 800a708:	9200      	str	r2, [sp, #0]
 800a70a:	9a06      	ldr	r2, [sp, #24]
 800a70c:	441a      	add	r2, r3
 800a70e:	9206      	str	r2, [sp, #24]
 800a710:	e78a      	b.n	800a628 <_dtoa_r+0x828>
 800a712:	4603      	mov	r3, r0
 800a714:	e7f4      	b.n	800a700 <_dtoa_r+0x900>
 800a716:	9b03      	ldr	r3, [sp, #12]
 800a718:	46b8      	mov	r8, r7
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	dc20      	bgt.n	800a760 <_dtoa_r+0x960>
 800a71e:	469b      	mov	fp, r3
 800a720:	9b07      	ldr	r3, [sp, #28]
 800a722:	2b02      	cmp	r3, #2
 800a724:	dd1e      	ble.n	800a764 <_dtoa_r+0x964>
 800a726:	f1bb 0f00 	cmp.w	fp, #0
 800a72a:	f47f adb1 	bne.w	800a290 <_dtoa_r+0x490>
 800a72e:	4621      	mov	r1, r4
 800a730:	465b      	mov	r3, fp
 800a732:	2205      	movs	r2, #5
 800a734:	4648      	mov	r0, r9
 800a736:	f000 fd93 	bl	800b260 <__multadd>
 800a73a:	4601      	mov	r1, r0
 800a73c:	4604      	mov	r4, r0
 800a73e:	9802      	ldr	r0, [sp, #8]
 800a740:	f000 ffa2 	bl	800b688 <__mcmp>
 800a744:	2800      	cmp	r0, #0
 800a746:	f77f ada3 	ble.w	800a290 <_dtoa_r+0x490>
 800a74a:	4656      	mov	r6, sl
 800a74c:	2331      	movs	r3, #49	@ 0x31
 800a74e:	f108 0801 	add.w	r8, r8, #1
 800a752:	f806 3b01 	strb.w	r3, [r6], #1
 800a756:	e59f      	b.n	800a298 <_dtoa_r+0x498>
 800a758:	46b8      	mov	r8, r7
 800a75a:	9c03      	ldr	r4, [sp, #12]
 800a75c:	4625      	mov	r5, r4
 800a75e:	e7f4      	b.n	800a74a <_dtoa_r+0x94a>
 800a760:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800a764:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a766:	2b00      	cmp	r3, #0
 800a768:	f000 8102 	beq.w	800a970 <_dtoa_r+0xb70>
 800a76c:	2e00      	cmp	r6, #0
 800a76e:	dd05      	ble.n	800a77c <_dtoa_r+0x97c>
 800a770:	4629      	mov	r1, r5
 800a772:	4632      	mov	r2, r6
 800a774:	4648      	mov	r0, r9
 800a776:	f000 ff1b 	bl	800b5b0 <__lshift>
 800a77a:	4605      	mov	r5, r0
 800a77c:	9b08      	ldr	r3, [sp, #32]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d05c      	beq.n	800a83c <_dtoa_r+0xa3c>
 800a782:	6869      	ldr	r1, [r5, #4]
 800a784:	4648      	mov	r0, r9
 800a786:	f000 fd09 	bl	800b19c <_Balloc>
 800a78a:	4606      	mov	r6, r0
 800a78c:	b928      	cbnz	r0, 800a79a <_dtoa_r+0x99a>
 800a78e:	4b83      	ldr	r3, [pc, #524]	@ (800a99c <_dtoa_r+0xb9c>)
 800a790:	4602      	mov	r2, r0
 800a792:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a796:	f7ff bb4a 	b.w	8009e2e <_dtoa_r+0x2e>
 800a79a:	692a      	ldr	r2, [r5, #16]
 800a79c:	f105 010c 	add.w	r1, r5, #12
 800a7a0:	300c      	adds	r0, #12
 800a7a2:	3202      	adds	r2, #2
 800a7a4:	0092      	lsls	r2, r2, #2
 800a7a6:	f7ff fa91 	bl	8009ccc <memcpy>
 800a7aa:	2201      	movs	r2, #1
 800a7ac:	4631      	mov	r1, r6
 800a7ae:	4648      	mov	r0, r9
 800a7b0:	f000 fefe 	bl	800b5b0 <__lshift>
 800a7b4:	f10a 0301 	add.w	r3, sl, #1
 800a7b8:	462f      	mov	r7, r5
 800a7ba:	4605      	mov	r5, r0
 800a7bc:	9300      	str	r3, [sp, #0]
 800a7be:	eb0a 030b 	add.w	r3, sl, fp
 800a7c2:	9308      	str	r3, [sp, #32]
 800a7c4:	9b04      	ldr	r3, [sp, #16]
 800a7c6:	f003 0301 	and.w	r3, r3, #1
 800a7ca:	9306      	str	r3, [sp, #24]
 800a7cc:	9b00      	ldr	r3, [sp, #0]
 800a7ce:	4621      	mov	r1, r4
 800a7d0:	9802      	ldr	r0, [sp, #8]
 800a7d2:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800a7d6:	f7ff fa86 	bl	8009ce6 <quorem>
 800a7da:	4603      	mov	r3, r0
 800a7dc:	4639      	mov	r1, r7
 800a7de:	9003      	str	r0, [sp, #12]
 800a7e0:	3330      	adds	r3, #48	@ 0x30
 800a7e2:	9802      	ldr	r0, [sp, #8]
 800a7e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a7e6:	f000 ff4f 	bl	800b688 <__mcmp>
 800a7ea:	462a      	mov	r2, r5
 800a7ec:	9004      	str	r0, [sp, #16]
 800a7ee:	4621      	mov	r1, r4
 800a7f0:	4648      	mov	r0, r9
 800a7f2:	f000 ff65 	bl	800b6c0 <__mdiff>
 800a7f6:	68c2      	ldr	r2, [r0, #12]
 800a7f8:	4606      	mov	r6, r0
 800a7fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7fc:	bb02      	cbnz	r2, 800a840 <_dtoa_r+0xa40>
 800a7fe:	4601      	mov	r1, r0
 800a800:	9802      	ldr	r0, [sp, #8]
 800a802:	f000 ff41 	bl	800b688 <__mcmp>
 800a806:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a808:	4602      	mov	r2, r0
 800a80a:	4631      	mov	r1, r6
 800a80c:	4648      	mov	r0, r9
 800a80e:	920c      	str	r2, [sp, #48]	@ 0x30
 800a810:	9309      	str	r3, [sp, #36]	@ 0x24
 800a812:	f000 fd03 	bl	800b21c <_Bfree>
 800a816:	9b07      	ldr	r3, [sp, #28]
 800a818:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a81a:	9e00      	ldr	r6, [sp, #0]
 800a81c:	ea42 0103 	orr.w	r1, r2, r3
 800a820:	9b06      	ldr	r3, [sp, #24]
 800a822:	4319      	orrs	r1, r3
 800a824:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a826:	d10d      	bne.n	800a844 <_dtoa_r+0xa44>
 800a828:	2b39      	cmp	r3, #57	@ 0x39
 800a82a:	d027      	beq.n	800a87c <_dtoa_r+0xa7c>
 800a82c:	9a04      	ldr	r2, [sp, #16]
 800a82e:	2a00      	cmp	r2, #0
 800a830:	dd01      	ble.n	800a836 <_dtoa_r+0xa36>
 800a832:	9b03      	ldr	r3, [sp, #12]
 800a834:	3331      	adds	r3, #49	@ 0x31
 800a836:	f88b 3000 	strb.w	r3, [fp]
 800a83a:	e52e      	b.n	800a29a <_dtoa_r+0x49a>
 800a83c:	4628      	mov	r0, r5
 800a83e:	e7b9      	b.n	800a7b4 <_dtoa_r+0x9b4>
 800a840:	2201      	movs	r2, #1
 800a842:	e7e2      	b.n	800a80a <_dtoa_r+0xa0a>
 800a844:	9904      	ldr	r1, [sp, #16]
 800a846:	2900      	cmp	r1, #0
 800a848:	db04      	blt.n	800a854 <_dtoa_r+0xa54>
 800a84a:	9807      	ldr	r0, [sp, #28]
 800a84c:	4301      	orrs	r1, r0
 800a84e:	9806      	ldr	r0, [sp, #24]
 800a850:	4301      	orrs	r1, r0
 800a852:	d120      	bne.n	800a896 <_dtoa_r+0xa96>
 800a854:	2a00      	cmp	r2, #0
 800a856:	ddee      	ble.n	800a836 <_dtoa_r+0xa36>
 800a858:	2201      	movs	r2, #1
 800a85a:	9902      	ldr	r1, [sp, #8]
 800a85c:	4648      	mov	r0, r9
 800a85e:	9300      	str	r3, [sp, #0]
 800a860:	f000 fea6 	bl	800b5b0 <__lshift>
 800a864:	4621      	mov	r1, r4
 800a866:	9002      	str	r0, [sp, #8]
 800a868:	f000 ff0e 	bl	800b688 <__mcmp>
 800a86c:	2800      	cmp	r0, #0
 800a86e:	9b00      	ldr	r3, [sp, #0]
 800a870:	dc02      	bgt.n	800a878 <_dtoa_r+0xa78>
 800a872:	d1e0      	bne.n	800a836 <_dtoa_r+0xa36>
 800a874:	07da      	lsls	r2, r3, #31
 800a876:	d5de      	bpl.n	800a836 <_dtoa_r+0xa36>
 800a878:	2b39      	cmp	r3, #57	@ 0x39
 800a87a:	d1da      	bne.n	800a832 <_dtoa_r+0xa32>
 800a87c:	2339      	movs	r3, #57	@ 0x39
 800a87e:	f88b 3000 	strb.w	r3, [fp]
 800a882:	4633      	mov	r3, r6
 800a884:	461e      	mov	r6, r3
 800a886:	3b01      	subs	r3, #1
 800a888:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a88c:	2a39      	cmp	r2, #57	@ 0x39
 800a88e:	d04f      	beq.n	800a930 <_dtoa_r+0xb30>
 800a890:	3201      	adds	r2, #1
 800a892:	701a      	strb	r2, [r3, #0]
 800a894:	e501      	b.n	800a29a <_dtoa_r+0x49a>
 800a896:	2a00      	cmp	r2, #0
 800a898:	dd03      	ble.n	800a8a2 <_dtoa_r+0xaa2>
 800a89a:	2b39      	cmp	r3, #57	@ 0x39
 800a89c:	d0ee      	beq.n	800a87c <_dtoa_r+0xa7c>
 800a89e:	3301      	adds	r3, #1
 800a8a0:	e7c9      	b.n	800a836 <_dtoa_r+0xa36>
 800a8a2:	9a00      	ldr	r2, [sp, #0]
 800a8a4:	9908      	ldr	r1, [sp, #32]
 800a8a6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a8aa:	428a      	cmp	r2, r1
 800a8ac:	d029      	beq.n	800a902 <_dtoa_r+0xb02>
 800a8ae:	2300      	movs	r3, #0
 800a8b0:	220a      	movs	r2, #10
 800a8b2:	9902      	ldr	r1, [sp, #8]
 800a8b4:	4648      	mov	r0, r9
 800a8b6:	f000 fcd3 	bl	800b260 <__multadd>
 800a8ba:	42af      	cmp	r7, r5
 800a8bc:	9002      	str	r0, [sp, #8]
 800a8be:	f04f 0300 	mov.w	r3, #0
 800a8c2:	f04f 020a 	mov.w	r2, #10
 800a8c6:	4639      	mov	r1, r7
 800a8c8:	4648      	mov	r0, r9
 800a8ca:	d107      	bne.n	800a8dc <_dtoa_r+0xadc>
 800a8cc:	f000 fcc8 	bl	800b260 <__multadd>
 800a8d0:	4607      	mov	r7, r0
 800a8d2:	4605      	mov	r5, r0
 800a8d4:	9b00      	ldr	r3, [sp, #0]
 800a8d6:	3301      	adds	r3, #1
 800a8d8:	9300      	str	r3, [sp, #0]
 800a8da:	e777      	b.n	800a7cc <_dtoa_r+0x9cc>
 800a8dc:	f000 fcc0 	bl	800b260 <__multadd>
 800a8e0:	4629      	mov	r1, r5
 800a8e2:	4607      	mov	r7, r0
 800a8e4:	2300      	movs	r3, #0
 800a8e6:	220a      	movs	r2, #10
 800a8e8:	4648      	mov	r0, r9
 800a8ea:	f000 fcb9 	bl	800b260 <__multadd>
 800a8ee:	4605      	mov	r5, r0
 800a8f0:	e7f0      	b.n	800a8d4 <_dtoa_r+0xad4>
 800a8f2:	f1bb 0f00 	cmp.w	fp, #0
 800a8f6:	f04f 0700 	mov.w	r7, #0
 800a8fa:	bfcc      	ite	gt
 800a8fc:	465e      	movgt	r6, fp
 800a8fe:	2601      	movle	r6, #1
 800a900:	4456      	add	r6, sl
 800a902:	2201      	movs	r2, #1
 800a904:	9902      	ldr	r1, [sp, #8]
 800a906:	4648      	mov	r0, r9
 800a908:	9300      	str	r3, [sp, #0]
 800a90a:	f000 fe51 	bl	800b5b0 <__lshift>
 800a90e:	4621      	mov	r1, r4
 800a910:	9002      	str	r0, [sp, #8]
 800a912:	f000 feb9 	bl	800b688 <__mcmp>
 800a916:	2800      	cmp	r0, #0
 800a918:	dcb3      	bgt.n	800a882 <_dtoa_r+0xa82>
 800a91a:	d102      	bne.n	800a922 <_dtoa_r+0xb22>
 800a91c:	9b00      	ldr	r3, [sp, #0]
 800a91e:	07db      	lsls	r3, r3, #31
 800a920:	d4af      	bmi.n	800a882 <_dtoa_r+0xa82>
 800a922:	4633      	mov	r3, r6
 800a924:	461e      	mov	r6, r3
 800a926:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a92a:	2a30      	cmp	r2, #48	@ 0x30
 800a92c:	d0fa      	beq.n	800a924 <_dtoa_r+0xb24>
 800a92e:	e4b4      	b.n	800a29a <_dtoa_r+0x49a>
 800a930:	459a      	cmp	sl, r3
 800a932:	d1a7      	bne.n	800a884 <_dtoa_r+0xa84>
 800a934:	2331      	movs	r3, #49	@ 0x31
 800a936:	f108 0801 	add.w	r8, r8, #1
 800a93a:	f88a 3000 	strb.w	r3, [sl]
 800a93e:	e4ac      	b.n	800a29a <_dtoa_r+0x49a>
 800a940:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a942:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800a9a0 <_dtoa_r+0xba0>
 800a946:	b11b      	cbz	r3, 800a950 <_dtoa_r+0xb50>
 800a948:	f10a 0308 	add.w	r3, sl, #8
 800a94c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a94e:	6013      	str	r3, [r2, #0]
 800a950:	4650      	mov	r0, sl
 800a952:	b017      	add	sp, #92	@ 0x5c
 800a954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a958:	9b07      	ldr	r3, [sp, #28]
 800a95a:	2b01      	cmp	r3, #1
 800a95c:	f77f ae2d 	ble.w	800a5ba <_dtoa_r+0x7ba>
 800a960:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a962:	9308      	str	r3, [sp, #32]
 800a964:	2001      	movs	r0, #1
 800a966:	e64c      	b.n	800a602 <_dtoa_r+0x802>
 800a968:	f1bb 0f00 	cmp.w	fp, #0
 800a96c:	f77f aed8 	ble.w	800a720 <_dtoa_r+0x920>
 800a970:	4656      	mov	r6, sl
 800a972:	4621      	mov	r1, r4
 800a974:	9802      	ldr	r0, [sp, #8]
 800a976:	f7ff f9b6 	bl	8009ce6 <quorem>
 800a97a:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a97e:	f806 3b01 	strb.w	r3, [r6], #1
 800a982:	eba6 020a 	sub.w	r2, r6, sl
 800a986:	4593      	cmp	fp, r2
 800a988:	ddb3      	ble.n	800a8f2 <_dtoa_r+0xaf2>
 800a98a:	2300      	movs	r3, #0
 800a98c:	220a      	movs	r2, #10
 800a98e:	9902      	ldr	r1, [sp, #8]
 800a990:	4648      	mov	r0, r9
 800a992:	f000 fc65 	bl	800b260 <__multadd>
 800a996:	9002      	str	r0, [sp, #8]
 800a998:	e7eb      	b.n	800a972 <_dtoa_r+0xb72>
 800a99a:	bf00      	nop
 800a99c:	0802303c 	.word	0x0802303c
 800a9a0:	08022fc0 	.word	0x08022fc0

0800a9a4 <__ssputs_r>:
 800a9a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a9a8:	461f      	mov	r7, r3
 800a9aa:	688e      	ldr	r6, [r1, #8]
 800a9ac:	4682      	mov	sl, r0
 800a9ae:	460c      	mov	r4, r1
 800a9b0:	42be      	cmp	r6, r7
 800a9b2:	4690      	mov	r8, r2
 800a9b4:	680b      	ldr	r3, [r1, #0]
 800a9b6:	d82d      	bhi.n	800aa14 <__ssputs_r+0x70>
 800a9b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a9bc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a9c0:	d026      	beq.n	800aa10 <__ssputs_r+0x6c>
 800a9c2:	6965      	ldr	r5, [r4, #20]
 800a9c4:	6909      	ldr	r1, [r1, #16]
 800a9c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a9ca:	eba3 0901 	sub.w	r9, r3, r1
 800a9ce:	1c7b      	adds	r3, r7, #1
 800a9d0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a9d4:	444b      	add	r3, r9
 800a9d6:	106d      	asrs	r5, r5, #1
 800a9d8:	429d      	cmp	r5, r3
 800a9da:	bf38      	it	cc
 800a9dc:	461d      	movcc	r5, r3
 800a9de:	0553      	lsls	r3, r2, #21
 800a9e0:	d527      	bpl.n	800aa32 <__ssputs_r+0x8e>
 800a9e2:	4629      	mov	r1, r5
 800a9e4:	f000 faa2 	bl	800af2c <_malloc_r>
 800a9e8:	4606      	mov	r6, r0
 800a9ea:	b360      	cbz	r0, 800aa46 <__ssputs_r+0xa2>
 800a9ec:	464a      	mov	r2, r9
 800a9ee:	6921      	ldr	r1, [r4, #16]
 800a9f0:	f7ff f96c 	bl	8009ccc <memcpy>
 800a9f4:	89a3      	ldrh	r3, [r4, #12]
 800a9f6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a9fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a9fe:	81a3      	strh	r3, [r4, #12]
 800aa00:	6126      	str	r6, [r4, #16]
 800aa02:	444e      	add	r6, r9
 800aa04:	6165      	str	r5, [r4, #20]
 800aa06:	eba5 0509 	sub.w	r5, r5, r9
 800aa0a:	6026      	str	r6, [r4, #0]
 800aa0c:	463e      	mov	r6, r7
 800aa0e:	60a5      	str	r5, [r4, #8]
 800aa10:	42be      	cmp	r6, r7
 800aa12:	d900      	bls.n	800aa16 <__ssputs_r+0x72>
 800aa14:	463e      	mov	r6, r7
 800aa16:	4632      	mov	r2, r6
 800aa18:	4641      	mov	r1, r8
 800aa1a:	6820      	ldr	r0, [r4, #0]
 800aa1c:	f001 f8a7 	bl	800bb6e <memmove>
 800aa20:	68a3      	ldr	r3, [r4, #8]
 800aa22:	2000      	movs	r0, #0
 800aa24:	1b9b      	subs	r3, r3, r6
 800aa26:	60a3      	str	r3, [r4, #8]
 800aa28:	6823      	ldr	r3, [r4, #0]
 800aa2a:	4433      	add	r3, r6
 800aa2c:	6023      	str	r3, [r4, #0]
 800aa2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa32:	462a      	mov	r2, r5
 800aa34:	f000 ff77 	bl	800b926 <_realloc_r>
 800aa38:	4606      	mov	r6, r0
 800aa3a:	2800      	cmp	r0, #0
 800aa3c:	d1e0      	bne.n	800aa00 <__ssputs_r+0x5c>
 800aa3e:	6921      	ldr	r1, [r4, #16]
 800aa40:	4650      	mov	r0, sl
 800aa42:	f001 f959 	bl	800bcf8 <_free_r>
 800aa46:	230c      	movs	r3, #12
 800aa48:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800aa4c:	f8ca 3000 	str.w	r3, [sl]
 800aa50:	89a3      	ldrh	r3, [r4, #12]
 800aa52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aa56:	81a3      	strh	r3, [r4, #12]
 800aa58:	e7e9      	b.n	800aa2e <__ssputs_r+0x8a>
	...

0800aa5c <_svfiprintf_r>:
 800aa5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa60:	4698      	mov	r8, r3
 800aa62:	898b      	ldrh	r3, [r1, #12]
 800aa64:	b09d      	sub	sp, #116	@ 0x74
 800aa66:	4607      	mov	r7, r0
 800aa68:	061b      	lsls	r3, r3, #24
 800aa6a:	460d      	mov	r5, r1
 800aa6c:	4614      	mov	r4, r2
 800aa6e:	d510      	bpl.n	800aa92 <_svfiprintf_r+0x36>
 800aa70:	690b      	ldr	r3, [r1, #16]
 800aa72:	b973      	cbnz	r3, 800aa92 <_svfiprintf_r+0x36>
 800aa74:	2140      	movs	r1, #64	@ 0x40
 800aa76:	f000 fa59 	bl	800af2c <_malloc_r>
 800aa7a:	6028      	str	r0, [r5, #0]
 800aa7c:	6128      	str	r0, [r5, #16]
 800aa7e:	b930      	cbnz	r0, 800aa8e <_svfiprintf_r+0x32>
 800aa80:	230c      	movs	r3, #12
 800aa82:	603b      	str	r3, [r7, #0]
 800aa84:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800aa88:	b01d      	add	sp, #116	@ 0x74
 800aa8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa8e:	2340      	movs	r3, #64	@ 0x40
 800aa90:	616b      	str	r3, [r5, #20]
 800aa92:	2300      	movs	r3, #0
 800aa94:	f8cd 800c 	str.w	r8, [sp, #12]
 800aa98:	f04f 0901 	mov.w	r9, #1
 800aa9c:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 800ac40 <_svfiprintf_r+0x1e4>
 800aaa0:	9309      	str	r3, [sp, #36]	@ 0x24
 800aaa2:	2320      	movs	r3, #32
 800aaa4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800aaa8:	2330      	movs	r3, #48	@ 0x30
 800aaaa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800aaae:	4623      	mov	r3, r4
 800aab0:	469a      	mov	sl, r3
 800aab2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aab6:	b10a      	cbz	r2, 800aabc <_svfiprintf_r+0x60>
 800aab8:	2a25      	cmp	r2, #37	@ 0x25
 800aaba:	d1f9      	bne.n	800aab0 <_svfiprintf_r+0x54>
 800aabc:	ebba 0b04 	subs.w	fp, sl, r4
 800aac0:	d00b      	beq.n	800aada <_svfiprintf_r+0x7e>
 800aac2:	465b      	mov	r3, fp
 800aac4:	4622      	mov	r2, r4
 800aac6:	4629      	mov	r1, r5
 800aac8:	4638      	mov	r0, r7
 800aaca:	f7ff ff6b 	bl	800a9a4 <__ssputs_r>
 800aace:	3001      	adds	r0, #1
 800aad0:	f000 80a7 	beq.w	800ac22 <_svfiprintf_r+0x1c6>
 800aad4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aad6:	445a      	add	r2, fp
 800aad8:	9209      	str	r2, [sp, #36]	@ 0x24
 800aada:	f89a 3000 	ldrb.w	r3, [sl]
 800aade:	2b00      	cmp	r3, #0
 800aae0:	f000 809f 	beq.w	800ac22 <_svfiprintf_r+0x1c6>
 800aae4:	2300      	movs	r3, #0
 800aae6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800aaea:	f10a 0a01 	add.w	sl, sl, #1
 800aaee:	9304      	str	r3, [sp, #16]
 800aaf0:	9307      	str	r3, [sp, #28]
 800aaf2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800aaf6:	931a      	str	r3, [sp, #104]	@ 0x68
 800aaf8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aafc:	4654      	mov	r4, sl
 800aafe:	2205      	movs	r2, #5
 800ab00:	484f      	ldr	r0, [pc, #316]	@ (800ac40 <_svfiprintf_r+0x1e4>)
 800ab02:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab06:	f7ff f8d3 	bl	8009cb0 <memchr>
 800ab0a:	9a04      	ldr	r2, [sp, #16]
 800ab0c:	b9d8      	cbnz	r0, 800ab46 <_svfiprintf_r+0xea>
 800ab0e:	06d0      	lsls	r0, r2, #27
 800ab10:	bf44      	itt	mi
 800ab12:	2320      	movmi	r3, #32
 800ab14:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ab18:	0711      	lsls	r1, r2, #28
 800ab1a:	bf44      	itt	mi
 800ab1c:	232b      	movmi	r3, #43	@ 0x2b
 800ab1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ab22:	f89a 3000 	ldrb.w	r3, [sl]
 800ab26:	2b2a      	cmp	r3, #42	@ 0x2a
 800ab28:	d015      	beq.n	800ab56 <_svfiprintf_r+0xfa>
 800ab2a:	9a07      	ldr	r2, [sp, #28]
 800ab2c:	4654      	mov	r4, sl
 800ab2e:	2000      	movs	r0, #0
 800ab30:	f04f 0c0a 	mov.w	ip, #10
 800ab34:	4621      	mov	r1, r4
 800ab36:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ab3a:	3b30      	subs	r3, #48	@ 0x30
 800ab3c:	2b09      	cmp	r3, #9
 800ab3e:	d94b      	bls.n	800abd8 <_svfiprintf_r+0x17c>
 800ab40:	b1b0      	cbz	r0, 800ab70 <_svfiprintf_r+0x114>
 800ab42:	9207      	str	r2, [sp, #28]
 800ab44:	e014      	b.n	800ab70 <_svfiprintf_r+0x114>
 800ab46:	eba0 0308 	sub.w	r3, r0, r8
 800ab4a:	46a2      	mov	sl, r4
 800ab4c:	fa09 f303 	lsl.w	r3, r9, r3
 800ab50:	4313      	orrs	r3, r2
 800ab52:	9304      	str	r3, [sp, #16]
 800ab54:	e7d2      	b.n	800aafc <_svfiprintf_r+0xa0>
 800ab56:	9b03      	ldr	r3, [sp, #12]
 800ab58:	1d19      	adds	r1, r3, #4
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	9103      	str	r1, [sp, #12]
 800ab60:	bfbb      	ittet	lt
 800ab62:	425b      	neglt	r3, r3
 800ab64:	f042 0202 	orrlt.w	r2, r2, #2
 800ab68:	9307      	strge	r3, [sp, #28]
 800ab6a:	9307      	strlt	r3, [sp, #28]
 800ab6c:	bfb8      	it	lt
 800ab6e:	9204      	strlt	r2, [sp, #16]
 800ab70:	7823      	ldrb	r3, [r4, #0]
 800ab72:	2b2e      	cmp	r3, #46	@ 0x2e
 800ab74:	d10a      	bne.n	800ab8c <_svfiprintf_r+0x130>
 800ab76:	7863      	ldrb	r3, [r4, #1]
 800ab78:	2b2a      	cmp	r3, #42	@ 0x2a
 800ab7a:	d132      	bne.n	800abe2 <_svfiprintf_r+0x186>
 800ab7c:	9b03      	ldr	r3, [sp, #12]
 800ab7e:	3402      	adds	r4, #2
 800ab80:	1d1a      	adds	r2, r3, #4
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ab88:	9203      	str	r2, [sp, #12]
 800ab8a:	9305      	str	r3, [sp, #20]
 800ab8c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ac50 <_svfiprintf_r+0x1f4>
 800ab90:	2203      	movs	r2, #3
 800ab92:	7821      	ldrb	r1, [r4, #0]
 800ab94:	4650      	mov	r0, sl
 800ab96:	f7ff f88b 	bl	8009cb0 <memchr>
 800ab9a:	b138      	cbz	r0, 800abac <_svfiprintf_r+0x150>
 800ab9c:	eba0 000a 	sub.w	r0, r0, sl
 800aba0:	2240      	movs	r2, #64	@ 0x40
 800aba2:	9b04      	ldr	r3, [sp, #16]
 800aba4:	3401      	adds	r4, #1
 800aba6:	4082      	lsls	r2, r0
 800aba8:	4313      	orrs	r3, r2
 800abaa:	9304      	str	r3, [sp, #16]
 800abac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abb0:	2206      	movs	r2, #6
 800abb2:	4824      	ldr	r0, [pc, #144]	@ (800ac44 <_svfiprintf_r+0x1e8>)
 800abb4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800abb8:	f7ff f87a 	bl	8009cb0 <memchr>
 800abbc:	2800      	cmp	r0, #0
 800abbe:	d036      	beq.n	800ac2e <_svfiprintf_r+0x1d2>
 800abc0:	4b21      	ldr	r3, [pc, #132]	@ (800ac48 <_svfiprintf_r+0x1ec>)
 800abc2:	bb1b      	cbnz	r3, 800ac0c <_svfiprintf_r+0x1b0>
 800abc4:	9b03      	ldr	r3, [sp, #12]
 800abc6:	3307      	adds	r3, #7
 800abc8:	f023 0307 	bic.w	r3, r3, #7
 800abcc:	3308      	adds	r3, #8
 800abce:	9303      	str	r3, [sp, #12]
 800abd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abd2:	4433      	add	r3, r6
 800abd4:	9309      	str	r3, [sp, #36]	@ 0x24
 800abd6:	e76a      	b.n	800aaae <_svfiprintf_r+0x52>
 800abd8:	fb0c 3202 	mla	r2, ip, r2, r3
 800abdc:	460c      	mov	r4, r1
 800abde:	2001      	movs	r0, #1
 800abe0:	e7a8      	b.n	800ab34 <_svfiprintf_r+0xd8>
 800abe2:	2300      	movs	r3, #0
 800abe4:	3401      	adds	r4, #1
 800abe6:	f04f 0c0a 	mov.w	ip, #10
 800abea:	4619      	mov	r1, r3
 800abec:	9305      	str	r3, [sp, #20]
 800abee:	4620      	mov	r0, r4
 800abf0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800abf4:	3a30      	subs	r2, #48	@ 0x30
 800abf6:	2a09      	cmp	r2, #9
 800abf8:	d903      	bls.n	800ac02 <_svfiprintf_r+0x1a6>
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d0c6      	beq.n	800ab8c <_svfiprintf_r+0x130>
 800abfe:	9105      	str	r1, [sp, #20]
 800ac00:	e7c4      	b.n	800ab8c <_svfiprintf_r+0x130>
 800ac02:	fb0c 2101 	mla	r1, ip, r1, r2
 800ac06:	4604      	mov	r4, r0
 800ac08:	2301      	movs	r3, #1
 800ac0a:	e7f0      	b.n	800abee <_svfiprintf_r+0x192>
 800ac0c:	ab03      	add	r3, sp, #12
 800ac0e:	462a      	mov	r2, r5
 800ac10:	a904      	add	r1, sp, #16
 800ac12:	4638      	mov	r0, r7
 800ac14:	9300      	str	r3, [sp, #0]
 800ac16:	4b0d      	ldr	r3, [pc, #52]	@ (800ac4c <_svfiprintf_r+0x1f0>)
 800ac18:	f7fe faee 	bl	80091f8 <_printf_float>
 800ac1c:	1c42      	adds	r2, r0, #1
 800ac1e:	4606      	mov	r6, r0
 800ac20:	d1d6      	bne.n	800abd0 <_svfiprintf_r+0x174>
 800ac22:	89ab      	ldrh	r3, [r5, #12]
 800ac24:	065b      	lsls	r3, r3, #25
 800ac26:	f53f af2d 	bmi.w	800aa84 <_svfiprintf_r+0x28>
 800ac2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ac2c:	e72c      	b.n	800aa88 <_svfiprintf_r+0x2c>
 800ac2e:	ab03      	add	r3, sp, #12
 800ac30:	462a      	mov	r2, r5
 800ac32:	a904      	add	r1, sp, #16
 800ac34:	4638      	mov	r0, r7
 800ac36:	9300      	str	r3, [sp, #0]
 800ac38:	4b04      	ldr	r3, [pc, #16]	@ (800ac4c <_svfiprintf_r+0x1f0>)
 800ac3a:	f7fe fd79 	bl	8009730 <_printf_i>
 800ac3e:	e7ed      	b.n	800ac1c <_svfiprintf_r+0x1c0>
 800ac40:	0802304d 	.word	0x0802304d
 800ac44:	08023057 	.word	0x08023057
 800ac48:	080091f9 	.word	0x080091f9
 800ac4c:	0800a9a5 	.word	0x0800a9a5
 800ac50:	08023053 	.word	0x08023053

0800ac54 <__sfputc_r>:
 800ac54:	6893      	ldr	r3, [r2, #8]
 800ac56:	3b01      	subs	r3, #1
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	b410      	push	{r4}
 800ac5c:	6093      	str	r3, [r2, #8]
 800ac5e:	da08      	bge.n	800ac72 <__sfputc_r+0x1e>
 800ac60:	6994      	ldr	r4, [r2, #24]
 800ac62:	42a3      	cmp	r3, r4
 800ac64:	db01      	blt.n	800ac6a <__sfputc_r+0x16>
 800ac66:	290a      	cmp	r1, #10
 800ac68:	d103      	bne.n	800ac72 <__sfputc_r+0x1e>
 800ac6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ac6e:	f000 be88 	b.w	800b982 <__swbuf_r>
 800ac72:	6813      	ldr	r3, [r2, #0]
 800ac74:	1c58      	adds	r0, r3, #1
 800ac76:	6010      	str	r0, [r2, #0]
 800ac78:	4608      	mov	r0, r1
 800ac7a:	7019      	strb	r1, [r3, #0]
 800ac7c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ac80:	4770      	bx	lr

0800ac82 <__sfputs_r>:
 800ac82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac84:	4606      	mov	r6, r0
 800ac86:	460f      	mov	r7, r1
 800ac88:	4614      	mov	r4, r2
 800ac8a:	18d5      	adds	r5, r2, r3
 800ac8c:	42ac      	cmp	r4, r5
 800ac8e:	d101      	bne.n	800ac94 <__sfputs_r+0x12>
 800ac90:	2000      	movs	r0, #0
 800ac92:	e007      	b.n	800aca4 <__sfputs_r+0x22>
 800ac94:	463a      	mov	r2, r7
 800ac96:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac9a:	4630      	mov	r0, r6
 800ac9c:	f7ff ffda 	bl	800ac54 <__sfputc_r>
 800aca0:	1c43      	adds	r3, r0, #1
 800aca2:	d1f3      	bne.n	800ac8c <__sfputs_r+0xa>
 800aca4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800aca8 <_vfiprintf_r>:
 800aca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acac:	460d      	mov	r5, r1
 800acae:	b09d      	sub	sp, #116	@ 0x74
 800acb0:	4614      	mov	r4, r2
 800acb2:	4698      	mov	r8, r3
 800acb4:	4606      	mov	r6, r0
 800acb6:	b118      	cbz	r0, 800acc0 <_vfiprintf_r+0x18>
 800acb8:	6a03      	ldr	r3, [r0, #32]
 800acba:	b90b      	cbnz	r3, 800acc0 <_vfiprintf_r+0x18>
 800acbc:	f7fe ff18 	bl	8009af0 <__sinit>
 800acc0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800acc2:	07d9      	lsls	r1, r3, #31
 800acc4:	d405      	bmi.n	800acd2 <_vfiprintf_r+0x2a>
 800acc6:	89ab      	ldrh	r3, [r5, #12]
 800acc8:	059a      	lsls	r2, r3, #22
 800acca:	d402      	bmi.n	800acd2 <_vfiprintf_r+0x2a>
 800accc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800acce:	f7fe ffe8 	bl	8009ca2 <__retarget_lock_acquire_recursive>
 800acd2:	89ab      	ldrh	r3, [r5, #12]
 800acd4:	071b      	lsls	r3, r3, #28
 800acd6:	d501      	bpl.n	800acdc <_vfiprintf_r+0x34>
 800acd8:	692b      	ldr	r3, [r5, #16]
 800acda:	b99b      	cbnz	r3, 800ad04 <_vfiprintf_r+0x5c>
 800acdc:	4629      	mov	r1, r5
 800acde:	4630      	mov	r0, r6
 800ace0:	f000 fe8e 	bl	800ba00 <__swsetup_r>
 800ace4:	b170      	cbz	r0, 800ad04 <_vfiprintf_r+0x5c>
 800ace6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ace8:	07dc      	lsls	r4, r3, #31
 800acea:	d504      	bpl.n	800acf6 <_vfiprintf_r+0x4e>
 800acec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800acf0:	b01d      	add	sp, #116	@ 0x74
 800acf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acf6:	89ab      	ldrh	r3, [r5, #12]
 800acf8:	0598      	lsls	r0, r3, #22
 800acfa:	d4f7      	bmi.n	800acec <_vfiprintf_r+0x44>
 800acfc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800acfe:	f7fe ffd1 	bl	8009ca4 <__retarget_lock_release_recursive>
 800ad02:	e7f3      	b.n	800acec <_vfiprintf_r+0x44>
 800ad04:	2300      	movs	r3, #0
 800ad06:	f8cd 800c 	str.w	r8, [sp, #12]
 800ad0a:	f04f 0901 	mov.w	r9, #1
 800ad0e:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800aec4 <_vfiprintf_r+0x21c>
 800ad12:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad14:	2320      	movs	r3, #32
 800ad16:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ad1a:	2330      	movs	r3, #48	@ 0x30
 800ad1c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ad20:	4623      	mov	r3, r4
 800ad22:	469a      	mov	sl, r3
 800ad24:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ad28:	b10a      	cbz	r2, 800ad2e <_vfiprintf_r+0x86>
 800ad2a:	2a25      	cmp	r2, #37	@ 0x25
 800ad2c:	d1f9      	bne.n	800ad22 <_vfiprintf_r+0x7a>
 800ad2e:	ebba 0b04 	subs.w	fp, sl, r4
 800ad32:	d00b      	beq.n	800ad4c <_vfiprintf_r+0xa4>
 800ad34:	465b      	mov	r3, fp
 800ad36:	4622      	mov	r2, r4
 800ad38:	4629      	mov	r1, r5
 800ad3a:	4630      	mov	r0, r6
 800ad3c:	f7ff ffa1 	bl	800ac82 <__sfputs_r>
 800ad40:	3001      	adds	r0, #1
 800ad42:	f000 80a7 	beq.w	800ae94 <_vfiprintf_r+0x1ec>
 800ad46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ad48:	445a      	add	r2, fp
 800ad4a:	9209      	str	r2, [sp, #36]	@ 0x24
 800ad4c:	f89a 3000 	ldrb.w	r3, [sl]
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	f000 809f 	beq.w	800ae94 <_vfiprintf_r+0x1ec>
 800ad56:	2300      	movs	r3, #0
 800ad58:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ad5c:	f10a 0a01 	add.w	sl, sl, #1
 800ad60:	9304      	str	r3, [sp, #16]
 800ad62:	9307      	str	r3, [sp, #28]
 800ad64:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ad68:	931a      	str	r3, [sp, #104]	@ 0x68
 800ad6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ad6e:	4654      	mov	r4, sl
 800ad70:	2205      	movs	r2, #5
 800ad72:	4854      	ldr	r0, [pc, #336]	@ (800aec4 <_vfiprintf_r+0x21c>)
 800ad74:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad78:	f7fe ff9a 	bl	8009cb0 <memchr>
 800ad7c:	9a04      	ldr	r2, [sp, #16]
 800ad7e:	b9d8      	cbnz	r0, 800adb8 <_vfiprintf_r+0x110>
 800ad80:	06d1      	lsls	r1, r2, #27
 800ad82:	bf44      	itt	mi
 800ad84:	2320      	movmi	r3, #32
 800ad86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ad8a:	0713      	lsls	r3, r2, #28
 800ad8c:	bf44      	itt	mi
 800ad8e:	232b      	movmi	r3, #43	@ 0x2b
 800ad90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ad94:	f89a 3000 	ldrb.w	r3, [sl]
 800ad98:	2b2a      	cmp	r3, #42	@ 0x2a
 800ad9a:	d015      	beq.n	800adc8 <_vfiprintf_r+0x120>
 800ad9c:	9a07      	ldr	r2, [sp, #28]
 800ad9e:	4654      	mov	r4, sl
 800ada0:	2000      	movs	r0, #0
 800ada2:	f04f 0c0a 	mov.w	ip, #10
 800ada6:	4621      	mov	r1, r4
 800ada8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800adac:	3b30      	subs	r3, #48	@ 0x30
 800adae:	2b09      	cmp	r3, #9
 800adb0:	d94b      	bls.n	800ae4a <_vfiprintf_r+0x1a2>
 800adb2:	b1b0      	cbz	r0, 800ade2 <_vfiprintf_r+0x13a>
 800adb4:	9207      	str	r2, [sp, #28]
 800adb6:	e014      	b.n	800ade2 <_vfiprintf_r+0x13a>
 800adb8:	eba0 0308 	sub.w	r3, r0, r8
 800adbc:	46a2      	mov	sl, r4
 800adbe:	fa09 f303 	lsl.w	r3, r9, r3
 800adc2:	4313      	orrs	r3, r2
 800adc4:	9304      	str	r3, [sp, #16]
 800adc6:	e7d2      	b.n	800ad6e <_vfiprintf_r+0xc6>
 800adc8:	9b03      	ldr	r3, [sp, #12]
 800adca:	1d19      	adds	r1, r3, #4
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	2b00      	cmp	r3, #0
 800add0:	9103      	str	r1, [sp, #12]
 800add2:	bfbb      	ittet	lt
 800add4:	425b      	neglt	r3, r3
 800add6:	f042 0202 	orrlt.w	r2, r2, #2
 800adda:	9307      	strge	r3, [sp, #28]
 800addc:	9307      	strlt	r3, [sp, #28]
 800adde:	bfb8      	it	lt
 800ade0:	9204      	strlt	r2, [sp, #16]
 800ade2:	7823      	ldrb	r3, [r4, #0]
 800ade4:	2b2e      	cmp	r3, #46	@ 0x2e
 800ade6:	d10a      	bne.n	800adfe <_vfiprintf_r+0x156>
 800ade8:	7863      	ldrb	r3, [r4, #1]
 800adea:	2b2a      	cmp	r3, #42	@ 0x2a
 800adec:	d132      	bne.n	800ae54 <_vfiprintf_r+0x1ac>
 800adee:	9b03      	ldr	r3, [sp, #12]
 800adf0:	3402      	adds	r4, #2
 800adf2:	1d1a      	adds	r2, r3, #4
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800adfa:	9203      	str	r2, [sp, #12]
 800adfc:	9305      	str	r3, [sp, #20]
 800adfe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800aed4 <_vfiprintf_r+0x22c>
 800ae02:	2203      	movs	r2, #3
 800ae04:	7821      	ldrb	r1, [r4, #0]
 800ae06:	4650      	mov	r0, sl
 800ae08:	f7fe ff52 	bl	8009cb0 <memchr>
 800ae0c:	b138      	cbz	r0, 800ae1e <_vfiprintf_r+0x176>
 800ae0e:	eba0 000a 	sub.w	r0, r0, sl
 800ae12:	2240      	movs	r2, #64	@ 0x40
 800ae14:	9b04      	ldr	r3, [sp, #16]
 800ae16:	3401      	adds	r4, #1
 800ae18:	4082      	lsls	r2, r0
 800ae1a:	4313      	orrs	r3, r2
 800ae1c:	9304      	str	r3, [sp, #16]
 800ae1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae22:	2206      	movs	r2, #6
 800ae24:	4828      	ldr	r0, [pc, #160]	@ (800aec8 <_vfiprintf_r+0x220>)
 800ae26:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ae2a:	f7fe ff41 	bl	8009cb0 <memchr>
 800ae2e:	2800      	cmp	r0, #0
 800ae30:	d03f      	beq.n	800aeb2 <_vfiprintf_r+0x20a>
 800ae32:	4b26      	ldr	r3, [pc, #152]	@ (800aecc <_vfiprintf_r+0x224>)
 800ae34:	bb1b      	cbnz	r3, 800ae7e <_vfiprintf_r+0x1d6>
 800ae36:	9b03      	ldr	r3, [sp, #12]
 800ae38:	3307      	adds	r3, #7
 800ae3a:	f023 0307 	bic.w	r3, r3, #7
 800ae3e:	3308      	adds	r3, #8
 800ae40:	9303      	str	r3, [sp, #12]
 800ae42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae44:	443b      	add	r3, r7
 800ae46:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae48:	e76a      	b.n	800ad20 <_vfiprintf_r+0x78>
 800ae4a:	fb0c 3202 	mla	r2, ip, r2, r3
 800ae4e:	460c      	mov	r4, r1
 800ae50:	2001      	movs	r0, #1
 800ae52:	e7a8      	b.n	800ada6 <_vfiprintf_r+0xfe>
 800ae54:	2300      	movs	r3, #0
 800ae56:	3401      	adds	r4, #1
 800ae58:	f04f 0c0a 	mov.w	ip, #10
 800ae5c:	4619      	mov	r1, r3
 800ae5e:	9305      	str	r3, [sp, #20]
 800ae60:	4620      	mov	r0, r4
 800ae62:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ae66:	3a30      	subs	r2, #48	@ 0x30
 800ae68:	2a09      	cmp	r2, #9
 800ae6a:	d903      	bls.n	800ae74 <_vfiprintf_r+0x1cc>
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d0c6      	beq.n	800adfe <_vfiprintf_r+0x156>
 800ae70:	9105      	str	r1, [sp, #20]
 800ae72:	e7c4      	b.n	800adfe <_vfiprintf_r+0x156>
 800ae74:	fb0c 2101 	mla	r1, ip, r1, r2
 800ae78:	4604      	mov	r4, r0
 800ae7a:	2301      	movs	r3, #1
 800ae7c:	e7f0      	b.n	800ae60 <_vfiprintf_r+0x1b8>
 800ae7e:	ab03      	add	r3, sp, #12
 800ae80:	462a      	mov	r2, r5
 800ae82:	a904      	add	r1, sp, #16
 800ae84:	4630      	mov	r0, r6
 800ae86:	9300      	str	r3, [sp, #0]
 800ae88:	4b11      	ldr	r3, [pc, #68]	@ (800aed0 <_vfiprintf_r+0x228>)
 800ae8a:	f7fe f9b5 	bl	80091f8 <_printf_float>
 800ae8e:	4607      	mov	r7, r0
 800ae90:	1c78      	adds	r0, r7, #1
 800ae92:	d1d6      	bne.n	800ae42 <_vfiprintf_r+0x19a>
 800ae94:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ae96:	07d9      	lsls	r1, r3, #31
 800ae98:	d405      	bmi.n	800aea6 <_vfiprintf_r+0x1fe>
 800ae9a:	89ab      	ldrh	r3, [r5, #12]
 800ae9c:	059a      	lsls	r2, r3, #22
 800ae9e:	d402      	bmi.n	800aea6 <_vfiprintf_r+0x1fe>
 800aea0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aea2:	f7fe feff 	bl	8009ca4 <__retarget_lock_release_recursive>
 800aea6:	89ab      	ldrh	r3, [r5, #12]
 800aea8:	065b      	lsls	r3, r3, #25
 800aeaa:	f53f af1f 	bmi.w	800acec <_vfiprintf_r+0x44>
 800aeae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800aeb0:	e71e      	b.n	800acf0 <_vfiprintf_r+0x48>
 800aeb2:	ab03      	add	r3, sp, #12
 800aeb4:	462a      	mov	r2, r5
 800aeb6:	a904      	add	r1, sp, #16
 800aeb8:	4630      	mov	r0, r6
 800aeba:	9300      	str	r3, [sp, #0]
 800aebc:	4b04      	ldr	r3, [pc, #16]	@ (800aed0 <_vfiprintf_r+0x228>)
 800aebe:	f7fe fc37 	bl	8009730 <_printf_i>
 800aec2:	e7e4      	b.n	800ae8e <_vfiprintf_r+0x1e6>
 800aec4:	0802304d 	.word	0x0802304d
 800aec8:	08023057 	.word	0x08023057
 800aecc:	080091f9 	.word	0x080091f9
 800aed0:	0800ac83 	.word	0x0800ac83
 800aed4:	08023053 	.word	0x08023053

0800aed8 <malloc>:
 800aed8:	4b02      	ldr	r3, [pc, #8]	@ (800aee4 <malloc+0xc>)
 800aeda:	4601      	mov	r1, r0
 800aedc:	6818      	ldr	r0, [r3, #0]
 800aede:	f000 b825 	b.w	800af2c <_malloc_r>
 800aee2:	bf00      	nop
 800aee4:	2000002c 	.word	0x2000002c

0800aee8 <sbrk_aligned>:
 800aee8:	b570      	push	{r4, r5, r6, lr}
 800aeea:	4e0f      	ldr	r6, [pc, #60]	@ (800af28 <sbrk_aligned+0x40>)
 800aeec:	460c      	mov	r4, r1
 800aeee:	4605      	mov	r5, r0
 800aef0:	6831      	ldr	r1, [r6, #0]
 800aef2:	b911      	cbnz	r1, 800aefa <sbrk_aligned+0x12>
 800aef4:	f000 fe8a 	bl	800bc0c <_sbrk_r>
 800aef8:	6030      	str	r0, [r6, #0]
 800aefa:	4621      	mov	r1, r4
 800aefc:	4628      	mov	r0, r5
 800aefe:	f000 fe85 	bl	800bc0c <_sbrk_r>
 800af02:	1c43      	adds	r3, r0, #1
 800af04:	d103      	bne.n	800af0e <sbrk_aligned+0x26>
 800af06:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800af0a:	4620      	mov	r0, r4
 800af0c:	bd70      	pop	{r4, r5, r6, pc}
 800af0e:	1cc4      	adds	r4, r0, #3
 800af10:	f024 0403 	bic.w	r4, r4, #3
 800af14:	42a0      	cmp	r0, r4
 800af16:	d0f8      	beq.n	800af0a <sbrk_aligned+0x22>
 800af18:	1a21      	subs	r1, r4, r0
 800af1a:	4628      	mov	r0, r5
 800af1c:	f000 fe76 	bl	800bc0c <_sbrk_r>
 800af20:	3001      	adds	r0, #1
 800af22:	d1f2      	bne.n	800af0a <sbrk_aligned+0x22>
 800af24:	e7ef      	b.n	800af06 <sbrk_aligned+0x1e>
 800af26:	bf00      	nop
 800af28:	200007b0 	.word	0x200007b0

0800af2c <_malloc_r>:
 800af2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af30:	1ccd      	adds	r5, r1, #3
 800af32:	4606      	mov	r6, r0
 800af34:	f025 0503 	bic.w	r5, r5, #3
 800af38:	3508      	adds	r5, #8
 800af3a:	2d0c      	cmp	r5, #12
 800af3c:	bf38      	it	cc
 800af3e:	250c      	movcc	r5, #12
 800af40:	2d00      	cmp	r5, #0
 800af42:	db01      	blt.n	800af48 <_malloc_r+0x1c>
 800af44:	42a9      	cmp	r1, r5
 800af46:	d904      	bls.n	800af52 <_malloc_r+0x26>
 800af48:	230c      	movs	r3, #12
 800af4a:	6033      	str	r3, [r6, #0]
 800af4c:	2000      	movs	r0, #0
 800af4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af52:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b028 <_malloc_r+0xfc>
 800af56:	f000 f915 	bl	800b184 <__malloc_lock>
 800af5a:	f8d8 3000 	ldr.w	r3, [r8]
 800af5e:	461c      	mov	r4, r3
 800af60:	bb44      	cbnz	r4, 800afb4 <_malloc_r+0x88>
 800af62:	4629      	mov	r1, r5
 800af64:	4630      	mov	r0, r6
 800af66:	f7ff ffbf 	bl	800aee8 <sbrk_aligned>
 800af6a:	1c43      	adds	r3, r0, #1
 800af6c:	4604      	mov	r4, r0
 800af6e:	d158      	bne.n	800b022 <_malloc_r+0xf6>
 800af70:	f8d8 4000 	ldr.w	r4, [r8]
 800af74:	4627      	mov	r7, r4
 800af76:	2f00      	cmp	r7, #0
 800af78:	d143      	bne.n	800b002 <_malloc_r+0xd6>
 800af7a:	2c00      	cmp	r4, #0
 800af7c:	d04b      	beq.n	800b016 <_malloc_r+0xea>
 800af7e:	6823      	ldr	r3, [r4, #0]
 800af80:	4639      	mov	r1, r7
 800af82:	4630      	mov	r0, r6
 800af84:	eb04 0903 	add.w	r9, r4, r3
 800af88:	f000 fe40 	bl	800bc0c <_sbrk_r>
 800af8c:	4581      	cmp	r9, r0
 800af8e:	d142      	bne.n	800b016 <_malloc_r+0xea>
 800af90:	6821      	ldr	r1, [r4, #0]
 800af92:	4630      	mov	r0, r6
 800af94:	1a6d      	subs	r5, r5, r1
 800af96:	4629      	mov	r1, r5
 800af98:	f7ff ffa6 	bl	800aee8 <sbrk_aligned>
 800af9c:	3001      	adds	r0, #1
 800af9e:	d03a      	beq.n	800b016 <_malloc_r+0xea>
 800afa0:	6823      	ldr	r3, [r4, #0]
 800afa2:	442b      	add	r3, r5
 800afa4:	6023      	str	r3, [r4, #0]
 800afa6:	f8d8 3000 	ldr.w	r3, [r8]
 800afaa:	685a      	ldr	r2, [r3, #4]
 800afac:	bb62      	cbnz	r2, 800b008 <_malloc_r+0xdc>
 800afae:	f8c8 7000 	str.w	r7, [r8]
 800afb2:	e00f      	b.n	800afd4 <_malloc_r+0xa8>
 800afb4:	6822      	ldr	r2, [r4, #0]
 800afb6:	1b52      	subs	r2, r2, r5
 800afb8:	d420      	bmi.n	800affc <_malloc_r+0xd0>
 800afba:	2a0b      	cmp	r2, #11
 800afbc:	d917      	bls.n	800afee <_malloc_r+0xc2>
 800afbe:	1961      	adds	r1, r4, r5
 800afc0:	42a3      	cmp	r3, r4
 800afc2:	6025      	str	r5, [r4, #0]
 800afc4:	bf18      	it	ne
 800afc6:	6059      	strne	r1, [r3, #4]
 800afc8:	6863      	ldr	r3, [r4, #4]
 800afca:	bf08      	it	eq
 800afcc:	f8c8 1000 	streq.w	r1, [r8]
 800afd0:	5162      	str	r2, [r4, r5]
 800afd2:	604b      	str	r3, [r1, #4]
 800afd4:	4630      	mov	r0, r6
 800afd6:	f000 f8db 	bl	800b190 <__malloc_unlock>
 800afda:	f104 000b 	add.w	r0, r4, #11
 800afde:	1d23      	adds	r3, r4, #4
 800afe0:	f020 0007 	bic.w	r0, r0, #7
 800afe4:	1ac2      	subs	r2, r0, r3
 800afe6:	bf1c      	itt	ne
 800afe8:	1a1b      	subne	r3, r3, r0
 800afea:	50a3      	strne	r3, [r4, r2]
 800afec:	e7af      	b.n	800af4e <_malloc_r+0x22>
 800afee:	6862      	ldr	r2, [r4, #4]
 800aff0:	42a3      	cmp	r3, r4
 800aff2:	bf0c      	ite	eq
 800aff4:	f8c8 2000 	streq.w	r2, [r8]
 800aff8:	605a      	strne	r2, [r3, #4]
 800affa:	e7eb      	b.n	800afd4 <_malloc_r+0xa8>
 800affc:	4623      	mov	r3, r4
 800affe:	6864      	ldr	r4, [r4, #4]
 800b000:	e7ae      	b.n	800af60 <_malloc_r+0x34>
 800b002:	463c      	mov	r4, r7
 800b004:	687f      	ldr	r7, [r7, #4]
 800b006:	e7b6      	b.n	800af76 <_malloc_r+0x4a>
 800b008:	461a      	mov	r2, r3
 800b00a:	685b      	ldr	r3, [r3, #4]
 800b00c:	42a3      	cmp	r3, r4
 800b00e:	d1fb      	bne.n	800b008 <_malloc_r+0xdc>
 800b010:	2300      	movs	r3, #0
 800b012:	6053      	str	r3, [r2, #4]
 800b014:	e7de      	b.n	800afd4 <_malloc_r+0xa8>
 800b016:	230c      	movs	r3, #12
 800b018:	4630      	mov	r0, r6
 800b01a:	6033      	str	r3, [r6, #0]
 800b01c:	f000 f8b8 	bl	800b190 <__malloc_unlock>
 800b020:	e794      	b.n	800af4c <_malloc_r+0x20>
 800b022:	6005      	str	r5, [r0, #0]
 800b024:	e7d6      	b.n	800afd4 <_malloc_r+0xa8>
 800b026:	bf00      	nop
 800b028:	200007b4 	.word	0x200007b4

0800b02c <__sflush_r>:
 800b02c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b030:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b034:	0716      	lsls	r6, r2, #28
 800b036:	4605      	mov	r5, r0
 800b038:	460c      	mov	r4, r1
 800b03a:	d454      	bmi.n	800b0e6 <__sflush_r+0xba>
 800b03c:	684b      	ldr	r3, [r1, #4]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	dc02      	bgt.n	800b048 <__sflush_r+0x1c>
 800b042:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b044:	2b00      	cmp	r3, #0
 800b046:	dd48      	ble.n	800b0da <__sflush_r+0xae>
 800b048:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b04a:	2e00      	cmp	r6, #0
 800b04c:	d045      	beq.n	800b0da <__sflush_r+0xae>
 800b04e:	2300      	movs	r3, #0
 800b050:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b054:	682f      	ldr	r7, [r5, #0]
 800b056:	6a21      	ldr	r1, [r4, #32]
 800b058:	602b      	str	r3, [r5, #0]
 800b05a:	d030      	beq.n	800b0be <__sflush_r+0x92>
 800b05c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b05e:	89a3      	ldrh	r3, [r4, #12]
 800b060:	0759      	lsls	r1, r3, #29
 800b062:	d505      	bpl.n	800b070 <__sflush_r+0x44>
 800b064:	6863      	ldr	r3, [r4, #4]
 800b066:	1ad2      	subs	r2, r2, r3
 800b068:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b06a:	b10b      	cbz	r3, 800b070 <__sflush_r+0x44>
 800b06c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b06e:	1ad2      	subs	r2, r2, r3
 800b070:	2300      	movs	r3, #0
 800b072:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b074:	6a21      	ldr	r1, [r4, #32]
 800b076:	4628      	mov	r0, r5
 800b078:	47b0      	blx	r6
 800b07a:	1c43      	adds	r3, r0, #1
 800b07c:	89a3      	ldrh	r3, [r4, #12]
 800b07e:	d106      	bne.n	800b08e <__sflush_r+0x62>
 800b080:	6829      	ldr	r1, [r5, #0]
 800b082:	291d      	cmp	r1, #29
 800b084:	d82b      	bhi.n	800b0de <__sflush_r+0xb2>
 800b086:	4a2a      	ldr	r2, [pc, #168]	@ (800b130 <__sflush_r+0x104>)
 800b088:	40ca      	lsrs	r2, r1
 800b08a:	07d6      	lsls	r6, r2, #31
 800b08c:	d527      	bpl.n	800b0de <__sflush_r+0xb2>
 800b08e:	2200      	movs	r2, #0
 800b090:	04d9      	lsls	r1, r3, #19
 800b092:	6062      	str	r2, [r4, #4]
 800b094:	6922      	ldr	r2, [r4, #16]
 800b096:	6022      	str	r2, [r4, #0]
 800b098:	d504      	bpl.n	800b0a4 <__sflush_r+0x78>
 800b09a:	1c42      	adds	r2, r0, #1
 800b09c:	d101      	bne.n	800b0a2 <__sflush_r+0x76>
 800b09e:	682b      	ldr	r3, [r5, #0]
 800b0a0:	b903      	cbnz	r3, 800b0a4 <__sflush_r+0x78>
 800b0a2:	6560      	str	r0, [r4, #84]	@ 0x54
 800b0a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b0a6:	602f      	str	r7, [r5, #0]
 800b0a8:	b1b9      	cbz	r1, 800b0da <__sflush_r+0xae>
 800b0aa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b0ae:	4299      	cmp	r1, r3
 800b0b0:	d002      	beq.n	800b0b8 <__sflush_r+0x8c>
 800b0b2:	4628      	mov	r0, r5
 800b0b4:	f000 fe20 	bl	800bcf8 <_free_r>
 800b0b8:	2300      	movs	r3, #0
 800b0ba:	6363      	str	r3, [r4, #52]	@ 0x34
 800b0bc:	e00d      	b.n	800b0da <__sflush_r+0xae>
 800b0be:	2301      	movs	r3, #1
 800b0c0:	4628      	mov	r0, r5
 800b0c2:	47b0      	blx	r6
 800b0c4:	4602      	mov	r2, r0
 800b0c6:	1c50      	adds	r0, r2, #1
 800b0c8:	d1c9      	bne.n	800b05e <__sflush_r+0x32>
 800b0ca:	682b      	ldr	r3, [r5, #0]
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d0c6      	beq.n	800b05e <__sflush_r+0x32>
 800b0d0:	2b1d      	cmp	r3, #29
 800b0d2:	d001      	beq.n	800b0d8 <__sflush_r+0xac>
 800b0d4:	2b16      	cmp	r3, #22
 800b0d6:	d11d      	bne.n	800b114 <__sflush_r+0xe8>
 800b0d8:	602f      	str	r7, [r5, #0]
 800b0da:	2000      	movs	r0, #0
 800b0dc:	e021      	b.n	800b122 <__sflush_r+0xf6>
 800b0de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b0e2:	b21b      	sxth	r3, r3
 800b0e4:	e01a      	b.n	800b11c <__sflush_r+0xf0>
 800b0e6:	690f      	ldr	r7, [r1, #16]
 800b0e8:	2f00      	cmp	r7, #0
 800b0ea:	d0f6      	beq.n	800b0da <__sflush_r+0xae>
 800b0ec:	0793      	lsls	r3, r2, #30
 800b0ee:	680e      	ldr	r6, [r1, #0]
 800b0f0:	600f      	str	r7, [r1, #0]
 800b0f2:	bf0c      	ite	eq
 800b0f4:	694b      	ldreq	r3, [r1, #20]
 800b0f6:	2300      	movne	r3, #0
 800b0f8:	eba6 0807 	sub.w	r8, r6, r7
 800b0fc:	608b      	str	r3, [r1, #8]
 800b0fe:	f1b8 0f00 	cmp.w	r8, #0
 800b102:	ddea      	ble.n	800b0da <__sflush_r+0xae>
 800b104:	4643      	mov	r3, r8
 800b106:	463a      	mov	r2, r7
 800b108:	6a21      	ldr	r1, [r4, #32]
 800b10a:	4628      	mov	r0, r5
 800b10c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b10e:	47b0      	blx	r6
 800b110:	2800      	cmp	r0, #0
 800b112:	dc08      	bgt.n	800b126 <__sflush_r+0xfa>
 800b114:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b118:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b11c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b120:	81a3      	strh	r3, [r4, #12]
 800b122:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b126:	4407      	add	r7, r0
 800b128:	eba8 0800 	sub.w	r8, r8, r0
 800b12c:	e7e7      	b.n	800b0fe <__sflush_r+0xd2>
 800b12e:	bf00      	nop
 800b130:	20400001 	.word	0x20400001

0800b134 <_fflush_r>:
 800b134:	b538      	push	{r3, r4, r5, lr}
 800b136:	690b      	ldr	r3, [r1, #16]
 800b138:	4605      	mov	r5, r0
 800b13a:	460c      	mov	r4, r1
 800b13c:	b913      	cbnz	r3, 800b144 <_fflush_r+0x10>
 800b13e:	2500      	movs	r5, #0
 800b140:	4628      	mov	r0, r5
 800b142:	bd38      	pop	{r3, r4, r5, pc}
 800b144:	b118      	cbz	r0, 800b14e <_fflush_r+0x1a>
 800b146:	6a03      	ldr	r3, [r0, #32]
 800b148:	b90b      	cbnz	r3, 800b14e <_fflush_r+0x1a>
 800b14a:	f7fe fcd1 	bl	8009af0 <__sinit>
 800b14e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b152:	2b00      	cmp	r3, #0
 800b154:	d0f3      	beq.n	800b13e <_fflush_r+0xa>
 800b156:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b158:	07d0      	lsls	r0, r2, #31
 800b15a:	d404      	bmi.n	800b166 <_fflush_r+0x32>
 800b15c:	0599      	lsls	r1, r3, #22
 800b15e:	d402      	bmi.n	800b166 <_fflush_r+0x32>
 800b160:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b162:	f7fe fd9e 	bl	8009ca2 <__retarget_lock_acquire_recursive>
 800b166:	4628      	mov	r0, r5
 800b168:	4621      	mov	r1, r4
 800b16a:	f7ff ff5f 	bl	800b02c <__sflush_r>
 800b16e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b170:	4605      	mov	r5, r0
 800b172:	07da      	lsls	r2, r3, #31
 800b174:	d4e4      	bmi.n	800b140 <_fflush_r+0xc>
 800b176:	89a3      	ldrh	r3, [r4, #12]
 800b178:	059b      	lsls	r3, r3, #22
 800b17a:	d4e1      	bmi.n	800b140 <_fflush_r+0xc>
 800b17c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b17e:	f7fe fd91 	bl	8009ca4 <__retarget_lock_release_recursive>
 800b182:	e7dd      	b.n	800b140 <_fflush_r+0xc>

0800b184 <__malloc_lock>:
 800b184:	4801      	ldr	r0, [pc, #4]	@ (800b18c <__malloc_lock+0x8>)
 800b186:	f7fe bd8c 	b.w	8009ca2 <__retarget_lock_acquire_recursive>
 800b18a:	bf00      	nop
 800b18c:	200007ac 	.word	0x200007ac

0800b190 <__malloc_unlock>:
 800b190:	4801      	ldr	r0, [pc, #4]	@ (800b198 <__malloc_unlock+0x8>)
 800b192:	f7fe bd87 	b.w	8009ca4 <__retarget_lock_release_recursive>
 800b196:	bf00      	nop
 800b198:	200007ac 	.word	0x200007ac

0800b19c <_Balloc>:
 800b19c:	b570      	push	{r4, r5, r6, lr}
 800b19e:	69c6      	ldr	r6, [r0, #28]
 800b1a0:	4604      	mov	r4, r0
 800b1a2:	460d      	mov	r5, r1
 800b1a4:	b976      	cbnz	r6, 800b1c4 <_Balloc+0x28>
 800b1a6:	2010      	movs	r0, #16
 800b1a8:	f7ff fe96 	bl	800aed8 <malloc>
 800b1ac:	4602      	mov	r2, r0
 800b1ae:	61e0      	str	r0, [r4, #28]
 800b1b0:	b920      	cbnz	r0, 800b1bc <_Balloc+0x20>
 800b1b2:	4b18      	ldr	r3, [pc, #96]	@ (800b214 <_Balloc+0x78>)
 800b1b4:	216b      	movs	r1, #107	@ 0x6b
 800b1b6:	4818      	ldr	r0, [pc, #96]	@ (800b218 <_Balloc+0x7c>)
 800b1b8:	f000 fd6c 	bl	800bc94 <__assert_func>
 800b1bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b1c0:	6006      	str	r6, [r0, #0]
 800b1c2:	60c6      	str	r6, [r0, #12]
 800b1c4:	69e6      	ldr	r6, [r4, #28]
 800b1c6:	68f3      	ldr	r3, [r6, #12]
 800b1c8:	b183      	cbz	r3, 800b1ec <_Balloc+0x50>
 800b1ca:	69e3      	ldr	r3, [r4, #28]
 800b1cc:	68db      	ldr	r3, [r3, #12]
 800b1ce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b1d2:	b9b8      	cbnz	r0, 800b204 <_Balloc+0x68>
 800b1d4:	2101      	movs	r1, #1
 800b1d6:	4620      	mov	r0, r4
 800b1d8:	fa01 f605 	lsl.w	r6, r1, r5
 800b1dc:	1d72      	adds	r2, r6, #5
 800b1de:	0092      	lsls	r2, r2, #2
 800b1e0:	f000 fd76 	bl	800bcd0 <_calloc_r>
 800b1e4:	b160      	cbz	r0, 800b200 <_Balloc+0x64>
 800b1e6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b1ea:	e00e      	b.n	800b20a <_Balloc+0x6e>
 800b1ec:	2221      	movs	r2, #33	@ 0x21
 800b1ee:	2104      	movs	r1, #4
 800b1f0:	4620      	mov	r0, r4
 800b1f2:	f000 fd6d 	bl	800bcd0 <_calloc_r>
 800b1f6:	69e3      	ldr	r3, [r4, #28]
 800b1f8:	60f0      	str	r0, [r6, #12]
 800b1fa:	68db      	ldr	r3, [r3, #12]
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d1e4      	bne.n	800b1ca <_Balloc+0x2e>
 800b200:	2000      	movs	r0, #0
 800b202:	bd70      	pop	{r4, r5, r6, pc}
 800b204:	6802      	ldr	r2, [r0, #0]
 800b206:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b20a:	2300      	movs	r3, #0
 800b20c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b210:	e7f7      	b.n	800b202 <_Balloc+0x66>
 800b212:	bf00      	nop
 800b214:	08022fcd 	.word	0x08022fcd
 800b218:	0802305e 	.word	0x0802305e

0800b21c <_Bfree>:
 800b21c:	b570      	push	{r4, r5, r6, lr}
 800b21e:	69c6      	ldr	r6, [r0, #28]
 800b220:	4605      	mov	r5, r0
 800b222:	460c      	mov	r4, r1
 800b224:	b976      	cbnz	r6, 800b244 <_Bfree+0x28>
 800b226:	2010      	movs	r0, #16
 800b228:	f7ff fe56 	bl	800aed8 <malloc>
 800b22c:	4602      	mov	r2, r0
 800b22e:	61e8      	str	r0, [r5, #28]
 800b230:	b920      	cbnz	r0, 800b23c <_Bfree+0x20>
 800b232:	4b09      	ldr	r3, [pc, #36]	@ (800b258 <_Bfree+0x3c>)
 800b234:	218f      	movs	r1, #143	@ 0x8f
 800b236:	4809      	ldr	r0, [pc, #36]	@ (800b25c <_Bfree+0x40>)
 800b238:	f000 fd2c 	bl	800bc94 <__assert_func>
 800b23c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b240:	6006      	str	r6, [r0, #0]
 800b242:	60c6      	str	r6, [r0, #12]
 800b244:	b13c      	cbz	r4, 800b256 <_Bfree+0x3a>
 800b246:	69eb      	ldr	r3, [r5, #28]
 800b248:	6862      	ldr	r2, [r4, #4]
 800b24a:	68db      	ldr	r3, [r3, #12]
 800b24c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b250:	6021      	str	r1, [r4, #0]
 800b252:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b256:	bd70      	pop	{r4, r5, r6, pc}
 800b258:	08022fcd 	.word	0x08022fcd
 800b25c:	0802305e 	.word	0x0802305e

0800b260 <__multadd>:
 800b260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b264:	f101 0c14 	add.w	ip, r1, #20
 800b268:	4607      	mov	r7, r0
 800b26a:	460c      	mov	r4, r1
 800b26c:	461e      	mov	r6, r3
 800b26e:	690d      	ldr	r5, [r1, #16]
 800b270:	2000      	movs	r0, #0
 800b272:	f8dc 3000 	ldr.w	r3, [ip]
 800b276:	3001      	adds	r0, #1
 800b278:	b299      	uxth	r1, r3
 800b27a:	4285      	cmp	r5, r0
 800b27c:	fb02 6101 	mla	r1, r2, r1, r6
 800b280:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b284:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800b288:	b289      	uxth	r1, r1
 800b28a:	fb02 3306 	mla	r3, r2, r6, r3
 800b28e:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b292:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b296:	f84c 1b04 	str.w	r1, [ip], #4
 800b29a:	dcea      	bgt.n	800b272 <__multadd+0x12>
 800b29c:	b30e      	cbz	r6, 800b2e2 <__multadd+0x82>
 800b29e:	68a3      	ldr	r3, [r4, #8]
 800b2a0:	42ab      	cmp	r3, r5
 800b2a2:	dc19      	bgt.n	800b2d8 <__multadd+0x78>
 800b2a4:	6861      	ldr	r1, [r4, #4]
 800b2a6:	4638      	mov	r0, r7
 800b2a8:	3101      	adds	r1, #1
 800b2aa:	f7ff ff77 	bl	800b19c <_Balloc>
 800b2ae:	4680      	mov	r8, r0
 800b2b0:	b928      	cbnz	r0, 800b2be <__multadd+0x5e>
 800b2b2:	4602      	mov	r2, r0
 800b2b4:	4b0c      	ldr	r3, [pc, #48]	@ (800b2e8 <__multadd+0x88>)
 800b2b6:	21ba      	movs	r1, #186	@ 0xba
 800b2b8:	480c      	ldr	r0, [pc, #48]	@ (800b2ec <__multadd+0x8c>)
 800b2ba:	f000 fceb 	bl	800bc94 <__assert_func>
 800b2be:	6922      	ldr	r2, [r4, #16]
 800b2c0:	f104 010c 	add.w	r1, r4, #12
 800b2c4:	300c      	adds	r0, #12
 800b2c6:	3202      	adds	r2, #2
 800b2c8:	0092      	lsls	r2, r2, #2
 800b2ca:	f7fe fcff 	bl	8009ccc <memcpy>
 800b2ce:	4621      	mov	r1, r4
 800b2d0:	4644      	mov	r4, r8
 800b2d2:	4638      	mov	r0, r7
 800b2d4:	f7ff ffa2 	bl	800b21c <_Bfree>
 800b2d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b2dc:	3501      	adds	r5, #1
 800b2de:	615e      	str	r6, [r3, #20]
 800b2e0:	6125      	str	r5, [r4, #16]
 800b2e2:	4620      	mov	r0, r4
 800b2e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b2e8:	0802303c 	.word	0x0802303c
 800b2ec:	0802305e 	.word	0x0802305e

0800b2f0 <__hi0bits>:
 800b2f0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b2f4:	4603      	mov	r3, r0
 800b2f6:	bf36      	itet	cc
 800b2f8:	0403      	lslcc	r3, r0, #16
 800b2fa:	2000      	movcs	r0, #0
 800b2fc:	2010      	movcc	r0, #16
 800b2fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b302:	bf3c      	itt	cc
 800b304:	021b      	lslcc	r3, r3, #8
 800b306:	3008      	addcc	r0, #8
 800b308:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b30c:	bf3c      	itt	cc
 800b30e:	011b      	lslcc	r3, r3, #4
 800b310:	3004      	addcc	r0, #4
 800b312:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b316:	bf3c      	itt	cc
 800b318:	009b      	lslcc	r3, r3, #2
 800b31a:	3002      	addcc	r0, #2
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	db05      	blt.n	800b32c <__hi0bits+0x3c>
 800b320:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b324:	f100 0001 	add.w	r0, r0, #1
 800b328:	bf08      	it	eq
 800b32a:	2020      	moveq	r0, #32
 800b32c:	4770      	bx	lr

0800b32e <__lo0bits>:
 800b32e:	6803      	ldr	r3, [r0, #0]
 800b330:	4602      	mov	r2, r0
 800b332:	f013 0007 	ands.w	r0, r3, #7
 800b336:	d00b      	beq.n	800b350 <__lo0bits+0x22>
 800b338:	07d9      	lsls	r1, r3, #31
 800b33a:	d421      	bmi.n	800b380 <__lo0bits+0x52>
 800b33c:	0798      	lsls	r0, r3, #30
 800b33e:	bf47      	ittee	mi
 800b340:	085b      	lsrmi	r3, r3, #1
 800b342:	2001      	movmi	r0, #1
 800b344:	089b      	lsrpl	r3, r3, #2
 800b346:	2002      	movpl	r0, #2
 800b348:	bf4c      	ite	mi
 800b34a:	6013      	strmi	r3, [r2, #0]
 800b34c:	6013      	strpl	r3, [r2, #0]
 800b34e:	4770      	bx	lr
 800b350:	b299      	uxth	r1, r3
 800b352:	b909      	cbnz	r1, 800b358 <__lo0bits+0x2a>
 800b354:	0c1b      	lsrs	r3, r3, #16
 800b356:	2010      	movs	r0, #16
 800b358:	b2d9      	uxtb	r1, r3
 800b35a:	b909      	cbnz	r1, 800b360 <__lo0bits+0x32>
 800b35c:	3008      	adds	r0, #8
 800b35e:	0a1b      	lsrs	r3, r3, #8
 800b360:	0719      	lsls	r1, r3, #28
 800b362:	bf04      	itt	eq
 800b364:	091b      	lsreq	r3, r3, #4
 800b366:	3004      	addeq	r0, #4
 800b368:	0799      	lsls	r1, r3, #30
 800b36a:	bf04      	itt	eq
 800b36c:	089b      	lsreq	r3, r3, #2
 800b36e:	3002      	addeq	r0, #2
 800b370:	07d9      	lsls	r1, r3, #31
 800b372:	d403      	bmi.n	800b37c <__lo0bits+0x4e>
 800b374:	085b      	lsrs	r3, r3, #1
 800b376:	f100 0001 	add.w	r0, r0, #1
 800b37a:	d003      	beq.n	800b384 <__lo0bits+0x56>
 800b37c:	6013      	str	r3, [r2, #0]
 800b37e:	4770      	bx	lr
 800b380:	2000      	movs	r0, #0
 800b382:	4770      	bx	lr
 800b384:	2020      	movs	r0, #32
 800b386:	4770      	bx	lr

0800b388 <__i2b>:
 800b388:	b510      	push	{r4, lr}
 800b38a:	460c      	mov	r4, r1
 800b38c:	2101      	movs	r1, #1
 800b38e:	f7ff ff05 	bl	800b19c <_Balloc>
 800b392:	4602      	mov	r2, r0
 800b394:	b928      	cbnz	r0, 800b3a2 <__i2b+0x1a>
 800b396:	4b05      	ldr	r3, [pc, #20]	@ (800b3ac <__i2b+0x24>)
 800b398:	f240 1145 	movw	r1, #325	@ 0x145
 800b39c:	4804      	ldr	r0, [pc, #16]	@ (800b3b0 <__i2b+0x28>)
 800b39e:	f000 fc79 	bl	800bc94 <__assert_func>
 800b3a2:	2301      	movs	r3, #1
 800b3a4:	6144      	str	r4, [r0, #20]
 800b3a6:	6103      	str	r3, [r0, #16]
 800b3a8:	bd10      	pop	{r4, pc}
 800b3aa:	bf00      	nop
 800b3ac:	0802303c 	.word	0x0802303c
 800b3b0:	0802305e 	.word	0x0802305e

0800b3b4 <__multiply>:
 800b3b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3b8:	4617      	mov	r7, r2
 800b3ba:	690a      	ldr	r2, [r1, #16]
 800b3bc:	4689      	mov	r9, r1
 800b3be:	b085      	sub	sp, #20
 800b3c0:	693b      	ldr	r3, [r7, #16]
 800b3c2:	429a      	cmp	r2, r3
 800b3c4:	bfa2      	ittt	ge
 800b3c6:	463b      	movge	r3, r7
 800b3c8:	460f      	movge	r7, r1
 800b3ca:	4699      	movge	r9, r3
 800b3cc:	693d      	ldr	r5, [r7, #16]
 800b3ce:	68bb      	ldr	r3, [r7, #8]
 800b3d0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b3d4:	6879      	ldr	r1, [r7, #4]
 800b3d6:	eb05 060a 	add.w	r6, r5, sl
 800b3da:	42b3      	cmp	r3, r6
 800b3dc:	bfb8      	it	lt
 800b3de:	3101      	addlt	r1, #1
 800b3e0:	f7ff fedc 	bl	800b19c <_Balloc>
 800b3e4:	b930      	cbnz	r0, 800b3f4 <__multiply+0x40>
 800b3e6:	4602      	mov	r2, r0
 800b3e8:	4b42      	ldr	r3, [pc, #264]	@ (800b4f4 <__multiply+0x140>)
 800b3ea:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b3ee:	4842      	ldr	r0, [pc, #264]	@ (800b4f8 <__multiply+0x144>)
 800b3f0:	f000 fc50 	bl	800bc94 <__assert_func>
 800b3f4:	f100 0414 	add.w	r4, r0, #20
 800b3f8:	2200      	movs	r2, #0
 800b3fa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b3fe:	4623      	mov	r3, r4
 800b400:	4573      	cmp	r3, lr
 800b402:	d320      	bcc.n	800b446 <__multiply+0x92>
 800b404:	f107 0814 	add.w	r8, r7, #20
 800b408:	f109 0114 	add.w	r1, r9, #20
 800b40c:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b410:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b414:	9302      	str	r3, [sp, #8]
 800b416:	1beb      	subs	r3, r5, r7
 800b418:	3715      	adds	r7, #21
 800b41a:	3b15      	subs	r3, #21
 800b41c:	f023 0303 	bic.w	r3, r3, #3
 800b420:	3304      	adds	r3, #4
 800b422:	42bd      	cmp	r5, r7
 800b424:	bf38      	it	cc
 800b426:	2304      	movcc	r3, #4
 800b428:	9301      	str	r3, [sp, #4]
 800b42a:	9b02      	ldr	r3, [sp, #8]
 800b42c:	9103      	str	r1, [sp, #12]
 800b42e:	428b      	cmp	r3, r1
 800b430:	d80c      	bhi.n	800b44c <__multiply+0x98>
 800b432:	2e00      	cmp	r6, #0
 800b434:	dd03      	ble.n	800b43e <__multiply+0x8a>
 800b436:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d057      	beq.n	800b4ee <__multiply+0x13a>
 800b43e:	6106      	str	r6, [r0, #16]
 800b440:	b005      	add	sp, #20
 800b442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b446:	f843 2b04 	str.w	r2, [r3], #4
 800b44a:	e7d9      	b.n	800b400 <__multiply+0x4c>
 800b44c:	f8b1 a000 	ldrh.w	sl, [r1]
 800b450:	f1ba 0f00 	cmp.w	sl, #0
 800b454:	d021      	beq.n	800b49a <__multiply+0xe6>
 800b456:	46c4      	mov	ip, r8
 800b458:	46a1      	mov	r9, r4
 800b45a:	2700      	movs	r7, #0
 800b45c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b460:	f8d9 3000 	ldr.w	r3, [r9]
 800b464:	fa1f fb82 	uxth.w	fp, r2
 800b468:	4565      	cmp	r5, ip
 800b46a:	b29b      	uxth	r3, r3
 800b46c:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800b470:	fb0a 330b 	mla	r3, sl, fp, r3
 800b474:	443b      	add	r3, r7
 800b476:	f8d9 7000 	ldr.w	r7, [r9]
 800b47a:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800b47e:	fb0a 7202 	mla	r2, sl, r2, r7
 800b482:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b486:	b29b      	uxth	r3, r3
 800b488:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b48c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b490:	f849 3b04 	str.w	r3, [r9], #4
 800b494:	d8e2      	bhi.n	800b45c <__multiply+0xa8>
 800b496:	9b01      	ldr	r3, [sp, #4]
 800b498:	50e7      	str	r7, [r4, r3]
 800b49a:	9b03      	ldr	r3, [sp, #12]
 800b49c:	3104      	adds	r1, #4
 800b49e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b4a2:	f1b9 0f00 	cmp.w	r9, #0
 800b4a6:	d020      	beq.n	800b4ea <__multiply+0x136>
 800b4a8:	6823      	ldr	r3, [r4, #0]
 800b4aa:	4647      	mov	r7, r8
 800b4ac:	46a4      	mov	ip, r4
 800b4ae:	f04f 0a00 	mov.w	sl, #0
 800b4b2:	f8b7 b000 	ldrh.w	fp, [r7]
 800b4b6:	b29b      	uxth	r3, r3
 800b4b8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b4bc:	fb09 220b 	mla	r2, r9, fp, r2
 800b4c0:	4452      	add	r2, sl
 800b4c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b4c6:	f84c 3b04 	str.w	r3, [ip], #4
 800b4ca:	f857 3b04 	ldr.w	r3, [r7], #4
 800b4ce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b4d2:	f8bc 3000 	ldrh.w	r3, [ip]
 800b4d6:	42bd      	cmp	r5, r7
 800b4d8:	fb09 330a 	mla	r3, r9, sl, r3
 800b4dc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b4e0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b4e4:	d8e5      	bhi.n	800b4b2 <__multiply+0xfe>
 800b4e6:	9a01      	ldr	r2, [sp, #4]
 800b4e8:	50a3      	str	r3, [r4, r2]
 800b4ea:	3404      	adds	r4, #4
 800b4ec:	e79d      	b.n	800b42a <__multiply+0x76>
 800b4ee:	3e01      	subs	r6, #1
 800b4f0:	e79f      	b.n	800b432 <__multiply+0x7e>
 800b4f2:	bf00      	nop
 800b4f4:	0802303c 	.word	0x0802303c
 800b4f8:	0802305e 	.word	0x0802305e

0800b4fc <__pow5mult>:
 800b4fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b500:	4615      	mov	r5, r2
 800b502:	f012 0203 	ands.w	r2, r2, #3
 800b506:	4607      	mov	r7, r0
 800b508:	460e      	mov	r6, r1
 800b50a:	d007      	beq.n	800b51c <__pow5mult+0x20>
 800b50c:	3a01      	subs	r2, #1
 800b50e:	4c25      	ldr	r4, [pc, #148]	@ (800b5a4 <__pow5mult+0xa8>)
 800b510:	2300      	movs	r3, #0
 800b512:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b516:	f7ff fea3 	bl	800b260 <__multadd>
 800b51a:	4606      	mov	r6, r0
 800b51c:	10ad      	asrs	r5, r5, #2
 800b51e:	d03d      	beq.n	800b59c <__pow5mult+0xa0>
 800b520:	69fc      	ldr	r4, [r7, #28]
 800b522:	b97c      	cbnz	r4, 800b544 <__pow5mult+0x48>
 800b524:	2010      	movs	r0, #16
 800b526:	f7ff fcd7 	bl	800aed8 <malloc>
 800b52a:	4602      	mov	r2, r0
 800b52c:	61f8      	str	r0, [r7, #28]
 800b52e:	b928      	cbnz	r0, 800b53c <__pow5mult+0x40>
 800b530:	4b1d      	ldr	r3, [pc, #116]	@ (800b5a8 <__pow5mult+0xac>)
 800b532:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b536:	481d      	ldr	r0, [pc, #116]	@ (800b5ac <__pow5mult+0xb0>)
 800b538:	f000 fbac 	bl	800bc94 <__assert_func>
 800b53c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b540:	6004      	str	r4, [r0, #0]
 800b542:	60c4      	str	r4, [r0, #12]
 800b544:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b548:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b54c:	b94c      	cbnz	r4, 800b562 <__pow5mult+0x66>
 800b54e:	f240 2171 	movw	r1, #625	@ 0x271
 800b552:	4638      	mov	r0, r7
 800b554:	f7ff ff18 	bl	800b388 <__i2b>
 800b558:	2300      	movs	r3, #0
 800b55a:	4604      	mov	r4, r0
 800b55c:	f8c8 0008 	str.w	r0, [r8, #8]
 800b560:	6003      	str	r3, [r0, #0]
 800b562:	f04f 0900 	mov.w	r9, #0
 800b566:	07eb      	lsls	r3, r5, #31
 800b568:	d50a      	bpl.n	800b580 <__pow5mult+0x84>
 800b56a:	4631      	mov	r1, r6
 800b56c:	4622      	mov	r2, r4
 800b56e:	4638      	mov	r0, r7
 800b570:	f7ff ff20 	bl	800b3b4 <__multiply>
 800b574:	4680      	mov	r8, r0
 800b576:	4631      	mov	r1, r6
 800b578:	4638      	mov	r0, r7
 800b57a:	4646      	mov	r6, r8
 800b57c:	f7ff fe4e 	bl	800b21c <_Bfree>
 800b580:	106d      	asrs	r5, r5, #1
 800b582:	d00b      	beq.n	800b59c <__pow5mult+0xa0>
 800b584:	6820      	ldr	r0, [r4, #0]
 800b586:	b938      	cbnz	r0, 800b598 <__pow5mult+0x9c>
 800b588:	4622      	mov	r2, r4
 800b58a:	4621      	mov	r1, r4
 800b58c:	4638      	mov	r0, r7
 800b58e:	f7ff ff11 	bl	800b3b4 <__multiply>
 800b592:	6020      	str	r0, [r4, #0]
 800b594:	f8c0 9000 	str.w	r9, [r0]
 800b598:	4604      	mov	r4, r0
 800b59a:	e7e4      	b.n	800b566 <__pow5mult+0x6a>
 800b59c:	4630      	mov	r0, r6
 800b59e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b5a2:	bf00      	nop
 800b5a4:	08023100 	.word	0x08023100
 800b5a8:	08022fcd 	.word	0x08022fcd
 800b5ac:	0802305e 	.word	0x0802305e

0800b5b0 <__lshift>:
 800b5b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b5b4:	460c      	mov	r4, r1
 800b5b6:	4607      	mov	r7, r0
 800b5b8:	4691      	mov	r9, r2
 800b5ba:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b5be:	6923      	ldr	r3, [r4, #16]
 800b5c0:	6849      	ldr	r1, [r1, #4]
 800b5c2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b5c6:	68a3      	ldr	r3, [r4, #8]
 800b5c8:	f108 0601 	add.w	r6, r8, #1
 800b5cc:	42b3      	cmp	r3, r6
 800b5ce:	db0b      	blt.n	800b5e8 <__lshift+0x38>
 800b5d0:	4638      	mov	r0, r7
 800b5d2:	f7ff fde3 	bl	800b19c <_Balloc>
 800b5d6:	4605      	mov	r5, r0
 800b5d8:	b948      	cbnz	r0, 800b5ee <__lshift+0x3e>
 800b5da:	4602      	mov	r2, r0
 800b5dc:	4b28      	ldr	r3, [pc, #160]	@ (800b680 <__lshift+0xd0>)
 800b5de:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b5e2:	4828      	ldr	r0, [pc, #160]	@ (800b684 <__lshift+0xd4>)
 800b5e4:	f000 fb56 	bl	800bc94 <__assert_func>
 800b5e8:	3101      	adds	r1, #1
 800b5ea:	005b      	lsls	r3, r3, #1
 800b5ec:	e7ee      	b.n	800b5cc <__lshift+0x1c>
 800b5ee:	2300      	movs	r3, #0
 800b5f0:	f100 0114 	add.w	r1, r0, #20
 800b5f4:	f100 0210 	add.w	r2, r0, #16
 800b5f8:	4618      	mov	r0, r3
 800b5fa:	4553      	cmp	r3, sl
 800b5fc:	db33      	blt.n	800b666 <__lshift+0xb6>
 800b5fe:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b602:	f104 0314 	add.w	r3, r4, #20
 800b606:	6920      	ldr	r0, [r4, #16]
 800b608:	f019 091f 	ands.w	r9, r9, #31
 800b60c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b610:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b614:	d02b      	beq.n	800b66e <__lshift+0xbe>
 800b616:	f1c9 0e20 	rsb	lr, r9, #32
 800b61a:	468a      	mov	sl, r1
 800b61c:	2200      	movs	r2, #0
 800b61e:	6818      	ldr	r0, [r3, #0]
 800b620:	fa00 f009 	lsl.w	r0, r0, r9
 800b624:	4310      	orrs	r0, r2
 800b626:	f84a 0b04 	str.w	r0, [sl], #4
 800b62a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b62e:	459c      	cmp	ip, r3
 800b630:	fa22 f20e 	lsr.w	r2, r2, lr
 800b634:	d8f3      	bhi.n	800b61e <__lshift+0x6e>
 800b636:	ebac 0304 	sub.w	r3, ip, r4
 800b63a:	f104 0015 	add.w	r0, r4, #21
 800b63e:	3b15      	subs	r3, #21
 800b640:	f023 0303 	bic.w	r3, r3, #3
 800b644:	3304      	adds	r3, #4
 800b646:	4560      	cmp	r0, ip
 800b648:	bf88      	it	hi
 800b64a:	2304      	movhi	r3, #4
 800b64c:	50ca      	str	r2, [r1, r3]
 800b64e:	b10a      	cbz	r2, 800b654 <__lshift+0xa4>
 800b650:	f108 0602 	add.w	r6, r8, #2
 800b654:	3e01      	subs	r6, #1
 800b656:	4638      	mov	r0, r7
 800b658:	4621      	mov	r1, r4
 800b65a:	612e      	str	r6, [r5, #16]
 800b65c:	f7ff fdde 	bl	800b21c <_Bfree>
 800b660:	4628      	mov	r0, r5
 800b662:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b666:	3301      	adds	r3, #1
 800b668:	f842 0f04 	str.w	r0, [r2, #4]!
 800b66c:	e7c5      	b.n	800b5fa <__lshift+0x4a>
 800b66e:	3904      	subs	r1, #4
 800b670:	f853 2b04 	ldr.w	r2, [r3], #4
 800b674:	459c      	cmp	ip, r3
 800b676:	f841 2f04 	str.w	r2, [r1, #4]!
 800b67a:	d8f9      	bhi.n	800b670 <__lshift+0xc0>
 800b67c:	e7ea      	b.n	800b654 <__lshift+0xa4>
 800b67e:	bf00      	nop
 800b680:	0802303c 	.word	0x0802303c
 800b684:	0802305e 	.word	0x0802305e

0800b688 <__mcmp>:
 800b688:	4603      	mov	r3, r0
 800b68a:	690a      	ldr	r2, [r1, #16]
 800b68c:	6900      	ldr	r0, [r0, #16]
 800b68e:	1a80      	subs	r0, r0, r2
 800b690:	b530      	push	{r4, r5, lr}
 800b692:	d10e      	bne.n	800b6b2 <__mcmp+0x2a>
 800b694:	3314      	adds	r3, #20
 800b696:	3114      	adds	r1, #20
 800b698:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b69c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b6a0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b6a4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b6a8:	4295      	cmp	r5, r2
 800b6aa:	d003      	beq.n	800b6b4 <__mcmp+0x2c>
 800b6ac:	d205      	bcs.n	800b6ba <__mcmp+0x32>
 800b6ae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b6b2:	bd30      	pop	{r4, r5, pc}
 800b6b4:	42a3      	cmp	r3, r4
 800b6b6:	d3f3      	bcc.n	800b6a0 <__mcmp+0x18>
 800b6b8:	e7fb      	b.n	800b6b2 <__mcmp+0x2a>
 800b6ba:	2001      	movs	r0, #1
 800b6bc:	e7f9      	b.n	800b6b2 <__mcmp+0x2a>
	...

0800b6c0 <__mdiff>:
 800b6c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6c4:	4689      	mov	r9, r1
 800b6c6:	4606      	mov	r6, r0
 800b6c8:	4611      	mov	r1, r2
 800b6ca:	4614      	mov	r4, r2
 800b6cc:	4648      	mov	r0, r9
 800b6ce:	f7ff ffdb 	bl	800b688 <__mcmp>
 800b6d2:	1e05      	subs	r5, r0, #0
 800b6d4:	d112      	bne.n	800b6fc <__mdiff+0x3c>
 800b6d6:	4629      	mov	r1, r5
 800b6d8:	4630      	mov	r0, r6
 800b6da:	f7ff fd5f 	bl	800b19c <_Balloc>
 800b6de:	4602      	mov	r2, r0
 800b6e0:	b928      	cbnz	r0, 800b6ee <__mdiff+0x2e>
 800b6e2:	4b41      	ldr	r3, [pc, #260]	@ (800b7e8 <__mdiff+0x128>)
 800b6e4:	f240 2137 	movw	r1, #567	@ 0x237
 800b6e8:	4840      	ldr	r0, [pc, #256]	@ (800b7ec <__mdiff+0x12c>)
 800b6ea:	f000 fad3 	bl	800bc94 <__assert_func>
 800b6ee:	2301      	movs	r3, #1
 800b6f0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b6f4:	4610      	mov	r0, r2
 800b6f6:	b003      	add	sp, #12
 800b6f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6fc:	bfbc      	itt	lt
 800b6fe:	464b      	movlt	r3, r9
 800b700:	46a1      	movlt	r9, r4
 800b702:	4630      	mov	r0, r6
 800b704:	bfb8      	it	lt
 800b706:	2501      	movlt	r5, #1
 800b708:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b70c:	bfb4      	ite	lt
 800b70e:	461c      	movlt	r4, r3
 800b710:	2500      	movge	r5, #0
 800b712:	f7ff fd43 	bl	800b19c <_Balloc>
 800b716:	4602      	mov	r2, r0
 800b718:	b918      	cbnz	r0, 800b722 <__mdiff+0x62>
 800b71a:	4b33      	ldr	r3, [pc, #204]	@ (800b7e8 <__mdiff+0x128>)
 800b71c:	f240 2145 	movw	r1, #581	@ 0x245
 800b720:	e7e2      	b.n	800b6e8 <__mdiff+0x28>
 800b722:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b726:	f104 0e14 	add.w	lr, r4, #20
 800b72a:	6926      	ldr	r6, [r4, #16]
 800b72c:	f100 0b14 	add.w	fp, r0, #20
 800b730:	60c5      	str	r5, [r0, #12]
 800b732:	f109 0514 	add.w	r5, r9, #20
 800b736:	f109 0310 	add.w	r3, r9, #16
 800b73a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b73e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b742:	46d9      	mov	r9, fp
 800b744:	f04f 0c00 	mov.w	ip, #0
 800b748:	9301      	str	r3, [sp, #4]
 800b74a:	9b01      	ldr	r3, [sp, #4]
 800b74c:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b750:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b754:	4576      	cmp	r6, lr
 800b756:	9301      	str	r3, [sp, #4]
 800b758:	fa1f f38a 	uxth.w	r3, sl
 800b75c:	4619      	mov	r1, r3
 800b75e:	b283      	uxth	r3, r0
 800b760:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800b764:	eba1 0303 	sub.w	r3, r1, r3
 800b768:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b76c:	4463      	add	r3, ip
 800b76e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b772:	b29b      	uxth	r3, r3
 800b774:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b778:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b77c:	f849 3b04 	str.w	r3, [r9], #4
 800b780:	d8e3      	bhi.n	800b74a <__mdiff+0x8a>
 800b782:	1b33      	subs	r3, r6, r4
 800b784:	3415      	adds	r4, #21
 800b786:	3b15      	subs	r3, #21
 800b788:	f023 0303 	bic.w	r3, r3, #3
 800b78c:	3304      	adds	r3, #4
 800b78e:	42a6      	cmp	r6, r4
 800b790:	bf38      	it	cc
 800b792:	2304      	movcc	r3, #4
 800b794:	441d      	add	r5, r3
 800b796:	445b      	add	r3, fp
 800b798:	462c      	mov	r4, r5
 800b79a:	461e      	mov	r6, r3
 800b79c:	4544      	cmp	r4, r8
 800b79e:	d30e      	bcc.n	800b7be <__mdiff+0xfe>
 800b7a0:	f108 0103 	add.w	r1, r8, #3
 800b7a4:	1b49      	subs	r1, r1, r5
 800b7a6:	3d03      	subs	r5, #3
 800b7a8:	f021 0103 	bic.w	r1, r1, #3
 800b7ac:	45a8      	cmp	r8, r5
 800b7ae:	bf38      	it	cc
 800b7b0:	2100      	movcc	r1, #0
 800b7b2:	440b      	add	r3, r1
 800b7b4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b7b8:	b199      	cbz	r1, 800b7e2 <__mdiff+0x122>
 800b7ba:	6117      	str	r7, [r2, #16]
 800b7bc:	e79a      	b.n	800b6f4 <__mdiff+0x34>
 800b7be:	f854 1b04 	ldr.w	r1, [r4], #4
 800b7c2:	46e6      	mov	lr, ip
 800b7c4:	fa1f fc81 	uxth.w	ip, r1
 800b7c8:	0c08      	lsrs	r0, r1, #16
 800b7ca:	4471      	add	r1, lr
 800b7cc:	44f4      	add	ip, lr
 800b7ce:	b289      	uxth	r1, r1
 800b7d0:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b7d4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b7d8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b7dc:	f846 1b04 	str.w	r1, [r6], #4
 800b7e0:	e7dc      	b.n	800b79c <__mdiff+0xdc>
 800b7e2:	3f01      	subs	r7, #1
 800b7e4:	e7e6      	b.n	800b7b4 <__mdiff+0xf4>
 800b7e6:	bf00      	nop
 800b7e8:	0802303c 	.word	0x0802303c
 800b7ec:	0802305e 	.word	0x0802305e

0800b7f0 <__d2b>:
 800b7f0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b7f4:	460f      	mov	r7, r1
 800b7f6:	2101      	movs	r1, #1
 800b7f8:	4616      	mov	r6, r2
 800b7fa:	ec59 8b10 	vmov	r8, r9, d0
 800b7fe:	f7ff fccd 	bl	800b19c <_Balloc>
 800b802:	4604      	mov	r4, r0
 800b804:	b930      	cbnz	r0, 800b814 <__d2b+0x24>
 800b806:	4602      	mov	r2, r0
 800b808:	4b23      	ldr	r3, [pc, #140]	@ (800b898 <__d2b+0xa8>)
 800b80a:	f240 310f 	movw	r1, #783	@ 0x30f
 800b80e:	4823      	ldr	r0, [pc, #140]	@ (800b89c <__d2b+0xac>)
 800b810:	f000 fa40 	bl	800bc94 <__assert_func>
 800b814:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b818:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b81c:	b10d      	cbz	r5, 800b822 <__d2b+0x32>
 800b81e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b822:	9301      	str	r3, [sp, #4]
 800b824:	f1b8 0300 	subs.w	r3, r8, #0
 800b828:	d023      	beq.n	800b872 <__d2b+0x82>
 800b82a:	4668      	mov	r0, sp
 800b82c:	9300      	str	r3, [sp, #0]
 800b82e:	f7ff fd7e 	bl	800b32e <__lo0bits>
 800b832:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b836:	b1d0      	cbz	r0, 800b86e <__d2b+0x7e>
 800b838:	f1c0 0320 	rsb	r3, r0, #32
 800b83c:	fa02 f303 	lsl.w	r3, r2, r3
 800b840:	40c2      	lsrs	r2, r0
 800b842:	430b      	orrs	r3, r1
 800b844:	9201      	str	r2, [sp, #4]
 800b846:	6163      	str	r3, [r4, #20]
 800b848:	9b01      	ldr	r3, [sp, #4]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	61a3      	str	r3, [r4, #24]
 800b84e:	bf0c      	ite	eq
 800b850:	2201      	moveq	r2, #1
 800b852:	2202      	movne	r2, #2
 800b854:	6122      	str	r2, [r4, #16]
 800b856:	b1a5      	cbz	r5, 800b882 <__d2b+0x92>
 800b858:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b85c:	4405      	add	r5, r0
 800b85e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b862:	603d      	str	r5, [r7, #0]
 800b864:	6030      	str	r0, [r6, #0]
 800b866:	4620      	mov	r0, r4
 800b868:	b003      	add	sp, #12
 800b86a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b86e:	6161      	str	r1, [r4, #20]
 800b870:	e7ea      	b.n	800b848 <__d2b+0x58>
 800b872:	a801      	add	r0, sp, #4
 800b874:	f7ff fd5b 	bl	800b32e <__lo0bits>
 800b878:	9b01      	ldr	r3, [sp, #4]
 800b87a:	3020      	adds	r0, #32
 800b87c:	2201      	movs	r2, #1
 800b87e:	6163      	str	r3, [r4, #20]
 800b880:	e7e8      	b.n	800b854 <__d2b+0x64>
 800b882:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b886:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b88a:	6038      	str	r0, [r7, #0]
 800b88c:	6918      	ldr	r0, [r3, #16]
 800b88e:	f7ff fd2f 	bl	800b2f0 <__hi0bits>
 800b892:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b896:	e7e5      	b.n	800b864 <__d2b+0x74>
 800b898:	0802303c 	.word	0x0802303c
 800b89c:	0802305e 	.word	0x0802305e

0800b8a0 <__sread>:
 800b8a0:	b510      	push	{r4, lr}
 800b8a2:	460c      	mov	r4, r1
 800b8a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8a8:	f000 f99e 	bl	800bbe8 <_read_r>
 800b8ac:	2800      	cmp	r0, #0
 800b8ae:	bfab      	itete	ge
 800b8b0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b8b2:	89a3      	ldrhlt	r3, [r4, #12]
 800b8b4:	181b      	addge	r3, r3, r0
 800b8b6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b8ba:	bfac      	ite	ge
 800b8bc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b8be:	81a3      	strhlt	r3, [r4, #12]
 800b8c0:	bd10      	pop	{r4, pc}

0800b8c2 <__swrite>:
 800b8c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8c6:	461f      	mov	r7, r3
 800b8c8:	898b      	ldrh	r3, [r1, #12]
 800b8ca:	4605      	mov	r5, r0
 800b8cc:	460c      	mov	r4, r1
 800b8ce:	05db      	lsls	r3, r3, #23
 800b8d0:	4616      	mov	r6, r2
 800b8d2:	d505      	bpl.n	800b8e0 <__swrite+0x1e>
 800b8d4:	2302      	movs	r3, #2
 800b8d6:	2200      	movs	r2, #0
 800b8d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8dc:	f000 f972 	bl	800bbc4 <_lseek_r>
 800b8e0:	89a3      	ldrh	r3, [r4, #12]
 800b8e2:	4632      	mov	r2, r6
 800b8e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b8e8:	4628      	mov	r0, r5
 800b8ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b8ee:	81a3      	strh	r3, [r4, #12]
 800b8f0:	463b      	mov	r3, r7
 800b8f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b8f6:	f000 b999 	b.w	800bc2c <_write_r>

0800b8fa <__sseek>:
 800b8fa:	b510      	push	{r4, lr}
 800b8fc:	460c      	mov	r4, r1
 800b8fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b902:	f000 f95f 	bl	800bbc4 <_lseek_r>
 800b906:	1c43      	adds	r3, r0, #1
 800b908:	89a3      	ldrh	r3, [r4, #12]
 800b90a:	bf15      	itete	ne
 800b90c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b90e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b912:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b916:	81a3      	strheq	r3, [r4, #12]
 800b918:	bf18      	it	ne
 800b91a:	81a3      	strhne	r3, [r4, #12]
 800b91c:	bd10      	pop	{r4, pc}

0800b91e <__sclose>:
 800b91e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b922:	f000 b995 	b.w	800bc50 <_close_r>

0800b926 <_realloc_r>:
 800b926:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b92a:	4607      	mov	r7, r0
 800b92c:	4614      	mov	r4, r2
 800b92e:	460d      	mov	r5, r1
 800b930:	b921      	cbnz	r1, 800b93c <_realloc_r+0x16>
 800b932:	4611      	mov	r1, r2
 800b934:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b938:	f7ff baf8 	b.w	800af2c <_malloc_r>
 800b93c:	b92a      	cbnz	r2, 800b94a <_realloc_r+0x24>
 800b93e:	4625      	mov	r5, r4
 800b940:	f000 f9da 	bl	800bcf8 <_free_r>
 800b944:	4628      	mov	r0, r5
 800b946:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b94a:	f000 fa31 	bl	800bdb0 <_malloc_usable_size_r>
 800b94e:	4284      	cmp	r4, r0
 800b950:	4606      	mov	r6, r0
 800b952:	d802      	bhi.n	800b95a <_realloc_r+0x34>
 800b954:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b958:	d8f4      	bhi.n	800b944 <_realloc_r+0x1e>
 800b95a:	4621      	mov	r1, r4
 800b95c:	4638      	mov	r0, r7
 800b95e:	f7ff fae5 	bl	800af2c <_malloc_r>
 800b962:	4680      	mov	r8, r0
 800b964:	b908      	cbnz	r0, 800b96a <_realloc_r+0x44>
 800b966:	4645      	mov	r5, r8
 800b968:	e7ec      	b.n	800b944 <_realloc_r+0x1e>
 800b96a:	42b4      	cmp	r4, r6
 800b96c:	4622      	mov	r2, r4
 800b96e:	4629      	mov	r1, r5
 800b970:	bf28      	it	cs
 800b972:	4632      	movcs	r2, r6
 800b974:	f7fe f9aa 	bl	8009ccc <memcpy>
 800b978:	4629      	mov	r1, r5
 800b97a:	4638      	mov	r0, r7
 800b97c:	f000 f9bc 	bl	800bcf8 <_free_r>
 800b980:	e7f1      	b.n	800b966 <_realloc_r+0x40>

0800b982 <__swbuf_r>:
 800b982:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b984:	460e      	mov	r6, r1
 800b986:	4614      	mov	r4, r2
 800b988:	4605      	mov	r5, r0
 800b98a:	b118      	cbz	r0, 800b994 <__swbuf_r+0x12>
 800b98c:	6a03      	ldr	r3, [r0, #32]
 800b98e:	b90b      	cbnz	r3, 800b994 <__swbuf_r+0x12>
 800b990:	f7fe f8ae 	bl	8009af0 <__sinit>
 800b994:	69a3      	ldr	r3, [r4, #24]
 800b996:	60a3      	str	r3, [r4, #8]
 800b998:	89a3      	ldrh	r3, [r4, #12]
 800b99a:	071a      	lsls	r2, r3, #28
 800b99c:	d501      	bpl.n	800b9a2 <__swbuf_r+0x20>
 800b99e:	6923      	ldr	r3, [r4, #16]
 800b9a0:	b943      	cbnz	r3, 800b9b4 <__swbuf_r+0x32>
 800b9a2:	4621      	mov	r1, r4
 800b9a4:	4628      	mov	r0, r5
 800b9a6:	f000 f82b 	bl	800ba00 <__swsetup_r>
 800b9aa:	b118      	cbz	r0, 800b9b4 <__swbuf_r+0x32>
 800b9ac:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800b9b0:	4638      	mov	r0, r7
 800b9b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b9b4:	6823      	ldr	r3, [r4, #0]
 800b9b6:	b2f6      	uxtb	r6, r6
 800b9b8:	6922      	ldr	r2, [r4, #16]
 800b9ba:	4637      	mov	r7, r6
 800b9bc:	1a98      	subs	r0, r3, r2
 800b9be:	6963      	ldr	r3, [r4, #20]
 800b9c0:	4283      	cmp	r3, r0
 800b9c2:	dc05      	bgt.n	800b9d0 <__swbuf_r+0x4e>
 800b9c4:	4621      	mov	r1, r4
 800b9c6:	4628      	mov	r0, r5
 800b9c8:	f7ff fbb4 	bl	800b134 <_fflush_r>
 800b9cc:	2800      	cmp	r0, #0
 800b9ce:	d1ed      	bne.n	800b9ac <__swbuf_r+0x2a>
 800b9d0:	68a3      	ldr	r3, [r4, #8]
 800b9d2:	3b01      	subs	r3, #1
 800b9d4:	60a3      	str	r3, [r4, #8]
 800b9d6:	6823      	ldr	r3, [r4, #0]
 800b9d8:	1c5a      	adds	r2, r3, #1
 800b9da:	6022      	str	r2, [r4, #0]
 800b9dc:	701e      	strb	r6, [r3, #0]
 800b9de:	1c43      	adds	r3, r0, #1
 800b9e0:	6962      	ldr	r2, [r4, #20]
 800b9e2:	429a      	cmp	r2, r3
 800b9e4:	d004      	beq.n	800b9f0 <__swbuf_r+0x6e>
 800b9e6:	89a3      	ldrh	r3, [r4, #12]
 800b9e8:	07db      	lsls	r3, r3, #31
 800b9ea:	d5e1      	bpl.n	800b9b0 <__swbuf_r+0x2e>
 800b9ec:	2e0a      	cmp	r6, #10
 800b9ee:	d1df      	bne.n	800b9b0 <__swbuf_r+0x2e>
 800b9f0:	4621      	mov	r1, r4
 800b9f2:	4628      	mov	r0, r5
 800b9f4:	f7ff fb9e 	bl	800b134 <_fflush_r>
 800b9f8:	2800      	cmp	r0, #0
 800b9fa:	d0d9      	beq.n	800b9b0 <__swbuf_r+0x2e>
 800b9fc:	e7d6      	b.n	800b9ac <__swbuf_r+0x2a>
	...

0800ba00 <__swsetup_r>:
 800ba00:	b538      	push	{r3, r4, r5, lr}
 800ba02:	4b29      	ldr	r3, [pc, #164]	@ (800baa8 <__swsetup_r+0xa8>)
 800ba04:	4605      	mov	r5, r0
 800ba06:	460c      	mov	r4, r1
 800ba08:	6818      	ldr	r0, [r3, #0]
 800ba0a:	b118      	cbz	r0, 800ba14 <__swsetup_r+0x14>
 800ba0c:	6a03      	ldr	r3, [r0, #32]
 800ba0e:	b90b      	cbnz	r3, 800ba14 <__swsetup_r+0x14>
 800ba10:	f7fe f86e 	bl	8009af0 <__sinit>
 800ba14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba18:	0719      	lsls	r1, r3, #28
 800ba1a:	d422      	bmi.n	800ba62 <__swsetup_r+0x62>
 800ba1c:	06da      	lsls	r2, r3, #27
 800ba1e:	d407      	bmi.n	800ba30 <__swsetup_r+0x30>
 800ba20:	2209      	movs	r2, #9
 800ba22:	602a      	str	r2, [r5, #0]
 800ba24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ba28:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ba2c:	81a3      	strh	r3, [r4, #12]
 800ba2e:	e033      	b.n	800ba98 <__swsetup_r+0x98>
 800ba30:	0758      	lsls	r0, r3, #29
 800ba32:	d512      	bpl.n	800ba5a <__swsetup_r+0x5a>
 800ba34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ba36:	b141      	cbz	r1, 800ba4a <__swsetup_r+0x4a>
 800ba38:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ba3c:	4299      	cmp	r1, r3
 800ba3e:	d002      	beq.n	800ba46 <__swsetup_r+0x46>
 800ba40:	4628      	mov	r0, r5
 800ba42:	f000 f959 	bl	800bcf8 <_free_r>
 800ba46:	2300      	movs	r3, #0
 800ba48:	6363      	str	r3, [r4, #52]	@ 0x34
 800ba4a:	89a3      	ldrh	r3, [r4, #12]
 800ba4c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ba50:	81a3      	strh	r3, [r4, #12]
 800ba52:	2300      	movs	r3, #0
 800ba54:	6063      	str	r3, [r4, #4]
 800ba56:	6923      	ldr	r3, [r4, #16]
 800ba58:	6023      	str	r3, [r4, #0]
 800ba5a:	89a3      	ldrh	r3, [r4, #12]
 800ba5c:	f043 0308 	orr.w	r3, r3, #8
 800ba60:	81a3      	strh	r3, [r4, #12]
 800ba62:	6923      	ldr	r3, [r4, #16]
 800ba64:	b94b      	cbnz	r3, 800ba7a <__swsetup_r+0x7a>
 800ba66:	89a3      	ldrh	r3, [r4, #12]
 800ba68:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ba6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ba70:	d003      	beq.n	800ba7a <__swsetup_r+0x7a>
 800ba72:	4621      	mov	r1, r4
 800ba74:	4628      	mov	r0, r5
 800ba76:	f000 f83e 	bl	800baf6 <__smakebuf_r>
 800ba7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba7e:	f013 0201 	ands.w	r2, r3, #1
 800ba82:	d00a      	beq.n	800ba9a <__swsetup_r+0x9a>
 800ba84:	2200      	movs	r2, #0
 800ba86:	60a2      	str	r2, [r4, #8]
 800ba88:	6962      	ldr	r2, [r4, #20]
 800ba8a:	4252      	negs	r2, r2
 800ba8c:	61a2      	str	r2, [r4, #24]
 800ba8e:	6922      	ldr	r2, [r4, #16]
 800ba90:	b942      	cbnz	r2, 800baa4 <__swsetup_r+0xa4>
 800ba92:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ba96:	d1c5      	bne.n	800ba24 <__swsetup_r+0x24>
 800ba98:	bd38      	pop	{r3, r4, r5, pc}
 800ba9a:	0799      	lsls	r1, r3, #30
 800ba9c:	bf58      	it	pl
 800ba9e:	6962      	ldrpl	r2, [r4, #20]
 800baa0:	60a2      	str	r2, [r4, #8]
 800baa2:	e7f4      	b.n	800ba8e <__swsetup_r+0x8e>
 800baa4:	2000      	movs	r0, #0
 800baa6:	e7f7      	b.n	800ba98 <__swsetup_r+0x98>
 800baa8:	2000002c 	.word	0x2000002c

0800baac <__swhatbuf_r>:
 800baac:	b570      	push	{r4, r5, r6, lr}
 800baae:	460c      	mov	r4, r1
 800bab0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bab4:	b096      	sub	sp, #88	@ 0x58
 800bab6:	4615      	mov	r5, r2
 800bab8:	2900      	cmp	r1, #0
 800baba:	461e      	mov	r6, r3
 800babc:	da0c      	bge.n	800bad8 <__swhatbuf_r+0x2c>
 800babe:	89a3      	ldrh	r3, [r4, #12]
 800bac0:	2100      	movs	r1, #0
 800bac2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bac6:	bf14      	ite	ne
 800bac8:	2340      	movne	r3, #64	@ 0x40
 800baca:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bace:	2000      	movs	r0, #0
 800bad0:	6031      	str	r1, [r6, #0]
 800bad2:	602b      	str	r3, [r5, #0]
 800bad4:	b016      	add	sp, #88	@ 0x58
 800bad6:	bd70      	pop	{r4, r5, r6, pc}
 800bad8:	466a      	mov	r2, sp
 800bada:	f000 f8c9 	bl	800bc70 <_fstat_r>
 800bade:	2800      	cmp	r0, #0
 800bae0:	dbed      	blt.n	800babe <__swhatbuf_r+0x12>
 800bae2:	9901      	ldr	r1, [sp, #4]
 800bae4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bae8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800baec:	4259      	negs	r1, r3
 800baee:	4159      	adcs	r1, r3
 800baf0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800baf4:	e7eb      	b.n	800bace <__swhatbuf_r+0x22>

0800baf6 <__smakebuf_r>:
 800baf6:	898b      	ldrh	r3, [r1, #12]
 800baf8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bafa:	079d      	lsls	r5, r3, #30
 800bafc:	4606      	mov	r6, r0
 800bafe:	460c      	mov	r4, r1
 800bb00:	d507      	bpl.n	800bb12 <__smakebuf_r+0x1c>
 800bb02:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bb06:	6023      	str	r3, [r4, #0]
 800bb08:	6123      	str	r3, [r4, #16]
 800bb0a:	2301      	movs	r3, #1
 800bb0c:	6163      	str	r3, [r4, #20]
 800bb0e:	b003      	add	sp, #12
 800bb10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb12:	ab01      	add	r3, sp, #4
 800bb14:	466a      	mov	r2, sp
 800bb16:	f7ff ffc9 	bl	800baac <__swhatbuf_r>
 800bb1a:	9f00      	ldr	r7, [sp, #0]
 800bb1c:	4605      	mov	r5, r0
 800bb1e:	4630      	mov	r0, r6
 800bb20:	4639      	mov	r1, r7
 800bb22:	f7ff fa03 	bl	800af2c <_malloc_r>
 800bb26:	b948      	cbnz	r0, 800bb3c <__smakebuf_r+0x46>
 800bb28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb2c:	059a      	lsls	r2, r3, #22
 800bb2e:	d4ee      	bmi.n	800bb0e <__smakebuf_r+0x18>
 800bb30:	f023 0303 	bic.w	r3, r3, #3
 800bb34:	f043 0302 	orr.w	r3, r3, #2
 800bb38:	81a3      	strh	r3, [r4, #12]
 800bb3a:	e7e2      	b.n	800bb02 <__smakebuf_r+0xc>
 800bb3c:	89a3      	ldrh	r3, [r4, #12]
 800bb3e:	6020      	str	r0, [r4, #0]
 800bb40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bb44:	81a3      	strh	r3, [r4, #12]
 800bb46:	9b01      	ldr	r3, [sp, #4]
 800bb48:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bb4c:	b15b      	cbz	r3, 800bb66 <__smakebuf_r+0x70>
 800bb4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bb52:	4630      	mov	r0, r6
 800bb54:	f000 f826 	bl	800bba4 <_isatty_r>
 800bb58:	b128      	cbz	r0, 800bb66 <__smakebuf_r+0x70>
 800bb5a:	89a3      	ldrh	r3, [r4, #12]
 800bb5c:	f023 0303 	bic.w	r3, r3, #3
 800bb60:	f043 0301 	orr.w	r3, r3, #1
 800bb64:	81a3      	strh	r3, [r4, #12]
 800bb66:	89a3      	ldrh	r3, [r4, #12]
 800bb68:	431d      	orrs	r5, r3
 800bb6a:	81a5      	strh	r5, [r4, #12]
 800bb6c:	e7cf      	b.n	800bb0e <__smakebuf_r+0x18>

0800bb6e <memmove>:
 800bb6e:	4288      	cmp	r0, r1
 800bb70:	b510      	push	{r4, lr}
 800bb72:	eb01 0402 	add.w	r4, r1, r2
 800bb76:	d902      	bls.n	800bb7e <memmove+0x10>
 800bb78:	4284      	cmp	r4, r0
 800bb7a:	4623      	mov	r3, r4
 800bb7c:	d807      	bhi.n	800bb8e <memmove+0x20>
 800bb7e:	1e43      	subs	r3, r0, #1
 800bb80:	42a1      	cmp	r1, r4
 800bb82:	d008      	beq.n	800bb96 <memmove+0x28>
 800bb84:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bb88:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bb8c:	e7f8      	b.n	800bb80 <memmove+0x12>
 800bb8e:	4402      	add	r2, r0
 800bb90:	4601      	mov	r1, r0
 800bb92:	428a      	cmp	r2, r1
 800bb94:	d100      	bne.n	800bb98 <memmove+0x2a>
 800bb96:	bd10      	pop	{r4, pc}
 800bb98:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bb9c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bba0:	e7f7      	b.n	800bb92 <memmove+0x24>
	...

0800bba4 <_isatty_r>:
 800bba4:	b538      	push	{r3, r4, r5, lr}
 800bba6:	2300      	movs	r3, #0
 800bba8:	4d05      	ldr	r5, [pc, #20]	@ (800bbc0 <_isatty_r+0x1c>)
 800bbaa:	4604      	mov	r4, r0
 800bbac:	4608      	mov	r0, r1
 800bbae:	602b      	str	r3, [r5, #0]
 800bbb0:	f7f6 ffba 	bl	8002b28 <_isatty>
 800bbb4:	1c43      	adds	r3, r0, #1
 800bbb6:	d102      	bne.n	800bbbe <_isatty_r+0x1a>
 800bbb8:	682b      	ldr	r3, [r5, #0]
 800bbba:	b103      	cbz	r3, 800bbbe <_isatty_r+0x1a>
 800bbbc:	6023      	str	r3, [r4, #0]
 800bbbe:	bd38      	pop	{r3, r4, r5, pc}
 800bbc0:	200007b8 	.word	0x200007b8

0800bbc4 <_lseek_r>:
 800bbc4:	b538      	push	{r3, r4, r5, lr}
 800bbc6:	4604      	mov	r4, r0
 800bbc8:	4d06      	ldr	r5, [pc, #24]	@ (800bbe4 <_lseek_r+0x20>)
 800bbca:	4608      	mov	r0, r1
 800bbcc:	4611      	mov	r1, r2
 800bbce:	2200      	movs	r2, #0
 800bbd0:	602a      	str	r2, [r5, #0]
 800bbd2:	461a      	mov	r2, r3
 800bbd4:	f7f6 ffb3 	bl	8002b3e <_lseek>
 800bbd8:	1c43      	adds	r3, r0, #1
 800bbda:	d102      	bne.n	800bbe2 <_lseek_r+0x1e>
 800bbdc:	682b      	ldr	r3, [r5, #0]
 800bbde:	b103      	cbz	r3, 800bbe2 <_lseek_r+0x1e>
 800bbe0:	6023      	str	r3, [r4, #0]
 800bbe2:	bd38      	pop	{r3, r4, r5, pc}
 800bbe4:	200007b8 	.word	0x200007b8

0800bbe8 <_read_r>:
 800bbe8:	b538      	push	{r3, r4, r5, lr}
 800bbea:	4604      	mov	r4, r0
 800bbec:	4d06      	ldr	r5, [pc, #24]	@ (800bc08 <_read_r+0x20>)
 800bbee:	4608      	mov	r0, r1
 800bbf0:	4611      	mov	r1, r2
 800bbf2:	2200      	movs	r2, #0
 800bbf4:	602a      	str	r2, [r5, #0]
 800bbf6:	461a      	mov	r2, r3
 800bbf8:	f7f6 ff41 	bl	8002a7e <_read>
 800bbfc:	1c43      	adds	r3, r0, #1
 800bbfe:	d102      	bne.n	800bc06 <_read_r+0x1e>
 800bc00:	682b      	ldr	r3, [r5, #0]
 800bc02:	b103      	cbz	r3, 800bc06 <_read_r+0x1e>
 800bc04:	6023      	str	r3, [r4, #0]
 800bc06:	bd38      	pop	{r3, r4, r5, pc}
 800bc08:	200007b8 	.word	0x200007b8

0800bc0c <_sbrk_r>:
 800bc0c:	b538      	push	{r3, r4, r5, lr}
 800bc0e:	2300      	movs	r3, #0
 800bc10:	4d05      	ldr	r5, [pc, #20]	@ (800bc28 <_sbrk_r+0x1c>)
 800bc12:	4604      	mov	r4, r0
 800bc14:	4608      	mov	r0, r1
 800bc16:	602b      	str	r3, [r5, #0]
 800bc18:	f7f6 ff9e 	bl	8002b58 <_sbrk>
 800bc1c:	1c43      	adds	r3, r0, #1
 800bc1e:	d102      	bne.n	800bc26 <_sbrk_r+0x1a>
 800bc20:	682b      	ldr	r3, [r5, #0]
 800bc22:	b103      	cbz	r3, 800bc26 <_sbrk_r+0x1a>
 800bc24:	6023      	str	r3, [r4, #0]
 800bc26:	bd38      	pop	{r3, r4, r5, pc}
 800bc28:	200007b8 	.word	0x200007b8

0800bc2c <_write_r>:
 800bc2c:	b538      	push	{r3, r4, r5, lr}
 800bc2e:	4604      	mov	r4, r0
 800bc30:	4d06      	ldr	r5, [pc, #24]	@ (800bc4c <_write_r+0x20>)
 800bc32:	4608      	mov	r0, r1
 800bc34:	4611      	mov	r1, r2
 800bc36:	2200      	movs	r2, #0
 800bc38:	602a      	str	r2, [r5, #0]
 800bc3a:	461a      	mov	r2, r3
 800bc3c:	f7f6 ff3c 	bl	8002ab8 <_write>
 800bc40:	1c43      	adds	r3, r0, #1
 800bc42:	d102      	bne.n	800bc4a <_write_r+0x1e>
 800bc44:	682b      	ldr	r3, [r5, #0]
 800bc46:	b103      	cbz	r3, 800bc4a <_write_r+0x1e>
 800bc48:	6023      	str	r3, [r4, #0]
 800bc4a:	bd38      	pop	{r3, r4, r5, pc}
 800bc4c:	200007b8 	.word	0x200007b8

0800bc50 <_close_r>:
 800bc50:	b538      	push	{r3, r4, r5, lr}
 800bc52:	2300      	movs	r3, #0
 800bc54:	4d05      	ldr	r5, [pc, #20]	@ (800bc6c <_close_r+0x1c>)
 800bc56:	4604      	mov	r4, r0
 800bc58:	4608      	mov	r0, r1
 800bc5a:	602b      	str	r3, [r5, #0]
 800bc5c:	f7f6 ff48 	bl	8002af0 <_close>
 800bc60:	1c43      	adds	r3, r0, #1
 800bc62:	d102      	bne.n	800bc6a <_close_r+0x1a>
 800bc64:	682b      	ldr	r3, [r5, #0]
 800bc66:	b103      	cbz	r3, 800bc6a <_close_r+0x1a>
 800bc68:	6023      	str	r3, [r4, #0]
 800bc6a:	bd38      	pop	{r3, r4, r5, pc}
 800bc6c:	200007b8 	.word	0x200007b8

0800bc70 <_fstat_r>:
 800bc70:	b538      	push	{r3, r4, r5, lr}
 800bc72:	2300      	movs	r3, #0
 800bc74:	4d06      	ldr	r5, [pc, #24]	@ (800bc90 <_fstat_r+0x20>)
 800bc76:	4604      	mov	r4, r0
 800bc78:	4608      	mov	r0, r1
 800bc7a:	4611      	mov	r1, r2
 800bc7c:	602b      	str	r3, [r5, #0]
 800bc7e:	f7f6 ff43 	bl	8002b08 <_fstat>
 800bc82:	1c43      	adds	r3, r0, #1
 800bc84:	d102      	bne.n	800bc8c <_fstat_r+0x1c>
 800bc86:	682b      	ldr	r3, [r5, #0]
 800bc88:	b103      	cbz	r3, 800bc8c <_fstat_r+0x1c>
 800bc8a:	6023      	str	r3, [r4, #0]
 800bc8c:	bd38      	pop	{r3, r4, r5, pc}
 800bc8e:	bf00      	nop
 800bc90:	200007b8 	.word	0x200007b8

0800bc94 <__assert_func>:
 800bc94:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bc96:	4614      	mov	r4, r2
 800bc98:	461a      	mov	r2, r3
 800bc9a:	4b09      	ldr	r3, [pc, #36]	@ (800bcc0 <__assert_func+0x2c>)
 800bc9c:	4605      	mov	r5, r0
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	68d8      	ldr	r0, [r3, #12]
 800bca2:	b14c      	cbz	r4, 800bcb8 <__assert_func+0x24>
 800bca4:	4b07      	ldr	r3, [pc, #28]	@ (800bcc4 <__assert_func+0x30>)
 800bca6:	9100      	str	r1, [sp, #0]
 800bca8:	4907      	ldr	r1, [pc, #28]	@ (800bcc8 <__assert_func+0x34>)
 800bcaa:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bcae:	462b      	mov	r3, r5
 800bcb0:	f000 f886 	bl	800bdc0 <fiprintf>
 800bcb4:	f000 f8a3 	bl	800bdfe <abort>
 800bcb8:	4b04      	ldr	r3, [pc, #16]	@ (800bccc <__assert_func+0x38>)
 800bcba:	461c      	mov	r4, r3
 800bcbc:	e7f3      	b.n	800bca6 <__assert_func+0x12>
 800bcbe:	bf00      	nop
 800bcc0:	2000002c 	.word	0x2000002c
 800bcc4:	080230c1 	.word	0x080230c1
 800bcc8:	080230ce 	.word	0x080230ce
 800bccc:	080230fc 	.word	0x080230fc

0800bcd0 <_calloc_r>:
 800bcd0:	b570      	push	{r4, r5, r6, lr}
 800bcd2:	fba1 5402 	umull	r5, r4, r1, r2
 800bcd6:	b934      	cbnz	r4, 800bce6 <_calloc_r+0x16>
 800bcd8:	4629      	mov	r1, r5
 800bcda:	f7ff f927 	bl	800af2c <_malloc_r>
 800bcde:	4606      	mov	r6, r0
 800bce0:	b928      	cbnz	r0, 800bcee <_calloc_r+0x1e>
 800bce2:	4630      	mov	r0, r6
 800bce4:	bd70      	pop	{r4, r5, r6, pc}
 800bce6:	220c      	movs	r2, #12
 800bce8:	2600      	movs	r6, #0
 800bcea:	6002      	str	r2, [r0, #0]
 800bcec:	e7f9      	b.n	800bce2 <_calloc_r+0x12>
 800bcee:	462a      	mov	r2, r5
 800bcf0:	4621      	mov	r1, r4
 800bcf2:	f7fd ffa3 	bl	8009c3c <memset>
 800bcf6:	e7f4      	b.n	800bce2 <_calloc_r+0x12>

0800bcf8 <_free_r>:
 800bcf8:	b538      	push	{r3, r4, r5, lr}
 800bcfa:	4605      	mov	r5, r0
 800bcfc:	2900      	cmp	r1, #0
 800bcfe:	d041      	beq.n	800bd84 <_free_r+0x8c>
 800bd00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd04:	1f0c      	subs	r4, r1, #4
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	bfb8      	it	lt
 800bd0a:	18e4      	addlt	r4, r4, r3
 800bd0c:	f7ff fa3a 	bl	800b184 <__malloc_lock>
 800bd10:	4a1d      	ldr	r2, [pc, #116]	@ (800bd88 <_free_r+0x90>)
 800bd12:	6813      	ldr	r3, [r2, #0]
 800bd14:	b933      	cbnz	r3, 800bd24 <_free_r+0x2c>
 800bd16:	6063      	str	r3, [r4, #4]
 800bd18:	6014      	str	r4, [r2, #0]
 800bd1a:	4628      	mov	r0, r5
 800bd1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bd20:	f7ff ba36 	b.w	800b190 <__malloc_unlock>
 800bd24:	42a3      	cmp	r3, r4
 800bd26:	d908      	bls.n	800bd3a <_free_r+0x42>
 800bd28:	6820      	ldr	r0, [r4, #0]
 800bd2a:	1821      	adds	r1, r4, r0
 800bd2c:	428b      	cmp	r3, r1
 800bd2e:	bf01      	itttt	eq
 800bd30:	6819      	ldreq	r1, [r3, #0]
 800bd32:	685b      	ldreq	r3, [r3, #4]
 800bd34:	1809      	addeq	r1, r1, r0
 800bd36:	6021      	streq	r1, [r4, #0]
 800bd38:	e7ed      	b.n	800bd16 <_free_r+0x1e>
 800bd3a:	461a      	mov	r2, r3
 800bd3c:	685b      	ldr	r3, [r3, #4]
 800bd3e:	b10b      	cbz	r3, 800bd44 <_free_r+0x4c>
 800bd40:	42a3      	cmp	r3, r4
 800bd42:	d9fa      	bls.n	800bd3a <_free_r+0x42>
 800bd44:	6811      	ldr	r1, [r2, #0]
 800bd46:	1850      	adds	r0, r2, r1
 800bd48:	42a0      	cmp	r0, r4
 800bd4a:	d10b      	bne.n	800bd64 <_free_r+0x6c>
 800bd4c:	6820      	ldr	r0, [r4, #0]
 800bd4e:	4401      	add	r1, r0
 800bd50:	1850      	adds	r0, r2, r1
 800bd52:	6011      	str	r1, [r2, #0]
 800bd54:	4283      	cmp	r3, r0
 800bd56:	d1e0      	bne.n	800bd1a <_free_r+0x22>
 800bd58:	6818      	ldr	r0, [r3, #0]
 800bd5a:	685b      	ldr	r3, [r3, #4]
 800bd5c:	4408      	add	r0, r1
 800bd5e:	6053      	str	r3, [r2, #4]
 800bd60:	6010      	str	r0, [r2, #0]
 800bd62:	e7da      	b.n	800bd1a <_free_r+0x22>
 800bd64:	d902      	bls.n	800bd6c <_free_r+0x74>
 800bd66:	230c      	movs	r3, #12
 800bd68:	602b      	str	r3, [r5, #0]
 800bd6a:	e7d6      	b.n	800bd1a <_free_r+0x22>
 800bd6c:	6820      	ldr	r0, [r4, #0]
 800bd6e:	1821      	adds	r1, r4, r0
 800bd70:	428b      	cmp	r3, r1
 800bd72:	bf02      	ittt	eq
 800bd74:	6819      	ldreq	r1, [r3, #0]
 800bd76:	685b      	ldreq	r3, [r3, #4]
 800bd78:	1809      	addeq	r1, r1, r0
 800bd7a:	6063      	str	r3, [r4, #4]
 800bd7c:	bf08      	it	eq
 800bd7e:	6021      	streq	r1, [r4, #0]
 800bd80:	6054      	str	r4, [r2, #4]
 800bd82:	e7ca      	b.n	800bd1a <_free_r+0x22>
 800bd84:	bd38      	pop	{r3, r4, r5, pc}
 800bd86:	bf00      	nop
 800bd88:	200007b4 	.word	0x200007b4

0800bd8c <__ascii_mbtowc>:
 800bd8c:	b082      	sub	sp, #8
 800bd8e:	b901      	cbnz	r1, 800bd92 <__ascii_mbtowc+0x6>
 800bd90:	a901      	add	r1, sp, #4
 800bd92:	b142      	cbz	r2, 800bda6 <__ascii_mbtowc+0x1a>
 800bd94:	b14b      	cbz	r3, 800bdaa <__ascii_mbtowc+0x1e>
 800bd96:	7813      	ldrb	r3, [r2, #0]
 800bd98:	600b      	str	r3, [r1, #0]
 800bd9a:	7812      	ldrb	r2, [r2, #0]
 800bd9c:	1e10      	subs	r0, r2, #0
 800bd9e:	bf18      	it	ne
 800bda0:	2001      	movne	r0, #1
 800bda2:	b002      	add	sp, #8
 800bda4:	4770      	bx	lr
 800bda6:	4610      	mov	r0, r2
 800bda8:	e7fb      	b.n	800bda2 <__ascii_mbtowc+0x16>
 800bdaa:	f06f 0001 	mvn.w	r0, #1
 800bdae:	e7f8      	b.n	800bda2 <__ascii_mbtowc+0x16>

0800bdb0 <_malloc_usable_size_r>:
 800bdb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bdb4:	1f18      	subs	r0, r3, #4
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	bfbc      	itt	lt
 800bdba:	580b      	ldrlt	r3, [r1, r0]
 800bdbc:	18c0      	addlt	r0, r0, r3
 800bdbe:	4770      	bx	lr

0800bdc0 <fiprintf>:
 800bdc0:	b40e      	push	{r1, r2, r3}
 800bdc2:	b503      	push	{r0, r1, lr}
 800bdc4:	ab03      	add	r3, sp, #12
 800bdc6:	4601      	mov	r1, r0
 800bdc8:	4805      	ldr	r0, [pc, #20]	@ (800bde0 <fiprintf+0x20>)
 800bdca:	f853 2b04 	ldr.w	r2, [r3], #4
 800bdce:	6800      	ldr	r0, [r0, #0]
 800bdd0:	9301      	str	r3, [sp, #4]
 800bdd2:	f7fe ff69 	bl	800aca8 <_vfiprintf_r>
 800bdd6:	b002      	add	sp, #8
 800bdd8:	f85d eb04 	ldr.w	lr, [sp], #4
 800bddc:	b003      	add	sp, #12
 800bdde:	4770      	bx	lr
 800bde0:	2000002c 	.word	0x2000002c

0800bde4 <__ascii_wctomb>:
 800bde4:	4603      	mov	r3, r0
 800bde6:	4608      	mov	r0, r1
 800bde8:	b141      	cbz	r1, 800bdfc <__ascii_wctomb+0x18>
 800bdea:	2aff      	cmp	r2, #255	@ 0xff
 800bdec:	d904      	bls.n	800bdf8 <__ascii_wctomb+0x14>
 800bdee:	228a      	movs	r2, #138	@ 0x8a
 800bdf0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bdf4:	601a      	str	r2, [r3, #0]
 800bdf6:	4770      	bx	lr
 800bdf8:	2001      	movs	r0, #1
 800bdfa:	700a      	strb	r2, [r1, #0]
 800bdfc:	4770      	bx	lr

0800bdfe <abort>:
 800bdfe:	2006      	movs	r0, #6
 800be00:	b508      	push	{r3, lr}
 800be02:	f000 f82b 	bl	800be5c <raise>
 800be06:	2001      	movs	r0, #1
 800be08:	f7f6 fe2e 	bl	8002a68 <_exit>

0800be0c <_raise_r>:
 800be0c:	291f      	cmp	r1, #31
 800be0e:	b538      	push	{r3, r4, r5, lr}
 800be10:	4605      	mov	r5, r0
 800be12:	460c      	mov	r4, r1
 800be14:	d904      	bls.n	800be20 <_raise_r+0x14>
 800be16:	2316      	movs	r3, #22
 800be18:	6003      	str	r3, [r0, #0]
 800be1a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800be1e:	bd38      	pop	{r3, r4, r5, pc}
 800be20:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800be22:	b112      	cbz	r2, 800be2a <_raise_r+0x1e>
 800be24:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800be28:	b94b      	cbnz	r3, 800be3e <_raise_r+0x32>
 800be2a:	4628      	mov	r0, r5
 800be2c:	f000 f830 	bl	800be90 <_getpid_r>
 800be30:	4622      	mov	r2, r4
 800be32:	4601      	mov	r1, r0
 800be34:	4628      	mov	r0, r5
 800be36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be3a:	f000 b817 	b.w	800be6c <_kill_r>
 800be3e:	2b01      	cmp	r3, #1
 800be40:	d00a      	beq.n	800be58 <_raise_r+0x4c>
 800be42:	1c59      	adds	r1, r3, #1
 800be44:	d103      	bne.n	800be4e <_raise_r+0x42>
 800be46:	2316      	movs	r3, #22
 800be48:	6003      	str	r3, [r0, #0]
 800be4a:	2001      	movs	r0, #1
 800be4c:	e7e7      	b.n	800be1e <_raise_r+0x12>
 800be4e:	2100      	movs	r1, #0
 800be50:	4620      	mov	r0, r4
 800be52:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800be56:	4798      	blx	r3
 800be58:	2000      	movs	r0, #0
 800be5a:	e7e0      	b.n	800be1e <_raise_r+0x12>

0800be5c <raise>:
 800be5c:	4b02      	ldr	r3, [pc, #8]	@ (800be68 <raise+0xc>)
 800be5e:	4601      	mov	r1, r0
 800be60:	6818      	ldr	r0, [r3, #0]
 800be62:	f7ff bfd3 	b.w	800be0c <_raise_r>
 800be66:	bf00      	nop
 800be68:	2000002c 	.word	0x2000002c

0800be6c <_kill_r>:
 800be6c:	b538      	push	{r3, r4, r5, lr}
 800be6e:	2300      	movs	r3, #0
 800be70:	4d06      	ldr	r5, [pc, #24]	@ (800be8c <_kill_r+0x20>)
 800be72:	4604      	mov	r4, r0
 800be74:	4608      	mov	r0, r1
 800be76:	4611      	mov	r1, r2
 800be78:	602b      	str	r3, [r5, #0]
 800be7a:	f7f6 fde5 	bl	8002a48 <_kill>
 800be7e:	1c43      	adds	r3, r0, #1
 800be80:	d102      	bne.n	800be88 <_kill_r+0x1c>
 800be82:	682b      	ldr	r3, [r5, #0]
 800be84:	b103      	cbz	r3, 800be88 <_kill_r+0x1c>
 800be86:	6023      	str	r3, [r4, #0]
 800be88:	bd38      	pop	{r3, r4, r5, pc}
 800be8a:	bf00      	nop
 800be8c:	200007b8 	.word	0x200007b8

0800be90 <_getpid_r>:
 800be90:	f7f6 bdd2 	b.w	8002a38 <_getpid>

0800be94 <_init>:
 800be94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be96:	bf00      	nop
 800be98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be9a:	bc08      	pop	{r3}
 800be9c:	469e      	mov	lr, r3
 800be9e:	4770      	bx	lr

0800bea0 <_fini>:
 800bea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bea2:	bf00      	nop
 800bea4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bea6:	bc08      	pop	{r3}
 800bea8:	469e      	mov	lr, r3
 800beaa:	4770      	bx	lr
