// Seed: 2072675004
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_1 #(
    parameter id_12 = 32'd56
) (
    input tri0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri0 id_5,
    output wire id_6,
    input wire id_7,
    output tri1 id_8,
    input tri0 id_9,
    input tri id_10,
    output tri id_11,
    output uwire _id_12,
    input uwire id_13,
    output wire id_14,
    output supply1 id_15,
    input supply1 id_16,
    input supply0 id_17,
    input wor id_18,
    input wand id_19,
    output supply0 id_20
);
  logic [id_12 : (  -1  )  *  -1] id_22[-1 : 1  !==  1];
  module_0 modCall_1 (
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22
  );
endmodule
