Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov  1 22:07:47 2022
| Host         : LAPTOP-CTGRF3O8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325tl-ffg676
| Speed File   : -2L  PRODUCTION 1.09 2013-11-03
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.135     -163.916                     39                 7000        0.062        0.000                      0                 7000        1.100        0.000                       0                  2946  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.214        0.000                       0                     3  
  clkout0           0.265        0.000                      0                   46        0.162        0.000                      0                   46        3.890        0.000                       0                   119  
  clkout2          33.143        0.000                      0                  298        0.062        0.000                      0                  298       19.095        0.000                       0                   162  
  clkout3          36.433        0.000                      0                 5094        0.140        0.000                      0                 5094       49.500        0.000                       0                  2661  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0            -2.183      -13.359                      7                  264        0.326        0.000                      0                  264  
clkout3       clkout0            -5.135     -150.557                     32                   32        1.236        0.000                      0                   32  
clkout0       clkout2             5.029        0.000                      0                   12        0.139        0.000                      0                   12  
clkout3       clkout2             8.700        0.000                      0                  135        4.058        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 41.887        0.000                      0                 1297        0.203        0.000                      0                 1297  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.786         5.000       3.214      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        4.488ns  (logic 1.227ns (27.337%)  route 3.261ns (72.663%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.102ns = ( 8.898 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.057ns = ( 3.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     6.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     7.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -1.254 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065     1.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.904 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         2.039     3.943    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X14Y76         RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.087     5.030 r  vga/MEMBUF_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.791     5.821    vga/MEMBUF_reg_128_191_0_2_n_1
    SLICE_X14Y78         LUT3 (Prop_lut3_I0_O)        0.070     5.891 r  vga/__9/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=10, routed)          2.078     7.969    vga/U12/MEMDATA[1]
    SLICE_X8Y69          LUT5 (Prop_lut5_I4_O)        0.070     8.039 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.392     8.431    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X8Y64          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.919     8.898    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X8Y64          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism              0.024     8.922    
                         clock uncertainty           -0.066     8.856    
    SLICE_X8Y64          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     8.697    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          8.697    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        4.342ns  (logic 1.227ns (28.258%)  route 3.115ns (71.742%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.104ns = ( 8.896 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.057ns = ( 3.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     6.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     7.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -1.254 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065     1.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.904 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         2.039     3.943    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X14Y76         RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.087     5.030 r  vga/MEMBUF_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.791     5.821    vga/MEMBUF_reg_128_191_0_2_n_1
    SLICE_X14Y78         LUT3 (Prop_lut3_I0_O)        0.070     5.891 r  vga/__9/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=10, routed)          1.811     7.702    vga/U12/MEMDATA[1]
    SLICE_X15Y72         LUT5 (Prop_lut5_I4_O)        0.070     7.772 r  vga/U12/data_buf_reg_0_3_0_5_i_7/O
                         net (fo=1, routed)           0.513     8.285    vga/data_buf_reg_0_3_0_5/DIC0
    SLICE_X14Y65         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.917     8.896    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X14Y65         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/CLK
                         clock pessimism              0.024     8.920    
                         clock uncertainty           -0.066     8.854    
    SLICE_X14Y65         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     8.695    vga/data_buf_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -8.285    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        4.308ns  (logic 1.217ns (28.252%)  route 3.091ns (71.748%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.108ns = ( 8.892 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.057ns = ( 3.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     6.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     7.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -1.254 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065     1.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.904 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         2.039     3.943    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X14Y76         RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.077     5.020 r  vga/MEMBUF_reg_128_191_0_2/RAMC/O
                         net (fo=1, routed)           0.794     5.813    vga/MEMBUF_reg_128_191_0_2_n_2
    SLICE_X15Y74         LUT3 (Prop_lut3_I0_O)        0.070     5.883 r  vga/__9/data_buf_reg_0_3_0_5_i_23/O
                         net (fo=10, routed)          1.593     7.477    vga/U12/MEMDATA[2]
    SLICE_X23Y76         LUT5 (Prop_lut5_I4_O)        0.070     7.547 r  vga/U12/data_buf_reg_0_3_12_17_i_4/O
                         net (fo=1, routed)           0.704     8.250    vga/data_buf_reg_0_3_12_17/DIB0
    SLICE_X22Y66         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.913     8.892    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X22Y66         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
                         clock pessimism              0.024     8.916    
                         clock uncertainty           -0.066     8.850    
    SLICE_X22Y66         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     8.691    vga/data_buf_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          8.691    
                         arrival time                          -8.250    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        4.257ns  (logic 1.227ns (28.821%)  route 3.030ns (71.179%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.102ns = ( 8.898 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.057ns = ( 3.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     6.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     7.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -1.254 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065     1.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.904 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         2.039     3.943    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X14Y76         RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.087     5.030 r  vga/MEMBUF_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.791     5.821    vga/MEMBUF_reg_128_191_0_2_n_1
    SLICE_X14Y78         LUT3 (Prop_lut3_I0_O)        0.070     5.891 r  vga/__9/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=10, routed)          1.977     7.868    vga/U12/MEMDATA[1]
    SLICE_X9Y63          LUT5 (Prop_lut5_I4_O)        0.070     7.938 r  vga/U12/data_buf_reg_0_3_6_11_i_1/O
                         net (fo=1, routed)           0.262     8.200    vga/data_buf_reg_0_3_6_11/DIA1
    SLICE_X8Y64          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.919     8.898    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X8Y64          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism              0.024     8.922    
                         clock uncertainty           -0.066     8.856    
    SLICE_X8Y64          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.200     8.656    vga/data_buf_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -8.200    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        4.208ns  (logic 1.344ns (31.940%)  route 2.864ns (68.060%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.104ns = ( 8.896 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.057ns = ( 3.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     6.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     7.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -1.254 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065     1.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.904 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         2.039     3.943    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X14Y76         RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.073     5.016 r  vga/MEMBUF_reg_128_191_0_2/RAMA/O
                         net (fo=1, routed)           0.684     5.700    vga/MEMBUF_reg_128_191_0_2_n_0
    SLICE_X14Y78         LUT3 (Prop_lut3_I0_O)        0.078     5.778 r  vga/__9/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=10, routed)          1.845     7.622    vga/U12/MEMDATA[0]
    SLICE_X12Y65         LUT5 (Prop_lut5_I4_O)        0.193     7.815 r  vga/U12/data_buf_reg_0_3_0_5_i_4/O
                         net (fo=1, routed)           0.335     8.151    vga/data_buf_reg_0_3_0_5/DIB1
    SLICE_X14Y65         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.917     8.896    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X14Y65         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism              0.024     8.920    
                         clock uncertainty           -0.066     8.854    
    SLICE_X14Y65         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.189     8.665    vga/data_buf_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -8.151    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        4.242ns  (logic 1.344ns (31.686%)  route 2.898ns (68.314%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.110ns = ( 8.890 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.057ns = ( 3.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     6.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     7.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -1.254 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065     1.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.904 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         2.039     3.943    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X14Y76         RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.073     5.016 r  vga/MEMBUF_reg_128_191_0_2/RAMA/O
                         net (fo=1, routed)           0.684     5.700    vga/MEMBUF_reg_128_191_0_2_n_0
    SLICE_X14Y78         LUT3 (Prop_lut3_I0_O)        0.078     5.778 r  vga/__9/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=10, routed)          1.708     7.486    vga/U12/MEMDATA[0]
    SLICE_X23Y72         LUT5 (Prop_lut5_I4_O)        0.193     7.679 r  vga/U12/data_buf_reg_0_3_24_29_i_2/O
                         net (fo=1, routed)           0.505     8.184    vga/data_buf_reg_0_3_24_29/DIA0
    SLICE_X22Y68         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.911     8.890    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X22Y68         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/CLK
                         clock pessimism              0.024     8.914    
                         clock uncertainty           -0.066     8.848    
    SLICE_X22Y68         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.138     8.710    vga/data_buf_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          8.710    
                         arrival time                          -8.184    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        4.170ns  (logic 1.227ns (29.423%)  route 2.943ns (70.577%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.108ns = ( 8.892 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.057ns = ( 3.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     6.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     7.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -1.254 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065     1.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.904 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         2.039     3.943    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X14Y76         RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.087     5.030 r  vga/MEMBUF_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.791     5.821    vga/MEMBUF_reg_128_191_0_2_n_1
    SLICE_X14Y78         LUT3 (Prop_lut3_I0_O)        0.070     5.891 r  vga/__9/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=10, routed)          1.396     7.287    vga/U12/MEMDATA[1]
    SLICE_X23Y75         LUT5 (Prop_lut5_I4_O)        0.070     7.357 r  vga/U12/data_buf_reg_0_3_12_17_i_1/O
                         net (fo=1, routed)           0.756     8.113    vga/data_buf_reg_0_3_12_17/DIA1
    SLICE_X22Y66         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.913     8.892    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X22Y66         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism              0.024     8.916    
                         clock uncertainty           -0.066     8.850    
    SLICE_X22Y66         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.200     8.650    vga/data_buf_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        4.219ns  (logic 1.344ns (31.854%)  route 2.875ns (68.146%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.105ns = ( 8.895 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.057ns = ( 3.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     6.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     7.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -1.254 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065     1.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.904 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         2.039     3.943    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X14Y76         RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.073     5.016 r  vga/MEMBUF_reg_128_191_0_2/RAMA/O
                         net (fo=1, routed)           0.684     5.700    vga/MEMBUF_reg_128_191_0_2_n_0
    SLICE_X14Y78         LUT3 (Prop_lut3_I0_O)        0.078     5.778 r  vga/__9/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=10, routed)          1.862     7.640    vga/U12/MEMDATA[0]
    SLICE_X14Y67         LUT5 (Prop_lut5_I4_O)        0.193     7.833 r  vga/U12/data_buf_reg_0_3_18_23_i_2/O
                         net (fo=1, routed)           0.329     8.162    vga/data_buf_reg_0_3_18_23/DIA0
    SLICE_X14Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.916     8.895    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X14Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism              0.024     8.919    
                         clock uncertainty           -0.066     8.853    
    SLICE_X14Y66         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.138     8.715    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        4.106ns  (logic 1.227ns (29.884%)  route 2.879ns (70.116%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.105ns = ( 8.895 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.057ns = ( 3.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     6.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     7.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -1.254 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065     1.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.904 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         2.039     3.943    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X14Y76         RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.087     5.030 r  vga/MEMBUF_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.791     5.821    vga/MEMBUF_reg_128_191_0_2_n_1
    SLICE_X14Y78         LUT3 (Prop_lut3_I0_O)        0.070     5.891 r  vga/__9/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=10, routed)          1.758     7.649    vga/U12/MEMDATA[1]
    SLICE_X15Y67         LUT5 (Prop_lut5_I4_O)        0.070     7.719 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.330     8.049    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X14Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.916     8.895    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X14Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism              0.024     8.919    
                         clock uncertainty           -0.066     8.853    
    SLICE_X14Y66         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.200     8.653    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.653    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        4.079ns  (logic 1.344ns (32.948%)  route 2.735ns (67.052%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.108ns = ( 8.892 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.057ns = ( 3.943 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     6.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     7.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -1.254 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065     1.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.904 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         2.039     3.943    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X14Y76         RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.073     5.016 r  vga/MEMBUF_reg_128_191_0_2/RAMA/O
                         net (fo=1, routed)           0.684     5.700    vga/MEMBUF_reg_128_191_0_2_n_0
    SLICE_X14Y78         LUT3 (Prop_lut3_I0_O)        0.078     5.778 r  vga/__9/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=10, routed)          1.660     7.438    vga/U12/MEMDATA[0]
    SLICE_X23Y72         LUT5 (Prop_lut5_I4_O)        0.193     7.631 r  vga/U12/data_buf_reg_0_3_12_17_i_3/O
                         net (fo=1, routed)           0.391     8.022    vga/data_buf_reg_0_3_12_17/DIB1
    SLICE_X22Y66         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.913     8.892    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X22Y66         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism              0.024     8.916    
                         clock uncertainty           -0.066     8.850    
    SLICE_X22Y66         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.189     8.661    vga/data_buf_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                  0.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.149ns (27.529%)  route 0.392ns (72.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.892    -0.610    vga/CLK_OUT1
    SLICE_X14Y94         FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.149    -0.461 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.392    -0.069    vga/FONT_8X16/ADDR[10]
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.121    -0.858    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.469    -0.389    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.159    -0.230    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.132ns (24.186%)  route 0.414ns (75.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.892    -0.610    vga/CLK_OUT1
    SLICE_X13Y95         FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.132    -0.478 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.414    -0.064    vga/FONT_8X16/ADDR[13]
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.121    -0.858    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.469    -0.389    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.159    -0.230    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.149ns (26.858%)  route 0.406ns (73.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.892    -0.610    vga/CLK_OUT1
    SLICE_X12Y94         FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDRE (Prop_fdre_C_Q)         0.149    -0.461 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.406    -0.055    vga/FONT_8X16/ADDR[11]
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.121    -0.858    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.469    -0.389    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.159    -0.230    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.149ns (26.698%)  route 0.409ns (73.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.892    -0.610    vga/CLK_OUT1
    SLICE_X12Y94         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDRE (Prop_fdre_C_Q)         0.149    -0.461 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.409    -0.052    vga/FONT_8X16/ADDR[9]
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.121    -0.858    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.469    -0.389    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.159    -0.230    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.149ns (26.533%)  route 0.413ns (73.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.892    -0.610    vga/CLK_OUT1
    SLICE_X14Y93         FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.149    -0.461 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.413    -0.048    vga/FONT_8X16/ADDR[8]
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.121    -0.858    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.469    -0.389    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.159    -0.230    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.149ns (26.320%)  route 0.417ns (73.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.892    -0.610    vga/CLK_OUT1
    SLICE_X14Y92         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.149    -0.461 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.417    -0.044    vga/FONT_8X16/ADDR[7]
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.121    -0.858    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.469    -0.389    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.159    -0.230    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.149ns (19.794%)  route 0.604ns (80.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.893    -0.609    vga/CLK_OUT1
    SLICE_X14Y98         FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.149    -0.460 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.604     0.144    vga/FONT_8X16/ADDR[12]
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.121    -0.858    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.469    -0.389    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.159    -0.230    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 vga/strdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.342ns (40.690%)  route 0.499ns (59.310%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.890    -0.612    vga/CLK_OUT1
    SLICE_X17Y90         FDRE                                         r  vga/strdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y90         FDRE (Prop_fdre_C_Q)         0.132    -0.480 r  vga/strdata_reg[9]/Q
                         net (fo=1, routed)           0.154    -0.326    vga/U12/strdata__0[8]
    SLICE_X16Y90         LUT6 (Prop_lut6_I4_O)        0.035    -0.291 r  vga/U12/ascii_code[1]_i_10/O
                         net (fo=1, routed)           0.000    -0.291    vga/U12/ascii_code[1]_i_10_n_0
    SLICE_X16Y90         MUXF7 (Prop_muxf7_I0_O)      0.057    -0.234 r  vga/U12/ascii_code_reg[1]_i_4/O
                         net (fo=1, routed)           0.284     0.050    vga/U12/ascii_code0__2[1]
    SLICE_X14Y93         LUT5 (Prop_lut5_I1_O)        0.083     0.133 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.060     0.194    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X14Y93         LUT4 (Prop_lut4_I0_O)        0.035     0.229 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.229    vga/U12_n_87
    SLICE_X14Y93         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.173    -0.806    vga/CLK_OUT1
    SLICE_X14Y93         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.225    -0.581    
    SLICE_X14Y93         FDRE (Hold_fdre_C_D)         0.130    -0.451    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 vga/strdata_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.364ns (39.069%)  route 0.568ns (60.931%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.891    -0.611    vga/CLK_OUT1
    SLICE_X16Y92         FDRE                                         r  vga/strdata_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y92         FDRE (Prop_fdre_C_Q)         0.149    -0.462 r  vga/strdata_reg[52]/Q
                         net (fo=1, routed)           0.161    -0.301    vga/U12/strdata__0[46]
    SLICE_X15Y93         LUT5 (Prop_lut5_I0_O)        0.035    -0.266 r  vga/U12/ascii_code[4]_i_10/O
                         net (fo=1, routed)           0.000    -0.266    vga/U12/ascii_code[4]_i_10_n_0
    SLICE_X15Y93         MUXF7 (Prop_muxf7_I1_O)      0.062    -0.204 r  vga/U12/ascii_code_reg[4]_i_4/O
                         net (fo=1, routed)           0.350     0.146    vga/U12/ascii_code0__2[4]
    SLICE_X12Y94         LUT6 (Prop_lut6_I1_O)        0.083     0.229 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.057     0.286    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X12Y94         LUT4 (Prop_lut4_I0_O)        0.035     0.321 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     0.321    vga/U12_n_84
    SLICE_X12Y94         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.173    -0.806    vga/CLK_OUT1
    SLICE_X12Y94         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.225    -0.581    
    SLICE_X12Y94         FDRE (Hold_fdre_C_D)         0.131    -0.450    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 vga/strdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.363ns (38.448%)  route 0.581ns (61.552%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.892    -0.610    vga/CLK_OUT1
    SLICE_X12Y93         FDRE                                         r  vga/strdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.149    -0.461 r  vga/strdata_reg[13]/Q
                         net (fo=1, routed)           0.092    -0.369    vga/U12/strdata__0[12]
    SLICE_X13Y93         LUT6 (Prop_lut6_I4_O)        0.035    -0.334 r  vga/U12/ascii_code[5]_i_10/O
                         net (fo=1, routed)           0.000    -0.334    vga/U12/ascii_code[5]_i_10_n_0
    SLICE_X13Y93         MUXF7 (Prop_muxf7_I0_O)      0.061    -0.273 r  vga/U12/ascii_code_reg[5]_i_4/O
                         net (fo=1, routed)           0.273     0.000    vga/U12/ascii_code0__2[5]
    SLICE_X14Y94         LUT6 (Prop_lut6_I1_O)        0.083     0.083 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.216     0.299    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X14Y98         LUT4 (Prop_lut4_I0_O)        0.035     0.334 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     0.334    vga/U12_n_83
    SLICE_X14Y98         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.174    -0.805    vga/CLK_OUT1
    SLICE_X14Y98         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.212    -0.593    
    SLICE_X14Y98         FDRE (Hold_fdre_C_D)         0.130    -0.463    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.797    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.685         10.000      7.315      RAMB18_X0Y40     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.786         10.000      8.214      BUFGCTRL_X0Y2    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y92     vga/ascii_code_reg[0]_inv/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y93     vga/ascii_code_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y94     vga/ascii_code_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y94     vga/ascii_code_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y94     vga/ascii_code_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y98     vga/ascii_code_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y95     vga/ascii_code_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X14Y65     vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X14Y65     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X14Y65     vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X14Y65     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X14Y65     vga/data_buf_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X14Y65     vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.110         5.000       3.890      SLICE_X14Y65     vga/data_buf_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.110         5.000       3.890      SLICE_X14Y65     vga/data_buf_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X22Y68     vga/data_buf_reg_0_3_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X22Y68     vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.110         5.000       3.890      SLICE_X10Y77     vga/MEMBUF_reg_0_63_31_31/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.110         5.000       3.890      SLICE_X10Y77     vga/MEMBUF_reg_0_63_31_31/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.110         5.000       3.890      SLICE_X14Y76     vga/MEMBUF_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.110         5.000       3.890      SLICE_X14Y76     vga/MEMBUF_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.110         5.000       3.890      SLICE_X14Y76     vga/MEMBUF_reg_128_191_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.110         5.000       3.890      SLICE_X14Y76     vga/MEMBUF_reg_128_191_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.110         5.000       3.890      SLICE_X14Y76     vga/MEMBUF_reg_128_191_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.110         5.000       3.890      SLICE_X14Y76     vga/MEMBUF_reg_128_191_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.110         5.000       3.890      SLICE_X14Y76     vga/MEMBUF_reg_128_191_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.110         5.000       3.890      SLICE_X14Y76     vga/MEMBUF_reg_128_191_0_2/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       33.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.143ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.594ns  (logic 0.770ns (11.677%)  route 5.824ns (88.323%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 38.904 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.060    -1.036    vga/U12/CLK_OUT3
    SLICE_X9Y91          FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.338    -0.698 r  vga/U12/h_count_reg[3]/Q
                         net (fo=490, routed)         0.822     0.123    vga/U12/ADDRA[0]
    SLICE_X9Y92          LUT4 (Prop_lut4_I0_O)        0.070     0.193 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.493     0.686    vga/U12/h_count[8]_i_2_n_0
    SLICE_X8Y92          LUT4 (Prop_lut4_I1_O)        0.070     0.756 r  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=69, routed)          1.857     2.614    vga/U12/char_index_in_page_carry_i_8_n_0
    SLICE_X16Y98         LUT4 (Prop_lut4_I1_O)        0.070     2.684 r  vga/U12/R[3]_i_11/O
                         net (fo=1, routed)           0.645     3.328    vga/U12/R[3]_i_11_n_0
    SLICE_X16Y98         LUT6 (Prop_lut6_I4_O)        0.070     3.398 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.656     4.054    vga/U12/R[3]_i_3_n_0
    SLICE_X16Y97         LUT6 (Prop_lut6_I1_O)        0.070     4.124 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.533     4.657    vga/U12/dout1__31
    SLICE_X14Y97         LUT5 (Prop_lut5_I4_O)        0.082     4.739 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.819     5.558    vga/U12/G[3]_i_1_n_0
    SLICE_X13Y94         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.925    38.904    vga/U12/CLK_OUT3
    SLICE_X13Y94         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.024    38.928    
                         clock uncertainty           -0.081    38.846    
    SLICE_X13Y94         FDRE (Setup_fdre_C_D)       -0.145    38.701    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         38.701    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                 33.143    

Slack (MET) :             33.261ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.463ns  (logic 0.770ns (11.915%)  route 5.693ns (88.085%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 38.904 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.060    -1.036    vga/U12/CLK_OUT3
    SLICE_X9Y91          FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.338    -0.698 r  vga/U12/h_count_reg[3]/Q
                         net (fo=490, routed)         0.822     0.123    vga/U12/ADDRA[0]
    SLICE_X9Y92          LUT4 (Prop_lut4_I0_O)        0.070     0.193 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.493     0.686    vga/U12/h_count[8]_i_2_n_0
    SLICE_X8Y92          LUT4 (Prop_lut4_I1_O)        0.070     0.756 r  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=69, routed)          1.857     2.614    vga/U12/char_index_in_page_carry_i_8_n_0
    SLICE_X16Y98         LUT4 (Prop_lut4_I1_O)        0.070     2.684 r  vga/U12/R[3]_i_11/O
                         net (fo=1, routed)           0.645     3.328    vga/U12/R[3]_i_11_n_0
    SLICE_X16Y98         LUT6 (Prop_lut6_I4_O)        0.070     3.398 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.656     4.054    vga/U12/R[3]_i_3_n_0
    SLICE_X16Y97         LUT6 (Prop_lut6_I1_O)        0.070     4.124 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.533     4.657    vga/U12/dout1__31
    SLICE_X14Y97         LUT5 (Prop_lut5_I4_O)        0.082     4.739 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.687     5.426    vga/U12/G[3]_i_1_n_0
    SLICE_X13Y94         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.925    38.904    vga/U12/CLK_OUT3
    SLICE_X13Y94         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.024    38.928    
                         clock uncertainty           -0.081    38.846    
    SLICE_X13Y94         FDRE (Setup_fdre_C_D)       -0.159    38.687    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.687    
                         arrival time                          -5.426    
  -------------------------------------------------------------------
                         slack                                 33.261    

Slack (MET) :             33.662ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 0.771ns (12.702%)  route 5.299ns (87.298%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 38.904 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.060    -1.036    vga/U12/CLK_OUT3
    SLICE_X9Y91          FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.338    -0.698 r  vga/U12/h_count_reg[3]/Q
                         net (fo=490, routed)         0.822     0.123    vga/U12/ADDRA[0]
    SLICE_X9Y92          LUT4 (Prop_lut4_I0_O)        0.070     0.193 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.493     0.686    vga/U12/h_count[8]_i_2_n_0
    SLICE_X8Y92          LUT4 (Prop_lut4_I1_O)        0.070     0.756 r  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=69, routed)          1.857     2.614    vga/U12/char_index_in_page_carry_i_8_n_0
    SLICE_X16Y98         LUT4 (Prop_lut4_I1_O)        0.070     2.684 r  vga/U12/R[3]_i_11/O
                         net (fo=1, routed)           0.645     3.328    vga/U12/R[3]_i_11_n_0
    SLICE_X16Y98         LUT6 (Prop_lut6_I4_O)        0.070     3.398 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.656     4.054    vga/U12/R[3]_i_3_n_0
    SLICE_X16Y97         LUT6 (Prop_lut6_I1_O)        0.070     4.124 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.334     4.458    vga/U12/dout1__31
    SLICE_X14Y97         LUT2 (Prop_lut2_I0_O)        0.083     4.541 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.493     5.034    vga/U12/R[3]_i_1_n_0
    SLICE_X13Y94         FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.925    38.904    vga/U12/CLK_OUT3
    SLICE_X13Y94         FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism              0.024    38.928    
                         clock uncertainty           -0.081    38.846    
    SLICE_X13Y94         FDRE (Setup_fdre_C_D)       -0.151    38.695    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         38.695    
                         arrival time                          -5.034    
  -------------------------------------------------------------------
                         slack                                 33.662    

Slack (MET) :             33.793ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.938ns  (logic 0.771ns (12.983%)  route 5.167ns (87.017%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 38.904 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.060    -1.036    vga/U12/CLK_OUT3
    SLICE_X9Y91          FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.338    -0.698 r  vga/U12/h_count_reg[3]/Q
                         net (fo=490, routed)         0.822     0.123    vga/U12/ADDRA[0]
    SLICE_X9Y92          LUT4 (Prop_lut4_I0_O)        0.070     0.193 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.493     0.686    vga/U12/h_count[8]_i_2_n_0
    SLICE_X8Y92          LUT4 (Prop_lut4_I1_O)        0.070     0.756 r  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=69, routed)          1.857     2.614    vga/U12/char_index_in_page_carry_i_8_n_0
    SLICE_X16Y98         LUT4 (Prop_lut4_I1_O)        0.070     2.684 r  vga/U12/R[3]_i_11/O
                         net (fo=1, routed)           0.645     3.328    vga/U12/R[3]_i_11_n_0
    SLICE_X16Y98         LUT6 (Prop_lut6_I4_O)        0.070     3.398 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.656     4.054    vga/U12/R[3]_i_3_n_0
    SLICE_X16Y97         LUT6 (Prop_lut6_I1_O)        0.070     4.124 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.334     4.458    vga/U12/dout1__31
    SLICE_X14Y97         LUT2 (Prop_lut2_I0_O)        0.083     4.541 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.361     4.902    vga/U12/R[3]_i_1_n_0
    SLICE_X13Y94         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.925    38.904    vga/U12/CLK_OUT3
    SLICE_X13Y94         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism              0.024    38.928    
                         clock uncertainty           -0.081    38.846    
    SLICE_X13Y94         FDRE (Setup_fdre_C_D)       -0.151    38.695    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.695    
                         arrival time                          -4.902    
  -------------------------------------------------------------------
                         slack                                 33.793    

Slack (MET) :             34.220ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 0.758ns (13.152%)  route 5.005ns (86.848%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 38.904 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.060    -1.036    vga/U12/CLK_OUT3
    SLICE_X9Y91          FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.338    -0.698 r  vga/U12/h_count_reg[3]/Q
                         net (fo=490, routed)         0.822     0.123    vga/U12/ADDRA[0]
    SLICE_X9Y92          LUT4 (Prop_lut4_I0_O)        0.070     0.193 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.493     0.686    vga/U12/h_count[8]_i_2_n_0
    SLICE_X8Y92          LUT4 (Prop_lut4_I1_O)        0.070     0.756 r  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=69, routed)          1.857     2.614    vga/U12/char_index_in_page_carry_i_8_n_0
    SLICE_X16Y98         LUT4 (Prop_lut4_I1_O)        0.070     2.684 r  vga/U12/R[3]_i_11/O
                         net (fo=1, routed)           0.645     3.328    vga/U12/R[3]_i_11_n_0
    SLICE_X16Y98         LUT6 (Prop_lut6_I4_O)        0.070     3.398 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.656     4.054    vga/U12/R[3]_i_3_n_0
    SLICE_X16Y97         LUT6 (Prop_lut6_I1_O)        0.070     4.124 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.533     4.657    vga/U12/dout1__31
    SLICE_X14Y97         LUT5 (Prop_lut5_I4_O)        0.070     4.727 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.000     4.727    vga/U12/B[2]_i_1_n_0
    SLICE_X14Y97         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.925    38.904    vga/U12/CLK_OUT3
    SLICE_X14Y97         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.024    38.928    
                         clock uncertainty           -0.081    38.846    
    SLICE_X14Y97         FDRE (Setup_fdre_C_D)        0.101    38.947    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         38.947    
                         arrival time                          -4.727    
  -------------------------------------------------------------------
                         slack                                 34.220    

Slack (MET) :             35.094ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 0.548ns (11.486%)  route 4.223ns (88.514%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.097ns = ( 38.903 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.062    -1.034    vga/U12/CLK_OUT3
    SLICE_X9Y97          FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.338    -0.696 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.252     0.555    vga/U12/PRow[3]
    SLICE_X9Y98          LUT6 (Prop_lut6_I0_O)        0.070     0.625 r  vga/U12/MEMBUF_reg_0_63_0_2_i_10/O
                         net (fo=8, routed)           0.903     1.528    vga/U12/MEMBUF_reg_0_63_0_2_i_10_n_0
    SLICE_X11Y98         LUT4 (Prop_lut4_I0_O)        0.070     1.598 r  vga/U12/MEMBUF_reg_0_63_0_2_i_7/O
                         net (fo=100, routed)         1.433     3.032    vga/U12/MEMBUF_reg_0_63_0_2_i_7_n_0
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.070     3.102 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.635     3.737    vga/U12/B[1]_i_1_n_0
    SLICE_X9Y93          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.924    38.903    vga/U12/CLK_OUT3
    SLICE_X9Y93          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.034    38.937    
                         clock uncertainty           -0.081    38.855    
    SLICE_X9Y93          FDRE (Setup_fdre_C_D)       -0.024    38.831    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         38.831    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                 35.094    

Slack (MET) :             35.212ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.640ns  (logic 0.548ns (11.811%)  route 4.092ns (88.189%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.097ns = ( 38.903 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.062    -1.034    vga/U12/CLK_OUT3
    SLICE_X9Y97          FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.338    -0.696 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.252     0.555    vga/U12/PRow[3]
    SLICE_X9Y98          LUT6 (Prop_lut6_I0_O)        0.070     0.625 r  vga/U12/MEMBUF_reg_0_63_0_2_i_10/O
                         net (fo=8, routed)           0.903     1.528    vga/U12/MEMBUF_reg_0_63_0_2_i_10_n_0
    SLICE_X11Y98         LUT4 (Prop_lut4_I0_O)        0.070     1.598 r  vga/U12/MEMBUF_reg_0_63_0_2_i_7/O
                         net (fo=100, routed)         1.433     3.032    vga/U12/MEMBUF_reg_0_63_0_2_i_7_n_0
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.070     3.102 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.504     3.605    vga/U12/B[1]_i_1_n_0
    SLICE_X9Y93          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.924    38.903    vga/U12/CLK_OUT3
    SLICE_X9Y93          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.034    38.937    
                         clock uncertainty           -0.081    38.855    
    SLICE_X9Y93          FDRE (Setup_fdre_C_D)       -0.038    38.817    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.817    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                 35.212    

Slack (MET) :             35.681ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 0.548ns (13.043%)  route 3.654ns (86.957%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 38.904 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.062    -1.034    vga/U12/CLK_OUT3
    SLICE_X9Y97          FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.338    -0.696 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.252     0.555    vga/U12/PRow[3]
    SLICE_X9Y98          LUT6 (Prop_lut6_I0_O)        0.070     0.625 r  vga/U12/MEMBUF_reg_0_63_0_2_i_10/O
                         net (fo=8, routed)           0.903     1.528    vga/U12/MEMBUF_reg_0_63_0_2_i_10_n_0
    SLICE_X11Y98         LUT4 (Prop_lut4_I0_O)        0.070     1.598 r  vga/U12/MEMBUF_reg_0_63_0_2_i_7/O
                         net (fo=100, routed)         0.796     2.395    vga/U12/MEMBUF_reg_0_63_0_2_i_7_n_0
    SLICE_X14Y97         LUT4 (Prop_lut4_I3_O)        0.070     2.465 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.703     3.167    vga/U12/G[1]_i_1_n_0
    SLICE_X14Y97         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.925    38.904    vga/U12/CLK_OUT3
    SLICE_X14Y97         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.024    38.928    
                         clock uncertainty           -0.081    38.846    
    SLICE_X14Y97         FDRE (Setup_fdre_C_D)        0.002    38.848    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.848    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                 35.681    

Slack (MET) :             35.815ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.555ns (13.396%)  route 3.588ns (86.604%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 38.904 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.062    -1.034    vga/U12/CLK_OUT3
    SLICE_X9Y97          FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.338    -0.696 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.252     0.555    vga/U12/PRow[3]
    SLICE_X9Y98          LUT6 (Prop_lut6_I0_O)        0.070     0.625 r  vga/U12/MEMBUF_reg_0_63_0_2_i_10/O
                         net (fo=8, routed)           0.903     1.528    vga/U12/MEMBUF_reg_0_63_0_2_i_10_n_0
    SLICE_X11Y98         LUT4 (Prop_lut4_I0_O)        0.070     1.598 r  vga/U12/MEMBUF_reg_0_63_0_2_i_7/O
                         net (fo=100, routed)         1.433     3.032    vga/U12/MEMBUF_reg_0_63_0_2_i_7_n_0
    SLICE_X9Y94          LUT4 (Prop_lut4_I3_O)        0.077     3.109 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.000     3.109    vga/U12/B[3]_i_1_n_0
    SLICE_X9Y94          FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.925    38.904    vga/U12/CLK_OUT3
    SLICE_X9Y94          FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.034    38.938    
                         clock uncertainty           -0.081    38.856    
    SLICE_X9Y94          FDRE (Setup_fdre_C_D)        0.067    38.923    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         38.923    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                 35.815    

Slack (MET) :             35.900ns  (required time - arrival time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.881ns (25.160%)  route 2.621ns (74.840%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 38.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.126    -0.970    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X7Y91          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.338    -0.632 r  DISPLAY/P2S_SEG/data_count_reg[0]/Q
                         net (fo=6, routed)           0.711     0.079    DISPLAY/P2S_SEG/sel0[0]
    SLICE_X7Y91          LUT2 (Prop_lut2_I1_O)        0.085     0.164 r  DISPLAY/P2S_SEG/data_count[4]_i_2/O
                         net (fo=2, routed)           0.313     0.477    DISPLAY/P2S_SEG/data_count[4]_i_2_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I3_O)        0.191     0.668 r  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.530     1.197    DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_2_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I2_O)        0.077     1.274 r  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_1/O
                         net (fo=4, routed)           0.365     1.639    DISPLAY/P2S_SEG/next_state__0[0]
    SLICE_X4Y89          LUT5 (Prop_lut5_I4_O)        0.190     1.829 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.702     2.531    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X3Y89          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.989    38.968    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y89          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
                         clock pessimism              0.024    38.992    
                         clock uncertainty           -0.081    38.910    
    SLICE_X3Y89          FDSE (Setup_fdse_C_S)       -0.479    38.431    DISPLAY/P2S_SEG/buff_reg[23]
  -------------------------------------------------------------------
                         required time                         38.431    
                         arrival time                          -2.531    
  -------------------------------------------------------------------
                         slack                                 35.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.132ns (52.412%)  route 0.120ns (47.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.932    -0.570    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y89          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDSE (Prop_fdse_C_Q)         0.132    -0.438 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.120    -0.318    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X2Y89          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.211    -0.768    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y89          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.211    -0.557    
    SLICE_X2Y89          SRL16E (Hold_srl16e_CLK_D)
                                                      0.177    -0.380    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.116ns (51.254%)  route 0.110ns (48.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.933    -0.569    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y90          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDSE (Prop_fdse_C_Q)         0.116    -0.453 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.110    -0.343    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X2Y89          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.211    -0.768    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y89          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.214    -0.554    
    SLICE_X2Y89          SRL16E (Hold_srl16e_CLK_D)
                                                      0.148    -0.406    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 DISPLAY/clk_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.184ns (47.590%)  route 0.203ns (52.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.935    -0.567    DISPLAY/CLK_OUT3
    SLICE_X2Y99          FDRE                                         r  DISPLAY/clk_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.149    -0.418 f  DISPLAY/clk_count_reg[21]/Q
                         net (fo=26, routed)          0.203    -0.215    DISPLAY/P2S_LED/led_start
    SLICE_X2Y100         LUT3 (Prop_lut3_I1_O)        0.035    -0.180 r  DISPLAY/P2S_LED/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    DISPLAY/P2S_LED/FSM_onehot_state[0]_i_1_n_0
    SLICE_X2Y100         FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.123    -0.856    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y100         FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.469    -0.387    
    SLICE_X2Y100         FDSE (Hold_fdse_C_D)         0.130    -0.257    DISPLAY/P2S_LED/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.116ns (48.862%)  route 0.121ns (51.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.933    -0.569    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y90          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDSE (Prop_fdse_C_Q)         0.116    -0.453 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.121    -0.332    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X2Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.212    -0.767    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.211    -0.556    
    SLICE_X2Y90          SRL16E (Hold_srl16e_CLK_D)
                                                      0.136    -0.420    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.184ns (31.569%)  route 0.399ns (68.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.848    -0.654    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y100         FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.149    -0.505 r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/Q
                         net (fo=15, routed)          0.399    -0.106    DISPLAY/P2S_LED/FSM_onehot_state_reg_n_0_[1]
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.035    -0.071 r  DISPLAY/P2S_LED/buff[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    DISPLAY/P2S_LED/buff[14]_i_1_n_0
    SLICE_X4Y98          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.212    -0.767    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y98          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/C
                         clock pessimism              0.469    -0.298    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.102    -0.196    DISPLAY/P2S_LED/buff_reg[14]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.184ns (31.554%)  route 0.399ns (68.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.848    -0.654    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y100         FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.149    -0.505 r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/Q
                         net (fo=15, routed)          0.399    -0.106    DISPLAY/P2S_LED/FSM_onehot_state_reg_n_0_[1]
    SLICE_X4Y97          LUT6 (Prop_lut6_I5_O)        0.035    -0.071 r  DISPLAY/P2S_LED/buff[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    DISPLAY/P2S_LED/buff[2]_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.212    -0.767    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/C
                         clock pessimism              0.469    -0.298    
    SLICE_X4Y97          FDRE (Hold_fdre_C_D)         0.102    -0.196    DISPLAY/P2S_LED/buff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.184ns (31.025%)  route 0.409ns (68.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.848    -0.654    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y100         FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.149    -0.505 r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/Q
                         net (fo=15, routed)          0.409    -0.096    DISPLAY/P2S_LED/FSM_onehot_state_reg_n_0_[1]
    SLICE_X4Y97          LUT6 (Prop_lut6_I5_O)        0.035    -0.061 r  DISPLAY/P2S_LED/buff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.061    DISPLAY/P2S_LED/buff[1]_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.212    -0.767    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/C
                         clock pessimism              0.469    -0.298    
    SLICE_X4Y97          FDRE (Hold_fdre_C_D)         0.102    -0.196    DISPLAY/P2S_LED/buff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.132ns (36.849%)  route 0.226ns (63.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.931    -0.571    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y90          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDSE (Prop_fdse_C_Q)         0.132    -0.439 r  DISPLAY/P2S_SEG/buff_reg[15]/Q
                         net (fo=1, routed)           0.226    -0.213    DISPLAY/P2S_SEG/buff__0[15]
    SLICE_X2Y89          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.211    -0.768    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y89          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.225    -0.543    
    SLICE_X2Y89          SRL16E (Hold_srl16e_CLK_D)
                                                      0.185    -0.358    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.116ns (34.277%)  route 0.222ns (65.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.931    -0.571    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y90          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDSE (Prop_fdse_C_Q)         0.116    -0.455 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.222    -0.233    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X2Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.212    -0.767    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.225    -0.542    
    SLICE_X2Y90          SRL16E (Hold_srl16e_CLK_D)
                                                      0.147    -0.395    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.132ns (49.868%)  route 0.133ns (50.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.933    -0.569    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.132    -0.437 r  DISPLAY/P2S_LED/buff_reg[7]/Q
                         net (fo=1, routed)           0.133    -0.304    DISPLAY/P2S_LED/buff[7]
    SLICE_X3Y98          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.214    -0.765    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y98          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/C
                         clock pessimism              0.225    -0.540    
    SLICE_X3Y98          FDRE (Hold_fdre_C_D)         0.070    -0.470    DISPLAY/P2S_LED/buff_reg[8]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.786         40.000      38.214     BUFGCTRL_X0Y1    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y94      BTN_SCAN/FSM_onehot_btn_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y94      BTN_SCAN/FSM_onehot_btn_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y94      BTN_SCAN/FSM_onehot_btn_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y94      BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y94      BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y97     vga/U12/G_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y97     vga/U12/G_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y94     vga/U12/G_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y89      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y89      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y89      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y89      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y89      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y89      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y89      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y90      DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y89      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y89      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y89      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y89      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y89      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y89      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X2Y89      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       36.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.433ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[122][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.489ns  (logic 0.618ns (4.581%)  route 12.871ns (95.419%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 51.443 - 50.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.056     1.817    core/reg_EXE_MEM/debug_clk
    SLICE_X13Y63         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.338     2.155 f  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/Q
                         net (fo=403, routed)         7.513     9.669    core/data_ram/u_b_h_w_MEM[1]
    SLICE_X11Y44         LUT3 (Prop_lut3_I2_O)        0.070     9.739 f  core/data_ram/i___117/O
                         net (fo=45, routed)          2.885    12.624    core/data_ram/i___117_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I5_O)        0.070    12.694 f  core/data_ram/data[122][1]_i_3/O
                         net (fo=2, routed)           0.743    13.437    core/data_ram/data[122][1]_i_3_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.070    13.507 r  core/data_ram/data[122][1]_i_2/O
                         net (fo=1, routed)           1.730    15.237    core/data_ram/data[122][1]_i_2_n_0
    SLICE_X24Y61         LUT6 (Prop_lut6_I3_O)        0.070    15.307 r  core/data_ram/data[122][1]_i_1/O
                         net (fo=1, routed)           0.000    15.307    core/data_ram/data[122][1]_i_1_n_0
    SLICE_X24Y61         FDRE                                         r  core/data_ram/data_reg[122][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.913    51.443    core/data_ram/debug_clk
    SLICE_X24Y61         FDRE                                         r  core/data_ram/data_reg[122][1]/C  (IS_INVERTED)
                         clock pessimism              0.330    51.773    
                         clock uncertainty           -0.095    51.679    
    SLICE_X24Y61         FDRE (Setup_fdre_C_D)        0.061    51.740    core/data_ram/data_reg[122][1]
  -------------------------------------------------------------------
                         required time                         51.740    
                         arrival time                         -15.307    
  -------------------------------------------------------------------
                         slack                                 36.433    

Slack (MET) :             36.484ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[99][4]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.809ns  (logic 1.959ns (15.294%)  route 10.850ns (84.706%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 101.511 - 100.000 ) 
    Source Clock Delay      (SCD):    2.024ns = ( 52.024 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.262    52.024    core/data_ram/debug_clk
    SLICE_X46Y49         FDRE                                         r  core/data_ram/data_reg[99][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.393    52.417 r  core/data_ram/data_reg[99][4]/Q
                         net (fo=5, routed)           1.473    53.890    core/data_ram/data_reg[99]__0[4]
    SLICE_X20Y50         LUT6 (Prop_lut6_I3_O)        0.070    53.960 r  core/data_ram/i___237_i_47/O
                         net (fo=1, routed)           0.000    53.960    core/data_ram/i___237_i_47_n_0
    SLICE_X20Y50         MUXF7 (Prop_muxf7_I0_O)      0.174    54.134 r  core/data_ram/i___237_i_21/O
                         net (fo=1, routed)           0.000    54.134    core/data_ram/i___237_i_21_n_0
    SLICE_X20Y50         MUXF8 (Prop_muxf8_I0_O)      0.072    54.206 r  core/data_ram/i___237_i_8/O
                         net (fo=1, routed)           1.006    55.212    core/data_ram/i___237_i_8_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I1_O)        0.185    55.397 r  core/data_ram/i___237_i_2/O
                         net (fo=1, routed)           0.472    55.869    core/data_ram/i___237_i_2_n_0
    SLICE_X13Y56         LUT4 (Prop_lut4_I2_O)        0.070    55.939 r  core/data_ram/i___237/O
                         net (fo=1, routed)           0.507    56.446    core/data_ram/i___237_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I1_O)        0.070    56.516 r  core/data_ram/MDR_WB[20]_i_2/O
                         net (fo=1, routed)           0.421    56.937    core/mux_csrout/RAMout_MEM[15]
    SLICE_X12Y58         LUT3 (Prop_lut3_I1_O)        0.070    57.007 r  core/mux_csrout/MDR_WB[20]_i_1/O
                         net (fo=5, routed)           0.346    57.353    core/hazard_unit/Datain_MEM[20]
    SLICE_X12Y61         LUT4 (Prop_lut4_I2_O)        0.070    57.423 r  core/hazard_unit/B_EX[20]_i_2/O
                         net (fo=1, routed)           0.368    57.791    core/hazard_unit/B_EX[20]_i_2_n_0
    SLICE_X12Y61         LUT5 (Prop_lut5_I0_O)        0.070    57.861 r  core/hazard_unit/B_EX[20]_i_1/O
                         net (fo=4, routed)           0.783    58.644    core/hazard_unit/ALUO_MEM_reg[30]_0[20]
    SLICE_X16Y61         LUT4 (Prop_lut4_I2_O)        0.070    58.714 r  core/hazard_unit/IR_ID[28]_i_54/O
                         net (fo=1, routed)           0.000    58.714    core/cmp_ID/IR_ID_reg[28]_i_29_1[2]
    SLICE_X16Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.285    58.999 r  core/cmp_ID/IR_ID_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    58.999    core/cmp_ID/IR_ID_reg[28]_i_35_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072    59.071 r  core/cmp_ID/IR_ID_reg[28]_i_29/CO[3]
                         net (fo=3, routed)           0.720    59.791    core/reg_IF_ID/i_/IR_ID[28]_i_8_0[0]
    SLICE_X19Y70         LUT6 (Prop_lut6_I2_O)        0.070    59.861 f  core/reg_IF_ID/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.568    60.429    core/ctrl/data_buf_reg_0_3_0_5_i_86
    SLICE_X19Y73         LUT6 (Prop_lut6_I2_O)        0.070    60.499 f  core/ctrl/i_/IR_ID[28]_i_8/O
                         net (fo=67, routed)          1.224    61.723    core/reg_IF_ID/Branch_ctrl
    SLICE_X26Y71         LUT2 (Prop_lut2_I0_O)        0.070    61.793 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.227    62.019    core/reg_IF_ID/flush02_out
    SLICE_X26Y71         LUT2 (Prop_lut2_I1_O)        0.078    62.097 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.735    64.832    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X7Y67          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.981   101.511    core/reg_IF_ID/debug_clk
    SLICE_X7Y67          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[18]/C
                         clock pessimism              0.260   101.771    
                         clock uncertainty           -0.095   101.676    
    SLICE_X7Y67          FDCE (Setup_fdce_C_CE)      -0.360   101.316    core/reg_IF_ID/PCurrent_ID_reg[18]
  -------------------------------------------------------------------
                         required time                        101.316    
                         arrival time                         -64.832    
  -------------------------------------------------------------------
                         slack                                 36.484    

Slack (MET) :             36.561ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[2]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[19][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.358ns  (logic 0.599ns (4.484%)  route 12.759ns (95.516%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 51.443 - 50.000 ) 
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.061     1.822    core/reg_EXE_MEM/debug_clk
    SLICE_X16Y53         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.389     2.211 f  core/reg_EXE_MEM/ALUO_MEM_reg[2]_rep__5/Q
                         net (fo=121, routed)         4.569     6.781    core/data_ram/data_reg[40][4]_0
    SLICE_X45Y47         LUT2 (Prop_lut2_I0_O)        0.070     6.851 r  core/data_ram/i___53_i_1/O
                         net (fo=65, routed)          5.725    12.576    core/data_ram/i___53_i_1_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I3_O)        0.070    12.646 r  core/data_ram/data[19][7]_i_2/O
                         net (fo=8, routed)           2.464    15.110    core/data_ram/data[19][7]_i_2_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I1_O)        0.070    15.180 r  core/data_ram/data[19][3]_i_1/O
                         net (fo=1, routed)           0.000    15.180    core/data_ram/data[19][3]_i_1_n_0
    SLICE_X35Y58         FDRE                                         r  core/data_ram/data_reg[19][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.913    51.443    core/data_ram/debug_clk
    SLICE_X35Y58         FDRE                                         r  core/data_ram/data_reg[19][3]/C  (IS_INVERTED)
                         clock pessimism              0.330    51.773    
                         clock uncertainty           -0.095    51.679    
    SLICE_X35Y58         FDRE (Setup_fdre_C_D)        0.062    51.741    core/data_ram/data_reg[19][3]
  -------------------------------------------------------------------
                         required time                         51.741    
                         arrival time                         -15.180    
  -------------------------------------------------------------------
                         slack                                 36.561    

Slack (MET) :             36.636ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[99][4]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.624ns  (logic 1.959ns (15.518%)  route 10.665ns (84.482%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 101.446 - 100.000 ) 
    Source Clock Delay      (SCD):    2.024ns = ( 52.024 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.262    52.024    core/data_ram/debug_clk
    SLICE_X46Y49         FDRE                                         r  core/data_ram/data_reg[99][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.393    52.417 r  core/data_ram/data_reg[99][4]/Q
                         net (fo=5, routed)           1.473    53.890    core/data_ram/data_reg[99]__0[4]
    SLICE_X20Y50         LUT6 (Prop_lut6_I3_O)        0.070    53.960 r  core/data_ram/i___237_i_47/O
                         net (fo=1, routed)           0.000    53.960    core/data_ram/i___237_i_47_n_0
    SLICE_X20Y50         MUXF7 (Prop_muxf7_I0_O)      0.174    54.134 r  core/data_ram/i___237_i_21/O
                         net (fo=1, routed)           0.000    54.134    core/data_ram/i___237_i_21_n_0
    SLICE_X20Y50         MUXF8 (Prop_muxf8_I0_O)      0.072    54.206 r  core/data_ram/i___237_i_8/O
                         net (fo=1, routed)           1.006    55.212    core/data_ram/i___237_i_8_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I1_O)        0.185    55.397 r  core/data_ram/i___237_i_2/O
                         net (fo=1, routed)           0.472    55.869    core/data_ram/i___237_i_2_n_0
    SLICE_X13Y56         LUT4 (Prop_lut4_I2_O)        0.070    55.939 r  core/data_ram/i___237/O
                         net (fo=1, routed)           0.507    56.446    core/data_ram/i___237_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I1_O)        0.070    56.516 r  core/data_ram/MDR_WB[20]_i_2/O
                         net (fo=1, routed)           0.421    56.937    core/mux_csrout/RAMout_MEM[15]
    SLICE_X12Y58         LUT3 (Prop_lut3_I1_O)        0.070    57.007 r  core/mux_csrout/MDR_WB[20]_i_1/O
                         net (fo=5, routed)           0.346    57.353    core/hazard_unit/Datain_MEM[20]
    SLICE_X12Y61         LUT4 (Prop_lut4_I2_O)        0.070    57.423 r  core/hazard_unit/B_EX[20]_i_2/O
                         net (fo=1, routed)           0.368    57.791    core/hazard_unit/B_EX[20]_i_2_n_0
    SLICE_X12Y61         LUT5 (Prop_lut5_I0_O)        0.070    57.861 r  core/hazard_unit/B_EX[20]_i_1/O
                         net (fo=4, routed)           0.783    58.644    core/hazard_unit/ALUO_MEM_reg[30]_0[20]
    SLICE_X16Y61         LUT4 (Prop_lut4_I2_O)        0.070    58.714 r  core/hazard_unit/IR_ID[28]_i_54/O
                         net (fo=1, routed)           0.000    58.714    core/cmp_ID/IR_ID_reg[28]_i_29_1[2]
    SLICE_X16Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.285    58.999 r  core/cmp_ID/IR_ID_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    58.999    core/cmp_ID/IR_ID_reg[28]_i_35_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072    59.071 r  core/cmp_ID/IR_ID_reg[28]_i_29/CO[3]
                         net (fo=3, routed)           0.720    59.791    core/reg_IF_ID/i_/IR_ID[28]_i_8_0[0]
    SLICE_X19Y70         LUT6 (Prop_lut6_I2_O)        0.070    59.861 f  core/reg_IF_ID/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.568    60.429    core/ctrl/data_buf_reg_0_3_0_5_i_86
    SLICE_X19Y73         LUT6 (Prop_lut6_I2_O)        0.070    60.499 f  core/ctrl/i_/IR_ID[28]_i_8/O
                         net (fo=67, routed)          1.224    61.723    core/reg_IF_ID/Branch_ctrl
    SLICE_X26Y71         LUT2 (Prop_lut2_I0_O)        0.070    61.793 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.227    62.019    core/reg_IF_ID/flush02_out
    SLICE_X26Y71         LUT2 (Prop_lut2_I1_O)        0.078    62.097 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.551    64.648    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X10Y66         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.916   101.446    core/reg_IF_ID/debug_clk
    SLICE_X10Y66         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[11]/C
                         clock pessimism              0.260   101.706    
                         clock uncertainty           -0.095   101.611    
    SLICE_X10Y66         FDCE (Setup_fdce_C_CE)      -0.327   101.284    core/reg_IF_ID/PCurrent_ID_reg[11]
  -------------------------------------------------------------------
                         required time                        101.284    
                         arrival time                         -64.648    
  -------------------------------------------------------------------
                         slack                                 36.636    

Slack (MET) :             36.701ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[2]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[19][5]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.223ns  (logic 0.599ns (4.530%)  route 12.624ns (95.470%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 51.448 - 50.000 ) 
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.061     1.822    core/reg_EXE_MEM/debug_clk
    SLICE_X16Y53         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.389     2.211 f  core/reg_EXE_MEM/ALUO_MEM_reg[2]_rep__5/Q
                         net (fo=121, routed)         4.569     6.781    core/data_ram/data_reg[40][4]_0
    SLICE_X45Y47         LUT2 (Prop_lut2_I0_O)        0.070     6.851 r  core/data_ram/i___53_i_1/O
                         net (fo=65, routed)          5.725    12.576    core/data_ram/i___53_i_1_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I3_O)        0.070    12.646 r  core/data_ram/data[19][7]_i_2/O
                         net (fo=8, routed)           2.329    14.975    core/data_ram/data[19][7]_i_2_n_0
    SLICE_X26Y53         LUT6 (Prop_lut6_I5_O)        0.070    15.045 r  core/data_ram/data[19][5]_i_1/O
                         net (fo=1, routed)           0.000    15.045    core/data_ram/data[19][5]_i_1_n_0
    SLICE_X26Y53         FDRE                                         r  core/data_ram/data_reg[19][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.918    51.448    core/data_ram/debug_clk
    SLICE_X26Y53         FDRE                                         r  core/data_ram/data_reg[19][5]/C  (IS_INVERTED)
                         clock pessimism              0.330    51.778    
                         clock uncertainty           -0.095    51.684    
    SLICE_X26Y53         FDRE (Setup_fdre_C_D)        0.062    51.746    core/data_ram/data_reg[19][5]
  -------------------------------------------------------------------
                         required time                         51.746    
                         arrival time                         -15.045    
  -------------------------------------------------------------------
                         slack                                 36.701    

Slack (MET) :             36.738ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[99][4]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.523ns  (logic 1.959ns (15.643%)  route 10.564ns (84.357%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 101.447 - 100.000 ) 
    Source Clock Delay      (SCD):    2.024ns = ( 52.024 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.262    52.024    core/data_ram/debug_clk
    SLICE_X46Y49         FDRE                                         r  core/data_ram/data_reg[99][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.393    52.417 r  core/data_ram/data_reg[99][4]/Q
                         net (fo=5, routed)           1.473    53.890    core/data_ram/data_reg[99]__0[4]
    SLICE_X20Y50         LUT6 (Prop_lut6_I3_O)        0.070    53.960 r  core/data_ram/i___237_i_47/O
                         net (fo=1, routed)           0.000    53.960    core/data_ram/i___237_i_47_n_0
    SLICE_X20Y50         MUXF7 (Prop_muxf7_I0_O)      0.174    54.134 r  core/data_ram/i___237_i_21/O
                         net (fo=1, routed)           0.000    54.134    core/data_ram/i___237_i_21_n_0
    SLICE_X20Y50         MUXF8 (Prop_muxf8_I0_O)      0.072    54.206 r  core/data_ram/i___237_i_8/O
                         net (fo=1, routed)           1.006    55.212    core/data_ram/i___237_i_8_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I1_O)        0.185    55.397 r  core/data_ram/i___237_i_2/O
                         net (fo=1, routed)           0.472    55.869    core/data_ram/i___237_i_2_n_0
    SLICE_X13Y56         LUT4 (Prop_lut4_I2_O)        0.070    55.939 r  core/data_ram/i___237/O
                         net (fo=1, routed)           0.507    56.446    core/data_ram/i___237_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I1_O)        0.070    56.516 r  core/data_ram/MDR_WB[20]_i_2/O
                         net (fo=1, routed)           0.421    56.937    core/mux_csrout/RAMout_MEM[15]
    SLICE_X12Y58         LUT3 (Prop_lut3_I1_O)        0.070    57.007 r  core/mux_csrout/MDR_WB[20]_i_1/O
                         net (fo=5, routed)           0.346    57.353    core/hazard_unit/Datain_MEM[20]
    SLICE_X12Y61         LUT4 (Prop_lut4_I2_O)        0.070    57.423 r  core/hazard_unit/B_EX[20]_i_2/O
                         net (fo=1, routed)           0.368    57.791    core/hazard_unit/B_EX[20]_i_2_n_0
    SLICE_X12Y61         LUT5 (Prop_lut5_I0_O)        0.070    57.861 r  core/hazard_unit/B_EX[20]_i_1/O
                         net (fo=4, routed)           0.783    58.644    core/hazard_unit/ALUO_MEM_reg[30]_0[20]
    SLICE_X16Y61         LUT4 (Prop_lut4_I2_O)        0.070    58.714 r  core/hazard_unit/IR_ID[28]_i_54/O
                         net (fo=1, routed)           0.000    58.714    core/cmp_ID/IR_ID_reg[28]_i_29_1[2]
    SLICE_X16Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.285    58.999 r  core/cmp_ID/IR_ID_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    58.999    core/cmp_ID/IR_ID_reg[28]_i_35_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072    59.071 r  core/cmp_ID/IR_ID_reg[28]_i_29/CO[3]
                         net (fo=3, routed)           0.720    59.791    core/reg_IF_ID/i_/IR_ID[28]_i_8_0[0]
    SLICE_X19Y70         LUT6 (Prop_lut6_I2_O)        0.070    59.861 f  core/reg_IF_ID/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.568    60.429    core/ctrl/data_buf_reg_0_3_0_5_i_86
    SLICE_X19Y73         LUT6 (Prop_lut6_I2_O)        0.070    60.499 f  core/ctrl/i_/IR_ID[28]_i_8/O
                         net (fo=67, routed)          1.224    61.723    core/reg_IF_ID/Branch_ctrl
    SLICE_X26Y71         LUT2 (Prop_lut2_I0_O)        0.070    61.793 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.227    62.019    core/reg_IF_ID/flush02_out
    SLICE_X26Y71         LUT2 (Prop_lut2_I1_O)        0.078    62.097 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.449    64.547    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X10Y65         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.917   101.447    core/reg_IF_ID/debug_clk
    SLICE_X10Y65         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[6]/C
                         clock pessimism              0.260   101.707    
                         clock uncertainty           -0.095   101.612    
    SLICE_X10Y65         FDCE (Setup_fdce_C_CE)      -0.327   101.285    core/reg_IF_ID/PCurrent_ID_reg[6]
  -------------------------------------------------------------------
                         required time                        101.285    
                         arrival time                         -64.547    
  -------------------------------------------------------------------
                         slack                                 36.738    

Slack (MET) :             36.752ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[99][4]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.511ns  (logic 1.959ns (15.658%)  route 10.552ns (84.342%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 101.449 - 100.000 ) 
    Source Clock Delay      (SCD):    2.024ns = ( 52.024 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.262    52.024    core/data_ram/debug_clk
    SLICE_X46Y49         FDRE                                         r  core/data_ram/data_reg[99][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.393    52.417 r  core/data_ram/data_reg[99][4]/Q
                         net (fo=5, routed)           1.473    53.890    core/data_ram/data_reg[99]__0[4]
    SLICE_X20Y50         LUT6 (Prop_lut6_I3_O)        0.070    53.960 r  core/data_ram/i___237_i_47/O
                         net (fo=1, routed)           0.000    53.960    core/data_ram/i___237_i_47_n_0
    SLICE_X20Y50         MUXF7 (Prop_muxf7_I0_O)      0.174    54.134 r  core/data_ram/i___237_i_21/O
                         net (fo=1, routed)           0.000    54.134    core/data_ram/i___237_i_21_n_0
    SLICE_X20Y50         MUXF8 (Prop_muxf8_I0_O)      0.072    54.206 r  core/data_ram/i___237_i_8/O
                         net (fo=1, routed)           1.006    55.212    core/data_ram/i___237_i_8_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I1_O)        0.185    55.397 r  core/data_ram/i___237_i_2/O
                         net (fo=1, routed)           0.472    55.869    core/data_ram/i___237_i_2_n_0
    SLICE_X13Y56         LUT4 (Prop_lut4_I2_O)        0.070    55.939 r  core/data_ram/i___237/O
                         net (fo=1, routed)           0.507    56.446    core/data_ram/i___237_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I1_O)        0.070    56.516 r  core/data_ram/MDR_WB[20]_i_2/O
                         net (fo=1, routed)           0.421    56.937    core/mux_csrout/RAMout_MEM[15]
    SLICE_X12Y58         LUT3 (Prop_lut3_I1_O)        0.070    57.007 r  core/mux_csrout/MDR_WB[20]_i_1/O
                         net (fo=5, routed)           0.346    57.353    core/hazard_unit/Datain_MEM[20]
    SLICE_X12Y61         LUT4 (Prop_lut4_I2_O)        0.070    57.423 r  core/hazard_unit/B_EX[20]_i_2/O
                         net (fo=1, routed)           0.368    57.791    core/hazard_unit/B_EX[20]_i_2_n_0
    SLICE_X12Y61         LUT5 (Prop_lut5_I0_O)        0.070    57.861 r  core/hazard_unit/B_EX[20]_i_1/O
                         net (fo=4, routed)           0.783    58.644    core/hazard_unit/ALUO_MEM_reg[30]_0[20]
    SLICE_X16Y61         LUT4 (Prop_lut4_I2_O)        0.070    58.714 r  core/hazard_unit/IR_ID[28]_i_54/O
                         net (fo=1, routed)           0.000    58.714    core/cmp_ID/IR_ID_reg[28]_i_29_1[2]
    SLICE_X16Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.285    58.999 r  core/cmp_ID/IR_ID_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    58.999    core/cmp_ID/IR_ID_reg[28]_i_35_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072    59.071 r  core/cmp_ID/IR_ID_reg[28]_i_29/CO[3]
                         net (fo=3, routed)           0.720    59.791    core/reg_IF_ID/i_/IR_ID[28]_i_8_0[0]
    SLICE_X19Y70         LUT6 (Prop_lut6_I2_O)        0.070    59.861 f  core/reg_IF_ID/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.568    60.429    core/ctrl/data_buf_reg_0_3_0_5_i_86
    SLICE_X19Y73         LUT6 (Prop_lut6_I2_O)        0.070    60.499 f  core/ctrl/i_/IR_ID[28]_i_8/O
                         net (fo=67, routed)          1.224    61.723    core/reg_IF_ID/Branch_ctrl
    SLICE_X26Y71         LUT2 (Prop_lut2_I0_O)        0.070    61.793 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.227    62.019    core/reg_IF_ID/flush02_out
    SLICE_X26Y71         LUT2 (Prop_lut2_I1_O)        0.078    62.097 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.437    64.535    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X12Y64         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.919   101.449    core/reg_IF_ID/debug_clk
    SLICE_X12Y64         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[5]/C
                         clock pessimism              0.260   101.709    
                         clock uncertainty           -0.095   101.614    
    SLICE_X12Y64         FDCE (Setup_fdce_C_CE)      -0.327   101.287    core/reg_IF_ID/PCurrent_ID_reg[5]
  -------------------------------------------------------------------
                         required time                        101.287    
                         arrival time                         -64.535    
  -------------------------------------------------------------------
                         slack                                 36.752    

Slack (MET) :             36.795ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[2]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[19][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.118ns  (logic 0.599ns (4.566%)  route 12.519ns (95.434%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 51.437 - 50.000 ) 
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.061     1.822    core/reg_EXE_MEM/debug_clk
    SLICE_X16Y53         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.389     2.211 f  core/reg_EXE_MEM/ALUO_MEM_reg[2]_rep__5/Q
                         net (fo=121, routed)         4.569     6.781    core/data_ram/data_reg[40][4]_0
    SLICE_X45Y47         LUT2 (Prop_lut2_I0_O)        0.070     6.851 r  core/data_ram/i___53_i_1/O
                         net (fo=65, routed)          5.725    12.576    core/data_ram/i___53_i_1_n_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I3_O)        0.070    12.646 r  core/data_ram/data[19][7]_i_2/O
                         net (fo=8, routed)           2.224    14.870    core/data_ram/data[19][7]_i_2_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I1_O)        0.070    14.940 r  core/data_ram/data[19][7]_i_1/O
                         net (fo=1, routed)           0.000    14.940    core/data_ram/data[19][7]_i_1_n_0
    SLICE_X32Y65         FDRE                                         r  core/data_ram/data_reg[19][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.907    51.437    core/data_ram/debug_clk
    SLICE_X32Y65         FDRE                                         r  core/data_ram/data_reg[19][7]/C  (IS_INVERTED)
                         clock pessimism              0.330    51.767    
                         clock uncertainty           -0.095    51.673    
    SLICE_X32Y65         FDRE (Setup_fdre_C_D)        0.062    51.735    core/data_ram/data_reg[19][7]
  -------------------------------------------------------------------
                         required time                         51.735    
                         arrival time                         -14.940    
  -------------------------------------------------------------------
                         slack                                 36.795    

Slack (MET) :             36.840ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[99][4]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.599ns  (logic 1.964ns (15.589%)  route 10.635ns (84.411%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 101.435 - 100.000 ) 
    Source Clock Delay      (SCD):    2.024ns = ( 52.024 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.262    52.024    core/data_ram/debug_clk
    SLICE_X46Y49         FDRE                                         r  core/data_ram/data_reg[99][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.393    52.417 r  core/data_ram/data_reg[99][4]/Q
                         net (fo=5, routed)           1.473    53.890    core/data_ram/data_reg[99]__0[4]
    SLICE_X20Y50         LUT6 (Prop_lut6_I3_O)        0.070    53.960 r  core/data_ram/i___237_i_47/O
                         net (fo=1, routed)           0.000    53.960    core/data_ram/i___237_i_47_n_0
    SLICE_X20Y50         MUXF7 (Prop_muxf7_I0_O)      0.174    54.134 r  core/data_ram/i___237_i_21/O
                         net (fo=1, routed)           0.000    54.134    core/data_ram/i___237_i_21_n_0
    SLICE_X20Y50         MUXF8 (Prop_muxf8_I0_O)      0.072    54.206 r  core/data_ram/i___237_i_8/O
                         net (fo=1, routed)           1.006    55.212    core/data_ram/i___237_i_8_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I1_O)        0.185    55.397 r  core/data_ram/i___237_i_2/O
                         net (fo=1, routed)           0.472    55.869    core/data_ram/i___237_i_2_n_0
    SLICE_X13Y56         LUT4 (Prop_lut4_I2_O)        0.070    55.939 r  core/data_ram/i___237/O
                         net (fo=1, routed)           0.507    56.446    core/data_ram/i___237_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I1_O)        0.070    56.516 r  core/data_ram/MDR_WB[20]_i_2/O
                         net (fo=1, routed)           0.421    56.937    core/mux_csrout/RAMout_MEM[15]
    SLICE_X12Y58         LUT3 (Prop_lut3_I1_O)        0.070    57.007 r  core/mux_csrout/MDR_WB[20]_i_1/O
                         net (fo=5, routed)           0.346    57.353    core/hazard_unit/Datain_MEM[20]
    SLICE_X12Y61         LUT4 (Prop_lut4_I2_O)        0.070    57.423 r  core/hazard_unit/B_EX[20]_i_2/O
                         net (fo=1, routed)           0.368    57.791    core/hazard_unit/B_EX[20]_i_2_n_0
    SLICE_X12Y61         LUT5 (Prop_lut5_I0_O)        0.070    57.861 r  core/hazard_unit/B_EX[20]_i_1/O
                         net (fo=4, routed)           0.783    58.644    core/hazard_unit/ALUO_MEM_reg[30]_0[20]
    SLICE_X16Y61         LUT4 (Prop_lut4_I2_O)        0.070    58.714 r  core/hazard_unit/IR_ID[28]_i_54/O
                         net (fo=1, routed)           0.000    58.714    core/cmp_ID/IR_ID_reg[28]_i_29_1[2]
    SLICE_X16Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.285    58.999 r  core/cmp_ID/IR_ID_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    58.999    core/cmp_ID/IR_ID_reg[28]_i_35_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072    59.071 r  core/cmp_ID/IR_ID_reg[28]_i_29/CO[3]
                         net (fo=3, routed)           0.720    59.791    core/reg_IF_ID/i_/IR_ID[28]_i_8_0[0]
    SLICE_X19Y70         LUT6 (Prop_lut6_I2_O)        0.070    59.861 f  core/reg_IF_ID/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.568    60.429    core/ctrl/data_buf_reg_0_3_0_5_i_86
    SLICE_X19Y73         LUT6 (Prop_lut6_I2_O)        0.070    60.499 f  core/ctrl/i_/IR_ID[28]_i_8/O
                         net (fo=67, routed)          1.224    61.723    core/reg_IF_ID/Branch_ctrl
    SLICE_X26Y71         LUT2 (Prop_lut2_I0_O)        0.070    61.793 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          2.114    63.906    core/REG_PC/flush02_out
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.083    63.989 r  core/REG_PC/IR_ID[15]_i_1/O
                         net (fo=1, routed)           0.633    64.622    core/reg_IF_ID/IR_ID_reg[28]_0[12]
    SLICE_X16Y76         FDCE                                         r  core/reg_IF_ID/IR_ID_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.905   101.435    core/reg_IF_ID/debug_clk
    SLICE_X16Y76         FDCE                                         r  core/reg_IF_ID/IR_ID_reg[15]/C
                         clock pessimism              0.260   101.695    
                         clock uncertainty           -0.095   101.600    
    SLICE_X16Y76         FDCE (Setup_fdce_C_D)       -0.138   101.462    core/reg_IF_ID/IR_ID_reg[15]
  -------------------------------------------------------------------
                         required time                        101.462    
                         arrival time                         -64.622    
  -------------------------------------------------------------------
                         slack                                 36.840    

Slack (MET) :             36.859ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[99][4]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.405ns  (logic 1.959ns (15.792%)  route 10.446ns (84.208%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 101.450 - 100.000 ) 
    Source Clock Delay      (SCD):    2.024ns = ( 52.024 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    49.003    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    49.073 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    49.669    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.762 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.262    52.024    core/data_ram/debug_clk
    SLICE_X46Y49         FDRE                                         r  core/data_ram/data_reg[99][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.393    52.417 r  core/data_ram/data_reg[99][4]/Q
                         net (fo=5, routed)           1.473    53.890    core/data_ram/data_reg[99]__0[4]
    SLICE_X20Y50         LUT6 (Prop_lut6_I3_O)        0.070    53.960 r  core/data_ram/i___237_i_47/O
                         net (fo=1, routed)           0.000    53.960    core/data_ram/i___237_i_47_n_0
    SLICE_X20Y50         MUXF7 (Prop_muxf7_I0_O)      0.174    54.134 r  core/data_ram/i___237_i_21/O
                         net (fo=1, routed)           0.000    54.134    core/data_ram/i___237_i_21_n_0
    SLICE_X20Y50         MUXF8 (Prop_muxf8_I0_O)      0.072    54.206 r  core/data_ram/i___237_i_8/O
                         net (fo=1, routed)           1.006    55.212    core/data_ram/i___237_i_8_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I1_O)        0.185    55.397 r  core/data_ram/i___237_i_2/O
                         net (fo=1, routed)           0.472    55.869    core/data_ram/i___237_i_2_n_0
    SLICE_X13Y56         LUT4 (Prop_lut4_I2_O)        0.070    55.939 r  core/data_ram/i___237/O
                         net (fo=1, routed)           0.507    56.446    core/data_ram/i___237_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I1_O)        0.070    56.516 r  core/data_ram/MDR_WB[20]_i_2/O
                         net (fo=1, routed)           0.421    56.937    core/mux_csrout/RAMout_MEM[15]
    SLICE_X12Y58         LUT3 (Prop_lut3_I1_O)        0.070    57.007 r  core/mux_csrout/MDR_WB[20]_i_1/O
                         net (fo=5, routed)           0.346    57.353    core/hazard_unit/Datain_MEM[20]
    SLICE_X12Y61         LUT4 (Prop_lut4_I2_O)        0.070    57.423 r  core/hazard_unit/B_EX[20]_i_2/O
                         net (fo=1, routed)           0.368    57.791    core/hazard_unit/B_EX[20]_i_2_n_0
    SLICE_X12Y61         LUT5 (Prop_lut5_I0_O)        0.070    57.861 r  core/hazard_unit/B_EX[20]_i_1/O
                         net (fo=4, routed)           0.783    58.644    core/hazard_unit/ALUO_MEM_reg[30]_0[20]
    SLICE_X16Y61         LUT4 (Prop_lut4_I2_O)        0.070    58.714 r  core/hazard_unit/IR_ID[28]_i_54/O
                         net (fo=1, routed)           0.000    58.714    core/cmp_ID/IR_ID_reg[28]_i_29_1[2]
    SLICE_X16Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.285    58.999 r  core/cmp_ID/IR_ID_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    58.999    core/cmp_ID/IR_ID_reg[28]_i_35_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072    59.071 r  core/cmp_ID/IR_ID_reg[28]_i_29/CO[3]
                         net (fo=3, routed)           0.720    59.791    core/reg_IF_ID/i_/IR_ID[28]_i_8_0[0]
    SLICE_X19Y70         LUT6 (Prop_lut6_I2_O)        0.070    59.861 f  core/reg_IF_ID/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.568    60.429    core/ctrl/data_buf_reg_0_3_0_5_i_86
    SLICE_X19Y73         LUT6 (Prop_lut6_I2_O)        0.070    60.499 f  core/ctrl/i_/IR_ID[28]_i_8/O
                         net (fo=67, routed)          1.224    61.723    core/reg_IF_ID/Branch_ctrl
    SLICE_X26Y71         LUT2 (Prop_lut2_I0_O)        0.070    61.793 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.227    62.019    core/reg_IF_ID/flush02_out
    SLICE_X26Y71         LUT2 (Prop_lut2_I1_O)        0.078    62.097 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.331    64.429    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X10Y63         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    98.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.913 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    99.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.530 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.920   101.450    core/reg_IF_ID/debug_clk
    SLICE_X10Y63         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[2]/C
                         clock pessimism              0.260   101.710    
                         clock uncertainty           -0.095   101.615    
    SLICE_X10Y63         FDCE (Setup_fdce_C_CE)      -0.327   101.288    core/reg_IF_ID/PCurrent_ID_reg[2]
  -------------------------------------------------------------------
                         required time                        101.288    
                         arrival time                         -64.429    
  -------------------------------------------------------------------
                         slack                                 36.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/B_EX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/Datao_MEM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.184ns (30.720%)  route 0.415ns (69.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.933     0.695    core/reg_ID_EX/debug_clk
    SLICE_X6Y52          FDRE                                         r  core/reg_ID_EX/B_EX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.149     0.844 r  core/reg_ID_EX/B_EX_reg[2]/Q
                         net (fo=25, routed)          0.415     1.259    core/mux_forward_EXE/Datao_MEM_reg[31][2]
    SLICE_X4Y49          LUT3 (Prop_lut3_I1_O)        0.035     1.294 r  core/mux_forward_EXE/Datao_MEM[2]_i_1/O
                         net (fo=1, routed)           0.000     1.294    core/reg_EXE_MEM/Datao_MEM_reg[31]_1[2]
    SLICE_X4Y49          FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.303     0.958    core/reg_EXE_MEM/debug_clk
    SLICE_X4Y49          FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[2]/C
                         clock pessimism              0.094     1.052    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.102     1.154    core/reg_EXE_MEM/Datao_MEM_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/B_EX_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/Datao_MEM_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.167ns (57.852%)  route 0.122ns (42.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.891     0.653    core/reg_ID_EX/debug_clk
    SLICE_X11Y61         FDRE                                         r  core/reg_ID_EX/B_EX_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.132     0.785 r  core/reg_ID_EX/B_EX_reg[16]/Q
                         net (fo=5, routed)           0.122     0.907    core/mux_forward_EXE/Datao_MEM_reg[31][16]
    SLICE_X10Y61         LUT3 (Prop_lut3_I1_O)        0.035     0.942 r  core/mux_forward_EXE/Datao_MEM[16]_i_1/O
                         net (fo=1, routed)           0.000     0.942    core/reg_EXE_MEM/Datao_MEM_reg[31]_1[16]
    SLICE_X10Y61         FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.172     0.828    core/reg_EXE_MEM/debug_clk
    SLICE_X10Y61         FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[16]/C
                         clock pessimism             -0.161     0.666    
    SLICE_X10Y61         FDRE (Hold_fdre_C_D)         0.131     0.797    core/reg_EXE_MEM/Datao_MEM_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/csr_w_imm_mux_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/csr_w_imm_mux_MEM_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.132ns (54.088%)  route 0.112ns (45.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.882     0.644    core/reg_ID_EX/debug_clk
    SLICE_X23Y68         FDRE                                         r  core/reg_ID_EX/csr_w_imm_mux_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y68         FDRE (Prop_fdre_C_Q)         0.132     0.776 r  core/reg_ID_EX/csr_w_imm_mux_EX_reg/Q
                         net (fo=1, routed)           0.112     0.888    core/reg_EXE_MEM/csr_w_imm_mux_EX
    SLICE_X23Y69         FDRE                                         r  core/reg_EXE_MEM/csr_w_imm_mux_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.159     0.815    core/reg_EXE_MEM/debug_clk
    SLICE_X23Y69         FDRE                                         r  core/reg_EXE_MEM/csr_w_imm_mux_MEM_reg/C
                         clock pessimism             -0.157     0.657    
    SLICE_X23Y69         FDRE (Hold_fdre_C_D)         0.070     0.727    core/reg_EXE_MEM/csr_w_imm_mux_MEM_reg
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rst_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.132ns (51.889%)  route 0.122ns (48.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.010    -0.492    clk_cpu
    SLICE_X1Y28          FDRE                                         r  rst_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.132    -0.360 r  rst_count_reg[10]/Q
                         net (fo=2, routed)           0.122    -0.237    rst_count[10]
    SLICE_X0Y27          FDRE                                         r  rst_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.291    -0.688    clk_cpu
    SLICE_X0Y27          FDRE                                         r  rst_count_reg[11]/C
                         clock pessimism              0.210    -0.479    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.075    -0.404    rst_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 rst_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.132ns (51.390%)  route 0.125ns (48.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.010    -0.492    clk_cpu
    SLICE_X0Y27          FDRE                                         r  rst_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.132    -0.360 r  rst_count_reg[3]/Q
                         net (fo=2, routed)           0.125    -0.235    rst_count[3]
    SLICE_X1Y28          FDRE                                         r  rst_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.292    -0.687    clk_cpu
    SLICE_X1Y28          FDRE                                         r  rst_count_reg[4]/C
                         clock pessimism              0.210    -0.478    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.070    -0.408    rst_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.149ns (53.821%)  route 0.128ns (46.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.158ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.889     0.651    core/reg_EXE_MEM/debug_clk
    SLICE_X12Y62         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.149     0.800 r  core/reg_EXE_MEM/PCurrent_MEM_reg[3]/Q
                         net (fo=2, routed)           0.128     0.928    core/reg_MEM_WB/PC_MEM[3]
    SLICE_X13Y64         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.168     0.824    core/reg_MEM_WB/debug_clk
    SLICE_X13Y64         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[3]/C
                         clock pessimism             -0.158     0.665    
    SLICE_X13Y64         FDCE (Hold_fdce_C_D)         0.075     0.740    core/reg_MEM_WB/PCurrent_WB_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 core/exp_unit/csr/CSR_reg[5][26]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.167ns (52.141%)  route 0.153ns (47.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.870     0.632    core/exp_unit/csr/debug_clk
    SLICE_X24Y75         FDCE                                         r  core/exp_unit/csr/CSR_reg[5][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y75         FDCE (Prop_fdce_C_Q)         0.132     0.764 r  core/exp_unit/csr/CSR_reg[5][26]/Q
                         net (fo=2, routed)           0.153     0.918    core/redirectPC/Q_reg[31][26]
    SLICE_X26Y74         LUT5 (Prop_lut5_I2_O)        0.035     0.953 r  core/redirectPC/Q[26]_i_1/O
                         net (fo=1, routed)           0.000     0.953    core/REG_PC/D[26]
    SLICE_X26Y74         FDCE                                         r  core/REG_PC/Q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.147     0.803    core/REG_PC/debug_clk
    SLICE_X26Y74         FDCE                                         r  core/REG_PC/Q_reg[26]/C
                         clock pessimism             -0.145     0.657    
    SLICE_X26Y74         FDCE (Hold_fdce_C_D)         0.102     0.759    core/REG_PC/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.192ns (64.910%)  route 0.104ns (35.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.804ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.871     0.633    core/reg_ID_EX/debug_clk
    SLICE_X27Y73         FDCE                                         r  core/reg_ID_EX/IR_EX_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDCE (Prop_fdce_C_Q)         0.116     0.749 r  core/reg_ID_EX/IR_EX_reg[17]/Q
                         net (fo=2, routed)           0.104     0.853    core/reg_ID_EX/inst_EXE[15]
    SLICE_X27Y73         LUT3 (Prop_lut3_I0_O)        0.076     0.929 r  core/reg_ID_EX/IR_MEM[17]_i_1/O
                         net (fo=1, routed)           0.000     0.929    core/reg_EXE_MEM/p_0_in_1[15]
    SLICE_X27Y73         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.148     0.804    core/reg_EXE_MEM/debug_clk
    SLICE_X27Y73         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[17]/C
                         clock pessimism             -0.170     0.633    
    SLICE_X27Y73         FDCE (Hold_fdce_C_D)         0.102     0.735    core/reg_EXE_MEM/IR_MEM_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 core/exp_unit/csr/CSR_reg[5][11]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.167ns (50.957%)  route 0.161ns (49.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.868     0.630    core/exp_unit/csr/debug_clk
    SLICE_X34Y71         FDCE                                         r  core/exp_unit/csr/CSR_reg[5][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDCE (Prop_fdce_C_Q)         0.132     0.762 r  core/exp_unit/csr/CSR_reg[5][11]/Q
                         net (fo=2, routed)           0.161     0.923    core/redirectPC/Q_reg[31][11]
    SLICE_X35Y71         LUT5 (Prop_lut5_I2_O)        0.035     0.958 r  core/redirectPC/Q[11]_i_1/O
                         net (fo=1, routed)           0.000     0.958    core/REG_PC/D[11]
    SLICE_X35Y71         FDCE                                         r  core/REG_PC/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.147     0.803    core/REG_PC/debug_clk
    SLICE_X35Y71         FDCE                                         r  core/REG_PC/Q_reg[11]/C
                         clock pessimism             -0.159     0.643    
    SLICE_X35Y71         FDCE (Hold_fdce_C_D)         0.102     0.745    core/REG_PC/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 rst_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.132ns (42.853%)  route 0.176ns (57.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.008    -0.494    clk_cpu
    SLICE_X0Y26          FDRE                                         r  rst_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.132    -0.362 r  rst_count_reg[0]/Q
                         net (fo=2, routed)           0.176    -0.186    rst_count[0]
    SLICE_X0Y27          FDRE                                         r  rst_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.291    -0.688    clk_cpu
    SLICE_X0Y27          FDRE                                         r  rst_count_reg[1]/C
                         clock pessimism              0.210    -0.479    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.070    -0.409    rst_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.786         100.000     98.214     BUFGCTRL_X0Y3    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            1.786         100.000     98.214     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y50     core/data_ram/data_reg[39][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X26Y44     core/data_ram/data_reg[39][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X26Y67     core/data_ram/data_reg[39][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y65     core/data_ram/data_reg[3][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X23Y60     core/data_ram/data_reg[3][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X27Y56     core/data_ram/data_reg[3][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y58     core/data_ram/data_reg[3][3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y50     core/data_ram/data_reg[39][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X26Y44     core/data_ram/data_reg[39][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X23Y60     core/data_ram/data_reg[3][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y51     core/data_ram/data_reg[3][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y67     core/data_ram/data_reg[40][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y57     core/data_ram/data_reg[40][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y64     core/data_ram/data_reg[40][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y64     core/data_ram/data_reg[40][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y55     core/data_ram/data_reg[40][5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X12Y66     core/register/register_reg[26][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X30Y76     core/exp_unit/csr/CSR_reg[1][14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X42Y75     core/exp_unit/csr/CSR_reg[1][17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X42Y75     core/exp_unit/csr/CSR_reg[1][18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X36Y79     core/exp_unit/csr/CSR_reg[1][19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X42Y75     core/exp_unit/csr/CSR_reg[1][20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X25Y51     core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X24Y59     core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y47     core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y47     core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__11/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X26Y80     core/reg_MEM_WB/PCurrent_WB_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :            7  Failing Endpoints,  Worst Slack       -2.183ns,  Total Violation      -13.359ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.183ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        11.801ns  (logic 2.421ns (20.516%)  route 9.380ns (79.484%))
  Logic Levels:           16  (CARRY4=1 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 8.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.060    -1.036    vga/U12/CLK_OUT3
    SLICE_X9Y91          FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.338    -0.698 r  vga/U12/h_count_reg[3]/Q
                         net (fo=490, routed)         0.822     0.123    vga/U12/ADDRA[0]
    SLICE_X9Y92          LUT4 (Prop_lut4_I0_O)        0.070     0.193 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.493     0.686    vga/U12/h_count[8]_i_2_n_0
    SLICE_X8Y92          LUT4 (Prop_lut4_I1_O)        0.070     0.756 f  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=69, routed)          0.655     1.411    vga/U12/char_index_in_page_carry_i_8_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I1_O)        0.081     1.492 r  vga/U12/data_buf_reg_0_3_0_5_i_72/O
                         net (fo=2, routed)           0.340     1.833    vga/U12/data_buf_reg_0_3_0_5_i_72_n_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I1_O)        0.190     2.023 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O
                         net (fo=8, routed)           0.495     2.518    vga/U12/data_buf_reg_0_3_0_5_i_29_1[3]
    SLICE_X9Y89          LUT2 (Prop_lut2_I1_O)        0.070     2.588 r  vga/U12/char_page_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.588    vga/U12_n_99
    SLICE_X9Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.445     3.033 r  vga/char_page_carry__0/O[2]
                         net (fo=4, routed)           0.647     3.680    vga/U12/strdata_reg[53][0]
    SLICE_X11Y89         LUT6 (Prop_lut6_I1_O)        0.175     3.855 r  vga/U12/data_buf_reg_0_3_0_5_i_70/O
                         net (fo=1, routed)           0.240     4.094    vga/U12/data_buf_reg_0_3_0_5_i_70_n_0
    SLICE_X10Y88         LUT6 (Prop_lut6_I5_O)        0.070     4.164 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O
                         net (fo=2, routed)           0.246     4.411    vga/U12/data_buf_reg_0_3_0_5_i_28_n_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.070     4.481 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         2.145     6.626    vga/data_buf_reg_0_3_12_17/ADDRB1
    SLICE_X22Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.070     6.696 f  vga/data_buf_reg_0_3_12_17/RAMB_D1/O
                         net (fo=1, routed)           1.365     8.060    vga/U12/number0[15]
    SLICE_X13Y88         LUT6 (Prop_lut6_I1_O)        0.070     8.130 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     8.130    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X13Y88         MUXF7 (Prop_muxf7_I0_O)      0.190     8.320 f  vga/U12/ascii_code_reg[6]_i_35/O
                         net (fo=3, routed)           0.817     9.138    vga/U12/number__27[3]
    SLICE_X13Y93         LUT3 (Prop_lut3_I2_O)        0.186     9.324 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.427     9.751    vga/U12/num2str1__5
    SLICE_X13Y94         LUT2 (Prop_lut2_I0_O)        0.186     9.937 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.242    10.179    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I2_O)        0.070    10.249 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.445    10.694    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X14Y98         LUT4 (Prop_lut4_I0_O)        0.070    10.764 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000    10.764    vga/U12_n_83
    SLICE_X14Y98         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.925     8.904    vga/CLK_OUT1
    SLICE_X14Y98         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.223     8.681    
                         clock uncertainty           -0.201     8.479    
    SLICE_X14Y98         FDRE (Setup_fdre_C_D)        0.102     8.581    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          8.581    
                         arrival time                         -10.764    
  -------------------------------------------------------------------
                         slack                                 -2.183    

Slack (VIOLATED) :        -2.084ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        11.700ns  (logic 2.553ns (21.820%)  route 9.147ns (78.180%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 8.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.060    -1.036    vga/U12/CLK_OUT3
    SLICE_X9Y91          FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.338    -0.698 r  vga/U12/h_count_reg[3]/Q
                         net (fo=490, routed)         0.822     0.123    vga/U12/ADDRA[0]
    SLICE_X9Y92          LUT4 (Prop_lut4_I0_O)        0.070     0.193 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.493     0.686    vga/U12/h_count[8]_i_2_n_0
    SLICE_X8Y92          LUT4 (Prop_lut4_I1_O)        0.070     0.756 f  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=69, routed)          0.655     1.411    vga/U12/char_index_in_page_carry_i_8_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I1_O)        0.081     1.492 r  vga/U12/data_buf_reg_0_3_0_5_i_72/O
                         net (fo=2, routed)           0.340     1.833    vga/U12/data_buf_reg_0_3_0_5_i_72_n_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I1_O)        0.190     2.023 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O
                         net (fo=8, routed)           0.495     2.518    vga/U12/data_buf_reg_0_3_0_5_i_29_1[3]
    SLICE_X9Y89          LUT2 (Prop_lut2_I1_O)        0.070     2.588 r  vga/U12/char_page_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.588    vga/U12_n_99
    SLICE_X9Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.445     3.033 r  vga/char_page_carry__0/O[2]
                         net (fo=4, routed)           0.647     3.680    vga/U12/strdata_reg[53][0]
    SLICE_X11Y89         LUT6 (Prop_lut6_I1_O)        0.175     3.855 r  vga/U12/data_buf_reg_0_3_0_5_i_70/O
                         net (fo=1, routed)           0.240     4.094    vga/U12/data_buf_reg_0_3_0_5_i_70_n_0
    SLICE_X10Y88         LUT6 (Prop_lut6_I5_O)        0.070     4.164 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O
                         net (fo=2, routed)           0.246     4.411    vga/U12/data_buf_reg_0_3_0_5_i_28_n_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.070     4.481 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         2.145     6.626    vga/data_buf_reg_0_3_12_17/ADDRB1
    SLICE_X22Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.070     6.696 f  vga/data_buf_reg_0_3_12_17/RAMB_D1/O
                         net (fo=1, routed)           1.365     8.060    vga/U12/number0[15]
    SLICE_X13Y88         LUT6 (Prop_lut6_I1_O)        0.070     8.130 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     8.130    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X13Y88         MUXF7 (Prop_muxf7_I0_O)      0.190     8.320 f  vga/U12/ascii_code_reg[6]_i_35/O
                         net (fo=3, routed)           0.817     9.138    vga/U12/number__27[3]
    SLICE_X13Y93         LUT3 (Prop_lut3_I2_O)        0.186     9.324 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.498     9.822    vga/U12/num2str1__5
    SLICE_X14Y93         LUT5 (Prop_lut5_I4_O)        0.197    10.019 r  vga/U12/ascii_code[2]_i_5/O
                         net (fo=1, routed)           0.247    10.266    vga/U12/ascii_code[2]_i_5_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I2_O)        0.191    10.457 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.137    10.594    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X12Y94         LUT4 (Prop_lut4_I0_O)        0.070    10.664 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000    10.664    vga/U12_n_86
    SLICE_X12Y94         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.925     8.904    vga/CLK_OUT1
    SLICE_X12Y94         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.223     8.681    
                         clock uncertainty           -0.201     8.479    
    SLICE_X12Y94         FDRE (Setup_fdre_C_D)        0.101     8.580    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                         -10.664    
  -------------------------------------------------------------------
                         slack                                 -2.084    

Slack (VIOLATED) :        -2.055ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        11.672ns  (logic 2.421ns (20.742%)  route 9.251ns (79.258%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=2 LUT4=4 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.097ns = ( 8.903 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.060    -1.036    vga/U12/CLK_OUT3
    SLICE_X9Y91          FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.338    -0.698 r  vga/U12/h_count_reg[3]/Q
                         net (fo=490, routed)         0.822     0.123    vga/U12/ADDRA[0]
    SLICE_X9Y92          LUT4 (Prop_lut4_I0_O)        0.070     0.193 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.493     0.686    vga/U12/h_count[8]_i_2_n_0
    SLICE_X8Y92          LUT4 (Prop_lut4_I1_O)        0.070     0.756 f  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=69, routed)          0.655     1.411    vga/U12/char_index_in_page_carry_i_8_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I1_O)        0.081     1.492 r  vga/U12/data_buf_reg_0_3_0_5_i_72/O
                         net (fo=2, routed)           0.340     1.833    vga/U12/data_buf_reg_0_3_0_5_i_72_n_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I1_O)        0.190     2.023 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O
                         net (fo=8, routed)           0.495     2.518    vga/U12/data_buf_reg_0_3_0_5_i_29_1[3]
    SLICE_X9Y89          LUT2 (Prop_lut2_I1_O)        0.070     2.588 r  vga/U12/char_page_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.588    vga/U12_n_99
    SLICE_X9Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.445     3.033 r  vga/char_page_carry__0/O[2]
                         net (fo=4, routed)           0.647     3.680    vga/U12/strdata_reg[53][0]
    SLICE_X11Y89         LUT6 (Prop_lut6_I1_O)        0.175     3.855 r  vga/U12/data_buf_reg_0_3_0_5_i_70/O
                         net (fo=1, routed)           0.240     4.094    vga/U12/data_buf_reg_0_3_0_5_i_70_n_0
    SLICE_X10Y88         LUT6 (Prop_lut6_I5_O)        0.070     4.164 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O
                         net (fo=2, routed)           0.246     4.411    vga/U12/data_buf_reg_0_3_0_5_i_28_n_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.070     4.481 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         2.145     6.626    vga/data_buf_reg_0_3_12_17/ADDRB1
    SLICE_X22Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.070     6.696 f  vga/data_buf_reg_0_3_12_17/RAMB_D1/O
                         net (fo=1, routed)           1.365     8.060    vga/U12/number0[15]
    SLICE_X13Y88         LUT6 (Prop_lut6_I1_O)        0.070     8.130 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     8.130    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X13Y88         MUXF7 (Prop_muxf7_I0_O)      0.190     8.320 f  vga/U12/ascii_code_reg[6]_i_35/O
                         net (fo=3, routed)           0.817     9.138    vga/U12/number__27[3]
    SLICE_X13Y93         LUT3 (Prop_lut3_I2_O)        0.186     9.324 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.498     9.822    vga/U12/num2str1__5
    SLICE_X14Y93         LUT4 (Prop_lut4_I3_O)        0.186    10.008 r  vga/U12/ascii_code[1]_i_5/O
                         net (fo=1, routed)           0.362    10.370    vga/U12/ascii_code[1]_i_5_n_0
    SLICE_X14Y93         LUT5 (Prop_lut5_I2_O)        0.070    10.440 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.125    10.565    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X14Y93         LUT4 (Prop_lut4_I0_O)        0.070    10.635 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000    10.635    vga/U12_n_87
    SLICE_X14Y93         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.924     8.903    vga/CLK_OUT1
    SLICE_X14Y93         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.223     8.680    
                         clock uncertainty           -0.201     8.478    
    SLICE_X14Y93         FDRE (Setup_fdre_C_D)        0.102     8.580    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                 -2.055    

Slack (VIOLATED) :        -1.900ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        11.519ns  (logic 2.421ns (21.018%)  route 9.098ns (78.982%))
  Logic Levels:           16  (CARRY4=1 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 8.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.060    -1.036    vga/U12/CLK_OUT3
    SLICE_X9Y91          FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.338    -0.698 r  vga/U12/h_count_reg[3]/Q
                         net (fo=490, routed)         0.822     0.123    vga/U12/ADDRA[0]
    SLICE_X9Y92          LUT4 (Prop_lut4_I0_O)        0.070     0.193 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.493     0.686    vga/U12/h_count[8]_i_2_n_0
    SLICE_X8Y92          LUT4 (Prop_lut4_I1_O)        0.070     0.756 f  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=69, routed)          0.655     1.411    vga/U12/char_index_in_page_carry_i_8_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I1_O)        0.081     1.492 r  vga/U12/data_buf_reg_0_3_0_5_i_72/O
                         net (fo=2, routed)           0.340     1.833    vga/U12/data_buf_reg_0_3_0_5_i_72_n_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I1_O)        0.190     2.023 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O
                         net (fo=8, routed)           0.495     2.518    vga/U12/data_buf_reg_0_3_0_5_i_29_1[3]
    SLICE_X9Y89          LUT2 (Prop_lut2_I1_O)        0.070     2.588 r  vga/U12/char_page_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.588    vga/U12_n_99
    SLICE_X9Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.445     3.033 r  vga/char_page_carry__0/O[2]
                         net (fo=4, routed)           0.647     3.680    vga/U12/strdata_reg[53][0]
    SLICE_X11Y89         LUT6 (Prop_lut6_I1_O)        0.175     3.855 r  vga/U12/data_buf_reg_0_3_0_5_i_70/O
                         net (fo=1, routed)           0.240     4.094    vga/U12/data_buf_reg_0_3_0_5_i_70_n_0
    SLICE_X10Y88         LUT6 (Prop_lut6_I5_O)        0.070     4.164 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O
                         net (fo=2, routed)           0.246     4.411    vga/U12/data_buf_reg_0_3_0_5_i_28_n_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.070     4.481 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         2.145     6.626    vga/data_buf_reg_0_3_12_17/ADDRB1
    SLICE_X22Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.070     6.696 f  vga/data_buf_reg_0_3_12_17/RAMB_D1/O
                         net (fo=1, routed)           1.365     8.060    vga/U12/number0[15]
    SLICE_X13Y88         LUT6 (Prop_lut6_I1_O)        0.070     8.130 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     8.130    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X13Y88         MUXF7 (Prop_muxf7_I0_O)      0.190     8.320 f  vga/U12/ascii_code_reg[6]_i_35/O
                         net (fo=3, routed)           0.817     9.138    vga/U12/number__27[3]
    SLICE_X13Y93         LUT3 (Prop_lut3_I2_O)        0.186     9.324 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.427     9.751    vga/U12/num2str1__5
    SLICE_X13Y94         LUT2 (Prop_lut2_I0_O)        0.186     9.937 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.266    10.203    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.070    10.273 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.139    10.412    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X12Y94         LUT4 (Prop_lut4_I0_O)        0.070    10.482 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000    10.482    vga/U12_n_84
    SLICE_X12Y94         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.925     8.904    vga/CLK_OUT1
    SLICE_X12Y94         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.223     8.681    
                         clock uncertainty           -0.201     8.479    
    SLICE_X12Y94         FDRE (Setup_fdre_C_D)        0.103     8.582    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                         -10.482    
  -------------------------------------------------------------------
                         slack                                 -1.900    

Slack (VIOLATED) :        -1.841ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        11.459ns  (logic 2.421ns (21.127%)  route 9.038ns (78.873%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 8.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.060    -1.036    vga/U12/CLK_OUT3
    SLICE_X9Y91          FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.338    -0.698 r  vga/U12/h_count_reg[3]/Q
                         net (fo=490, routed)         0.822     0.123    vga/U12/ADDRA[0]
    SLICE_X9Y92          LUT4 (Prop_lut4_I0_O)        0.070     0.193 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.493     0.686    vga/U12/h_count[8]_i_2_n_0
    SLICE_X8Y92          LUT4 (Prop_lut4_I1_O)        0.070     0.756 f  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=69, routed)          0.655     1.411    vga/U12/char_index_in_page_carry_i_8_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I1_O)        0.081     1.492 r  vga/U12/data_buf_reg_0_3_0_5_i_72/O
                         net (fo=2, routed)           0.340     1.833    vga/U12/data_buf_reg_0_3_0_5_i_72_n_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I1_O)        0.190     2.023 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O
                         net (fo=8, routed)           0.495     2.518    vga/U12/data_buf_reg_0_3_0_5_i_29_1[3]
    SLICE_X9Y89          LUT2 (Prop_lut2_I1_O)        0.070     2.588 r  vga/U12/char_page_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.588    vga/U12_n_99
    SLICE_X9Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.445     3.033 r  vga/char_page_carry__0/O[2]
                         net (fo=4, routed)           0.647     3.680    vga/U12/strdata_reg[53][0]
    SLICE_X11Y89         LUT6 (Prop_lut6_I1_O)        0.175     3.855 r  vga/U12/data_buf_reg_0_3_0_5_i_70/O
                         net (fo=1, routed)           0.240     4.094    vga/U12/data_buf_reg_0_3_0_5_i_70_n_0
    SLICE_X10Y88         LUT6 (Prop_lut6_I5_O)        0.070     4.164 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O
                         net (fo=2, routed)           0.246     4.411    vga/U12/data_buf_reg_0_3_0_5_i_28_n_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.070     4.481 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         2.145     6.626    vga/data_buf_reg_0_3_12_17/ADDRB1
    SLICE_X22Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.070     6.696 f  vga/data_buf_reg_0_3_12_17/RAMB_D1/O
                         net (fo=1, routed)           1.365     8.060    vga/U12/number0[15]
    SLICE_X13Y88         LUT6 (Prop_lut6_I1_O)        0.070     8.130 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     8.130    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X13Y88         MUXF7 (Prop_muxf7_I0_O)      0.190     8.320 f  vga/U12/ascii_code_reg[6]_i_35/O
                         net (fo=3, routed)           0.817     9.138    vga/U12/number__27[3]
    SLICE_X13Y93         LUT3 (Prop_lut3_I2_O)        0.186     9.324 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.252     9.576    vga/U12/num2str1__5
    SLICE_X15Y93         LUT6 (Prop_lut6_I5_O)        0.186     9.762 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.390    10.152    vga/U12/ascii_code[3]_i_5_n_0
    SLICE_X14Y94         LUT5 (Prop_lut5_I2_O)        0.070    10.222 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.131    10.353    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X14Y94         LUT4 (Prop_lut4_I0_O)        0.070    10.423 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000    10.423    vga/U12_n_85
    SLICE_X14Y94         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.925     8.904    vga/CLK_OUT1
    SLICE_X14Y94         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.223     8.681    
                         clock uncertainty           -0.201     8.479    
    SLICE_X14Y94         FDRE (Setup_fdre_C_D)        0.103     8.582    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                 -1.841    

Slack (VIOLATED) :        -1.815ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        11.388ns  (logic 2.351ns (20.644%)  route 9.037ns (79.356%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 8.904 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.060    -1.036    vga/U12/CLK_OUT3
    SLICE_X9Y91          FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.338    -0.698 r  vga/U12/h_count_reg[3]/Q
                         net (fo=490, routed)         0.822     0.123    vga/U12/ADDRA[0]
    SLICE_X9Y92          LUT4 (Prop_lut4_I0_O)        0.070     0.193 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.493     0.686    vga/U12/h_count[8]_i_2_n_0
    SLICE_X8Y92          LUT4 (Prop_lut4_I1_O)        0.070     0.756 f  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=69, routed)          0.655     1.411    vga/U12/char_index_in_page_carry_i_8_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I1_O)        0.081     1.492 r  vga/U12/data_buf_reg_0_3_0_5_i_72/O
                         net (fo=2, routed)           0.340     1.833    vga/U12/data_buf_reg_0_3_0_5_i_72_n_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I1_O)        0.190     2.023 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O
                         net (fo=8, routed)           0.495     2.518    vga/U12/data_buf_reg_0_3_0_5_i_29_1[3]
    SLICE_X9Y89          LUT2 (Prop_lut2_I1_O)        0.070     2.588 r  vga/U12/char_page_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.588    vga/U12_n_99
    SLICE_X9Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.445     3.033 r  vga/char_page_carry__0/O[2]
                         net (fo=4, routed)           0.647     3.680    vga/U12/strdata_reg[53][0]
    SLICE_X11Y89         LUT6 (Prop_lut6_I1_O)        0.175     3.855 r  vga/U12/data_buf_reg_0_3_0_5_i_70/O
                         net (fo=1, routed)           0.240     4.094    vga/U12/data_buf_reg_0_3_0_5_i_70_n_0
    SLICE_X10Y88         LUT6 (Prop_lut6_I5_O)        0.070     4.164 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O
                         net (fo=2, routed)           0.246     4.411    vga/U12/data_buf_reg_0_3_0_5_i_28_n_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.070     4.481 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         2.145     6.626    vga/data_buf_reg_0_3_12_17/ADDRB1
    SLICE_X22Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.070     6.696 r  vga/data_buf_reg_0_3_12_17/RAMB_D1/O
                         net (fo=1, routed)           1.365     8.060    vga/U12/number0[15]
    SLICE_X13Y88         LUT6 (Prop_lut6_I1_O)        0.070     8.130 r  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     8.130    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X13Y88         MUXF7 (Prop_muxf7_I0_O)      0.190     8.320 r  vga/U12/ascii_code_reg[6]_i_35/O
                         net (fo=3, routed)           0.817     9.138    vga/U12/number__27[3]
    SLICE_X13Y93         LUT3 (Prop_lut3_I2_O)        0.186     9.324 f  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.437     9.761    vga/U12/num2str1__5
    SLICE_X13Y95         LUT6 (Prop_lut6_I1_O)        0.186     9.947 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.335    10.282    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.070    10.352 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000    10.352    vga/U12_n_82
    SLICE_X13Y95         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.925     8.904    vga/CLK_OUT1
    SLICE_X13Y95         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.223     8.681    
                         clock uncertainty           -0.201     8.479    
    SLICE_X13Y95         FDRE (Setup_fdre_C_D)        0.057     8.536    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          8.536    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                 -1.815    

Slack (VIOLATED) :        -1.482ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        11.098ns  (logic 2.351ns (21.183%)  route 8.747ns (78.817%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.097ns = ( 8.903 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.036ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.060    -1.036    vga/U12/CLK_OUT3
    SLICE_X9Y91          FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.338    -0.698 r  vga/U12/h_count_reg[3]/Q
                         net (fo=490, routed)         0.822     0.123    vga/U12/ADDRA[0]
    SLICE_X9Y92          LUT4 (Prop_lut4_I0_O)        0.070     0.193 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.493     0.686    vga/U12/h_count[8]_i_2_n_0
    SLICE_X8Y92          LUT4 (Prop_lut4_I1_O)        0.070     0.756 f  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=69, routed)          0.655     1.411    vga/U12/char_index_in_page_carry_i_8_n_0
    SLICE_X9Y91          LUT5 (Prop_lut5_I1_O)        0.081     1.492 r  vga/U12/data_buf_reg_0_3_0_5_i_72/O
                         net (fo=2, routed)           0.340     1.833    vga/U12/data_buf_reg_0_3_0_5_i_72_n_0
    SLICE_X9Y91          LUT3 (Prop_lut3_I1_O)        0.190     2.023 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O
                         net (fo=8, routed)           0.495     2.518    vga/U12/data_buf_reg_0_3_0_5_i_29_1[3]
    SLICE_X9Y89          LUT2 (Prop_lut2_I1_O)        0.070     2.588 r  vga/U12/char_page_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.588    vga/U12_n_99
    SLICE_X9Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.445     3.033 r  vga/char_page_carry__0/O[2]
                         net (fo=4, routed)           0.647     3.680    vga/U12/strdata_reg[53][0]
    SLICE_X11Y89         LUT6 (Prop_lut6_I1_O)        0.175     3.855 r  vga/U12/data_buf_reg_0_3_0_5_i_70/O
                         net (fo=1, routed)           0.240     4.094    vga/U12/data_buf_reg_0_3_0_5_i_70_n_0
    SLICE_X10Y88         LUT6 (Prop_lut6_I5_O)        0.070     4.164 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O
                         net (fo=2, routed)           0.246     4.411    vga/U12/data_buf_reg_0_3_0_5_i_28_n_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.070     4.481 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         2.145     6.626    vga/data_buf_reg_0_3_12_17/ADDRB1
    SLICE_X22Y66         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.070     6.696 f  vga/data_buf_reg_0_3_12_17/RAMB_D1/O
                         net (fo=1, routed)           1.365     8.060    vga/U12/number0[15]
    SLICE_X13Y88         LUT6 (Prop_lut6_I1_O)        0.070     8.130 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     8.130    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X13Y88         MUXF7 (Prop_muxf7_I0_O)      0.190     8.320 f  vga/U12/ascii_code_reg[6]_i_35/O
                         net (fo=3, routed)           0.817     9.138    vga/U12/number__27[3]
    SLICE_X13Y93         LUT3 (Prop_lut3_I2_O)        0.186     9.324 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.357     9.681    vga/U12/num2str1__5
    SLICE_X14Y92         LUT6 (Prop_lut6_I0_O)        0.186     9.867 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.125     9.992    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X14Y92         LUT6 (Prop_lut6_I0_O)        0.070    10.062 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000    10.062    vga/U12_n_88
    SLICE_X14Y92         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.924     8.903    vga/CLK_OUT1
    SLICE_X14Y92         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.223     8.680    
                         clock uncertainty           -0.201     8.478    
    SLICE_X14Y92         FDRE (Setup_fdre_C_D)        0.102     8.580    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                 -1.482    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.412ns  (logic 0.688ns (8.179%)  route 7.724ns (91.821%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.102ns = ( 8.898 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.062    -1.034    vga/U12/CLK_OUT3
    SLICE_X9Y97          FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.338    -0.696 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.252     0.555    vga/U12/PRow[3]
    SLICE_X9Y98          LUT6 (Prop_lut6_I0_O)        0.070     0.625 r  vga/U12/MEMBUF_reg_0_63_0_2_i_10/O
                         net (fo=8, routed)           0.831     1.456    vga/U12/MEMBUF_reg_0_63_0_2_i_10_n_0
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.070     1.526 r  vga/U12/MEMBUF_reg_0_63_0_2_i_8/O
                         net (fo=139, routed)         2.381     3.907    vga/MEMBUF_reg_128_191_0_2/ADDRB4
    SLICE_X14Y76         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.070     3.977 r  vga/MEMBUF_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.791     4.768    vga/MEMBUF_reg_128_191_0_2_n_1
    SLICE_X14Y78         LUT3 (Prop_lut3_I0_O)        0.070     4.838 r  vga/__9/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=10, routed)          2.078     6.916    vga/U12/MEMDATA[1]
    SLICE_X8Y69          LUT5 (Prop_lut5_I4_O)        0.070     6.986 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.392     7.378    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X8Y64          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.919     8.898    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X8Y64          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism             -0.223     8.675    
                         clock uncertainty           -0.201     8.473    
    SLICE_X8Y64          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     8.314    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          8.314    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.319ns  (logic 0.758ns (9.111%)  route 7.561ns (90.889%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.108ns = ( 8.892 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.062    -1.034    vga/U12/CLK_OUT3
    SLICE_X9Y97          FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.338    -0.696 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.252     0.555    vga/U12/PRow[3]
    SLICE_X9Y98          LUT6 (Prop_lut6_I0_O)        0.070     0.625 r  vga/U12/MEMBUF_reg_0_63_0_2_i_10/O
                         net (fo=8, routed)           0.903     1.528    vga/U12/MEMBUF_reg_0_63_0_2_i_10_n_0
    SLICE_X11Y98         LUT4 (Prop_lut4_I0_O)        0.070     1.598 r  vga/U12/MEMBUF_reg_0_63_0_2_i_7/O
                         net (fo=100, routed)         1.752     3.350    vga/U12/MEMBUF_reg_0_63_0_2_i_7_n_0
    SLICE_X15Y76         LUT2 (Prop_lut2_I1_O)        0.070     3.420 r  vga/U12/MEMBUF_reg_0_63_0_2_i_3/O
                         net (fo=8, routed)           0.564     3.984    vga/MEMBUF_reg_128_191_0_2/ADDRC5
    SLICE_X14Y76         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.070     4.054 r  vga/MEMBUF_reg_128_191_0_2/RAMC/O
                         net (fo=1, routed)           0.794     4.848    vga/MEMBUF_reg_128_191_0_2_n_2
    SLICE_X15Y74         LUT3 (Prop_lut3_I0_O)        0.070     4.918 r  vga/__9/data_buf_reg_0_3_0_5_i_23/O
                         net (fo=10, routed)          1.593     6.511    vga/U12/MEMDATA[2]
    SLICE_X23Y76         LUT5 (Prop_lut5_I4_O)        0.070     6.581 r  vga/U12/data_buf_reg_0_3_12_17_i_4/O
                         net (fo=1, routed)           0.704     7.285    vga/data_buf_reg_0_3_12_17/DIB0
    SLICE_X22Y66         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.913     8.892    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X22Y66         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
                         clock pessimism             -0.223     8.669    
                         clock uncertainty           -0.201     8.467    
    SLICE_X22Y66         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     8.308    vga/data_buf_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          8.308    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.266ns  (logic 0.688ns (8.323%)  route 7.578ns (91.677%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.104ns = ( 8.896 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         2.062    -1.034    vga/U12/CLK_OUT3
    SLICE_X9Y97          FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.338    -0.696 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.252     0.555    vga/U12/PRow[3]
    SLICE_X9Y98          LUT6 (Prop_lut6_I0_O)        0.070     0.625 r  vga/U12/MEMBUF_reg_0_63_0_2_i_10/O
                         net (fo=8, routed)           0.831     1.456    vga/U12/MEMBUF_reg_0_63_0_2_i_10_n_0
    SLICE_X12Y95         LUT3 (Prop_lut3_I2_O)        0.070     1.526 r  vga/U12/MEMBUF_reg_0_63_0_2_i_8/O
                         net (fo=139, routed)         2.381     3.907    vga/MEMBUF_reg_128_191_0_2/ADDRB4
    SLICE_X14Y76         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.070     3.977 r  vga/MEMBUF_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           0.791     4.768    vga/MEMBUF_reg_128_191_0_2_n_1
    SLICE_X14Y78         LUT3 (Prop_lut3_I0_O)        0.070     4.838 r  vga/__9/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=10, routed)          1.811     6.648    vga/U12/MEMDATA[1]
    SLICE_X15Y72         LUT5 (Prop_lut5_I4_O)        0.070     6.718 r  vga/U12/data_buf_reg_0_3_0_5_i_7/O
                         net (fo=1, routed)           0.513     7.232    vga/data_buf_reg_0_3_0_5/DIC0
    SLICE_X14Y65         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.917     8.896    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X14Y65         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.223     8.673    
                         clock uncertainty           -0.201     8.471    
    SLICE_X14Y65         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     8.312    vga/data_buf_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                  1.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.184ns (18.734%)  route 0.798ns (81.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.894    -0.608    vga/U12/CLK_OUT3
    SLICE_X8Y98          FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.149    -0.459 r  vga/U12/v_count_reg[1]/Q
                         net (fo=17, routed)          0.196    -0.263    vga/U12/PRow[1]
    SLICE_X8Y97          LUT4 (Prop_lut4_I2_O)        0.035    -0.228 r  vga/U12/BRAM_PC_VGA_0_i_1/O
                         net (fo=1, routed)           0.602     0.374    vga/FONT_8X16/ADDR[6]
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.121    -0.858    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.547    -0.312    
                         clock uncertainty            0.201    -0.110    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.159     0.049    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.132ns (13.280%)  route 0.862ns (86.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.892    -0.610    vga/U12/CLK_OUT3
    SLICE_X9Y91          FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.132    -0.478 r  vga/U12/h_count_reg[0]/Q
                         net (fo=31, routed)          0.862     0.384    vga/FONT_8X16/ADDR[0]
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.121    -0.858    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.547    -0.312    
                         clock uncertainty            0.201    -0.110    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.159     0.049    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.166ns (17.495%)  route 0.783ns (82.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.894    -0.608    vga/U12/CLK_OUT3
    SLICE_X9Y97          FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.132    -0.476 f  vga/U12/v_count_reg[0]/Q
                         net (fo=18, routed)          0.349    -0.127    vga/U12/PRow[0]
    SLICE_X8Y99          LUT1 (Prop_lut1_I0_O)        0.034    -0.093 r  vga/U12/BRAM_PC_VGA_0_i_4/O
                         net (fo=1, routed)           0.434     0.341    vga/FONT_8X16/ADDR[3]
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.121    -0.858    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.547    -0.312    
                         clock uncertainty            0.201    -0.110    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.111     0.001    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.167ns (16.525%)  route 0.844ns (83.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.894    -0.608    vga/U12/CLK_OUT3
    SLICE_X9Y97          FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.132    -0.476 r  vga/U12/v_count_reg[0]/Q
                         net (fo=18, routed)          0.328    -0.148    vga/U12/PRow[0]
    SLICE_X8Y98          LUT3 (Prop_lut3_I2_O)        0.035    -0.113 r  vga/U12/BRAM_PC_VGA_0_i_2/O
                         net (fo=1, routed)           0.516     0.403    vga/FONT_8X16/ADDR[5]
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.121    -0.858    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.547    -0.312    
                         clock uncertainty            0.201    -0.110    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.159     0.049    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.403    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.167ns (16.841%)  route 0.825ns (83.159%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.892    -0.610    vga/U12/CLK_OUT3
    SLICE_X9Y91          FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.132    -0.478 f  vga/U12/h_count_reg[0]/Q
                         net (fo=31, routed)          0.269    -0.209    vga/U12/ADDR[0]
    SLICE_X11Y91         LUT5 (Prop_lut5_I1_O)        0.035    -0.174 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=48, routed)          0.555     0.382    vga/data_buf_reg_0_3_18_23/WE
    SLICE_X14Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.166    -0.813    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X14Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism              0.547    -0.267    
                         clock uncertainty            0.201    -0.065    
    SLICE_X14Y66         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.063    -0.002    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.167ns (16.841%)  route 0.825ns (83.159%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.892    -0.610    vga/U12/CLK_OUT3
    SLICE_X9Y91          FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.132    -0.478 f  vga/U12/h_count_reg[0]/Q
                         net (fo=31, routed)          0.269    -0.209    vga/U12/ADDR[0]
    SLICE_X11Y91         LUT5 (Prop_lut5_I1_O)        0.035    -0.174 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=48, routed)          0.555     0.382    vga/data_buf_reg_0_3_18_23/WE
    SLICE_X14Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.166    -0.813    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X14Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism              0.547    -0.267    
                         clock uncertainty            0.201    -0.065    
    SLICE_X14Y66         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.063    -0.002    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.167ns (16.841%)  route 0.825ns (83.159%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.892    -0.610    vga/U12/CLK_OUT3
    SLICE_X9Y91          FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.132    -0.478 f  vga/U12/h_count_reg[0]/Q
                         net (fo=31, routed)          0.269    -0.209    vga/U12/ADDR[0]
    SLICE_X11Y91         LUT5 (Prop_lut5_I1_O)        0.035    -0.174 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=48, routed)          0.555     0.382    vga/data_buf_reg_0_3_18_23/WE
    SLICE_X14Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.166    -0.813    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X14Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism              0.547    -0.267    
                         clock uncertainty            0.201    -0.065    
    SLICE_X14Y66         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.063    -0.002    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.167ns (16.841%)  route 0.825ns (83.159%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.892    -0.610    vga/U12/CLK_OUT3
    SLICE_X9Y91          FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.132    -0.478 f  vga/U12/h_count_reg[0]/Q
                         net (fo=31, routed)          0.269    -0.209    vga/U12/ADDR[0]
    SLICE_X11Y91         LUT5 (Prop_lut5_I1_O)        0.035    -0.174 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=48, routed)          0.555     0.382    vga/data_buf_reg_0_3_18_23/WE
    SLICE_X14Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.166    -0.813    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X14Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism              0.547    -0.267    
                         clock uncertainty            0.201    -0.065    
    SLICE_X14Y66         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.063    -0.002    vga/data_buf_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.167ns (16.841%)  route 0.825ns (83.159%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.892    -0.610    vga/U12/CLK_OUT3
    SLICE_X9Y91          FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.132    -0.478 f  vga/U12/h_count_reg[0]/Q
                         net (fo=31, routed)          0.269    -0.209    vga/U12/ADDR[0]
    SLICE_X11Y91         LUT5 (Prop_lut5_I1_O)        0.035    -0.174 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=48, routed)          0.555     0.382    vga/data_buf_reg_0_3_18_23/WE
    SLICE_X14Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.166    -0.813    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X14Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism              0.547    -0.267    
                         clock uncertainty            0.201    -0.065    
    SLICE_X14Y66         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.063    -0.002    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.167ns (16.841%)  route 0.825ns (83.159%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.892    -0.610    vga/U12/CLK_OUT3
    SLICE_X9Y91          FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.132    -0.478 f  vga/U12/h_count_reg[0]/Q
                         net (fo=31, routed)          0.269    -0.209    vga/U12/ADDR[0]
    SLICE_X11Y91         LUT5 (Prop_lut5_I1_O)        0.035    -0.174 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=48, routed)          0.555     0.382    vga/data_buf_reg_0_3_18_23/WE
    SLICE_X14Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.166    -0.813    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X14Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism              0.547    -0.267    
                         clock uncertainty            0.201    -0.065    
    SLICE_X14Y66         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.063    -0.002    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.384    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :           32  Failing Endpoints,  Worst Slack       -5.135ns,  Total Violation     -150.557ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.135ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.513ns  (logic 2.092ns (18.170%)  route 9.421ns (81.830%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -3.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.105ns = ( 8.895 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.129     1.890    core/reg_ID_EX/debug_clk
    SLICE_X2Y55          FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.389     2.279 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/Q
                         net (fo=98, routed)          0.787     3.067    core/mux_A_EXE/ALUO_MEM_reg[11]_i_3
    SLICE_X7Y54          LUT3 (Prop_lut3_I2_O)        0.070     3.137 r  core/mux_A_EXE/ALUO_MEM[27]_i_6/O
                         net (fo=12, routed)          0.956     4.093    core/reg_ID_EX/ALUA_EXE[27]
    SLICE_X2Y51          LUT5 (Prop_lut5_I0_O)        0.070     4.163 r  core/reg_ID_EX/ALUO_MEM[19]_i_29/O
                         net (fo=2, routed)           0.235     4.398    core/reg_ID_EX/ALUO_MEM[19]_i_29_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I5_O)        0.070     4.468 r  core/reg_ID_EX/ALUO_MEM[19]_i_26/O
                         net (fo=2, routed)           0.544     5.012    core/reg_ID_EX/ALUO_MEM[19]_i_26_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.070     5.082 r  core/reg_ID_EX/ALUO_MEM[17]_i_9/O
                         net (fo=2, routed)           0.944     6.026    core/reg_ID_EX/ALUO_MEM[17]_i_9_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I2_O)        0.070     6.096 r  core/reg_ID_EX/ALUO_MEM[16]_i_6/O
                         net (fo=1, routed)           0.551     6.647    core/reg_ID_EX/ALUO_MEM[16]_i_6_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.070     6.717 r  core/reg_ID_EX/ALUO_MEM[16]_i_4/O
                         net (fo=1, routed)           0.696     7.413    core/reg_ID_EX/ALUO_MEM[16]_i_4_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.070     7.483 r  core/reg_ID_EX/ALUO_MEM[16]_i_1/O
                         net (fo=3, routed)           0.531     8.013    core/hazard_unit/ALUO_EX[16]
    SLICE_X15Y64         LUT5 (Prop_lut5_I2_O)        0.070     8.083 r  core/hazard_unit/A_EX[16]_i_1/O
                         net (fo=6, routed)           0.647     8.730    core/hazard_unit/rs1_data_ID[16]
    SLICE_X16Y61         LUT4 (Prop_lut4_I3_O)        0.070     8.800 r  core/hazard_unit/IR_ID[28]_i_56/O
                         net (fo=1, routed)           0.000     8.800    core/cmp_ID/IR_ID_reg[28]_i_29_1[0]
    SLICE_X16Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390     9.190 r  core/cmp_ID/IR_ID_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.190    core/cmp_ID/IR_ID_reg[28]_i_35_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.262 r  core/cmp_ID/IR_ID_reg[28]_i_29/CO[3]
                         net (fo=3, routed)           0.720     9.982    core/reg_IF_ID/i_/IR_ID[28]_i_8_0[0]
    SLICE_X19Y70         LUT6 (Prop_lut6_I2_O)        0.070    10.052 r  core/reg_IF_ID/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.568    10.620    core/ctrl/data_buf_reg_0_3_0_5_i_86
    SLICE_X19Y73         LUT6 (Prop_lut6_I2_O)        0.070    10.690 r  core/ctrl/i_/IR_ID[28]_i_8/O
                         net (fo=67, routed)          0.872    11.562    core/U1_3/Branch_ctrl
    SLICE_X16Y79         LUT6 (Prop_lut6_I1_O)        0.070    11.632 r  core/U1_3/data_buf_reg_0_3_18_23_i_80/O
                         net (fo=1, routed)           0.000    11.632    core/U1_3/data_buf_reg_0_3_18_23_i_80_n_0
    SLICE_X16Y79         MUXF7 (Prop_muxf7_I0_O)      0.156    11.788 r  core/U1_3/data_buf_reg_0_3_18_23_i_34/O
                         net (fo=1, routed)           0.426    12.214    core/U1_3/data_buf_reg_0_3_18_23_i_34_n_0
    SLICE_X14Y73         LUT6 (Prop_lut6_I5_O)        0.175    12.389 r  core/U1_3/data_buf_reg_0_3_18_23_i_11/O
                         net (fo=1, routed)           0.435    12.824    vga/U12/Test_signal[21]
    SLICE_X15Y73         LUT5 (Prop_lut5_I0_O)        0.070    12.894 r  vga/U12/data_buf_reg_0_3_18_23_i_3/O
                         net (fo=1, routed)           0.509    13.404    vga/data_buf_reg_0_3_18_23/DIB1
    SLICE_X14Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.916     8.895    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X14Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism             -0.223     8.672    
                         clock uncertainty           -0.215     8.457    
    SLICE_X14Y66         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.189     8.268    vga/data_buf_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.268    
                         arrival time                         -13.404    
  -------------------------------------------------------------------
                         slack                                 -5.135    

Slack (VIOLATED) :        -4.916ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.324ns  (logic 2.109ns (18.624%)  route 9.215ns (81.376%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -3.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.105ns = ( 8.895 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.129     1.890    core/reg_ID_EX/debug_clk
    SLICE_X2Y55          FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.389     2.279 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/Q
                         net (fo=98, routed)          0.787     3.067    core/mux_A_EXE/ALUO_MEM_reg[11]_i_3
    SLICE_X7Y54          LUT3 (Prop_lut3_I2_O)        0.070     3.137 r  core/mux_A_EXE/ALUO_MEM[27]_i_6/O
                         net (fo=12, routed)          0.956     4.093    core/reg_ID_EX/ALUA_EXE[27]
    SLICE_X2Y51          LUT5 (Prop_lut5_I0_O)        0.070     4.163 r  core/reg_ID_EX/ALUO_MEM[19]_i_29/O
                         net (fo=2, routed)           0.235     4.398    core/reg_ID_EX/ALUO_MEM[19]_i_29_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I5_O)        0.070     4.468 r  core/reg_ID_EX/ALUO_MEM[19]_i_26/O
                         net (fo=2, routed)           0.544     5.012    core/reg_ID_EX/ALUO_MEM[19]_i_26_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.070     5.082 r  core/reg_ID_EX/ALUO_MEM[17]_i_9/O
                         net (fo=2, routed)           0.944     6.026    core/reg_ID_EX/ALUO_MEM[17]_i_9_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I2_O)        0.070     6.096 r  core/reg_ID_EX/ALUO_MEM[16]_i_6/O
                         net (fo=1, routed)           0.551     6.647    core/reg_ID_EX/ALUO_MEM[16]_i_6_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.070     6.717 r  core/reg_ID_EX/ALUO_MEM[16]_i_4/O
                         net (fo=1, routed)           0.696     7.413    core/reg_ID_EX/ALUO_MEM[16]_i_4_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.070     7.483 r  core/reg_ID_EX/ALUO_MEM[16]_i_1/O
                         net (fo=3, routed)           0.531     8.013    core/hazard_unit/ALUO_EX[16]
    SLICE_X15Y64         LUT5 (Prop_lut5_I2_O)        0.070     8.083 r  core/hazard_unit/A_EX[16]_i_1/O
                         net (fo=6, routed)           0.647     8.730    core/hazard_unit/rs1_data_ID[16]
    SLICE_X16Y61         LUT4 (Prop_lut4_I3_O)        0.070     8.800 r  core/hazard_unit/IR_ID[28]_i_56/O
                         net (fo=1, routed)           0.000     8.800    core/cmp_ID/IR_ID_reg[28]_i_29_1[0]
    SLICE_X16Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390     9.190 r  core/cmp_ID/IR_ID_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.190    core/cmp_ID/IR_ID_reg[28]_i_35_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.262 r  core/cmp_ID/IR_ID_reg[28]_i_29/CO[3]
                         net (fo=3, routed)           0.720     9.982    core/reg_IF_ID/i_/IR_ID[28]_i_8_0[0]
    SLICE_X19Y70         LUT6 (Prop_lut6_I2_O)        0.070    10.052 r  core/reg_IF_ID/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.568    10.620    core/ctrl/data_buf_reg_0_3_0_5_i_86
    SLICE_X19Y73         LUT6 (Prop_lut6_I2_O)        0.070    10.690 r  core/ctrl/i_/IR_ID[28]_i_8/O
                         net (fo=67, routed)          0.761    11.451    core/U1_3/Branch_ctrl
    SLICE_X19Y69         LUT6 (Prop_lut6_I1_O)        0.070    11.521 r  core/U1_3/data_buf_reg_0_3_18_23_i_110/O
                         net (fo=1, routed)           0.000    11.521    core/U1_3/data_buf_reg_0_3_18_23_i_110_n_0
    SLICE_X19Y69         MUXF7 (Prop_muxf7_I0_O)      0.171    11.692 r  core/U1_3/data_buf_reg_0_3_18_23_i_52/O
                         net (fo=1, routed)           0.354    12.046    core/U1_3/data_buf_reg_0_3_18_23_i_52_n_0
    SLICE_X19Y69         LUT6 (Prop_lut6_I5_O)        0.177    12.223 r  core/U1_3/data_buf_reg_0_3_18_23_i_17/O
                         net (fo=1, routed)           0.354    12.576    vga/U12/Test_signal[22]
    SLICE_X21Y68         LUT5 (Prop_lut5_I0_O)        0.070    12.646 r  vga/U12/data_buf_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.568    13.215    vga/data_buf_reg_0_3_18_23/DIC0
    SLICE_X14Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.916     8.895    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X14Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism             -0.223     8.672    
                         clock uncertainty           -0.215     8.457    
    SLICE_X14Y66         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     8.298    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          8.298    
                         arrival time                         -13.215    
  -------------------------------------------------------------------
                         slack                                 -4.916    

Slack (VIOLATED) :        -4.890ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.249ns  (logic 1.901ns (16.899%)  route 9.348ns (83.101%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=1 LUT5=6 LUT6=7)
  Clock Path Skew:        -3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.108ns = ( 8.892 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.129     1.890    core/reg_ID_EX/debug_clk
    SLICE_X2Y55          FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.389     2.279 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/Q
                         net (fo=98, routed)          0.787     3.067    core/mux_A_EXE/ALUO_MEM_reg[11]_i_3
    SLICE_X7Y54          LUT3 (Prop_lut3_I2_O)        0.070     3.137 r  core/mux_A_EXE/ALUO_MEM[27]_i_6/O
                         net (fo=12, routed)          0.956     4.093    core/reg_ID_EX/ALUA_EXE[27]
    SLICE_X2Y51          LUT5 (Prop_lut5_I0_O)        0.070     4.163 r  core/reg_ID_EX/ALUO_MEM[19]_i_29/O
                         net (fo=2, routed)           0.235     4.398    core/reg_ID_EX/ALUO_MEM[19]_i_29_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I5_O)        0.070     4.468 r  core/reg_ID_EX/ALUO_MEM[19]_i_26/O
                         net (fo=2, routed)           0.544     5.012    core/reg_ID_EX/ALUO_MEM[19]_i_26_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.070     5.082 r  core/reg_ID_EX/ALUO_MEM[17]_i_9/O
                         net (fo=2, routed)           0.944     6.026    core/reg_ID_EX/ALUO_MEM[17]_i_9_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I2_O)        0.070     6.096 r  core/reg_ID_EX/ALUO_MEM[16]_i_6/O
                         net (fo=1, routed)           0.551     6.647    core/reg_ID_EX/ALUO_MEM[16]_i_6_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.070     6.717 r  core/reg_ID_EX/ALUO_MEM[16]_i_4/O
                         net (fo=1, routed)           0.696     7.413    core/reg_ID_EX/ALUO_MEM[16]_i_4_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.070     7.483 r  core/reg_ID_EX/ALUO_MEM[16]_i_1/O
                         net (fo=3, routed)           0.531     8.013    core/hazard_unit/ALUO_EX[16]
    SLICE_X15Y64         LUT5 (Prop_lut5_I2_O)        0.070     8.083 r  core/hazard_unit/A_EX[16]_i_1/O
                         net (fo=6, routed)           0.647     8.730    core/hazard_unit/rs1_data_ID[16]
    SLICE_X16Y61         LUT4 (Prop_lut4_I3_O)        0.070     8.800 r  core/hazard_unit/IR_ID[28]_i_56/O
                         net (fo=1, routed)           0.000     8.800    core/cmp_ID/IR_ID_reg[28]_i_29_1[0]
    SLICE_X16Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390     9.190 r  core/cmp_ID/IR_ID_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.190    core/cmp_ID/IR_ID_reg[28]_i_35_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.262 r  core/cmp_ID/IR_ID_reg[28]_i_29/CO[3]
                         net (fo=3, routed)           0.720     9.982    core/reg_IF_ID/i_/IR_ID[28]_i_8_0[0]
    SLICE_X19Y70         LUT6 (Prop_lut6_I2_O)        0.070    10.052 r  core/reg_IF_ID/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.568    10.620    core/ctrl/data_buf_reg_0_3_0_5_i_86
    SLICE_X19Y73         LUT6 (Prop_lut6_I2_O)        0.070    10.690 r  core/ctrl/i_/IR_ID[28]_i_8/O
                         net (fo=67, routed)          0.475    11.165    core/U1_3/Branch_ctrl
    SLICE_X20Y74         LUT5 (Prop_lut5_I2_O)        0.070    11.235 r  core/U1_3/data_buf_reg_0_3_12_17_i_100/O
                         net (fo=1, routed)           0.257    11.492    core/U1_3/data_buf_reg_0_3_12_17_i_100_n_0
    SLICE_X20Y75         LUT5 (Prop_lut5_I2_O)        0.070    11.562 r  core/U1_3/data_buf_reg_0_3_12_17_i_46/O
                         net (fo=1, routed)           0.458    12.020    core/U1_3/data_buf_reg_0_3_12_17_i_46_n_0
    SLICE_X23Y80         LUT6 (Prop_lut6_I5_O)        0.070    12.090 r  core/U1_3/data_buf_reg_0_3_12_17_i_15/O
                         net (fo=1, routed)           0.240    12.331    vga/U12/Test_signal[17]
    SLICE_X21Y80         LUT5 (Prop_lut5_I0_O)        0.070    12.401 r  vga/U12/data_buf_reg_0_3_12_17_i_5/O
                         net (fo=1, routed)           0.739    13.140    vga/data_buf_reg_0_3_12_17/DIC1
    SLICE_X22Y66         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.913     8.892    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X22Y66         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/CLK
                         clock pessimism             -0.223     8.669    
                         clock uncertainty           -0.215     8.454    
    SLICE_X22Y66         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.205     8.249    vga/data_buf_reg_0_3_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                         -13.140    
  -------------------------------------------------------------------
                         slack                                 -4.890    

Slack (VIOLATED) :        -4.883ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.288ns  (logic 2.094ns (18.551%)  route 9.194ns (81.449%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.108ns = ( 8.892 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.129     1.890    core/reg_ID_EX/debug_clk
    SLICE_X2Y55          FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.389     2.279 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/Q
                         net (fo=98, routed)          0.787     3.067    core/mux_A_EXE/ALUO_MEM_reg[11]_i_3
    SLICE_X7Y54          LUT3 (Prop_lut3_I2_O)        0.070     3.137 r  core/mux_A_EXE/ALUO_MEM[27]_i_6/O
                         net (fo=12, routed)          0.956     4.093    core/reg_ID_EX/ALUA_EXE[27]
    SLICE_X2Y51          LUT5 (Prop_lut5_I0_O)        0.070     4.163 r  core/reg_ID_EX/ALUO_MEM[19]_i_29/O
                         net (fo=2, routed)           0.235     4.398    core/reg_ID_EX/ALUO_MEM[19]_i_29_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I5_O)        0.070     4.468 r  core/reg_ID_EX/ALUO_MEM[19]_i_26/O
                         net (fo=2, routed)           0.544     5.012    core/reg_ID_EX/ALUO_MEM[19]_i_26_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.070     5.082 r  core/reg_ID_EX/ALUO_MEM[17]_i_9/O
                         net (fo=2, routed)           0.944     6.026    core/reg_ID_EX/ALUO_MEM[17]_i_9_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I2_O)        0.070     6.096 r  core/reg_ID_EX/ALUO_MEM[16]_i_6/O
                         net (fo=1, routed)           0.551     6.647    core/reg_ID_EX/ALUO_MEM[16]_i_6_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.070     6.717 r  core/reg_ID_EX/ALUO_MEM[16]_i_4/O
                         net (fo=1, routed)           0.696     7.413    core/reg_ID_EX/ALUO_MEM[16]_i_4_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.070     7.483 r  core/reg_ID_EX/ALUO_MEM[16]_i_1/O
                         net (fo=3, routed)           0.531     8.013    core/hazard_unit/ALUO_EX[16]
    SLICE_X15Y64         LUT5 (Prop_lut5_I2_O)        0.070     8.083 r  core/hazard_unit/A_EX[16]_i_1/O
                         net (fo=6, routed)           0.647     8.730    core/hazard_unit/rs1_data_ID[16]
    SLICE_X16Y61         LUT4 (Prop_lut4_I3_O)        0.070     8.800 r  core/hazard_unit/IR_ID[28]_i_56/O
                         net (fo=1, routed)           0.000     8.800    core/cmp_ID/IR_ID_reg[28]_i_29_1[0]
    SLICE_X16Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390     9.190 r  core/cmp_ID/IR_ID_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.190    core/cmp_ID/IR_ID_reg[28]_i_35_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.262 r  core/cmp_ID/IR_ID_reg[28]_i_29/CO[3]
                         net (fo=3, routed)           0.720     9.982    core/reg_IF_ID/i_/IR_ID[28]_i_8_0[0]
    SLICE_X19Y70         LUT6 (Prop_lut6_I2_O)        0.070    10.052 r  core/reg_IF_ID/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.568    10.620    core/ctrl/data_buf_reg_0_3_0_5_i_86
    SLICE_X19Y73         LUT6 (Prop_lut6_I2_O)        0.070    10.690 r  core/ctrl/i_/IR_ID[28]_i_8/O
                         net (fo=67, routed)          0.650    11.340    core/U1_3/Branch_ctrl
    SLICE_X20Y79         LUT6 (Prop_lut6_I1_O)        0.070    11.410 r  core/U1_3/data_buf_reg_0_3_12_17_i_107/O
                         net (fo=1, routed)           0.000    11.410    core/U1_3/data_buf_reg_0_3_12_17_i_107_n_0
    SLICE_X20Y79         MUXF7 (Prop_muxf7_I1_O)      0.158    11.568 r  core/U1_3/data_buf_reg_0_3_12_17_i_49/O
                         net (fo=1, routed)           0.447    12.015    core/U1_3/data_buf_reg_0_3_12_17_i_49_n_0
    SLICE_X22Y78         LUT6 (Prop_lut6_I0_O)        0.175    12.190 r  core/U1_3/data_buf_reg_0_3_12_17_i_17/O
                         net (fo=1, routed)           0.224    12.414    vga/U12/Test_signal[16]
    SLICE_X22Y79         LUT5 (Prop_lut5_I0_O)        0.070    12.484 r  vga/U12/data_buf_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.694    13.178    vga/data_buf_reg_0_3_12_17/DIC0
    SLICE_X22Y66         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.913     8.892    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X22Y66         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism             -0.223     8.669    
                         clock uncertainty           -0.215     8.454    
    SLICE_X22Y66         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     8.295    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          8.295    
                         arrival time                         -13.178    
  -------------------------------------------------------------------
                         slack                                 -4.883    

Slack (VIOLATED) :        -4.881ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.243ns  (logic 2.109ns (18.758%)  route 9.134ns (81.242%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -3.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.110ns = ( 8.890 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.129     1.890    core/reg_ID_EX/debug_clk
    SLICE_X2Y55          FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.389     2.279 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/Q
                         net (fo=98, routed)          0.787     3.067    core/mux_A_EXE/ALUO_MEM_reg[11]_i_3
    SLICE_X7Y54          LUT3 (Prop_lut3_I2_O)        0.070     3.137 r  core/mux_A_EXE/ALUO_MEM[27]_i_6/O
                         net (fo=12, routed)          0.956     4.093    core/reg_ID_EX/ALUA_EXE[27]
    SLICE_X2Y51          LUT5 (Prop_lut5_I0_O)        0.070     4.163 r  core/reg_ID_EX/ALUO_MEM[19]_i_29/O
                         net (fo=2, routed)           0.235     4.398    core/reg_ID_EX/ALUO_MEM[19]_i_29_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I5_O)        0.070     4.468 r  core/reg_ID_EX/ALUO_MEM[19]_i_26/O
                         net (fo=2, routed)           0.544     5.012    core/reg_ID_EX/ALUO_MEM[19]_i_26_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.070     5.082 r  core/reg_ID_EX/ALUO_MEM[17]_i_9/O
                         net (fo=2, routed)           0.944     6.026    core/reg_ID_EX/ALUO_MEM[17]_i_9_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I2_O)        0.070     6.096 r  core/reg_ID_EX/ALUO_MEM[16]_i_6/O
                         net (fo=1, routed)           0.551     6.647    core/reg_ID_EX/ALUO_MEM[16]_i_6_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.070     6.717 r  core/reg_ID_EX/ALUO_MEM[16]_i_4/O
                         net (fo=1, routed)           0.696     7.413    core/reg_ID_EX/ALUO_MEM[16]_i_4_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.070     7.483 r  core/reg_ID_EX/ALUO_MEM[16]_i_1/O
                         net (fo=3, routed)           0.531     8.013    core/hazard_unit/ALUO_EX[16]
    SLICE_X15Y64         LUT5 (Prop_lut5_I2_O)        0.070     8.083 r  core/hazard_unit/A_EX[16]_i_1/O
                         net (fo=6, routed)           0.647     8.730    core/hazard_unit/rs1_data_ID[16]
    SLICE_X16Y61         LUT4 (Prop_lut4_I3_O)        0.070     8.800 r  core/hazard_unit/IR_ID[28]_i_56/O
                         net (fo=1, routed)           0.000     8.800    core/cmp_ID/IR_ID_reg[28]_i_29_1[0]
    SLICE_X16Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390     9.190 r  core/cmp_ID/IR_ID_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.190    core/cmp_ID/IR_ID_reg[28]_i_35_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.262 r  core/cmp_ID/IR_ID_reg[28]_i_29/CO[3]
                         net (fo=3, routed)           0.720     9.982    core/reg_IF_ID/i_/IR_ID[28]_i_8_0[0]
    SLICE_X19Y70         LUT6 (Prop_lut6_I2_O)        0.070    10.052 r  core/reg_IF_ID/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.568    10.620    core/ctrl/data_buf_reg_0_3_0_5_i_86
    SLICE_X19Y73         LUT6 (Prop_lut6_I2_O)        0.070    10.690 r  core/ctrl/i_/IR_ID[28]_i_8/O
                         net (fo=67, routed)          0.735    11.425    core/U1_3/Branch_ctrl
    SLICE_X19Y79         LUT6 (Prop_lut6_I1_O)        0.070    11.495 r  core/U1_3/data_buf_reg_0_3_24_29_i_59/O
                         net (fo=1, routed)           0.000    11.495    core/U1_3/data_buf_reg_0_3_24_29_i_59_n_0
    SLICE_X19Y79         MUXF7 (Prop_muxf7_I0_O)      0.171    11.666 r  core/U1_3/data_buf_reg_0_3_24_29_i_22/O
                         net (fo=1, routed)           0.373    12.039    core/U1_3/data_buf_reg_0_3_24_29_i_22_n_0
    SLICE_X22Y78         LUT6 (Prop_lut6_I5_O)        0.177    12.216 r  core/U1_3/data_buf_reg_0_3_24_29_i_7/O
                         net (fo=1, routed)           0.225    12.440    vga/U12/Test_signal[25]
    SLICE_X23Y77         LUT5 (Prop_lut5_I0_O)        0.070    12.510 r  vga/U12/data_buf_reg_0_3_24_29_i_1/O
                         net (fo=1, routed)           0.623    13.134    vga/data_buf_reg_0_3_24_29/DIA1
    SLICE_X22Y68         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.911     8.890    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X22Y68         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism             -0.223     8.667    
                         clock uncertainty           -0.215     8.452    
    SLICE_X22Y68         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.200     8.252    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.252    
                         arrival time                         -13.134    
  -------------------------------------------------------------------
                         slack                                 -4.881    

Slack (VIOLATED) :        -4.867ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.235ns  (logic 2.109ns (18.772%)  route 9.126ns (81.228%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -3.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.104ns = ( 8.896 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.129     1.890    core/reg_ID_EX/debug_clk
    SLICE_X2Y55          FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.389     2.279 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/Q
                         net (fo=98, routed)          0.787     3.067    core/mux_A_EXE/ALUO_MEM_reg[11]_i_3
    SLICE_X7Y54          LUT3 (Prop_lut3_I2_O)        0.070     3.137 r  core/mux_A_EXE/ALUO_MEM[27]_i_6/O
                         net (fo=12, routed)          0.956     4.093    core/reg_ID_EX/ALUA_EXE[27]
    SLICE_X2Y51          LUT5 (Prop_lut5_I0_O)        0.070     4.163 r  core/reg_ID_EX/ALUO_MEM[19]_i_29/O
                         net (fo=2, routed)           0.235     4.398    core/reg_ID_EX/ALUO_MEM[19]_i_29_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I5_O)        0.070     4.468 r  core/reg_ID_EX/ALUO_MEM[19]_i_26/O
                         net (fo=2, routed)           0.544     5.012    core/reg_ID_EX/ALUO_MEM[19]_i_26_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.070     5.082 r  core/reg_ID_EX/ALUO_MEM[17]_i_9/O
                         net (fo=2, routed)           0.944     6.026    core/reg_ID_EX/ALUO_MEM[17]_i_9_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I2_O)        0.070     6.096 r  core/reg_ID_EX/ALUO_MEM[16]_i_6/O
                         net (fo=1, routed)           0.551     6.647    core/reg_ID_EX/ALUO_MEM[16]_i_6_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.070     6.717 r  core/reg_ID_EX/ALUO_MEM[16]_i_4/O
                         net (fo=1, routed)           0.696     7.413    core/reg_ID_EX/ALUO_MEM[16]_i_4_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.070     7.483 r  core/reg_ID_EX/ALUO_MEM[16]_i_1/O
                         net (fo=3, routed)           0.531     8.013    core/hazard_unit/ALUO_EX[16]
    SLICE_X15Y64         LUT5 (Prop_lut5_I2_O)        0.070     8.083 r  core/hazard_unit/A_EX[16]_i_1/O
                         net (fo=6, routed)           0.647     8.730    core/hazard_unit/rs1_data_ID[16]
    SLICE_X16Y61         LUT4 (Prop_lut4_I3_O)        0.070     8.800 r  core/hazard_unit/IR_ID[28]_i_56/O
                         net (fo=1, routed)           0.000     8.800    core/cmp_ID/IR_ID_reg[28]_i_29_1[0]
    SLICE_X16Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390     9.190 r  core/cmp_ID/IR_ID_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.190    core/cmp_ID/IR_ID_reg[28]_i_35_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.262 r  core/cmp_ID/IR_ID_reg[28]_i_29/CO[3]
                         net (fo=3, routed)           0.720     9.982    core/reg_IF_ID/i_/IR_ID[28]_i_8_0[0]
    SLICE_X19Y70         LUT6 (Prop_lut6_I2_O)        0.070    10.052 r  core/reg_IF_ID/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.568    10.620    core/ctrl/data_buf_reg_0_3_0_5_i_86
    SLICE_X19Y73         LUT6 (Prop_lut6_I2_O)        0.070    10.690 r  core/ctrl/i_/IR_ID[28]_i_8/O
                         net (fo=67, routed)          0.745    11.434    core/U1_3/Branch_ctrl
    SLICE_X19Y65         LUT6 (Prop_lut6_I1_O)        0.070    11.504 r  core/U1_3/data_buf_reg_0_3_0_5_i_79/O
                         net (fo=1, routed)           0.000    11.504    core/U1_3/data_buf_reg_0_3_0_5_i_79_n_0
    SLICE_X19Y65         MUXF7 (Prop_muxf7_I0_O)      0.171    11.675 r  core/U1_3/data_buf_reg_0_3_0_5_i_36/O
                         net (fo=1, routed)           0.248    11.924    core/U1_3/data_buf_reg_0_3_0_5_i_36_n_0
    SLICE_X15Y65         LUT6 (Prop_lut6_I5_O)        0.177    12.101 r  core/U1_3/data_buf_reg_0_3_0_5_i_12/O
                         net (fo=1, routed)           0.472    12.573    vga/U12/Test_signal[1]
    SLICE_X17Y67         LUT5 (Prop_lut5_I0_O)        0.070    12.643 r  vga/U12/data_buf_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.482    13.125    vga/data_buf_reg_0_3_0_5/DIA1
    SLICE_X14Y65         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.917     8.896    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X14Y65         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.223     8.673    
                         clock uncertainty           -0.215     8.458    
    SLICE_X14Y65         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.200     8.258    vga/data_buf_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                         -13.125    
  -------------------------------------------------------------------
                         slack                                 -4.867    

Slack (VIOLATED) :        -4.842ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.206ns  (logic 2.092ns (18.668%)  route 9.114ns (81.332%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.108ns = ( 8.892 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.129     1.890    core/reg_ID_EX/debug_clk
    SLICE_X2Y55          FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.389     2.279 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/Q
                         net (fo=98, routed)          0.787     3.067    core/mux_A_EXE/ALUO_MEM_reg[11]_i_3
    SLICE_X7Y54          LUT3 (Prop_lut3_I2_O)        0.070     3.137 r  core/mux_A_EXE/ALUO_MEM[27]_i_6/O
                         net (fo=12, routed)          0.956     4.093    core/reg_ID_EX/ALUA_EXE[27]
    SLICE_X2Y51          LUT5 (Prop_lut5_I0_O)        0.070     4.163 r  core/reg_ID_EX/ALUO_MEM[19]_i_29/O
                         net (fo=2, routed)           0.235     4.398    core/reg_ID_EX/ALUO_MEM[19]_i_29_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I5_O)        0.070     4.468 r  core/reg_ID_EX/ALUO_MEM[19]_i_26/O
                         net (fo=2, routed)           0.544     5.012    core/reg_ID_EX/ALUO_MEM[19]_i_26_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.070     5.082 r  core/reg_ID_EX/ALUO_MEM[17]_i_9/O
                         net (fo=2, routed)           0.944     6.026    core/reg_ID_EX/ALUO_MEM[17]_i_9_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I2_O)        0.070     6.096 r  core/reg_ID_EX/ALUO_MEM[16]_i_6/O
                         net (fo=1, routed)           0.551     6.647    core/reg_ID_EX/ALUO_MEM[16]_i_6_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.070     6.717 r  core/reg_ID_EX/ALUO_MEM[16]_i_4/O
                         net (fo=1, routed)           0.696     7.413    core/reg_ID_EX/ALUO_MEM[16]_i_4_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.070     7.483 r  core/reg_ID_EX/ALUO_MEM[16]_i_1/O
                         net (fo=3, routed)           0.531     8.013    core/hazard_unit/ALUO_EX[16]
    SLICE_X15Y64         LUT5 (Prop_lut5_I2_O)        0.070     8.083 r  core/hazard_unit/A_EX[16]_i_1/O
                         net (fo=6, routed)           0.647     8.730    core/hazard_unit/rs1_data_ID[16]
    SLICE_X16Y61         LUT4 (Prop_lut4_I3_O)        0.070     8.800 r  core/hazard_unit/IR_ID[28]_i_56/O
                         net (fo=1, routed)           0.000     8.800    core/cmp_ID/IR_ID_reg[28]_i_29_1[0]
    SLICE_X16Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390     9.190 r  core/cmp_ID/IR_ID_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.190    core/cmp_ID/IR_ID_reg[28]_i_35_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.262 r  core/cmp_ID/IR_ID_reg[28]_i_29/CO[3]
                         net (fo=3, routed)           0.720     9.982    core/reg_IF_ID/i_/IR_ID[28]_i_8_0[0]
    SLICE_X19Y70         LUT6 (Prop_lut6_I2_O)        0.070    10.052 r  core/reg_IF_ID/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.568    10.620    core/ctrl/data_buf_reg_0_3_0_5_i_86
    SLICE_X19Y73         LUT6 (Prop_lut6_I2_O)        0.070    10.690 r  core/ctrl/i_/IR_ID[28]_i_8/O
                         net (fo=67, routed)          0.495    11.185    core/U1_3/Branch_ctrl
    SLICE_X22Y73         LUT6 (Prop_lut6_I1_O)        0.070    11.255 r  core/U1_3/data_buf_reg_0_3_12_17_i_59/O
                         net (fo=1, routed)           0.000    11.255    core/U1_3/data_buf_reg_0_3_12_17_i_59_n_0
    SLICE_X22Y73         MUXF7 (Prop_muxf7_I0_O)      0.156    11.411 r  core/U1_3/data_buf_reg_0_3_12_17_i_22/O
                         net (fo=1, routed)           0.351    11.763    core/U1_3/data_buf_reg_0_3_12_17_i_22_n_0
    SLICE_X23Y76         LUT6 (Prop_lut6_I5_O)        0.175    11.938 r  core/U1_3/data_buf_reg_0_3_12_17_i_7/O
                         net (fo=1, routed)           0.333    12.271    vga/U12/Test_signal[13]
    SLICE_X23Y75         LUT5 (Prop_lut5_I0_O)        0.070    12.341 r  vga/U12/data_buf_reg_0_3_12_17_i_1/O
                         net (fo=1, routed)           0.756    13.096    vga/data_buf_reg_0_3_12_17/DIA1
    SLICE_X22Y66         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.913     8.892    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X22Y66         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism             -0.223     8.669    
                         clock uncertainty           -0.215     8.454    
    SLICE_X22Y66         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.200     8.254    vga/data_buf_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.254    
                         arrival time                         -13.096    
  -------------------------------------------------------------------
                         slack                                 -4.842    

Slack (VIOLATED) :        -4.826ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.236ns  (logic 2.109ns (18.769%)  route 9.127ns (81.231%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.102ns = ( 8.898 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.129     1.890    core/reg_ID_EX/debug_clk
    SLICE_X2Y55          FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.389     2.279 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/Q
                         net (fo=98, routed)          0.787     3.067    core/mux_A_EXE/ALUO_MEM_reg[11]_i_3
    SLICE_X7Y54          LUT3 (Prop_lut3_I2_O)        0.070     3.137 r  core/mux_A_EXE/ALUO_MEM[27]_i_6/O
                         net (fo=12, routed)          0.956     4.093    core/reg_ID_EX/ALUA_EXE[27]
    SLICE_X2Y51          LUT5 (Prop_lut5_I0_O)        0.070     4.163 r  core/reg_ID_EX/ALUO_MEM[19]_i_29/O
                         net (fo=2, routed)           0.235     4.398    core/reg_ID_EX/ALUO_MEM[19]_i_29_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I5_O)        0.070     4.468 r  core/reg_ID_EX/ALUO_MEM[19]_i_26/O
                         net (fo=2, routed)           0.544     5.012    core/reg_ID_EX/ALUO_MEM[19]_i_26_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.070     5.082 r  core/reg_ID_EX/ALUO_MEM[17]_i_9/O
                         net (fo=2, routed)           0.944     6.026    core/reg_ID_EX/ALUO_MEM[17]_i_9_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I2_O)        0.070     6.096 r  core/reg_ID_EX/ALUO_MEM[16]_i_6/O
                         net (fo=1, routed)           0.551     6.647    core/reg_ID_EX/ALUO_MEM[16]_i_6_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.070     6.717 r  core/reg_ID_EX/ALUO_MEM[16]_i_4/O
                         net (fo=1, routed)           0.696     7.413    core/reg_ID_EX/ALUO_MEM[16]_i_4_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.070     7.483 r  core/reg_ID_EX/ALUO_MEM[16]_i_1/O
                         net (fo=3, routed)           0.531     8.013    core/hazard_unit/ALUO_EX[16]
    SLICE_X15Y64         LUT5 (Prop_lut5_I2_O)        0.070     8.083 r  core/hazard_unit/A_EX[16]_i_1/O
                         net (fo=6, routed)           0.647     8.730    core/hazard_unit/rs1_data_ID[16]
    SLICE_X16Y61         LUT4 (Prop_lut4_I3_O)        0.070     8.800 r  core/hazard_unit/IR_ID[28]_i_56/O
                         net (fo=1, routed)           0.000     8.800    core/cmp_ID/IR_ID_reg[28]_i_29_1[0]
    SLICE_X16Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390     9.190 r  core/cmp_ID/IR_ID_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.190    core/cmp_ID/IR_ID_reg[28]_i_35_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.262 r  core/cmp_ID/IR_ID_reg[28]_i_29/CO[3]
                         net (fo=3, routed)           0.720     9.982    core/reg_IF_ID/i_/IR_ID[28]_i_8_0[0]
    SLICE_X19Y70         LUT6 (Prop_lut6_I2_O)        0.070    10.052 r  core/reg_IF_ID/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.568    10.620    core/ctrl/data_buf_reg_0_3_0_5_i_86
    SLICE_X19Y73         LUT6 (Prop_lut6_I2_O)        0.070    10.690 r  core/ctrl/i_/IR_ID[28]_i_8/O
                         net (fo=67, routed)          0.925    11.615    core/U1_3/Branch_ctrl
    SLICE_X7Y69          LUT6 (Prop_lut6_I1_O)        0.070    11.685 r  core/U1_3/data_buf_reg_0_3_6_11_i_105/O
                         net (fo=1, routed)           0.000    11.685    core/U1_3/data_buf_reg_0_3_6_11_i_105_n_0
    SLICE_X7Y69          MUXF7 (Prop_muxf7_I0_O)      0.171    11.856 r  core/U1_3/data_buf_reg_0_3_6_11_i_52/O
                         net (fo=1, routed)           0.404    12.260    core/U1_3/data_buf_reg_0_3_6_11_i_52_n_0
    SLICE_X8Y69          LUT6 (Prop_lut6_I5_O)        0.177    12.437 r  core/U1_3/data_buf_reg_0_3_6_11_i_17/O
                         net (fo=1, routed)           0.228    12.665    vga/U12/Test_signal[10]
    SLICE_X8Y69          LUT5 (Prop_lut5_I0_O)        0.070    12.735 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.392    13.127    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X8Y64          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.919     8.898    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X8Y64          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism             -0.223     8.675    
                         clock uncertainty           -0.215     8.460    
    SLICE_X8Y64          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     8.301    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          8.301    
                         arrival time                         -13.127    
  -------------------------------------------------------------------
                         slack                                 -4.826    

Slack (VIOLATED) :        -4.823ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.204ns  (logic 2.109ns (18.824%)  route 9.095ns (81.176%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.102ns = ( 8.898 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.129     1.890    core/reg_ID_EX/debug_clk
    SLICE_X2Y55          FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.389     2.279 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/Q
                         net (fo=98, routed)          0.787     3.067    core/mux_A_EXE/ALUO_MEM_reg[11]_i_3
    SLICE_X7Y54          LUT3 (Prop_lut3_I2_O)        0.070     3.137 r  core/mux_A_EXE/ALUO_MEM[27]_i_6/O
                         net (fo=12, routed)          0.956     4.093    core/reg_ID_EX/ALUA_EXE[27]
    SLICE_X2Y51          LUT5 (Prop_lut5_I0_O)        0.070     4.163 r  core/reg_ID_EX/ALUO_MEM[19]_i_29/O
                         net (fo=2, routed)           0.235     4.398    core/reg_ID_EX/ALUO_MEM[19]_i_29_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I5_O)        0.070     4.468 r  core/reg_ID_EX/ALUO_MEM[19]_i_26/O
                         net (fo=2, routed)           0.544     5.012    core/reg_ID_EX/ALUO_MEM[19]_i_26_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.070     5.082 r  core/reg_ID_EX/ALUO_MEM[17]_i_9/O
                         net (fo=2, routed)           0.944     6.026    core/reg_ID_EX/ALUO_MEM[17]_i_9_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I2_O)        0.070     6.096 r  core/reg_ID_EX/ALUO_MEM[16]_i_6/O
                         net (fo=1, routed)           0.551     6.647    core/reg_ID_EX/ALUO_MEM[16]_i_6_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.070     6.717 r  core/reg_ID_EX/ALUO_MEM[16]_i_4/O
                         net (fo=1, routed)           0.696     7.413    core/reg_ID_EX/ALUO_MEM[16]_i_4_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.070     7.483 r  core/reg_ID_EX/ALUO_MEM[16]_i_1/O
                         net (fo=3, routed)           0.531     8.013    core/hazard_unit/ALUO_EX[16]
    SLICE_X15Y64         LUT5 (Prop_lut5_I2_O)        0.070     8.083 r  core/hazard_unit/A_EX[16]_i_1/O
                         net (fo=6, routed)           0.647     8.730    core/hazard_unit/rs1_data_ID[16]
    SLICE_X16Y61         LUT4 (Prop_lut4_I3_O)        0.070     8.800 r  core/hazard_unit/IR_ID[28]_i_56/O
                         net (fo=1, routed)           0.000     8.800    core/cmp_ID/IR_ID_reg[28]_i_29_1[0]
    SLICE_X16Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390     9.190 r  core/cmp_ID/IR_ID_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.190    core/cmp_ID/IR_ID_reg[28]_i_35_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.262 r  core/cmp_ID/IR_ID_reg[28]_i_29/CO[3]
                         net (fo=3, routed)           0.720     9.982    core/reg_IF_ID/i_/IR_ID[28]_i_8_0[0]
    SLICE_X19Y70         LUT6 (Prop_lut6_I2_O)        0.070    10.052 r  core/reg_IF_ID/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.568    10.620    core/ctrl/data_buf_reg_0_3_0_5_i_86
    SLICE_X19Y73         LUT6 (Prop_lut6_I2_O)        0.070    10.690 r  core/ctrl/i_/IR_ID[28]_i_8/O
                         net (fo=67, routed)          0.662    11.352    core/U1_3/Branch_ctrl
    SLICE_X11Y69         LUT6 (Prop_lut6_I1_O)        0.070    11.422 r  core/U1_3/data_buf_reg_0_3_6_11_i_76/O
                         net (fo=1, routed)           0.000    11.422    core/U1_3/data_buf_reg_0_3_6_11_i_76_n_0
    SLICE_X11Y69         MUXF7 (Prop_muxf7_I0_O)      0.171    11.593 r  core/U1_3/data_buf_reg_0_3_6_11_i_34/O
                         net (fo=1, routed)           0.354    11.946    core/U1_3/data_buf_reg_0_3_6_11_i_34_n_0
    SLICE_X11Y69         LUT6 (Prop_lut6_I5_O)        0.177    12.123 r  core/U1_3/data_buf_reg_0_3_6_11_i_11/O
                         net (fo=1, routed)           0.427    12.550    vga/U12/Test_signal[9]
    SLICE_X10Y67         LUT5 (Prop_lut5_I0_O)        0.070    12.620 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.474    13.094    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X8Y64          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.919     8.898    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X8Y64          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism             -0.223     8.675    
                         clock uncertainty           -0.215     8.460    
    SLICE_X8Y64          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.189     8.271    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                         -13.094    
  -------------------------------------------------------------------
                         slack                                 -4.823    

Slack (VIOLATED) :        -4.788ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.153ns  (logic 2.092ns (18.757%)  route 9.061ns (81.243%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.102ns = ( 8.898 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.099    -0.997    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -0.927 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.595    -0.331    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        2.129     1.890    core/reg_ID_EX/debug_clk
    SLICE_X2Y55          FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.389     2.279 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep__0/Q
                         net (fo=98, routed)          0.787     3.067    core/mux_A_EXE/ALUO_MEM_reg[11]_i_3
    SLICE_X7Y54          LUT3 (Prop_lut3_I2_O)        0.070     3.137 r  core/mux_A_EXE/ALUO_MEM[27]_i_6/O
                         net (fo=12, routed)          0.956     4.093    core/reg_ID_EX/ALUA_EXE[27]
    SLICE_X2Y51          LUT5 (Prop_lut5_I0_O)        0.070     4.163 r  core/reg_ID_EX/ALUO_MEM[19]_i_29/O
                         net (fo=2, routed)           0.235     4.398    core/reg_ID_EX/ALUO_MEM[19]_i_29_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I5_O)        0.070     4.468 r  core/reg_ID_EX/ALUO_MEM[19]_i_26/O
                         net (fo=2, routed)           0.544     5.012    core/reg_ID_EX/ALUO_MEM[19]_i_26_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.070     5.082 r  core/reg_ID_EX/ALUO_MEM[17]_i_9/O
                         net (fo=2, routed)           0.944     6.026    core/reg_ID_EX/ALUO_MEM[17]_i_9_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I2_O)        0.070     6.096 r  core/reg_ID_EX/ALUO_MEM[16]_i_6/O
                         net (fo=1, routed)           0.551     6.647    core/reg_ID_EX/ALUO_MEM[16]_i_6_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.070     6.717 r  core/reg_ID_EX/ALUO_MEM[16]_i_4/O
                         net (fo=1, routed)           0.696     7.413    core/reg_ID_EX/ALUO_MEM[16]_i_4_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.070     7.483 r  core/reg_ID_EX/ALUO_MEM[16]_i_1/O
                         net (fo=3, routed)           0.531     8.013    core/hazard_unit/ALUO_EX[16]
    SLICE_X15Y64         LUT5 (Prop_lut5_I2_O)        0.070     8.083 r  core/hazard_unit/A_EX[16]_i_1/O
                         net (fo=6, routed)           0.647     8.730    core/hazard_unit/rs1_data_ID[16]
    SLICE_X16Y61         LUT4 (Prop_lut4_I3_O)        0.070     8.800 r  core/hazard_unit/IR_ID[28]_i_56/O
                         net (fo=1, routed)           0.000     8.800    core/cmp_ID/IR_ID_reg[28]_i_29_1[0]
    SLICE_X16Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390     9.190 r  core/cmp_ID/IR_ID_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.190    core/cmp_ID/IR_ID_reg[28]_i_35_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     9.262 r  core/cmp_ID/IR_ID_reg[28]_i_29/CO[3]
                         net (fo=3, routed)           0.720     9.982    core/reg_IF_ID/i_/IR_ID[28]_i_8_0[0]
    SLICE_X19Y70         LUT6 (Prop_lut6_I2_O)        0.070    10.052 r  core/reg_IF_ID/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.568    10.620    core/ctrl/data_buf_reg_0_3_0_5_i_86
    SLICE_X19Y73         LUT6 (Prop_lut6_I2_O)        0.070    10.690 r  core/ctrl/i_/IR_ID[28]_i_8/O
                         net (fo=67, routed)          0.818    11.508    core/U1_3/Branch_ctrl
    SLICE_X8Y65          LUT6 (Prop_lut6_I1_O)        0.070    11.578 r  core/U1_3/data_buf_reg_0_3_6_11_i_96/O
                         net (fo=1, routed)           0.000    11.578    core/U1_3/data_buf_reg_0_3_6_11_i_96_n_0
    SLICE_X8Y65          MUXF7 (Prop_muxf7_I0_O)      0.156    11.734 r  core/U1_3/data_buf_reg_0_3_6_11_i_46/O
                         net (fo=1, routed)           0.333    12.067    core/U1_3/data_buf_reg_0_3_6_11_i_46_n_0
    SLICE_X8Y63          LUT6 (Prop_lut6_I5_O)        0.175    12.242 r  core/U1_3/data_buf_reg_0_3_6_11_i_15/O
                         net (fo=1, routed)           0.370    12.612    vga/U12/Test_signal[11]
    SLICE_X8Y63          LUT5 (Prop_lut5_I0_O)        0.070    12.682 r  vga/U12/data_buf_reg_0_3_6_11_i_5/O
                         net (fo=1, routed)           0.361    13.043    vga/data_buf_reg_0_3_6_11/DIC1
    SLICE_X8Y64          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.919     8.898    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X8Y64          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism             -0.223     8.675    
                         clock uncertainty           -0.215     8.460    
    SLICE_X8Y64          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.205     8.255    vga/data_buf_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.255    
                         arrival time                         -13.043    
  -------------------------------------------------------------------
                         slack                                 -4.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.236ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.237ns (34.876%)  route 0.443ns (65.124%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.889     0.651    core/reg_EXE_MEM/debug_clk
    SLICE_X9Y63          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.132     0.783 r  core/reg_EXE_MEM/PCurrent_MEM_reg[7]/Q
                         net (fo=2, routed)           0.176     0.959    core/U1_3/PC_MEM[7]
    SLICE_X9Y63          LUT6 (Prop_lut6_I0_O)        0.035     0.994 r  core/U1_3/data_buf_reg_0_3_6_11_i_19/O
                         net (fo=1, routed)           0.091     1.085    core/U1_3/data_buf_reg_0_3_6_11_i_19_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I0_O)        0.035     1.120 r  core/U1_3/data_buf_reg_0_3_6_11_i_7/O
                         net (fo=1, routed)           0.057     1.177    vga/U12/Test_signal[7]
    SLICE_X9Y63          LUT5 (Prop_lut5_I0_O)        0.035     1.212 r  vga/U12/data_buf_reg_0_3_6_11_i_1/O
                         net (fo=1, routed)           0.118     1.331    vga/data_buf_reg_0_3_6_11/DIA1
    SLICE_X8Y64          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.169    -0.810    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X8Y64          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism              0.547    -0.264    
                         clock uncertainty            0.215    -0.049    
    SLICE_X8Y64          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.095    vga/data_buf_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.477ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.237ns (25.011%)  route 0.711ns (74.989%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.879     0.641    core/reg_EXE_MEM/debug_clk
    SLICE_X23Y72         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y72         FDCE (Prop_fdce_C_Q)         0.132     0.773 r  core/reg_EXE_MEM/IR_MEM_reg[12]/Q
                         net (fo=35, routed)          0.240     1.013    core/U1_3/inst_MEM[10]
    SLICE_X22Y71         LUT6 (Prop_lut6_I2_O)        0.035     1.048 r  core/U1_3/data_buf_reg_0_3_12_17_i_25/O
                         net (fo=1, routed)           0.098     1.146    core/U1_3/data_buf_reg_0_3_12_17_i_25_n_0
    SLICE_X22Y71         LUT6 (Prop_lut6_I0_O)        0.035     1.181 r  core/U1_3/data_buf_reg_0_3_12_17_i_9/O
                         net (fo=1, routed)           0.057     1.239    vga/U12/Test_signal[12]
    SLICE_X22Y71         LUT5 (Prop_lut5_I0_O)        0.035     1.274 r  vga/U12/data_buf_reg_0_3_12_17_i_2/O
                         net (fo=1, routed)           0.315     1.589    vga/data_buf_reg_0_3_12_17/DIA0
    SLICE_X22Y66         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.162    -0.817    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X22Y66         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
                         clock pessimism              0.547    -0.271    
                         clock uncertainty            0.215    -0.056    
    SLICE_X22Y66         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168     0.112    vga/data_buf_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.517ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.254ns (26.527%)  route 0.704ns (73.473%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.879     0.641    core/reg_EXE_MEM/debug_clk
    SLICE_X22Y78         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y78         FDCE (Prop_fdce_C_Q)         0.149     0.790 r  core/reg_EXE_MEM/PCurrent_MEM_reg[29]/Q
                         net (fo=2, routed)           0.159     0.949    core/U1_3/PC_MEM[29]
    SLICE_X23Y78         LUT6 (Prop_lut6_I0_O)        0.035     0.984 r  core/U1_3/data_buf_reg_0_3_24_29_i_43/O
                         net (fo=1, routed)           0.204     1.188    core/U1_3/data_buf_reg_0_3_24_29_i_43_n_0
    SLICE_X22Y77         LUT6 (Prop_lut6_I0_O)        0.035     1.223 r  core/U1_3/data_buf_reg_0_3_24_29_i_15/O
                         net (fo=1, routed)           0.059     1.283    vga/U12/Test_signal[29]
    SLICE_X22Y77         LUT5 (Prop_lut5_I0_O)        0.035     1.318 r  vga/U12/data_buf_reg_0_3_24_29_i_5/O
                         net (fo=1, routed)           0.281     1.599    vga/data_buf_reg_0_3_24_29/DIC1
    SLICE_X22Y68         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.160    -0.819    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X22Y68         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism              0.547    -0.273    
                         clock uncertainty            0.215    -0.058    
    SLICE_X22Y68         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.140     0.082    vga/data_buf_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.520ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.254ns (26.396%)  route 0.708ns (73.604%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.885     0.647    core/reg_EXE_MEM/debug_clk
    SLICE_X18Y67         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y67         FDCE (Prop_fdce_C_Q)         0.149     0.796 r  core/reg_EXE_MEM/PCurrent_MEM_reg[5]/Q
                         net (fo=2, routed)           0.334     1.131    core/U1_3/PC_MEM[5]
    SLICE_X13Y66         LUT6 (Prop_lut6_I0_O)        0.035     1.166 r  core/U1_3/data_buf_reg_0_3_0_5_i_58/O
                         net (fo=1, routed)           0.155     1.320    core/U1_3/data_buf_reg_0_3_0_5_i_58_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.035     1.355 r  core/U1_3/data_buf_reg_0_3_0_5_i_24/O
                         net (fo=1, routed)           0.107     1.462    vga/U12/Test_signal[5]
    SLICE_X13Y66         LUT5 (Prop_lut5_I0_O)        0.035     1.497 r  vga/U12/data_buf_reg_0_3_0_5_i_6/O
                         net (fo=1, routed)           0.113     1.610    vga/data_buf_reg_0_3_0_5/DIC1
    SLICE_X14Y65         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.167    -0.812    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X14Y65         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism              0.547    -0.266    
                         clock uncertainty            0.215    -0.051    
    SLICE_X14Y65         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.140     0.089    vga/data_buf_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  1.520    

Slack (MET) :             1.555ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.237ns (24.086%)  route 0.747ns (75.914%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.928     0.690    core/reg_EXE_MEM/debug_clk
    SLICE_X7Y64          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.132     0.822 r  core/reg_EXE_MEM/PCurrent_MEM_reg[6]/Q
                         net (fo=2, routed)           0.216     1.038    core/U1_3/PC_MEM[6]
    SLICE_X7Y64          LUT6 (Prop_lut6_I0_O)        0.035     1.073 r  core/U1_3/data_buf_reg_0_3_6_11_i_25/O
                         net (fo=1, routed)           0.199     1.272    core/U1_3/data_buf_reg_0_3_6_11_i_25_n_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.035     1.307 r  core/U1_3/data_buf_reg_0_3_6_11_i_9/O
                         net (fo=1, routed)           0.108     1.415    vga/U12/Test_signal[6]
    SLICE_X7Y64          LUT5 (Prop_lut5_I0_O)        0.035     1.450 r  vga/U12/data_buf_reg_0_3_6_11_i_2/O
                         net (fo=1, routed)           0.225     1.674    vga/data_buf_reg_0_3_6_11/DIA0
    SLICE_X8Y64          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.169    -0.810    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X8Y64          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism              0.547    -0.264    
                         clock uncertainty            0.215    -0.049    
    SLICE_X8Y64          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168     0.119    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.560ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.237ns (23.435%)  route 0.774ns (76.565%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.879     0.641    core/reg_EXE_MEM/debug_clk
    SLICE_X23Y78         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y78         FDCE (Prop_fdce_C_Q)         0.132     0.773 r  core/reg_EXE_MEM/IR_MEM_reg[15]/Q
                         net (fo=2, routed)           0.263     1.036    core/U1_3/inst_MEM[13]
    SLICE_X23Y79         LUT6 (Prop_lut6_I2_O)        0.035     1.071 r  core/U1_3/data_buf_reg_0_3_12_17_i_31/O
                         net (fo=1, routed)           0.255     1.326    core/U1_3/data_buf_reg_0_3_12_17_i_31_n_0
    SLICE_X23Y72         LUT6 (Prop_lut6_I0_O)        0.035     1.361 r  core/U1_3/data_buf_reg_0_3_12_17_i_11/O
                         net (fo=1, routed)           0.057     1.418    vga/U12/Test_signal[15]
    SLICE_X23Y72         LUT5 (Prop_lut5_I0_O)        0.035     1.453 r  vga/U12/data_buf_reg_0_3_12_17_i_3/O
                         net (fo=1, routed)           0.199     1.653    vga/data_buf_reg_0_3_12_17/DIB1
    SLICE_X22Y66         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.162    -0.817    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X22Y66         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism              0.547    -0.271    
                         clock uncertainty            0.215    -0.056    
    SLICE_X22Y66         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.148     0.092    vga/data_buf_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.566ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.237ns (22.994%)  route 0.794ns (77.006%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.889     0.651    core/reg_EXE_MEM/debug_clk
    SLICE_X11Y65         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDCE (Prop_fdce_C_Q)         0.132     0.783 r  core/reg_EXE_MEM/PCurrent_MEM_reg[18]/Q
                         net (fo=2, routed)           0.311     1.095    core/U1_3/PC_MEM[18]
    SLICE_X12Y64         LUT6 (Prop_lut6_I0_O)        0.035     1.130 r  core/U1_3/data_buf_reg_0_3_18_23_i_25/O
                         net (fo=1, routed)           0.206     1.336    core/U1_3/data_buf_reg_0_3_18_23_i_25_n_0
    SLICE_X12Y67         LUT6 (Prop_lut6_I0_O)        0.035     1.371 r  core/U1_3/data_buf_reg_0_3_18_23_i_9/O
                         net (fo=1, routed)           0.114     1.485    vga/U12/Test_signal[18]
    SLICE_X14Y67         LUT5 (Prop_lut5_I0_O)        0.035     1.520 r  vga/U12/data_buf_reg_0_3_18_23_i_2/O
                         net (fo=1, routed)           0.162     1.682    vga/data_buf_reg_0_3_18_23/DIA0
    SLICE_X14Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.166    -0.813    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X14Y66         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism              0.547    -0.267    
                         clock uncertainty            0.215    -0.052    
    SLICE_X14Y66         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168     0.116    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  1.566    

Slack (MET) :             1.579ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.254ns (24.286%)  route 0.792ns (75.714%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.881     0.643    core/reg_EXE_MEM/debug_clk
    SLICE_X20Y79         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y79         FDCE (Prop_fdce_C_Q)         0.149     0.792 r  core/reg_EXE_MEM/PCurrent_MEM_reg[26]/Q
                         net (fo=2, routed)           0.163     0.955    core/U1_3/PC_MEM[26]
    SLICE_X21Y79         LUT6 (Prop_lut6_I0_O)        0.035     0.990 r  core/U1_3/data_buf_reg_0_3_24_29_i_37/O
                         net (fo=1, routed)           0.222     1.213    core/U1_3/data_buf_reg_0_3_24_29_i_37_n_0
    SLICE_X21Y76         LUT6 (Prop_lut6_I0_O)        0.035     1.248 r  core/U1_3/data_buf_reg_0_3_24_29_i_13/O
                         net (fo=1, routed)           0.057     1.305    vga/U12/Test_signal[26]
    SLICE_X21Y76         LUT5 (Prop_lut5_I0_O)        0.035     1.340 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.349     1.689    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X22Y68         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.160    -0.819    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X22Y68         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism              0.547    -0.273    
                         clock uncertainty            0.215    -0.058    
    SLICE_X22Y68         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168     0.110    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.583ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.263ns (25.027%)  route 0.788ns (74.973%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.887     0.649    core/reg_EXE_MEM/debug_clk
    SLICE_X17Y65         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y65         FDCE (Prop_fdce_C_Q)         0.116     0.765 r  core/reg_EXE_MEM/IR_MEM_reg[2]/Q
                         net (fo=2, routed)           0.268     1.033    core/U1_3/inst_MEM[2]
    SLICE_X13Y63         LUT6 (Prop_lut6_I2_O)        0.077     1.110 r  core/U1_3/data_buf_reg_0_3_0_5_i_52/O
                         net (fo=1, routed)           0.205     1.315    core/U1_3/data_buf_reg_0_3_0_5_i_52_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I0_O)        0.035     1.350 r  core/U1_3/data_buf_reg_0_3_0_5_i_21/O
                         net (fo=1, routed)           0.151     1.500    vga/U12/Test_signal[2]
    SLICE_X12Y65         LUT5 (Prop_lut5_I0_O)        0.035     1.535 r  vga/U12/data_buf_reg_0_3_0_5_i_5/O
                         net (fo=1, routed)           0.165     1.700    vga/data_buf_reg_0_3_0_5/DIB0
    SLICE_X14Y65         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.167    -0.812    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X14Y65         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
                         clock pessimism              0.547    -0.266    
                         clock uncertainty            0.215    -0.051    
    SLICE_X14Y65         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168     0.117    vga/data_buf_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.598ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.347ns (31.485%)  route 0.755ns (68.515%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.879ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.886    -0.616    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.581 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.302    -0.279    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.238 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        0.889     0.651    core/reg_EXE_MEM/debug_clk
    SLICE_X11Y63         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDCE (Prop_fdce_C_Q)         0.132     0.783 r  core/reg_EXE_MEM/PCurrent_MEM_reg[30]/Q
                         net (fo=2, routed)           0.387     1.170    core/U1_3/PC_MEM[30]
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.035     1.205 r  core/U1_3/data_buf_reg_0_3_30_31_i_29/O
                         net (fo=1, routed)           0.000     1.205    core/U1_3/data_buf_reg_0_3_30_31_i_29_n_0
    SLICE_X7Y65          MUXF7 (Prop_muxf7_I1_O)      0.062     1.267 r  core/U1_3/data_buf_reg_0_3_30_31_i_14/O
                         net (fo=1, routed)           0.150     1.417    vga/U12/data_buf_reg_0_3_30_31_i_2_2
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.083     1.500 f  vga/U12/data_buf_reg_0_3_30_31_i_5/O
                         net (fo=1, routed)           0.108     1.608    vga/U12/data_buf_reg_0_3_30_31_i_5_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.035     1.643 r  vga/U12/data_buf_reg_0_3_30_31_i_2/O
                         net (fo=1, routed)           0.111     1.753    vga/data_buf_reg_0_3_30_31/DIA0
    SLICE_X6Y65          RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.205    -0.774    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X6Y65          RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
                         clock pessimism              0.547    -0.228    
                         clock uncertainty            0.215    -0.013    
    SLICE_X6Y65          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168     0.155    vga/data_buf_reg_0_3_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  1.598    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        5.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.522ns  (logic 2.514ns (55.592%)  route 2.008ns (44.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 38.904 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.216ns = ( 28.784 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.879    28.784    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.217 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.189    32.406    vga/U12/DO[0]
    SLICE_X14Y97         LUT5 (Prop_lut5_I3_O)        0.081    32.487 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.819    33.306    vga/U12/G[3]_i_1_n_0
    SLICE_X13Y94         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.925    38.904    vga/U12/CLK_OUT3
    SLICE_X13Y94         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.223    38.681    
                         clock uncertainty           -0.201    38.479    
    SLICE_X13Y94         FDRE (Setup_fdre_C_D)       -0.145    38.334    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         38.334    
                         arrival time                         -33.306    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.146ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.391ns  (logic 2.514ns (57.257%)  route 1.877ns (42.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 38.904 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.216ns = ( 28.784 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.879    28.784    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.217 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.189    32.406    vga/U12/DO[0]
    SLICE_X14Y97         LUT5 (Prop_lut5_I3_O)        0.081    32.487 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.687    33.174    vga/U12/G[3]_i_1_n_0
    SLICE_X13Y94         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.925    38.904    vga/U12/CLK_OUT3
    SLICE_X13Y94         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.223    38.681    
                         clock uncertainty           -0.201    38.479    
    SLICE_X13Y94         FDRE (Setup_fdre_C_D)       -0.159    38.320    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.320    
                         arrival time                         -33.174    
  -------------------------------------------------------------------
                         slack                                  5.146    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.392ns  (logic 2.503ns (56.991%)  route 1.889ns (43.009%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.097ns = ( 38.903 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.216ns = ( 28.784 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.879    28.784    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.217 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.254    32.470    vga/U12/DO[0]
    SLICE_X9Y94          LUT4 (Prop_lut4_I0_O)        0.070    32.540 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.635    33.176    vga/U12/B[1]_i_1_n_0
    SLICE_X9Y93          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.924    38.903    vga/U12/CLK_OUT3
    SLICE_X9Y93          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.223    38.680    
                         clock uncertainty           -0.201    38.478    
    SLICE_X9Y93          FDRE (Setup_fdre_C_D)       -0.024    38.454    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         38.454    
                         arrival time                         -33.176    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.397ns  (logic 2.503ns (56.924%)  route 1.894ns (43.076%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 38.904 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.216ns = ( 28.784 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.879    28.784    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.217 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.191    32.408    vga/U12/DO[0]
    SLICE_X14Y97         LUT4 (Prop_lut4_I1_O)        0.070    32.478 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.703    33.181    vga/U12/G[1]_i_1_n_0
    SLICE_X14Y97         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.925    38.904    vga/U12/CLK_OUT3
    SLICE_X14Y97         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.223    38.681    
                         clock uncertainty           -0.201    38.479    
    SLICE_X14Y97         FDRE (Setup_fdre_C_D)        0.002    38.481    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.481    
                         arrival time                         -33.181    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.201ns  (logic 2.517ns (59.914%)  route 1.684ns (40.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 38.904 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.216ns = ( 28.784 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.879    28.784    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.217 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.191    32.408    vga/U12/DO[0]
    SLICE_X14Y97         LUT2 (Prop_lut2_I1_O)        0.084    32.492 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.493    32.985    vga/U12/R[3]_i_1_n_0
    SLICE_X13Y94         FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.925    38.904    vga/U12/CLK_OUT3
    SLICE_X13Y94         FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.223    38.681    
                         clock uncertainty           -0.201    38.479    
    SLICE_X13Y94         FDRE (Setup_fdre_C_D)       -0.151    38.328    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         38.328    
                         arrival time                         -32.985    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.260ns  (logic 2.503ns (58.749%)  route 1.757ns (41.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.097ns = ( 38.903 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.216ns = ( 28.784 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.879    28.784    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.217 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.254    32.470    vga/U12/DO[0]
    SLICE_X9Y94          LUT4 (Prop_lut4_I0_O)        0.070    32.540 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.504    33.044    vga/U12/B[1]_i_1_n_0
    SLICE_X9Y93          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.924    38.903    vga/U12/CLK_OUT3
    SLICE_X9Y93          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.223    38.680    
                         clock uncertainty           -0.201    38.478    
    SLICE_X9Y93          FDRE (Setup_fdre_C_D)       -0.038    38.440    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.440    
                         arrival time                         -33.044    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.475ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.070ns  (logic 2.517ns (61.850%)  route 1.553ns (38.150%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 38.904 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.216ns = ( 28.784 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.879    28.784    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.217 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.191    32.408    vga/U12/DO[0]
    SLICE_X14Y97         LUT2 (Prop_lut2_I1_O)        0.084    32.492 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.361    32.853    vga/U12/R[3]_i_1_n_0
    SLICE_X13Y94         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.925    38.904    vga/U12/CLK_OUT3
    SLICE_X13Y94         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.223    38.681    
                         clock uncertainty           -0.201    38.479    
    SLICE_X13Y94         FDRE (Setup_fdre_C_D)       -0.151    38.328    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.328    
                         arrival time                         -32.853    
  -------------------------------------------------------------------
                         slack                                  5.475    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.768ns  (logic 2.514ns (66.726%)  route 1.254ns (33.274%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 38.904 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.216ns = ( 28.784 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.879    28.784    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.217 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.254    32.470    vga/U12/DO[0]
    SLICE_X9Y94          LUT4 (Prop_lut4_I0_O)        0.081    32.551 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.000    32.551    vga/U12/B[3]_i_1_n_0
    SLICE_X9Y94          FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.925    38.904    vga/U12/CLK_OUT3
    SLICE_X9Y94          FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.223    38.681    
                         clock uncertainty           -0.201    38.479    
    SLICE_X9Y94          FDRE (Setup_fdre_C_D)        0.067    38.546    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         38.546    
                         arrival time                         -32.551    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.694ns  (logic 2.503ns (67.750%)  route 1.191ns (32.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 38.904 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.216ns = ( 28.784 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.879    28.784    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.217 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.191    32.408    vga/U12/DO[0]
    SLICE_X14Y97         LUT4 (Prop_lut4_I1_O)        0.070    32.478 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.000    32.478    vga/U12/G[1]_i_1_n_0
    SLICE_X14Y97         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.925    38.904    vga/U12/CLK_OUT3
    SLICE_X14Y97         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.223    38.681    
                         clock uncertainty           -0.201    38.479    
    SLICE_X14Y97         FDRE (Setup_fdre_C_D)        0.102    38.581    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         38.581    
                         arrival time                         -32.478    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.692ns  (logic 2.503ns (67.787%)  route 1.189ns (32.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.096ns = ( 38.904 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.216ns = ( 28.784 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.879    28.784    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    31.217 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.189    32.406    vga/U12/DO[0]
    SLICE_X14Y97         LUT5 (Prop_lut5_I3_O)        0.070    32.476 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.000    32.476    vga/U12/B[2]_i_1_n_0
    SLICE_X14Y97         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.925    38.904    vga/U12/CLK_OUT3
    SLICE_X14Y97         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.223    38.681    
                         clock uncertainty           -0.201    38.479    
    SLICE_X14Y97         FDRE (Setup_fdre_C_D)        0.101    38.580    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         38.580    
                         arrival time                         -32.476    
  -------------------------------------------------------------------
                         slack                                  6.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.184ns (22.383%)  route 0.638ns (77.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.893    -0.609    vga/CLK_OUT1
    SLICE_X14Y99         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.149    -0.460 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.638     0.178    vga/U12/flag
    SLICE_X14Y97         LUT5 (Prop_lut5_I1_O)        0.035     0.213 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.000     0.213    vga/U12/B[2]_i_1_n_0
    SLICE_X14Y97         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.174    -0.805    vga/U12/CLK_OUT3
    SLICE_X14Y97         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.547    -0.259    
                         clock uncertainty            0.201    -0.057    
    SLICE_X14Y97         FDRE (Hold_fdre_C_D)         0.131     0.074    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.184ns (22.410%)  route 0.637ns (77.590%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.893    -0.609    vga/CLK_OUT1
    SLICE_X14Y99         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.149    -0.460 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.637     0.177    vga/U12/flag
    SLICE_X14Y97         LUT4 (Prop_lut4_I0_O)        0.035     0.212 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.000     0.212    vga/U12/G[1]_i_1_n_0
    SLICE_X14Y97         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.174    -0.805    vga/U12/CLK_OUT3
    SLICE_X14Y97         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.547    -0.259    
                         clock uncertainty            0.201    -0.057    
    SLICE_X14Y97         FDRE (Hold_fdre_C_D)         0.130     0.073    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.184ns (19.494%)  route 0.760ns (80.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.893    -0.609    vga/CLK_OUT1
    SLICE_X14Y99         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.149    -0.460 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.760     0.300    vga/U12/flag
    SLICE_X9Y94          LUT4 (Prop_lut4_I2_O)        0.035     0.335 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.000     0.335    vga/U12/B[3]_i_1_n_0
    SLICE_X9Y94          FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.174    -0.805    vga/U12/CLK_OUT3
    SLICE_X9Y94          FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.547    -0.259    
                         clock uncertainty            0.201    -0.057    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.113     0.056    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.746ns (71.607%)  route 0.296ns (28.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.845    -0.657    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.746     0.089 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.296     0.385    vga/U12/DO[0]
    SLICE_X9Y94          FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.174    -0.805    vga/U12/CLK_OUT3
    SLICE_X9Y94          FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.547    -0.259    
                         clock uncertainty            0.201    -0.057    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.070     0.013    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.746ns (67.681%)  route 0.356ns (32.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.845    -0.657    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y40         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.746     0.089 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.356     0.445    vga/U12/DO[0]
    SLICE_X9Y94          FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.174    -0.805    vga/U12/CLK_OUT3
    SLICE_X9Y94          FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.547    -0.259    
                         clock uncertainty            0.201    -0.057    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.076     0.019    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.184ns (15.611%)  route 0.995ns (84.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.893    -0.609    vga/CLK_OUT1
    SLICE_X14Y99         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.149    -0.460 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.637     0.177    vga/U12/flag
    SLICE_X14Y97         LUT4 (Prop_lut4_I0_O)        0.035     0.212 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.358     0.570    vga/U12/G[1]_i_1_n_0
    SLICE_X14Y97         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.174    -0.805    vga/U12/CLK_OUT3
    SLICE_X14Y97         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.547    -0.259    
                         clock uncertainty            0.201    -0.057    
    SLICE_X14Y97         FDRE (Hold_fdre_C_D)         0.062     0.005    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.184ns (15.312%)  route 1.018ns (84.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.893    -0.609    vga/CLK_OUT1
    SLICE_X14Y99         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.149    -0.460 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.760     0.300    vga/U12/flag
    SLICE_X9Y94          LUT4 (Prop_lut4_I1_O)        0.035     0.335 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.258     0.593    vga/U12/B[1]_i_1_n_0
    SLICE_X9Y93          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.174    -0.805    vga/U12/CLK_OUT3
    SLICE_X9Y93          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.547    -0.259    
                         clock uncertainty            0.201    -0.057    
    SLICE_X9Y93          FDRE (Hold_fdre_C_D)         0.070     0.013    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.182ns (15.200%)  route 1.015ns (84.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.893    -0.609    vga/CLK_OUT1
    SLICE_X14Y99         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.149    -0.460 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.638     0.178    vga/U12/flag
    SLICE_X14Y97         LUT5 (Prop_lut5_I0_O)        0.033     0.211 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.377     0.588    vga/U12/G[3]_i_1_n_0
    SLICE_X13Y94         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.173    -0.806    vga/U12/CLK_OUT3
    SLICE_X13Y94         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.547    -0.260    
                         clock uncertainty            0.201    -0.058    
    SLICE_X13Y94         FDRE (Hold_fdre_C_D)         0.022    -0.036    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.184ns (14.555%)  route 1.080ns (85.445%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.893    -0.609    vga/CLK_OUT1
    SLICE_X14Y99         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.149    -0.460 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.760     0.300    vga/U12/flag
    SLICE_X9Y94          LUT4 (Prop_lut4_I1_O)        0.035     0.335 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.320     0.655    vga/U12/B[1]_i_1_n_0
    SLICE_X9Y93          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.174    -0.805    vga/U12/CLK_OUT3
    SLICE_X9Y93          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.547    -0.259    
                         clock uncertainty            0.201    -0.057    
    SLICE_X9Y93          FDRE (Hold_fdre_C_D)         0.075     0.018    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.182ns (14.447%)  route 1.078ns (85.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.893    -0.609    vga/CLK_OUT1
    SLICE_X14Y99         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.149    -0.460 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.638     0.178    vga/U12/flag
    SLICE_X14Y97         LUT5 (Prop_lut5_I0_O)        0.033     0.211 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.440     0.651    vga/U12/G[3]_i_1_n_0
    SLICE_X13Y94         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.173    -0.806    vga/U12/CLK_OUT3
    SLICE_X13Y94         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.547    -0.260    
                         clock uncertainty            0.201    -0.058    
    SLICE_X13Y94         FDRE (Hold_fdre_C_D)         0.027    -0.031    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.682    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        8.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.700ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        10.119ns  (logic 0.408ns (4.032%)  route 9.711ns (95.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 118.972 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.764ns = ( 99.236 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    99.236    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.338    99.574 f  rst_all_reg/Q
                         net (fo=1367, routed)        9.112   108.686    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y98          LUT4 (Prop_lut4_I3_O)        0.070   108.756 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.599   109.355    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.993   118.972    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y98          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/C
                         clock pessimism             -0.223   118.749    
                         clock uncertainty           -0.215   118.534    
    SLICE_X3Y98          FDRE (Setup_fdre_C_R)       -0.479   118.055    DISPLAY/P2S_LED/buff_reg[10]
  -------------------------------------------------------------------
                         required time                        118.055    
                         arrival time                        -109.355    
  -------------------------------------------------------------------
                         slack                                  8.700    

Slack (MET) :             8.700ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        10.119ns  (logic 0.408ns (4.032%)  route 9.711ns (95.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 118.972 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.764ns = ( 99.236 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    99.236    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.338    99.574 f  rst_all_reg/Q
                         net (fo=1367, routed)        9.112   108.686    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y98          LUT4 (Prop_lut4_I3_O)        0.070   108.756 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.599   109.355    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.993   118.972    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y98          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/C
                         clock pessimism             -0.223   118.749    
                         clock uncertainty           -0.215   118.534    
    SLICE_X3Y98          FDRE (Setup_fdre_C_R)       -0.479   118.055    DISPLAY/P2S_LED/buff_reg[11]
  -------------------------------------------------------------------
                         required time                        118.055    
                         arrival time                        -109.355    
  -------------------------------------------------------------------
                         slack                                  8.700    

Slack (MET) :             8.700ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        10.119ns  (logic 0.408ns (4.032%)  route 9.711ns (95.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 118.972 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.764ns = ( 99.236 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    99.236    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.338    99.574 f  rst_all_reg/Q
                         net (fo=1367, routed)        9.112   108.686    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y98          LUT4 (Prop_lut4_I3_O)        0.070   108.756 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.599   109.355    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.993   118.972    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y98          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/C
                         clock pessimism             -0.223   118.749    
                         clock uncertainty           -0.215   118.534    
    SLICE_X3Y98          FDRE (Setup_fdre_C_R)       -0.479   118.055    DISPLAY/P2S_LED/buff_reg[12]
  -------------------------------------------------------------------
                         required time                        118.055    
                         arrival time                        -109.355    
  -------------------------------------------------------------------
                         slack                                  8.700    

Slack (MET) :             8.700ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        10.119ns  (logic 0.408ns (4.032%)  route 9.711ns (95.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 118.972 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.764ns = ( 99.236 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    99.236    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.338    99.574 f  rst_all_reg/Q
                         net (fo=1367, routed)        9.112   108.686    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y98          LUT4 (Prop_lut4_I3_O)        0.070   108.756 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.599   109.355    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.993   118.972    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y98          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/C
                         clock pessimism             -0.223   118.749    
                         clock uncertainty           -0.215   118.534    
    SLICE_X3Y98          FDRE (Setup_fdre_C_R)       -0.479   118.055    DISPLAY/P2S_LED/buff_reg[13]
  -------------------------------------------------------------------
                         required time                        118.055    
                         arrival time                        -109.355    
  -------------------------------------------------------------------
                         slack                                  8.700    

Slack (MET) :             8.700ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        10.119ns  (logic 0.408ns (4.032%)  route 9.711ns (95.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 118.972 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.764ns = ( 99.236 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    99.236    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.338    99.574 f  rst_all_reg/Q
                         net (fo=1367, routed)        9.112   108.686    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y98          LUT4 (Prop_lut4_I3_O)        0.070   108.756 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.599   109.355    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.993   118.972    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y98          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/C
                         clock pessimism             -0.223   118.749    
                         clock uncertainty           -0.215   118.534    
    SLICE_X3Y98          FDRE (Setup_fdre_C_R)       -0.479   118.055    DISPLAY/P2S_LED/buff_reg[16]
  -------------------------------------------------------------------
                         required time                        118.055    
                         arrival time                        -109.355    
  -------------------------------------------------------------------
                         slack                                  8.700    

Slack (MET) :             8.700ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        10.119ns  (logic 0.408ns (4.032%)  route 9.711ns (95.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 118.972 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.764ns = ( 99.236 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    99.236    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.338    99.574 f  rst_all_reg/Q
                         net (fo=1367, routed)        9.112   108.686    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y98          LUT4 (Prop_lut4_I3_O)        0.070   108.756 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.599   109.355    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.993   118.972    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y98          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/C
                         clock pessimism             -0.223   118.749    
                         clock uncertainty           -0.215   118.534    
    SLICE_X3Y98          FDRE (Setup_fdre_C_R)       -0.479   118.055    DISPLAY/P2S_LED/buff_reg[8]
  -------------------------------------------------------------------
                         required time                        118.055    
                         arrival time                        -109.355    
  -------------------------------------------------------------------
                         slack                                  8.700    

Slack (MET) :             8.700ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        10.119ns  (logic 0.408ns (4.032%)  route 9.711ns (95.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 118.972 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.764ns = ( 99.236 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    99.236    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.338    99.574 f  rst_all_reg/Q
                         net (fo=1367, routed)        9.112   108.686    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y98          LUT4 (Prop_lut4_I3_O)        0.070   108.756 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.599   109.355    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.993   118.972    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y98          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/C
                         clock pessimism             -0.223   118.749    
                         clock uncertainty           -0.215   118.534    
    SLICE_X3Y98          FDRE (Setup_fdre_C_R)       -0.479   118.055    DISPLAY/P2S_LED/buff_reg[9]
  -------------------------------------------------------------------
                         required time                        118.055    
                         arrival time                        -109.355    
  -------------------------------------------------------------------
                         slack                                  8.700    

Slack (MET) :             9.369ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        9.448ns  (logic 0.408ns (4.318%)  route 9.040ns (95.682%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.030ns = ( 118.970 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.764ns = ( 99.236 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    99.236    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.338    99.574 f  rst_all_reg/Q
                         net (fo=1367, routed)        8.538   108.112    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y88          LUT4 (Prop_lut4_I3_O)        0.070   108.182 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.502   108.684    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.991   118.970    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/C
                         clock pessimism             -0.223   118.747    
                         clock uncertainty           -0.215   118.532    
    SLICE_X3Y91          FDRE (Setup_fdre_C_R)       -0.479   118.053    DISPLAY/P2S_SEG/buff_reg[13]
  -------------------------------------------------------------------
                         required time                        118.053    
                         arrival time                        -108.684    
  -------------------------------------------------------------------
                         slack                                  9.369    

Slack (MET) :             9.369ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        9.448ns  (logic 0.408ns (4.318%)  route 9.040ns (95.682%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.030ns = ( 118.970 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.764ns = ( 99.236 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    99.236    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.338    99.574 f  rst_all_reg/Q
                         net (fo=1367, routed)        8.538   108.112    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y88          LUT4 (Prop_lut4_I3_O)        0.070   108.182 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.502   108.684    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.991   118.970    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/C
                         clock pessimism             -0.223   118.747    
                         clock uncertainty           -0.215   118.532    
    SLICE_X3Y91          FDRE (Setup_fdre_C_R)       -0.479   118.053    DISPLAY/P2S_SEG/buff_reg[21]
  -------------------------------------------------------------------
                         required time                        118.053    
                         arrival time                        -108.684    
  -------------------------------------------------------------------
                         slack                                  9.369    

Slack (MET) :             9.369ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        9.448ns  (logic 0.408ns (4.318%)  route 9.040ns (95.682%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.030ns = ( 118.970 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.764ns = ( 99.236 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    99.236    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.338    99.574 f  rst_all_reg/Q
                         net (fo=1367, routed)        8.538   108.112    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y88          LUT4 (Prop_lut4_I3_O)        0.070   108.182 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.502   108.684    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.991   118.970    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y91          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[45]/C
                         clock pessimism             -0.223   118.747    
                         clock uncertainty           -0.215   118.532    
    SLICE_X3Y91          FDRE (Setup_fdre_C_R)       -0.479   118.053    DISPLAY/P2S_SEG/buff_reg[45]
  -------------------------------------------------------------------
                         required time                        118.053    
                         arrival time                        -108.684    
  -------------------------------------------------------------------
                         slack                                  9.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.058ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 0.167ns (3.599%)  route 4.474ns (96.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 f  rst_all_reg/Q
                         net (fo=1367, routed)        4.474     4.116    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y89          LUT4 (Prop_lut4_I2_O)        0.035     4.151 r  DISPLAY/P2S_SEG/s_clk_i_1/O
                         net (fo=1, routed)           0.000     4.151    DISPLAY/P2S_SEG/s_clk_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.209    -0.770    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y89          FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
                         clock pessimism              0.547    -0.224    
                         clock uncertainty            0.215    -0.009    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.102     0.093    DISPLAY/P2S_SEG/s_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           4.151    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             4.060ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 0.167ns (3.597%)  route 4.476ns (96.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 r  rst_all_reg/Q
                         net (fo=1367, routed)        4.476     4.119    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y89          LUT6 (Prop_lut6_I4_O)        0.035     4.154 r  DISPLAY/P2S_SEG/buff[6]_i_1/O
                         net (fo=1, routed)           0.000     4.154    DISPLAY/P2S_SEG/buff[6]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.209    -0.770    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y89          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/C
                         clock pessimism              0.547    -0.224    
                         clock uncertainty            0.215    -0.009    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.102     0.093    DISPLAY/P2S_SEG/buff_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           4.154    
  -------------------------------------------------------------------
                         slack                                  4.060    

Slack (MET) :             4.226ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 0.132ns (2.799%)  route 4.584ns (97.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 r  rst_all_reg/Q
                         net (fo=1367, routed)        4.584     4.226    DISPLAY/rst_all
    SLICE_X2Y94          FDRE                                         r  DISPLAY/clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.213    -0.766    DISPLAY/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  DISPLAY/clk_count_reg[0]/C
                         clock pessimism              0.547    -0.220    
                         clock uncertainty            0.215    -0.005    
    SLICE_X2Y94          FDRE (Hold_fdre_C_R)         0.005     0.000    DISPLAY/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                  4.226    

Slack (MET) :             4.226ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 0.132ns (2.799%)  route 4.584ns (97.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 r  rst_all_reg/Q
                         net (fo=1367, routed)        4.584     4.226    DISPLAY/rst_all
    SLICE_X2Y94          FDRE                                         r  DISPLAY/clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.213    -0.766    DISPLAY/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  DISPLAY/clk_count_reg[1]/C
                         clock pessimism              0.547    -0.220    
                         clock uncertainty            0.215    -0.005    
    SLICE_X2Y94          FDRE (Hold_fdre_C_R)         0.005     0.000    DISPLAY/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                  4.226    

Slack (MET) :             4.226ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 0.132ns (2.799%)  route 4.584ns (97.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 r  rst_all_reg/Q
                         net (fo=1367, routed)        4.584     4.226    DISPLAY/rst_all
    SLICE_X2Y94          FDRE                                         r  DISPLAY/clk_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.213    -0.766    DISPLAY/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  DISPLAY/clk_count_reg[2]/C
                         clock pessimism              0.547    -0.220    
                         clock uncertainty            0.215    -0.005    
    SLICE_X2Y94          FDRE (Hold_fdre_C_R)         0.005     0.000    DISPLAY/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                  4.226    

Slack (MET) :             4.226ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 0.132ns (2.799%)  route 4.584ns (97.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 r  rst_all_reg/Q
                         net (fo=1367, routed)        4.584     4.226    DISPLAY/rst_all
    SLICE_X2Y94          FDRE                                         r  DISPLAY/clk_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.213    -0.766    DISPLAY/CLK_OUT3
    SLICE_X2Y94          FDRE                                         r  DISPLAY/clk_count_reg[3]/C
                         clock pessimism              0.547    -0.220    
                         clock uncertainty            0.215    -0.005    
    SLICE_X2Y94          FDRE (Hold_fdre_C_R)         0.005     0.000    DISPLAY/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                  4.226    

Slack (MET) :             4.252ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 0.132ns (2.800%)  route 4.582ns (97.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 r  rst_all_reg/Q
                         net (fo=1367, routed)        4.582     4.224    DISPLAY/P2S_SEG/rst_all
    SLICE_X7Y90          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.210    -0.769    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X7Y90          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/C
                         clock pessimism              0.547    -0.223    
                         clock uncertainty            0.215    -0.008    
    SLICE_X7Y90          FDRE (Hold_fdre_C_R)        -0.020    -0.028    DISPLAY/P2S_SEG/data_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           4.224    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.252ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 0.132ns (2.800%)  route 4.582ns (97.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 r  rst_all_reg/Q
                         net (fo=1367, routed)        4.582     4.224    DISPLAY/P2S_SEG/rst_all
    SLICE_X7Y90          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.210    -0.769    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X7Y90          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/C
                         clock pessimism              0.547    -0.223    
                         clock uncertainty            0.215    -0.008    
    SLICE_X7Y90          FDRE (Hold_fdre_C_R)        -0.020    -0.028    DISPLAY/P2S_SEG/data_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           4.224    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.286ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 0.132ns (2.764%)  route 4.644ns (97.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 r  rst_all_reg/Q
                         net (fo=1367, routed)        4.644     4.287    DISPLAY/rst_all
    SLICE_X2Y95          FDRE                                         r  DISPLAY/clk_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.213    -0.766    DISPLAY/CLK_OUT3
    SLICE_X2Y95          FDRE                                         r  DISPLAY/clk_count_reg[4]/C
                         clock pessimism              0.547    -0.220    
                         clock uncertainty            0.215    -0.005    
    SLICE_X2Y95          FDRE (Hold_fdre_C_R)         0.005     0.000    DISPLAY/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           4.287    
  -------------------------------------------------------------------
                         slack                                  4.286    

Slack (MET) :             4.286ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 0.132ns (2.764%)  route 4.644ns (97.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 r  rst_all_reg/Q
                         net (fo=1367, routed)        4.644     4.287    DISPLAY/rst_all
    SLICE_X2Y95          FDRE                                         r  DISPLAY/clk_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.213    -0.766    DISPLAY/CLK_OUT3
    SLICE_X2Y95          FDRE                                         r  DISPLAY/clk_count_reg[5]/C
                         clock pessimism              0.547    -0.220    
                         clock uncertainty            0.215    -0.005    
    SLICE_X2Y95          FDRE (Hold_fdre_C_R)         0.005     0.000    DISPLAY/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           4.287    
  -------------------------------------------------------------------
                         slack                                  4.286    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       41.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.887ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[4][24]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.828ns  (logic 0.338ns (3.439%)  route 9.490ns (96.561%))
  Logic Levels:           0  
  Clock Path Skew:        2.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 51.445 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    -0.764    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.338    -0.426 f  rst_all_reg/Q
                         net (fo=1367, routed)        9.490     9.064    core/register/rst_all
    SLICE_X17Y66         FDCE                                         f  core/register/register_reg[4][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.915    51.445    core/register/debug_clk
    SLICE_X17Y66         FDCE                                         r  core/register/register_reg[4][24]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.370    
                         clock uncertainty           -0.095    51.275    
    SLICE_X17Y66         FDCE (Recov_fdce_C_CLR)     -0.324    50.951    core/register/register_reg[4][24]
  -------------------------------------------------------------------
                         required time                         50.951    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                 41.887    

Slack (MET) :             42.357ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[2][0]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.349ns  (logic 0.338ns (3.615%)  route 9.011ns (96.385%))
  Logic Levels:           0  
  Clock Path Skew:        2.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 51.436 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    -0.764    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.338    -0.426 f  rst_all_reg/Q
                         net (fo=1367, routed)        9.011     8.585    core/register/rst_all
    SLICE_X11Y73         FDCE                                         f  core/register/register_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.906    51.436    core/register/debug_clk
    SLICE_X11Y73         FDCE                                         r  core/register/register_reg[2][0]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.361    
                         clock uncertainty           -0.095    51.266    
    SLICE_X11Y73         FDCE (Recov_fdce_C_CLR)     -0.324    50.942    core/register/register_reg[2][0]
  -------------------------------------------------------------------
                         required time                         50.942    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                 42.357    

Slack (MET) :             42.357ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[2][11]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.349ns  (logic 0.338ns (3.615%)  route 9.011ns (96.385%))
  Logic Levels:           0  
  Clock Path Skew:        2.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 51.436 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    -0.764    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.338    -0.426 f  rst_all_reg/Q
                         net (fo=1367, routed)        9.011     8.585    core/register/rst_all
    SLICE_X11Y73         FDCE                                         f  core/register/register_reg[2][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.906    51.436    core/register/debug_clk
    SLICE_X11Y73         FDCE                                         r  core/register/register_reg[2][11]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.361    
                         clock uncertainty           -0.095    51.266    
    SLICE_X11Y73         FDCE (Recov_fdce_C_CLR)     -0.324    50.942    core/register/register_reg[2][11]
  -------------------------------------------------------------------
                         required time                         50.942    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                 42.357    

Slack (MET) :             42.357ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[2][14]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.349ns  (logic 0.338ns (3.615%)  route 9.011ns (96.385%))
  Logic Levels:           0  
  Clock Path Skew:        2.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 51.436 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    -0.764    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.338    -0.426 f  rst_all_reg/Q
                         net (fo=1367, routed)        9.011     8.585    core/register/rst_all
    SLICE_X11Y73         FDCE                                         f  core/register/register_reg[2][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.906    51.436    core/register/debug_clk
    SLICE_X11Y73         FDCE                                         r  core/register/register_reg[2][14]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.361    
                         clock uncertainty           -0.095    51.266    
    SLICE_X11Y73         FDCE (Recov_fdce_C_CLR)     -0.324    50.942    core/register/register_reg[2][14]
  -------------------------------------------------------------------
                         required time                         50.942    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                 42.357    

Slack (MET) :             42.357ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[2][8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.349ns  (logic 0.338ns (3.615%)  route 9.011ns (96.385%))
  Logic Levels:           0  
  Clock Path Skew:        2.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 51.436 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    -0.764    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.338    -0.426 f  rst_all_reg/Q
                         net (fo=1367, routed)        9.011     8.585    core/register/rst_all
    SLICE_X11Y73         FDCE                                         f  core/register/register_reg[2][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.906    51.436    core/register/debug_clk
    SLICE_X11Y73         FDCE                                         r  core/register/register_reg[2][8]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.361    
                         clock uncertainty           -0.095    51.266    
    SLICE_X11Y73         FDCE (Recov_fdce_C_CLR)     -0.324    50.942    core/register/register_reg[2][8]
  -------------------------------------------------------------------
                         required time                         50.942    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                 42.357    

Slack (MET) :             42.384ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[6][9]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.349ns  (logic 0.338ns (3.615%)  route 9.011ns (96.385%))
  Logic Levels:           0  
  Clock Path Skew:        2.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 51.436 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    -0.764    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.338    -0.426 f  rst_all_reg/Q
                         net (fo=1367, routed)        9.011     8.585    core/register/rst_all
    SLICE_X10Y73         FDCE                                         f  core/register/register_reg[6][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.906    51.436    core/register/debug_clk
    SLICE_X10Y73         FDCE                                         r  core/register/register_reg[6][9]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.361    
                         clock uncertainty           -0.095    51.266    
    SLICE_X10Y73         FDCE (Recov_fdce_C_CLR)     -0.297    50.969    core/register/register_reg[6][9]
  -------------------------------------------------------------------
                         required time                         50.969    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                 42.384    

Slack (MET) :             42.540ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[4][4]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 0.338ns (3.659%)  route 8.901ns (96.341%))
  Logic Levels:           0  
  Clock Path Skew:        2.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 51.509 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    -0.764    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.338    -0.426 f  rst_all_reg/Q
                         net (fo=1367, routed)        8.901     8.475    core/register/rst_all
    SLICE_X7Y69          FDCE                                         f  core/register/register_reg[4][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.979    51.509    core/register/debug_clk
    SLICE_X7Y69          FDCE                                         r  core/register/register_reg[4][4]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.434    
                         clock uncertainty           -0.095    51.339    
    SLICE_X7Y69          FDCE (Recov_fdce_C_CLR)     -0.324    51.015    core/register/register_reg[4][4]
  -------------------------------------------------------------------
                         required time                         51.015    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                 42.540    

Slack (MET) :             42.540ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[4][5]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 0.338ns (3.659%)  route 8.901ns (96.341%))
  Logic Levels:           0  
  Clock Path Skew:        2.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 51.509 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    -0.764    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.338    -0.426 f  rst_all_reg/Q
                         net (fo=1367, routed)        8.901     8.475    core/register/rst_all
    SLICE_X7Y69          FDCE                                         f  core/register/register_reg[4][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.979    51.509    core/register/debug_clk
    SLICE_X7Y69          FDCE                                         r  core/register/register_reg[4][5]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.434    
                         clock uncertainty           -0.095    51.339    
    SLICE_X7Y69          FDCE (Recov_fdce_C_CLR)     -0.324    51.015    core/register/register_reg[4][5]
  -------------------------------------------------------------------
                         required time                         51.015    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                 42.540    

Slack (MET) :             42.540ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[4][7]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 0.338ns (3.659%)  route 8.901ns (96.341%))
  Logic Levels:           0  
  Clock Path Skew:        2.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 51.509 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    -0.764    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.338    -0.426 f  rst_all_reg/Q
                         net (fo=1367, routed)        8.901     8.475    core/register/rst_all
    SLICE_X7Y69          FDCE                                         f  core/register/register_reg[4][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.979    51.509    core/register/debug_clk
    SLICE_X7Y69          FDCE                                         r  core/register/register_reg[4][7]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.434    
                         clock uncertainty           -0.095    51.339    
    SLICE_X7Y69          FDCE (Recov_fdce_C_CLR)     -0.324    51.015    core/register/register_reg[4][7]
  -------------------------------------------------------------------
                         required time                         51.015    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                 42.540    

Slack (MET) :             42.655ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[3][26]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.052ns  (logic 0.338ns (3.734%)  route 8.714ns (96.266%))
  Logic Levels:           0  
  Clock Path Skew:        2.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 51.437 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.332    -0.764    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.338    -0.426 f  rst_all_reg/Q
                         net (fo=1367, routed)        8.714     8.288    core/register/rst_all
    SLICE_X17Y77         FDCE                                         f  core/register/register_reg[3][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.878    48.857    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.913 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.529    49.442    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.530 f  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.907    51.437    core/register/debug_clk
    SLICE_X17Y77         FDCE                                         r  core/register/register_reg[3][26]/C  (IS_INVERTED)
                         clock pessimism             -0.075    51.362    
                         clock uncertainty           -0.095    51.267    
    SLICE_X17Y77         FDCE (Recov_fdce_C_CLR)     -0.324    50.943    core/register/register_reg[3][26]
  -------------------------------------------------------------------
                         required time                         50.943    
                         arrival time                          -8.288    
  -------------------------------------------------------------------
                         slack                                 42.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[25]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.132ns (6.754%)  route 1.822ns (93.246%))
  Logic Levels:           0  
  Clock Path Skew:        1.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 f  rst_all_reg/Q
                         net (fo=1367, routed)        1.822     1.465    core/reg_ID_EX/rst_all
    SLICE_X1Y52          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.214     0.870    core/reg_ID_EX/debug_clk
    SLICE_X1Y52          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[25]/C
                         clock pessimism              0.477     1.347    
    SLICE_X1Y52          FDCE (Remov_fdce_C_CLR)     -0.085     1.262    core/reg_ID_EX/PCurrent_EX_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[23]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.132ns (6.547%)  route 1.884ns (93.453%))
  Logic Levels:           0  
  Clock Path Skew:        1.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 f  rst_all_reg/Q
                         net (fo=1367, routed)        1.884     1.526    core/reg_ID_EX/rst_all
    SLICE_X2Y53          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.214     0.870    core/reg_ID_EX/debug_clk
    SLICE_X2Y53          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[23]/C
                         clock pessimism              0.477     1.347    
    SLICE_X2Y53          FDCE (Remov_fdce_C_CLR)     -0.065     1.282    core/reg_ID_EX/PCurrent_EX_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[24]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.132ns (6.548%)  route 1.884ns (93.452%))
  Logic Levels:           0  
  Clock Path Skew:        1.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 f  rst_all_reg/Q
                         net (fo=1367, routed)        1.884     1.526    core/reg_ID_EX/rst_all
    SLICE_X1Y53          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.214     0.870    core/reg_ID_EX/debug_clk
    SLICE_X1Y53          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[24]/C
                         clock pessimism              0.477     1.347    
    SLICE_X1Y53          FDCE (Remov_fdce_C_CLR)     -0.085     1.262    core/reg_ID_EX/PCurrent_EX_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[7]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.132ns (6.548%)  route 1.884ns (93.452%))
  Logic Levels:           0  
  Clock Path Skew:        1.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 f  rst_all_reg/Q
                         net (fo=1367, routed)        1.884     1.526    core/reg_ID_EX/rst_all
    SLICE_X1Y53          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.214     0.870    core/reg_ID_EX/debug_clk
    SLICE_X1Y53          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[7]/C
                         clock pessimism              0.477     1.347    
    SLICE_X1Y53          FDCE (Remov_fdce_C_CLR)     -0.085     1.262    core/reg_ID_EX/PCurrent_EX_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[31]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.132ns (5.971%)  route 2.079ns (94.029%))
  Logic Levels:           0  
  Clock Path Skew:        1.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 f  rst_all_reg/Q
                         net (fo=1367, routed)        2.079     1.721    core/reg_ID_EX/rst_all
    SLICE_X3Y49          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.305     0.960    core/reg_ID_EX/debug_clk
    SLICE_X3Y49          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[31]/C
                         clock pessimism              0.477     1.438    
    SLICE_X3Y49          FDCE (Remov_fdce_C_CLR)     -0.085     1.353    core/reg_ID_EX/PCurrent_EX_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[14]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.132ns (5.622%)  route 2.216ns (94.378%))
  Logic Levels:           0  
  Clock Path Skew:        1.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 f  rst_all_reg/Q
                         net (fo=1367, routed)        2.216     1.858    core/reg_ID_EX/rst_all
    SLICE_X2Y54          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.213     0.869    core/reg_ID_EX/debug_clk
    SLICE_X2Y54          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[14]/C
                         clock pessimism              0.477     1.346    
    SLICE_X2Y54          FDCE (Remov_fdce_C_CLR)     -0.065     1.281    core/reg_ID_EX/PCurrent_EX_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[26]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.132ns (5.622%)  route 2.216ns (94.378%))
  Logic Levels:           0  
  Clock Path Skew:        1.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 f  rst_all_reg/Q
                         net (fo=1367, routed)        2.216     1.858    core/reg_ID_EX/rst_all
    SLICE_X2Y54          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.213     0.869    core/reg_ID_EX/debug_clk
    SLICE_X2Y54          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[26]/C
                         clock pessimism              0.477     1.346    
    SLICE_X2Y54          FDCE (Remov_fdce_C_CLR)     -0.065     1.281    core/reg_ID_EX/PCurrent_EX_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.132ns (5.622%)  route 2.216ns (94.378%))
  Logic Levels:           0  
  Clock Path Skew:        1.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 f  rst_all_reg/Q
                         net (fo=1367, routed)        2.216     1.858    core/reg_ID_EX/rst_all
    SLICE_X2Y54          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.213     0.869    core/reg_ID_EX/debug_clk
    SLICE_X2Y54          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[3]/C
                         clock pessimism              0.477     1.346    
    SLICE_X2Y54          FDCE (Remov_fdce_C_CLR)     -0.065     1.281    core/reg_ID_EX/PCurrent_EX_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[10]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.132ns (5.622%)  route 2.216ns (94.378%))
  Logic Levels:           0  
  Clock Path Skew:        1.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 f  rst_all_reg/Q
                         net (fo=1367, routed)        2.216     1.858    core/reg_ID_EX/rst_all
    SLICE_X3Y54          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.213     0.869    core/reg_ID_EX/debug_clk
    SLICE_X3Y54          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[10]/C
                         clock pessimism              0.477     1.346    
    SLICE_X3Y54          FDCE (Remov_fdce_C_CLR)     -0.085     1.261    core/reg_ID_EX/PCurrent_EX_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[29]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.132ns (5.622%)  route 2.216ns (94.378%))
  Logic Levels:           0  
  Clock Path Skew:        1.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.012    -0.490    clk_cpu
    SLICE_X0Y30          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.132    -0.358 f  rst_all_reg/Q
                         net (fo=1367, routed)        2.216     1.858    core/reg_ID_EX/rst_all
    SLICE_X3Y54          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.210    -0.769    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.725 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.337    -0.387    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.344 r  data_reg[126][7]_i_3/O
                         net (fo=2641, routed)        1.213     0.869    core/reg_ID_EX/debug_clk
    SLICE_X3Y54          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[29]/C
                         clock pessimism              0.477     1.346    
    SLICE_X3Y54          FDCE (Remov_fdce_C_CLR)     -0.085     1.261    core/reg_ID_EX/PCurrent_EX_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.597    





