

================================================================
== Vivado HLS Report for 'bn'
================================================================
* Date:           Thu Mar  2 11:13:37 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        BN
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   61|   61|   61|   61|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+-----+-----+-----+-----+----------+
        |                              |                   |  Latency  |  Interval | Pipeline |
        |           Instance           |       Module      | min | max | min | max |   Type   |
        +------------------------------+-------------------+-----+-----+-----+-----+----------+
        |grp_sqrt_fixed_16_6_s_fu_556  |sqrt_fixed_16_6_s  |    7|    7|    1|    1| function |
        +------------------------------+-------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   59|   59|        32|          4|          1|     8|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      4|       -|      -|    -|
|Expression       |        -|      8|       0|   2822|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       24|      -|    4146|   6992|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    398|    -|
|Register         |        0|      -|    3347|    544|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       24|     12|    7493|  10756|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        8|      5|       7|     20|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+-------------------+---------+-------+-----+------+-----+
    |           Instance           |       Module      | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +------------------------------+-------------------+---------+-------+-----+------+-----+
    |bn_BETA_m_axi_U               |bn_BETA_m_axi      |        4|      0|  566|   766|    0|
    |bn_CTRL_s_axi_U               |bn_CTRL_s_axi      |        0|      0|  264|   424|    0|
    |bn_GAMMA_m_axi_U              |bn_GAMMA_m_axi     |        4|      0|  566|   766|    0|
    |bn_IN_r_m_axi_U               |bn_IN_r_m_axi      |        4|      0|  566|   766|    0|
    |bn_M_M_m_axi_U                |bn_M_M_m_axi       |        4|      0|  566|   766|    0|
    |bn_M_V_m_axi_U                |bn_M_V_m_axi       |        4|      0|  566|   766|    0|
    |bn_OUT_r_m_axi_U              |bn_OUT_r_m_axi     |        4|      0|  566|   766|    0|
    |grp_sqrt_fixed_16_6_s_fu_556  |sqrt_fixed_16_6_s  |        0|      0|  486|  1972|    0|
    +------------------------------+-------------------+---------+-------+-----+------+-----+
    |Total                         |                   |       24|      0| 4146|  6992|    0|
    +------------------------------+-------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |bn_mul_mul_13ns_1bkb_U2  |bn_mul_mul_13ns_1bkb  |  i0 * i1  |
    |bn_mul_mul_13ns_1bkb_U3  |bn_mul_mul_13ns_1bkb  |  i0 * i1  |
    |bn_mul_mul_13ns_1bkb_U4  |bn_mul_mul_13ns_1bkb  |  i0 * i1  |
    |bn_mul_mul_13ns_1bkb_U5  |bn_mul_mul_13ns_1bkb  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_1_fu_1789_p2            |     *    |      2|  0|  32|          16|          29|
    |mul_ln1118_3_fu_1984_p2            |     *    |      2|  0|  32|          16|          29|
    |mul_ln1118_5_fu_2265_p2            |     *    |      2|  0|  32|          16|          29|
    |mul_ln1118_7_fu_2559_p2            |     *    |      2|  0|  32|          16|          29|
    |add_ln1192_10_fu_2413_p2           |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_11_fu_2717_p2           |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_1_fu_1832_p2            |     +    |      0|  0|  54|          47|          47|
    |add_ln1192_2_fu_1241_p2            |     +    |      0|  0|  24|           1|          17|
    |add_ln1192_3_fu_2113_p2            |     +    |      0|  0|  54|          47|          47|
    |add_ln1192_4_fu_1431_p2            |     +    |      0|  0|  24|           1|          17|
    |add_ln1192_5_fu_2407_p2            |     +    |      0|  0|  54|          47|          47|
    |add_ln1192_6_fu_1609_p2            |     +    |      0|  0|  24|           1|          17|
    |add_ln1192_7_fu_2711_p2            |     +    |      0|  0|  54|          47|          47|
    |add_ln1192_8_fu_1838_p2            |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_9_fu_2119_p2            |     +    |      0|  0|  44|          37|          37|
    |add_ln1192_fu_1051_p2              |     +    |      0|  0|  24|           1|          17|
    |add_ln321_10_fu_834_p2             |     +    |      0|  0|  37|          30|          30|
    |add_ln321_11_fu_839_p2             |     +    |      0|  0|  37|          30|          30|
    |add_ln321_12_fu_844_p2             |     +    |      0|  0|  37|          30|          30|
    |add_ln321_13_fu_849_p2             |     +    |      0|  0|  37|          30|          30|
    |add_ln321_14_fu_854_p2             |     +    |      0|  0|  37|          30|          30|
    |add_ln321_15_fu_918_p2             |     +    |      0|  0|  37|          30|          30|
    |add_ln321_16_fu_923_p2             |     +    |      0|  0|  37|          30|          30|
    |add_ln321_17_fu_928_p2             |     +    |      0|  0|  37|          30|          30|
    |add_ln321_18_fu_933_p2             |     +    |      0|  0|  37|          30|          30|
    |add_ln321_19_fu_938_p2             |     +    |      0|  0|  37|          30|          30|
    |add_ln321_1_fu_666_p2              |     +    |      0|  0|  37|          30|          30|
    |add_ln321_20_fu_943_p2             |     +    |      0|  0|  37|          30|          30|
    |add_ln321_21_fu_947_p2             |     +    |      0|  0|  37|          30|          30|
    |add_ln321_22_fu_951_p2             |     +    |      0|  0|  37|          30|          30|
    |add_ln321_23_fu_955_p2             |     +    |      0|  0|  37|          30|          30|
    |add_ln321_2_fu_671_p2              |     +    |      0|  0|  37|          30|          30|
    |add_ln321_3_fu_676_p2              |     +    |      0|  0|  37|          30|          30|
    |add_ln321_4_fu_681_p2              |     +    |      0|  0|  37|          30|          30|
    |add_ln321_5_fu_750_p2              |     +    |      0|  0|  37|          30|          30|
    |add_ln321_6_fu_755_p2              |     +    |      0|  0|  37|          30|          30|
    |add_ln321_7_fu_760_p2              |     +    |      0|  0|  37|          30|          30|
    |add_ln321_8_fu_765_p2              |     +    |      0|  0|  37|          30|          30|
    |add_ln321_9_fu_770_p2              |     +    |      0|  0|  37|          30|          30|
    |add_ln321_fu_661_p2                |     +    |      0|  0|  37|          30|          30|
    |add_ln415_1_fu_2153_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln415_2_fu_2447_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln415_3_fu_2751_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln415_fu_1872_p2               |     +    |      0|  0|  23|          16|          16|
    |add_ln703_18_fu_1255_p2            |     +    |      0|  0|  23|           1|          16|
    |add_ln703_19_fu_1445_p2            |     +    |      0|  0|  23|           1|          16|
    |add_ln703_20_fu_1623_p2            |     +    |      0|  0|  23|           1|          16|
    |add_ln703_fu_1065_p2               |     +    |      0|  0|  23|           1|          16|
    |i_fu_960_p2                        |     +    |      0|  0|  15|           3|           6|
    |sub_ln1193_1_fu_1328_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_2_fu_1518_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_3_fu_1696_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_fu_1138_p2              |     -    |      0|  0|  24|          17|          17|
    |and_ln416_1_fu_2173_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_2_fu_2467_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_3_fu_2771_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_fu_1892_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln779_1_fu_2239_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln779_2_fu_2533_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln779_3_fu_2837_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln779_fu_1958_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln781_1_fu_2308_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln781_2_fu_2612_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln781_3_fu_2851_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_2014_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln785_1_fu_2328_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln785_2_fu_2632_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln785_3_fu_2932_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln785_fu_2034_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln786_10_fu_1464_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_11_fu_1550_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_12_fu_2649_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_13_fu_1642_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_14_fu_1728_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_15_fu_2875_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_1_fu_2253_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_2_fu_2547_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_3_fu_2857_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_4_fu_1170_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_5_fu_1972_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_6_fu_2051_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_7_fu_1274_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_8_fu_1360_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_9_fu_2345_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_1084_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state24_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state28_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state30_pp0_stage0_iter7  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state31_pp0_stage1_iter7  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1250                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1586                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1619                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1624                  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln768_1_fu_2219_p2            |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln768_2_fu_2513_p2            |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln768_3_fu_2817_p2            |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln768_fu_1938_p2              |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln879_1_fu_1932_p2            |   icmp   |      0|  0|  13|          11|           2|
    |icmp_ln879_2_fu_2197_p2            |   icmp   |      0|  0|  13|          10|           2|
    |icmp_ln879_3_fu_2213_p2            |   icmp   |      0|  0|  13|          11|           2|
    |icmp_ln879_4_fu_2491_p2            |   icmp   |      0|  0|  13|          10|           2|
    |icmp_ln879_5_fu_2507_p2            |   icmp   |      0|  0|  13|          11|           2|
    |icmp_ln879_6_fu_2795_p2            |   icmp   |      0|  0|  13|          10|           2|
    |icmp_ln879_7_fu_2811_p2            |   icmp   |      0|  0|  13|          11|           2|
    |icmp_ln879_fu_1916_p2              |   icmp   |      0|  0|  13|          10|           2|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter2  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage1_iter2  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state25_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state27_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_io                 |    or    |      0|  0|   2|           1|           1|
    |or_ln340_10_fu_1482_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_11_fu_1568_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_12_fu_2654_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_13_fu_2660_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_14_fu_2665_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_15_fu_1660_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_16_fu_1746_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_17_fu_2938_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_18_fu_2943_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_19_fu_2948_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_1188_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_2056_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_2062_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_2067_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_5_fu_1292_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_6_fu_1378_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_7_fu_2350_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_8_fu_2356_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_9_fu_2361_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_1102_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln785_1_fu_2318_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln785_2_fu_2622_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln785_3_fu_2922_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln785_fu_2024_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln786_1_fu_2334_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln786_2_fu_2638_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln786_3_fu_2863_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_2040_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln91_1_fu_825_p2                |    or    |      0|  0|   5|           5|           2|
    |or_ln91_2_fu_909_p2                |    or    |      0|  0|   5|           5|           2|
    |or_ln91_fu_740_p2                  |    or    |      0|  0|   5|           5|           1|
    |result_0_V_fu_2087_p3              |  select  |      0|  0|  16|           1|          16|
    |result_1_V_fu_2381_p3              |  select  |      0|  0|  16|           1|          16|
    |result_2_V_fu_2685_p3              |  select  |      0|  0|  16|           1|          16|
    |select_ln340_10_fu_1666_p3         |  select  |      0|  0|  16|           1|          15|
    |select_ln340_11_fu_2953_p3         |  select  |      0|  0|  16|           1|          15|
    |select_ln340_13_fu_1384_p3         |  select  |      0|  0|  16|           1|          15|
    |select_ln340_14_fu_1400_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln340_17_fu_1574_p3         |  select  |      0|  0|  16|           1|          15|
    |select_ln340_18_fu_1590_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln340_21_fu_1752_p3         |  select  |      0|  0|  16|           1|          15|
    |select_ln340_22_fu_1768_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln340_23_fu_2966_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln340_2_fu_1194_p3          |  select  |      0|  0|  16|           1|          15|
    |select_ln340_3_fu_1210_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln340_4_fu_2073_p3          |  select  |      0|  0|  16|           1|          15|
    |select_ln340_5_fu_1298_p3          |  select  |      0|  0|  16|           1|          15|
    |select_ln340_7_fu_2367_p3          |  select  |      0|  0|  16|           1|          15|
    |select_ln340_8_fu_1488_p3          |  select  |      0|  0|  16|           1|          15|
    |select_ln340_9_fu_2671_p3          |  select  |      0|  0|  16|           1|          15|
    |select_ln340_fu_1108_p3            |  select  |      0|  0|  16|           1|          15|
    |select_ln388_10_fu_1760_p3         |  select  |      0|  0|  17|           1|          17|
    |select_ln388_11_fu_2960_p3         |  select  |      0|  0|  17|           1|          17|
    |select_ln388_1_fu_1202_p3          |  select  |      0|  0|  17|           1|          17|
    |select_ln388_2_fu_2080_p3          |  select  |      0|  0|  17|           1|          17|
    |select_ln388_3_fu_1306_p3          |  select  |      0|  0|  17|           1|          17|
    |select_ln388_4_fu_1392_p3          |  select  |      0|  0|  17|           1|          17|
    |select_ln388_5_fu_2374_p3          |  select  |      0|  0|  17|           1|          17|
    |select_ln388_6_fu_1496_p3          |  select  |      0|  0|  17|           1|          17|
    |select_ln388_7_fu_1582_p3          |  select  |      0|  0|  17|           1|          17|
    |select_ln388_8_fu_2678_p3          |  select  |      0|  0|  17|           1|          17|
    |select_ln388_9_fu_1674_p3          |  select  |      0|  0|  17|           1|          17|
    |select_ln388_fu_1116_p3            |  select  |      0|  0|  17|           1|          17|
    |select_ln416_1_fu_2245_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln416_2_fu_2539_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln416_3_fu_2843_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln416_fu_1964_p3            |  select  |      0|  0|   2|           1|           1|
    |select_ln777_1_fu_2303_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_2_fu_2607_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_3_fu_2911_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_fu_2009_p3            |  select  |      0|  0|   2|           1|           1|
    |x_V_1_fu_1314_p3                   |  select  |      0|  0|  16|           1|          16|
    |x_V_2_fu_1504_p3                   |  select  |      0|  0|  16|           1|          16|
    |x_V_3_fu_1682_p3                   |  select  |      0|  0|  16|           1|          16|
    |x_V_fu_1124_p3                     |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_10_fu_1654_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_11_fu_1366_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_12_fu_1470_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_13_fu_1556_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_14_fu_1648_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_15_fu_1734_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_1_fu_1182_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_1562_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_1740_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_4_fu_1090_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_5_fu_1286_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_6_fu_1372_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_7_fu_1176_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_8_fu_1476_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_9_fu_1280_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_1096_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_1_fu_2167_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_2_fu_2461_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_3_fu_2765_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_fu_1886_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_1_fu_2233_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_2_fu_2527_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_3_fu_2831_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_1952_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_1_fu_2029_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_2_fu_2312_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_3_fu_2323_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_4_fu_2616_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_5_fu_2627_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_6_fu_2916_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_7_fu_2927_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_fu_2018_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_10_fu_1722_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_11_fu_2869_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_1164_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_2045_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_1636_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_1268_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_5_fu_1354_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_6_fu_2339_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_7_fu_1458_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_8_fu_1544_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_9_fu_2643_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_1078_p2               |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      8|  0|2822|        1574|        2212|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |BETA_ARADDR                       |  27|          5|   32|        160|
    |BETA_blk_n_AR                     |   9|          2|    1|          2|
    |BETA_blk_n_R                      |   9|          2|    1|          2|
    |GAMMA_ARADDR                      |  27|          5|   32|        160|
    |GAMMA_blk_n_AR                    |   9|          2|    1|          2|
    |GAMMA_blk_n_R                     |   9|          2|    1|          2|
    |IN_r_ARADDR                       |  27|          5|   32|        160|
    |IN_r_blk_n_AR                     |   9|          2|    1|          2|
    |IN_r_blk_n_R                      |   9|          2|    1|          2|
    |M_M_ARADDR                        |  27|          5|   32|        160|
    |M_M_blk_n_AR                      |   9|          2|    1|          2|
    |M_M_blk_n_R                       |   9|          2|    1|          2|
    |M_V_ARADDR                        |  27|          5|   32|        160|
    |M_V_blk_n_AR                      |   9|          2|    1|          2|
    |M_V_blk_n_R                       |   9|          2|    1|          2|
    |OUT_r_AWADDR                      |  27|          5|   32|        160|
    |OUT_r_WDATA                       |  27|          5|   64|        320|
    |OUT_r_blk_n_AW                    |   9|          2|    1|          2|
    |OUT_r_blk_n_B                     |   9|          2|    1|          2|
    |OUT_r_blk_n_W                     |   9|          2|    1|          2|
    |ap_NS_fsm                         |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter7           |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_548_p4      |   9|          2|    6|         12|
    |grp_sqrt_fixed_16_6_s_fu_556_x_V  |  27|          5|   16|         80|
    |i_0_reg_544                       |   9|          2|    6|         12|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 398|         79|  299|       1419|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |add_ln321_10_reg_3252         |  30|   0|   30|          0|
    |add_ln321_11_reg_3257         |  30|   0|   30|          0|
    |add_ln321_12_reg_3262         |  30|   0|   30|          0|
    |add_ln321_13_reg_3267         |  30|   0|   30|          0|
    |add_ln321_14_reg_3272         |  30|   0|   30|          0|
    |add_ln321_15_reg_3307         |  30|   0|   30|          0|
    |add_ln321_16_reg_3312         |  30|   0|   30|          0|
    |add_ln321_17_reg_3317         |  30|   0|   30|          0|
    |add_ln321_18_reg_3322         |  30|   0|   30|          0|
    |add_ln321_19_reg_3327         |  30|   0|   30|          0|
    |add_ln321_1_reg_3131          |  30|   0|   30|          0|
    |add_ln321_20_reg_3332         |  30|   0|   30|          0|
    |add_ln321_21_reg_3337         |  30|   0|   30|          0|
    |add_ln321_22_reg_3342         |  30|   0|   30|          0|
    |add_ln321_23_reg_3347         |  30|   0|   30|          0|
    |add_ln321_2_reg_3136          |  30|   0|   30|          0|
    |add_ln321_3_reg_3141          |  30|   0|   30|          0|
    |add_ln321_4_reg_3146          |  30|   0|   30|          0|
    |add_ln321_5_reg_3192          |  30|   0|   30|          0|
    |add_ln321_6_reg_3197          |  30|   0|   30|          0|
    |add_ln321_7_reg_3202          |  30|   0|   30|          0|
    |add_ln321_8_reg_3207          |  30|   0|   30|          0|
    |add_ln321_9_reg_3212          |  30|   0|   30|          0|
    |add_ln321_reg_3126            |  30|   0|   30|          0|
    |add_ln415_1_reg_3627          |  16|   0|   16|          0|
    |add_ln415_2_reg_3698          |  16|   0|   16|          0|
    |add_ln415_3_reg_3763          |  16|   0|   16|          0|
    |add_ln415_reg_3562            |  16|   0|   16|          0|
    |and_ln416_1_reg_3633          |   1|   0|    1|          0|
    |and_ln416_2_reg_3704          |   1|   0|    1|          0|
    |and_ln416_3_reg_3769          |   1|   0|    1|          0|
    |and_ln416_reg_3568            |   1|   0|    1|          0|
    |and_ln781_3_reg_3789          |   1|   0|    1|          0|
    |and_ln786_15_reg_3799         |   1|   0|    1|          0|
    |and_ln786_1_reg_3655          |   1|   0|    1|          0|
    |and_ln786_2_reg_3726          |   1|   0|    1|          0|
    |and_ln786_3_reg_3794          |   1|   0|    1|          0|
    |and_ln786_5_reg_3590          |   1|   0|    1|          0|
    |ap_CS_fsm                     |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7       |   1|   0|    1|          0|
    |i_0_reg_544                   |   6|   0|    6|          0|
    |i_reg_3352                    |   6|   0|    6|          0|
    |icmp_ln768_1_reg_3650         |   1|   0|    1|          0|
    |icmp_ln768_2_reg_3721         |   1|   0|    1|          0|
    |icmp_ln768_3_reg_3784         |   1|   0|    1|          0|
    |icmp_ln768_reg_3585           |   1|   0|    1|          0|
    |icmp_ln879_1_reg_3579         |   1|   0|    1|          0|
    |icmp_ln879_3_reg_3644         |   1|   0|    1|          0|
    |icmp_ln879_5_reg_3715         |   1|   0|    1|          0|
    |icmp_ln879_7_reg_3779         |   1|   0|    1|          0|
    |in_m_1_V_reg_3413             |  16|   0|   16|          0|
    |in_m_2_V_reg_3449             |  16|   0|   16|          0|
    |in_m_3_V_reg_3485             |  16|   0|   16|          0|
    |moving_mean_m_1_V_reg_3418    |  16|   0|   16|          0|
    |moving_mean_m_2_V_reg_3454    |  16|   0|   16|          0|
    |moving_mean_m_3_V_reg_3490    |  16|   0|   16|          0|
    |moving_variance_m_1_reg_3423  |  16|   0|   16|          0|
    |moving_variance_m_2_reg_3459  |  16|   0|   16|          0|
    |moving_variance_m_3_reg_3495  |  16|   0|   16|          0|
    |mul_ln1118_1_reg_3536         |  45|   0|   45|          0|
    |mul_ln1118_2_reg_3551         |  29|   0|   29|          0|
    |mul_ln1118_3_reg_3596         |  45|   0|   45|          0|
    |mul_ln1118_4_reg_3611         |  29|   0|   29|          0|
    |mul_ln1118_5_reg_3661         |  45|   0|   45|          0|
    |mul_ln1118_6_reg_3676         |  29|   0|   29|          0|
    |mul_ln1118_7_reg_3732         |  45|   0|   45|          0|
    |mul_ln1118_reg_3531           |  29|   0|   29|          0|
    |p_cast31_reg_3101             |  29|   0|   30|          1|
    |p_cast32_reg_3093             |  29|   0|   30|          1|
    |p_cast33_reg_3085             |  29|   0|   30|          1|
    |p_cast34_reg_3077             |  29|   0|   30|          1|
    |p_cast35_reg_3069             |  29|   0|   30|          1|
    |p_cast_reg_3109               |  29|   0|   30|          1|
    |reg_561                       |  13|   0|   13|          0|
    |result_0_V_reg_3616           |  16|   0|   16|          0|
    |result_1_V_reg_3687           |  16|   0|   16|          0|
    |result_2_V_reg_3753           |  16|   0|   16|          0|
    |result_pack_0_V_1_fu_188      |  64|   0|   64|          0|
    |result_pack_1_V_1_fu_192      |  64|   0|   64|          0|
    |result_pack_2_V_1_fu_196      |  64|   0|   64|          0|
    |result_pack_3_V_1_fu_200      |  64|   0|   64|          0|
    |select_ln340_14_reg_3470      |  16|   0|   16|          0|
    |select_ln340_18_reg_3506      |  16|   0|   16|          0|
    |select_ln340_22_reg_3526      |  16|   0|   16|          0|
    |select_ln340_23_reg_3811      |  16|   0|   16|          0|
    |select_ln340_3_reg_3434       |  16|   0|   16|          0|
    |tmp_37_reg_3117               |   1|   0|    1|          0|
    |tmp_42_reg_3556               |   1|   0|    1|          0|
    |tmp_44_reg_3546               |   1|   0|    1|          0|
    |tmp_46_reg_3574               |   1|   0|    1|          0|
    |tmp_52_reg_3621               |   1|   0|    1|          0|
    |tmp_54_reg_3606               |   1|   0|    1|          0|
    |tmp_56_reg_3639               |   1|   0|    1|          0|
    |tmp_62_reg_3692               |   1|   0|    1|          0|
    |tmp_64_reg_3671               |   1|   0|    1|          0|
    |tmp_66_reg_3710               |   1|   0|    1|          0|
    |tmp_72_reg_3758               |   1|   0|    1|          0|
    |tmp_74_reg_3742               |   1|   0|    1|          0|
    |tmp_76_reg_3774               |   1|   0|    1|          0|
    |trunc_ln1118_1_reg_3439       |  16|   0|   16|          0|
    |trunc_ln1118_2_reg_3475       |  16|   0|   16|          0|
    |trunc_ln1118_3_reg_3511       |  16|   0|   16|          0|
    |trunc_ln1118_reg_3403         |  16|   0|   16|          0|
    |trunc_ln1192_1_reg_3601       |  37|   0|   37|          0|
    |trunc_ln1192_2_reg_3666       |  37|   0|   37|          0|
    |trunc_ln1192_3_reg_3737       |  37|   0|   37|          0|
    |trunc_ln1192_reg_3541         |  37|   0|   37|          0|
    |trunc_ln321_reg_3151          |   5|   0|    5|          0|
    |trunc_ln339_1_reg_3392        |  16|   0|   16|          0|
    |trunc_ln339_2_reg_3397        |  16|   0|   16|          0|
    |trunc_ln339_reg_3387          |  16|   0|   16|          0|
    |trunc_ln728_1_reg_3444        |  16|   0|   16|          0|
    |trunc_ln728_2_reg_3480        |  16|   0|   16|          0|
    |trunc_ln728_3_reg_3516        |  16|   0|   16|          0|
    |trunc_ln728_reg_3408          |  16|   0|   16|          0|
    |x_V_1_reg_3465                |  16|   0|   16|          0|
    |x_V_2_reg_3501                |  16|   0|   16|          0|
    |x_V_3_reg_3521                |  16|   0|   16|          0|
    |x_V_reg_3429                  |  16|   0|   16|          0|
    |zext_ln321_12_reg_3247        |   4|   0|   30|         26|
    |zext_ln321_6_reg_3187         |   4|   0|   30|         26|
    |zext_ln321_reg_3121           |   6|   0|   30|         24|
    |add_ln321_20_reg_3332         |  64|  32|   30|          0|
    |add_ln321_21_reg_3337         |  64|  32|   30|          0|
    |add_ln321_22_reg_3342         |  64|  32|   30|          0|
    |add_ln321_23_reg_3347         |  64|  32|   30|          0|
    |select_ln340_14_reg_3470      |  64|  32|   16|          0|
    |select_ln340_18_reg_3506      |  64|  32|   16|          0|
    |select_ln340_22_reg_3526      |  64|  32|   16|          0|
    |select_ln340_3_reg_3434       |  64|  32|   16|          0|
    |tmp_37_reg_3117               |  64|  32|    1|          0|
    |trunc_ln1118_1_reg_3439       |  64|  32|   16|          0|
    |trunc_ln1118_2_reg_3475       |  64|  32|   16|          0|
    |trunc_ln1118_3_reg_3511       |  64|  32|   16|          0|
    |trunc_ln1118_reg_3403         |  64|  32|   16|          0|
    |trunc_ln728_1_reg_3444        |  64|  32|   16|          0|
    |trunc_ln728_2_reg_3480        |  64|  32|   16|          0|
    |trunc_ln728_3_reg_3516        |  64|  32|   16|          0|
    |trunc_ln728_reg_3408          |  64|  32|   16|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |3347| 544| 2654|         82|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID    |  in |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_AWREADY    | out |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_AWADDR     |  in |    6|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_WVALID     |  in |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_WREADY     | out |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_WDATA      |  in |   32|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_WSTRB      |  in |    4|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_ARVALID    |  in |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_ARREADY    | out |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_ARADDR     |  in |    6|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_RVALID     | out |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_RREADY     |  in |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_RDATA      | out |   32|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_RRESP      | out |    2|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_BVALID     | out |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_BREADY     |  in |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_BRESP      | out |    2|    s_axi   |     CTRL     |    scalar    |
|ap_clk                |  in |    1| ap_ctrl_hs |      bn      | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |      bn      | return value |
|interrupt             | out |    1| ap_ctrl_hs |      bn      | return value |
|m_axi_IN_r_AWVALID    | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWREADY    |  in |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWADDR     | out |   32|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWID       | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWLEN      | out |    8|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWSIZE     | out |    3|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWBURST    | out |    2|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWLOCK     | out |    2|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWCACHE    | out |    4|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWPROT     | out |    3|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWQOS      | out |    4|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWREGION   | out |    4|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWUSER     | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_WVALID     | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_WREADY     |  in |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_WDATA      | out |   64|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_WSTRB      | out |    8|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_WLAST      | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_WID        | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_WUSER      | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARVALID    | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARREADY    |  in |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARADDR     | out |   32|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARID       | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARLEN      | out |    8|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARSIZE     | out |    3|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARBURST    | out |    2|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARLOCK     | out |    2|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARCACHE    | out |    4|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARPROT     | out |    3|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARQOS      | out |    4|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARREGION   | out |    4|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARUSER     | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_RVALID     |  in |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_RREADY     | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_RDATA      |  in |   64|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_RLAST      |  in |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_RID        |  in |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_RUSER      |  in |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_RRESP      |  in |    2|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_BVALID     |  in |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_BREADY     | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_BRESP      |  in |    2|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_BID        |  in |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_BUSER      |  in |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_BETA_AWVALID    | out |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_AWREADY    |  in |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_AWADDR     | out |   32|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_AWID       | out |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_AWLEN      | out |    8|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_AWSIZE     | out |    3|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_AWBURST    | out |    2|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_AWLOCK     | out |    2|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_AWCACHE    | out |    4|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_AWPROT     | out |    3|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_AWQOS      | out |    4|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_AWREGION   | out |    4|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_AWUSER     | out |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_WVALID     | out |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_WREADY     |  in |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_WDATA      | out |   64|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_WSTRB      | out |    8|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_WLAST      | out |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_WID        | out |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_WUSER      | out |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_ARVALID    | out |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_ARREADY    |  in |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_ARADDR     | out |   32|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_ARID       | out |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_ARLEN      | out |    8|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_ARSIZE     | out |    3|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_ARBURST    | out |    2|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_ARLOCK     | out |    2|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_ARCACHE    | out |    4|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_ARPROT     | out |    3|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_ARQOS      | out |    4|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_ARREGION   | out |    4|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_ARUSER     | out |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_RVALID     |  in |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_RREADY     | out |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_RDATA      |  in |   64|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_RLAST      |  in |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_RID        |  in |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_RUSER      |  in |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_RRESP      |  in |    2|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_BVALID     |  in |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_BREADY     | out |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_BRESP      |  in |    2|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_BID        |  in |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_BUSER      |  in |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_GAMMA_AWVALID   | out |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_AWREADY   |  in |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_AWADDR    | out |   32|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_AWID      | out |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_AWLEN     | out |    8|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_AWSIZE    | out |    3|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_AWBURST   | out |    2|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_AWLOCK    | out |    2|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_AWCACHE   | out |    4|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_AWPROT    | out |    3|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_AWQOS     | out |    4|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_AWREGION  | out |    4|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_AWUSER    | out |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_WVALID    | out |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_WREADY    |  in |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_WDATA     | out |   64|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_WSTRB     | out |    8|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_WLAST     | out |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_WID       | out |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_WUSER     | out |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_ARVALID   | out |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_ARREADY   |  in |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_ARADDR    | out |   32|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_ARID      | out |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_ARLEN     | out |    8|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_ARSIZE    | out |    3|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_ARBURST   | out |    2|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_ARLOCK    | out |    2|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_ARCACHE   | out |    4|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_ARPROT    | out |    3|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_ARQOS     | out |    4|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_ARREGION  | out |    4|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_ARUSER    | out |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_RVALID    |  in |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_RREADY    | out |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_RDATA     |  in |   64|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_RLAST     |  in |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_RID       |  in |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_RUSER     |  in |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_RRESP     |  in |    2|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_BVALID    |  in |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_BREADY    | out |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_BRESP     |  in |    2|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_BID       |  in |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_BUSER     |  in |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_M_M_AWVALID     | out |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_AWREADY     |  in |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_AWADDR      | out |   32|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_AWID        | out |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_AWLEN       | out |    8|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_AWSIZE      | out |    3|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_AWBURST     | out |    2|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_AWLOCK      | out |    2|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_AWCACHE     | out |    4|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_AWPROT      | out |    3|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_AWQOS       | out |    4|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_AWREGION    | out |    4|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_AWUSER      | out |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_WVALID      | out |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_WREADY      |  in |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_WDATA       | out |   64|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_WSTRB       | out |    8|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_WLAST       | out |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_WID         | out |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_WUSER       | out |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_ARVALID     | out |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_ARREADY     |  in |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_ARADDR      | out |   32|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_ARID        | out |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_ARLEN       | out |    8|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_ARSIZE      | out |    3|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_ARBURST     | out |    2|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_ARLOCK      | out |    2|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_ARCACHE     | out |    4|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_ARPROT      | out |    3|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_ARQOS       | out |    4|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_ARREGION    | out |    4|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_ARUSER      | out |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_RVALID      |  in |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_RREADY      | out |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_RDATA       |  in |   64|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_RLAST       |  in |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_RID         |  in |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_RUSER       |  in |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_RRESP       |  in |    2|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_BVALID      |  in |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_BREADY      | out |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_BRESP       |  in |    2|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_BID         |  in |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_BUSER       |  in |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_V_AWVALID     | out |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_AWREADY     |  in |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_AWADDR      | out |   32|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_AWID        | out |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_AWLEN       | out |    8|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_AWSIZE      | out |    3|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_AWBURST     | out |    2|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_AWLOCK      | out |    2|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_AWCACHE     | out |    4|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_AWPROT      | out |    3|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_AWQOS       | out |    4|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_AWREGION    | out |    4|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_AWUSER      | out |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_WVALID      | out |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_WREADY      |  in |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_WDATA       | out |   64|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_WSTRB       | out |    8|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_WLAST       | out |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_WID         | out |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_WUSER       | out |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_ARVALID     | out |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_ARREADY     |  in |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_ARADDR      | out |   32|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_ARID        | out |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_ARLEN       | out |    8|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_ARSIZE      | out |    3|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_ARBURST     | out |    2|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_ARLOCK      | out |    2|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_ARCACHE     | out |    4|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_ARPROT      | out |    3|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_ARQOS       | out |    4|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_ARREGION    | out |    4|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_ARUSER      | out |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_RVALID      |  in |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_RREADY      | out |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_RDATA       |  in |   64|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_RLAST       |  in |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_RID         |  in |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_RUSER       |  in |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_RRESP       |  in |    2|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_BVALID      |  in |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_BREADY      | out |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_BRESP       |  in |    2|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_BID         |  in |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_BUSER       |  in |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_OUT_r_AWVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WVALID    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WREADY    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WDATA     | out |   64|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WSTRB     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WLAST     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WID       | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WUSER     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RDATA     |  in |   64|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RLAST     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

