"CLK0",,"CLK0","CLK0"
"Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0",,"Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0","Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0"
