Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 12 Dec 2018 08:47:22 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga002.jf.intel.com (orsmga002.jf.intel.com [10.7.209.21])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id B206C580380
	for <like.xu@linux.intel.com>; Tue, 11 Dec 2018 06:51:20 -0800 (PST)
Received: from fmsmga102.fm.intel.com ([10.1.193.69])
  by orsmga002-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 11 Dec 2018 06:51:20 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AqTuJ0xFLQvXz9hNpho8YW51GYnF86YWxBRYc798d?=
 =?us-ascii?q?s5kLTJ76p82/bnLW6fgltlLVR4KTs6sC17KG9fi4EUU7or+5+EgYd5JNUxJXwe?=
 =?us-ascii?q?43pCcHRPC/NEvgMfTxZDY7FskRHHVs/nW8LFQHUJ2mPw6arXK99yMdFQviPgRp?=
 =?us-ascii?q?OOv1BpTSj8Oq3Oyu5pHfeQpFiCa+bL9oMBm6sRjau9ULj4dlNqs/0AbCrGFSe+?=
 =?us-ascii?q?RRy2NoJFaTkAj568yt4pNt8Dletuw4+cJYXqr0Y6o3TbpDDDQ7KG81/9HktQPC?=
 =?us-ascii?q?TQSU+HQRVHgdnwdSDAjE6BH6WYrxsjf/u+Fg1iSWIdH6QLYpUjm58axlVAHnhz?=
 =?us-ascii?q?sGNz4h8WHYlMpwjL5AoBm8oxBz2pPYbJ2JOPZ7eK7WYNEUSndbXstJWCNBDIGz?=
 =?us-ascii?q?YYsBAeQCI+hXs5Tzp0MMoBW8CgSgGe3ixiNWiX/txqA6z/gtHBva0AA8A94Dsn?=
 =?us-ascii?q?LZp8j1OqcIVuC1ybHFwy/dYPNKxzj98pXDfBc7rvCMQL1/b87RyU0yHA7CllWf?=
 =?us-ascii?q?t5DlMC2P1ugXtmiU9ephWv+xhG4jrwF8uTyvxsYqiobTnIIVzUrI9SJjwIY6PN?=
 =?us-ascii?q?C1TlNwb928EJZIqS2WK4h7Ttk/T211uys20KMKtJC7cSQQ1ZgqxQbTZ+KGfoSU?=
 =?us-ascii?q?4B/uUeiRLDRji355fb+yiBW//Emvx+D5SMW4zFNHoy9Ln9TDuX0A0QHY5NKdRf?=
 =?us-ascii?q?tn5Eih3C6C1wDN5eFAJkA5ja7bK586wr4sjZofq0vDHinrmEnsi6+WbEok9vCp?=
 =?us-ascii?q?6+ThfLrmuoeRO5Fohgz9KKgih9GzDOciPgQQUWWW+f6w2KDh8EHhRbVFlPw2kq?=
 =?us-ascii?q?3XsJDAIsQbo7a0AxZL3YYm9hazFiqp38oGnXYZKFJJYQmIj4/0O1HIPP/3E+y/?=
 =?us-ascii?q?j1OokDdqxPDJIKftA5rQLnXblLfhfLB961NTyQYpzNBf4Y5UBa8FIP7pRkDxs9?=
 =?us-ascii?q?nYAwQ/MwyzxebnB9N91p4EVWKIGK+ZP7vesUWU6eI3P+mMeIgVtS75K/gk5P7h?=
 =?us-ascii?q?k2U1mFAAfaSy2ZsXaXa4HulpIkmDYHrshMsBHnkOvgYkUOPqj1iCAnZuYW2vVf?=
 =?us-ascii?q?c8+i0jE9DhSoPCXZy2xrqG2ii9A9tRfG8BD1mNFXLhccKDQ+sNbySJZdZslyFB?=
 =?us-ascii?q?WbW/Roty6Be1qQWvzrNmKvbTqDQVsI+m2NVr6umWjxwr6DFvE+yb1GeCSXwymX?=
 =?us-ascii?q?kHECQr1qJyqlAo11GYzKJjiOZZH9EA2/QcaAYxNZfGw6RaBtb+VxjaedHBHEyn?=
 =?us-ascii?q?SdWvGz13Tt83z9IUeEF7M9GjiBnZ2GytGbBDxJKRA5lhyq/A0mK5As9sx3vC0O?=
 =?us-ascii?q?F1l1Q6T9EJMGS3iqN78yDXBojAiULfkLylI/dPlBXR/XuOmDLd9HpTVxR9BOCc?=
 =?us-ascii?q?BSgS?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0DAAQB9zg9cmBHrdtBlH4F4gTGCTxODe?=
 =?us-ascii?q?4h4izGCDXyWVoFxFhgUhy4iNAkNAQMBAQEBAQECARMBAQEBAQgLCwYbDiMMgjY?=
 =?us-ascii?q?FAgMaAQaCXAECAwECIAQZAQEECikBAgMBAgYBAQoLDQICIgQCAgMBHhIBBQEcB?=
 =?us-ascii?q?hMFgxyCAgEEmW08ih1wfDOCdgEBBYcnCBJ5izCBVz+BEYJdNYRtgxiCV49BkTw?=
 =?us-ascii?q?HAoIiBI8rGJFAmSQPIYElgg4zGjB0BoI1gicXEohMhT9BMYEHiBVVgXcBAQ?=
X-IPAS-Result: =?us-ascii?q?A0DAAQB9zg9cmBHrdtBlH4F4gTGCTxODe4h4izGCDXyWVoF?=
 =?us-ascii?q?xFhgUhy4iNAkNAQMBAQEBAQECARMBAQEBAQgLCwYbDiMMgjYFAgMaAQaCXAECA?=
 =?us-ascii?q?wECIAQZAQEECikBAgMBAgYBAQoLDQICIgQCAgMBHhIBBQEcBhMFgxyCAgEEmW0?=
 =?us-ascii?q?8ih1wfDOCdgEBBYcnCBJ5izCBVz+BEYJdNYRtgxiCV49BkTwHAoIiBI8rGJFAm?=
 =?us-ascii?q?SQPIYElgg4zGjB0BoI1gicXEohMhT9BMYEHiBVVgXcBAQ?=
X-IronPort-AV: E=Sophos;i="5.56,342,1539673200"; 
   d="scan'208";a="56417430"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 11 Dec 2018 06:51:19 -0800
Received: from localhost ([::1]:38513 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gWjNX-00030e-1s
	for like.xu@linux.intel.com; Tue, 11 Dec 2018 09:51:19 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:47262)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gWjNA-0002z1-Or
	for qemu-devel@nongnu.org; Tue, 11 Dec 2018 09:50:57 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gWjN9-0004zL-Qc
	for qemu-devel@nongnu.org; Tue, 11 Dec 2018 09:50:56 -0500
Received: from mail-ot1-x344.google.com ([2607:f8b0:4864:20::344]:44337)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <peter.maydell@linaro.org>)
	id 1gWjN9-0004ys-Cj
	for qemu-devel@nongnu.org; Tue, 11 Dec 2018 09:50:55 -0500
Received: by mail-ot1-x344.google.com with SMTP id f18so14216089otl.11
	for <qemu-devel@nongnu.org>; Tue, 11 Dec 2018 06:50:55 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=mime-version:references:in-reply-to:from:date:message-id:subject:to
	:cc; bh=EK9Hdi/IWJB3Mmescpm6/RRmnR9ZL4KsmAApQSGyHdk=;
	b=icgDaYXKlh59jF4/SXArTsb/gPTcGItSEUw4c4cltQ98zyC/oWCePdkX5PYvRwwoEd
	L0VZIUxMslvKE99O6Btq8T5GjpY9zbYAaO/RvJSp9TqTUCPv7EeaZvqE/PA0CBlDcak7
	USjqyczlirpaxzGgFA3CR7gOYKpjjC69FO17g=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:mime-version:references:in-reply-to:from:date
	:message-id:subject:to:cc;
	bh=EK9Hdi/IWJB3Mmescpm6/RRmnR9ZL4KsmAApQSGyHdk=;
	b=HVQsYWdZBiQzn+LrCi8HD5rb57FfRZhh+5yl/p7R7WyuJNu5s+EZDwVtbTLc2LOfM+
	RpCkDC5jCdB5g/UqdUOmx/pgLxJg2X7S/Fz2LBCakbiU44g8bzN6f34p2Y/DpYQ0CoUz
	aJU6yi2KZ1uh/CVGXgFsLK9Ld8O/gAMZvjO4pW4I0LPUOA5e8RrJb12Qwh2rExbVPtqX
	LwFKW8fiWdaievS6wID/9RyhpTFlAATskrMrqfaRo/mw53vwYu8CaM8KOn4csv+vsVfK
	HIEojkOyNPZDFhlzQDuvGlISWhMecFmx3ntOl/cWqJnWzLu+PeYrR3gO0tKeNybyMrWb
	eBnA==
X-Gm-Message-State: AA+aEWaRS2CV7fs+Urgl5rEgEY/Qz292/fDoySRmjZWnV/VJd/tPcI30
	9vV2o2G4qIbVjwLvgez5YglTbnb0q0NUbElbE5RRWw==
X-Google-Smtp-Source: AFSGD/XQijgR0ooHXZ2gQhGYHXrFxXmtOz9JP/ppT4XuDxzHYjkKJZQKZJvaXCfDH5RkWpALGkOn25aalkuYujH+QE8=
X-Received: by 2002:a9d:5427:: with SMTP id j39mr8112531oth.363.1544539854522; 
	Tue, 11 Dec 2018 06:50:54 -0800 (PST)
MIME-Version: 1.0
References: <20181207103631.28193-1-richard.henderson@linaro.org>
	<20181207103631.28193-2-richard.henderson@linaro.org>
In-Reply-To: <20181207103631.28193-2-richard.henderson@linaro.org>
From: Peter Maydell <peter.maydell@linaro.org>
Date: Tue, 11 Dec 2018 14:50:43 +0000
Message-ID: <CAFEAcA9yJu-1OmSPW9G=3C80zdZc49xF+ws6pTxA=otR0-TPNQ@mail.gmail.com>
To: Richard Henderson <richard.henderson@linaro.org>
Content-Type: text/plain; charset="UTF-8"
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::344
Subject: Re: [Qemu-devel] [PATCH 01/26] target/arm: Add state for the
 ARMv8.3-PAuth extension
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: QEMU Developers <qemu-devel@nongnu.org>,
	Ramana Radhakrishnan <ramana.radhakrishnan@arm.com>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On Fri, 7 Dec 2018 at 10:36, Richard Henderson
<richard.henderson@linaro.org> wrote:
>
> Add storage space for the 5 encryption keys.  Migrate them when
> the extension is enabled.
>
> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
> ---
>  target/arm/cpu.h     | 23 +++++++++++++++++++++++
>  target/arm/machine.c | 23 +++++++++++++++++++++++
>  2 files changed, 46 insertions(+)
>
> diff --git a/target/arm/cpu.h b/target/arm/cpu.h
> index c943f35dd9..0766e32a1b 100644
> --- a/target/arm/cpu.h
> +++ b/target/arm/cpu.h
> @@ -605,6 +605,14 @@ typedef struct CPUARMState {
>          uint32_t cregs[16];
>      } iwmmxt;
>
> +#ifdef TARGET_AARCH64
> +    uint64_t apia_key[2];
> +    uint64_t apib_key[2];
> +    uint64_t apda_key[2];
> +    uint64_t apdb_key[2];
> +    uint64_t apga_key[2];
> +#endif
> +
>  #if defined(CONFIG_USER_ONLY)
>      /* For usermode syscall translation.  */
>      int eabi;
> @@ -3324,6 +3332,21 @@ static inline bool isar_feature_aa64_fcma(const ARMISARegisters *id)
>      return FIELD_EX64(id->id_aa64isar1, ID_AA64ISAR1, FCMA) != 0;
>  }
>
> +static inline bool isar_feature_aa64_pauth(const ARMISARegisters *id)
> +{
> +    /*
> +     * Note that while QEMU will only implement the architected algorithm
> +     * QARMA, and thus APA+GPA, the host cpu for kvm may use implementation
> +     * defined algorithms, and thus API+GPI, and this predicate controls
> +     * migration of the 128-bit keys.
> +     */
> +    return (id->id_aa64isar1 &
> +            (FIELD_DP64(0, ID_AA64ISAR1, APA, -1) |
> +             FIELD_DP64(0, ID_AA64ISAR1, API, -1) |
> +             FIELD_DP64(0, ID_AA64ISAR1, GPA, -1) |
> +             FIELD_DP64(0, ID_AA64ISAR1, GPI, -1))) != 0;
> +}
> +
>  static inline bool isar_feature_aa64_fp16(const ARMISARegisters *id)
>  {
>      /* We always set the AdvSIMD and FP fields identically wrt FP16.  */
> diff --git a/target/arm/machine.c b/target/arm/machine.c
> index 7a22ebc209..340b36084c 100644
> --- a/target/arm/machine.c
> +++ b/target/arm/machine.c
> @@ -169,6 +169,28 @@ static const VMStateDescription vmstate_sve = {
>          VMSTATE_END_OF_LIST()
>      }
>  };
> +
> +static bool pauth_needed(void *opaque)
> +{
> +    ARMCPU *cpu = opaque;
> +
> +    return cpu_isar_feature(aa64_pauth, cpu);
> +}
> +
> +static const VMStateDescription vmstate_pauth = {
> +    .name = "cpu/pauth",
> +    .version_id = 1,
> +    .minimum_version_id = 1,
> +    .needed = pauth_needed,
> +    .fields = (VMStateField[]) {
> +        VMSTATE_UINT64_ARRAY(env.apia_key, ARMCPU, 2),
> +        VMSTATE_UINT64_ARRAY(env.apib_key, ARMCPU, 2),
> +        VMSTATE_UINT64_ARRAY(env.apda_key, ARMCPU, 2),
> +        VMSTATE_UINT64_ARRAY(env.apdb_key, ARMCPU, 2),
> +        VMSTATE_UINT64_ARRAY(env.apga_key, ARMCPU, 2),
> +        VMSTATE_END_OF_LIST()
> +    }
> +};

What's the rationale for migrating these "by hand" rather
than relying on the usual sysreg migration code ?

thanks
-- PMM

