{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1432838083004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1432838083020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 28 19:34:42 2015 " "Processing started: Thu May 28 19:34:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1432838083020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1432838083020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TimerAuxFSM -c TimerAuxFSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off TimerAuxFSM -c TimerAuxFSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1432838083020 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1432838083367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TimerAuxFSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TimerAuxFSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerAuxFSM-Behav " "Found design unit 1: TimerAuxFSM-Behav" {  } { { "TimerAuxFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/TimerAuxFSM/TimerAuxFSM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432838108445 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerAuxFSM " "Found entity 1: TimerAuxFSM" {  } { { "TimerAuxFSM.vhd" "" { Text "/home/pedro/reactiontime/Code/TimerAuxFSM/TimerAuxFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432838108445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432838108445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TimerAuxFSM_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TimerAuxFSM_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerAuxFSM_v2-Behav " "Found design unit 1: TimerAuxFSM_v2-Behav" {  } { { "TimerAuxFSM_v2.vhd" "" { Text "/home/pedro/reactiontime/Code/TimerAuxFSM/TimerAuxFSM_v2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432838108449 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerAuxFSM_v2 " "Found entity 1: TimerAuxFSM_v2" {  } { { "TimerAuxFSM_v2.vhd" "" { Text "/home/pedro/reactiontime/Code/TimerAuxFSM/TimerAuxFSM_v2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432838108449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432838108449 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TimerAuxFSM_v2 " "Elaborating entity \"TimerAuxFSM_v2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1432838108592 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_active TimerAuxFSM_v2.vhd(24) " "VHDL Process Statement warning at TimerAuxFSM_v2.vhd(24): signal \"s_active\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TimerAuxFSM_v2.vhd" "" { Text "/home/pedro/reactiontime/Code/TimerAuxFSM/TimerAuxFSM_v2.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1432838108596 "|TimerAuxFSM_v2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timerVal TimerAuxFSM_v2.vhd(25) " "VHDL Process Statement warning at TimerAuxFSM_v2.vhd(25): signal \"timerVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TimerAuxFSM_v2.vhd" "" { Text "/home/pedro/reactiontime/Code/TimerAuxFSM/TimerAuxFSM_v2.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1432838108596 "|TimerAuxFSM_v2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timerVal TimerAuxFSM_v2.vhd(26) " "VHDL Process Statement warning at TimerAuxFSM_v2.vhd(26): signal \"timerVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TimerAuxFSM_v2.vhd" "" { Text "/home/pedro/reactiontime/Code/TimerAuxFSM/TimerAuxFSM_v2.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1432838108597 "|TimerAuxFSM_v2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_active TimerAuxFSM_v2.vhd(30) " "VHDL Process Statement warning at TimerAuxFSM_v2.vhd(30): signal \"s_active\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TimerAuxFSM_v2.vhd" "" { Text "/home/pedro/reactiontime/Code/TimerAuxFSM/TimerAuxFSM_v2.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1432838108597 "|TimerAuxFSM_v2"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_counter\[0\] s_counter\[0\]~_emulated s_counter\[0\]~1 " "Register \"s_counter\[0\]\" is converted into an equivalent circuit using register \"s_counter\[0\]~_emulated\" and latch \"s_counter\[0\]~1\"" {  } { { "TimerAuxFSM_v2.vhd" "" { Text "/home/pedro/reactiontime/Code/TimerAuxFSM/TimerAuxFSM_v2.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1432838109201 "|TimerAuxFSM_v2|s_counter[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_counter\[1\] s_counter\[1\]~_emulated s_counter\[1\]~6 " "Register \"s_counter\[1\]\" is converted into an equivalent circuit using register \"s_counter\[1\]~_emulated\" and latch \"s_counter\[1\]~6\"" {  } { { "TimerAuxFSM_v2.vhd" "" { Text "/home/pedro/reactiontime/Code/TimerAuxFSM/TimerAuxFSM_v2.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1432838109201 "|TimerAuxFSM_v2|s_counter[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_counter\[2\] s_counter\[2\]~_emulated s_counter\[2\]~11 " "Register \"s_counter\[2\]\" is converted into an equivalent circuit using register \"s_counter\[2\]~_emulated\" and latch \"s_counter\[2\]~11\"" {  } { { "TimerAuxFSM_v2.vhd" "" { Text "/home/pedro/reactiontime/Code/TimerAuxFSM/TimerAuxFSM_v2.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1432838109201 "|TimerAuxFSM_v2|s_counter[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_counter\[3\] s_counter\[3\]~_emulated s_counter\[3\]~16 " "Register \"s_counter\[3\]\" is converted into an equivalent circuit using register \"s_counter\[3\]~_emulated\" and latch \"s_counter\[3\]~16\"" {  } { { "TimerAuxFSM_v2.vhd" "" { Text "/home/pedro/reactiontime/Code/TimerAuxFSM/TimerAuxFSM_v2.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1432838109201 "|TimerAuxFSM_v2|s_counter[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_counter\[4\] s_counter\[4\]~_emulated s_counter\[4\]~21 " "Register \"s_counter\[4\]\" is converted into an equivalent circuit using register \"s_counter\[4\]~_emulated\" and latch \"s_counter\[4\]~21\"" {  } { { "TimerAuxFSM_v2.vhd" "" { Text "/home/pedro/reactiontime/Code/TimerAuxFSM/TimerAuxFSM_v2.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1432838109201 "|TimerAuxFSM_v2|s_counter[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_counter\[5\] s_counter\[5\]~_emulated s_counter\[5\]~26 " "Register \"s_counter\[5\]\" is converted into an equivalent circuit using register \"s_counter\[5\]~_emulated\" and latch \"s_counter\[5\]~26\"" {  } { { "TimerAuxFSM_v2.vhd" "" { Text "/home/pedro/reactiontime/Code/TimerAuxFSM/TimerAuxFSM_v2.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1432838109201 "|TimerAuxFSM_v2|s_counter[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_timeExp s_timeExp~_emulated s_timeExp~1 " "Register \"s_timeExp\" is converted into an equivalent circuit using register \"s_timeExp~_emulated\" and latch \"s_timeExp~1\"" {  } { { "TimerAuxFSM_v2.vhd" "" { Text "/home/pedro/reactiontime/Code/TimerAuxFSM/TimerAuxFSM_v2.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1432838109201 "|TimerAuxFSM_v2|s_timeExp"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_active s_active~_emulated s_active~1 " "Register \"s_active\" is converted into an equivalent circuit using register \"s_active~_emulated\" and latch \"s_active~1\"" {  } { { "TimerAuxFSM_v2.vhd" "" { Text "/home/pedro/reactiontime/Code/TimerAuxFSM/TimerAuxFSM_v2.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1432838109201 "|TimerAuxFSM_v2|s_active"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1432838109201 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1432838109473 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1432838110145 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432838110145 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1432838110250 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1432838110250 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1432838110250 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1432838110250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "934 " "Peak virtual memory: 934 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1432838110271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 28 19:35:10 2015 " "Processing ended: Thu May 28 19:35:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1432838110271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1432838110271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1432838110271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1432838110271 ""}
