$date
	Sat Oct 22 21:23:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#846347
b10110 !
1"
#846350
b10110 &
b10110 %
1$
#846351
0"
#846354
b1011 &
b1011 %
#846358
b100010 &
b100010 %
#846362
b10001 &
b10001 %
#846366
b110100 &
b110100 %
#846370
b11010 &
b11010 %
#846374
b1101 &
b1101 %
#846378
b101000 &
b101000 %
#846382
b10100 &
b10100 %
#846386
b1010 &
b1010 %
#846390
b101 &
b101 %
#846394
b10000 &
b10000 %
#846398
b1000 &
b1000 %
#846402
b100 &
b100 %
#846406
b10 &
b10 %
#846410
b1 &
b1 %
1#
#846414
b0 &
0#
b0 %
0$
#1837125
1"
#1837126
b10110 &
b10110 %
1$
#1837127
0"
#1837130
b1011 &
b1011 %
#1837134
b100010 &
b100010 %
#1837138
b10001 &
b10001 %
#1837142
b110100 &
b110100 %
#1837146
b11010 &
b11010 %
#1837150
b1101 &
b1101 %
#1837154
b101000 &
b101000 %
#1837158
b10100 &
b10100 %
#1837162
b1010 &
b1010 %
#1837166
b101 &
b101 %
#1837170
b10000 &
b10000 %
#1837174
b1000 &
b1000 %
#1837178
b100 &
b100 %
#1837182
b10 &
b10 %
#1837186
b1 &
b1 %
1#
#1837190
b0 &
0#
b0 %
0$
#2879139
b1 !
1"
#2879142
b1 &
b1 %
1$
#2879143
0"
#2879146
1#
#2879150
b0 &
0#
b0 %
0$
#4500012
