$comment
	File created using the following command:
		vcd file system.msim.vcd -direction
$end
$date
	Tue Mar 21 02:45:11 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module system_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " reset_n $end
$var wire 1 # data_from_procr [31] $end
$var wire 1 $ data_from_procr [30] $end
$var wire 1 % data_from_procr [29] $end
$var wire 1 & data_from_procr [28] $end
$var wire 1 ' data_from_procr [27] $end
$var wire 1 ( data_from_procr [26] $end
$var wire 1 ) data_from_procr [25] $end
$var wire 1 * data_from_procr [24] $end
$var wire 1 + data_from_procr [23] $end
$var wire 1 , data_from_procr [22] $end
$var wire 1 - data_from_procr [21] $end
$var wire 1 . data_from_procr [20] $end
$var wire 1 / data_from_procr [19] $end
$var wire 1 0 data_from_procr [18] $end
$var wire 1 1 data_from_procr [17] $end
$var wire 1 2 data_from_procr [16] $end
$var wire 1 3 data_from_procr [15] $end
$var wire 1 4 data_from_procr [14] $end
$var wire 1 5 data_from_procr [13] $end
$var wire 1 6 data_from_procr [12] $end
$var wire 1 7 data_from_procr [11] $end
$var wire 1 8 data_from_procr [10] $end
$var wire 1 9 data_from_procr [9] $end
$var wire 1 : data_from_procr [8] $end
$var wire 1 ; data_from_procr [7] $end
$var wire 1 < data_from_procr [6] $end
$var wire 1 = data_from_procr [5] $end
$var wire 1 > data_from_procr [4] $end
$var wire 1 ? data_from_procr [3] $end
$var wire 1 @ data_from_procr [2] $end
$var wire 1 A data_from_procr [1] $end
$var wire 1 B data_from_procr [0] $end
$var wire 1 C data_to_procr [31] $end
$var wire 1 D data_to_procr [30] $end
$var wire 1 E data_to_procr [29] $end
$var wire 1 F data_to_procr [28] $end
$var wire 1 G data_to_procr [27] $end
$var wire 1 H data_to_procr [26] $end
$var wire 1 I data_to_procr [25] $end
$var wire 1 J data_to_procr [24] $end
$var wire 1 K data_to_procr [23] $end
$var wire 1 L data_to_procr [22] $end
$var wire 1 M data_to_procr [21] $end
$var wire 1 N data_to_procr [20] $end
$var wire 1 O data_to_procr [19] $end
$var wire 1 P data_to_procr [18] $end
$var wire 1 Q data_to_procr [17] $end
$var wire 1 R data_to_procr [16] $end
$var wire 1 S data_to_procr [15] $end
$var wire 1 T data_to_procr [14] $end
$var wire 1 U data_to_procr [13] $end
$var wire 1 V data_to_procr [12] $end
$var wire 1 W data_to_procr [11] $end
$var wire 1 X data_to_procr [10] $end
$var wire 1 Y data_to_procr [9] $end
$var wire 1 Z data_to_procr [8] $end
$var wire 1 [ data_to_procr [7] $end
$var wire 1 \ data_to_procr [6] $end
$var wire 1 ] data_to_procr [5] $end
$var wire 1 ^ data_to_procr [4] $end
$var wire 1 _ data_to_procr [3] $end
$var wire 1 ` data_to_procr [2] $end
$var wire 1 a data_to_procr [1] $end
$var wire 1 b data_to_procr [0] $end
$var wire 1 c ifetch_out $end
$var wire 1 d mem_addr_out [31] $end
$var wire 1 e mem_addr_out [30] $end
$var wire 1 f mem_addr_out [29] $end
$var wire 1 g mem_addr_out [28] $end
$var wire 1 h mem_addr_out [27] $end
$var wire 1 i mem_addr_out [26] $end
$var wire 1 j mem_addr_out [25] $end
$var wire 1 k mem_addr_out [24] $end
$var wire 1 l mem_addr_out [23] $end
$var wire 1 m mem_addr_out [22] $end
$var wire 1 n mem_addr_out [21] $end
$var wire 1 o mem_addr_out [20] $end
$var wire 1 p mem_addr_out [19] $end
$var wire 1 q mem_addr_out [18] $end
$var wire 1 r mem_addr_out [17] $end
$var wire 1 s mem_addr_out [16] $end
$var wire 1 t mem_addr_out [15] $end
$var wire 1 u mem_addr_out [14] $end
$var wire 1 v mem_addr_out [13] $end
$var wire 1 w mem_addr_out [12] $end
$var wire 1 x mem_addr_out [11] $end
$var wire 1 y mem_addr_out [10] $end
$var wire 1 z mem_addr_out [9] $end
$var wire 1 { mem_addr_out [8] $end
$var wire 1 | mem_addr_out [7] $end
$var wire 1 } mem_addr_out [6] $end
$var wire 1 ~ mem_addr_out [5] $end
$var wire 1 !! mem_addr_out [4] $end
$var wire 1 "! mem_addr_out [3] $end
$var wire 1 #! mem_addr_out [2] $end
$var wire 1 $! mem_addr_out [1] $end
$var wire 1 %! mem_addr_out [0] $end
$var wire 1 &! mem_read $end
$var wire 1 '! mem_write $end
$var wire 1 (! sampler $end
$scope module i1 $end
$var wire 1 )! gnd $end
$var wire 1 *! vcc $end
$var wire 1 +! unknown $end
$var tri1 1 ,! devclrn $end
$var tri1 1 -! devpor $end
$var tri1 1 .! devoe $end
$var wire 1 /! the_processor|RZ|q[30]~93 $end
$var wire 1 0! the_processor|RZ|q[31]~94_combout $end
$var wire 1 1! Equal1~1_combout $end
$var wire 1 2! Equal1~6_combout $end
$var wire 1 3! the_processor|MuxINC_out[1]~1_combout $end
$var wire 1 4! the_processor|MuxINC_out[2]~2_combout $end
$var wire 1 5! the_processor|MuxINC_out[4]~4_combout $end
$var wire 1 6! the_processor|MuxINC_out[7]~7_combout $end
$var wire 1 7! the_processor|MuxINC_out[8]~8_combout $end
$var wire 1 8! the_processor|MuxINC_out[12]~12_combout $end
$var wire 1 9! write_to_data_location~0_combout $end
$var wire 1 :! the_processor|regfile_A_out[2]~2_combout $end
$var wire 1 ;! the_processor|regfile_A_out[4]~4_combout $end
$var wire 1 <! the_processor|regfile_A_out[5]~5_combout $end
$var wire 1 =! the_processor|regfile_A_out[8]~8_combout $end
$var wire 1 >! the_processor|regfile_A_out[10]~10_combout $end
$var wire 1 ?! the_processor|regfile_A_out[11]~11_combout $end
$var wire 1 @! the_processor|regfile_A_out[12]~12_combout $end
$var wire 1 A! the_processor|regfile_A_out[14]~14_combout $end
$var wire 1 B! the_processor|regfile_A_out[15]~15_combout $end
$var wire 1 C! the_processor|regfile_A_out[24]~24_combout $end
$var wire 1 D! the_processor|regfile_A_out[25]~25_combout $end
$var wire 1 E! the_processor|regfile_A_out[26]~26_combout $end
$var wire 1 F! the_processor|regfile_A_out[27]~27_combout $end
$var wire 1 G! the_processor|regfile_A_out[28]~28_combout $end
$var wire 1 H! the_processor|regfile_A_out[29]~29_combout $end
$var wire 1 I! the_processor|regfile_A_out[30]~30_combout $end
$var wire 1 J! the_processor|regfile_A_out[31]~31_combout $end
$var wire 1 K! the_processor|MuxY_out~2_combout $end
$var wire 1 L! the_processor|MuxY_out~12_combout $end
$var wire 1 M! the_processor|MuxY_out~20_combout $end
$var wire 1 N! the_processor|MuxY_out~21_combout $end
$var wire 1 O! for_data|q[1]~feeder_combout $end
$var wire 1 P! for_data|q[3]~feeder_combout $end
$var wire 1 Q! for_data|q[5]~feeder_combout $end
$var wire 1 R! for_data|q[10]~feeder_combout $end
$var wire 1 S! for_data|q[18]~feeder_combout $end
$var wire 1 T! for_data|q[23]~feeder_combout $end
$var wire 1 U! for_data|q[24]~feeder_combout $end
$var wire 1 V! for_data|q[25]~feeder_combout $end
$var wire 1 W! for_data|q[26]~feeder_combout $end
$var wire 1 X! for_data|q[27]~feeder_combout $end
$var wire 1 Y! the_processor|RA|q[14]~feeder_combout $end
$var wire 1 Z! the_processor|RA|q[27]~feeder_combout $end
$var wire 1 [! the_processor|r1|q[2]~feeder_combout $end
$var wire 1 \! the_processor|r1|q[12]~feeder_combout $end
$var wire 1 ]! the_processor|r1|q[20]~feeder_combout $end
$var wire 1 ^! the_processor|r1|q[21]~feeder_combout $end
$var wire 1 _! the_processor|IR|q[7]~feeder_combout $end
$var wire 1 `! the_processor|IR|q[30]~feeder_combout $end
$var wire 1 a! ifetch_out~output_o $end
$var wire 1 b! mem_addr_out[0]~output_o $end
$var wire 1 c! mem_addr_out[1]~output_o $end
$var wire 1 d! mem_addr_out[2]~output_o $end
$var wire 1 e! mem_addr_out[3]~output_o $end
$var wire 1 f! mem_addr_out[4]~output_o $end
$var wire 1 g! mem_addr_out[5]~output_o $end
$var wire 1 h! mem_addr_out[6]~output_o $end
$var wire 1 i! mem_addr_out[7]~output_o $end
$var wire 1 j! mem_addr_out[8]~output_o $end
$var wire 1 k! mem_addr_out[9]~output_o $end
$var wire 1 l! mem_addr_out[10]~output_o $end
$var wire 1 m! mem_addr_out[11]~output_o $end
$var wire 1 n! mem_addr_out[12]~output_o $end
$var wire 1 o! mem_addr_out[13]~output_o $end
$var wire 1 p! mem_addr_out[14]~output_o $end
$var wire 1 q! mem_addr_out[15]~output_o $end
$var wire 1 r! mem_addr_out[16]~output_o $end
$var wire 1 s! mem_addr_out[17]~output_o $end
$var wire 1 t! mem_addr_out[18]~output_o $end
$var wire 1 u! mem_addr_out[19]~output_o $end
$var wire 1 v! mem_addr_out[20]~output_o $end
$var wire 1 w! mem_addr_out[21]~output_o $end
$var wire 1 x! mem_addr_out[22]~output_o $end
$var wire 1 y! mem_addr_out[23]~output_o $end
$var wire 1 z! mem_addr_out[24]~output_o $end
$var wire 1 {! mem_addr_out[25]~output_o $end
$var wire 1 |! mem_addr_out[26]~output_o $end
$var wire 1 }! mem_addr_out[27]~output_o $end
$var wire 1 ~! mem_addr_out[28]~output_o $end
$var wire 1 !" mem_addr_out[29]~output_o $end
$var wire 1 "" mem_addr_out[30]~output_o $end
$var wire 1 #" mem_addr_out[31]~output_o $end
$var wire 1 $" data_from_procr[0]~output_o $end
$var wire 1 %" data_from_procr[1]~output_o $end
$var wire 1 &" data_from_procr[2]~output_o $end
$var wire 1 '" data_from_procr[3]~output_o $end
$var wire 1 (" data_from_procr[4]~output_o $end
$var wire 1 )" data_from_procr[5]~output_o $end
$var wire 1 *" data_from_procr[6]~output_o $end
$var wire 1 +" data_from_procr[7]~output_o $end
$var wire 1 ," data_from_procr[8]~output_o $end
$var wire 1 -" data_from_procr[9]~output_o $end
$var wire 1 ." data_from_procr[10]~output_o $end
$var wire 1 /" data_from_procr[11]~output_o $end
$var wire 1 0" data_from_procr[12]~output_o $end
$var wire 1 1" data_from_procr[13]~output_o $end
$var wire 1 2" data_from_procr[14]~output_o $end
$var wire 1 3" data_from_procr[15]~output_o $end
$var wire 1 4" data_from_procr[16]~output_o $end
$var wire 1 5" data_from_procr[17]~output_o $end
$var wire 1 6" data_from_procr[18]~output_o $end
$var wire 1 7" data_from_procr[19]~output_o $end
$var wire 1 8" data_from_procr[20]~output_o $end
$var wire 1 9" data_from_procr[21]~output_o $end
$var wire 1 :" data_from_procr[22]~output_o $end
$var wire 1 ;" data_from_procr[23]~output_o $end
$var wire 1 <" data_from_procr[24]~output_o $end
$var wire 1 =" data_from_procr[25]~output_o $end
$var wire 1 >" data_from_procr[26]~output_o $end
$var wire 1 ?" data_from_procr[27]~output_o $end
$var wire 1 @" data_from_procr[28]~output_o $end
$var wire 1 A" data_from_procr[29]~output_o $end
$var wire 1 B" data_from_procr[30]~output_o $end
$var wire 1 C" data_from_procr[31]~output_o $end
$var wire 1 D" data_to_procr[0]~output_o $end
$var wire 1 E" data_to_procr[1]~output_o $end
$var wire 1 F" data_to_procr[2]~output_o $end
$var wire 1 G" data_to_procr[3]~output_o $end
$var wire 1 H" data_to_procr[4]~output_o $end
$var wire 1 I" data_to_procr[5]~output_o $end
$var wire 1 J" data_to_procr[6]~output_o $end
$var wire 1 K" data_to_procr[7]~output_o $end
$var wire 1 L" data_to_procr[8]~output_o $end
$var wire 1 M" data_to_procr[9]~output_o $end
$var wire 1 N" data_to_procr[10]~output_o $end
$var wire 1 O" data_to_procr[11]~output_o $end
$var wire 1 P" data_to_procr[12]~output_o $end
$var wire 1 Q" data_to_procr[13]~output_o $end
$var wire 1 R" data_to_procr[14]~output_o $end
$var wire 1 S" data_to_procr[15]~output_o $end
$var wire 1 T" data_to_procr[16]~output_o $end
$var wire 1 U" data_to_procr[17]~output_o $end
$var wire 1 V" data_to_procr[18]~output_o $end
$var wire 1 W" data_to_procr[19]~output_o $end
$var wire 1 X" data_to_procr[20]~output_o $end
$var wire 1 Y" data_to_procr[21]~output_o $end
$var wire 1 Z" data_to_procr[22]~output_o $end
$var wire 1 [" data_to_procr[23]~output_o $end
$var wire 1 \" data_to_procr[24]~output_o $end
$var wire 1 ]" data_to_procr[25]~output_o $end
$var wire 1 ^" data_to_procr[26]~output_o $end
$var wire 1 _" data_to_procr[27]~output_o $end
$var wire 1 `" data_to_procr[28]~output_o $end
$var wire 1 a" data_to_procr[29]~output_o $end
$var wire 1 b" data_to_procr[30]~output_o $end
$var wire 1 c" data_to_procr[31]~output_o $end
$var wire 1 d" mem_read~output_o $end
$var wire 1 e" mem_write~output_o $end
$var wire 1 f" clk~input_o $end
$var wire 1 g" clk~inputclkctrl_outclk $end
$var wire 1 h" the_processor|T2~0_combout $end
$var wire 1 i" reset_n~input_o $end
$var wire 1 j" reset_n~inputclkctrl_outclk $end
$var wire 1 k" the_processor|T2~q $end
$var wire 1 l" the_processor|T3~q $end
$var wire 1 m" the_processor|T4~q $end
$var wire 1 n" the_processor|T5~q $end
$var wire 1 o" the_processor|T1~0_combout $end
$var wire 1 p" the_processor|T1~q $end
$var wire 1 q" the_processor|MuxY_out~0_combout $end
$var wire 1 r" the_processor|r1|q[0]~feeder_combout $end
$var wire 1 s" the_processor|MuxY_out~8_combout $end
$var wire 1 t" the_processor|regfile_B_out[8]~8_combout $end
$var wire 1 u" the_processor|RM|q[8]~feeder_combout $end
$var wire 1 v" for_data|q[8]~feeder_combout $end
$var wire 1 w" Equal1~9_combout $end
$var wire 1 x" data_from_mem[4]~30_combout $end
$var wire 1 y" the_processor|INC_select~1_combout $end
$var wire 1 z" the_processor|regfile_A_out[22]~22_combout $end
$var wire 1 {" the_processor|regfile_A_out[21]~21_combout $end
$var wire 1 |" the_processor|regfile_A_out[20]~20_combout $end
$var wire 1 }" the_processor|regfile_A_out[19]~19_combout $end
$var wire 1 ~" the_processor|regfile_B_out[20]~20_combout $end
$var wire 1 !# the_processor|RM|q[20]~feeder_combout $end
$var wire 1 "# for_data|q[20]~feeder_combout $end
$var wire 1 ## data_from_mem[20]~42_combout $end
$var wire 1 $# data_from_mem[18]~40_combout $end
$var wire 1 %# the_processor|MuxY_out~17_combout $end
$var wire 1 &# the_processor|regfile_B_out[17]~17_combout $end
$var wire 1 '# the_processor|RM|q[17]~feeder_combout $end
$var wire 1 (# for_data|q[17]~feeder_combout $end
$var wire 1 )# data_from_mem[17]~39_combout $end
$var wire 1 *# the_processor|regfile_B_out[16]~16_combout $end
$var wire 1 +# the_processor|RM|q[16]~feeder_combout $end
$var wire 1 ,# data_from_mem[16]~38_combout $end
$var wire 1 -# the_processor|regfile_A_out[9]~9_combout $end
$var wire 1 .# the_processor|RA|q[9]~feeder_combout $end
$var wire 1 /# data_from_mem[14]~36_combout $end
$var wire 1 0# the_processor|RZ|q[11]~54_combout $end
$var wire 1 1# the_processor|MuxY_out~11_combout $end
$var wire 1 2# the_processor|regfile_B_out[11]~11_combout $end
$var wire 1 3# the_processor|RM|q[11]~feeder_combout $end
$var wire 1 4# for_data|q[11]~feeder_combout $end
$var wire 1 5# data_from_mem[11]~33_combout $end
$var wire 1 6# data_from_mem[10]~32_combout $end
$var wire 1 7# data_from_mem[3]~47_combout $end
$var wire 1 8# the_processor|MuxY_out~3_combout $end
$var wire 1 9# the_processor|regfile_A_out[3]~3_combout $end
$var wire 1 :# the_processor|RZ|q[0]~33 $end
$var wire 1 ;# the_processor|RZ|q[1]~34_combout $end
$var wire 1 <# the_processor|MuxY_out~1_combout $end
$var wire 1 =# the_processor|r1|q[1]~feeder_combout $end
$var wire 1 ># the_processor|regfile_A_out[1]~1_combout $end
$var wire 1 ?# the_processor|RZ|q[1]~35 $end
$var wire 1 @# the_processor|RZ|q[2]~37 $end
$var wire 1 A# the_processor|RZ|q[3]~39 $end
$var wire 1 B# the_processor|RZ|q[4]~41 $end
$var wire 1 C# the_processor|RZ|q[5]~43 $end
$var wire 1 D# the_processor|RZ|q[6]~44_combout $end
$var wire 1 E# the_processor|regfile_B_out[6]~6_combout $end
$var wire 1 F# for_data|q[6]~feeder_combout $end
$var wire 1 G# data_from_mem[6]~31_combout $end
$var wire 1 H# the_processor|MuxY_out~6_combout $end
$var wire 1 I# the_processor|r1|q[6]~feeder_combout $end
$var wire 1 J# the_processor|regfile_A_out[6]~6_combout $end
$var wire 1 K# the_processor|RZ|q[6]~45 $end
$var wire 1 L# the_processor|RZ|q[7]~46_combout $end
$var wire 1 M# the_processor|regfile_B_out[7]~7_combout $end
$var wire 1 N# the_processor|RM|q[7]~feeder_combout $end
$var wire 1 O# data_from_mem[7]~49_combout $end
$var wire 1 P# the_processor|MuxY_out~7_combout $end
$var wire 1 Q# the_processor|r1|q[7]~feeder_combout $end
$var wire 1 R# the_processor|regfile_A_out[7]~7_combout $end
$var wire 1 S# the_processor|RZ|q[7]~47 $end
$var wire 1 T# the_processor|RZ|q[8]~49 $end
$var wire 1 U# the_processor|RZ|q[9]~51 $end
$var wire 1 V# the_processor|RZ|q[10]~53 $end
$var wire 1 W# the_processor|RZ|q[11]~55 $end
$var wire 1 X# the_processor|RZ|q[12]~57 $end
$var wire 1 Y# the_processor|RZ|q[13]~58_combout $end
$var wire 1 Z# data_from_mem[13]~35_combout $end
$var wire 1 [# the_processor|MuxY_out~13_combout $end
$var wire 1 \# the_processor|r1|q[13]~feeder_combout $end
$var wire 1 ]# the_processor|regfile_A_out[13]~13_combout $end
$var wire 1 ^# the_processor|RZ|q[13]~59 $end
$var wire 1 _# the_processor|RZ|q[14]~61 $end
$var wire 1 `# the_processor|RZ|q[15]~63 $end
$var wire 1 a# the_processor|RZ|q[16]~64_combout $end
$var wire 1 b# the_processor|MuxY_out~16_combout $end
$var wire 1 c# the_processor|r1|q[16]~feeder_combout $end
$var wire 1 d# the_processor|regfile_A_out[16]~16_combout $end
$var wire 1 e# the_processor|RZ|q[16]~65 $end
$var wire 1 f# the_processor|RZ|q[17]~67 $end
$var wire 1 g# the_processor|RZ|q[18]~68_combout $end
$var wire 1 h# the_processor|MuxY_out~18_combout $end
$var wire 1 i# the_processor|r1|q[18]~feeder_combout $end
$var wire 1 j# the_processor|regfile_A_out[18]~18_combout $end
$var wire 1 k# the_processor|RZ|q[18]~69 $end
$var wire 1 l# the_processor|RZ|q[19]~71 $end
$var wire 1 m# the_processor|RZ|q[20]~73 $end
$var wire 1 n# the_processor|RZ|q[21]~75 $end
$var wire 1 o# the_processor|RZ|q[22]~76_combout $end
$var wire 1 p# the_processor|MuxY_out~22_combout $end
$var wire 1 q# the_processor|r1|q[22]~feeder_combout $end
$var wire 1 r# the_processor|regfile_B_out[22]~22_combout $end
$var wire 1 s# the_processor|RM|q[22]~feeder_combout $end
$var wire 1 t# for_data|q[22]~feeder_combout $end
$var wire 1 u# data_from_mem[22]~44_combout $end
$var wire 1 v# the_processor|regfile_B_out[21]~21_combout $end
$var wire 1 w# the_processor|RM|q[21]~feeder_combout $end
$var wire 1 x# for_data|q[21]~feeder_combout $end
$var wire 1 y# data_from_mem[21]~43_combout $end
$var wire 1 z# the_processor|INC_select~0_combout $end
$var wire 1 {# the_processor|MuxINC_out[31]~15_combout $end
$var wire 1 |# the_processor|MuxINC_out[14]~14_combout $end
$var wire 1 }# the_processor|MuxINC_out[13]~13_combout $end
$var wire 1 ~# the_processor|PC|q[12]~57 $end
$var wire 1 !$ the_processor|PC|q[13]~59 $end
$var wire 1 "$ the_processor|PC|q[14]~61 $end
$var wire 1 #$ the_processor|PC|q[15]~63 $end
$var wire 1 $$ the_processor|PC|q[16]~64_combout $end
$var wire 1 %$ the_processor|PC_en~combout $end
$var wire 1 &$ the_processor|PC|q[16]~65 $end
$var wire 1 '$ the_processor|PC|q[17]~66_combout $end
$var wire 1 ($ the_processor|PC|q[17]~67 $end
$var wire 1 )$ the_processor|PC|q[18]~68_combout $end
$var wire 1 *$ the_processor|PC|q[18]~69 $end
$var wire 1 +$ the_processor|PC|q[19]~70_combout $end
$var wire 1 ,$ the_processor|PC|q[19]~71 $end
$var wire 1 -$ the_processor|PC|q[20]~72_combout $end
$var wire 1 .$ the_processor|PC|q[20]~73 $end
$var wire 1 /$ the_processor|PC|q[21]~74_combout $end
$var wire 1 0$ the_processor|PC|q[21]~75 $end
$var wire 1 1$ the_processor|PC|q[22]~76_combout $end
$var wire 1 2$ the_processor|PC|q[22]~77 $end
$var wire 1 3$ the_processor|PC|q[23]~78_combout $end
$var wire 1 4$ the_processor|PC|q[23]~79 $end
$var wire 1 5$ the_processor|PC|q[24]~81 $end
$var wire 1 6$ the_processor|PC|q[25]~83 $end
$var wire 1 7$ the_processor|PC|q[26]~85 $end
$var wire 1 8$ the_processor|PC|q[27]~87 $end
$var wire 1 9$ the_processor|PC|q[28]~89 $end
$var wire 1 :$ the_processor|PC|q[29]~91 $end
$var wire 1 ;$ the_processor|PC|q[30]~93 $end
$var wire 1 <$ the_processor|PC|q[31]~94_combout $end
$var wire 1 =$ the_processor|mem_addr_out[31]~31_combout $end
$var wire 1 >$ data_from_mem[23]~52_combout $end
$var wire 1 ?$ the_processor|MuxY_out~23_combout $end
$var wire 1 @$ the_processor|r1|q[23]~feeder_combout $end
$var wire 1 A$ the_processor|regfile_A_out[23]~23_combout $end
$var wire 1 B$ the_processor|RZ|q[22]~77 $end
$var wire 1 C$ the_processor|RZ|q[23]~79 $end
$var wire 1 D$ the_processor|RZ|q[24]~81 $end
$var wire 1 E$ the_processor|RZ|q[25]~83 $end
$var wire 1 F$ the_processor|RZ|q[26]~85 $end
$var wire 1 G$ the_processor|RZ|q[27]~87 $end
$var wire 1 H$ the_processor|RZ|q[28]~88_combout $end
$var wire 1 I$ the_processor|PC|q[28]~88_combout $end
$var wire 1 J$ the_processor|mem_addr_out[28]~28_combout $end
$var wire 1 K$ the_processor|PC|q[27]~86_combout $end
$var wire 1 L$ the_processor|RZ|q[27]~86_combout $end
$var wire 1 M$ the_processor|mem_addr_out[27]~27_combout $end
$var wire 1 N$ the_processor|RZ|q[28]~89 $end
$var wire 1 O$ the_processor|RZ|q[29]~90_combout $end
$var wire 1 P$ the_processor|PC|q[29]~90_combout $end
$var wire 1 Q$ the_processor|mem_addr_out[29]~29_combout $end
$var wire 1 R$ Equal1~7_combout $end
$var wire 1 S$ the_processor|RZ|q[21]~74_combout $end
$var wire 1 T$ the_processor|mem_addr_out[21]~21_combout $end
$var wire 1 U$ the_processor|RZ|q[20]~72_combout $end
$var wire 1 V$ the_processor|mem_addr_out[20]~20_combout $end
$var wire 1 W$ the_processor|mem_addr_out[19]~19_combout $end
$var wire 1 X$ Equal1~5_combout $end
$var wire 1 Y$ Equal1~8_combout $end
$var wire 1 Z$ write_to_data_location~combout $end
$var wire 1 [$ data_from_mem[8]~50_combout $end
$var wire 1 \$ the_processor|RZ|q[2]~36_combout $end
$var wire 1 ]$ the_processor|MuxINC_out[0]~0_combout $end
$var wire 1 ^$ the_processor|PC|q[0]~33 $end
$var wire 1 _$ the_processor|PC|q[1]~34_combout $end
$var wire 1 `$ the_processor|PC|q[1]~35 $end
$var wire 1 a$ the_processor|PC|q[2]~36_combout $end
$var wire 1 b$ the_processor|mem_addr_out[2]~2_combout $end
$var wire 1 c$ data_from_mem[27]~45_combout $end
$var wire 1 d$ the_processor|regfile_A_out[17]~17_combout $end
$var wire 1 e$ the_processor|RA|q[17]~feeder_combout $end
$var wire 1 f$ the_processor|RZ|q[17]~66_combout $end
$var wire 1 g$ the_processor|RZ|q[17]~feeder_combout $end
$var wire 1 h$ the_processor|mem_addr_out[17]~17_combout $end
$var wire 1 i$ the_processor|mem_addr_out[18]~18_combout $end
$var wire 1 j$ the_processor|mem_addr_out[16]~16_combout $end
$var wire 1 k$ Equal1~3_combout $end
$var wire 1 l$ the_processor|PC|q[2]~37 $end
$var wire 1 m$ the_processor|PC|q[3]~39 $end
$var wire 1 n$ the_processor|PC|q[4]~40_combout $end
$var wire 1 o$ the_processor|mem_addr_out[4]~4_combout $end
$var wire 1 p$ the_processor|mem_addr_out[1]~1_combout $end
$var wire 1 q$ Equal1~0_combout $end
$var wire 1 r$ the_processor|PC|q[13]~58_combout $end
$var wire 1 s$ the_processor|mem_addr_out[13]~13_combout $end
$var wire 1 t$ the_processor|MuxINC_out[10]~10_combout $end
$var wire 1 u$ the_processor|MuxINC_out[9]~9_combout $end
$var wire 1 v$ the_processor|MuxINC_out[6]~6_combout $end
$var wire 1 w$ the_processor|MuxINC_out[5]~5_combout $end
$var wire 1 x$ the_processor|PC|q[4]~41 $end
$var wire 1 y$ the_processor|PC|q[5]~43 $end
$var wire 1 z$ the_processor|PC|q[6]~45 $end
$var wire 1 {$ the_processor|PC|q[7]~46_combout $end
$var wire 1 |$ the_processor|PC|q[7]~47 $end
$var wire 1 }$ the_processor|PC|q[8]~48_combout $end
$var wire 1 ~$ the_processor|PC|q[8]~49 $end
$var wire 1 !% the_processor|PC|q[9]~51 $end
$var wire 1 "% the_processor|PC|q[10]~52_combout $end
$var wire 1 #% the_processor|mem_addr_out[10]~10_combout $end
$var wire 1 $% the_processor|RZ|q[14]~60_combout $end
$var wire 1 %% the_processor|PC|q[14]~60_combout $end
$var wire 1 &% the_processor|mem_addr_out[14]~14_combout $end
$var wire 1 '% Equal1~2_combout $end
$var wire 1 (% Equal1~4_combout $end
$var wire 1 )% the_processor|regfile_B_out[2]~2_combout $end
$var wire 1 *% for_data|q[2]~feeder_combout $end
$var wire 1 +% data_from_mem[2]~46_combout $end
$var wire 1 ,% data_from_mem[5]~48_combout $end
$var wire 1 -% the_processor|mem_write~0_combout $end
$var wire 1 .% the_processor|r1_write~0_combout $end
$var wire 1 /% the_processor|r1_write~1_combout $end
$var wire 1 0% the_processor|regfile_B_out[0]~0_combout $end
$var wire 1 1% the_processor|RM|q[0]~feeder_combout $end
$var wire 1 2% for_data|q[0]~feeder_combout $end
$var wire 1 3% data_from_mem[0]~28_combout $end
$var wire 1 4% the_processor|mem_write~1_combout $end
$var wire 1 5% the_processor|MuxY_out~9_combout $end
$var wire 1 6% the_processor|regfile_B_out[9]~9_combout $end
$var wire 1 7% the_processor|RB|q[9]~feeder_combout $end
$var wire 1 8% the_processor|RM|q[9]~feeder_combout $end
$var wire 1 9% data_from_mem[9]~51_combout $end
$var wire 1 :% the_processor|MuxINC_out[3]~3_combout $end
$var wire 1 ;% the_processor|PC|q[3]~38_combout $end
$var wire 1 <% the_processor|RZ|q[3]~38_combout $end
$var wire 1 =% the_processor|mem_addr_out[3]~3_combout $end
$var wire 1 >% data_from_mem[1]~29_combout $end
$var wire 1 ?% the_processor|MuxINC_out[11]~11_combout $end
$var wire 1 @% the_processor|PC|q[10]~53 $end
$var wire 1 A% the_processor|PC|q[11]~55 $end
$var wire 1 B% the_processor|PC|q[12]~56_combout $end
$var wire 1 C% the_processor|RZ|q[12]~56_combout $end
$var wire 1 D% the_processor|mem_addr_out[12]~12_combout $end
$var wire 1 E% data_from_mem[26]~55_combout $end
$var wire 1 F% data_from_mem[25]~54_combout $end
$var wire 1 G% the_processor|Equal1~0_combout $end
$var wire 1 H% the_processor|MuxY_out~31_combout $end
$var wire 1 I% the_processor|r1|q[31]~feeder_combout $end
$var wire 1 J% the_processor|regfile_B_out[31]~31_combout $end
$var wire 1 K% the_processor|RM|q[31]~feeder_combout $end
$var wire 1 L% for_data|q[31]~feeder_combout $end
$var wire 1 M% data_from_mem[31]~59_combout $end
$var wire 1 N% the_processor|IR|q[31]~feeder_combout $end
$var wire 1 O% the_processor|MuxY_out~28_combout $end
$var wire 1 P% the_processor|regfile_B_out[28]~28_combout $end
$var wire 1 Q% the_processor|RM|q[28]~feeder_combout $end
$var wire 1 R% data_from_mem[28]~56_combout $end
$var wire 1 S% the_processor|IR|q[28]~feeder_combout $end
$var wire 1 T% the_processor|MuxY_out~29_combout $end
$var wire 1 U% the_processor|r1|q[29]~feeder_combout $end
$var wire 1 V% the_processor|regfile_B_out[29]~29_combout $end
$var wire 1 W% the_processor|RM|q[29]~feeder_combout $end
$var wire 1 X% data_from_mem[29]~57_combout $end
$var wire 1 Y% the_processor|Equal0~0_combout $end
$var wire 1 Z% the_processor|regfile_A_out[0]~0_combout $end
$var wire 1 [% the_processor|RZ|q[0]~32_combout $end
$var wire 1 \% the_processor|PC|q[0]~32_combout $end
$var wire 1 ]% the_processor|mem_addr_out[0]~0_combout $end
$var wire 1 ^% the_processor|RZ|q[5]~42_combout $end
$var wire 1 _% the_processor|PC|q[5]~42_combout $end
$var wire 1 `% the_processor|mem_addr_out[5]~5_combout $end
$var wire 1 a% the_processor|PC|q[6]~44_combout $end
$var wire 1 b% the_processor|mem_addr_out[6]~6_combout $end
$var wire 1 c% the_processor|mem_addr_out[7]~7_combout $end
$var wire 1 d% the_processor|RZ|q[8]~48_combout $end
$var wire 1 e% the_processor|mem_addr_out[8]~8_combout $end
$var wire 1 f% the_processor|RZ|q[9]~50_combout $end
$var wire 1 g% the_processor|PC|q[9]~50_combout $end
$var wire 1 h% the_processor|mem_addr_out[9]~9_combout $end
$var wire 1 i% the_processor|PC|q[11]~54_combout $end
$var wire 1 j% the_processor|mem_addr_out[11]~11_combout $end
$var wire 1 k% the_processor|RZ|q[15]~62_combout $end
$var wire 1 l% the_processor|PC|q[15]~62_combout $end
$var wire 1 m% the_processor|mem_addr_out[15]~15_combout $end
$var wire 1 n% the_processor|mem_addr_out[22]~22_combout $end
$var wire 1 o% the_processor|RZ|q[23]~78_combout $end
$var wire 1 p% the_processor|mem_addr_out[23]~23_combout $end
$var wire 1 q% the_processor|RZ|q[24]~80_combout $end
$var wire 1 r% the_processor|PC|q[24]~80_combout $end
$var wire 1 s% the_processor|mem_addr_out[24]~24_combout $end
$var wire 1 t% the_processor|PC|q[25]~82_combout $end
$var wire 1 u% the_processor|RZ|q[25]~82_combout $end
$var wire 1 v% the_processor|mem_addr_out[25]~25_combout $end
$var wire 1 w% the_processor|RZ|q[26]~84_combout $end
$var wire 1 x% the_processor|PC|q[26]~84_combout $end
$var wire 1 y% the_processor|mem_addr_out[26]~26_combout $end
$var wire 1 z% the_processor|PC|q[30]~92_combout $end
$var wire 1 {% the_processor|RZ|q[29]~91 $end
$var wire 1 |% the_processor|RZ|q[30]~92_combout $end
$var wire 1 }% the_processor|mem_addr_out[30]~30_combout $end
$var wire 1 ~% the_processor|regfile_B_out[1]~1_combout $end
$var wire 1 !& the_processor|RM|q[1]~feeder_combout $end
$var wire 1 "& the_processor|regfile_B_out[3]~3_combout $end
$var wire 1 #& the_processor|RM|q[3]~feeder_combout $end
$var wire 1 $& the_processor|RZ|q[4]~40_combout $end
$var wire 1 %& the_processor|MuxY_out~4_combout $end
$var wire 1 && the_processor|regfile_B_out[4]~4_combout $end
$var wire 1 '& the_processor|RM|q[4]~feeder_combout $end
$var wire 1 (& the_processor|MuxY_out~5_combout $end
$var wire 1 )& the_processor|r1|q[5]~feeder_combout $end
$var wire 1 *& the_processor|regfile_B_out[5]~5_combout $end
$var wire 1 +& the_processor|RM|q[5]~feeder_combout $end
$var wire 1 ,& the_processor|RZ|q[10]~52_combout $end
$var wire 1 -& the_processor|MuxY_out~10_combout $end
$var wire 1 .& the_processor|r1|q[10]~feeder_combout $end
$var wire 1 /& the_processor|regfile_B_out[10]~10_combout $end
$var wire 1 0& the_processor|RM|q[10]~feeder_combout $end
$var wire 1 1& the_processor|regfile_B_out[12]~12_combout $end
$var wire 1 2& the_processor|RM|q[12]~feeder_combout $end
$var wire 1 3& the_processor|regfile_B_out[13]~13_combout $end
$var wire 1 4& the_processor|RM|q[13]~feeder_combout $end
$var wire 1 5& the_processor|MuxY_out~14_combout $end
$var wire 1 6& the_processor|regfile_B_out[14]~14_combout $end
$var wire 1 7& the_processor|RM|q[14]~feeder_combout $end
$var wire 1 8& data_from_mem[15]~37_combout $end
$var wire 1 9& the_processor|MuxY_out~15_combout $end
$var wire 1 :& the_processor|r1|q[15]~feeder_combout $end
$var wire 1 ;& the_processor|regfile_B_out[15]~15_combout $end
$var wire 1 <& the_processor|RM|q[15]~feeder_combout $end
$var wire 1 =& the_processor|regfile_B_out[18]~18_combout $end
$var wire 1 >& the_processor|RZ|q[19]~70_combout $end
$var wire 1 ?& data_from_mem[19]~41_combout $end
$var wire 1 @& the_processor|MuxY_out~19_combout $end
$var wire 1 A& the_processor|r1|q[19]~feeder_combout $end
$var wire 1 B& the_processor|regfile_B_out[19]~19_combout $end
$var wire 1 C& the_processor|regfile_B_out[23]~23_combout $end
$var wire 1 D& the_processor|RM|q[23]~feeder_combout $end
$var wire 1 E& data_from_mem[24]~53_combout $end
$var wire 1 F& the_processor|MuxY_out~24_combout $end
$var wire 1 G& the_processor|r1|q[24]~feeder_combout $end
$var wire 1 H& the_processor|regfile_B_out[24]~24_combout $end
$var wire 1 I& the_processor|MuxY_out~25_combout $end
$var wire 1 J& the_processor|r1|q[25]~feeder_combout $end
$var wire 1 K& the_processor|regfile_B_out[25]~25_combout $end
$var wire 1 L& the_processor|MuxY_out~26_combout $end
$var wire 1 M& the_processor|r1|q[26]~feeder_combout $end
$var wire 1 N& the_processor|regfile_B_out[26]~26_combout $end
$var wire 1 O& the_processor|RM|q[26]~feeder_combout $end
$var wire 1 P& the_processor|MuxY_out~27_combout $end
$var wire 1 Q& the_processor|r1|q[27]~feeder_combout $end
$var wire 1 R& the_processor|regfile_B_out[27]~27_combout $end
$var wire 1 S& the_processor|RM|q[27]~feeder_combout $end
$var wire 1 T& for_data|q[30]~feeder_combout $end
$var wire 1 U& data_from_mem[30]~58_combout $end
$var wire 1 V& the_processor|MuxY_out~30_combout $end
$var wire 1 W& the_processor|r1|q[30]~feeder_combout $end
$var wire 1 X& the_processor|regfile_B_out[30]~30_combout $end
$var wire 1 Y& for_data|q[12]~feeder_combout $end
$var wire 1 Z& data_from_mem[12]~34_combout $end
$var wire 1 [& the_processor|mem_read~combout $end
$var wire 1 \& the_processor|mem_write~combout $end
$var wire 1 ]& the_processor|IR|q [31] $end
$var wire 1 ^& the_processor|IR|q [30] $end
$var wire 1 _& the_processor|IR|q [29] $end
$var wire 1 `& the_processor|IR|q [28] $end
$var wire 1 a& the_processor|IR|q [27] $end
$var wire 1 b& the_processor|IR|q [26] $end
$var wire 1 c& the_processor|IR|q [25] $end
$var wire 1 d& the_processor|IR|q [24] $end
$var wire 1 e& the_processor|IR|q [23] $end
$var wire 1 f& the_processor|IR|q [22] $end
$var wire 1 g& the_processor|IR|q [21] $end
$var wire 1 h& the_processor|IR|q [20] $end
$var wire 1 i& the_processor|IR|q [19] $end
$var wire 1 j& the_processor|IR|q [18] $end
$var wire 1 k& the_processor|IR|q [17] $end
$var wire 1 l& the_processor|IR|q [16] $end
$var wire 1 m& the_processor|IR|q [15] $end
$var wire 1 n& the_processor|IR|q [14] $end
$var wire 1 o& the_processor|IR|q [13] $end
$var wire 1 p& the_processor|IR|q [12] $end
$var wire 1 q& the_processor|IR|q [11] $end
$var wire 1 r& the_processor|IR|q [10] $end
$var wire 1 s& the_processor|IR|q [9] $end
$var wire 1 t& the_processor|IR|q [8] $end
$var wire 1 u& the_processor|IR|q [7] $end
$var wire 1 v& the_processor|IR|q [6] $end
$var wire 1 w& the_processor|IR|q [5] $end
$var wire 1 x& the_processor|IR|q [4] $end
$var wire 1 y& the_processor|IR|q [3] $end
$var wire 1 z& the_processor|IR|q [2] $end
$var wire 1 {& the_processor|IR|q [1] $end
$var wire 1 |& the_processor|IR|q [0] $end
$var wire 1 }& the_processor|RA|q [31] $end
$var wire 1 ~& the_processor|RA|q [30] $end
$var wire 1 !' the_processor|RA|q [29] $end
$var wire 1 "' the_processor|RA|q [28] $end
$var wire 1 #' the_processor|RA|q [27] $end
$var wire 1 $' the_processor|RA|q [26] $end
$var wire 1 %' the_processor|RA|q [25] $end
$var wire 1 &' the_processor|RA|q [24] $end
$var wire 1 '' the_processor|RA|q [23] $end
$var wire 1 (' the_processor|RA|q [22] $end
$var wire 1 )' the_processor|RA|q [21] $end
$var wire 1 *' the_processor|RA|q [20] $end
$var wire 1 +' the_processor|RA|q [19] $end
$var wire 1 ,' the_processor|RA|q [18] $end
$var wire 1 -' the_processor|RA|q [17] $end
$var wire 1 .' the_processor|RA|q [16] $end
$var wire 1 /' the_processor|RA|q [15] $end
$var wire 1 0' the_processor|RA|q [14] $end
$var wire 1 1' the_processor|RA|q [13] $end
$var wire 1 2' the_processor|RA|q [12] $end
$var wire 1 3' the_processor|RA|q [11] $end
$var wire 1 4' the_processor|RA|q [10] $end
$var wire 1 5' the_processor|RA|q [9] $end
$var wire 1 6' the_processor|RA|q [8] $end
$var wire 1 7' the_processor|RA|q [7] $end
$var wire 1 8' the_processor|RA|q [6] $end
$var wire 1 9' the_processor|RA|q [5] $end
$var wire 1 :' the_processor|RA|q [4] $end
$var wire 1 ;' the_processor|RA|q [3] $end
$var wire 1 <' the_processor|RA|q [2] $end
$var wire 1 =' the_processor|RA|q [1] $end
$var wire 1 >' the_processor|RA|q [0] $end
$var wire 1 ?' the_processor|RB|q [31] $end
$var wire 1 @' the_processor|RB|q [30] $end
$var wire 1 A' the_processor|RB|q [29] $end
$var wire 1 B' the_processor|RB|q [28] $end
$var wire 1 C' the_processor|RB|q [27] $end
$var wire 1 D' the_processor|RB|q [26] $end
$var wire 1 E' the_processor|RB|q [25] $end
$var wire 1 F' the_processor|RB|q [24] $end
$var wire 1 G' the_processor|RB|q [23] $end
$var wire 1 H' the_processor|RB|q [22] $end
$var wire 1 I' the_processor|RB|q [21] $end
$var wire 1 J' the_processor|RB|q [20] $end
$var wire 1 K' the_processor|RB|q [19] $end
$var wire 1 L' the_processor|RB|q [18] $end
$var wire 1 M' the_processor|RB|q [17] $end
$var wire 1 N' the_processor|RB|q [16] $end
$var wire 1 O' the_processor|RB|q [15] $end
$var wire 1 P' the_processor|RB|q [14] $end
$var wire 1 Q' the_processor|RB|q [13] $end
$var wire 1 R' the_processor|RB|q [12] $end
$var wire 1 S' the_processor|RB|q [11] $end
$var wire 1 T' the_processor|RB|q [10] $end
$var wire 1 U' the_processor|RB|q [9] $end
$var wire 1 V' the_processor|RB|q [8] $end
$var wire 1 W' the_processor|RB|q [7] $end
$var wire 1 X' the_processor|RB|q [6] $end
$var wire 1 Y' the_processor|RB|q [5] $end
$var wire 1 Z' the_processor|RB|q [4] $end
$var wire 1 [' the_processor|RB|q [3] $end
$var wire 1 \' the_processor|RB|q [2] $end
$var wire 1 ]' the_processor|RB|q [1] $end
$var wire 1 ^' the_processor|RB|q [0] $end
$var wire 1 _' the_processor|RM|q [31] $end
$var wire 1 `' the_processor|RM|q [30] $end
$var wire 1 a' the_processor|RM|q [29] $end
$var wire 1 b' the_processor|RM|q [28] $end
$var wire 1 c' the_processor|RM|q [27] $end
$var wire 1 d' the_processor|RM|q [26] $end
$var wire 1 e' the_processor|RM|q [25] $end
$var wire 1 f' the_processor|RM|q [24] $end
$var wire 1 g' the_processor|RM|q [23] $end
$var wire 1 h' the_processor|RM|q [22] $end
$var wire 1 i' the_processor|RM|q [21] $end
$var wire 1 j' the_processor|RM|q [20] $end
$var wire 1 k' the_processor|RM|q [19] $end
$var wire 1 l' the_processor|RM|q [18] $end
$var wire 1 m' the_processor|RM|q [17] $end
$var wire 1 n' the_processor|RM|q [16] $end
$var wire 1 o' the_processor|RM|q [15] $end
$var wire 1 p' the_processor|RM|q [14] $end
$var wire 1 q' the_processor|RM|q [13] $end
$var wire 1 r' the_processor|RM|q [12] $end
$var wire 1 s' the_processor|RM|q [11] $end
$var wire 1 t' the_processor|RM|q [10] $end
$var wire 1 u' the_processor|RM|q [9] $end
$var wire 1 v' the_processor|RM|q [8] $end
$var wire 1 w' the_processor|RM|q [7] $end
$var wire 1 x' the_processor|RM|q [6] $end
$var wire 1 y' the_processor|RM|q [5] $end
$var wire 1 z' the_processor|RM|q [4] $end
$var wire 1 {' the_processor|RM|q [3] $end
$var wire 1 |' the_processor|RM|q [2] $end
$var wire 1 }' the_processor|RM|q [1] $end
$var wire 1 ~' the_processor|RM|q [0] $end
$var wire 1 !( the_processor|RY|q [31] $end
$var wire 1 "( the_processor|RY|q [30] $end
$var wire 1 #( the_processor|RY|q [29] $end
$var wire 1 $( the_processor|RY|q [28] $end
$var wire 1 %( the_processor|RY|q [27] $end
$var wire 1 &( the_processor|RY|q [26] $end
$var wire 1 '( the_processor|RY|q [25] $end
$var wire 1 (( the_processor|RY|q [24] $end
$var wire 1 )( the_processor|RY|q [23] $end
$var wire 1 *( the_processor|RY|q [22] $end
$var wire 1 +( the_processor|RY|q [21] $end
$var wire 1 ,( the_processor|RY|q [20] $end
$var wire 1 -( the_processor|RY|q [19] $end
$var wire 1 .( the_processor|RY|q [18] $end
$var wire 1 /( the_processor|RY|q [17] $end
$var wire 1 0( the_processor|RY|q [16] $end
$var wire 1 1( the_processor|RY|q [15] $end
$var wire 1 2( the_processor|RY|q [14] $end
$var wire 1 3( the_processor|RY|q [13] $end
$var wire 1 4( the_processor|RY|q [12] $end
$var wire 1 5( the_processor|RY|q [11] $end
$var wire 1 6( the_processor|RY|q [10] $end
$var wire 1 7( the_processor|RY|q [9] $end
$var wire 1 8( the_processor|RY|q [8] $end
$var wire 1 9( the_processor|RY|q [7] $end
$var wire 1 :( the_processor|RY|q [6] $end
$var wire 1 ;( the_processor|RY|q [5] $end
$var wire 1 <( the_processor|RY|q [4] $end
$var wire 1 =( the_processor|RY|q [3] $end
$var wire 1 >( the_processor|RY|q [2] $end
$var wire 1 ?( the_processor|RY|q [1] $end
$var wire 1 @( the_processor|RY|q [0] $end
$var wire 1 A( the_processor|RZ|q [31] $end
$var wire 1 B( the_processor|RZ|q [30] $end
$var wire 1 C( the_processor|RZ|q [29] $end
$var wire 1 D( the_processor|RZ|q [28] $end
$var wire 1 E( the_processor|RZ|q [27] $end
$var wire 1 F( the_processor|RZ|q [26] $end
$var wire 1 G( the_processor|RZ|q [25] $end
$var wire 1 H( the_processor|RZ|q [24] $end
$var wire 1 I( the_processor|RZ|q [23] $end
$var wire 1 J( the_processor|RZ|q [22] $end
$var wire 1 K( the_processor|RZ|q [21] $end
$var wire 1 L( the_processor|RZ|q [20] $end
$var wire 1 M( the_processor|RZ|q [19] $end
$var wire 1 N( the_processor|RZ|q [18] $end
$var wire 1 O( the_processor|RZ|q [17] $end
$var wire 1 P( the_processor|RZ|q [16] $end
$var wire 1 Q( the_processor|RZ|q [15] $end
$var wire 1 R( the_processor|RZ|q [14] $end
$var wire 1 S( the_processor|RZ|q [13] $end
$var wire 1 T( the_processor|RZ|q [12] $end
$var wire 1 U( the_processor|RZ|q [11] $end
$var wire 1 V( the_processor|RZ|q [10] $end
$var wire 1 W( the_processor|RZ|q [9] $end
$var wire 1 X( the_processor|RZ|q [8] $end
$var wire 1 Y( the_processor|RZ|q [7] $end
$var wire 1 Z( the_processor|RZ|q [6] $end
$var wire 1 [( the_processor|RZ|q [5] $end
$var wire 1 \( the_processor|RZ|q [4] $end
$var wire 1 ]( the_processor|RZ|q [3] $end
$var wire 1 ^( the_processor|RZ|q [2] $end
$var wire 1 _( the_processor|RZ|q [1] $end
$var wire 1 `( the_processor|RZ|q [0] $end
$var wire 1 a( the_processor|r1|q [31] $end
$var wire 1 b( the_processor|r1|q [30] $end
$var wire 1 c( the_processor|r1|q [29] $end
$var wire 1 d( the_processor|r1|q [28] $end
$var wire 1 e( the_processor|r1|q [27] $end
$var wire 1 f( the_processor|r1|q [26] $end
$var wire 1 g( the_processor|r1|q [25] $end
$var wire 1 h( the_processor|r1|q [24] $end
$var wire 1 i( the_processor|r1|q [23] $end
$var wire 1 j( the_processor|r1|q [22] $end
$var wire 1 k( the_processor|r1|q [21] $end
$var wire 1 l( the_processor|r1|q [20] $end
$var wire 1 m( the_processor|r1|q [19] $end
$var wire 1 n( the_processor|r1|q [18] $end
$var wire 1 o( the_processor|r1|q [17] $end
$var wire 1 p( the_processor|r1|q [16] $end
$var wire 1 q( the_processor|r1|q [15] $end
$var wire 1 r( the_processor|r1|q [14] $end
$var wire 1 s( the_processor|r1|q [13] $end
$var wire 1 t( the_processor|r1|q [12] $end
$var wire 1 u( the_processor|r1|q [11] $end
$var wire 1 v( the_processor|r1|q [10] $end
$var wire 1 w( the_processor|r1|q [9] $end
$var wire 1 x( the_processor|r1|q [8] $end
$var wire 1 y( the_processor|r1|q [7] $end
$var wire 1 z( the_processor|r1|q [6] $end
$var wire 1 {( the_processor|r1|q [5] $end
$var wire 1 |( the_processor|r1|q [4] $end
$var wire 1 }( the_processor|r1|q [3] $end
$var wire 1 ~( the_processor|r1|q [2] $end
$var wire 1 !) the_processor|r1|q [1] $end
$var wire 1 ") the_processor|r1|q [0] $end
$var wire 1 #) for_data|q [31] $end
$var wire 1 $) for_data|q [30] $end
$var wire 1 %) for_data|q [29] $end
$var wire 1 &) for_data|q [28] $end
$var wire 1 ') for_data|q [27] $end
$var wire 1 () for_data|q [26] $end
$var wire 1 )) for_data|q [25] $end
$var wire 1 *) for_data|q [24] $end
$var wire 1 +) for_data|q [23] $end
$var wire 1 ,) for_data|q [22] $end
$var wire 1 -) for_data|q [21] $end
$var wire 1 .) for_data|q [20] $end
$var wire 1 /) for_data|q [19] $end
$var wire 1 0) for_data|q [18] $end
$var wire 1 1) for_data|q [17] $end
$var wire 1 2) for_data|q [16] $end
$var wire 1 3) for_data|q [15] $end
$var wire 1 4) for_data|q [14] $end
$var wire 1 5) for_data|q [13] $end
$var wire 1 6) for_data|q [12] $end
$var wire 1 7) for_data|q [11] $end
$var wire 1 8) for_data|q [10] $end
$var wire 1 9) for_data|q [9] $end
$var wire 1 :) for_data|q [8] $end
$var wire 1 ;) for_data|q [7] $end
$var wire 1 <) for_data|q [6] $end
$var wire 1 =) for_data|q [5] $end
$var wire 1 >) for_data|q [4] $end
$var wire 1 ?) for_data|q [3] $end
$var wire 1 @) for_data|q [2] $end
$var wire 1 A) for_data|q [1] $end
$var wire 1 B) for_data|q [0] $end
$var wire 1 C) the_processor|PC|q [31] $end
$var wire 1 D) the_processor|PC|q [30] $end
$var wire 1 E) the_processor|PC|q [29] $end
$var wire 1 F) the_processor|PC|q [28] $end
$var wire 1 G) the_processor|PC|q [27] $end
$var wire 1 H) the_processor|PC|q [26] $end
$var wire 1 I) the_processor|PC|q [25] $end
$var wire 1 J) the_processor|PC|q [24] $end
$var wire 1 K) the_processor|PC|q [23] $end
$var wire 1 L) the_processor|PC|q [22] $end
$var wire 1 M) the_processor|PC|q [21] $end
$var wire 1 N) the_processor|PC|q [20] $end
$var wire 1 O) the_processor|PC|q [19] $end
$var wire 1 P) the_processor|PC|q [18] $end
$var wire 1 Q) the_processor|PC|q [17] $end
$var wire 1 R) the_processor|PC|q [16] $end
$var wire 1 S) the_processor|PC|q [15] $end
$var wire 1 T) the_processor|PC|q [14] $end
$var wire 1 U) the_processor|PC|q [13] $end
$var wire 1 V) the_processor|PC|q [12] $end
$var wire 1 W) the_processor|PC|q [11] $end
$var wire 1 X) the_processor|PC|q [10] $end
$var wire 1 Y) the_processor|PC|q [9] $end
$var wire 1 Z) the_processor|PC|q [8] $end
$var wire 1 [) the_processor|PC|q [7] $end
$var wire 1 \) the_processor|PC|q [6] $end
$var wire 1 ]) the_processor|PC|q [5] $end
$var wire 1 ^) the_processor|PC|q [4] $end
$var wire 1 _) the_processor|PC|q [3] $end
$var wire 1 `) the_processor|PC|q [2] $end
$var wire 1 a) the_processor|PC|q [1] $end
$var wire 1 b) the_processor|PC|q [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
1b
1a
1`
0_
1^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
1P
0O
0N
0M
1L
0K
0J
0I
0H
0G
0F
0E
0D
0C
1c
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
1&!
0'!
x(!
0)!
1*!
x+!
1,!
1-!
1.!
0/!
00!
11!
12!
03!
14!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
1a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
1D"
1E"
1F"
0G"
1H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
1V"
0W"
0X"
0Y"
1Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
1d"
0e"
0f"
0g"
1h"
0i"
0j"
0k"
0l"
0m"
0n"
1o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
1w"
1x"
1y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
1$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
1?#
0@#
1A#
0B#
1C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
1S#
0T#
1U#
0V#
1W#
0X#
0Y#
0Z#
0[#
0\#
0]#
1^#
0_#
1`#
0a#
0b#
0c#
0d#
0e#
1f#
0g#
0h#
0i#
0j#
0k#
1l#
0m#
1n#
0o#
0p#
0q#
0r#
0s#
0t#
1u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
1!$
0"$
1#$
0$$
1%$
0&$
0'$
1($
0)$
0*$
0+$
1,$
0-$
0.$
0/$
10$
01$
02$
03$
14$
05$
16$
07$
18$
09$
1:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
1C$
0D$
1E$
0F$
1G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
1R$
0S$
0T$
0U$
0V$
0W$
1X$
1Y$
0Z$
0[$
0\$
0]$
0^$
0_$
1`$
1a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
1k$
0l$
1m$
0n$
0o$
0p$
1q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
1y$
0z$
0{$
1|$
0}$
0~$
1!%
0"%
0#%
0$%
0%%
0&%
1'%
1(%
0)%
0*%
1+%
0,%
0-%
0.%
0/%
00%
01%
02%
13%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
1>%
0?%
0@%
1A%
0B%
0C%
0D%
0E%
0F%
1G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
1Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
1{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
1[&
0\&
0|&
0{&
0z&
0y&
0x&
0w&
0v&
0u&
0t&
0s&
0r&
0q&
0p&
0o&
0n&
0m&
0l&
0k&
0j&
0i&
0h&
0g&
0f&
0e&
0d&
0c&
0b&
0a&
0`&
0_&
0^&
0]&
0>'
0='
0<'
0;'
0:'
09'
08'
07'
06'
05'
04'
03'
02'
01'
00'
0/'
0.'
0-'
0,'
0+'
0*'
0)'
0('
0''
0&'
0%'
0$'
0#'
0"'
0!'
0~&
0}&
0^'
0]'
0\'
0['
0Z'
0Y'
0X'
0W'
0V'
0U'
0T'
0S'
0R'
0Q'
0P'
0O'
0N'
0M'
0L'
0K'
0J'
0I'
0H'
0G'
0F'
0E'
0D'
0C'
0B'
0A'
0@'
0?'
0~'
0}'
0|'
0{'
0z'
0y'
0x'
0w'
0v'
0u'
0t'
0s'
0r'
0q'
0p'
0o'
0n'
0m'
0l'
0k'
0j'
0i'
0h'
0g'
0f'
0e'
0d'
0c'
0b'
0a'
0`'
0_'
0@(
0?(
0>(
0=(
0<(
0;(
0:(
09(
08(
07(
06(
05(
04(
03(
02(
01(
00(
0/(
0.(
0-(
0,(
0+(
0*(
0)(
0((
0'(
0&(
0%(
0$(
0#(
0"(
0!(
0`(
0_(
0^(
0](
0\(
0[(
0Z(
0Y(
0X(
0W(
0V(
0U(
0T(
0S(
0R(
0Q(
0P(
0O(
0N(
0M(
0L(
0K(
0J(
0I(
0H(
0G(
0F(
0E(
0D(
0C(
0B(
0A(
0")
0!)
0~(
0}(
0|(
0{(
0z(
0y(
0x(
0w(
0v(
0u(
0t(
0s(
0r(
0q(
0p(
0o(
0n(
0m(
0l(
0k(
0j(
0i(
0h(
0g(
0f(
0e(
0d(
0c(
0b(
0a(
0B)
0A)
0@)
0?)
0>)
0=)
0<)
0;)
0:)
09)
08)
07)
06)
05)
04)
03)
02)
01)
00)
0/)
0.)
0-)
0,)
0+)
0*)
0))
0()
0')
0&)
0%)
0$)
0#)
0b)
0a)
0`)
0_)
0^)
0])
0\)
0[)
0Z)
0Y)
0X)
0W)
0V)
0U)
0T)
0S)
0R)
0Q)
0P)
0O)
0N)
0M)
0L)
0K)
0J)
0I)
0H)
0G)
0F)
0E)
0D)
0C)
$end
#20000
1!
1f"
1g"
0(!
#40000
1"
0!
1i"
0f"
1j"
0g"
1(!
#60000
1!
1f"
1g"
0(!
1{&
1|&
1z&
1`)
1f&
1j&
1x&
1p"
1k"
0%$
0y"
1-%
1l$
0a$
1C%
0h"
0a!
0c
0[&
1;%
0d"
0&!
#80000
0!
0f"
0g"
1(!
#100000
1!
1f"
1g"
0(!
1T(
1l"
0k"
1L!
1z#
1D%
0w"
1n!
1w
0+%
0F"
0`
0>%
03%
0u#
0$#
0x"
0E"
0D"
0Z"
0V"
0H"
0a
0b
0L
0P
0^
#120000
0!
0f"
0g"
1(!
#140000
1!
1f"
1g"
0(!
1m"
0l"
14(
14%
0z#
1\!
0L!
1[&
1d"
1&!
#160000
0!
0f"
0g"
1(!
#180000
1!
1f"
1g"
0(!
1n"
0m"
04(
1.%
0o"
04%
0\!
1/%
1L!
0[&
0d"
0&!
#200000
0!
0f"
0g"
1(!
#220000
1!
1f"
1g"
0(!
0p"
0n"
14(
1%$
1h"
0.%
1o"
1\!
1a!
1c
1[&
0D%
1b$
0/%
1w"
1d"
0n!
1d!
1&!
0w
1#!
1+%
1F"
1`
1c$
1u#
1G#
1_"
1Z"
1J"
1G
1L
1\
#240000
0!
0f"
0g"
1(!
#260000
1!
1f"
1g"
0(!
0{&
1_)
0|&
1a&
0`)
0j&
0x&
1p"
1k"
1v&
0%$
0m$
0;%
1y"
0l$
1a$
0C%
0h"
1[%
0a!
0c
0[&
0b$
1D%
1n$
1m$
1;%
0w"
0d"
0d!
1n!
0&!
0#!
1w
1>%
13%
0c$
0G#
1$#
1x"
0+%
0n$
1E"
1D"
0_"
0J"
1V"
1H"
0F"
1a
1b
0G
0\
1P
1^
0`
0>%
03%
0u#
0$#
0x"
0E"
0D"
0Z"
0V"
0H"
0a
0b
0L
0P
0^
#280000
0!
0f"
0g"
1(!
#300000
1!
1f"
1g"
0(!
1`(
0T(
1l"
0k"
1q"
0L!
1z#
1]%
0D%
0q$
1w"
1b!
0n!
1%!
0w
1+%
0(%
1F"
1`
1>%
13%
1u#
1$#
1x"
0w"
1E"
1D"
1Z"
1V"
1H"
1a
1b
1L
1P
1^
0+%
0F"
0`
0>%
03%
0u#
0$#
0x"
0E"
0D"
0Z"
0V"
0H"
0a
0b
0L
0P
0^
#320000
0!
0f"
0g"
1(!
#340000
1!
1f"
1g"
0(!
1@(
1m"
0l"
04(
1r"
0z#
0\!
#360000
0!
0f"
0g"
1(!
#380000
1!
1f"
1g"
0(!
1n"
0m"
1.%
0o"
1/%
#400000
0!
0f"
0g"
1(!
#420000
1!
1f"
1g"
0(!
1")
0p"
0n"
1Z%
10%
1%$
1h"
0.%
1o"
1a!
1c
1[&
0]%
1=%
0/%
1q$
1d"
0b!
1e!
1&!
0%!
1"!
1(%
1w"
1+%
1F"
1`
13%
1u#
1$#
1x"
1D"
1Z"
1V"
1H"
1b
1L
1P
1^
#440000
0!
0f"
0g"
1(!
#460000
1!
1f"
1g"
0(!
1>'
1|&
1^'
0a&
1`)
1j&
1x&
1p"
1k"
0v&
0y"
11%
0Z%
1l$
0a$
1C%
0%$
0h"
0a!
0c
0[&
1]%
0=%
0m$
0;%
0q$
0d"
1b!
0e!
0&!
1%!
0"!
1>%
1n$
0(%
1E"
1a
0w"
0+%
0F"
0`
0>%
03%
0u#
0$#
0x"
0E"
0D"
0Z"
0V"
0H"
0a
0b
0L
0P
0^
#480000
0!
0f"
0g"
1(!
#500000
1!
1f"
1g"
0(!
0>'
1T(
1l"
0k"
1~'
0[%
1L!
1z#
12%
1$"
1B
1D%
1n!
1w
#520000
0!
0f"
0g"
1(!
#540000
1!
1f"
1g"
0(!
0`(
1m"
0l"
14(
0q"
14%
0z#
1\!
0]%
1q$
0b!
0%!
1\&
1(%
19!
1e"
1'!
1Z$
#560000
0!
0f"
0g"
1(!
#580000
1!
1f"
1g"
0(!
1B)
0@(
1n"
0m"
0r"
0o"
04%
13%
1D"
1b
0\&
09!
0e"
0'!
0Z$
#600000
0!
0f"
0g"
1(!
#620000
1!
1f"
1g"
0(!
0p"
0n"
1%$
1h"
1o"
1a!
1c
1[&
0D%
1=%
1b$
1w"
1d"
0n!
1e!
1d!
1&!
0w
1"!
1#!
1+%
1F"
1`
1Z&
1?&
18&
1>%
03%
1y#
1Z#
16#
15#
1/#
1,#
1)#
1$#
1##
1P"
1W"
1S"
1E"
0D"
1Y"
1Q"
1N"
1O"
1R"
1T"
1U"
1V"
1X"
1V
1O
1S
1a
0b
1M
1U
1X
1W
1T
1R
1Q
1P
1N
#640000
0!
0f"
0g"
1(!
#660000
1!
1f"
1g"
0(!
1{&
0_)
0|&
1^)
0`)
1g&
0f&
1r&
1q&
1n&
1l&
1k&
1h&
0x&
1p"
1k"
1i&
1m&
1o&
1p&
0%$
1m$
1;%
1y"
1x$
0n$
0l$
1a$
1O$
1H$
1L$
1w%
1u%
1q%
1o%
1o#
1S$
1U$
1>&
1g#
1f$
1a#
1k%
10!
1|%
00%
1$&
1^%
1d%
1,&
10#
1$%
0h"
1Y#
1f%
1L#
1D#
0a!
0c
0[&
0=%
0b$
1D%
0x$
1n$
1_%
0;%
1g$
0w"
0d"
0e!
0d!
1n!
0&!
0"!
0#!
1w
0Z&
0?&
08&
0y#
1u#
0Z#
06#
05#
0/#
0,#
0)#
0##
13%
1x"
0+%
0_%
0P"
0W"
0S"
0Y"
1Z"
0Q"
0N"
0O"
0R"
0T"
0U"
0X"
1D"
1H"
0F"
0V
0O
0S
0M
1L
0U
0X
0W
0T
0R
0Q
0N
1b
1^
0`
0>%
0u#
0$#
0x"
0E"
0Z"
0V"
0H"
0a
0L
0P
0^
#680000
0!
0f"
0g"
1(!
#700000
1!
1f"
1g"
0(!
1M(
1V(
1\(
1B(
1F(
1G(
1H(
1I(
1Q(
1W(
1X(
1[(
0^'
1R(
1O(
1L(
1K(
1C(
1E(
1D(
1J(
1N(
1P(
1S(
1Y(
1Z(
1U(
1l"
0k"
1A(
1@&
1-&
1%&
1V&
1L&
1I&
1F&
1?$
19&
15%
1s"
1(&
01%
15&
1%#
1M!
1N!
1T%
1P&
1O%
1p#
1h#
1b#
1[#
1P#
1H#
11#
1z#
1H%
1W$
1#%
1o$
1}%
1y%
1v%
1s%
1p%
1m%
1h%
1e%
1`%
1&%
1h$
1V$
1T$
1Q$
1M$
1J$
1n%
1i$
1j$
1s$
1c%
1b%
1j%
1=$
1?%
1w$
1v$
1u$
1t$
1%$
1}#
1|#
1{#
18!
17!
16!
15!
04!
0X$
0'%
0q$
0R$
02!
0k$
01!
0Y$
1u!
1l!
1f!
1""
1|!
1{!
1z!
1y!
1q!
1k!
1j!
1g!
1p!
1s!
1v!
1w!
1!"
1}!
1~!
1x!
1t!
1r!
1o!
1i!
1h!
1m!
1#"
1p
1y
1!!
1e
1i
1j
1k
1l
1t
1z
1{
1~
1u
1r
1o
1n
1f
1h
1g
1m
1q
1s
1v
1|
1}
1x
1d
1i%
1_%
1a%
1g%
1"%
1r$
1%%
1<$
1z%
1P$
1I$
1K$
1x%
1t%
1r%
13$
11$
1/$
1-$
1+$
1)$
1'$
1$$
1l%
1B%
1}$
1{$
1x$
0n$
0a$
0(%
0y$
0_%
1z$
0a%
0|$
0{$
1~$
0}$
0!%
0g%
1@%
0"%
0A%
0i%
1~#
0B%
0!$
0r$
1"$
0%%
0#$
0l%
1&$
0$$
0($
0'$
1*$
0)$
0,$
0+$
1.$
0-$
00$
0/$
12$
01$
04$
03$
15$
0r%
06$
0t%
17$
0x%
08$
0K$
19$
0I$
0:$
0P$
1;$
0z%
0<$
#720000
0!
0f"
0g"
1(!
#740000
1!
1f"
1g"
0(!
1"(
1%(
1&(
1'(
1((
1-(
11(
12(
16(
1;(
1<(
1#(
1$(
1!(
17(
0^)
1)(
1*(
1.(
10(
13(
19(
1:(
15(
1/(
18(
1m"
0l"
1+(
1,(
0~'
1W&
1Q&
1M&
1J&
1G&
1A&
1:&
1.&
1)&
1U%
1I%
0x$
1n$
1@$
1q#
1i#
1c#
1\#
1Q#
1I#
0z#
1^!
1]!
02%
0$"
0B
1y$
1_%
0?%
0w$
0v$
0u$
0t$
0%$
0}#
0|#
0{#
08!
07!
06!
05!
14!
0z$
1A%
1i%
0_%
1!%
1g%
0@%
1"%
1!$
1r$
0"$
1%%
1<$
0;$
1z%
1:$
1P$
09$
1I$
18$
1K$
07$
1x%
16$
1t%
05$
1r%
14$
13$
02$
11$
10$
1/$
0.$
1-$
1,$
1+$
0*$
1)$
1($
1'$
0&$
1$$
1#$
1l%
0~#
1B%
0~$
1}$
1|$
1{$
0n$
1a$
0{$
0B%
0"%
0i%
0%%
0l%
0<$
0z%
0P$
0I$
0K$
0x%
0t%
0r%
03$
01$
0/$
0-$
0+$
0)$
0'$
0$$
0r$
0g%
0}$
#760000
0!
0f"
0g"
1(!
#780000
1!
1f"
1g"
0(!
1n"
0m"
0o"
#800000
0!
0f"
0g"
1(!
#820000
1!
1f"
1g"
0(!
0p"
0n"
1%$
1h"
1o"
1a!
1c
1[&
0}%
0y%
0v%
0s%
0p%
0n%
0m%
0j%
0h%
0e%
0c%
0b%
0`%
0D%
0&%
0#%
0s$
0o$
0j$
0i$
0h$
0W$
0V$
0T$
0Q$
0M$
0J$
0=$
1R$
12!
1X$
1k$
1'%
11!
1q$
1d"
0""
0|!
0{!
0z!
0y!
0x!
0q!
0m!
0k!
0j!
0i!
0h!
0g!
0n!
0p!
0l!
0o!
0f!
0r!
0t!
0s!
0u!
0v!
0w!
0!"
0}!
0~!
0#"
1&!
0e
0i
0j
0k
0l
0m
0t
0x
0z
0{
0|
0}
0~
0w
0u
0y
0v
0!!
0s
0q
0r
0p
0o
0n
0f
0h
0g
0d
1Y$
1(%
1w"
1+%
1F"
1`
1>%
1u#
1$#
1x"
1E"
1Z"
1V"
1H"
1a
1L
1P
1^
#840000
0!
0f"
0g"
1(!
#860000
1!
1f"
1g"
0(!
1|&
1`)
0g&
1f&
0r&
0q&
0n&
0l&
0k&
0h&
1x&
1p"
1k"
0i&
0m&
0o&
0p&
0y"
1l$
0a$
0O$
0H$
0L$
0w%
0u%
0q%
0o%
0o#
0S$
0U$
0>&
0g#
0f$
0a#
0k%
00!
0|%
10%
0$&
0^%
0d%
0,&
00#
0$%
0%$
0h"
0Y#
0f%
0L#
0D#
0a!
0c
0[&
1}%
1y%
1v%
1s%
1p%
1n%
1m%
1j%
1h%
1e%
1c%
1b%
1`%
1D%
1&%
1#%
1s$
1o$
1j$
1i$
1h$
1W$
1V$
1T$
1Q$
1M$
1J$
1=$
1;%
0g$
0R$
02!
0X$
0k$
0'%
01!
0q$
0w"
0Y$
0d"
1""
1|!
1{!
1z!
1y!
1x!
1q!
1m!
1k!
1j!
1i!
1h!
1g!
1n!
1p!
1l!
1o!
1f!
1r!
1t!
1s!
1u!
1v!
1w!
1!"
1}!
1~!
1#"
0&!
1e
1i
1j
1k
1l
1m
1t
1x
1z
1{
1|
1}
1~
1w
1u
1y
1v
1!!
1s
1q
1r
1p
1o
1n
1f
1h
1g
1d
0+%
0(%
0F"
0`
0>%
0u#
0$#
0x"
0E"
0Z"
0V"
0H"
0a
0L
0P
0^
#880000
0!
0f"
0g"
1(!
#900000
1!
1f"
1g"
0(!
0M(
0V(
0\(
0B(
0F(
0G(
0H(
0I(
0Q(
0W(
0X(
0[(
1^'
0R(
0O(
0L(
0K(
0C(
0E(
0D(
0J(
0N(
0P(
0S(
0Y(
0Z(
0U(
1l"
0k"
0A(
0@&
0-&
0%&
0V&
0L&
0I&
0F&
0?$
09&
05%
0s"
0(&
11%
05&
0%#
0M!
0N!
0T%
0P&
0O%
0p#
0h#
0b#
0[#
0P#
0H#
01#
1z#
0H%
0W$
0#%
0o$
0}%
0y%
0v%
0s%
0p%
0m%
0h%
0e%
0`%
0&%
0h$
0V$
0T$
0Q$
0M$
0J$
0n%
0i$
0j$
0s$
0c%
0b%
0j%
0=$
1X$
1'%
1q$
1R$
12!
1k$
11!
0u!
0l!
0f!
0""
0|!
0{!
0z!
0y!
0q!
0k!
0j!
0g!
0p!
0s!
0v!
0w!
0!"
0}!
0~!
0x!
0t!
0r!
0o!
0i!
0h!
0m!
0#"
0p
0y
0!!
0e
0i
0j
0k
0l
0t
0z
0{
0~
0u
0r
0o
0n
0f
0h
0g
0m
0q
0s
0v
0|
0}
0x
0d
1Y$
1(%
#920000
0!
0f"
0g"
1(!
#940000
1!
1f"
1g"
0(!
0"(
0%(
0&(
0'(
0((
0-(
01(
02(
06(
0;(
0<(
0#(
0$(
0!(
07(
0)(
0*(
0.(
00(
03(
09(
0:(
05(
0/(
08(
1m"
0l"
0+(
0,(
1~'
0W&
0Q&
0M&
0J&
0G&
0A&
0:&
0.&
0)&
0U%
0I%
0@$
0q#
0i#
0c#
0\#
0Q#
0I#
14%
0z#
0^!
0]!
12%
1$"
1B
1q"
0L!
1[&
1d"
1&!
#960000
0!
0f"
0g"
1(!
#980000
1!
1f"
1g"
0(!
1@(
1n"
0m"
04(
1r"
1.%
0o"
04%
0\!
1/%
0q"
1L!
0[&
0d"
0&!
#1000000
0!
0f"
0g"
1(!
#1020000
1!
1f"
1g"
0(!
0@(
0p"
0n"
14(
0r"
1%$
1h"
0.%
1o"
1\!
1a!
1c
1[&
0D%
1b$
0/%
1w"
1d"
0n!
1d!
1&!
0w
1#!
1+%
1F"
1`
03%
1c$
1u#
1G#
0D"
1_"
1Z"
1J"
0b
1G
1L
1\
#1040000
0!
0f"
0g"
1(!
#1060000
1!
1f"
1g"
0(!
0{&
1_)
0|&
1a&
0`)
0j&
0x&
1p"
1k"
1v&
0%$
0m$
0;%
1y"
1Z%
0l$
1a$
0C%
0h"
1[%
0a!
0c
0[&
0b$
1D%
1n$
1m$
1;%
0w"
0d"
0d!
1n!
0&!
0#!
1w
1>%
13%
0c$
0G#
1$#
1x"
0+%
0n$
1E"
1D"
0_"
0J"
1V"
1H"
0F"
1a
1b
0G
0\
1P
1^
0`
0>%
0u#
0$#
0x"
0E"
0Z"
0V"
0H"
0a
0L
0P
0^
#1080000
0!
0f"
0g"
1(!
#1100000
1!
1f"
1g"
0(!
1`(
1>'
0T(
1l"
0k"
1q"
1:#
0[%
0L!
1z#
1]%
0D%
1;#
0q$
1w"
1b!
0n!
1%!
0w
1+%
0(%
1F"
1`
1>%
1u#
1$#
1x"
0w"
1E"
1Z"
1V"
1H"
1a
1L
1P
1^
0+%
0F"
0`
0>%
0u#
0$#
0x"
0E"
0Z"
0V"
0H"
0a
0L
0P
0^
#1120000
0!
0f"
0g"
1(!
#1140000
1!
1f"
1g"
0(!
0`(
1_(
1@(
1m"
0l"
04(
0q"
1<#
1r"
0z#
0\!
0]%
1p$
0b!
1c!
0%!
1$!
#1160000
0!
0f"
0g"
1(!
#1180000
1!
1f"
1g"
0(!
1?(
0@(
1n"
0m"
1=#
0r"
1.%
0o"
1/%
#1200000
0!
0f"
0g"
1(!
#1220000
1!
1f"
1g"
0(!
0")
1!)
0p"
0n"
0Z%
00%
1~%
1>#
1%$
1h"
0.%
1o"
1a!
1c
1[&
1=%
0p$
0/%
1q$
1d"
1e!
0c!
1&!
1"!
0$!
1(%
1w"
1+%
1F"
1`
1u#
1$#
1x"
1Z"
1V"
1H"
1L
1P
1^
#1240000
0!
0f"
0g"
1(!
#1260000
1!
1f"
1g"
0(!
1]'
0>'
1|&
0^'
0a&
1`)
1='
1j&
1x&
1p"
1k"
0v&
1!&
0:#
0y"
01%
0>#
1l$
0a$
0?#
0;#
1C%
0%$
0h"
0a!
0c
0[&
0=%
1p$
1?#
1;#
0m$
0;%
1\$
0q$
0d"
0e!
1c!
0&!
0"!
1$!
1>%
0\$
1n$
0(%
1E"
1a
0w"
0+%
0F"
0`
0>%
0u#
0$#
0x"
0E"
0Z"
0V"
0H"
0a
0L
0P
0^
#1280000
0!
0f"
0g"
1(!
#1300000
1!
1f"
1g"
0(!
1T(
0='
1l"
0k"
1}'
0~'
1L!
0;#
1z#
1O!
02%
1%"
0$"
1A
0B
1D%
1n!
1w
#1320000
0!
0f"
0g"
1(!
#1340000
1!
1f"
1g"
0(!
0_(
1m"
0l"
14(
0<#
14%
0z#
1\!
0p$
1q$
0c!
0$!
1\&
1(%
19!
1e"
1'!
1Z$
#1360000
0!
0f"
0g"
1(!
#1380000
1!
1f"
1g"
0(!
0B)
0?(
1n"
0m"
1A)
0=#
0o"
04%
03%
1>%
0D"
1E"
0b
1a
0\&
09!
0e"
0'!
0Z$
#1400000
0!
0f"
0g"
1(!
#1420000
1!
1f"
1g"
0(!
0p"
0n"
1%$
1h"
1o"
1a!
1c
1[&
0D%
1=%
1b$
1w"
1d"
0n!
1e!
1d!
1&!
0w
1"!
1#!
1+%
1F"
1`
1Z&
1?&
18&
1y#
1Z#
16#
15#
1/#
1,#
1)#
1$#
1##
1P"
1W"
1S"
1Y"
1Q"
1N"
1O"
1R"
1T"
1U"
1V"
1X"
1V
1O
1S
1M
1U
1X
1W
1T
1R
1Q
1P
1N
#1440000
0!
0f"
0g"
1(!
#1460000
1!
1f"
1g"
0(!
1{&
0_)
0|&
1^)
0`)
1g&
0f&
1r&
1q&
1n&
1l&
1k&
1h&
0x&
1p"
1k"
1i&
1m&
1o&
1p&
0%$
1m$
1;%
1y"
1x$
0n$
0l$
1a$
1O$
1H$
1L$
1w%
1u%
1q%
1o%
1o#
1S$
1U$
1>&
1g#
1f$
1a#
1k%
10!
1|%
0~%
1$&
1^%
1d%
1,&
10#
1$%
0h"
1Y#
1f%
1L#
1D#
0a!
0c
0[&
0=%
0b$
1D%
0x$
1n$
1_%
0;%
1g$
0w"
0d"
0e!
0d!
1n!
0&!
0"!
0#!
1w
0Z&
0?&
08&
0y#
1u#
0Z#
06#
05#
0/#
0,#
0)#
0##
13%
1x"
0+%
0_%
0P"
0W"
0S"
0Y"
1Z"
0Q"
0N"
0O"
0R"
0T"
0U"
0X"
1D"
1H"
0F"
0V
0O
0S
0M
1L
0U
0X
0W
0T
0R
0Q
0N
1b
1^
0`
03%
0u#
0$#
0x"
0D"
0Z"
0V"
0H"
0b
0L
0P
0^
#1480000
0!
0f"
0g"
1(!
#1500000
1!
1f"
1g"
0(!
1M(
1V(
1\(
0]'
1B(
1F(
1G(
1H(
1I(
1Q(
1W(
1X(
1[(
1R(
1O(
1L(
1K(
1C(
1E(
1D(
1J(
1N(
1P(
1S(
1Y(
1Z(
1U(
1l"
0k"
1A(
1@&
1-&
1%&
0!&
1V&
1L&
1I&
1F&
1?$
19&
15%
1s"
1(&
15&
1%#
1M!
1N!
1T%
1P&
1O%
1p#
1h#
1b#
1[#
1P#
1H#
11#
1z#
1H%
1W$
1#%
1o$
1}%
1y%
1v%
1s%
1p%
1m%
1h%
1e%
1`%
1&%
1h$
1V$
1T$
1Q$
1M$
1J$
1n%
1i$
1j$
1s$
1c%
1b%
1j%
1=$
1?%
1w$
1v$
1u$
1t$
1%$
1}#
1|#
1{#
18!
17!
16!
15!
04!
0X$
0'%
0q$
0R$
02!
0k$
01!
0Y$
1u!
1l!
1f!
1""
1|!
1{!
1z!
1y!
1q!
1k!
1j!
1g!
1p!
1s!
1v!
1w!
1!"
1}!
1~!
1x!
1t!
1r!
1o!
1i!
1h!
1m!
1#"
1p
1y
1!!
1e
1i
1j
1k
1l
1t
1z
1{
1~
1u
1r
1o
1n
1f
1h
1g
1m
1q
1s
1v
1|
1}
1x
1d
1i%
1_%
1a%
1g%
1"%
1r$
1%%
1<$
1z%
1P$
1I$
1K$
1x%
1t%
1r%
13$
11$
1/$
1-$
1+$
1)$
1'$
1$$
1l%
1B%
1}$
1{$
1x$
0n$
0a$
0(%
0y$
0_%
1z$
0a%
0|$
0{$
1~$
0}$
0!%
0g%
1@%
0"%
0A%
0i%
1~#
0B%
0!$
0r$
1"$
0%%
0#$
0l%
1&$
0$$
0($
0'$
1*$
0)$
0,$
0+$
1.$
0-$
00$
0/$
12$
01$
04$
03$
15$
0r%
06$
0t%
17$
0x%
08$
0K$
19$
0I$
0:$
0P$
1;$
0z%
0<$
#1520000
0!
0f"
0g"
1(!
#1540000
1!
1f"
1g"
0(!
1"(
1%(
1&(
1'(
1((
1-(
11(
12(
16(
1;(
1<(
1#(
1$(
1!(
17(
0^)
1)(
1*(
1.(
10(
13(
19(
1:(
15(
1/(
18(
1m"
0l"
1+(
1,(
0}'
1W&
1Q&
1M&
1J&
1G&
1A&
1:&
1.&
1)&
1U%
1I%
0x$
1n$
1@$
1q#
1i#
1c#
1\#
1Q#
1I#
0z#
1^!
1]!
0O!
0%"
0A
1y$
1_%
0?%
0w$
0v$
0u$
0t$
0%$
0}#
0|#
0{#
08!
07!
06!
05!
14!
0z$
1A%
1i%
0_%
1!%
1g%
0@%
1"%
1!$
1r$
0"$
1%%
1<$
0;$
1z%
1:$
1P$
09$
1I$
18$
1K$
07$
1x%
16$
1t%
05$
1r%
14$
13$
02$
11$
10$
1/$
0.$
1-$
1,$
1+$
0*$
1)$
1($
1'$
0&$
1$$
1#$
1l%
0~#
1B%
0~$
1}$
1|$
1{$
0n$
1a$
0{$
0B%
0"%
0i%
0%%
0l%
0<$
0z%
0P$
0I$
0K$
0x%
0t%
0r%
03$
01$
0/$
0-$
0+$
0)$
0'$
0$$
0r$
0g%
0}$
#1560000
0!
0f"
0g"
1(!
#1580000
1!
1f"
1g"
0(!
1n"
0m"
0o"
#1600000
0!
0f"
0g"
1(!
#1620000
1!
1f"
1g"
0(!
0p"
0n"
1%$
1h"
1o"
1a!
1c
1[&
0}%
0y%
0v%
0s%
0p%
0n%
0m%
0j%
0h%
0e%
0c%
0b%
0`%
0D%
0&%
0#%
0s$
0o$
0j$
0i$
0h$
0W$
0V$
0T$
0Q$
0M$
0J$
0=$
1R$
12!
1X$
1k$
1'%
11!
1q$
1d"
0""
0|!
0{!
0z!
0y!
0x!
0q!
0m!
0k!
0j!
0i!
0h!
0g!
0n!
0p!
0l!
0o!
0f!
0r!
0t!
0s!
0u!
0v!
0w!
0!"
0}!
0~!
0#"
1&!
0e
0i
0j
0k
0l
0m
0t
0x
0z
0{
0|
0}
0~
0w
0u
0y
0v
0!!
0s
0q
0r
0p
0o
0n
0f
0h
0g
0d
1Y$
1(%
1w"
1+%
1F"
1`
13%
1u#
1$#
1x"
1D"
1Z"
1V"
1H"
1b
1L
1P
1^
#1640000
0!
0f"
0g"
1(!
#1660000
1!
1f"
1g"
0(!
1|&
1`)
0g&
1f&
0r&
0q&
0n&
0l&
0k&
0h&
1x&
1p"
1k"
0i&
0m&
0o&
0p&
0y"
1l$
0a$
0O$
0H$
0L$
0w%
0u%
0q%
0o%
0o#
0S$
0U$
0>&
0g#
0f$
0a#
0k%
00!
0|%
1~%
0$&
0^%
0d%
0,&
00#
0$%
0%$
0h"
0Y#
0f%
0L#
0D#
0a!
0c
0[&
1}%
1y%
1v%
1s%
1p%
1n%
1m%
1j%
1h%
1e%
1c%
1b%
1`%
1D%
1&%
1#%
1s$
1o$
1j$
1i$
1h$
1W$
1V$
1T$
1Q$
1M$
1J$
1=$
1;%
0g$
0R$
02!
0X$
0k$
0'%
01!
0q$
0w"
0Y$
0d"
1""
1|!
1{!
1z!
1y!
1x!
1q!
1m!
1k!
1j!
1i!
1h!
1g!
1n!
1p!
1l!
1o!
1f!
1r!
1t!
1s!
1u!
1v!
1w!
1!"
1}!
1~!
1#"
0&!
1e
1i
1j
1k
1l
1m
1t
1x
1z
1{
1|
1}
1~
1w
1u
1y
1v
1!!
1s
1q
1r
1p
1o
1n
1f
1h
1g
1d
0+%
0(%
0F"
0`
03%
0u#
0$#
0x"
0D"
0Z"
0V"
0H"
0b
0L
0P
0^
#1680000
0!
0f"
0g"
1(!
#1700000
1!
1f"
1g"
0(!
0M(
0V(
0\(
1]'
0B(
0F(
0G(
0H(
0I(
0Q(
0W(
0X(
0[(
0R(
0O(
0L(
0K(
0C(
0E(
0D(
0J(
0N(
0P(
0S(
0Y(
0Z(
0U(
1l"
0k"
0A(
0@&
0-&
0%&
1!&
0V&
0L&
0I&
0F&
0?$
09&
05%
0s"
0(&
05&
0%#
0M!
0N!
0T%
0P&
0O%
0p#
0h#
0b#
0[#
0P#
0H#
01#
1z#
0H%
0W$
0#%
0o$
0}%
0y%
0v%
0s%
0p%
0m%
0h%
0e%
0`%
0&%
0h$
0V$
0T$
0Q$
0M$
0J$
0n%
0i$
0j$
0s$
0c%
0b%
0j%
0=$
1X$
1'%
1q$
1R$
12!
1k$
11!
0u!
0l!
0f!
0""
0|!
0{!
0z!
0y!
0q!
0k!
0j!
0g!
0p!
0s!
0v!
0w!
0!"
0}!
0~!
0x!
0t!
0r!
0o!
0i!
0h!
0m!
0#"
0p
0y
0!!
0e
0i
0j
0k
0l
0t
0z
0{
0~
0u
0r
0o
0n
0f
0h
0g
0m
0q
0s
0v
0|
0}
0x
0d
1Y$
1(%
#1720000
0!
0f"
0g"
1(!
#1740000
1!
1f"
1g"
0(!
0"(
0%(
0&(
0'(
0((
0-(
01(
02(
06(
0;(
0<(
0#(
0$(
0!(
07(
0)(
0*(
0.(
00(
03(
09(
0:(
05(
0/(
08(
1m"
0l"
0+(
0,(
1}'
0W&
0Q&
0M&
0J&
0G&
0A&
0:&
0.&
0)&
0U%
0I%
0@$
0q#
0i#
0c#
0\#
0Q#
0I#
14%
0z#
0^!
0]!
1O!
1%"
1A
1<#
0L!
1[&
1d"
1&!
#1760000
0!
0f"
0g"
1(!
#1780000
1!
1f"
1g"
0(!
1?(
1n"
0m"
04(
1=#
1.%
0o"
04%
0\!
1/%
0<#
1L!
0[&
0d"
0&!
#1800000
0!
0f"
0g"
1(!
#1820000
1!
1f"
1g"
0(!
0?(
0p"
0n"
14(
0=#
1%$
1h"
0.%
1o"
1\!
1a!
1c
1[&
0D%
1b$
0/%
1w"
1d"
0n!
1d!
1&!
0w
1#!
1+%
1F"
1`
0>%
1c$
1u#
1G#
0E"
1_"
1Z"
1J"
0a
1G
1L
1\
#1840000
0!
0f"
0g"
1(!
#1860000
1!
1f"
1g"
0(!
0{&
1_)
0|&
1a&
0`)
0j&
0x&
1p"
1k"
1v&
0%$
0m$
0;%
1y"
1>#
0l$
1a$
0C%
0h"
1[%
0a!
0c
0[&
0b$
1D%
1n$
1m$
1;%
0w"
0d"
0d!
1n!
0&!
0#!
1w
1>%
13%
0c$
0G#
1$#
1x"
0+%
0n$
1E"
1D"
0_"
0J"
1V"
1H"
0F"
1a
1b
0G
0\
1P
1^
0`
03%
0u#
0$#
0x"
0D"
0Z"
0V"
0H"
0b
0L
0P
0^
#1880000
0!
0f"
0g"
1(!
#1900000
1!
1f"
1g"
0(!
1`(
0T(
1='
1l"
0k"
1q"
0L!
1;#
1z#
1]%
0D%
0q$
1w"
1b!
0n!
1%!
0w
1+%
0(%
1F"
1`
13%
1u#
1$#
1x"
0w"
1D"
1Z"
1V"
1H"
1b
1L
1P
1^
0+%
0F"
0`
03%
0u#
0$#
0x"
0D"
0Z"
0V"
0H"
0b
0L
0P
0^
#1920000
0!
0f"
0g"
1(!
#1940000
1!
1f"
1g"
0(!
1_(
1@(
1m"
0l"
04(
1<#
1r"
0z#
0\!
1p$
1c!
1$!
#1960000
0!
0f"
0g"
1(!
#1980000
1!
1f"
1g"
0(!
1?(
1n"
0m"
1=#
1.%
0o"
1/%
#2000000
0!
0f"
0g"
1(!
#2020000
1!
1f"
1g"
0(!
1")
0p"
0n"
1Z%
10%
1%$
1h"
0.%
1o"
1a!
1c
1[&
0]%
1=%
0p$
0/%
1q$
1d"
0b!
1e!
0c!
1&!
0%!
1"!
0$!
1(%
1w"
1+%
1F"
1`
0>%
13%
1u#
1$#
1x"
0E"
1D"
1Z"
1V"
1H"
0a
1b
1L
1P
1^
#2040000
0!
0f"
0g"
1(!
#2060000
1!
1f"
1g"
0(!
1>'
1|&
1^'
0a&
1`)
1j&
1x&
1p"
1k"
0v&
0y"
11%
0Z%
0>#
1l$
0a$
1C%
0%$
0h"
0a!
0c
0[&
1]%
0=%
1p$
0m$
0;%
0q$
0d"
1b!
0e!
1c!
0&!
1%!
0"!
1$!
1>%
1n$
0(%
1E"
1a
0w"
0+%
0F"
0`
03%
0u#
0$#
0x"
0D"
0Z"
0V"
0H"
0b
0L
0P
0^
#2080000
0!
0f"
0g"
1(!
#2100000
1!
1f"
1g"
0(!
0>'
1T(
0='
1l"
0k"
1~'
0[%
1L!
0;#
1z#
12%
1$"
1B
1D%
1n!
1w
#2120000
0!
0f"
0g"
1(!
#2140000
1!
1f"
1g"
0(!
0`(
0_(
1m"
0l"
14(
0q"
0<#
14%
0z#
1\!
0]%
0p$
1q$
0b!
0c!
0%!
0$!
1\&
1(%
19!
1e"
1'!
1Z$
#2160000
0!
0f"
0g"
1(!
#2180000
1!
1f"
1g"
0(!
1B)
0?(
0@(
1n"
0m"
0=#
0r"
0o"
04%
13%
1D"
1b
0\&
09!
0e"
0'!
0Z$
#2200000
0!
0f"
0g"
1(!
#2220000
1!
1f"
1g"
0(!
0p"
0n"
1%$
1h"
1o"
1a!
1c
1[&
0D%
1=%
1b$
1w"
1d"
0n!
1e!
1d!
1&!
0w
1"!
1#!
1+%
1F"
1`
1Z&
1?&
18&
03%
1y#
1Z#
16#
15#
1/#
1,#
1)#
1$#
1##
1P"
1W"
1S"
0D"
1Y"
1Q"
1N"
1O"
1R"
1T"
1U"
1V"
1X"
1V
1O
1S
0b
1M
1U
1X
1W
1T
1R
1Q
1P
1N
#2240000
0!
0f"
0g"
1(!
#2260000
1!
1f"
1g"
0(!
1{&
0_)
0|&
1^)
0`)
1g&
0f&
1r&
1q&
1n&
1l&
1k&
1h&
0x&
1p"
1k"
1i&
1m&
1o&
1p&
0%$
1m$
1;%
1y"
1x$
0n$
0l$
1a$
1O$
1H$
1L$
1w%
1u%
1q%
1o%
1o#
1S$
1U$
1>&
1g#
1f$
1a#
1k%
10!
1|%
0~%
00%
1$&
1^%
1d%
1,&
10#
1$%
0h"
1Y#
1f%
1L#
1D#
0a!
0c
0[&
0=%
0b$
1D%
0x$
1n$
1_%
0;%
1g$
0w"
0d"
0e!
0d!
1n!
0&!
0"!
0#!
1w
0Z&
0?&
08&
0y#
1u#
0Z#
06#
05#
0/#
0,#
0)#
0##
13%
1x"
0+%
0_%
0P"
0W"
0S"
0Y"
1Z"
0Q"
0N"
0O"
0R"
0T"
0U"
0X"
1D"
1H"
0F"
0V
0O
0S
0M
1L
0U
0X
0W
0T
0R
0Q
0N
1b
1^
0`
0u#
0$#
0x"
0Z"
0V"
0H"
0L
0P
0^
#2280000
0!
0f"
0g"
1(!
#2300000
1!
1f"
1g"
0(!
1M(
1V(
1\(
0]'
1B(
1F(
1G(
1H(
1I(
1Q(
1W(
1X(
1[(
0^'
1R(
1O(
1L(
1K(
1C(
1E(
1D(
1J(
1N(
1P(
1S(
1Y(
1Z(
1U(
1l"
0k"
1A(
1@&
1-&
1%&
0!&
1V&
1L&
1I&
1F&
1?$
19&
15%
1s"
1(&
01%
15&
1%#
1M!
1N!
1T%
1P&
1O%
1p#
1h#
1b#
1[#
1P#
1H#
11#
1z#
1H%
1W$
1#%
1o$
1}%
1y%
1v%
1s%
1p%
1m%
1h%
1e%
1`%
1&%
1h$
1V$
1T$
1Q$
1M$
1J$
1n%
1i$
1j$
1s$
1c%
1b%
1j%
1=$
1?%
1w$
1v$
1u$
1t$
1%$
1}#
1|#
1{#
18!
17!
16!
15!
04!
0X$
0'%
0q$
0R$
02!
0k$
01!
0Y$
1u!
1l!
1f!
1""
1|!
1{!
1z!
1y!
1q!
1k!
1j!
1g!
1p!
1s!
1v!
1w!
1!"
1}!
1~!
1x!
1t!
1r!
1o!
1i!
1h!
1m!
1#"
1p
1y
1!!
1e
1i
1j
1k
1l
1t
1z
1{
1~
1u
1r
1o
1n
1f
1h
1g
1m
1q
1s
1v
1|
1}
1x
1d
1i%
1_%
1a%
1g%
1"%
1r$
1%%
1<$
1z%
1P$
1I$
1K$
1x%
1t%
1r%
13$
11$
1/$
1-$
1+$
1)$
1'$
1$$
1l%
1B%
1}$
1{$
1x$
0n$
0a$
0(%
0y$
0_%
1z$
0a%
0|$
0{$
1~$
0}$
0!%
0g%
1@%
0"%
0A%
0i%
1~#
0B%
0!$
0r$
1"$
0%%
0#$
0l%
1&$
0$$
0($
0'$
1*$
0)$
0,$
0+$
1.$
0-$
00$
0/$
12$
01$
04$
03$
15$
0r%
06$
0t%
17$
0x%
08$
0K$
19$
0I$
0:$
0P$
1;$
0z%
0<$
#2320000
0!
0f"
0g"
1(!
#2340000
1!
1f"
1g"
0(!
1"(
1%(
1&(
1'(
1((
1-(
11(
12(
16(
1;(
1<(
1#(
1$(
1!(
17(
0^)
1)(
1*(
1.(
10(
13(
19(
1:(
15(
1/(
18(
1m"
0l"
1+(
1,(
0}'
0~'
1W&
1Q&
1M&
1J&
1G&
1A&
1:&
1.&
1)&
1U%
1I%
0x$
1n$
1@$
1q#
1i#
1c#
1\#
1Q#
1I#
0z#
1^!
1]!
0O!
02%
0%"
0$"
0A
0B
1y$
1_%
0?%
0w$
0v$
0u$
0t$
0%$
0}#
0|#
0{#
08!
07!
06!
05!
14!
0z$
1A%
1i%
0_%
1!%
1g%
0@%
1"%
1!$
1r$
0"$
1%%
1<$
0;$
1z%
1:$
1P$
09$
1I$
18$
1K$
07$
1x%
16$
1t%
05$
1r%
14$
13$
02$
11$
10$
1/$
0.$
1-$
1,$
1+$
0*$
1)$
1($
1'$
0&$
1$$
1#$
1l%
0~#
1B%
0~$
1}$
1|$
1{$
0n$
1a$
0{$
0B%
0"%
0i%
0%%
0l%
0<$
0z%
0P$
0I$
0K$
0x%
0t%
0r%
03$
01$
0/$
0-$
0+$
0)$
0'$
0$$
0r$
0g%
0}$
#2360000
0!
0f"
0g"
1(!
#2380000
1!
1f"
1g"
0(!
1n"
0m"
0o"
#2400000
0!
0f"
0g"
1(!
#2420000
1!
1f"
1g"
0(!
0p"
0n"
1%$
1h"
1o"
1a!
1c
1[&
0}%
0y%
0v%
0s%
0p%
0n%
0m%
0j%
0h%
0e%
0c%
0b%
0`%
0D%
0&%
0#%
0s$
0o$
0j$
0i$
0h$
0W$
0V$
0T$
0Q$
0M$
0J$
0=$
1R$
12!
1X$
1k$
1'%
11!
1q$
1d"
0""
0|!
0{!
0z!
0y!
0x!
0q!
0m!
0k!
0j!
0i!
0h!
0g!
0n!
0p!
0l!
0o!
0f!
0r!
0t!
0s!
0u!
0v!
0w!
0!"
0}!
0~!
0#"
1&!
0e
0i
0j
0k
0l
0m
0t
0x
0z
0{
0|
0}
0~
0w
0u
0y
0v
0!!
0s
0q
0r
0p
0o
0n
0f
0h
0g
0d
1Y$
1(%
1w"
1+%
1F"
1`
1u#
1$#
1x"
1Z"
1V"
1H"
1L
1P
1^
#2440000
0!
0f"
0g"
1(!
#2460000
1!
1f"
1g"
0(!
1|&
1`)
0g&
1f&
0r&
0q&
0n&
0l&
0k&
0h&
1x&
1p"
1k"
0i&
0m&
0o&
0p&
0y"
1l$
0a$
0O$
0H$
0L$
0w%
0u%
0q%
0o%
0o#
0S$
0U$
0>&
0g#
0f$
0a#
0k%
00!
0|%
1~%
10%
0$&
0^%
0d%
0,&
00#
0$%
0%$
0h"
0Y#
0f%
0L#
0D#
0a!
0c
0[&
1}%
1y%
1v%
1s%
1p%
1n%
1m%
1j%
1h%
1e%
1c%
1b%
1`%
1D%
1&%
1#%
1s$
1o$
1j$
1i$
1h$
1W$
1V$
1T$
1Q$
1M$
1J$
1=$
1;%
0g$
0R$
02!
0X$
0k$
0'%
01!
0q$
0w"
0Y$
0d"
1""
1|!
1{!
1z!
1y!
1x!
1q!
1m!
1k!
1j!
1i!
1h!
1g!
1n!
1p!
1l!
1o!
1f!
1r!
1t!
1s!
1u!
1v!
1w!
1!"
1}!
1~!
1#"
0&!
1e
1i
1j
1k
1l
1m
1t
1x
1z
1{
1|
1}
1~
1w
1u
1y
1v
1!!
1s
1q
1r
1p
1o
1n
1f
1h
1g
1d
0+%
0(%
0F"
0`
0u#
0$#
0x"
0Z"
0V"
0H"
0L
0P
0^
#2480000
0!
0f"
0g"
1(!
#2500000
1!
1f"
1g"
0(!
0M(
0V(
0\(
1]'
0B(
0F(
0G(
0H(
0I(
0Q(
0W(
0X(
0[(
1^'
0R(
0O(
0L(
0K(
0C(
0E(
0D(
0J(
0N(
0P(
0S(
0Y(
0Z(
0U(
1l"
0k"
0A(
0@&
0-&
0%&
1!&
0V&
0L&
0I&
0F&
0?$
09&
05%
0s"
0(&
11%
05&
0%#
0M!
0N!
0T%
0P&
0O%
0p#
0h#
0b#
0[#
0P#
0H#
01#
1z#
0H%
0W$
0#%
0o$
0}%
0y%
0v%
0s%
0p%
0m%
0h%
0e%
0`%
0&%
0h$
0V$
0T$
0Q$
0M$
0J$
0n%
0i$
0j$
0s$
0c%
0b%
0j%
0=$
1X$
1'%
1q$
1R$
12!
1k$
11!
0u!
0l!
0f!
0""
0|!
0{!
0z!
0y!
0q!
0k!
0j!
0g!
0p!
0s!
0v!
0w!
0!"
0}!
0~!
0x!
0t!
0r!
0o!
0i!
0h!
0m!
0#"
0p
0y
0!!
0e
0i
0j
0k
0l
0t
0z
0{
0~
0u
0r
0o
0n
0f
0h
0g
0m
0q
0s
0v
0|
0}
0x
0d
1Y$
1(%
#2520000
0!
0f"
0g"
1(!
#2540000
1!
1f"
1g"
0(!
0"(
0%(
0&(
0'(
0((
0-(
01(
02(
06(
0;(
0<(
0#(
0$(
0!(
07(
0)(
0*(
0.(
00(
03(
09(
0:(
05(
0/(
08(
1m"
0l"
0+(
0,(
1}'
1~'
0W&
0Q&
0M&
0J&
0G&
0A&
0:&
0.&
0)&
0U%
0I%
0@$
0q#
0i#
0c#
0\#
0Q#
0I#
14%
0z#
0^!
0]!
1O!
12%
1%"
1$"
1A
1B
1<#
1q"
0L!
1[&
1d"
1&!
#2560000
0!
0f"
0g"
1(!
#2580000
1!
1f"
1g"
0(!
1?(
1@(
1n"
0m"
04(
1=#
1r"
1.%
0o"
04%
0\!
1/%
0<#
0q"
1L!
0[&
0d"
0&!
#2600000
0!
0f"
0g"
1(!
#2620000
1!
1f"
1g"
0(!
0?(
0@(
0p"
0n"
14(
0=#
0r"
1%$
1h"
0.%
1o"
1\!
1a!
1c
1[&
0D%
1b$
0/%
1w"
1d"
0n!
1d!
1&!
0w
1#!
1+%
1F"
1`
0>%
03%
1c$
1u#
1G#
0E"
0D"
1_"
1Z"
1J"
0a
0b
1G
1L
1\
#2640000
0!
0f"
0g"
1(!
#2660000
1!
1f"
1g"
0(!
0{&
1_)
0|&
1a&
0`)
0j&
0x&
1p"
1k"
1v&
0%$
0m$
0;%
1y"
1Z%
1>#
0l$
1a$
0C%
0h"
1[%
0a!
0c
0[&
0b$
1D%
1n$
1m$
1;%
0w"
0d"
0d!
1n!
0&!
0#!
1w
1>%
13%
0c$
0G#
1$#
1x"
0+%
0n$
1E"
1D"
0_"
0J"
1V"
1H"
0F"
1a
1b
0G
0\
1P
1^
0`
0u#
0$#
0x"
0Z"
0V"
0H"
0L
0P
0^
#2680000
0!
0f"
0g"
1(!
#2700000
1!
1f"
1g"
0(!
1`(
1>'
0T(
1='
1l"
0k"
1q"
1:#
0[%
0L!
1;#
1z#
1]%
0D%
0?#
0;#
0q$
1w"
1b!
0n!
1%!
0w
1+%
1\$
0(%
1F"
1`
1u#
1$#
1x"
0w"
1Z"
1V"
1H"
1L
1P
1^
0+%
0F"
0`
0u#
0$#
0x"
0Z"
0V"
0H"
0L
0P
0^
#2720000
0!
0f"
0g"
1(!
#2740000
1!
1f"
1g"
0(!
0`(
1^(
1@(
1m"
0l"
04(
0q"
1K!
1r"
0z#
0\!
0]%
1b$
1q$
0b!
1d!
0%!
1#!
1(%
1w"
1+%
1F"
1`
0>%
03%
1c$
1u#
1G#
0E"
0D"
1_"
1Z"
1J"
0a
0b
1G
1L
1\
#2760000
0!
0f"
0g"
1(!
#2780000
1!
1f"
1g"
0(!
0@(
1n"
0m"
1>(
0r"
1.%
0o"
1[!
1/%
#2800000
0!
0f"
0g"
1(!
#2820000
1!
1f"
1g"
0(!
0")
0!)
0p"
0n"
1~(
0Z%
00%
0~%
0>#
1%$
1h"
0.%
1o"
1)%
1:!
1a!
1c
1[&
1=%
0b$
0/%
1d"
1e!
0d!
1&!
1"!
0#!
0c$
0G#
1$#
13%
1x"
0_"
0J"
1V"
1D"
1H"
0G
0\
1P
1b
1^
#2840000
0!
0f"
0g"
1(!
#2860000
1!
1f"
1g"
0(!
0]'
0>'
1|&
0^'
1\'
0a&
1`)
0='
1j&
1x&
1p"
1k"
1<'
0v&
0!&
0:#
0y"
01%
0:!
1l$
0a$
1?#
1;#
1C%
0%$
0h"
1@#
0\$
0a!
0c
1b$
0[&
0=%
0;#
0m$
0;%
0@#
1\$
1<%
1d!
0d"
0e!
1#!
0&!
0"!
03%
1c$
1G#
0$#
0x"
1n$
0<%
0D"
1_"
1J"
0V"
0H"
0b
1G
1\
0P
0^
#2880000
0!
0f"
0g"
1(!
#2900000
1!
1f"
1g"
0(!
1T(
1l"
0k"
0<'
0}'
0~'
1|'
1L!
1z#
0\$
0O!
02%
1*%
0%"
0$"
1&"
0A
0B
1@
1D%
0w"
1n!
1w
0+%
0F"
0`
1>%
13%
0c$
0u#
0G#
1E"
1D"
0_"
0Z"
0J"
1a
1b
0G
0L
0\
#2920000
0!
0f"
0g"
1(!
#2940000
1!
1f"
1g"
0(!
0^(
1m"
0l"
14(
0K!
14%
0z#
1\!
0b$
0d!
0#!
1\&
19!
1e"
1'!
1Z$
#2960000
0!
0f"
0g"
1(!
#2980000
1!
1f"
1g"
0(!
0B)
1@)
1n"
0m"
0>(
0A)
0o"
04%
0[!
03%
1+%
0>%
0D"
1F"
0E"
0b
1`
0a
0\&
09!
0e"
0'!
0Z$
#3000000
0!
0f"
0g"
1(!
#3020000
1!
1f"
1g"
0(!
0p"
0n"
1%$
1h"
1o"
1a!
1c
1[&
0D%
1=%
1b$
1w"
1d"
0n!
1e!
1d!
1&!
0w
1"!
1#!
1Z&
1?&
18&
1>%
1y#
1Z#
16#
15#
1/#
1,#
1)#
1$#
1##
1P"
1W"
1S"
1E"
1Y"
1Q"
1N"
1O"
1R"
1T"
1U"
1V"
1X"
1V
1O
1S
1a
1M
1U
1X
1W
1T
1R
1Q
1P
1N
#3040000
0!
0f"
0g"
1(!
#3060000
1!
1f"
1g"
0(!
1{&
0_)
0|&
1^)
0`)
1g&
0f&
1r&
1q&
1n&
1l&
1k&
1h&
0x&
1p"
1k"
1i&
1m&
1o&
1p&
0%$
1m$
1;%
1y"
1x$
0n$
0l$
1a$
1O$
1H$
1L$
1w%
1u%
1q%
1o%
1o#
1S$
1U$
1>&
1g#
1f$
1a#
1k%
10!
1|%
0)%
1$&
1^%
1d%
1,&
10#
1$%
0h"
1Y#
1f%
1L#
1D#
0a!
0c
0[&
0=%
0b$
1D%
0x$
1n$
1_%
0;%
1g$
0w"
0d"
0e!
0d!
1n!
0&!
0"!
0#!
1w
0Z&
0?&
08&
0y#
1u#
0Z#
06#
05#
0/#
0,#
0)#
0##
13%
1x"
0_%
0P"
0W"
0S"
0Y"
1Z"
0Q"
0N"
0O"
0R"
0T"
0U"
0X"
1D"
1H"
0V
0O
0S
0M
1L
0U
0X
0W
0T
0R
0Q
0N
1b
1^
0>%
03%
0u#
0$#
0x"
0E"
0D"
0Z"
0V"
0H"
0a
0b
0L
0P
0^
#3080000
0!
0f"
0g"
1(!
#3100000
1!
1f"
1g"
0(!
1M(
1V(
1\(
1B(
1F(
1G(
1H(
1I(
1Q(
1W(
1X(
1[(
0\'
1R(
1O(
1L(
1K(
1C(
1E(
1D(
1J(
1N(
1P(
1S(
1Y(
1Z(
1U(
1l"
0k"
1A(
1@&
1-&
1%&
1V&
1L&
1I&
1F&
1?$
19&
15%
1s"
1(&
15&
1%#
1M!
1N!
1T%
1P&
1O%
1p#
1h#
1b#
1[#
1P#
1H#
11#
1z#
1H%
1W$
1#%
1o$
1}%
1y%
1v%
1s%
1p%
1m%
1h%
1e%
1`%
1&%
1h$
1V$
1T$
1Q$
1M$
1J$
1n%
1i$
1j$
1s$
1c%
1b%
1j%
1=$
1?%
1w$
1v$
1u$
1t$
1%$
1}#
1|#
1{#
18!
17!
16!
15!
04!
0X$
0'%
0q$
0R$
02!
0k$
01!
0Y$
1u!
1l!
1f!
1""
1|!
1{!
1z!
1y!
1q!
1k!
1j!
1g!
1p!
1s!
1v!
1w!
1!"
1}!
1~!
1x!
1t!
1r!
1o!
1i!
1h!
1m!
1#"
1p
1y
1!!
1e
1i
1j
1k
1l
1t
1z
1{
1~
1u
1r
1o
1n
1f
1h
1g
1m
1q
1s
1v
1|
1}
1x
1d
1i%
1_%
1a%
1g%
1"%
1r$
1%%
1<$
1z%
1P$
1I$
1K$
1x%
1t%
1r%
13$
11$
1/$
1-$
1+$
1)$
1'$
1$$
1l%
1B%
1}$
1{$
1x$
0n$
0a$
0(%
0y$
0_%
1z$
0a%
0|$
0{$
1~$
0}$
0!%
0g%
1@%
0"%
0A%
0i%
1~#
0B%
0!$
0r$
1"$
0%%
0#$
0l%
1&$
0$$
0($
0'$
1*$
0)$
0,$
0+$
1.$
0-$
00$
0/$
12$
01$
04$
03$
15$
0r%
06$
0t%
17$
0x%
08$
0K$
19$
0I$
0:$
0P$
1;$
0z%
0<$
#3120000
0!
0f"
0g"
1(!
#3140000
1!
1f"
1g"
0(!
1"(
1%(
1&(
1'(
1((
1-(
11(
12(
16(
1;(
1<(
1#(
1$(
1!(
17(
0^)
1)(
1*(
1.(
10(
13(
19(
1:(
15(
1/(
18(
1m"
0l"
1+(
1,(
0|'
1W&
1Q&
1M&
1J&
1G&
1A&
1:&
1.&
1)&
1U%
1I%
0x$
1n$
1@$
1q#
1i#
1c#
1\#
1Q#
1I#
0z#
1^!
1]!
0*%
0&"
0@
1y$
1_%
0?%
0w$
0v$
0u$
0t$
0%$
0}#
0|#
0{#
08!
07!
06!
05!
14!
0z$
1A%
1i%
0_%
1!%
1g%
0@%
1"%
1!$
1r$
0"$
1%%
1<$
0;$
1z%
1:$
1P$
09$
1I$
18$
1K$
07$
1x%
16$
1t%
05$
1r%
14$
13$
02$
11$
10$
1/$
0.$
1-$
1,$
1+$
0*$
1)$
1($
1'$
0&$
1$$
1#$
1l%
0~#
1B%
0~$
1}$
1|$
1{$
0n$
1a$
0{$
0B%
0"%
0i%
0%%
0l%
0<$
0z%
0P$
0I$
0K$
0x%
0t%
0r%
03$
01$
0/$
0-$
0+$
0)$
0'$
0$$
0r$
0g%
0}$
#3160000
0!
0f"
0g"
1(!
#3180000
1!
1f"
1g"
0(!
1n"
0m"
0o"
#3200000
0!
0f"
0g"
1(!
#3220000
1!
1f"
1g"
0(!
0p"
0n"
1%$
1h"
1o"
1a!
1c
1[&
0}%
0y%
0v%
0s%
0p%
0n%
0m%
0j%
0h%
0e%
0c%
0b%
0`%
0D%
0&%
0#%
0s$
0o$
0j$
0i$
0h$
0W$
0V$
0T$
0Q$
0M$
0J$
0=$
1R$
12!
1X$
1k$
1'%
11!
1q$
1d"
0""
0|!
0{!
0z!
0y!
0x!
0q!
0m!
0k!
0j!
0i!
0h!
0g!
0n!
0p!
0l!
0o!
0f!
0r!
0t!
0s!
0u!
0v!
0w!
0!"
0}!
0~!
0#"
1&!
0e
0i
0j
0k
0l
0m
0t
0x
0z
0{
0|
0}
0~
0w
0u
0y
0v
0!!
0s
0q
0r
0p
0o
0n
0f
0h
0g
0d
1Y$
1(%
1w"
1>%
13%
1u#
1$#
1x"
1E"
1D"
1Z"
1V"
1H"
1a
1b
1L
1P
1^
#3240000
0!
0f"
0g"
1(!
#3260000
1!
1f"
1g"
0(!
1|&
1`)
0g&
1f&
0r&
0q&
0n&
0l&
0k&
0h&
1x&
1p"
1k"
0i&
0m&
0o&
0p&
0y"
1l$
0a$
0O$
0H$
0L$
0w%
0u%
0q%
0o%
0o#
0S$
0U$
0>&
0g#
0f$
0a#
0k%
00!
0|%
1)%
0$&
0^%
0d%
0,&
00#
0$%
0%$
0h"
0Y#
0f%
0L#
0D#
0a!
0c
0[&
1}%
1y%
1v%
1s%
1p%
1n%
1m%
1j%
1h%
1e%
1c%
1b%
1`%
1D%
1&%
1#%
1s$
1o$
1j$
1i$
1h$
1W$
1V$
1T$
1Q$
1M$
1J$
1=$
1;%
0g$
0R$
02!
0X$
0k$
0'%
01!
0q$
0w"
0Y$
0d"
1""
1|!
1{!
1z!
1y!
1x!
1q!
1m!
1k!
1j!
1i!
1h!
1g!
1n!
1p!
1l!
1o!
1f!
1r!
1t!
1s!
1u!
1v!
1w!
1!"
1}!
1~!
1#"
0&!
1e
1i
1j
1k
1l
1m
1t
1x
1z
1{
1|
1}
1~
1w
1u
1y
1v
1!!
1s
1q
1r
1p
1o
1n
1f
1h
1g
1d
0(%
0>%
03%
0u#
0$#
0x"
0E"
0D"
0Z"
0V"
0H"
0a
0b
0L
0P
0^
#3280000
0!
0f"
0g"
1(!
#3300000
1!
1f"
1g"
0(!
0M(
0V(
0\(
0B(
0F(
0G(
0H(
0I(
0Q(
0W(
0X(
0[(
1\'
0R(
0O(
0L(
0K(
0C(
0E(
0D(
0J(
0N(
0P(
0S(
0Y(
0Z(
0U(
1l"
0k"
0A(
0@&
0-&
0%&
0V&
0L&
0I&
0F&
0?$
09&
05%
0s"
0(&
05&
0%#
0M!
0N!
0T%
0P&
0O%
0p#
0h#
0b#
0[#
0P#
0H#
01#
1z#
0H%
0W$
0#%
0o$
0}%
0y%
0v%
0s%
0p%
0m%
0h%
0e%
0`%
0&%
0h$
0V$
0T$
0Q$
0M$
0J$
0n%
0i$
0j$
0s$
0c%
0b%
0j%
0=$
1X$
1'%
1q$
1R$
12!
1k$
11!
0u!
0l!
0f!
0""
0|!
0{!
0z!
0y!
0q!
0k!
0j!
0g!
0p!
0s!
0v!
0w!
0!"
0}!
0~!
0x!
0t!
0r!
0o!
0i!
0h!
0m!
0#"
0p
0y
0!!
0e
0i
0j
0k
0l
0t
0z
0{
0~
0u
0r
0o
0n
0f
0h
0g
0m
0q
0s
0v
0|
0}
0x
0d
1Y$
1(%
#3320000
0!
0f"
0g"
1(!
#3340000
1!
1f"
1g"
0(!
0"(
0%(
0&(
0'(
0((
0-(
01(
02(
06(
0;(
0<(
0#(
0$(
0!(
07(
0)(
0*(
0.(
00(
03(
09(
0:(
05(
0/(
08(
1m"
0l"
0+(
0,(
1|'
0W&
0Q&
0M&
0J&
0G&
0A&
0:&
0.&
0)&
0U%
0I%
0@$
0q#
0i#
0c#
0\#
0Q#
0I#
14%
0z#
0^!
0]!
1*%
1&"
1@
0L!
1K!
1[&
1d"
1&!
#3360000
0!
0f"
0g"
1(!
#3380000
1!
1f"
1g"
0(!
1n"
0m"
04(
1>(
1.%
0o"
04%
0\!
1[!
1/%
1L!
0K!
0[&
0d"
0&!
#3400000
0!
0f"
0g"
1(!
#3420000
1!
1f"
1g"
0(!
0p"
0n"
14(
0>(
1%$
1h"
0.%
1o"
1\!
0[!
1a!
1c
1[&
0D%
1b$
0/%
1w"
1d"
0n!
1d!
1&!
0w
1#!
1c$
1u#
1G#
1_"
1Z"
1J"
1G
1L
1\
#3440000
0!
0f"
0g"
1(!
#3460000
1!
1f"
1g"
0(!
0{&
1_)
0|&
1a&
0`)
0j&
0x&
1p"
1k"
1v&
0%$
0m$
0;%
1y"
1:!
0l$
1a$
0C%
0h"
1[%
0a!
0c
0[&
0b$
1D%
1n$
1m$
1;%
0w"
0d"
0d!
1n!
0&!
0#!
1w
1>%
13%
0c$
0G#
1$#
1x"
0n$
1E"
1D"
0_"
0J"
1V"
1H"
1a
1b
0G
0\
1P
1^
0>%
03%
0u#
0$#
0x"
0E"
0D"
0Z"
0V"
0H"
0a
0b
0L
0P
0^
#3480000
0!
0f"
0g"
1(!
#3500000
1!
1f"
1g"
0(!
1`(
0T(
1l"
0k"
1<'
1q"
0L!
1z#
1\$
1]%
0D%
0q$
1w"
1b!
0n!
1%!
0w
0(%
1>%
13%
1u#
1$#
1x"
0w"
1E"
1D"
1Z"
1V"
1H"
1a
1b
1L
1P
1^
0>%
03%
0u#
0$#
0x"
0E"
0D"
0Z"
0V"
0H"
0a
0b
0L
0P
0^
#3520000
0!
0f"
0g"
1(!
#3540000
1!
1f"
1g"
0(!
1^(
1@(
1m"
0l"
04(
1K!
1r"
0z#
0\!
1b$
1d!
1#!
#3560000
0!
0f"
0g"
1(!
#3580000
1!
1f"
1g"
0(!
1n"
0m"
1>(
1.%
0o"
1[!
1/%
#3600000
0!
0f"
0g"
1(!
#3620000
1!
1f"
1g"
0(!
1")
0p"
0n"
1Z%
10%
1%$
1h"
0.%
1o"
1a!
1c
1[&
0]%
1=%
0b$
0/%
1q$
1d"
0b!
1e!
0d!
1&!
0%!
1"!
0#!
1(%
1w"
13%
1u#
1$#
1x"
1D"
1Z"
1V"
1H"
1b
1L
1P
1^
#3640000
0!
0f"
0g"
1(!
#3660000
1!
1f"
1g"
0(!
1>'
1|&
1^'
0a&
1`)
1j&
1x&
1p"
1k"
0v&
0y"
11%
0Z%
0:!
1l$
0a$
1C%
0%$
0h"
0a!
0c
1b$
0[&
1]%
0=%
0m$
0;%
0q$
1d!
0d"
1b!
0e!
1#!
0&!
1%!
0"!
03%
1c$
1G#
0$#
0x"
1n$
0(%
0D"
1_"
1J"
0V"
0H"
0b
1G
1\
0P
0^
0w"
0c$
0u#
0G#
0_"
0Z"
0J"
0G
0L
0\
#3680000
0!
0f"
0g"
1(!
#3700000
1!
1f"
1g"
0(!
0>'
1T(
1l"
0k"
0<'
1~'
0[%
1L!
1z#
0\$
12%
1$"
1B
1D%
1n!
1w
#3720000
0!
0f"
0g"
1(!
#3740000
1!
1f"
1g"
0(!
0`(
0^(
1m"
0l"
14(
0q"
0K!
14%
0z#
1\!
0]%
0b$
1q$
0b!
0d!
0%!
0#!
1\&
1(%
19!
1e"
1'!
1Z$
#3760000
0!
0f"
0g"
1(!
#3780000
1!
1f"
1g"
0(!
1B)
0@(
1n"
0m"
0>(
0r"
0o"
04%
0[!
13%
1D"
1b
0\&
09!
0e"
0'!
0Z$
#3800000
0!
0f"
0g"
1(!
#3820000
1!
1f"
1g"
0(!
0p"
0n"
1%$
1h"
1o"
1a!
1c
1[&
0D%
1=%
1b$
1w"
1d"
0n!
1e!
1d!
1&!
0w
1"!
1#!
1Z&
1?&
18&
1>%
03%
1y#
1Z#
16#
15#
1/#
1,#
1)#
1$#
1##
1P"
1W"
1S"
1E"
0D"
1Y"
1Q"
1N"
1O"
1R"
1T"
1U"
1V"
1X"
1V
1O
1S
1a
0b
1M
1U
1X
1W
1T
1R
1Q
1P
1N
#3840000
0!
0f"
0g"
1(!
#3860000
1!
1f"
1g"
0(!
1{&
0_)
0|&
1^)
0`)
1g&
0f&
1r&
1q&
1n&
1l&
1k&
1h&
0x&
1p"
1k"
1i&
1m&
1o&
1p&
0%$
1m$
1;%
1y"
1x$
0n$
0l$
1a$
1O$
1H$
1L$
1w%
1u%
1q%
1o%
1o#
1S$
1U$
1>&
1g#
1f$
1a#
1k%
10!
1|%
00%
0)%
1$&
1^%
1d%
1,&
10#
1$%
0h"
1Y#
1f%
1L#
1D#
0a!
0c
0[&
0=%
0b$
1D%
0x$
1n$
1_%
0;%
1g$
0w"
0d"
0e!
0d!
1n!
0&!
0"!
0#!
1w
0Z&
0?&
08&
0y#
1u#
0Z#
06#
05#
0/#
0,#
0)#
0##
13%
1x"
0_%
0P"
0W"
0S"
0Y"
1Z"
0Q"
0N"
0O"
0R"
0T"
0U"
0X"
1D"
1H"
0V
0O
0S
0M
1L
0U
0X
0W
0T
0R
0Q
0N
1b
1^
0>%
0u#
0$#
0x"
0E"
0Z"
0V"
0H"
0a
0L
0P
0^
#3880000
0!
0f"
0g"
1(!
#3900000
1!
1f"
1g"
0(!
1M(
1V(
1\(
1B(
1F(
1G(
1H(
1I(
1Q(
1W(
1X(
1[(
0^'
0\'
1R(
1O(
1L(
1K(
1C(
1E(
1D(
1J(
1N(
1P(
1S(
1Y(
1Z(
1U(
1l"
0k"
1A(
1@&
1-&
1%&
1V&
1L&
1I&
1F&
1?$
19&
15%
1s"
1(&
01%
15&
1%#
1M!
1N!
1T%
1P&
1O%
1p#
1h#
1b#
1[#
1P#
1H#
11#
1z#
1H%
1W$
1#%
1o$
1}%
1y%
1v%
1s%
1p%
1m%
1h%
1e%
1`%
1&%
1h$
1V$
1T$
1Q$
1M$
1J$
1n%
1i$
1j$
1s$
1c%
1b%
1j%
1=$
1?%
1w$
1v$
1u$
1t$
1%$
1}#
1|#
1{#
18!
17!
16!
15!
04!
0X$
0'%
0q$
0R$
02!
0k$
01!
0Y$
1u!
1l!
1f!
1""
1|!
1{!
1z!
1y!
1q!
1k!
1j!
1g!
1p!
1s!
1v!
1w!
1!"
1}!
1~!
1x!
1t!
1r!
1o!
1i!
1h!
1m!
1#"
1p
1y
1!!
1e
1i
1j
1k
1l
1t
1z
1{
1~
1u
1r
1o
1n
1f
1h
1g
1m
1q
1s
1v
1|
1}
1x
1d
1i%
1_%
1a%
1g%
1"%
1r$
1%%
1<$
1z%
1P$
1I$
1K$
1x%
1t%
1r%
13$
11$
1/$
1-$
1+$
1)$
1'$
1$$
1l%
1B%
1}$
1{$
1x$
0n$
0a$
0(%
0y$
0_%
1z$
0a%
0|$
0{$
1~$
0}$
0!%
0g%
1@%
0"%
0A%
0i%
1~#
0B%
0!$
0r$
1"$
0%%
0#$
0l%
1&$
0$$
0($
0'$
1*$
0)$
0,$
0+$
1.$
0-$
00$
0/$
12$
01$
04$
03$
15$
0r%
06$
0t%
17$
0x%
08$
0K$
19$
0I$
0:$
0P$
1;$
0z%
0<$
#3920000
0!
0f"
0g"
1(!
#3940000
1!
1f"
1g"
0(!
1"(
1%(
1&(
1'(
1((
1-(
11(
12(
16(
1;(
1<(
1#(
1$(
1!(
17(
0^)
1)(
1*(
1.(
10(
13(
19(
1:(
15(
1/(
18(
1m"
0l"
1+(
1,(
0~'
0|'
1W&
1Q&
1M&
1J&
1G&
1A&
1:&
1.&
1)&
1U%
1I%
0x$
1n$
1@$
1q#
1i#
1c#
1\#
1Q#
1I#
0z#
1^!
1]!
02%
0*%
0$"
0&"
0B
0@
1y$
1_%
0?%
0w$
0v$
0u$
0t$
0%$
0}#
0|#
0{#
08!
07!
06!
05!
14!
0z$
1A%
1i%
0_%
1!%
1g%
0@%
1"%
1!$
1r$
0"$
1%%
1<$
0;$
1z%
1:$
1P$
09$
1I$
18$
1K$
07$
1x%
16$
1t%
05$
1r%
14$
13$
02$
11$
10$
1/$
0.$
1-$
1,$
1+$
0*$
1)$
1($
1'$
0&$
1$$
1#$
1l%
0~#
1B%
0~$
1}$
1|$
1{$
0n$
1a$
0{$
0B%
0"%
0i%
0%%
0l%
0<$
0z%
0P$
0I$
0K$
0x%
0t%
0r%
03$
01$
0/$
0-$
0+$
0)$
0'$
0$$
0r$
0g%
0}$
#3960000
0!
0f"
0g"
1(!
#3980000
1!
1f"
1g"
0(!
1n"
0m"
0o"
#4000000
