<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Primary global buffers - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../../css/general-2459343d.css">
        <link rel="stylesheet" href="../../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="primary-global-buffers"><a class="header" href="#primary-global-buffers">Primary global buffers</a></h1>
<p>TODO: document</p>
<h2 id="bitstream--south-tiles"><a class="header" href="#bitstream--south-tiles">Bitstream — south tiles</a></h2>
<p>The <code>CLK_S_*</code> tiles use two bitstream tiles:</p>
<ul>
<li>tile 0: 1×64 (Spartan 3, 3E) or 2×64 (Spartan 3A) tile located in the primary clock spine column, in the bits corresponding to the bottom interconnect row</li>
<li>tile 1: 1×16 (Spartan 3, 3E) or 2×16 (Spartan 3A) tile located in the primary clock spine column, in the bits corresponding to the low special area (used for bottom <code>IOB</code> tiles and clock rows in normal columns)</li>
</ul>
<p>On Spartan 3A devices that have long line splitters, bitstream tile 0 is shared with the <code>LLH_S_S3A</code> tile.</p>
<h2 id="clk_s_s3"><a class="header" href="#clk_s_s3"><code>CLK_S_S3</code></a></h2>
<p>This tile is used on Spartan 3.</p>
<h2 id="tile-clk_s_s3"><a class="header" href="#tile-clk_s_s3">Tile CLK_S_S3</a></h2>
<p>Cells: 1</p>
<h3 id="switchbox-clk_int"><a class="header" href="#switchbox-clk_int">Switchbox CLK_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3 switchbox CLK_INT muxes OMUX_N10</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3-CLK_INT-mux-OMUX_N10-2"><a href="#spartan3-CLK_S_S3-bit-TERM[0][8]">TERM[0][8]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-OMUX_N10-1"><a href="#spartan3-CLK_S_S3-bit-TERM[0][9]">TERM[0][9]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-OMUX_N10-0"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][0]">MAIN[0][0]</a></td><td>OMUX_N10</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3 switchbox CLK_INT muxes OMUX_N11</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3-CLK_INT-mux-OMUX_N11-2"><a href="#spartan3-CLK_S_S3-bit-TERM[0][11]">TERM[0][11]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-OMUX_N11-1"><a href="#spartan3-CLK_S_S3-bit-TERM[0][7]">TERM[0][7]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-OMUX_N11-0"><a href="#spartan3-CLK_S_S3-bit-TERM[0][10]">TERM[0][10]</a></td><td>OMUX_N11</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3 switchbox CLK_INT muxes OMUX_N12</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3-CLK_INT-mux-OMUX_N12-2"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][44]">MAIN[0][44]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-OMUX_N12-1"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][45]">MAIN[0][45]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-OMUX_N12-0"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][42]">MAIN[0][42]</a></td><td>OMUX_N12</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3 switchbox CLK_INT muxes OMUX_N15</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3-CLK_INT-mux-OMUX_N15-2"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][47]">MAIN[0][47]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-OMUX_N15-1"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][46]">MAIN[0][46]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-OMUX_N15-0"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][43]">MAIN[0][43]</a></td><td>OMUX_N15</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3 switchbox CLK_INT muxes IMUX_BUFG_CLK[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[0]-3"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[0]-2"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][8]">MAIN[0][8]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[0]-1"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][6]">MAIN[0][6]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[0]-0"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][5]">MAIN[0][5]</a></td><td>IMUX_BUFG_CLK[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3 switchbox CLK_INT muxes IMUX_BUFG_CLK[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[1]-3"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][20]">MAIN[0][20]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[1]-2"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][19]">MAIN[0][19]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[1]-1"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][23]">MAIN[0][23]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[1]-0"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][22]">MAIN[0][22]</a></td><td>IMUX_BUFG_CLK[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3 switchbox CLK_INT muxes IMUX_BUFG_CLK[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[2]-3"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][34]">MAIN[0][34]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[2]-2"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][33]">MAIN[0][33]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[2]-1"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][37]">MAIN[0][37]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[2]-0"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][36]">MAIN[0][36]</a></td><td>IMUX_BUFG_CLK[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3 switchbox CLK_INT muxes IMUX_BUFG_CLK[3]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[3]-3"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][54]">MAIN[0][54]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[3]-2"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][53]">MAIN[0][53]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[3]-1"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][57]">MAIN[0][57]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[3]-0"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][56]">MAIN[0][56]</a></td><td>IMUX_BUFG_CLK[3]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[6]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[7]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3 switchbox CLK_INT muxes IMUX_BUFG_SEL[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[0]-3"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][2]">MAIN[0][2]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[0]-2"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[0]-1"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][7]">MAIN[0][7]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[0]-0"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][4]">MAIN[0][4]</a></td><td>IMUX_BUFG_SEL[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3 switchbox CLK_INT muxes IMUX_BUFG_SEL[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[1]-3"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][25]">MAIN[0][25]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[1]-2"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][26]">MAIN[0][26]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[1]-1"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][24]">MAIN[0][24]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[1]-0"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][21]">MAIN[0][21]</a></td><td>IMUX_BUFG_SEL[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3 switchbox CLK_INT muxes IMUX_BUFG_SEL[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[2]-3"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][39]">MAIN[0][39]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[2]-2"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][40]">MAIN[0][40]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[2]-1"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][38]">MAIN[0][38]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[2]-0"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][35]">MAIN[0][35]</a></td><td>IMUX_BUFG_SEL[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3 switchbox CLK_INT muxes IMUX_BUFG_SEL[3]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[3]-3"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][59]">MAIN[0][59]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[3]-2"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][60]">MAIN[0][60]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[3]-1"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][58]">MAIN[0][58]</a></td><td id="spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[3]-0"><a href="#spartan3-CLK_S_S3-bit-MAIN[0][55]">MAIN[0][55]</a></td><td>IMUX_BUFG_SEL[3]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[6]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[7]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[7]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux0"><a class="header" href="#bel-bufgmux0">Bel BUFGMUX[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3 bel BUFGMUX[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[0]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[0]</td></tr>

<tr><td>S</td><td>input</td><td>IMUX_BUFG_SEL[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux1"><a class="header" href="#bel-bufgmux1">Bel BUFGMUX[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3 bel BUFGMUX[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[1]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[1]</td></tr>

<tr><td>S</td><td>input</td><td>IMUX_BUFG_SEL[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux2"><a class="header" href="#bel-bufgmux2">Bel BUFGMUX[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3 bel BUFGMUX[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[2]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[2]</td></tr>

<tr><td>S</td><td>input</td><td>IMUX_BUFG_SEL[2]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux3"><a class="header" href="#bel-bufgmux3">Bel BUFGMUX[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3 bel BUFGMUX[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[3]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[3]</td></tr>

<tr><td>S</td><td>input</td><td>IMUX_BUFG_SEL[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-globalsig_s0"><a class="header" href="#bel-globalsig_s0">Bel GLOBALSIG_S[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3 bel GLOBALSIG_S[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX_BUFG_CLK[0]</td><td>BUFGMUX[0].CLK</td></tr>

<tr><td>IMUX_BUFG_CLK[1]</td><td>BUFGMUX[1].CLK</td></tr>

<tr><td>IMUX_BUFG_CLK[2]</td><td>BUFGMUX[2].CLK</td></tr>

<tr><td>IMUX_BUFG_CLK[3]</td><td>BUFGMUX[3].CLK</td></tr>

<tr><td>IMUX_BUFG_SEL[0]</td><td>BUFGMUX[0].S</td></tr>

<tr><td>IMUX_BUFG_SEL[1]</td><td>BUFGMUX[1].S</td></tr>

<tr><td>IMUX_BUFG_SEL[2]</td><td>BUFGMUX[2].S</td></tr>

<tr><td>IMUX_BUFG_SEL[3]</td><td>BUFGMUX[3].S</td></tr>

<tr><td>OUT_BUFG[0]</td><td>BUFGMUX[0].O</td></tr>

<tr><td>OUT_BUFG[1]</td><td>BUFGMUX[1].O</td></tr>

<tr><td>OUT_BUFG[2]</td><td>BUFGMUX[2].O</td></tr>

<tr><td>OUT_BUFG[3]</td><td>BUFGMUX[3].O</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3 rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][60]" title="MAIN[0][60]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[3]-2">CLK_INT: mux IMUX_BUFG_SEL[3] bit 2</a>
</td>
</tr>

<tr><td>B59</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][59]" title="MAIN[0][59]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[3]-3">CLK_INT: mux IMUX_BUFG_SEL[3] bit 3</a>
</td>
</tr>

<tr><td>B58</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][58]" title="MAIN[0][58]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[3]-1">CLK_INT: mux IMUX_BUFG_SEL[3] bit 1</a>
</td>
</tr>

<tr><td>B57</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][57]" title="MAIN[0][57]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[3]-1">CLK_INT: mux IMUX_BUFG_CLK[3] bit 1</a>
</td>
</tr>

<tr><td>B56</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][56]" title="MAIN[0][56]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[3]-0">CLK_INT: mux IMUX_BUFG_CLK[3] bit 0</a>
</td>
</tr>

<tr><td>B55</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][55]" title="MAIN[0][55]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[3]-0">CLK_INT: mux IMUX_BUFG_SEL[3] bit 0</a>
</td>
</tr>

<tr><td>B54</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][54]" title="MAIN[0][54]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[3]-3">CLK_INT: mux IMUX_BUFG_CLK[3] bit 3</a>
</td>
</tr>

<tr><td>B53</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][53]" title="MAIN[0][53]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[3]-2">CLK_INT: mux IMUX_BUFG_CLK[3] bit 2</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][47]" title="MAIN[0][47]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-OMUX_N15-2">CLK_INT: mux OMUX_N15 bit 2</a>
</td>
</tr>

<tr><td>B46</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][46]" title="MAIN[0][46]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-OMUX_N15-1">CLK_INT: mux OMUX_N15 bit 1</a>
</td>
</tr>

<tr><td>B45</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][45]" title="MAIN[0][45]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-OMUX_N12-1">CLK_INT: mux OMUX_N12 bit 1</a>
</td>
</tr>

<tr><td>B44</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][44]" title="MAIN[0][44]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-OMUX_N12-2">CLK_INT: mux OMUX_N12 bit 2</a>
</td>
</tr>

<tr><td>B43</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][43]" title="MAIN[0][43]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-OMUX_N15-0">CLK_INT: mux OMUX_N15 bit 0</a>
</td>
</tr>

<tr><td>B42</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][42]" title="MAIN[0][42]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-OMUX_N12-0">CLK_INT: mux OMUX_N12 bit 0</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][40]" title="MAIN[0][40]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[2]-2">CLK_INT: mux IMUX_BUFG_SEL[2] bit 2</a>
</td>
</tr>

<tr><td>B39</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][39]" title="MAIN[0][39]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[2]-3">CLK_INT: mux IMUX_BUFG_SEL[2] bit 3</a>
</td>
</tr>

<tr><td>B38</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][38]" title="MAIN[0][38]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[2]-1">CLK_INT: mux IMUX_BUFG_SEL[2] bit 1</a>
</td>
</tr>

<tr><td>B37</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][37]" title="MAIN[0][37]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[2]-1">CLK_INT: mux IMUX_BUFG_CLK[2] bit 1</a>
</td>
</tr>

<tr><td>B36</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][36]" title="MAIN[0][36]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[2]-0">CLK_INT: mux IMUX_BUFG_CLK[2] bit 0</a>
</td>
</tr>

<tr><td>B35</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][35]" title="MAIN[0][35]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[2]-0">CLK_INT: mux IMUX_BUFG_SEL[2] bit 0</a>
</td>
</tr>

<tr><td>B34</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][34]" title="MAIN[0][34]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[2]-3">CLK_INT: mux IMUX_BUFG_CLK[2] bit 3</a>
</td>
</tr>

<tr><td>B33</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][33]" title="MAIN[0][33]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[2]-2">CLK_INT: mux IMUX_BUFG_CLK[2] bit 2</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][26]" title="MAIN[0][26]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[1]-2">CLK_INT: mux IMUX_BUFG_SEL[1] bit 2</a>
</td>
</tr>

<tr><td>B25</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][25]" title="MAIN[0][25]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[1]-3">CLK_INT: mux IMUX_BUFG_SEL[1] bit 3</a>
</td>
</tr>

<tr><td>B24</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][24]" title="MAIN[0][24]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[1]-1">CLK_INT: mux IMUX_BUFG_SEL[1] bit 1</a>
</td>
</tr>

<tr><td>B23</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][23]" title="MAIN[0][23]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[1]-1">CLK_INT: mux IMUX_BUFG_CLK[1] bit 1</a>
</td>
</tr>

<tr><td>B22</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][22]" title="MAIN[0][22]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[1]-0">CLK_INT: mux IMUX_BUFG_CLK[1] bit 0</a>
</td>
</tr>

<tr><td>B21</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][21]" title="MAIN[0][21]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[1]-0">CLK_INT: mux IMUX_BUFG_SEL[1] bit 0</a>
</td>
</tr>

<tr><td>B20</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][20]" title="MAIN[0][20]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[1]-3">CLK_INT: mux IMUX_BUFG_CLK[1] bit 3</a>
</td>
</tr>

<tr><td>B19</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][19]" title="MAIN[0][19]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[1]-2">CLK_INT: mux IMUX_BUFG_CLK[1] bit 2</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[0]-3">CLK_INT: mux IMUX_BUFG_CLK[0] bit 3</a>
</td>
</tr>

<tr><td>B8</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[0]-2">CLK_INT: mux IMUX_BUFG_CLK[0] bit 2</a>
</td>
</tr>

<tr><td>B7</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[0]-1">CLK_INT: mux IMUX_BUFG_SEL[0] bit 1</a>
</td>
</tr>

<tr><td>B6</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[0]-1">CLK_INT: mux IMUX_BUFG_CLK[0] bit 1</a>
</td>
</tr>

<tr><td>B5</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_CLK[0]-0">CLK_INT: mux IMUX_BUFG_CLK[0] bit 0</a>
</td>
</tr>

<tr><td>B4</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[0]-0">CLK_INT: mux IMUX_BUFG_SEL[0] bit 0</a>
</td>
</tr>

<tr><td>B3</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[0]-2">CLK_INT: mux IMUX_BUFG_SEL[0] bit 2</a>
</td>
</tr>

<tr><td>B2</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-IMUX_BUFG_SEL[0]-3">CLK_INT: mux IMUX_BUFG_SEL[0] bit 3</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td id="spartan3-CLK_S_S3-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-OMUX_N10-0">CLK_INT: mux OMUX_N10 bit 0</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3 rect TERM</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B15</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td id="spartan3-CLK_S_S3-bit-TERM[0][11]" title="TERM[0][11]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-OMUX_N11-2">CLK_INT: mux OMUX_N11 bit 2</a>
</td>
</tr>

<tr><td>B10</td>
<td id="spartan3-CLK_S_S3-bit-TERM[0][10]" title="TERM[0][10]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-OMUX_N11-0">CLK_INT: mux OMUX_N11 bit 0</a>
</td>
</tr>

<tr><td>B9</td>
<td id="spartan3-CLK_S_S3-bit-TERM[0][9]" title="TERM[0][9]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-OMUX_N10-1">CLK_INT: mux OMUX_N10 bit 1</a>
</td>
</tr>

<tr><td>B8</td>
<td id="spartan3-CLK_S_S3-bit-TERM[0][8]" title="TERM[0][8]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-OMUX_N10-2">CLK_INT: mux OMUX_N10 bit 2</a>
</td>
</tr>

<tr><td>B7</td>
<td id="spartan3-CLK_S_S3-bit-TERM[0][7]" title="TERM[0][7]">
<a href="#spartan3-CLK_S_S3-CLK_INT-mux-OMUX_N11-1">CLK_INT: mux OMUX_N11 bit 1</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3 rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B62</td>
<td title="R0.F0.B62">
<a href="#tile-spartan3-CLK_S_S3-BUFGMUX[0]:DISABLE_ATTR">BUFGMUX[0]:DISABLE_ATTR[0]</a>
</td>
</tr>

<tr><td>B61</td>
<td title="R0.F0.B61">
<a href="#tile-spartan3-CLK_S_S3-BUFGMUX[3]:INV.S">~BUFGMUX[3]:INV.S</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td title="R0.F0.B52">
<a href="#tile-spartan3-CLK_S_S3-BUFGMUX[3]:DISABLE_ATTR">BUFGMUX[3]:DISABLE_ATTR[0]</a>
</td>
</tr>

<tr><td>B51</td>
<td title="R0.F0.B51">
<a href="#tile-spartan3-CLK_S_S3-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B50</td>
<td title="R0.F0.B50">
<a href="#tile-spartan3-CLK_S_S3-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[2]</a>
</td>
</tr>

<tr><td>B49</td>
<td title="R0.F0.B49">
<a href="#tile-spartan3-CLK_S_S3-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td title="R0.F0.B48">
<a href="#tile-spartan3-CLK_S_S3-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td title="R0.F0.B41">
<a href="#tile-spartan3-CLK_S_S3-BUFGMUX[2]:INV.S">~BUFGMUX[2]:INV.S</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td title="R0.F0.B32">
<a href="#tile-spartan3-CLK_S_S3-BUFGMUX[2]:DISABLE_ATTR">BUFGMUX[2]:DISABLE_ATTR[0]</a>
</td>
</tr>

<tr><td>B31</td>
<td title="R0.F0.B31">
<a href="#tile-spartan3-CLK_S_S3-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B30</td>
<td title="R0.F0.B30">
<a href="#tile-spartan3-CLK_S_S3-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[2]</a>
</td>
</tr>

<tr><td>B29</td>
<td title="R0.F0.B29">
<a href="#tile-spartan3-CLK_S_S3-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[3]</a>
</td>
</tr>

<tr><td>B28</td>
<td title="R0.F0.B28">
<a href="#tile-spartan3-CLK_S_S3-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B27</td>
<td title="R0.F0.B27">
<a href="#tile-spartan3-CLK_S_S3-BUFGMUX[1]:INV.S">~BUFGMUX[1]:INV.S</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td title="R0.F0.B18">
<a href="#tile-spartan3-CLK_S_S3-BUFGMUX[1]:DISABLE_ATTR">BUFGMUX[1]:DISABLE_ATTR[0]</a>
</td>
</tr>

<tr><td>B17</td>
<td title="R0.F0.B17">
<a href="#tile-spartan3-CLK_S_S3-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B16</td>
<td title="R0.F0.B16">
<a href="#tile-spartan3-CLK_S_S3-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[2]</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R0.F0.B15">
<a href="#tile-spartan3-CLK_S_S3-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[3]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R0.F0.B14">
<a href="#tile-spartan3-CLK_S_S3-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R0.F0.B13">
<a href="#tile-spartan3-CLK_S_S3-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R0.F0.B12">
<a href="#tile-spartan3-CLK_S_S3-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[2]</a>
</td>
</tr>

<tr><td>B11</td>
<td title="R0.F0.B11">
<a href="#tile-spartan3-CLK_S_S3-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[3]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R0.F0.B10">
<a href="#tile-spartan3-CLK_S_S3-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td title="R0.F0.B1">
<a href="#tile-spartan3-CLK_S_S3-BUFGMUX[0]:INV.S">~BUFGMUX[0]:INV.S</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan3-CLK_S_S3-BUFGMUX[0]:DISABLE_ATTR">BUFGMUX[0]:DISABLE_ATTR</th>
<th>0.F0.B62</th>
</tr>

<tr><th id="tile-spartan3-CLK_S_S3-BUFGMUX[1]:DISABLE_ATTR">BUFGMUX[1]:DISABLE_ATTR</th>
<th>0.F0.B18</th>
</tr>

<tr><th id="tile-spartan3-CLK_S_S3-BUFGMUX[2]:DISABLE_ATTR">BUFGMUX[2]:DISABLE_ATTR</th>
<th>0.F0.B32</th>
</tr>

<tr><th id="tile-spartan3-CLK_S_S3-BUFGMUX[3]:DISABLE_ATTR">BUFGMUX[3]:DISABLE_ATTR</th>
<th>0.F0.B52</th>
</tr>

</thead>

<tbody>
<tr><td>LOW</td>
<td>0</td>
</tr>

<tr><td>HIGH</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan3-CLK_S_S3-BUFGMUX[0]:INV.S">BUFGMUX[0]:INV.S</th>
<th>0.F0.B1</th>
</tr>

<tr><th id="tile-spartan3-CLK_S_S3-BUFGMUX[1]:INV.S">BUFGMUX[1]:INV.S</th>
<th>0.F0.B27</th>
</tr>

<tr><th id="tile-spartan3-CLK_S_S3-BUFGMUX[2]:INV.S">BUFGMUX[2]:INV.S</th>
<th>0.F0.B41</th>
</tr>

<tr><th id="tile-spartan3-CLK_S_S3-BUFGMUX[3]:INV.S">BUFGMUX[3]:INV.S</th>
<th>0.F0.B61</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan3-CLK_S_S3-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK</th>
<th>0.F0.B11</th>
<th>0.F0.B12</th>
<th>0.F0.B13</th>
<th>0.F0.B10</th>
</tr>

<tr><th id="tile-spartan3-CLK_S_S3-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK</th>
<th>0.F0.B15</th>
<th>0.F0.B16</th>
<th>0.F0.B17</th>
<th>0.F0.B14</th>
</tr>

<tr><th id="tile-spartan3-CLK_S_S3-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK</th>
<th>0.F0.B29</th>
<th>0.F0.B30</th>
<th>0.F0.B31</th>
<th>0.F0.B28</th>
</tr>

<tr><th id="tile-spartan3-CLK_S_S3-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK</th>
<th>0.F0.B49</th>
<th>0.F0.B50</th>
<th>0.F0.B51</th>
<th>0.F0.B48</th>
</tr>

</thead>

<tbody>
<tr><td>INT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CKI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DCM_OUT_L</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DCM_OUT_R</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<h2 id="clk_s_fc"><a class="header" href="#clk_s_fc"><code>CLK_S_FC</code></a></h2>
<p>This tile is used on FPGAcore.</p>
<h2 id="tile-clk_s_fc"><a class="header" href="#tile-clk_s_fc">Tile CLK_S_FC</a></h2>
<p>Cells: 1</p>
<h3 id="switchbox-clk_int-1"><a class="header" href="#switchbox-clk_int-1">Switchbox CLK_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_FC switchbox CLK_INT muxes OMUX_N10</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_FC-CLK_INT-mux-OMUX_N10-2"><a href="#spartan3-CLK_S_FC-bit-TERM[0][8]">TERM[0][8]</a></td><td id="spartan3-CLK_S_FC-CLK_INT-mux-OMUX_N10-1"><a href="#spartan3-CLK_S_FC-bit-TERM[0][9]">TERM[0][9]</a></td><td id="spartan3-CLK_S_FC-CLK_INT-mux-OMUX_N10-0"><a href="#spartan3-CLK_S_FC-bit-MAIN[0][0]">MAIN[0][0]</a></td><td>OMUX_N10</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_FC switchbox CLK_INT muxes OMUX_N11</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_FC-CLK_INT-mux-OMUX_N11-2"><a href="#spartan3-CLK_S_FC-bit-TERM[0][11]">TERM[0][11]</a></td><td id="spartan3-CLK_S_FC-CLK_INT-mux-OMUX_N11-1"><a href="#spartan3-CLK_S_FC-bit-TERM[0][7]">TERM[0][7]</a></td><td id="spartan3-CLK_S_FC-CLK_INT-mux-OMUX_N11-0"><a href="#spartan3-CLK_S_FC-bit-TERM[0][10]">TERM[0][10]</a></td><td>OMUX_N11</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_FC switchbox CLK_INT muxes OMUX_N12</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_FC-CLK_INT-mux-OMUX_N12-2"><a href="#spartan3-CLK_S_FC-bit-MAIN[0][44]">MAIN[0][44]</a></td><td id="spartan3-CLK_S_FC-CLK_INT-mux-OMUX_N12-1"><a href="#spartan3-CLK_S_FC-bit-MAIN[0][45]">MAIN[0][45]</a></td><td id="spartan3-CLK_S_FC-CLK_INT-mux-OMUX_N12-0"><a href="#spartan3-CLK_S_FC-bit-MAIN[0][42]">MAIN[0][42]</a></td><td>OMUX_N12</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_FC switchbox CLK_INT muxes OMUX_N15</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_FC-CLK_INT-mux-OMUX_N15-2"><a href="#spartan3-CLK_S_FC-bit-MAIN[0][47]">MAIN[0][47]</a></td><td id="spartan3-CLK_S_FC-CLK_INT-mux-OMUX_N15-1"><a href="#spartan3-CLK_S_FC-bit-MAIN[0][46]">MAIN[0][46]</a></td><td id="spartan3-CLK_S_FC-CLK_INT-mux-OMUX_N15-0"><a href="#spartan3-CLK_S_FC-bit-MAIN[0][43]">MAIN[0][43]</a></td><td>OMUX_N15</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_FC switchbox CLK_INT muxes IMUX_BUFG_CLK[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[0]-3"><a href="#spartan3-CLK_S_FC-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[0]-2"><a href="#spartan3-CLK_S_FC-bit-MAIN[0][8]">MAIN[0][8]</a></td><td id="spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[0]-1"><a href="#spartan3-CLK_S_FC-bit-MAIN[0][6]">MAIN[0][6]</a></td><td id="spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[0]-0"><a href="#spartan3-CLK_S_FC-bit-MAIN[0][5]">MAIN[0][5]</a></td><td>IMUX_BUFG_CLK[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_FC switchbox CLK_INT muxes IMUX_BUFG_CLK[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[1]-3"><a href="#spartan3-CLK_S_FC-bit-MAIN[0][20]">MAIN[0][20]</a></td><td id="spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[1]-2"><a href="#spartan3-CLK_S_FC-bit-MAIN[0][19]">MAIN[0][19]</a></td><td id="spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[1]-1"><a href="#spartan3-CLK_S_FC-bit-MAIN[0][23]">MAIN[0][23]</a></td><td id="spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[1]-0"><a href="#spartan3-CLK_S_FC-bit-MAIN[0][22]">MAIN[0][22]</a></td><td>IMUX_BUFG_CLK[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_FC switchbox CLK_INT muxes IMUX_BUFG_CLK[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[2]-3"><a href="#spartan3-CLK_S_FC-bit-MAIN[0][34]">MAIN[0][34]</a></td><td id="spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[2]-2"><a href="#spartan3-CLK_S_FC-bit-MAIN[0][33]">MAIN[0][33]</a></td><td id="spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[2]-1"><a href="#spartan3-CLK_S_FC-bit-MAIN[0][37]">MAIN[0][37]</a></td><td id="spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[2]-0"><a href="#spartan3-CLK_S_FC-bit-MAIN[0][36]">MAIN[0][36]</a></td><td>IMUX_BUFG_CLK[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_FC switchbox CLK_INT muxes IMUX_BUFG_CLK[3]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[3]-3"><a href="#spartan3-CLK_S_FC-bit-MAIN[0][54]">MAIN[0][54]</a></td><td id="spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[3]-2"><a href="#spartan3-CLK_S_FC-bit-MAIN[0][53]">MAIN[0][53]</a></td><td id="spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[3]-1"><a href="#spartan3-CLK_S_FC-bit-MAIN[0][57]">MAIN[0][57]</a></td><td id="spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[3]-0"><a href="#spartan3-CLK_S_FC-bit-MAIN[0][56]">MAIN[0][56]</a></td><td>IMUX_BUFG_CLK[3]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[6]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[7]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[7]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux0-1"><a class="header" href="#bel-bufgmux0-1">Bel BUFGMUX[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_FC bel BUFGMUX[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[0]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux1-1"><a class="header" href="#bel-bufgmux1-1">Bel BUFGMUX[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_FC bel BUFGMUX[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[1]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux2-1"><a class="header" href="#bel-bufgmux2-1">Bel BUFGMUX[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_FC bel BUFGMUX[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[2]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[2]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux3-1"><a class="header" href="#bel-bufgmux3-1">Bel BUFGMUX[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_FC bel BUFGMUX[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[3]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-globalsig_s0-1"><a class="header" href="#bel-globalsig_s0-1">Bel GLOBALSIG_S[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_FC bel GLOBALSIG_S[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_FC bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX_BUFG_CLK[0]</td><td>BUFGMUX[0].CLK</td></tr>

<tr><td>IMUX_BUFG_CLK[1]</td><td>BUFGMUX[1].CLK</td></tr>

<tr><td>IMUX_BUFG_CLK[2]</td><td>BUFGMUX[2].CLK</td></tr>

<tr><td>IMUX_BUFG_CLK[3]</td><td>BUFGMUX[3].CLK</td></tr>

<tr><td>OUT_BUFG[0]</td><td>BUFGMUX[0].O</td></tr>

<tr><td>OUT_BUFG[1]</td><td>BUFGMUX[1].O</td></tr>

<tr><td>OUT_BUFG[2]</td><td>BUFGMUX[2].O</td></tr>

<tr><td>OUT_BUFG[3]</td><td>BUFGMUX[3].O</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_FC rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td id="spartan3-CLK_S_FC-bit-MAIN[0][57]" title="MAIN[0][57]">
<a href="#spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[3]-1">CLK_INT: mux IMUX_BUFG_CLK[3] bit 1</a>
</td>
</tr>

<tr><td>B56</td>
<td id="spartan3-CLK_S_FC-bit-MAIN[0][56]" title="MAIN[0][56]">
<a href="#spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[3]-0">CLK_INT: mux IMUX_BUFG_CLK[3] bit 0</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td id="spartan3-CLK_S_FC-bit-MAIN[0][54]" title="MAIN[0][54]">
<a href="#spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[3]-3">CLK_INT: mux IMUX_BUFG_CLK[3] bit 3</a>
</td>
</tr>

<tr><td>B53</td>
<td id="spartan3-CLK_S_FC-bit-MAIN[0][53]" title="MAIN[0][53]">
<a href="#spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[3]-2">CLK_INT: mux IMUX_BUFG_CLK[3] bit 2</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="spartan3-CLK_S_FC-bit-MAIN[0][47]" title="MAIN[0][47]">
<a href="#spartan3-CLK_S_FC-CLK_INT-mux-OMUX_N15-2">CLK_INT: mux OMUX_N15 bit 2</a>
</td>
</tr>

<tr><td>B46</td>
<td id="spartan3-CLK_S_FC-bit-MAIN[0][46]" title="MAIN[0][46]">
<a href="#spartan3-CLK_S_FC-CLK_INT-mux-OMUX_N15-1">CLK_INT: mux OMUX_N15 bit 1</a>
</td>
</tr>

<tr><td>B45</td>
<td id="spartan3-CLK_S_FC-bit-MAIN[0][45]" title="MAIN[0][45]">
<a href="#spartan3-CLK_S_FC-CLK_INT-mux-OMUX_N12-1">CLK_INT: mux OMUX_N12 bit 1</a>
</td>
</tr>

<tr><td>B44</td>
<td id="spartan3-CLK_S_FC-bit-MAIN[0][44]" title="MAIN[0][44]">
<a href="#spartan3-CLK_S_FC-CLK_INT-mux-OMUX_N12-2">CLK_INT: mux OMUX_N12 bit 2</a>
</td>
</tr>

<tr><td>B43</td>
<td id="spartan3-CLK_S_FC-bit-MAIN[0][43]" title="MAIN[0][43]">
<a href="#spartan3-CLK_S_FC-CLK_INT-mux-OMUX_N15-0">CLK_INT: mux OMUX_N15 bit 0</a>
</td>
</tr>

<tr><td>B42</td>
<td id="spartan3-CLK_S_FC-bit-MAIN[0][42]" title="MAIN[0][42]">
<a href="#spartan3-CLK_S_FC-CLK_INT-mux-OMUX_N12-0">CLK_INT: mux OMUX_N12 bit 0</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="spartan3-CLK_S_FC-bit-MAIN[0][37]" title="MAIN[0][37]">
<a href="#spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[2]-1">CLK_INT: mux IMUX_BUFG_CLK[2] bit 1</a>
</td>
</tr>

<tr><td>B36</td>
<td id="spartan3-CLK_S_FC-bit-MAIN[0][36]" title="MAIN[0][36]">
<a href="#spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[2]-0">CLK_INT: mux IMUX_BUFG_CLK[2] bit 0</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td id="spartan3-CLK_S_FC-bit-MAIN[0][34]" title="MAIN[0][34]">
<a href="#spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[2]-3">CLK_INT: mux IMUX_BUFG_CLK[2] bit 3</a>
</td>
</tr>

<tr><td>B33</td>
<td id="spartan3-CLK_S_FC-bit-MAIN[0][33]" title="MAIN[0][33]">
<a href="#spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[2]-2">CLK_INT: mux IMUX_BUFG_CLK[2] bit 2</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td id="spartan3-CLK_S_FC-bit-MAIN[0][23]" title="MAIN[0][23]">
<a href="#spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[1]-1">CLK_INT: mux IMUX_BUFG_CLK[1] bit 1</a>
</td>
</tr>

<tr><td>B22</td>
<td id="spartan3-CLK_S_FC-bit-MAIN[0][22]" title="MAIN[0][22]">
<a href="#spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[1]-0">CLK_INT: mux IMUX_BUFG_CLK[1] bit 0</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="spartan3-CLK_S_FC-bit-MAIN[0][20]" title="MAIN[0][20]">
<a href="#spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[1]-3">CLK_INT: mux IMUX_BUFG_CLK[1] bit 3</a>
</td>
</tr>

<tr><td>B19</td>
<td id="spartan3-CLK_S_FC-bit-MAIN[0][19]" title="MAIN[0][19]">
<a href="#spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[1]-2">CLK_INT: mux IMUX_BUFG_CLK[1] bit 2</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td id="spartan3-CLK_S_FC-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[0]-3">CLK_INT: mux IMUX_BUFG_CLK[0] bit 3</a>
</td>
</tr>

<tr><td>B8</td>
<td id="spartan3-CLK_S_FC-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[0]-2">CLK_INT: mux IMUX_BUFG_CLK[0] bit 2</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td id="spartan3-CLK_S_FC-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[0]-1">CLK_INT: mux IMUX_BUFG_CLK[0] bit 1</a>
</td>
</tr>

<tr><td>B5</td>
<td id="spartan3-CLK_S_FC-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#spartan3-CLK_S_FC-CLK_INT-mux-IMUX_BUFG_CLK[0]-0">CLK_INT: mux IMUX_BUFG_CLK[0] bit 0</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td id="spartan3-CLK_S_FC-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#spartan3-CLK_S_FC-CLK_INT-mux-OMUX_N10-0">CLK_INT: mux OMUX_N10 bit 0</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_FC rect TERM</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B15</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td id="spartan3-CLK_S_FC-bit-TERM[0][11]" title="TERM[0][11]">
<a href="#spartan3-CLK_S_FC-CLK_INT-mux-OMUX_N11-2">CLK_INT: mux OMUX_N11 bit 2</a>
</td>
</tr>

<tr><td>B10</td>
<td id="spartan3-CLK_S_FC-bit-TERM[0][10]" title="TERM[0][10]">
<a href="#spartan3-CLK_S_FC-CLK_INT-mux-OMUX_N11-0">CLK_INT: mux OMUX_N11 bit 0</a>
</td>
</tr>

<tr><td>B9</td>
<td id="spartan3-CLK_S_FC-bit-TERM[0][9]" title="TERM[0][9]">
<a href="#spartan3-CLK_S_FC-CLK_INT-mux-OMUX_N10-1">CLK_INT: mux OMUX_N10 bit 1</a>
</td>
</tr>

<tr><td>B8</td>
<td id="spartan3-CLK_S_FC-bit-TERM[0][8]" title="TERM[0][8]">
<a href="#spartan3-CLK_S_FC-CLK_INT-mux-OMUX_N10-2">CLK_INT: mux OMUX_N10 bit 2</a>
</td>
</tr>

<tr><td>B7</td>
<td id="spartan3-CLK_S_FC-bit-TERM[0][7]" title="TERM[0][7]">
<a href="#spartan3-CLK_S_FC-CLK_INT-mux-OMUX_N11-1">CLK_INT: mux OMUX_N11 bit 1</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_FC rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B51</td>
<td title="R0.F0.B51">
<a href="#tile-spartan3-CLK_S_FC-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td title="R0.F0.B48">
<a href="#tile-spartan3-CLK_S_FC-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td title="R0.F0.B31">
<a href="#tile-spartan3-CLK_S_FC-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td title="R0.F0.B28">
<a href="#tile-spartan3-CLK_S_FC-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td title="R0.F0.B17">
<a href="#tile-spartan3-CLK_S_FC-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td title="R0.F0.B14">
<a href="#tile-spartan3-CLK_S_FC-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R0.F0.B13">
<a href="#tile-spartan3-CLK_S_FC-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td title="R0.F0.B10">
<a href="#tile-spartan3-CLK_S_FC-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan3-CLK_S_FC-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK</th>
<th>0.F0.B13</th>
<th>0.F0.B10</th>
</tr>

<tr><th id="tile-spartan3-CLK_S_FC-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK</th>
<th>0.F0.B17</th>
<th>0.F0.B14</th>
</tr>

<tr><th id="tile-spartan3-CLK_S_FC-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK</th>
<th>0.F0.B31</th>
<th>0.F0.B28</th>
</tr>

<tr><th id="tile-spartan3-CLK_S_FC-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK</th>
<th>0.F0.B51</th>
<th>0.F0.B48</th>
</tr>

</thead>

<tbody>
<tr><td>INT</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CKI</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<h2 id="clk_s_s3e"><a class="header" href="#clk_s_s3e"><code>CLK_S_S3E</code></a></h2>
<p>This tile is used on Spartan 3E.</p>
<h2 id="tile-clk_s_s3e"><a class="header" href="#tile-clk_s_s3e">Tile CLK_S_S3E</a></h2>
<p>Cells: 1</p>
<h3 id="switchbox-clk_int-2"><a class="header" href="#switchbox-clk_int-2">Switchbox CLK_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3E switchbox CLK_INT muxes OMUX_N10</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3E-CLK_INT-mux-OMUX_N10-2"><a href="#spartan3-CLK_S_S3E-bit-TERM[0][12]">TERM[0][12]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-OMUX_N10-1"><a href="#spartan3-CLK_S_S3E-bit-TERM[0][13]">TERM[0][13]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-OMUX_N10-0"><a href="#spartan3-CLK_S_S3E-bit-TERM[0][8]">TERM[0][8]</a></td><td>OMUX_N10</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3E switchbox CLK_INT muxes OMUX_N11</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3E-CLK_INT-mux-OMUX_N11-2"><a href="#spartan3-CLK_S_S3E-bit-TERM[0][7]">TERM[0][7]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-OMUX_N11-1"><a href="#spartan3-CLK_S_S3E-bit-TERM[0][14]">TERM[0][14]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-OMUX_N11-0"><a href="#spartan3-CLK_S_S3E-bit-TERM[0][15]">TERM[0][15]</a></td><td>OMUX_N11</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3E switchbox CLK_INT muxes OMUX_N12</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3E-CLK_INT-mux-OMUX_N12-2"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][43]">MAIN[0][43]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-OMUX_N12-1"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][44]">MAIN[0][44]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-OMUX_N12-0"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][41]">MAIN[0][41]</a></td><td>OMUX_N12</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3E switchbox CLK_INT muxes OMUX_N15</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3E-CLK_INT-mux-OMUX_N15-2"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][46]">MAIN[0][46]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-OMUX_N15-1"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][45]">MAIN[0][45]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-OMUX_N15-0"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][42]">MAIN[0][42]</a></td><td>OMUX_N15</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3E switchbox CLK_INT muxes IMUX_BUFG_CLK[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[0]-3"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][53]">MAIN[0][53]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[0]-2"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][54]">MAIN[0][54]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[0]-1"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][56]">MAIN[0][56]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[0]-0"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][57]">MAIN[0][57]</a></td><td>IMUX_BUFG_CLK[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[6]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[7]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3E switchbox CLK_INT muxes IMUX_BUFG_CLK[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[1]-3"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][32]">MAIN[0][32]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[1]-2"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][33]">MAIN[0][33]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[1]-1"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][35]">MAIN[0][35]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[1]-0"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][36]">MAIN[0][36]</a></td><td>IMUX_BUFG_CLK[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3E switchbox CLK_INT muxes IMUX_BUFG_CLK[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[2]-3"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][16]">MAIN[0][16]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[2]-2"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][17]">MAIN[0][17]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[2]-1"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][19]">MAIN[0][19]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[2]-0"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][20]">MAIN[0][20]</a></td><td>IMUX_BUFG_CLK[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3E switchbox CLK_INT muxes IMUX_BUFG_CLK[3]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[3]-3"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][5]">MAIN[0][5]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[3]-2"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][4]">MAIN[0][4]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[3]-1"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][1]">MAIN[0][1]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[3]-0"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][2]">MAIN[0][2]</a></td><td>IMUX_BUFG_CLK[3]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3E switchbox CLK_INT muxes IMUX_BUFG_SEL[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[0]-3"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][60]">MAIN[0][60]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[0]-2"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][59]">MAIN[0][59]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[0]-1"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][55]">MAIN[0][55]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[0]-0"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][58]">MAIN[0][58]</a></td><td>IMUX_BUFG_SEL[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[6]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[7]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3E switchbox CLK_INT muxes IMUX_BUFG_SEL[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[1]-3"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][39]">MAIN[0][39]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[1]-2"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][38]">MAIN[0][38]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[1]-1"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][34]">MAIN[0][34]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[1]-0"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][37]">MAIN[0][37]</a></td><td>IMUX_BUFG_SEL[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3E switchbox CLK_INT muxes IMUX_BUFG_SEL[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[2]-3"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][23]">MAIN[0][23]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[2]-2"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][22]">MAIN[0][22]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[2]-1"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][18]">MAIN[0][18]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[2]-0"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][21]">MAIN[0][21]</a></td><td>IMUX_BUFG_SEL[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3E switchbox CLK_INT muxes IMUX_BUFG_SEL[3]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[3]-3"><a href="#spartan3-CLK_S_S3E-bit-TERM[0][10]">TERM[0][10]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[3]-2"><a href="#spartan3-CLK_S_S3E-bit-TERM[0][11]">TERM[0][11]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[3]-1"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][0]">MAIN[0][0]</a></td><td id="spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[3]-0"><a href="#spartan3-CLK_S_S3E-bit-MAIN[0][3]">MAIN[0][3]</a></td><td>IMUX_BUFG_SEL[3]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux0-2"><a class="header" href="#bel-bufgmux0-2">Bel BUFGMUX[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3E bel BUFGMUX[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[0]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[0]</td></tr>

<tr><td>S</td><td>input</td><td>IMUX_BUFG_SEL[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux1-2"><a class="header" href="#bel-bufgmux1-2">Bel BUFGMUX[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3E bel BUFGMUX[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[1]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[1]</td></tr>

<tr><td>S</td><td>input</td><td>IMUX_BUFG_SEL[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux2-2"><a class="header" href="#bel-bufgmux2-2">Bel BUFGMUX[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3E bel BUFGMUX[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[2]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[2]</td></tr>

<tr><td>S</td><td>input</td><td>IMUX_BUFG_SEL[2]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux3-2"><a class="header" href="#bel-bufgmux3-2">Bel BUFGMUX[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3E bel BUFGMUX[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[3]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[3]</td></tr>

<tr><td>S</td><td>input</td><td>IMUX_BUFG_SEL[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-globalsig_s0-2"><a class="header" href="#bel-globalsig_s0-2">Bel GLOBALSIG_S[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3E bel GLOBALSIG_S[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires-2"><a class="header" href="#bel-wires-2">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3E bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX_BUFG_CLK[0]</td><td>BUFGMUX[0].CLK</td></tr>

<tr><td>IMUX_BUFG_CLK[1]</td><td>BUFGMUX[1].CLK</td></tr>

<tr><td>IMUX_BUFG_CLK[2]</td><td>BUFGMUX[2].CLK</td></tr>

<tr><td>IMUX_BUFG_CLK[3]</td><td>BUFGMUX[3].CLK</td></tr>

<tr><td>IMUX_BUFG_SEL[0]</td><td>BUFGMUX[0].S</td></tr>

<tr><td>IMUX_BUFG_SEL[1]</td><td>BUFGMUX[1].S</td></tr>

<tr><td>IMUX_BUFG_SEL[2]</td><td>BUFGMUX[2].S</td></tr>

<tr><td>IMUX_BUFG_SEL[3]</td><td>BUFGMUX[3].S</td></tr>

<tr><td>OUT_BUFG[0]</td><td>BUFGMUX[0].O</td></tr>

<tr><td>OUT_BUFG[1]</td><td>BUFGMUX[1].O</td></tr>

<tr><td>OUT_BUFG[2]</td><td>BUFGMUX[2].O</td></tr>

<tr><td>OUT_BUFG[3]</td><td>BUFGMUX[3].O</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-2"><a class="header" href="#bitstream-2">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3E rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][60]" title="MAIN[0][60]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[0]-3">CLK_INT: mux IMUX_BUFG_SEL[0] bit 3</a>
</td>
</tr>

<tr><td>B59</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][59]" title="MAIN[0][59]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[0]-2">CLK_INT: mux IMUX_BUFG_SEL[0] bit 2</a>
</td>
</tr>

<tr><td>B58</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][58]" title="MAIN[0][58]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[0]-0">CLK_INT: mux IMUX_BUFG_SEL[0] bit 0</a>
</td>
</tr>

<tr><td>B57</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][57]" title="MAIN[0][57]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[0]-0">CLK_INT: mux IMUX_BUFG_CLK[0] bit 0</a>
</td>
</tr>

<tr><td>B56</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][56]" title="MAIN[0][56]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[0]-1">CLK_INT: mux IMUX_BUFG_CLK[0] bit 1</a>
</td>
</tr>

<tr><td>B55</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][55]" title="MAIN[0][55]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[0]-1">CLK_INT: mux IMUX_BUFG_SEL[0] bit 1</a>
</td>
</tr>

<tr><td>B54</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][54]" title="MAIN[0][54]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[0]-2">CLK_INT: mux IMUX_BUFG_CLK[0] bit 2</a>
</td>
</tr>

<tr><td>B53</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][53]" title="MAIN[0][53]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[0]-3">CLK_INT: mux IMUX_BUFG_CLK[0] bit 3</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][46]" title="MAIN[0][46]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-OMUX_N15-2">CLK_INT: mux OMUX_N15 bit 2</a>
</td>
</tr>

<tr><td>B45</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][45]" title="MAIN[0][45]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-OMUX_N15-1">CLK_INT: mux OMUX_N15 bit 1</a>
</td>
</tr>

<tr><td>B44</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][44]" title="MAIN[0][44]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-OMUX_N12-1">CLK_INT: mux OMUX_N12 bit 1</a>
</td>
</tr>

<tr><td>B43</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][43]" title="MAIN[0][43]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-OMUX_N12-2">CLK_INT: mux OMUX_N12 bit 2</a>
</td>
</tr>

<tr><td>B42</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][42]" title="MAIN[0][42]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-OMUX_N15-0">CLK_INT: mux OMUX_N15 bit 0</a>
</td>
</tr>

<tr><td>B41</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][41]" title="MAIN[0][41]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-OMUX_N12-0">CLK_INT: mux OMUX_N12 bit 0</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][39]" title="MAIN[0][39]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[1]-3">CLK_INT: mux IMUX_BUFG_SEL[1] bit 3</a>
</td>
</tr>

<tr><td>B38</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][38]" title="MAIN[0][38]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[1]-2">CLK_INT: mux IMUX_BUFG_SEL[1] bit 2</a>
</td>
</tr>

<tr><td>B37</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][37]" title="MAIN[0][37]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[1]-0">CLK_INT: mux IMUX_BUFG_SEL[1] bit 0</a>
</td>
</tr>

<tr><td>B36</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][36]" title="MAIN[0][36]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[1]-0">CLK_INT: mux IMUX_BUFG_CLK[1] bit 0</a>
</td>
</tr>

<tr><td>B35</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][35]" title="MAIN[0][35]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[1]-1">CLK_INT: mux IMUX_BUFG_CLK[1] bit 1</a>
</td>
</tr>

<tr><td>B34</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][34]" title="MAIN[0][34]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[1]-1">CLK_INT: mux IMUX_BUFG_SEL[1] bit 1</a>
</td>
</tr>

<tr><td>B33</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][33]" title="MAIN[0][33]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[1]-2">CLK_INT: mux IMUX_BUFG_CLK[1] bit 2</a>
</td>
</tr>

<tr><td>B32</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][32]" title="MAIN[0][32]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[1]-3">CLK_INT: mux IMUX_BUFG_CLK[1] bit 3</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][23]" title="MAIN[0][23]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[2]-3">CLK_INT: mux IMUX_BUFG_SEL[2] bit 3</a>
</td>
</tr>

<tr><td>B22</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][22]" title="MAIN[0][22]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[2]-2">CLK_INT: mux IMUX_BUFG_SEL[2] bit 2</a>
</td>
</tr>

<tr><td>B21</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][21]" title="MAIN[0][21]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[2]-0">CLK_INT: mux IMUX_BUFG_SEL[2] bit 0</a>
</td>
</tr>

<tr><td>B20</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][20]" title="MAIN[0][20]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[2]-0">CLK_INT: mux IMUX_BUFG_CLK[2] bit 0</a>
</td>
</tr>

<tr><td>B19</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][19]" title="MAIN[0][19]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[2]-1">CLK_INT: mux IMUX_BUFG_CLK[2] bit 1</a>
</td>
</tr>

<tr><td>B18</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][18]" title="MAIN[0][18]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[2]-1">CLK_INT: mux IMUX_BUFG_SEL[2] bit 1</a>
</td>
</tr>

<tr><td>B17</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][17]" title="MAIN[0][17]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[2]-2">CLK_INT: mux IMUX_BUFG_CLK[2] bit 2</a>
</td>
</tr>

<tr><td>B16</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][16]" title="MAIN[0][16]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[2]-3">CLK_INT: mux IMUX_BUFG_CLK[2] bit 3</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[3]-3">CLK_INT: mux IMUX_BUFG_CLK[3] bit 3</a>
</td>
</tr>

<tr><td>B4</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[3]-2">CLK_INT: mux IMUX_BUFG_CLK[3] bit 2</a>
</td>
</tr>

<tr><td>B3</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[3]-0">CLK_INT: mux IMUX_BUFG_SEL[3] bit 0</a>
</td>
</tr>

<tr><td>B2</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[3]-0">CLK_INT: mux IMUX_BUFG_CLK[3] bit 0</a>
</td>
</tr>

<tr><td>B1</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_CLK[3]-1">CLK_INT: mux IMUX_BUFG_CLK[3] bit 1</a>
</td>
</tr>

<tr><td>B0</td>
<td id="spartan3-CLK_S_S3E-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[3]-1">CLK_INT: mux IMUX_BUFG_SEL[3] bit 1</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3E rect TERM</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B15</td>
<td id="spartan3-CLK_S_S3E-bit-TERM[0][15]" title="TERM[0][15]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-OMUX_N11-0">CLK_INT: mux OMUX_N11 bit 0</a>
</td>
</tr>

<tr><td>B14</td>
<td id="spartan3-CLK_S_S3E-bit-TERM[0][14]" title="TERM[0][14]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-OMUX_N11-1">CLK_INT: mux OMUX_N11 bit 1</a>
</td>
</tr>

<tr><td>B13</td>
<td id="spartan3-CLK_S_S3E-bit-TERM[0][13]" title="TERM[0][13]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-OMUX_N10-1">CLK_INT: mux OMUX_N10 bit 1</a>
</td>
</tr>

<tr><td>B12</td>
<td id="spartan3-CLK_S_S3E-bit-TERM[0][12]" title="TERM[0][12]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-OMUX_N10-2">CLK_INT: mux OMUX_N10 bit 2</a>
</td>
</tr>

<tr><td>B11</td>
<td id="spartan3-CLK_S_S3E-bit-TERM[0][11]" title="TERM[0][11]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[3]-2">CLK_INT: mux IMUX_BUFG_SEL[3] bit 2</a>
</td>
</tr>

<tr><td>B10</td>
<td id="spartan3-CLK_S_S3E-bit-TERM[0][10]" title="TERM[0][10]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-IMUX_BUFG_SEL[3]-3">CLK_INT: mux IMUX_BUFG_SEL[3] bit 3</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td id="spartan3-CLK_S_S3E-bit-TERM[0][8]" title="TERM[0][8]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-OMUX_N10-0">CLK_INT: mux OMUX_N10 bit 0</a>
</td>
</tr>

<tr><td>B7</td>
<td id="spartan3-CLK_S_S3E-bit-TERM[0][7]" title="TERM[0][7]">
<a href="#spartan3-CLK_S_S3E-CLK_INT-mux-OMUX_N11-2">CLK_INT: mux OMUX_N11 bit 2</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3E rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B62</td>
<td title="R0.F0.B62">
<a href="#tile-spartan3-CLK_S_S3E-BUFGMUX[3]:DISABLE_ATTR">BUFGMUX[3]:DISABLE_ATTR[0]</a>
</td>
</tr>

<tr><td>B61</td>
<td title="R0.F0.B61">
<a href="#tile-spartan3-CLK_S_S3E-BUFGMUX[0]:INV.S">~BUFGMUX[0]:INV.S</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td title="R0.F0.B52">
<a href="#tile-spartan3-CLK_S_S3E-BUFGMUX[0]:DISABLE_ATTR">BUFGMUX[0]:DISABLE_ATTR[0]</a>
</td>
</tr>

<tr><td>B51</td>
<td title="R0.F0.B51">
<a href="#tile-spartan3-CLK_S_S3E-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[2]</a>
</td>
</tr>

<tr><td>B50</td>
<td title="R0.F0.B50">
<a href="#tile-spartan3-CLK_S_S3E-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B49</td>
<td title="R0.F0.B49">
<a href="#tile-spartan3-CLK_S_S3E-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td title="R0.F0.B48">
<a href="#tile-spartan3-CLK_S_S3E-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[4]</a>
</td>
</tr>

<tr><td>B47</td>
<td title="R0.F0.B47">
<a href="#tile-spartan3-CLK_S_S3E-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td title="R0.F0.B40">
<a href="#tile-spartan3-CLK_S_S3E-BUFGMUX[1]:INV.S">~BUFGMUX[1]:INV.S</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td title="R0.F0.B31">
<a href="#tile-spartan3-CLK_S_S3E-BUFGMUX[1]:DISABLE_ATTR">BUFGMUX[1]:DISABLE_ATTR[0]</a>
</td>
</tr>

<tr><td>B30</td>
<td title="R0.F0.B30">
<a href="#tile-spartan3-CLK_S_S3E-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[2]</a>
</td>
</tr>

<tr><td>B29</td>
<td title="R0.F0.B29">
<a href="#tile-spartan3-CLK_S_S3E-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B28</td>
<td title="R0.F0.B28">
<a href="#tile-spartan3-CLK_S_S3E-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[3]</a>
</td>
</tr>

<tr><td>B27</td>
<td title="R0.F0.B27">
<a href="#tile-spartan3-CLK_S_S3E-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[4]</a>
</td>
</tr>

<tr><td>B26</td>
<td title="R0.F0.B26">
<a href="#tile-spartan3-CLK_S_S3E-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B25</td>
<td title="R0.F0.B25">
<a href="#tile-spartan3-CLK_S_S3E-BUFGMUX[2]:DISABLE_ATTR">BUFGMUX[2]:DISABLE_ATTR[0]</a>
</td>
</tr>

<tr><td>B24</td>
<td title="R0.F0.B24">
<a href="#tile-spartan3-CLK_S_S3E-BUFGMUX[2]:INV.S">~BUFGMUX[2]:INV.S</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td title="R0.F0.B15">
<a href="#tile-spartan3-CLK_S_S3E-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R0.F0.B14">
<a href="#tile-spartan3-CLK_S_S3E-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R0.F0.B13">
<a href="#tile-spartan3-CLK_S_S3E-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[3]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R0.F0.B12">
<a href="#tile-spartan3-CLK_S_S3E-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[4]</a>
</td>
</tr>

<tr><td>B11</td>
<td title="R0.F0.B11">
<a href="#tile-spartan3-CLK_S_S3E-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R0.F0.B10">
<a href="#tile-spartan3-CLK_S_S3E-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[2]</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R0.F0.B9">
<a href="#tile-spartan3-CLK_S_S3E-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B8</td>
<td title="R0.F0.B8">
<a href="#tile-spartan3-CLK_S_S3E-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[3]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R0.F0.B7">
<a href="#tile-spartan3-CLK_S_S3E-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[4]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R0.F0.B6">
<a href="#tile-spartan3-CLK_S_S3E-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3E rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B9</td>
<td title="R1.F0.B9">
<a href="#tile-spartan3-CLK_S_S3E-BUFGMUX[3]:INV.S">~BUFGMUX[3]:INV.S</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan3-CLK_S_S3E-BUFGMUX[0]:DISABLE_ATTR">BUFGMUX[0]:DISABLE_ATTR</th>
<th>0.F0.B52</th>
</tr>

<tr><th id="tile-spartan3-CLK_S_S3E-BUFGMUX[1]:DISABLE_ATTR">BUFGMUX[1]:DISABLE_ATTR</th>
<th>0.F0.B31</th>
</tr>

<tr><th id="tile-spartan3-CLK_S_S3E-BUFGMUX[2]:DISABLE_ATTR">BUFGMUX[2]:DISABLE_ATTR</th>
<th>0.F0.B25</th>
</tr>

<tr><th id="tile-spartan3-CLK_S_S3E-BUFGMUX[3]:DISABLE_ATTR">BUFGMUX[3]:DISABLE_ATTR</th>
<th>0.F0.B62</th>
</tr>

</thead>

<tbody>
<tr><td>LOW</td>
<td>0</td>
</tr>

<tr><td>HIGH</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan3-CLK_S_S3E-BUFGMUX[0]:INV.S">BUFGMUX[0]:INV.S</th>
<th>0.F0.B61</th>
</tr>

<tr><th id="tile-spartan3-CLK_S_S3E-BUFGMUX[1]:INV.S">BUFGMUX[1]:INV.S</th>
<th>0.F0.B40</th>
</tr>

<tr><th id="tile-spartan3-CLK_S_S3E-BUFGMUX[2]:INV.S">BUFGMUX[2]:INV.S</th>
<th>0.F0.B24</th>
</tr>

<tr><th id="tile-spartan3-CLK_S_S3E-BUFGMUX[3]:INV.S">BUFGMUX[3]:INV.S</th>
<th>1.F0.B9</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan3-CLK_S_S3E-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK</th>
<th>0.F0.B48</th>
<th>0.F0.B49</th>
<th>0.F0.B51</th>
<th>0.F0.B50</th>
<th>0.F0.B47</th>
</tr>

<tr><th id="tile-spartan3-CLK_S_S3E-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK</th>
<th>0.F0.B27</th>
<th>0.F0.B28</th>
<th>0.F0.B30</th>
<th>0.F0.B29</th>
<th>0.F0.B26</th>
</tr>

<tr><th id="tile-spartan3-CLK_S_S3E-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK</th>
<th>0.F0.B12</th>
<th>0.F0.B13</th>
<th>0.F0.B15</th>
<th>0.F0.B14</th>
<th>0.F0.B11</th>
</tr>

<tr><th id="tile-spartan3-CLK_S_S3E-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK</th>
<th>0.F0.B7</th>
<th>0.F0.B8</th>
<th>0.F0.B10</th>
<th>0.F0.B9</th>
<th>0.F0.B6</th>
</tr>

</thead>

<tbody>
<tr><td>INT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CKIL</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>CKIR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DCM_OUT_L</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DCM_OUT_R</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<h2 id="clk_s_s3a"><a class="header" href="#clk_s_s3a"><code>CLK_S_S3A</code></a></h2>
<p>This tile is used on Spartan 3A and 3A DSP.</p>
<h2 id="tile-clk_s_s3a"><a class="header" href="#tile-clk_s_s3a">Tile CLK_S_S3A</a></h2>
<p>Cells: 1</p>
<h3 id="switchbox-clk_int-3"><a class="header" href="#switchbox-clk_int-3">Switchbox CLK_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3A switchbox CLK_INT muxes OMUX_N10</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3A-CLK_INT-mux-OMUX_N10-2"><a href="#spartan3-CLK_S_S3A-bit-TERM[1][5]">TERM[1][5]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-OMUX_N10-1"><a href="#spartan3-CLK_S_S3A-bit-TERM[1][2]">TERM[1][2]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-OMUX_N10-0"><a href="#spartan3-CLK_S_S3A-bit-TERM[1][1]">TERM[1][1]</a></td><td>OMUX_N10</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3A switchbox CLK_INT muxes OMUX_N11</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3A-CLK_INT-mux-OMUX_N11-2"><a href="#spartan3-CLK_S_S3A-bit-TERM[1][0]">TERM[1][0]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-OMUX_N11-1"><a href="#spartan3-CLK_S_S3A-bit-TERM[1][3]">TERM[1][3]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-OMUX_N11-0"><a href="#spartan3-CLK_S_S3A-bit-TERM[1][4]">TERM[1][4]</a></td><td>OMUX_N11</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3A switchbox CLK_INT muxes OMUX_N12</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3A-CLK_INT-mux-OMUX_N12-2"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][43]">MAIN[0][43]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-OMUX_N12-1"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][44]">MAIN[0][44]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-OMUX_N12-0"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][41]">MAIN[0][41]</a></td><td>OMUX_N12</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3A switchbox CLK_INT muxes OMUX_N15</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3A-CLK_INT-mux-OMUX_N15-2"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][46]">MAIN[0][46]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-OMUX_N15-1"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][45]">MAIN[0][45]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-OMUX_N15-0"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][42]">MAIN[0][42]</a></td><td>OMUX_N15</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3A switchbox CLK_INT muxes IMUX_BUFG_CLK[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[0]-3"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][53]">MAIN[0][53]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[0]-2"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][54]">MAIN[0][54]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[0]-1"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][56]">MAIN[0][56]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[0]-0"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][57]">MAIN[0][57]</a></td><td>IMUX_BUFG_CLK[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[6]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[7]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3A switchbox CLK_INT muxes IMUX_BUFG_CLK[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[1]-3"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][32]">MAIN[0][32]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[1]-2"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][33]">MAIN[0][33]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[1]-1"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][35]">MAIN[0][35]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[1]-0"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][36]">MAIN[0][36]</a></td><td>IMUX_BUFG_CLK[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3A switchbox CLK_INT muxes IMUX_BUFG_CLK[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[2]-3"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][16]">MAIN[0][16]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[2]-2"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][17]">MAIN[0][17]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[2]-1"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][19]">MAIN[0][19]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[2]-0"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][20]">MAIN[0][20]</a></td><td>IMUX_BUFG_CLK[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3A switchbox CLK_INT muxes IMUX_BUFG_CLK[3]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[3]-3"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][5]">MAIN[0][5]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[3]-2"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][4]">MAIN[0][4]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[3]-1"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][1]">MAIN[0][1]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[3]-0"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][2]">MAIN[0][2]</a></td><td>IMUX_BUFG_CLK[3]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3A switchbox CLK_INT muxes IMUX_BUFG_SEL[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[0]-3"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][60]">MAIN[0][60]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[0]-2"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][59]">MAIN[0][59]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[0]-1"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][55]">MAIN[0][55]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[0]-0"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][58]">MAIN[0][58]</a></td><td>IMUX_BUFG_SEL[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[6]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[7]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3A switchbox CLK_INT muxes IMUX_BUFG_SEL[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[1]-3"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][39]">MAIN[0][39]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[1]-2"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][38]">MAIN[0][38]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[1]-1"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][34]">MAIN[0][34]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[1]-0"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][37]">MAIN[0][37]</a></td><td>IMUX_BUFG_SEL[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3A switchbox CLK_INT muxes IMUX_BUFG_SEL[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[2]-3"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][23]">MAIN[0][23]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[2]-2"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][22]">MAIN[0][22]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[2]-1"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][18]">MAIN[0][18]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[2]-0"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][21]">MAIN[0][21]</a></td><td>IMUX_BUFG_SEL[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3A switchbox CLK_INT muxes IMUX_BUFG_SEL[3]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[3]-3"><a href="#spartan3-CLK_S_S3A-bit-TERM[0][3]">TERM[0][3]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[3]-2"><a href="#spartan3-CLK_S_S3A-bit-TERM[0][4]">TERM[0][4]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[3]-1"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][0]">MAIN[0][0]</a></td><td id="spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[3]-0"><a href="#spartan3-CLK_S_S3A-bit-MAIN[0][3]">MAIN[0][3]</a></td><td>IMUX_BUFG_SEL[3]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux0-3"><a class="header" href="#bel-bufgmux0-3">Bel BUFGMUX[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3A bel BUFGMUX[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[0]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[0]</td></tr>

<tr><td>S</td><td>input</td><td>IMUX_BUFG_SEL[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux1-3"><a class="header" href="#bel-bufgmux1-3">Bel BUFGMUX[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3A bel BUFGMUX[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[1]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[1]</td></tr>

<tr><td>S</td><td>input</td><td>IMUX_BUFG_SEL[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux2-3"><a class="header" href="#bel-bufgmux2-3">Bel BUFGMUX[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3A bel BUFGMUX[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[2]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[2]</td></tr>

<tr><td>S</td><td>input</td><td>IMUX_BUFG_SEL[2]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux3-3"><a class="header" href="#bel-bufgmux3-3">Bel BUFGMUX[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3A bel BUFGMUX[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[3]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[3]</td></tr>

<tr><td>S</td><td>input</td><td>IMUX_BUFG_SEL[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-globalsig_s0-3"><a class="header" href="#bel-globalsig_s0-3">Bel GLOBALSIG_S[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3A bel GLOBALSIG_S[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires-3"><a class="header" href="#bel-wires-3">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3A bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX_BUFG_CLK[0]</td><td>BUFGMUX[0].CLK</td></tr>

<tr><td>IMUX_BUFG_CLK[1]</td><td>BUFGMUX[1].CLK</td></tr>

<tr><td>IMUX_BUFG_CLK[2]</td><td>BUFGMUX[2].CLK</td></tr>

<tr><td>IMUX_BUFG_CLK[3]</td><td>BUFGMUX[3].CLK</td></tr>

<tr><td>IMUX_BUFG_SEL[0]</td><td>BUFGMUX[0].S</td></tr>

<tr><td>IMUX_BUFG_SEL[1]</td><td>BUFGMUX[1].S</td></tr>

<tr><td>IMUX_BUFG_SEL[2]</td><td>BUFGMUX[2].S</td></tr>

<tr><td>IMUX_BUFG_SEL[3]</td><td>BUFGMUX[3].S</td></tr>

<tr><td>OUT_BUFG[0]</td><td>BUFGMUX[0].O</td></tr>

<tr><td>OUT_BUFG[1]</td><td>BUFGMUX[1].O</td></tr>

<tr><td>OUT_BUFG[2]</td><td>BUFGMUX[2].O</td></tr>

<tr><td>OUT_BUFG[3]</td><td>BUFGMUX[3].O</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-3"><a class="header" href="#bitstream-3">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3A rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][60]" title="MAIN[0][60]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[0]-3">CLK_INT: mux IMUX_BUFG_SEL[0] bit 3</a>
</td>
</tr>

<tr><td>B59</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][59]" title="MAIN[0][59]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[0]-2">CLK_INT: mux IMUX_BUFG_SEL[0] bit 2</a>
</td>
</tr>

<tr><td>B58</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][58]" title="MAIN[0][58]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[0]-0">CLK_INT: mux IMUX_BUFG_SEL[0] bit 0</a>
</td>
</tr>

<tr><td>B57</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][57]" title="MAIN[0][57]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[0]-0">CLK_INT: mux IMUX_BUFG_CLK[0] bit 0</a>
</td>
</tr>

<tr><td>B56</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][56]" title="MAIN[0][56]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[0]-1">CLK_INT: mux IMUX_BUFG_CLK[0] bit 1</a>
</td>
</tr>

<tr><td>B55</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][55]" title="MAIN[0][55]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[0]-1">CLK_INT: mux IMUX_BUFG_SEL[0] bit 1</a>
</td>
</tr>

<tr><td>B54</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][54]" title="MAIN[0][54]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[0]-2">CLK_INT: mux IMUX_BUFG_CLK[0] bit 2</a>
</td>
</tr>

<tr><td>B53</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][53]" title="MAIN[0][53]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[0]-3">CLK_INT: mux IMUX_BUFG_CLK[0] bit 3</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][46]" title="MAIN[0][46]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-OMUX_N15-2">CLK_INT: mux OMUX_N15 bit 2</a>
</td>
</tr>

<tr><td>B45</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][45]" title="MAIN[0][45]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-OMUX_N15-1">CLK_INT: mux OMUX_N15 bit 1</a>
</td>
</tr>

<tr><td>B44</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][44]" title="MAIN[0][44]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-OMUX_N12-1">CLK_INT: mux OMUX_N12 bit 1</a>
</td>
</tr>

<tr><td>B43</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][43]" title="MAIN[0][43]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-OMUX_N12-2">CLK_INT: mux OMUX_N12 bit 2</a>
</td>
</tr>

<tr><td>B42</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][42]" title="MAIN[0][42]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-OMUX_N15-0">CLK_INT: mux OMUX_N15 bit 0</a>
</td>
</tr>

<tr><td>B41</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][41]" title="MAIN[0][41]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-OMUX_N12-0">CLK_INT: mux OMUX_N12 bit 0</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][39]" title="MAIN[0][39]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[1]-3">CLK_INT: mux IMUX_BUFG_SEL[1] bit 3</a>
</td>
</tr>

<tr><td>B38</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][38]" title="MAIN[0][38]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[1]-2">CLK_INT: mux IMUX_BUFG_SEL[1] bit 2</a>
</td>
</tr>

<tr><td>B37</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][37]" title="MAIN[0][37]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[1]-0">CLK_INT: mux IMUX_BUFG_SEL[1] bit 0</a>
</td>
</tr>

<tr><td>B36</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][36]" title="MAIN[0][36]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[1]-0">CLK_INT: mux IMUX_BUFG_CLK[1] bit 0</a>
</td>
</tr>

<tr><td>B35</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][35]" title="MAIN[0][35]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[1]-1">CLK_INT: mux IMUX_BUFG_CLK[1] bit 1</a>
</td>
</tr>

<tr><td>B34</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][34]" title="MAIN[0][34]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[1]-1">CLK_INT: mux IMUX_BUFG_SEL[1] bit 1</a>
</td>
</tr>

<tr><td>B33</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][33]" title="MAIN[0][33]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[1]-2">CLK_INT: mux IMUX_BUFG_CLK[1] bit 2</a>
</td>
</tr>

<tr><td>B32</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][32]" title="MAIN[0][32]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[1]-3">CLK_INT: mux IMUX_BUFG_CLK[1] bit 3</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][23]" title="MAIN[0][23]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[2]-3">CLK_INT: mux IMUX_BUFG_SEL[2] bit 3</a>
</td>
</tr>

<tr><td>B22</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][22]" title="MAIN[0][22]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[2]-2">CLK_INT: mux IMUX_BUFG_SEL[2] bit 2</a>
</td>
</tr>

<tr><td>B21</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][21]" title="MAIN[0][21]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[2]-0">CLK_INT: mux IMUX_BUFG_SEL[2] bit 0</a>
</td>
</tr>

<tr><td>B20</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][20]" title="MAIN[0][20]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[2]-0">CLK_INT: mux IMUX_BUFG_CLK[2] bit 0</a>
</td>
</tr>

<tr><td>B19</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][19]" title="MAIN[0][19]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[2]-1">CLK_INT: mux IMUX_BUFG_CLK[2] bit 1</a>
</td>
</tr>

<tr><td>B18</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][18]" title="MAIN[0][18]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[2]-1">CLK_INT: mux IMUX_BUFG_SEL[2] bit 1</a>
</td>
</tr>

<tr><td>B17</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][17]" title="MAIN[0][17]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[2]-2">CLK_INT: mux IMUX_BUFG_CLK[2] bit 2</a>
</td>
</tr>

<tr><td>B16</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][16]" title="MAIN[0][16]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[2]-3">CLK_INT: mux IMUX_BUFG_CLK[2] bit 3</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[3]-3">CLK_INT: mux IMUX_BUFG_CLK[3] bit 3</a>
</td>
</tr>

<tr><td>B4</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[3]-2">CLK_INT: mux IMUX_BUFG_CLK[3] bit 2</a>
</td>
</tr>

<tr><td>B3</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[3]-0">CLK_INT: mux IMUX_BUFG_SEL[3] bit 0</a>
</td>
</tr>

<tr><td>B2</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[3]-0">CLK_INT: mux IMUX_BUFG_CLK[3] bit 0</a>
</td>
</tr>

<tr><td>B1</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_CLK[3]-1">CLK_INT: mux IMUX_BUFG_CLK[3] bit 1</a>
</td>
</tr>

<tr><td>B0</td>
<td id="spartan3-CLK_S_S3A-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[3]-1">CLK_INT: mux IMUX_BUFG_SEL[3] bit 1</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3A rect TERM</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="2">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
</tr>

</thead>

<tbody>
<tr><td>B15</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td id="spartan3-CLK_S_S3A-bit-TERM[1][5]" title="TERM[1][5]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-OMUX_N10-2">CLK_INT: mux OMUX_N10 bit 2</a>
</td>
</tr>

<tr><td>B4</td>
<td id="spartan3-CLK_S_S3A-bit-TERM[0][4]" title="TERM[0][4]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[3]-2">CLK_INT: mux IMUX_BUFG_SEL[3] bit 2</a>
</td>
<td id="spartan3-CLK_S_S3A-bit-TERM[1][4]" title="TERM[1][4]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-OMUX_N11-0">CLK_INT: mux OMUX_N11 bit 0</a>
</td>
</tr>

<tr><td>B3</td>
<td id="spartan3-CLK_S_S3A-bit-TERM[0][3]" title="TERM[0][3]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-IMUX_BUFG_SEL[3]-3">CLK_INT: mux IMUX_BUFG_SEL[3] bit 3</a>
</td>
<td id="spartan3-CLK_S_S3A-bit-TERM[1][3]" title="TERM[1][3]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-OMUX_N11-1">CLK_INT: mux OMUX_N11 bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td id="spartan3-CLK_S_S3A-bit-TERM[1][2]" title="TERM[1][2]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-OMUX_N10-1">CLK_INT: mux OMUX_N10 bit 1</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td id="spartan3-CLK_S_S3A-bit-TERM[1][1]" title="TERM[1][1]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-OMUX_N10-0">CLK_INT: mux OMUX_N10 bit 0</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td id="spartan3-CLK_S_S3A-bit-TERM[1][0]" title="TERM[1][0]">
<a href="#spartan3-CLK_S_S3A-CLK_INT-mux-OMUX_N11-2">CLK_INT: mux OMUX_N11 bit 2</a>
</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3A rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B62</td>
<td title="R0.F0.B62">
<a href="#tile-spartan3-CLK_S_S3A-BUFGMUX[3]:DISABLE_ATTR">BUFGMUX[3]:DISABLE_ATTR[0]</a>
</td>
</tr>

<tr><td>B61</td>
<td title="R0.F0.B61">
<a href="#tile-spartan3-CLK_S_S3A-BUFGMUX[0]:INV.S">~BUFGMUX[0]:INV.S</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td title="R0.F0.B52">
<a href="#tile-spartan3-CLK_S_S3A-BUFGMUX[0]:DISABLE_ATTR">BUFGMUX[0]:DISABLE_ATTR[0]</a>
</td>
</tr>

<tr><td>B51</td>
<td title="R0.F0.B51">
<a href="#tile-spartan3-CLK_S_S3A-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[2]</a>
</td>
</tr>

<tr><td>B50</td>
<td title="R0.F0.B50">
<a href="#tile-spartan3-CLK_S_S3A-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B49</td>
<td title="R0.F0.B49">
<a href="#tile-spartan3-CLK_S_S3A-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[3]</a>
</td>
</tr>

<tr><td>B48</td>
<td title="R0.F0.B48">
<a href="#tile-spartan3-CLK_S_S3A-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[4]</a>
</td>
</tr>

<tr><td>B47</td>
<td title="R0.F0.B47">
<a href="#tile-spartan3-CLK_S_S3A-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td title="R0.F0.B40">
<a href="#tile-spartan3-CLK_S_S3A-BUFGMUX[1]:INV.S">~BUFGMUX[1]:INV.S</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td title="R0.F0.B31">
<a href="#tile-spartan3-CLK_S_S3A-BUFGMUX[1]:DISABLE_ATTR">BUFGMUX[1]:DISABLE_ATTR[0]</a>
</td>
</tr>

<tr><td>B30</td>
<td title="R0.F0.B30">
<a href="#tile-spartan3-CLK_S_S3A-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[2]</a>
</td>
</tr>

<tr><td>B29</td>
<td title="R0.F0.B29">
<a href="#tile-spartan3-CLK_S_S3A-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B28</td>
<td title="R0.F0.B28">
<a href="#tile-spartan3-CLK_S_S3A-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[3]</a>
</td>
</tr>

<tr><td>B27</td>
<td title="R0.F0.B27">
<a href="#tile-spartan3-CLK_S_S3A-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[4]</a>
</td>
</tr>

<tr><td>B26</td>
<td title="R0.F0.B26">
<a href="#tile-spartan3-CLK_S_S3A-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B25</td>
<td title="R0.F0.B25">
<a href="#tile-spartan3-CLK_S_S3A-BUFGMUX[2]:DISABLE_ATTR">BUFGMUX[2]:DISABLE_ATTR[0]</a>
</td>
</tr>

<tr><td>B24</td>
<td title="R0.F0.B24">
<a href="#tile-spartan3-CLK_S_S3A-BUFGMUX[2]:INV.S">~BUFGMUX[2]:INV.S</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td title="R0.F0.B15">
<a href="#tile-spartan3-CLK_S_S3A-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R0.F0.B14">
<a href="#tile-spartan3-CLK_S_S3A-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R0.F0.B13">
<a href="#tile-spartan3-CLK_S_S3A-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[3]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R0.F0.B12">
<a href="#tile-spartan3-CLK_S_S3A-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[4]</a>
</td>
</tr>

<tr><td>B11</td>
<td title="R0.F0.B11">
<a href="#tile-spartan3-CLK_S_S3A-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R0.F0.B10">
<a href="#tile-spartan3-CLK_S_S3A-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[2]</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R0.F0.B9">
<a href="#tile-spartan3-CLK_S_S3A-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B8</td>
<td title="R0.F0.B8">
<a href="#tile-spartan3-CLK_S_S3A-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[3]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R0.F0.B7">
<a href="#tile-spartan3-CLK_S_S3A-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[4]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R0.F0.B6">
<a href="#tile-spartan3-CLK_S_S3A-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_S_S3A rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B2</td>
<td title="R1.F0.B2">
<a href="#tile-spartan3-CLK_S_S3A-BUFGMUX[3]:INV.S">~BUFGMUX[3]:INV.S</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan3-CLK_S_S3A-BUFGMUX[0]:DISABLE_ATTR">BUFGMUX[0]:DISABLE_ATTR</th>
<th>0.F0.B52</th>
</tr>

<tr><th id="tile-spartan3-CLK_S_S3A-BUFGMUX[1]:DISABLE_ATTR">BUFGMUX[1]:DISABLE_ATTR</th>
<th>0.F0.B31</th>
</tr>

<tr><th id="tile-spartan3-CLK_S_S3A-BUFGMUX[2]:DISABLE_ATTR">BUFGMUX[2]:DISABLE_ATTR</th>
<th>0.F0.B25</th>
</tr>

<tr><th id="tile-spartan3-CLK_S_S3A-BUFGMUX[3]:DISABLE_ATTR">BUFGMUX[3]:DISABLE_ATTR</th>
<th>0.F0.B62</th>
</tr>

</thead>

<tbody>
<tr><td>LOW</td>
<td>0</td>
</tr>

<tr><td>HIGH</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan3-CLK_S_S3A-BUFGMUX[0]:INV.S">BUFGMUX[0]:INV.S</th>
<th>0.F0.B61</th>
</tr>

<tr><th id="tile-spartan3-CLK_S_S3A-BUFGMUX[1]:INV.S">BUFGMUX[1]:INV.S</th>
<th>0.F0.B40</th>
</tr>

<tr><th id="tile-spartan3-CLK_S_S3A-BUFGMUX[2]:INV.S">BUFGMUX[2]:INV.S</th>
<th>0.F0.B24</th>
</tr>

<tr><th id="tile-spartan3-CLK_S_S3A-BUFGMUX[3]:INV.S">BUFGMUX[3]:INV.S</th>
<th>1.F0.B2</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan3-CLK_S_S3A-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK</th>
<th>0.F0.B48</th>
<th>0.F0.B49</th>
<th>0.F0.B51</th>
<th>0.F0.B50</th>
<th>0.F0.B47</th>
</tr>

<tr><th id="tile-spartan3-CLK_S_S3A-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK</th>
<th>0.F0.B27</th>
<th>0.F0.B28</th>
<th>0.F0.B30</th>
<th>0.F0.B29</th>
<th>0.F0.B26</th>
</tr>

<tr><th id="tile-spartan3-CLK_S_S3A-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK</th>
<th>0.F0.B12</th>
<th>0.F0.B13</th>
<th>0.F0.B15</th>
<th>0.F0.B14</th>
<th>0.F0.B11</th>
</tr>

<tr><th id="tile-spartan3-CLK_S_S3A-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK</th>
<th>0.F0.B7</th>
<th>0.F0.B8</th>
<th>0.F0.B10</th>
<th>0.F0.B9</th>
<th>0.F0.B6</th>
</tr>

</thead>

<tbody>
<tr><td>INT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CKIL</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>CKIR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DCM_OUT_L</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DCM_OUT_R</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<h2 id="bitstream--north-tiles"><a class="header" href="#bitstream--north-tiles">Bitstream — north tiles</a></h2>
<p>The <code>CLK_N_*</code> tiles use two bitstream tiles:</p>
<ul>
<li>tile 0: 1×64 (Spartan 3, 3E) or 2×64 (Spartan 3A) tile located in the primary clock spine column, in the bits corresponding to the top interconnect row</li>
<li>tile 1: 1×16 (Spartan 3, 3E) or 2×16 (Spartan 3A) tile located in the primary clock spine column, in the bits corresponding to the high special area (used for top <code>IOB</code> tiles and clock rows in normal columns)</li>
</ul>
<p>On Spartan 3A devices that have long line splitters, bitstream tile 0 is shared with the <code>LLH_N_S3A</code> tile.</p>
<h2 id="clk_n_s3"><a class="header" href="#clk_n_s3"><code>CLK_N_S3</code></a></h2>
<p>This tile is used on Spartan 3.</p>
<h2 id="tile-clk_n_s3"><a class="header" href="#tile-clk_n_s3">Tile CLK_N_S3</a></h2>
<p>Cells: 1</p>
<h3 id="switchbox-clk_int-4"><a class="header" href="#switchbox-clk_int-4">Switchbox CLK_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3 switchbox CLK_INT muxes OMUX_S0</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3-CLK_INT-mux-OMUX_S0-2"><a href="#spartan3-CLK_N_S3-bit-TERM[0][3]">TERM[0][3]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-OMUX_S0-1"><a href="#spartan3-CLK_N_S3-bit-TERM[0][2]">TERM[0][2]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-OMUX_S0-0"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][63]">MAIN[0][63]</a></td><td>OMUX_S0</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3 switchbox CLK_INT muxes OMUX_S3</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3-CLK_INT-mux-OMUX_S3-2"><a href="#spartan3-CLK_N_S3-bit-TERM[0][0]">TERM[0][0]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-OMUX_S3-1"><a href="#spartan3-CLK_N_S3-bit-TERM[0][4]">TERM[0][4]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-OMUX_S3-0"><a href="#spartan3-CLK_N_S3-bit-TERM[0][1]">TERM[0][1]</a></td><td>OMUX_S3</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3 switchbox CLK_INT muxes OMUX_S4</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3-CLK_INT-mux-OMUX_S4-2"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][19]">MAIN[0][19]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-OMUX_S4-1"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][18]">MAIN[0][18]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-OMUX_S4-0"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][21]">MAIN[0][21]</a></td><td>OMUX_S4</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3 switchbox CLK_INT muxes OMUX_S5</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3-CLK_INT-mux-OMUX_S5-2"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][16]">MAIN[0][16]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-OMUX_S5-1"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][17]">MAIN[0][17]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-OMUX_S5-0"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][20]">MAIN[0][20]</a></td><td>OMUX_S5</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3 switchbox CLK_INT muxes IMUX_BUFG_CLK[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[0]-3"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[0]-2"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][10]">MAIN[0][10]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[0]-1"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][7]">MAIN[0][7]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[0]-0"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][6]">MAIN[0][6]</a></td><td>IMUX_BUFG_CLK[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3 switchbox CLK_INT muxes IMUX_BUFG_CLK[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[1]-3"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][29]">MAIN[0][29]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[1]-2"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][30]">MAIN[0][30]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[1]-1"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][27]">MAIN[0][27]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[1]-0"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][26]">MAIN[0][26]</a></td><td>IMUX_BUFG_CLK[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3 switchbox CLK_INT muxes IMUX_BUFG_CLK[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[2]-3"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][43]">MAIN[0][43]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[2]-2"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][44]">MAIN[0][44]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[2]-1"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][41]">MAIN[0][41]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[2]-0"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][40]">MAIN[0][40]</a></td><td>IMUX_BUFG_CLK[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3 switchbox CLK_INT muxes IMUX_BUFG_CLK[3]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[3]-3"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][54]">MAIN[0][54]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[3]-2"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][55]">MAIN[0][55]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[3]-1"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][58]">MAIN[0][58]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[3]-0"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][57]">MAIN[0][57]</a></td><td>IMUX_BUFG_CLK[3]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[6]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[7]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3 switchbox CLK_INT muxes IMUX_BUFG_SEL[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[0]-3"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][4]">MAIN[0][4]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[0]-2"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[0]-1"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][8]">MAIN[0][8]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[0]-0"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][5]">MAIN[0][5]</a></td><td>IMUX_BUFG_SEL[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3 switchbox CLK_INT muxes IMUX_BUFG_SEL[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[1]-3"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][24]">MAIN[0][24]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[1]-2"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][23]">MAIN[0][23]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[1]-1"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][28]">MAIN[0][28]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[1]-0"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][25]">MAIN[0][25]</a></td><td>IMUX_BUFG_SEL[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3 switchbox CLK_INT muxes IMUX_BUFG_SEL[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[2]-3"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][38]">MAIN[0][38]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[2]-2"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][37]">MAIN[0][37]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[2]-1"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][42]">MAIN[0][42]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[2]-0"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][39]">MAIN[0][39]</a></td><td>IMUX_BUFG_SEL[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3 switchbox CLK_INT muxes IMUX_BUFG_SEL[3]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[3]-3"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][61]">MAIN[0][61]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[3]-2"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][60]">MAIN[0][60]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[3]-1"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][59]">MAIN[0][59]</a></td><td id="spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[3]-0"><a href="#spartan3-CLK_N_S3-bit-MAIN[0][56]">MAIN[0][56]</a></td><td>IMUX_BUFG_SEL[3]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[6]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[7]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[7]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux0-4"><a class="header" href="#bel-bufgmux0-4">Bel BUFGMUX[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3 bel BUFGMUX[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[0]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[0]</td></tr>

<tr><td>S</td><td>input</td><td>IMUX_BUFG_SEL[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux1-4"><a class="header" href="#bel-bufgmux1-4">Bel BUFGMUX[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3 bel BUFGMUX[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[1]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[1]</td></tr>

<tr><td>S</td><td>input</td><td>IMUX_BUFG_SEL[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux2-4"><a class="header" href="#bel-bufgmux2-4">Bel BUFGMUX[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3 bel BUFGMUX[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[2]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[2]</td></tr>

<tr><td>S</td><td>input</td><td>IMUX_BUFG_SEL[2]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux3-4"><a class="header" href="#bel-bufgmux3-4">Bel BUFGMUX[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3 bel BUFGMUX[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[3]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[3]</td></tr>

<tr><td>S</td><td>input</td><td>IMUX_BUFG_SEL[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-globalsig_n0"><a class="header" href="#bel-globalsig_n0">Bel GLOBALSIG_N[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3 bel GLOBALSIG_N[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires-4"><a class="header" href="#bel-wires-4">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX_BUFG_CLK[0]</td><td>BUFGMUX[0].CLK</td></tr>

<tr><td>IMUX_BUFG_CLK[1]</td><td>BUFGMUX[1].CLK</td></tr>

<tr><td>IMUX_BUFG_CLK[2]</td><td>BUFGMUX[2].CLK</td></tr>

<tr><td>IMUX_BUFG_CLK[3]</td><td>BUFGMUX[3].CLK</td></tr>

<tr><td>IMUX_BUFG_SEL[0]</td><td>BUFGMUX[0].S</td></tr>

<tr><td>IMUX_BUFG_SEL[1]</td><td>BUFGMUX[1].S</td></tr>

<tr><td>IMUX_BUFG_SEL[2]</td><td>BUFGMUX[2].S</td></tr>

<tr><td>IMUX_BUFG_SEL[3]</td><td>BUFGMUX[3].S</td></tr>

<tr><td>OUT_BUFG[0]</td><td>BUFGMUX[0].O</td></tr>

<tr><td>OUT_BUFG[1]</td><td>BUFGMUX[1].O</td></tr>

<tr><td>OUT_BUFG[2]</td><td>BUFGMUX[2].O</td></tr>

<tr><td>OUT_BUFG[3]</td><td>BUFGMUX[3].O</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-4"><a class="header" href="#bitstream-4">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3 rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][63]" title="MAIN[0][63]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-OMUX_S0-0">CLK_INT: mux OMUX_S0 bit 0</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][61]" title="MAIN[0][61]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[3]-3">CLK_INT: mux IMUX_BUFG_SEL[3] bit 3</a>
</td>
</tr>

<tr><td>B60</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][60]" title="MAIN[0][60]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[3]-2">CLK_INT: mux IMUX_BUFG_SEL[3] bit 2</a>
</td>
</tr>

<tr><td>B59</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][59]" title="MAIN[0][59]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[3]-1">CLK_INT: mux IMUX_BUFG_SEL[3] bit 1</a>
</td>
</tr>

<tr><td>B58</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][58]" title="MAIN[0][58]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[3]-1">CLK_INT: mux IMUX_BUFG_CLK[3] bit 1</a>
</td>
</tr>

<tr><td>B57</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][57]" title="MAIN[0][57]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[3]-0">CLK_INT: mux IMUX_BUFG_CLK[3] bit 0</a>
</td>
</tr>

<tr><td>B56</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][56]" title="MAIN[0][56]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[3]-0">CLK_INT: mux IMUX_BUFG_SEL[3] bit 0</a>
</td>
</tr>

<tr><td>B55</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][55]" title="MAIN[0][55]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[3]-2">CLK_INT: mux IMUX_BUFG_CLK[3] bit 2</a>
</td>
</tr>

<tr><td>B54</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][54]" title="MAIN[0][54]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[3]-3">CLK_INT: mux IMUX_BUFG_CLK[3] bit 3</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][44]" title="MAIN[0][44]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[2]-2">CLK_INT: mux IMUX_BUFG_CLK[2] bit 2</a>
</td>
</tr>

<tr><td>B43</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][43]" title="MAIN[0][43]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[2]-3">CLK_INT: mux IMUX_BUFG_CLK[2] bit 3</a>
</td>
</tr>

<tr><td>B42</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][42]" title="MAIN[0][42]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[2]-1">CLK_INT: mux IMUX_BUFG_SEL[2] bit 1</a>
</td>
</tr>

<tr><td>B41</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][41]" title="MAIN[0][41]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[2]-1">CLK_INT: mux IMUX_BUFG_CLK[2] bit 1</a>
</td>
</tr>

<tr><td>B40</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][40]" title="MAIN[0][40]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[2]-0">CLK_INT: mux IMUX_BUFG_CLK[2] bit 0</a>
</td>
</tr>

<tr><td>B39</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][39]" title="MAIN[0][39]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[2]-0">CLK_INT: mux IMUX_BUFG_SEL[2] bit 0</a>
</td>
</tr>

<tr><td>B38</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][38]" title="MAIN[0][38]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[2]-3">CLK_INT: mux IMUX_BUFG_SEL[2] bit 3</a>
</td>
</tr>

<tr><td>B37</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][37]" title="MAIN[0][37]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[2]-2">CLK_INT: mux IMUX_BUFG_SEL[2] bit 2</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][30]" title="MAIN[0][30]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[1]-2">CLK_INT: mux IMUX_BUFG_CLK[1] bit 2</a>
</td>
</tr>

<tr><td>B29</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][29]" title="MAIN[0][29]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[1]-3">CLK_INT: mux IMUX_BUFG_CLK[1] bit 3</a>
</td>
</tr>

<tr><td>B28</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][28]" title="MAIN[0][28]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[1]-1">CLK_INT: mux IMUX_BUFG_SEL[1] bit 1</a>
</td>
</tr>

<tr><td>B27</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][27]" title="MAIN[0][27]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[1]-1">CLK_INT: mux IMUX_BUFG_CLK[1] bit 1</a>
</td>
</tr>

<tr><td>B26</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][26]" title="MAIN[0][26]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[1]-0">CLK_INT: mux IMUX_BUFG_CLK[1] bit 0</a>
</td>
</tr>

<tr><td>B25</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][25]" title="MAIN[0][25]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[1]-0">CLK_INT: mux IMUX_BUFG_SEL[1] bit 0</a>
</td>
</tr>

<tr><td>B24</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][24]" title="MAIN[0][24]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[1]-3">CLK_INT: mux IMUX_BUFG_SEL[1] bit 3</a>
</td>
</tr>

<tr><td>B23</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][23]" title="MAIN[0][23]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[1]-2">CLK_INT: mux IMUX_BUFG_SEL[1] bit 2</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][21]" title="MAIN[0][21]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-OMUX_S4-0">CLK_INT: mux OMUX_S4 bit 0</a>
</td>
</tr>

<tr><td>B20</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][20]" title="MAIN[0][20]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-OMUX_S5-0">CLK_INT: mux OMUX_S5 bit 0</a>
</td>
</tr>

<tr><td>B19</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][19]" title="MAIN[0][19]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-OMUX_S4-2">CLK_INT: mux OMUX_S4 bit 2</a>
</td>
</tr>

<tr><td>B18</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][18]" title="MAIN[0][18]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-OMUX_S4-1">CLK_INT: mux OMUX_S4 bit 1</a>
</td>
</tr>

<tr><td>B17</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][17]" title="MAIN[0][17]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-OMUX_S5-1">CLK_INT: mux OMUX_S5 bit 1</a>
</td>
</tr>

<tr><td>B16</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][16]" title="MAIN[0][16]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-OMUX_S5-2">CLK_INT: mux OMUX_S5 bit 2</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[0]-2">CLK_INT: mux IMUX_BUFG_CLK[0] bit 2</a>
</td>
</tr>

<tr><td>B9</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[0]-3">CLK_INT: mux IMUX_BUFG_CLK[0] bit 3</a>
</td>
</tr>

<tr><td>B8</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[0]-1">CLK_INT: mux IMUX_BUFG_SEL[0] bit 1</a>
</td>
</tr>

<tr><td>B7</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[0]-1">CLK_INT: mux IMUX_BUFG_CLK[0] bit 1</a>
</td>
</tr>

<tr><td>B6</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_CLK[0]-0">CLK_INT: mux IMUX_BUFG_CLK[0] bit 0</a>
</td>
</tr>

<tr><td>B5</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[0]-0">CLK_INT: mux IMUX_BUFG_SEL[0] bit 0</a>
</td>
</tr>

<tr><td>B4</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[0]-3">CLK_INT: mux IMUX_BUFG_SEL[0] bit 3</a>
</td>
</tr>

<tr><td>B3</td>
<td id="spartan3-CLK_N_S3-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-IMUX_BUFG_SEL[0]-2">CLK_INT: mux IMUX_BUFG_SEL[0] bit 2</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3 rect TERM</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B15</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td id="spartan3-CLK_N_S3-bit-TERM[0][4]" title="TERM[0][4]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-OMUX_S3-1">CLK_INT: mux OMUX_S3 bit 1</a>
</td>
</tr>

<tr><td>B3</td>
<td id="spartan3-CLK_N_S3-bit-TERM[0][3]" title="TERM[0][3]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-OMUX_S0-2">CLK_INT: mux OMUX_S0 bit 2</a>
</td>
</tr>

<tr><td>B2</td>
<td id="spartan3-CLK_N_S3-bit-TERM[0][2]" title="TERM[0][2]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-OMUX_S0-1">CLK_INT: mux OMUX_S0 bit 1</a>
</td>
</tr>

<tr><td>B1</td>
<td id="spartan3-CLK_N_S3-bit-TERM[0][1]" title="TERM[0][1]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-OMUX_S3-0">CLK_INT: mux OMUX_S3 bit 0</a>
</td>
</tr>

<tr><td>B0</td>
<td id="spartan3-CLK_N_S3-bit-TERM[0][0]" title="TERM[0][0]">
<a href="#spartan3-CLK_N_S3-CLK_INT-mux-OMUX_S3-2">CLK_INT: mux OMUX_S3 bit 2</a>
</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3 rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B62</td>
<td title="R0.F0.B62">
<a href="#tile-spartan3-CLK_N_S3-BUFGMUX[3]:INV.S">~BUFGMUX[3]:INV.S</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td title="R0.F0.B53">
<a href="#tile-spartan3-CLK_N_S3-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B52</td>
<td title="R0.F0.B52">
<a href="#tile-spartan3-CLK_N_S3-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[3]</a>
</td>
</tr>

<tr><td>B51</td>
<td title="R0.F0.B51">
<a href="#tile-spartan3-CLK_N_S3-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[2]</a>
</td>
</tr>

<tr><td>B50</td>
<td title="R0.F0.B50">
<a href="#tile-spartan3-CLK_N_S3-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B49</td>
<td title="R0.F0.B49">
<a href="#tile-spartan3-CLK_N_S3-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B48</td>
<td title="R0.F0.B48">
<a href="#tile-spartan3-CLK_N_S3-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[3]</a>
</td>
</tr>

<tr><td>B47</td>
<td title="R0.F0.B47">
<a href="#tile-spartan3-CLK_N_S3-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[2]</a>
</td>
</tr>

<tr><td>B46</td>
<td title="R0.F0.B46">
<a href="#tile-spartan3-CLK_N_S3-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B45</td>
<td title="R0.F0.B45">
<a href="#tile-spartan3-CLK_N_S3-BUFGMUX[2]:DISABLE_ATTR">BUFGMUX[2]:DISABLE_ATTR[0]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td title="R0.F0.B36">
<a href="#tile-spartan3-CLK_N_S3-BUFGMUX[2]:INV.S">~BUFGMUX[2]:INV.S</a>
</td>
</tr>

<tr><td>B35</td>
<td title="R0.F0.B35">
<a href="#tile-spartan3-CLK_N_S3-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B34</td>
<td title="R0.F0.B34">
<a href="#tile-spartan3-CLK_N_S3-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[3]</a>
</td>
</tr>

<tr><td>B33</td>
<td title="R0.F0.B33">
<a href="#tile-spartan3-CLK_N_S3-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[2]</a>
</td>
</tr>

<tr><td>B32</td>
<td title="R0.F0.B32">
<a href="#tile-spartan3-CLK_N_S3-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td title="R0.F0.B31">
<a href="#tile-spartan3-CLK_N_S3-BUFGMUX[1]:DISABLE_ATTR">BUFGMUX[1]:DISABLE_ATTR[0]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td title="R0.F0.B22">
<a href="#tile-spartan3-CLK_N_S3-BUFGMUX[1]:INV.S">~BUFGMUX[1]:INV.S</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td title="R0.F0.B15">
<a href="#tile-spartan3-CLK_N_S3-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R0.F0.B14">
<a href="#tile-spartan3-CLK_N_S3-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[3]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R0.F0.B13">
<a href="#tile-spartan3-CLK_N_S3-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[2]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R0.F0.B12">
<a href="#tile-spartan3-CLK_N_S3-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B11</td>
<td title="R0.F0.B11">
<a href="#tile-spartan3-CLK_N_S3-BUFGMUX[0]:DISABLE_ATTR">BUFGMUX[0]:DISABLE_ATTR[0]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td title="R0.F0.B2">
<a href="#tile-spartan3-CLK_N_S3-BUFGMUX[0]:INV.S">~BUFGMUX[0]:INV.S</a>
</td>
</tr>

<tr><td>B1</td>
<td title="R0.F0.B1">
<a href="#tile-spartan3-CLK_N_S3-BUFGMUX[3]:DISABLE_ATTR">BUFGMUX[3]:DISABLE_ATTR[0]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan3-CLK_N_S3-BUFGMUX[0]:DISABLE_ATTR">BUFGMUX[0]:DISABLE_ATTR</th>
<th>0.F0.B11</th>
</tr>

<tr><th id="tile-spartan3-CLK_N_S3-BUFGMUX[1]:DISABLE_ATTR">BUFGMUX[1]:DISABLE_ATTR</th>
<th>0.F0.B31</th>
</tr>

<tr><th id="tile-spartan3-CLK_N_S3-BUFGMUX[2]:DISABLE_ATTR">BUFGMUX[2]:DISABLE_ATTR</th>
<th>0.F0.B45</th>
</tr>

<tr><th id="tile-spartan3-CLK_N_S3-BUFGMUX[3]:DISABLE_ATTR">BUFGMUX[3]:DISABLE_ATTR</th>
<th>0.F0.B1</th>
</tr>

</thead>

<tbody>
<tr><td>LOW</td>
<td>0</td>
</tr>

<tr><td>HIGH</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan3-CLK_N_S3-BUFGMUX[0]:INV.S">BUFGMUX[0]:INV.S</th>
<th>0.F0.B2</th>
</tr>

<tr><th id="tile-spartan3-CLK_N_S3-BUFGMUX[1]:INV.S">BUFGMUX[1]:INV.S</th>
<th>0.F0.B22</th>
</tr>

<tr><th id="tile-spartan3-CLK_N_S3-BUFGMUX[2]:INV.S">BUFGMUX[2]:INV.S</th>
<th>0.F0.B36</th>
</tr>

<tr><th id="tile-spartan3-CLK_N_S3-BUFGMUX[3]:INV.S">BUFGMUX[3]:INV.S</th>
<th>0.F0.B62</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan3-CLK_N_S3-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK</th>
<th>0.F0.B14</th>
<th>0.F0.B13</th>
<th>0.F0.B12</th>
<th>0.F0.B15</th>
</tr>

<tr><th id="tile-spartan3-CLK_N_S3-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK</th>
<th>0.F0.B34</th>
<th>0.F0.B33</th>
<th>0.F0.B32</th>
<th>0.F0.B35</th>
</tr>

<tr><th id="tile-spartan3-CLK_N_S3-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK</th>
<th>0.F0.B48</th>
<th>0.F0.B47</th>
<th>0.F0.B46</th>
<th>0.F0.B49</th>
</tr>

<tr><th id="tile-spartan3-CLK_N_S3-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK</th>
<th>0.F0.B52</th>
<th>0.F0.B51</th>
<th>0.F0.B50</th>
<th>0.F0.B53</th>
</tr>

</thead>

<tbody>
<tr><td>INT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CKI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DCM_OUT_L</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DCM_OUT_R</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<h2 id="clk_n_fc"><a class="header" href="#clk_n_fc"><code>CLK_N_FC</code></a></h2>
<p>This tile is used on FPGAcore.</p>
<h2 id="tile-clk_n_fc"><a class="header" href="#tile-clk_n_fc">Tile CLK_N_FC</a></h2>
<p>Cells: 1</p>
<h3 id="switchbox-clk_int-5"><a class="header" href="#switchbox-clk_int-5">Switchbox CLK_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_FC switchbox CLK_INT muxes OMUX_S0</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_FC-CLK_INT-mux-OMUX_S0-2"><a href="#spartan3-CLK_N_FC-bit-TERM[0][3]">TERM[0][3]</a></td><td id="spartan3-CLK_N_FC-CLK_INT-mux-OMUX_S0-1"><a href="#spartan3-CLK_N_FC-bit-TERM[0][2]">TERM[0][2]</a></td><td id="spartan3-CLK_N_FC-CLK_INT-mux-OMUX_S0-0"><a href="#spartan3-CLK_N_FC-bit-MAIN[0][63]">MAIN[0][63]</a></td><td>OMUX_S0</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_FC switchbox CLK_INT muxes OMUX_S3</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_FC-CLK_INT-mux-OMUX_S3-2"><a href="#spartan3-CLK_N_FC-bit-TERM[0][0]">TERM[0][0]</a></td><td id="spartan3-CLK_N_FC-CLK_INT-mux-OMUX_S3-1"><a href="#spartan3-CLK_N_FC-bit-TERM[0][4]">TERM[0][4]</a></td><td id="spartan3-CLK_N_FC-CLK_INT-mux-OMUX_S3-0"><a href="#spartan3-CLK_N_FC-bit-TERM[0][1]">TERM[0][1]</a></td><td>OMUX_S3</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_FC switchbox CLK_INT muxes OMUX_S4</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_FC-CLK_INT-mux-OMUX_S4-2"><a href="#spartan3-CLK_N_FC-bit-MAIN[0][19]">MAIN[0][19]</a></td><td id="spartan3-CLK_N_FC-CLK_INT-mux-OMUX_S4-1"><a href="#spartan3-CLK_N_FC-bit-MAIN[0][18]">MAIN[0][18]</a></td><td id="spartan3-CLK_N_FC-CLK_INT-mux-OMUX_S4-0"><a href="#spartan3-CLK_N_FC-bit-MAIN[0][21]">MAIN[0][21]</a></td><td>OMUX_S4</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_FC switchbox CLK_INT muxes OMUX_S5</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_FC-CLK_INT-mux-OMUX_S5-2"><a href="#spartan3-CLK_N_FC-bit-MAIN[0][16]">MAIN[0][16]</a></td><td id="spartan3-CLK_N_FC-CLK_INT-mux-OMUX_S5-1"><a href="#spartan3-CLK_N_FC-bit-MAIN[0][17]">MAIN[0][17]</a></td><td id="spartan3-CLK_N_FC-CLK_INT-mux-OMUX_S5-0"><a href="#spartan3-CLK_N_FC-bit-MAIN[0][20]">MAIN[0][20]</a></td><td>OMUX_S5</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_FC switchbox CLK_INT muxes IMUX_BUFG_CLK[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[0]-3"><a href="#spartan3-CLK_N_FC-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[0]-2"><a href="#spartan3-CLK_N_FC-bit-MAIN[0][10]">MAIN[0][10]</a></td><td id="spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[0]-1"><a href="#spartan3-CLK_N_FC-bit-MAIN[0][7]">MAIN[0][7]</a></td><td id="spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[0]-0"><a href="#spartan3-CLK_N_FC-bit-MAIN[0][6]">MAIN[0][6]</a></td><td>IMUX_BUFG_CLK[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_FC switchbox CLK_INT muxes IMUX_BUFG_CLK[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[1]-3"><a href="#spartan3-CLK_N_FC-bit-MAIN[0][29]">MAIN[0][29]</a></td><td id="spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[1]-2"><a href="#spartan3-CLK_N_FC-bit-MAIN[0][30]">MAIN[0][30]</a></td><td id="spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[1]-1"><a href="#spartan3-CLK_N_FC-bit-MAIN[0][27]">MAIN[0][27]</a></td><td id="spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[1]-0"><a href="#spartan3-CLK_N_FC-bit-MAIN[0][26]">MAIN[0][26]</a></td><td>IMUX_BUFG_CLK[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_FC switchbox CLK_INT muxes IMUX_BUFG_CLK[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[2]-3"><a href="#spartan3-CLK_N_FC-bit-MAIN[0][43]">MAIN[0][43]</a></td><td id="spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[2]-2"><a href="#spartan3-CLK_N_FC-bit-MAIN[0][44]">MAIN[0][44]</a></td><td id="spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[2]-1"><a href="#spartan3-CLK_N_FC-bit-MAIN[0][41]">MAIN[0][41]</a></td><td id="spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[2]-0"><a href="#spartan3-CLK_N_FC-bit-MAIN[0][40]">MAIN[0][40]</a></td><td>IMUX_BUFG_CLK[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_FC switchbox CLK_INT muxes IMUX_BUFG_CLK[3]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[3]-3"><a href="#spartan3-CLK_N_FC-bit-MAIN[0][54]">MAIN[0][54]</a></td><td id="spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[3]-2"><a href="#spartan3-CLK_N_FC-bit-MAIN[0][55]">MAIN[0][55]</a></td><td id="spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[3]-1"><a href="#spartan3-CLK_N_FC-bit-MAIN[0][58]">MAIN[0][58]</a></td><td id="spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[3]-0"><a href="#spartan3-CLK_N_FC-bit-MAIN[0][57]">MAIN[0][57]</a></td><td>IMUX_BUFG_CLK[3]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[6]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[7]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[7]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux0-5"><a class="header" href="#bel-bufgmux0-5">Bel BUFGMUX[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_FC bel BUFGMUX[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[0]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux1-5"><a class="header" href="#bel-bufgmux1-5">Bel BUFGMUX[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_FC bel BUFGMUX[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[1]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux2-5"><a class="header" href="#bel-bufgmux2-5">Bel BUFGMUX[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_FC bel BUFGMUX[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[2]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[2]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux3-5"><a class="header" href="#bel-bufgmux3-5">Bel BUFGMUX[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_FC bel BUFGMUX[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[3]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-globalsig_n0-1"><a class="header" href="#bel-globalsig_n0-1">Bel GLOBALSIG_N[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_FC bel GLOBALSIG_N[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires-5"><a class="header" href="#bel-wires-5">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_FC bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX_BUFG_CLK[0]</td><td>BUFGMUX[0].CLK</td></tr>

<tr><td>IMUX_BUFG_CLK[1]</td><td>BUFGMUX[1].CLK</td></tr>

<tr><td>IMUX_BUFG_CLK[2]</td><td>BUFGMUX[2].CLK</td></tr>

<tr><td>IMUX_BUFG_CLK[3]</td><td>BUFGMUX[3].CLK</td></tr>

<tr><td>OUT_BUFG[0]</td><td>BUFGMUX[0].O</td></tr>

<tr><td>OUT_BUFG[1]</td><td>BUFGMUX[1].O</td></tr>

<tr><td>OUT_BUFG[2]</td><td>BUFGMUX[2].O</td></tr>

<tr><td>OUT_BUFG[3]</td><td>BUFGMUX[3].O</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-5"><a class="header" href="#bitstream-5">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_FC rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td id="spartan3-CLK_N_FC-bit-MAIN[0][63]" title="MAIN[0][63]">
<a href="#spartan3-CLK_N_FC-CLK_INT-mux-OMUX_S0-0">CLK_INT: mux OMUX_S0 bit 0</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td id="spartan3-CLK_N_FC-bit-MAIN[0][58]" title="MAIN[0][58]">
<a href="#spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[3]-1">CLK_INT: mux IMUX_BUFG_CLK[3] bit 1</a>
</td>
</tr>

<tr><td>B57</td>
<td id="spartan3-CLK_N_FC-bit-MAIN[0][57]" title="MAIN[0][57]">
<a href="#spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[3]-0">CLK_INT: mux IMUX_BUFG_CLK[3] bit 0</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td id="spartan3-CLK_N_FC-bit-MAIN[0][55]" title="MAIN[0][55]">
<a href="#spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[3]-2">CLK_INT: mux IMUX_BUFG_CLK[3] bit 2</a>
</td>
</tr>

<tr><td>B54</td>
<td id="spartan3-CLK_N_FC-bit-MAIN[0][54]" title="MAIN[0][54]">
<a href="#spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[3]-3">CLK_INT: mux IMUX_BUFG_CLK[3] bit 3</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td id="spartan3-CLK_N_FC-bit-MAIN[0][44]" title="MAIN[0][44]">
<a href="#spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[2]-2">CLK_INT: mux IMUX_BUFG_CLK[2] bit 2</a>
</td>
</tr>

<tr><td>B43</td>
<td id="spartan3-CLK_N_FC-bit-MAIN[0][43]" title="MAIN[0][43]">
<a href="#spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[2]-3">CLK_INT: mux IMUX_BUFG_CLK[2] bit 3</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td id="spartan3-CLK_N_FC-bit-MAIN[0][41]" title="MAIN[0][41]">
<a href="#spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[2]-1">CLK_INT: mux IMUX_BUFG_CLK[2] bit 1</a>
</td>
</tr>

<tr><td>B40</td>
<td id="spartan3-CLK_N_FC-bit-MAIN[0][40]" title="MAIN[0][40]">
<a href="#spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[2]-0">CLK_INT: mux IMUX_BUFG_CLK[2] bit 0</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td id="spartan3-CLK_N_FC-bit-MAIN[0][30]" title="MAIN[0][30]">
<a href="#spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[1]-2">CLK_INT: mux IMUX_BUFG_CLK[1] bit 2</a>
</td>
</tr>

<tr><td>B29</td>
<td id="spartan3-CLK_N_FC-bit-MAIN[0][29]" title="MAIN[0][29]">
<a href="#spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[1]-3">CLK_INT: mux IMUX_BUFG_CLK[1] bit 3</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="spartan3-CLK_N_FC-bit-MAIN[0][27]" title="MAIN[0][27]">
<a href="#spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[1]-1">CLK_INT: mux IMUX_BUFG_CLK[1] bit 1</a>
</td>
</tr>

<tr><td>B26</td>
<td id="spartan3-CLK_N_FC-bit-MAIN[0][26]" title="MAIN[0][26]">
<a href="#spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[1]-0">CLK_INT: mux IMUX_BUFG_CLK[1] bit 0</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td id="spartan3-CLK_N_FC-bit-MAIN[0][21]" title="MAIN[0][21]">
<a href="#spartan3-CLK_N_FC-CLK_INT-mux-OMUX_S4-0">CLK_INT: mux OMUX_S4 bit 0</a>
</td>
</tr>

<tr><td>B20</td>
<td id="spartan3-CLK_N_FC-bit-MAIN[0][20]" title="MAIN[0][20]">
<a href="#spartan3-CLK_N_FC-CLK_INT-mux-OMUX_S5-0">CLK_INT: mux OMUX_S5 bit 0</a>
</td>
</tr>

<tr><td>B19</td>
<td id="spartan3-CLK_N_FC-bit-MAIN[0][19]" title="MAIN[0][19]">
<a href="#spartan3-CLK_N_FC-CLK_INT-mux-OMUX_S4-2">CLK_INT: mux OMUX_S4 bit 2</a>
</td>
</tr>

<tr><td>B18</td>
<td id="spartan3-CLK_N_FC-bit-MAIN[0][18]" title="MAIN[0][18]">
<a href="#spartan3-CLK_N_FC-CLK_INT-mux-OMUX_S4-1">CLK_INT: mux OMUX_S4 bit 1</a>
</td>
</tr>

<tr><td>B17</td>
<td id="spartan3-CLK_N_FC-bit-MAIN[0][17]" title="MAIN[0][17]">
<a href="#spartan3-CLK_N_FC-CLK_INT-mux-OMUX_S5-1">CLK_INT: mux OMUX_S5 bit 1</a>
</td>
</tr>

<tr><td>B16</td>
<td id="spartan3-CLK_N_FC-bit-MAIN[0][16]" title="MAIN[0][16]">
<a href="#spartan3-CLK_N_FC-CLK_INT-mux-OMUX_S5-2">CLK_INT: mux OMUX_S5 bit 2</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td id="spartan3-CLK_N_FC-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[0]-2">CLK_INT: mux IMUX_BUFG_CLK[0] bit 2</a>
</td>
</tr>

<tr><td>B9</td>
<td id="spartan3-CLK_N_FC-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[0]-3">CLK_INT: mux IMUX_BUFG_CLK[0] bit 3</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td id="spartan3-CLK_N_FC-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[0]-1">CLK_INT: mux IMUX_BUFG_CLK[0] bit 1</a>
</td>
</tr>

<tr><td>B6</td>
<td id="spartan3-CLK_N_FC-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#spartan3-CLK_N_FC-CLK_INT-mux-IMUX_BUFG_CLK[0]-0">CLK_INT: mux IMUX_BUFG_CLK[0] bit 0</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_FC rect TERM</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B15</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td id="spartan3-CLK_N_FC-bit-TERM[0][4]" title="TERM[0][4]">
<a href="#spartan3-CLK_N_FC-CLK_INT-mux-OMUX_S3-1">CLK_INT: mux OMUX_S3 bit 1</a>
</td>
</tr>

<tr><td>B3</td>
<td id="spartan3-CLK_N_FC-bit-TERM[0][3]" title="TERM[0][3]">
<a href="#spartan3-CLK_N_FC-CLK_INT-mux-OMUX_S0-2">CLK_INT: mux OMUX_S0 bit 2</a>
</td>
</tr>

<tr><td>B2</td>
<td id="spartan3-CLK_N_FC-bit-TERM[0][2]" title="TERM[0][2]">
<a href="#spartan3-CLK_N_FC-CLK_INT-mux-OMUX_S0-1">CLK_INT: mux OMUX_S0 bit 1</a>
</td>
</tr>

<tr><td>B1</td>
<td id="spartan3-CLK_N_FC-bit-TERM[0][1]" title="TERM[0][1]">
<a href="#spartan3-CLK_N_FC-CLK_INT-mux-OMUX_S3-0">CLK_INT: mux OMUX_S3 bit 0</a>
</td>
</tr>

<tr><td>B0</td>
<td id="spartan3-CLK_N_FC-bit-TERM[0][0]" title="TERM[0][0]">
<a href="#spartan3-CLK_N_FC-CLK_INT-mux-OMUX_S3-2">CLK_INT: mux OMUX_S3 bit 2</a>
</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_FC rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B53</td>
<td title="R0.F0.B53">
<a href="#tile-spartan3-CLK_N_FC-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td title="R0.F0.B50">
<a href="#tile-spartan3-CLK_N_FC-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B49</td>
<td title="R0.F0.B49">
<a href="#tile-spartan3-CLK_N_FC-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td title="R0.F0.B46">
<a href="#tile-spartan3-CLK_N_FC-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td title="R0.F0.B35">
<a href="#tile-spartan3-CLK_N_FC-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td title="R0.F0.B32">
<a href="#tile-spartan3-CLK_N_FC-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td title="R0.F0.B15">
<a href="#tile-spartan3-CLK_N_FC-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td title="R0.F0.B12">
<a href="#tile-spartan3-CLK_N_FC-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan3-CLK_N_FC-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK</th>
<th>0.F0.B12</th>
<th>0.F0.B15</th>
</tr>

<tr><th id="tile-spartan3-CLK_N_FC-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK</th>
<th>0.F0.B32</th>
<th>0.F0.B35</th>
</tr>

<tr><th id="tile-spartan3-CLK_N_FC-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK</th>
<th>0.F0.B46</th>
<th>0.F0.B49</th>
</tr>

<tr><th id="tile-spartan3-CLK_N_FC-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK</th>
<th>0.F0.B50</th>
<th>0.F0.B53</th>
</tr>

</thead>

<tbody>
<tr><td>INT</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CKI</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<h2 id="clk_n_s3e"><a class="header" href="#clk_n_s3e"><code>CLK_N_S3E</code></a></h2>
<p>This tile is used on Spartan 3E.</p>
<h2 id="tile-clk_n_s3e"><a class="header" href="#tile-clk_n_s3e">Tile CLK_N_S3E</a></h2>
<p>Cells: 1</p>
<h3 id="switchbox-clk_int-6"><a class="header" href="#switchbox-clk_int-6">Switchbox CLK_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3E switchbox CLK_INT muxes OMUX_S0</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3E-CLK_INT-mux-OMUX_S0-2"><a href="#spartan3-CLK_N_S3E-bit-TERM[0][6]">TERM[0][6]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-OMUX_S0-1"><a href="#spartan3-CLK_N_S3E-bit-TERM[0][7]">TERM[0][7]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-OMUX_S0-0"><a href="#spartan3-CLK_N_S3E-bit-TERM[0][3]">TERM[0][3]</a></td><td>OMUX_S0</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3E switchbox CLK_INT muxes OMUX_S3</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3E-CLK_INT-mux-OMUX_S3-2"><a href="#spartan3-CLK_N_S3E-bit-TERM[0][4]">TERM[0][4]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-OMUX_S3-1"><a href="#spartan3-CLK_N_S3E-bit-TERM[0][5]">TERM[0][5]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-OMUX_S3-0"><a href="#spartan3-CLK_N_S3E-bit-TERM[0][8]">TERM[0][8]</a></td><td>OMUX_S3</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3E switchbox CLK_INT muxes OMUX_S4</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3E-CLK_INT-mux-OMUX_S4-2"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][20]">MAIN[0][20]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-OMUX_S4-1"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][19]">MAIN[0][19]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-OMUX_S4-0"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][22]">MAIN[0][22]</a></td><td>OMUX_S4</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3E switchbox CLK_INT muxes OMUX_S5</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3E-CLK_INT-mux-OMUX_S5-2"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][17]">MAIN[0][17]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-OMUX_S5-1"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][18]">MAIN[0][18]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-OMUX_S5-0"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][21]">MAIN[0][21]</a></td><td>OMUX_S5</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3E switchbox CLK_INT muxes IMUX_BUFG_CLK[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[0]-3"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][10]">MAIN[0][10]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[0]-2"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[0]-1"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][7]">MAIN[0][7]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[0]-0"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][6]">MAIN[0][6]</a></td><td>IMUX_BUFG_CLK[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3E switchbox CLK_INT muxes IMUX_BUFG_CLK[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[1]-3"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][31]">MAIN[0][31]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[1]-2"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][30]">MAIN[0][30]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[1]-1"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][28]">MAIN[0][28]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[1]-0"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][27]">MAIN[0][27]</a></td><td>IMUX_BUFG_CLK[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3E switchbox CLK_INT muxes IMUX_BUFG_CLK[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[2]-3"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][47]">MAIN[0][47]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[2]-2"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][46]">MAIN[0][46]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[2]-1"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][44]">MAIN[0][44]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[2]-0"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][43]">MAIN[0][43]</a></td><td>IMUX_BUFG_CLK[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3E switchbox CLK_INT muxes IMUX_BUFG_CLK[3]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[3]-3"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][58]">MAIN[0][58]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[3]-2"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][59]">MAIN[0][59]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[3]-1"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][62]">MAIN[0][62]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[3]-0"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][61]">MAIN[0][61]</a></td><td>IMUX_BUFG_CLK[3]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[6]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[7]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3E switchbox CLK_INT muxes IMUX_BUFG_SEL[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[0]-3"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[0]-2"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][4]">MAIN[0][4]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[0]-1"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][8]">MAIN[0][8]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[0]-0"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][5]">MAIN[0][5]</a></td><td>IMUX_BUFG_SEL[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3E switchbox CLK_INT muxes IMUX_BUFG_SEL[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[1]-3"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][24]">MAIN[0][24]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[1]-2"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][25]">MAIN[0][25]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[1]-1"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][29]">MAIN[0][29]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[1]-0"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][26]">MAIN[0][26]</a></td><td>IMUX_BUFG_SEL[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3E switchbox CLK_INT muxes IMUX_BUFG_SEL[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[2]-3"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][40]">MAIN[0][40]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[2]-2"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][41]">MAIN[0][41]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[2]-1"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][45]">MAIN[0][45]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[2]-0"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][42]">MAIN[0][42]</a></td><td>IMUX_BUFG_SEL[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3E switchbox CLK_INT muxes IMUX_BUFG_SEL[3]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[3]-3"><a href="#spartan3-CLK_N_S3E-bit-TERM[0][1]">TERM[0][1]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[3]-2"><a href="#spartan3-CLK_N_S3E-bit-TERM[0][0]">TERM[0][0]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[3]-1"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][63]">MAIN[0][63]</a></td><td id="spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[3]-0"><a href="#spartan3-CLK_N_S3E-bit-MAIN[0][60]">MAIN[0][60]</a></td><td>IMUX_BUFG_SEL[3]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[6]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[7]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[7]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux0-6"><a class="header" href="#bel-bufgmux0-6">Bel BUFGMUX[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3E bel BUFGMUX[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[0]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[0]</td></tr>

<tr><td>S</td><td>input</td><td>IMUX_BUFG_SEL[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux1-6"><a class="header" href="#bel-bufgmux1-6">Bel BUFGMUX[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3E bel BUFGMUX[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[1]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[1]</td></tr>

<tr><td>S</td><td>input</td><td>IMUX_BUFG_SEL[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux2-6"><a class="header" href="#bel-bufgmux2-6">Bel BUFGMUX[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3E bel BUFGMUX[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[2]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[2]</td></tr>

<tr><td>S</td><td>input</td><td>IMUX_BUFG_SEL[2]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux3-6"><a class="header" href="#bel-bufgmux3-6">Bel BUFGMUX[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3E bel BUFGMUX[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[3]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[3]</td></tr>

<tr><td>S</td><td>input</td><td>IMUX_BUFG_SEL[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-globalsig_n0-2"><a class="header" href="#bel-globalsig_n0-2">Bel GLOBALSIG_N[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3E bel GLOBALSIG_N[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires-6"><a class="header" href="#bel-wires-6">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3E bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX_BUFG_CLK[0]</td><td>BUFGMUX[0].CLK</td></tr>

<tr><td>IMUX_BUFG_CLK[1]</td><td>BUFGMUX[1].CLK</td></tr>

<tr><td>IMUX_BUFG_CLK[2]</td><td>BUFGMUX[2].CLK</td></tr>

<tr><td>IMUX_BUFG_CLK[3]</td><td>BUFGMUX[3].CLK</td></tr>

<tr><td>IMUX_BUFG_SEL[0]</td><td>BUFGMUX[0].S</td></tr>

<tr><td>IMUX_BUFG_SEL[1]</td><td>BUFGMUX[1].S</td></tr>

<tr><td>IMUX_BUFG_SEL[2]</td><td>BUFGMUX[2].S</td></tr>

<tr><td>IMUX_BUFG_SEL[3]</td><td>BUFGMUX[3].S</td></tr>

<tr><td>OUT_BUFG[0]</td><td>BUFGMUX[0].O</td></tr>

<tr><td>OUT_BUFG[1]</td><td>BUFGMUX[1].O</td></tr>

<tr><td>OUT_BUFG[2]</td><td>BUFGMUX[2].O</td></tr>

<tr><td>OUT_BUFG[3]</td><td>BUFGMUX[3].O</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-6"><a class="header" href="#bitstream-6">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3E rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][63]" title="MAIN[0][63]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[3]-1">CLK_INT: mux IMUX_BUFG_SEL[3] bit 1</a>
</td>
</tr>

<tr><td>B62</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][62]" title="MAIN[0][62]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[3]-1">CLK_INT: mux IMUX_BUFG_CLK[3] bit 1</a>
</td>
</tr>

<tr><td>B61</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][61]" title="MAIN[0][61]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[3]-0">CLK_INT: mux IMUX_BUFG_CLK[3] bit 0</a>
</td>
</tr>

<tr><td>B60</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][60]" title="MAIN[0][60]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[3]-0">CLK_INT: mux IMUX_BUFG_SEL[3] bit 0</a>
</td>
</tr>

<tr><td>B59</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][59]" title="MAIN[0][59]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[3]-2">CLK_INT: mux IMUX_BUFG_CLK[3] bit 2</a>
</td>
</tr>

<tr><td>B58</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][58]" title="MAIN[0][58]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[3]-3">CLK_INT: mux IMUX_BUFG_CLK[3] bit 3</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][47]" title="MAIN[0][47]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[2]-3">CLK_INT: mux IMUX_BUFG_CLK[2] bit 3</a>
</td>
</tr>

<tr><td>B46</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][46]" title="MAIN[0][46]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[2]-2">CLK_INT: mux IMUX_BUFG_CLK[2] bit 2</a>
</td>
</tr>

<tr><td>B45</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][45]" title="MAIN[0][45]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[2]-1">CLK_INT: mux IMUX_BUFG_SEL[2] bit 1</a>
</td>
</tr>

<tr><td>B44</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][44]" title="MAIN[0][44]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[2]-1">CLK_INT: mux IMUX_BUFG_CLK[2] bit 1</a>
</td>
</tr>

<tr><td>B43</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][43]" title="MAIN[0][43]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[2]-0">CLK_INT: mux IMUX_BUFG_CLK[2] bit 0</a>
</td>
</tr>

<tr><td>B42</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][42]" title="MAIN[0][42]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[2]-0">CLK_INT: mux IMUX_BUFG_SEL[2] bit 0</a>
</td>
</tr>

<tr><td>B41</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][41]" title="MAIN[0][41]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[2]-2">CLK_INT: mux IMUX_BUFG_SEL[2] bit 2</a>
</td>
</tr>

<tr><td>B40</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][40]" title="MAIN[0][40]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[2]-3">CLK_INT: mux IMUX_BUFG_SEL[2] bit 3</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][31]" title="MAIN[0][31]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[1]-3">CLK_INT: mux IMUX_BUFG_CLK[1] bit 3</a>
</td>
</tr>

<tr><td>B30</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][30]" title="MAIN[0][30]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[1]-2">CLK_INT: mux IMUX_BUFG_CLK[1] bit 2</a>
</td>
</tr>

<tr><td>B29</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][29]" title="MAIN[0][29]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[1]-1">CLK_INT: mux IMUX_BUFG_SEL[1] bit 1</a>
</td>
</tr>

<tr><td>B28</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][28]" title="MAIN[0][28]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[1]-1">CLK_INT: mux IMUX_BUFG_CLK[1] bit 1</a>
</td>
</tr>

<tr><td>B27</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][27]" title="MAIN[0][27]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[1]-0">CLK_INT: mux IMUX_BUFG_CLK[1] bit 0</a>
</td>
</tr>

<tr><td>B26</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][26]" title="MAIN[0][26]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[1]-0">CLK_INT: mux IMUX_BUFG_SEL[1] bit 0</a>
</td>
</tr>

<tr><td>B25</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][25]" title="MAIN[0][25]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[1]-2">CLK_INT: mux IMUX_BUFG_SEL[1] bit 2</a>
</td>
</tr>

<tr><td>B24</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][24]" title="MAIN[0][24]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[1]-3">CLK_INT: mux IMUX_BUFG_SEL[1] bit 3</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][22]" title="MAIN[0][22]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-OMUX_S4-0">CLK_INT: mux OMUX_S4 bit 0</a>
</td>
</tr>

<tr><td>B21</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][21]" title="MAIN[0][21]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-OMUX_S5-0">CLK_INT: mux OMUX_S5 bit 0</a>
</td>
</tr>

<tr><td>B20</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][20]" title="MAIN[0][20]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-OMUX_S4-2">CLK_INT: mux OMUX_S4 bit 2</a>
</td>
</tr>

<tr><td>B19</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][19]" title="MAIN[0][19]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-OMUX_S4-1">CLK_INT: mux OMUX_S4 bit 1</a>
</td>
</tr>

<tr><td>B18</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][18]" title="MAIN[0][18]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-OMUX_S5-1">CLK_INT: mux OMUX_S5 bit 1</a>
</td>
</tr>

<tr><td>B17</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][17]" title="MAIN[0][17]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-OMUX_S5-2">CLK_INT: mux OMUX_S5 bit 2</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[0]-3">CLK_INT: mux IMUX_BUFG_CLK[0] bit 3</a>
</td>
</tr>

<tr><td>B9</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[0]-2">CLK_INT: mux IMUX_BUFG_CLK[0] bit 2</a>
</td>
</tr>

<tr><td>B8</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[0]-1">CLK_INT: mux IMUX_BUFG_SEL[0] bit 1</a>
</td>
</tr>

<tr><td>B7</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[0]-1">CLK_INT: mux IMUX_BUFG_CLK[0] bit 1</a>
</td>
</tr>

<tr><td>B6</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_CLK[0]-0">CLK_INT: mux IMUX_BUFG_CLK[0] bit 0</a>
</td>
</tr>

<tr><td>B5</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[0]-0">CLK_INT: mux IMUX_BUFG_SEL[0] bit 0</a>
</td>
</tr>

<tr><td>B4</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[0]-2">CLK_INT: mux IMUX_BUFG_SEL[0] bit 2</a>
</td>
</tr>

<tr><td>B3</td>
<td id="spartan3-CLK_N_S3E-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[0]-3">CLK_INT: mux IMUX_BUFG_SEL[0] bit 3</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3E rect TERM</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B15</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td id="spartan3-CLK_N_S3E-bit-TERM[0][8]" title="TERM[0][8]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-OMUX_S3-0">CLK_INT: mux OMUX_S3 bit 0</a>
</td>
</tr>

<tr><td>B7</td>
<td id="spartan3-CLK_N_S3E-bit-TERM[0][7]" title="TERM[0][7]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-OMUX_S0-1">CLK_INT: mux OMUX_S0 bit 1</a>
</td>
</tr>

<tr><td>B6</td>
<td id="spartan3-CLK_N_S3E-bit-TERM[0][6]" title="TERM[0][6]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-OMUX_S0-2">CLK_INT: mux OMUX_S0 bit 2</a>
</td>
</tr>

<tr><td>B5</td>
<td id="spartan3-CLK_N_S3E-bit-TERM[0][5]" title="TERM[0][5]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-OMUX_S3-1">CLK_INT: mux OMUX_S3 bit 1</a>
</td>
</tr>

<tr><td>B4</td>
<td id="spartan3-CLK_N_S3E-bit-TERM[0][4]" title="TERM[0][4]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-OMUX_S3-2">CLK_INT: mux OMUX_S3 bit 2</a>
</td>
</tr>

<tr><td>B3</td>
<td id="spartan3-CLK_N_S3E-bit-TERM[0][3]" title="TERM[0][3]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-OMUX_S0-0">CLK_INT: mux OMUX_S0 bit 0</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td id="spartan3-CLK_N_S3E-bit-TERM[0][1]" title="TERM[0][1]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[3]-3">CLK_INT: mux IMUX_BUFG_SEL[3] bit 3</a>
</td>
</tr>

<tr><td>B0</td>
<td id="spartan3-CLK_N_S3E-bit-TERM[0][0]" title="TERM[0][0]">
<a href="#spartan3-CLK_N_S3E-CLK_INT-mux-IMUX_BUFG_SEL[3]-2">CLK_INT: mux IMUX_BUFG_SEL[3] bit 2</a>
</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3E rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B57</td>
<td title="R0.F0.B57">
<a href="#tile-spartan3-CLK_N_S3E-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B56</td>
<td title="R0.F0.B56">
<a href="#tile-spartan3-CLK_N_S3E-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[4]</a>
</td>
</tr>

<tr><td>B55</td>
<td title="R0.F0.B55">
<a href="#tile-spartan3-CLK_N_S3E-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[3]</a>
</td>
</tr>

<tr><td>B54</td>
<td title="R0.F0.B54">
<a href="#tile-spartan3-CLK_N_S3E-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B53</td>
<td title="R0.F0.B53">
<a href="#tile-spartan3-CLK_N_S3E-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[2]</a>
</td>
</tr>

<tr><td>B52</td>
<td title="R0.F0.B52">
<a href="#tile-spartan3-CLK_N_S3E-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B51</td>
<td title="R0.F0.B51">
<a href="#tile-spartan3-CLK_N_S3E-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[4]</a>
</td>
</tr>

<tr><td>B50</td>
<td title="R0.F0.B50">
<a href="#tile-spartan3-CLK_N_S3E-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[3]</a>
</td>
</tr>

<tr><td>B49</td>
<td title="R0.F0.B49">
<a href="#tile-spartan3-CLK_N_S3E-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B48</td>
<td title="R0.F0.B48">
<a href="#tile-spartan3-CLK_N_S3E-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[2]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td title="R0.F0.B39">
<a href="#tile-spartan3-CLK_N_S3E-BUFGMUX[2]:INV.S">~BUFGMUX[2]:INV.S</a>
</td>
</tr>

<tr><td>B38</td>
<td title="R0.F0.B38">
<a href="#tile-spartan3-CLK_N_S3E-BUFGMUX[2]:DISABLE_ATTR">BUFGMUX[2]:DISABLE_ATTR[0]</a>
</td>
</tr>

<tr><td>B37</td>
<td title="R0.F0.B37">
<a href="#tile-spartan3-CLK_N_S3E-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B36</td>
<td title="R0.F0.B36">
<a href="#tile-spartan3-CLK_N_S3E-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[4]</a>
</td>
</tr>

<tr><td>B35</td>
<td title="R0.F0.B35">
<a href="#tile-spartan3-CLK_N_S3E-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[3]</a>
</td>
</tr>

<tr><td>B34</td>
<td title="R0.F0.B34">
<a href="#tile-spartan3-CLK_N_S3E-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B33</td>
<td title="R0.F0.B33">
<a href="#tile-spartan3-CLK_N_S3E-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[2]</a>
</td>
</tr>

<tr><td>B32</td>
<td title="R0.F0.B32">
<a href="#tile-spartan3-CLK_N_S3E-BUFGMUX[1]:DISABLE_ATTR">BUFGMUX[1]:DISABLE_ATTR[0]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td title="R0.F0.B23">
<a href="#tile-spartan3-CLK_N_S3E-BUFGMUX[1]:INV.S">~BUFGMUX[1]:INV.S</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td title="R0.F0.B16">
<a href="#tile-spartan3-CLK_N_S3E-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R0.F0.B15">
<a href="#tile-spartan3-CLK_N_S3E-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[4]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R0.F0.B14">
<a href="#tile-spartan3-CLK_N_S3E-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[3]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R0.F0.B13">
<a href="#tile-spartan3-CLK_N_S3E-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R0.F0.B12">
<a href="#tile-spartan3-CLK_N_S3E-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[2]</a>
</td>
</tr>

<tr><td>B11</td>
<td title="R0.F0.B11">
<a href="#tile-spartan3-CLK_N_S3E-BUFGMUX[0]:DISABLE_ATTR">BUFGMUX[0]:DISABLE_ATTR[0]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td title="R0.F0.B2">
<a href="#tile-spartan3-CLK_N_S3E-BUFGMUX[0]:INV.S">~BUFGMUX[0]:INV.S</a>
</td>
</tr>

<tr><td>B1</td>
<td title="R0.F0.B1">
<a href="#tile-spartan3-CLK_N_S3E-BUFGMUX[3]:DISABLE_ATTR">BUFGMUX[3]:DISABLE_ATTR[0]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3E rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B2</td>
<td title="R1.F0.B2">
<a href="#tile-spartan3-CLK_N_S3E-BUFGMUX[3]:INV.S">~BUFGMUX[3]:INV.S</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan3-CLK_N_S3E-BUFGMUX[0]:DISABLE_ATTR">BUFGMUX[0]:DISABLE_ATTR</th>
<th>0.F0.B11</th>
</tr>

<tr><th id="tile-spartan3-CLK_N_S3E-BUFGMUX[1]:DISABLE_ATTR">BUFGMUX[1]:DISABLE_ATTR</th>
<th>0.F0.B32</th>
</tr>

<tr><th id="tile-spartan3-CLK_N_S3E-BUFGMUX[2]:DISABLE_ATTR">BUFGMUX[2]:DISABLE_ATTR</th>
<th>0.F0.B38</th>
</tr>

<tr><th id="tile-spartan3-CLK_N_S3E-BUFGMUX[3]:DISABLE_ATTR">BUFGMUX[3]:DISABLE_ATTR</th>
<th>0.F0.B1</th>
</tr>

</thead>

<tbody>
<tr><td>LOW</td>
<td>0</td>
</tr>

<tr><td>HIGH</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan3-CLK_N_S3E-BUFGMUX[0]:INV.S">BUFGMUX[0]:INV.S</th>
<th>0.F0.B2</th>
</tr>

<tr><th id="tile-spartan3-CLK_N_S3E-BUFGMUX[1]:INV.S">BUFGMUX[1]:INV.S</th>
<th>0.F0.B23</th>
</tr>

<tr><th id="tile-spartan3-CLK_N_S3E-BUFGMUX[2]:INV.S">BUFGMUX[2]:INV.S</th>
<th>0.F0.B39</th>
</tr>

<tr><th id="tile-spartan3-CLK_N_S3E-BUFGMUX[3]:INV.S">BUFGMUX[3]:INV.S</th>
<th>1.F0.B2</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan3-CLK_N_S3E-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK</th>
<th>0.F0.B15</th>
<th>0.F0.B14</th>
<th>0.F0.B12</th>
<th>0.F0.B13</th>
<th>0.F0.B16</th>
</tr>

<tr><th id="tile-spartan3-CLK_N_S3E-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK</th>
<th>0.F0.B36</th>
<th>0.F0.B35</th>
<th>0.F0.B33</th>
<th>0.F0.B34</th>
<th>0.F0.B37</th>
</tr>

<tr><th id="tile-spartan3-CLK_N_S3E-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK</th>
<th>0.F0.B51</th>
<th>0.F0.B50</th>
<th>0.F0.B48</th>
<th>0.F0.B49</th>
<th>0.F0.B52</th>
</tr>

<tr><th id="tile-spartan3-CLK_N_S3E-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK</th>
<th>0.F0.B56</th>
<th>0.F0.B55</th>
<th>0.F0.B53</th>
<th>0.F0.B54</th>
<th>0.F0.B57</th>
</tr>

</thead>

<tbody>
<tr><td>INT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CKIL</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>CKIR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DCM_OUT_L</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DCM_OUT_R</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<h2 id="clk_n_s3a"><a class="header" href="#clk_n_s3a"><code>CLK_N_S3A</code></a></h2>
<p>This tile is used on Spartan 3A and 3A DSP.</p>
<h2 id="tile-clk_n_s3a"><a class="header" href="#tile-clk_n_s3a">Tile CLK_N_S3A</a></h2>
<p>Cells: 1</p>
<h3 id="switchbox-clk_int-7"><a class="header" href="#switchbox-clk_int-7">Switchbox CLK_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3A switchbox CLK_INT muxes OMUX_S0</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3A-CLK_INT-mux-OMUX_S0-2"><a href="#spartan3-CLK_N_S3A-bit-TERM[1][2]">TERM[1][2]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-OMUX_S0-1"><a href="#spartan3-CLK_N_S3A-bit-TERM[1][0]">TERM[1][0]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-OMUX_S0-0"><a href="#spartan3-CLK_N_S3A-bit-TERM[1][3]">TERM[1][3]</a></td><td>OMUX_S0</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3A switchbox CLK_INT muxes OMUX_S3</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3A-CLK_INT-mux-OMUX_S3-2"><a href="#spartan3-CLK_N_S3A-bit-TERM[1][4]">TERM[1][4]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-OMUX_S3-1"><a href="#spartan3-CLK_N_S3A-bit-TERM[1][5]">TERM[1][5]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-OMUX_S3-0"><a href="#spartan3-CLK_N_S3A-bit-TERM[1][1]">TERM[1][1]</a></td><td>OMUX_S3</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3A switchbox CLK_INT muxes OMUX_S4</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3A-CLK_INT-mux-OMUX_S4-2"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][20]">MAIN[0][20]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-OMUX_S4-1"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][19]">MAIN[0][19]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-OMUX_S4-0"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][22]">MAIN[0][22]</a></td><td>OMUX_S4</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3A switchbox CLK_INT muxes OMUX_S5</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3A-CLK_INT-mux-OMUX_S5-2"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][17]">MAIN[0][17]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-OMUX_S5-1"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][18]">MAIN[0][18]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-OMUX_S5-0"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][21]">MAIN[0][21]</a></td><td>OMUX_S5</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>OUT_BUFG[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>OUT_BUFG[3]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>OUT_BUFG[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>OUT_BUFG[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3A switchbox CLK_INT muxes IMUX_BUFG_CLK[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[0]-3"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][10]">MAIN[0][10]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[0]-2"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][9]">MAIN[0][9]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[0]-1"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][7]">MAIN[0][7]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[0]-0"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][6]">MAIN[0][6]</a></td><td>IMUX_BUFG_CLK[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3A switchbox CLK_INT muxes IMUX_BUFG_CLK[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[1]-3"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][31]">MAIN[0][31]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[1]-2"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][30]">MAIN[0][30]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[1]-1"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][27]">MAIN[0][27]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[1]-0"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][28]">MAIN[0][28]</a></td><td>IMUX_BUFG_CLK[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3A switchbox CLK_INT muxes IMUX_BUFG_CLK[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[2]-3"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][47]">MAIN[0][47]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[2]-2"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][46]">MAIN[0][46]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[2]-1"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][43]">MAIN[0][43]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[2]-0"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][44]">MAIN[0][44]</a></td><td>IMUX_BUFG_CLK[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3A switchbox CLK_INT muxes IMUX_BUFG_CLK[3]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[3]-3"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][58]">MAIN[0][58]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[3]-2"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][59]">MAIN[0][59]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[3]-1"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][62]">MAIN[0][62]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[3]-0"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][61]">MAIN[0][61]</a></td><td>IMUX_BUFG_CLK[3]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[6]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[7]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3A switchbox CLK_INT muxes IMUX_BUFG_SEL[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[0]-3"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][3]">MAIN[0][3]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[0]-2"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][4]">MAIN[0][4]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[0]-1"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][8]">MAIN[0][8]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[0]-0"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][5]">MAIN[0][5]</a></td><td>IMUX_BUFG_SEL[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[0]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[0]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[1]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[0]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3A switchbox CLK_INT muxes IMUX_BUFG_SEL[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[1]-3"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][24]">MAIN[0][24]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[1]-2"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][25]">MAIN[0][25]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[1]-1"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][26]">MAIN[0][26]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[1]-0"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][29]">MAIN[0][29]</a></td><td>IMUX_BUFG_SEL[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[2]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[2]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[3]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[2]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3A switchbox CLK_INT muxes IMUX_BUFG_SEL[2]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[2]-3"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][40]">MAIN[0][40]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[2]-2"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][41]">MAIN[0][41]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[2]-1"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][42]">MAIN[0][42]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[2]-0"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][45]">MAIN[0][45]</a></td><td>IMUX_BUFG_SEL[2]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[4]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[5]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[4]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[4]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[5]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3A switchbox CLK_INT muxes IMUX_BUFG_SEL[3]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[3]-3"><a href="#spartan3-CLK_N_S3A-bit-TERM[0][1]">TERM[0][1]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[3]-2"><a href="#spartan3-CLK_N_S3A-bit-TERM[0][0]">TERM[0][0]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[3]-1"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][63]">MAIN[0][63]</a></td><td id="spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[3]-0"><a href="#spartan3-CLK_N_S3A-bit-MAIN[0][60]">MAIN[0][60]</a></td><td>IMUX_BUFG_SEL[3]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>PULLUP</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>DBL_W2[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>DBL_W2[7]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>DBL_W1[6]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>DBL_W1[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>DBL_E1[6]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>DBL_E1[7]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>DBL_E0[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>0</td><td>DBL_E0[7]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux0-7"><a class="header" href="#bel-bufgmux0-7">Bel BUFGMUX[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3A bel BUFGMUX[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[0]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[0]</td></tr>

<tr><td>S</td><td>input</td><td>IMUX_BUFG_SEL[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux1-7"><a class="header" href="#bel-bufgmux1-7">Bel BUFGMUX[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3A bel BUFGMUX[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[1]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[1]</td></tr>

<tr><td>S</td><td>input</td><td>IMUX_BUFG_SEL[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux2-7"><a class="header" href="#bel-bufgmux2-7">Bel BUFGMUX[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3A bel BUFGMUX[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[2]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[2]</td></tr>

<tr><td>S</td><td>input</td><td>IMUX_BUFG_SEL[2]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgmux3-7"><a class="header" href="#bel-bufgmux3-7">Bel BUFGMUX[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3A bel BUFGMUX[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_BUFG_CLK[3]</td></tr>

<tr><td>O</td><td>output</td><td>OUT_BUFG[3]</td></tr>

<tr><td>S</td><td>input</td><td>IMUX_BUFG_SEL[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-globalsig_n0-3"><a class="header" href="#bel-globalsig_n0-3">Bel GLOBALSIG_N[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3A bel GLOBALSIG_N[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires-7"><a class="header" href="#bel-wires-7">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3A bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX_BUFG_CLK[0]</td><td>BUFGMUX[0].CLK</td></tr>

<tr><td>IMUX_BUFG_CLK[1]</td><td>BUFGMUX[1].CLK</td></tr>

<tr><td>IMUX_BUFG_CLK[2]</td><td>BUFGMUX[2].CLK</td></tr>

<tr><td>IMUX_BUFG_CLK[3]</td><td>BUFGMUX[3].CLK</td></tr>

<tr><td>IMUX_BUFG_SEL[0]</td><td>BUFGMUX[0].S</td></tr>

<tr><td>IMUX_BUFG_SEL[1]</td><td>BUFGMUX[1].S</td></tr>

<tr><td>IMUX_BUFG_SEL[2]</td><td>BUFGMUX[2].S</td></tr>

<tr><td>IMUX_BUFG_SEL[3]</td><td>BUFGMUX[3].S</td></tr>

<tr><td>OUT_BUFG[0]</td><td>BUFGMUX[0].O</td></tr>

<tr><td>OUT_BUFG[1]</td><td>BUFGMUX[1].O</td></tr>

<tr><td>OUT_BUFG[2]</td><td>BUFGMUX[2].O</td></tr>

<tr><td>OUT_BUFG[3]</td><td>BUFGMUX[3].O</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-7"><a class="header" href="#bitstream-7">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3A rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][63]" title="MAIN[0][63]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[3]-1">CLK_INT: mux IMUX_BUFG_SEL[3] bit 1</a>
</td>
</tr>

<tr><td>B62</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][62]" title="MAIN[0][62]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[3]-1">CLK_INT: mux IMUX_BUFG_CLK[3] bit 1</a>
</td>
</tr>

<tr><td>B61</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][61]" title="MAIN[0][61]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[3]-0">CLK_INT: mux IMUX_BUFG_CLK[3] bit 0</a>
</td>
</tr>

<tr><td>B60</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][60]" title="MAIN[0][60]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[3]-0">CLK_INT: mux IMUX_BUFG_SEL[3] bit 0</a>
</td>
</tr>

<tr><td>B59</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][59]" title="MAIN[0][59]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[3]-2">CLK_INT: mux IMUX_BUFG_CLK[3] bit 2</a>
</td>
</tr>

<tr><td>B58</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][58]" title="MAIN[0][58]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[3]-3">CLK_INT: mux IMUX_BUFG_CLK[3] bit 3</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][47]" title="MAIN[0][47]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[2]-3">CLK_INT: mux IMUX_BUFG_CLK[2] bit 3</a>
</td>
</tr>

<tr><td>B46</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][46]" title="MAIN[0][46]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[2]-2">CLK_INT: mux IMUX_BUFG_CLK[2] bit 2</a>
</td>
</tr>

<tr><td>B45</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][45]" title="MAIN[0][45]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[2]-0">CLK_INT: mux IMUX_BUFG_SEL[2] bit 0</a>
</td>
</tr>

<tr><td>B44</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][44]" title="MAIN[0][44]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[2]-0">CLK_INT: mux IMUX_BUFG_CLK[2] bit 0</a>
</td>
</tr>

<tr><td>B43</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][43]" title="MAIN[0][43]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[2]-1">CLK_INT: mux IMUX_BUFG_CLK[2] bit 1</a>
</td>
</tr>

<tr><td>B42</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][42]" title="MAIN[0][42]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[2]-1">CLK_INT: mux IMUX_BUFG_SEL[2] bit 1</a>
</td>
</tr>

<tr><td>B41</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][41]" title="MAIN[0][41]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[2]-2">CLK_INT: mux IMUX_BUFG_SEL[2] bit 2</a>
</td>
</tr>

<tr><td>B40</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][40]" title="MAIN[0][40]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[2]-3">CLK_INT: mux IMUX_BUFG_SEL[2] bit 3</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][31]" title="MAIN[0][31]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[1]-3">CLK_INT: mux IMUX_BUFG_CLK[1] bit 3</a>
</td>
</tr>

<tr><td>B30</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][30]" title="MAIN[0][30]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[1]-2">CLK_INT: mux IMUX_BUFG_CLK[1] bit 2</a>
</td>
</tr>

<tr><td>B29</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][29]" title="MAIN[0][29]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[1]-0">CLK_INT: mux IMUX_BUFG_SEL[1] bit 0</a>
</td>
</tr>

<tr><td>B28</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][28]" title="MAIN[0][28]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[1]-0">CLK_INT: mux IMUX_BUFG_CLK[1] bit 0</a>
</td>
</tr>

<tr><td>B27</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][27]" title="MAIN[0][27]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[1]-1">CLK_INT: mux IMUX_BUFG_CLK[1] bit 1</a>
</td>
</tr>

<tr><td>B26</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][26]" title="MAIN[0][26]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[1]-1">CLK_INT: mux IMUX_BUFG_SEL[1] bit 1</a>
</td>
</tr>

<tr><td>B25</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][25]" title="MAIN[0][25]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[1]-2">CLK_INT: mux IMUX_BUFG_SEL[1] bit 2</a>
</td>
</tr>

<tr><td>B24</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][24]" title="MAIN[0][24]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[1]-3">CLK_INT: mux IMUX_BUFG_SEL[1] bit 3</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][22]" title="MAIN[0][22]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-OMUX_S4-0">CLK_INT: mux OMUX_S4 bit 0</a>
</td>
</tr>

<tr><td>B21</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][21]" title="MAIN[0][21]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-OMUX_S5-0">CLK_INT: mux OMUX_S5 bit 0</a>
</td>
</tr>

<tr><td>B20</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][20]" title="MAIN[0][20]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-OMUX_S4-2">CLK_INT: mux OMUX_S4 bit 2</a>
</td>
</tr>

<tr><td>B19</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][19]" title="MAIN[0][19]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-OMUX_S4-1">CLK_INT: mux OMUX_S4 bit 1</a>
</td>
</tr>

<tr><td>B18</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][18]" title="MAIN[0][18]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-OMUX_S5-1">CLK_INT: mux OMUX_S5 bit 1</a>
</td>
</tr>

<tr><td>B17</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][17]" title="MAIN[0][17]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-OMUX_S5-2">CLK_INT: mux OMUX_S5 bit 2</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[0]-3">CLK_INT: mux IMUX_BUFG_CLK[0] bit 3</a>
</td>
</tr>

<tr><td>B9</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[0]-2">CLK_INT: mux IMUX_BUFG_CLK[0] bit 2</a>
</td>
</tr>

<tr><td>B8</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[0]-1">CLK_INT: mux IMUX_BUFG_SEL[0] bit 1</a>
</td>
</tr>

<tr><td>B7</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[0]-1">CLK_INT: mux IMUX_BUFG_CLK[0] bit 1</a>
</td>
</tr>

<tr><td>B6</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_CLK[0]-0">CLK_INT: mux IMUX_BUFG_CLK[0] bit 0</a>
</td>
</tr>

<tr><td>B5</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[0]-0">CLK_INT: mux IMUX_BUFG_SEL[0] bit 0</a>
</td>
</tr>

<tr><td>B4</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[0]-2">CLK_INT: mux IMUX_BUFG_SEL[0] bit 2</a>
</td>
</tr>

<tr><td>B3</td>
<td id="spartan3-CLK_N_S3A-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[0]-3">CLK_INT: mux IMUX_BUFG_SEL[0] bit 3</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3A rect TERM</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="2">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
</tr>

</thead>

<tbody>
<tr><td>B15</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td id="spartan3-CLK_N_S3A-bit-TERM[1][5]" title="TERM[1][5]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-OMUX_S3-1">CLK_INT: mux OMUX_S3 bit 1</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td id="spartan3-CLK_N_S3A-bit-TERM[1][4]" title="TERM[1][4]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-OMUX_S3-2">CLK_INT: mux OMUX_S3 bit 2</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td id="spartan3-CLK_N_S3A-bit-TERM[1][3]" title="TERM[1][3]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-OMUX_S0-0">CLK_INT: mux OMUX_S0 bit 0</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td id="spartan3-CLK_N_S3A-bit-TERM[1][2]" title="TERM[1][2]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-OMUX_S0-2">CLK_INT: mux OMUX_S0 bit 2</a>
</td>
</tr>

<tr><td>B1</td>
<td id="spartan3-CLK_N_S3A-bit-TERM[0][1]" title="TERM[0][1]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[3]-3">CLK_INT: mux IMUX_BUFG_SEL[3] bit 3</a>
</td>
<td id="spartan3-CLK_N_S3A-bit-TERM[1][1]" title="TERM[1][1]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-OMUX_S3-0">CLK_INT: mux OMUX_S3 bit 0</a>
</td>
</tr>

<tr><td>B0</td>
<td id="spartan3-CLK_N_S3A-bit-TERM[0][0]" title="TERM[0][0]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-IMUX_BUFG_SEL[3]-2">CLK_INT: mux IMUX_BUFG_SEL[3] bit 2</a>
</td>
<td id="spartan3-CLK_N_S3A-bit-TERM[1][0]" title="TERM[1][0]">
<a href="#spartan3-CLK_N_S3A-CLK_INT-mux-OMUX_S0-1">CLK_INT: mux OMUX_S0 bit 1</a>
</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3A rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B57</td>
<td title="R0.F0.B57">
<a href="#tile-spartan3-CLK_N_S3A-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B56</td>
<td title="R0.F0.B56">
<a href="#tile-spartan3-CLK_N_S3A-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[4]</a>
</td>
</tr>

<tr><td>B55</td>
<td title="R0.F0.B55">
<a href="#tile-spartan3-CLK_N_S3A-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[3]</a>
</td>
</tr>

<tr><td>B54</td>
<td title="R0.F0.B54">
<a href="#tile-spartan3-CLK_N_S3A-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B53</td>
<td title="R0.F0.B53">
<a href="#tile-spartan3-CLK_N_S3A-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK[2]</a>
</td>
</tr>

<tr><td>B52</td>
<td title="R0.F0.B52">
<a href="#tile-spartan3-CLK_N_S3A-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B51</td>
<td title="R0.F0.B51">
<a href="#tile-spartan3-CLK_N_S3A-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[4]</a>
</td>
</tr>

<tr><td>B50</td>
<td title="R0.F0.B50">
<a href="#tile-spartan3-CLK_N_S3A-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[3]</a>
</td>
</tr>

<tr><td>B49</td>
<td title="R0.F0.B49">
<a href="#tile-spartan3-CLK_N_S3A-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B48</td>
<td title="R0.F0.B48">
<a href="#tile-spartan3-CLK_N_S3A-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK[2]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td title="R0.F0.B39">
<a href="#tile-spartan3-CLK_N_S3A-BUFGMUX[2]:INV.S">~BUFGMUX[2]:INV.S</a>
</td>
</tr>

<tr><td>B38</td>
<td title="R0.F0.B38">
<a href="#tile-spartan3-CLK_N_S3A-BUFGMUX[2]:DISABLE_ATTR">BUFGMUX[2]:DISABLE_ATTR[0]</a>
</td>
</tr>

<tr><td>B37</td>
<td title="R0.F0.B37">
<a href="#tile-spartan3-CLK_N_S3A-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B36</td>
<td title="R0.F0.B36">
<a href="#tile-spartan3-CLK_N_S3A-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[4]</a>
</td>
</tr>

<tr><td>B35</td>
<td title="R0.F0.B35">
<a href="#tile-spartan3-CLK_N_S3A-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[3]</a>
</td>
</tr>

<tr><td>B34</td>
<td title="R0.F0.B34">
<a href="#tile-spartan3-CLK_N_S3A-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B33</td>
<td title="R0.F0.B33">
<a href="#tile-spartan3-CLK_N_S3A-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK[2]</a>
</td>
</tr>

<tr><td>B32</td>
<td title="R0.F0.B32">
<a href="#tile-spartan3-CLK_N_S3A-BUFGMUX[1]:DISABLE_ATTR">BUFGMUX[1]:DISABLE_ATTR[0]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td title="R0.F0.B23">
<a href="#tile-spartan3-CLK_N_S3A-BUFGMUX[1]:INV.S">~BUFGMUX[1]:INV.S</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td title="R0.F0.B16">
<a href="#tile-spartan3-CLK_N_S3A-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R0.F0.B15">
<a href="#tile-spartan3-CLK_N_S3A-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[4]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R0.F0.B14">
<a href="#tile-spartan3-CLK_N_S3A-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[3]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R0.F0.B13">
<a href="#tile-spartan3-CLK_N_S3A-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R0.F0.B12">
<a href="#tile-spartan3-CLK_N_S3A-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK[2]</a>
</td>
</tr>

<tr><td>B11</td>
<td title="R0.F0.B11">
<a href="#tile-spartan3-CLK_N_S3A-BUFGMUX[0]:DISABLE_ATTR">BUFGMUX[0]:DISABLE_ATTR[0]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td title="R0.F0.B2">
<a href="#tile-spartan3-CLK_N_S3A-BUFGMUX[0]:INV.S">~BUFGMUX[0]:INV.S</a>
</td>
</tr>

<tr><td>B1</td>
<td title="R0.F0.B1">
<a href="#tile-spartan3-CLK_N_S3A-BUFGMUX[3]:DISABLE_ATTR">BUFGMUX[3]:DISABLE_ATTR[0]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>spartan3 CLK_N_S3A rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B2</td>
<td title="R1.F0.B2">
<a href="#tile-spartan3-CLK_N_S3A-BUFGMUX[3]:INV.S">~BUFGMUX[3]:INV.S</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan3-CLK_N_S3A-BUFGMUX[0]:DISABLE_ATTR">BUFGMUX[0]:DISABLE_ATTR</th>
<th>0.F0.B11</th>
</tr>

<tr><th id="tile-spartan3-CLK_N_S3A-BUFGMUX[1]:DISABLE_ATTR">BUFGMUX[1]:DISABLE_ATTR</th>
<th>0.F0.B32</th>
</tr>

<tr><th id="tile-spartan3-CLK_N_S3A-BUFGMUX[2]:DISABLE_ATTR">BUFGMUX[2]:DISABLE_ATTR</th>
<th>0.F0.B38</th>
</tr>

<tr><th id="tile-spartan3-CLK_N_S3A-BUFGMUX[3]:DISABLE_ATTR">BUFGMUX[3]:DISABLE_ATTR</th>
<th>0.F0.B1</th>
</tr>

</thead>

<tbody>
<tr><td>LOW</td>
<td>0</td>
</tr>

<tr><td>HIGH</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan3-CLK_N_S3A-BUFGMUX[0]:INV.S">BUFGMUX[0]:INV.S</th>
<th>0.F0.B2</th>
</tr>

<tr><th id="tile-spartan3-CLK_N_S3A-BUFGMUX[1]:INV.S">BUFGMUX[1]:INV.S</th>
<th>0.F0.B23</th>
</tr>

<tr><th id="tile-spartan3-CLK_N_S3A-BUFGMUX[2]:INV.S">BUFGMUX[2]:INV.S</th>
<th>0.F0.B39</th>
</tr>

<tr><th id="tile-spartan3-CLK_N_S3A-BUFGMUX[3]:INV.S">BUFGMUX[3]:INV.S</th>
<th>1.F0.B2</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan3-CLK_N_S3A-BUFGMUX[0]:MUX.CLK">BUFGMUX[0]:MUX.CLK</th>
<th>0.F0.B15</th>
<th>0.F0.B14</th>
<th>0.F0.B12</th>
<th>0.F0.B13</th>
<th>0.F0.B16</th>
</tr>

<tr><th id="tile-spartan3-CLK_N_S3A-BUFGMUX[1]:MUX.CLK">BUFGMUX[1]:MUX.CLK</th>
<th>0.F0.B36</th>
<th>0.F0.B35</th>
<th>0.F0.B33</th>
<th>0.F0.B34</th>
<th>0.F0.B37</th>
</tr>

<tr><th id="tile-spartan3-CLK_N_S3A-BUFGMUX[2]:MUX.CLK">BUFGMUX[2]:MUX.CLK</th>
<th>0.F0.B51</th>
<th>0.F0.B50</th>
<th>0.F0.B48</th>
<th>0.F0.B49</th>
<th>0.F0.B52</th>
</tr>

<tr><th id="tile-spartan3-CLK_N_S3A-BUFGMUX[3]:MUX.CLK">BUFGMUX[3]:MUX.CLK</th>
<th>0.F0.B56</th>
<th>0.F0.B55</th>
<th>0.F0.B53</th>
<th>0.F0.B54</th>
<th>0.F0.B57</th>
</tr>

</thead>

<tbody>
<tr><td>INT</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CKIL</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>CKIR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DCM_OUT_L</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DCM_OUT_R</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../../spartan3/clock/index.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../../spartan3/clock/bufg-side.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../../spartan3/clock/index.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../../spartan3/clock/bufg-side.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../../clipboard-1626706a.min.js"></script>
        <script src="../../highlight-abc7f01d.js"></script>
        <script src="../../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
