{"vcs1":{"timestamp_begin":1770306229.539144617, "rt":0.58, "ut":0.27, "st":0.19}}
{"vcselab":{"timestamp_begin":1770306230.285219398, "rt":0.59, "ut":0.44, "st":0.09}}
{"link":{"timestamp_begin":1770306231.012785137, "rt":0.76, "ut":0.35, "st":0.42}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1770306228.931830753}
{"VCS_COMP_START_TIME": 1770306228.931830753}
{"VCS_COMP_END_TIME": 1770306231.946082209}
{"VCS_USER_OPTIONS": "-sverilog lab1SOP.sv"}
{"vcs1": {"peak_mem": 1899253}}
{"stitch_vcselab": {"peak_mem": 1899348}}
