<profile>

<section name = "Vivado HLS Report for 'Loop_Border_proc'" level="0">
<item name = "Date">Fri Nov  5 09:20:00 2021
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">proj_conv</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.66 ns, 4.628 ns, 0.83 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 2070606, 13.320 ns, 13.790 ms, 2, 2070606, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Border_L">0, 2070604, 5, 1, 1, 0 ~ 2070601, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 4, 0, 622, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">4, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 120, -</column>
<column name="Register">0, -, 636, 96, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="borderbuf_U">Loop_Border_proc_lbW, 4, 0, 0, 0, 1910, 32, 1, 61120</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="bound_fu_208_p2">*, 4, 0, 20, 32, 32</column>
<column name="add_ln175_1_fu_267_p2">+, 0, 0, 11, 11, 1</column>
<column name="add_ln175_fu_261_p2">+, 0, 0, 64, 64, 1</column>
<column name="add_ln179_fu_194_p2">+, 0, 0, 32, 32, 4</column>
<column name="add_ln189_fu_182_p2">+, 0, 0, 32, 32, 5</column>
<column name="add_ln196_fu_188_p2">+, 0, 0, 32, 32, 4</column>
<column name="add_ln199_fu_408_p2">+, 0, 0, 11, 11, 4</column>
<column name="j_fu_349_p2">+, 0, 0, 11, 11, 1</column>
<column name="and_ln179_1_fu_302_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln179_fu_235_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln196_fu_429_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op58_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln175_fu_256_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln176_fu_251_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln179_1_fu_224_p2">icmp, 0, 0, 13, 11, 3</column>
<column name="icmp_ln179_2_fu_230_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln179_3_fu_285_p2">icmp, 0, 0, 13, 11, 1</column>
<column name="icmp_ln179_4_fu_291_p2">icmp, 0, 0, 13, 11, 3</column>
<column name="icmp_ln179_5_fu_297_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln179_fu_218_p2">icmp, 0, 0, 13, 11, 1</column>
<column name="icmp_ln182_fu_334_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln186_fu_373_p2">icmp, 0, 0, 13, 11, 1</column>
<column name="icmp_ln189_fu_339_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln194_fu_403_p2">icmp, 0, 0, 13, 11, 3</column>
<column name="icmp_ln196_fu_344_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln179_1_fu_308_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln179_fu_241_p2">or, 0, 0, 2, 1, 1</column>
<column name="dst_V_TDATA_int">select, 0, 0, 32, 1, 32</column>
<column name="l_edge_pix_fu_386_p3">select, 0, 0, 32, 1, 32</column>
<column name="pix_out_8_fu_434_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln175_1_fu_314_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln175_2_fu_326_p3">select, 0, 0, 11, 1, 11</column>
<column name="select_ln175_fu_277_p3">select, 0, 0, 11, 1, 11</column>
<column name="select_ln186_fu_378_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln194_fu_424_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="dst_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="height_blk_n">9, 2, 1, 2</column>
<column name="i6_0_i_i_i_reg_160">9, 2, 11, 22</column>
<column name="indvar_flatten_reg_149">9, 2, 64, 128</column>
<column name="j_0_i_i_i_reg_171">9, 2, 11, 22</column>
<column name="vconv_V_blk_n">9, 2, 1, 2</column>
<column name="vconv_xlim_loc_blk_n">9, 2, 1, 2</column>
<column name="width_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln179_reg_490">32, 0, 32, 0</column>
<column name="add_ln189_reg_480">32, 0, 32, 0</column>
<column name="add_ln196_reg_485">32, 0, 32, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="bound_reg_496">64, 0, 64, 0</column>
<column name="i6_0_i_i_i_reg_160">11, 0, 11, 0</column>
<column name="icmp_ln175_reg_501">1, 0, 1, 0</column>
<column name="icmp_ln182_reg_527">1, 0, 1, 0</column>
<column name="icmp_ln189_reg_531">1, 0, 1, 0</column>
<column name="icmp_ln189_reg_531_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln194_reg_546">1, 0, 1, 0</column>
<column name="icmp_ln196_reg_536">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_149">64, 0, 64, 0</column>
<column name="j_0_i_i_i_reg_171">11, 0, 11, 0</column>
<column name="pix_out_1_fu_86">32, 0, 32, 0</column>
<column name="pix_out_fu_82">32, 0, 32, 0</column>
<column name="r_edge_pix_fu_78">32, 0, 32, 0</column>
<column name="select_ln175_1_reg_518">1, 0, 1, 0</column>
<column name="select_ln175_reg_510">11, 0, 11, 0</column>
<column name="select_ln175_reg_510_pp0_iter1_reg">11, 0, 11, 0</column>
<column name="vconv_xlim_loc_read_reg_475">32, 0, 32, 0</column>
<column name="width_read_reg_470">32, 0, 32, 0</column>
<column name="icmp_ln175_reg_501">64, 32, 1, 0</column>
<column name="icmp_ln196_reg_536">64, 32, 1, 0</column>
<column name="select_ln175_1_reg_518">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_Border_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_Border_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_Border_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_Border_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_Border_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_Border_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_Border_proc, return value</column>
<column name="width_dout">in, 32, ap_fifo, width, pointer</column>
<column name="width_empty_n">in, 1, ap_fifo, width, pointer</column>
<column name="width_read">out, 1, ap_fifo, width, pointer</column>
<column name="height_dout">in, 32, ap_fifo, height, pointer</column>
<column name="height_empty_n">in, 1, ap_fifo, height, pointer</column>
<column name="height_read">out, 1, ap_fifo, height, pointer</column>
<column name="dst_V_TDATA">out, 32, axis, dst_V, pointer</column>
<column name="dst_V_TVALID">out, 1, axis, dst_V, pointer</column>
<column name="dst_V_TREADY">in, 1, axis, dst_V, pointer</column>
<column name="vconv_xlim_loc_dout">in, 32, ap_fifo, vconv_xlim_loc, pointer</column>
<column name="vconv_xlim_loc_empty_n">in, 1, ap_fifo, vconv_xlim_loc, pointer</column>
<column name="vconv_xlim_loc_read">out, 1, ap_fifo, vconv_xlim_loc, pointer</column>
<column name="vconv_V_dout">in, 32, ap_fifo, vconv_V, pointer</column>
<column name="vconv_V_empty_n">in, 1, ap_fifo, vconv_V, pointer</column>
<column name="vconv_V_read">out, 1, ap_fifo, vconv_V, pointer</column>
</table>
</item>
</section>
</profile>
