{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733210511738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733210511738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 12:51:51 2024 " "Processing started: Tue Dec 03 12:51:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733210511738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210511738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210511738 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733210512066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733210512066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se_9_to_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se_9_to_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE_9_To_16-str " "Found design unit 1: SE_9_To_16-str" {  } { { "SE_9_To_16.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/SE_9_To_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518292 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE_9_To_16 " "Found entity 1: SE_9_To_16" {  } { { "SE_9_To_16.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/SE_9_To_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se_6_to_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se_6_to_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE_6_To_16-str " "Found design unit 1: SE_6_To_16-str" {  } { { "SE_6_To_16.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/SE_6_To_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518292 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE_6_To_16 " "Found entity 1: SE_6_To_16" {  } { { "SE_6_To_16.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/SE_6_To_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-str " "Found design unit 1: register_file-str" {  } { { "Register_File.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Register_File.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518292 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "Register_File.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Register_File.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "preprocessing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file preprocessing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 preprocessing-behav " "Found design unit 1: preprocessing-behav" {  } { { "preprocessing.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/preprocessing.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518292 ""} { "Info" "ISGN_ENTITY_NAME" "1 preprocessing " "Found entity 1: preprocessing" {  } { { "preprocessing.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/preprocessing.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "postprocessing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file postprocessing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 postprocessing-behav " "Found design unit 1: postprocessing-behav" {  } { { "postprocessing.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/postprocessing.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518308 ""} { "Info" "ISGN_ENTITY_NAME" "1 postprocessing " "Found entity 1: postprocessing" {  } { { "postprocessing.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/postprocessing.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipo_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipo_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipo_register-ha " "Found design unit 1: pipo_register-ha" {  } { { "PIPO_Register.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/PIPO_Register.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518308 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipo_register " "Found entity 1: pipo_register" {  } { { "PIPO_Register.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/PIPO_Register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_16-str " "Found design unit 1: OR_16-str" {  } { { "Or_16.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Or_16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518308 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_16 " "Found entity 1: OR_16" {  } { { "Or_16.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Or_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_64b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_64b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory_64b-str " "Found design unit 1: Memory_64b-str" {  } { { "memory_64b.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/memory_64b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518308 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory_64b " "Found entity 1: Memory_64b" {  } { { "memory_64b.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/memory_64b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kogge_stone_node.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kogge_stone_node.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kogge_stone_node-struct " "Found design unit 1: kogge_stone_node-struct" {  } { { "kogge_stone_node.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/kogge_stone_node.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518308 ""} { "Info" "ISGN_ENTITY_NAME" "1 kogge_stone_node " "Found entity 1: kogge_stone_node" {  } { { "kogge_stone_node.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/kogge_stone_node.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kogge_stone_adder_subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kogge_stone_adder_subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kogge_stone_adder_subtractor-str " "Found design unit 1: kogge_stone_adder_subtractor-str" {  } { { "Kogge_stone_adder_subtractor.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Kogge_stone_adder_subtractor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518308 ""} { "Info" "ISGN_ENTITY_NAME" "1 kogge_stone_adder_subtractor " "Found entity 1: kogge_stone_adder_subtractor" {  } { { "Kogge_stone_adder_subtractor.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Kogge_stone_adder_subtractor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kogge_stone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kogge_stone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kogge_stone-behav " "Found design unit 1: kogge_stone-behav" {  } { { "kogge_stone.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/kogge_stone.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518308 ""} { "Info" "ISGN_ENTITY_NAME" "1 kogge_stone " "Found entity 1: kogge_stone" {  } { { "kogge_stone.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/kogge_stone.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imp_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imp_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IMP_16-str " "Found design unit 1: IMP_16-str" {  } { { "Imp_16.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Imp_16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518308 ""} { "Info" "ISGN_ENTITY_NAME" "1 IMP_16 " "Found entity 1: IMP_16" {  } { { "Imp_16.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Imp_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-struct " "Found design unit 1: Full_Adder-struct" {  } { { "Full_Adder.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Full_Adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518308 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Full_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_left_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eight_bit_left_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Eight_Bit_Left_Shifter-str " "Found design unit 1: Eight_Bit_Left_Shifter-str" {  } { { "Eight_Bit_Left_Shifter.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Eight_Bit_Left_Shifter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518308 ""} { "Info" "ISGN_ENTITY_NAME" "1 Eight_Bit_Left_Shifter " "Found entity 1: Eight_Bit_Left_Shifter" {  } { { "Eight_Bit_Left_Shifter.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Eight_Bit_Left_Shifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_ff-beh " "Found design unit 1: d_ff-beh" {  } { { "D_Flip_Flop.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/D_Flip_Flop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518308 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "D_Flip_Flop.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/D_Flip_Flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array_multiplier_node.vhd 2 1 " "Found 2 design units, including 1 entities, in source file array_multiplier_node.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Array_Multiplier_Node-struct1 " "Found design unit 1: Array_Multiplier_Node-struct1" {  } { { "Array_Multiplier_Node.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Array_Multiplier_Node.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518308 ""} { "Info" "ISGN_ENTITY_NAME" "1 Array_Multiplier_Node " "Found entity 1: Array_Multiplier_Node" {  } { { "Array_Multiplier_Node.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Array_Multiplier_Node.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file array_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Array_Multiplier-Struct2 " "Found design unit 1: Array_Multiplier-Struct2" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Array_Multiplier.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518324 ""} { "Info" "ISGN_ENTITY_NAME" "1 Array_Multiplier " "Found entity 1: Array_Multiplier" {  } { { "Array_Multiplier.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Array_Multiplier.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_16-str " "Found design unit 1: AND_16-str" {  } { { "And_16.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/And_16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518324 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_16 " "Found entity 1: AND_16" {  } { { "And_16.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/And_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-str " "Found design unit 1: ALU-str" {  } { { "ALU.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/ALU.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518324 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32_x_1_mux_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 32_x_1_mux_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32x1_16bit-beh " "Found design unit 1: mux_32x1_16bit-beh" {  } { { "32_X_1_Mux_16_bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/32_X_1_Mux_16_bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518324 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32x1_16bit " "Found entity 1: mux_32x1_16bit" {  } { { "32_X_1_Mux_16_bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/32_X_1_Mux_16_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32_x_1_demux_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 32_x_1_demux_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_32x1_16bit-beh " "Found design unit 1: demux_32x1_16bit-beh" {  } { { "32_X_1_Demux_16_bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/32_X_1_Demux_16_bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518324 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_32x1_16bit " "Found entity 1: demux_32x1_16bit" {  } { { "32_X_1_Demux_16_bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/32_X_1_Demux_16_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8_x_1_mux_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 8_x_1_mux_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8x1_16bit-beh " "Found design unit 1: mux_8x1_16bit-beh" {  } { { "8_X_1_Mux_16_Bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/8_X_1_Mux_16_Bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518324 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1_16bit " "Found entity 1: mux_8x1_16bit" {  } { { "8_X_1_Mux_16_Bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/8_X_1_Mux_16_Bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8_x_1_demux_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 8_x_1_demux_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_8x1_16bit-beh " "Found design unit 1: demux_8x1_16bit-beh" {  } { { "8_X_1_Demux_16_Bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/8_X_1_Demux_16_Bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518324 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_8x1_16bit " "Found entity 1: demux_8x1_16bit" {  } { { "8_X_1_Demux_16_Bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/8_X_1_Demux_16_Bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_x_1_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2_x_1_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1-beh " "Found design unit 1: mux_2x1-beh" {  } { { "2_X_1_Mux.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/2_X_1_Mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518324 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "2_X_1_Mux.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/2_X_1_Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipo_register_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipo_register_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipo_register_memory-ha " "Found design unit 1: pipo_register_memory-ha" {  } { { "PIPO_Register_Memory.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/PIPO_Register_Memory.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518324 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipo_register_memory " "Found entity 1: pipo_register_memory" {  } { { "PIPO_Register_Memory.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/PIPO_Register_Memory.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-str " "Found design unit 1: CPU-str" {  } { { "CPU.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/CPU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518324 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_testbench-behav " "Found design unit 1: CPU_testbench-behav" {  } { { "CPU_testbench.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/CPU_testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518324 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_testbench " "Found entity 1: CPU_testbench" {  } { { "CPU_testbench.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/CPU_testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_x_1_mux_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2_x_1_mux_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1_16bit-beh " "Found design unit 1: mux_2x1_16bit-beh" {  } { { "2_X_1_Mux_16_Bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/2_X_1_Mux_16_Bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518339 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_16bit " "Found entity 1: mux_2x1_16bit" {  } { { "2_X_1_Mux_16_Bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/2_X_1_Mux_16_Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "steering_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file steering_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Steering_Logic-str " "Found design unit 1: Steering_Logic-str" {  } { { "Steering_Logic.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Steering_Logic.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518339 ""} { "Info" "ISGN_ENTITY_NAME" "1 Steering_logic " "Found entity 1: Steering_logic" {  } { { "Steering_Logic.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Steering_Logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_x_1_mux_3_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2_x_1_mux_3_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1_3bit-beh " "Found design unit 1: mux_2x1_3bit-beh" {  } { { "2_X_1_Mux_3_Bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/2_X_1_Mux_3_Bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518339 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_3bit " "Found entity 1: mux_2x1_3bit" {  } { { "2_X_1_Mux_3_Bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/2_X_1_Mux_3_Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4_x_1_mux_3_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 4_x_1_mux_3_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4x1_3bit-beh " "Found design unit 1: mux_4x1_3bit-beh" {  } { { "4_X_1_Mux_3_Bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/4_X_1_Mux_3_Bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518339 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1_3bit " "Found entity 1: mux_4x1_3bit" {  } { { "4_X_1_Mux_3_Bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/4_X_1_Mux_3_Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32_x_1_mux_3_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 32_x_1_mux_3_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32x1_3bit-beh " "Found design unit 1: mux_32x1_3bit-beh" {  } { { "32_X_1_Mux_3_bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/32_X_1_Mux_3_bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518339 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32x1_3bit " "Found entity 1: mux_32x1_3bit" {  } { { "32_X_1_Mux_3_bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/32_X_1_Mux_3_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32_x_1_mux_1_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 32_x_1_mux_1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32x1_1bit-beh " "Found design unit 1: mux_32x1_1bit-beh" {  } { { "32_X_1_Mux_1_bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/32_X_1_Mux_1_bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518339 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32x1_1bit " "Found entity 1: mux_32x1_1bit" {  } { { "32_X_1_Mux_1_bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/32_X_1_Mux_1_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32_x_1_mux_6_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 32_x_1_mux_6_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32x1_6bit-beh " "Found design unit 1: mux_32x1_6bit-beh" {  } { { "32_X_1_Mux_6_bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/32_X_1_Mux_6_bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518339 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32x1_6bit " "Found entity 1: mux_32x1_6bit" {  } { { "32_X_1_Mux_6_bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/32_X_1_Mux_6_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32_x_1_mux_9_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 32_x_1_mux_9_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32x1_9bit-beh " "Found design unit 1: mux_32x1_9bit-beh" {  } { { "32_X_1_Mux_9_bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/32_X_1_Mux_9_bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518339 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32x1_9bit " "Found entity 1: mux_32x1_9bit" {  } { { "32_X_1_Mux_9_bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/32_X_1_Mux_9_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-str " "Found design unit 1: Controller-str" {  } { { "Controller.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Controller.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518339 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4_x_1_mux_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 4_x_1_mux_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4x1_16bit-beh " "Found design unit 1: mux_4x1_16bit-beh" {  } { { "4_X_1_Mux_16_bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/4_X_1_Mux_16_bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518339 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1_16bit " "Found entity 1: mux_4x1_16bit" {  } { { "4_X_1_Mux_16_bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/4_X_1_Mux_16_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8_x_1_demux_1_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 8_x_1_demux_1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_8x1_1bit-beh " "Found design unit 1: demux_8x1_1bit-beh" {  } { { "8_X_1_Demux_1_Bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/8_X_1_Demux_1_Bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518339 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_8x1_1bit " "Found entity 1: demux_8x1_1bit" {  } { { "8_X_1_Demux_1_Bit.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/8_X_1_Demux_1_Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733210518339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210518339 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733210518371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipo_register pipo_register:T1 " "Elaborating entity \"pipo_register\" for hierarchy \"pipo_register:T1\"" {  } { { "CPU.vhd" "T1" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/CPU.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733210518371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff pipo_register:T1\|d_ff:\\gen_dff:15:dffi " "Elaborating entity \"d_ff\" for hierarchy \"pipo_register:T1\|d_ff:\\gen_dff:15:dffi\"" {  } { { "PIPO_Register.vhd" "\\gen_dff:15:dffi" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/PIPO_Register.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733210518371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 pipo_register:T1\|mux_2x1:\\gen_mux:15:muxi " "Elaborating entity \"mux_2x1\" for hierarchy \"pipo_register:T1\|mux_2x1:\\gen_mux:15:muxi\"" {  } { { "PIPO_Register.vhd" "\\gen_mux:15:muxi" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/PIPO_Register.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733210518371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE_6_To_16 SE_6_To_16:SE6to16 " "Elaborating entity \"SE_6_To_16\" for hierarchy \"SE_6_To_16:SE6to16\"" {  } { { "CPU.vhd" "SE6to16" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/CPU.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733210518402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE_9_To_16 SE_9_To_16:SE9to16 " "Elaborating entity \"SE_9_To_16\" for hierarchy \"SE_9_To_16:SE9to16\"" {  } { { "CPU.vhd" "SE9to16" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/CPU.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733210518402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eight_Bit_Left_Shifter Eight_Bit_Left_Shifter:s8 " "Elaborating entity \"Eight_Bit_Left_Shifter\" for hierarchy \"Eight_Bit_Left_Shifter:s8\"" {  } { { "CPU.vhd" "s8" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/CPU.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733210518402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:RF " "Elaborating entity \"register_file\" for hierarchy \"register_file:RF\"" {  } { { "CPU.vhd" "RF" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/CPU.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733210518402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8x1_16bit register_file:RF\|mux_8x1_16bit:mux1 " "Elaborating entity \"mux_8x1_16bit\" for hierarchy \"register_file:RF\|mux_8x1_16bit:mux1\"" {  } { { "Register_File.vhd" "mux1" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Register_File.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733210518464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_8x1_16bit register_file:RF\|demux_8x1_16bit:demux3 " "Elaborating entity \"demux_8x1_16bit\" for hierarchy \"register_file:RF\|demux_8x1_16bit:demux3\"" {  } { { "Register_File.vhd" "demux3" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Register_File.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733210518464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_8x1_1bit register_file:RF\|demux_8x1_1bit:demux4 " "Elaborating entity \"demux_8x1_1bit\" for hierarchy \"register_file:RF\|demux_8x1_1bit:demux4\"" {  } { { "Register_File.vhd" "demux4" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Register_File.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733210518464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Arith_Unit " "Elaborating entity \"ALU\" for hierarchy \"ALU:Arith_Unit\"" {  } { { "CPU.vhd" "Arith_Unit" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/CPU.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733210518464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kogge_stone_adder_subtractor ALU:Arith_Unit\|kogge_stone_adder_subtractor:adder " "Elaborating entity \"kogge_stone_adder_subtractor\" for hierarchy \"ALU:Arith_Unit\|kogge_stone_adder_subtractor:adder\"" {  } { { "ALU.vhd" "adder" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/ALU.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733210518464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kogge_stone ALU:Arith_Unit\|kogge_stone_adder_subtractor:adder\|kogge_stone:kogge " "Elaborating entity \"kogge_stone\" for hierarchy \"ALU:Arith_Unit\|kogge_stone_adder_subtractor:adder\|kogge_stone:kogge\"" {  } { { "Kogge_stone_adder_subtractor.vhd" "kogge" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Kogge_stone_adder_subtractor.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733210518464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "preprocessing ALU:Arith_Unit\|kogge_stone_adder_subtractor:adder\|kogge_stone:kogge\|preprocessing:inst1 " "Elaborating entity \"preprocessing\" for hierarchy \"ALU:Arith_Unit\|kogge_stone_adder_subtractor:adder\|kogge_stone:kogge\|preprocessing:inst1\"" {  } { { "kogge_stone.vhd" "inst1" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/kogge_stone.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733210518464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kogge_stone_node ALU:Arith_Unit\|kogge_stone_adder_subtractor:adder\|kogge_stone:kogge\|kogge_stone_node:\\inst4:1:inst4a " "Elaborating entity \"kogge_stone_node\" for hierarchy \"ALU:Arith_Unit\|kogge_stone_adder_subtractor:adder\|kogge_stone:kogge\|kogge_stone_node:\\inst4:1:inst4a\"" {  } { { "kogge_stone.vhd" "\\inst4:1:inst4a" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/kogge_stone.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733210518464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "postprocessing ALU:Arith_Unit\|kogge_stone_adder_subtractor:adder\|kogge_stone:kogge\|postprocessing:inst8 " "Elaborating entity \"postprocessing\" for hierarchy \"ALU:Arith_Unit\|kogge_stone_adder_subtractor:adder\|kogge_stone:kogge\|postprocessing:inst8\"" {  } { { "kogge_stone.vhd" "inst8" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/kogge_stone.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733210518480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Array_Multiplier ALU:Arith_Unit\|Array_Multiplier:multiplier " "Elaborating entity \"Array_Multiplier\" for hierarchy \"ALU:Arith_Unit\|Array_Multiplier:multiplier\"" {  } { { "ALU.vhd" "multiplier" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/ALU.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733210518480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Array_Multiplier_Node ALU:Arith_Unit\|Array_Multiplier:multiplier\|Array_Multiplier_Node:Node1_1 " "Elaborating entity \"Array_Multiplier_Node\" for hierarchy \"ALU:Arith_Unit\|Array_Multiplier:multiplier\|Array_Multiplier_Node:Node1_1\"" {  } { { "Array_Multiplier.vhd" "Node1_1" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Array_Multiplier.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733210518480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder ALU:Arith_Unit\|Array_Multiplier:multiplier\|Array_Multiplier_Node:Node1_1\|Full_Adder:instFA " "Elaborating entity \"Full_Adder\" for hierarchy \"ALU:Arith_Unit\|Array_Multiplier:multiplier\|Array_Multiplier_Node:Node1_1\|Full_Adder:instFA\"" {  } { { "Array_Multiplier_Node.vhd" "instFA" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Array_Multiplier_Node.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733210518480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_16 ALU:Arith_Unit\|OR_16:or16 " "Elaborating entity \"OR_16\" for hierarchy \"ALU:Arith_Unit\|OR_16:or16\"" {  } { { "ALU.vhd" "or16" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/ALU.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733210518496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_16 ALU:Arith_Unit\|AND_16:and16 " "Elaborating entity \"AND_16\" for hierarchy \"ALU:Arith_Unit\|AND_16:and16\"" {  } { { "ALU.vhd" "and16" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/ALU.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733210518496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMP_16 ALU:Arith_Unit\|IMP_16:imp16 " "Elaborating entity \"IMP_16\" for hierarchy \"ALU:Arith_Unit\|IMP_16:imp16\"" {  } { { "ALU.vhd" "imp16" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/ALU.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733210518496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:Controller_Unit " "Elaborating entity \"Controller\" for hierarchy \"Controller:Controller_Unit\"" {  } { { "CPU.vhd" "Controller_Unit" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/CPU.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733210518496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Steering_logic Steering_logic:SL " "Elaborating entity \"Steering_logic\" for hierarchy \"Steering_logic:SL\"" {  } { { "CPU.vhd" "SL" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/CPU.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733210518496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32x1_3bit Steering_logic:SL\|mux_32x1_3bit:RF_A1_path " "Elaborating entity \"mux_32x1_3bit\" for hierarchy \"Steering_logic:SL\|mux_32x1_3bit:RF_A1_path\"" {  } { { "Steering_Logic.vhd" "RF_A1_path" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Steering_Logic.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733210518496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32x1_16bit Steering_logic:SL\|mux_32x1_16bit:RF_D3_path " "Elaborating entity \"mux_32x1_16bit\" for hierarchy \"Steering_logic:SL\|mux_32x1_16bit:RF_D3_path\"" {  } { { "Steering_Logic.vhd" "RF_D3_path" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Steering_Logic.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733210518496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32x1_1bit Steering_logic:SL\|mux_32x1_1bit:IR_en_path " "Elaborating entity \"mux_32x1_1bit\" for hierarchy \"Steering_logic:SL\|mux_32x1_1bit:IR_en_path\"" {  } { { "Steering_Logic.vhd" "IR_en_path" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Steering_Logic.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733210518496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32x1_6bit Steering_logic:SL\|mux_32x1_6bit:to_SE6_path " "Elaborating entity \"mux_32x1_6bit\" for hierarchy \"Steering_logic:SL\|mux_32x1_6bit:to_SE6_path\"" {  } { { "Steering_Logic.vhd" "to_SE6_path" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Steering_Logic.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733210518511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32x1_9bit Steering_logic:SL\|mux_32x1_9bit:to_SE9_path " "Elaborating entity \"mux_32x1_9bit\" for hierarchy \"Steering_logic:SL\|mux_32x1_9bit:to_SE9_path\"" {  } { { "Steering_Logic.vhd" "to_SE9_path" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Steering_Logic.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733210518511 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Controller.vhd" "" { Text "E:/Semester_3/Digital Systems/Project_Part_B/CPU/Controller.vhd" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1733210519428 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1733210519428 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733210519758 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733210521104 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733210521104 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1471 " "Implemented 1471 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733210521151 ""} { "Info" "ICUT_CUT_TM_OPINS" "275 " "Implemented 275 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733210521151 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1178 " "Implemented 1178 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733210521151 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733210521151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733210521167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 12:52:01 2024 " "Processing ended: Tue Dec 03 12:52:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733210521167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733210521167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733210521167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733210521167 ""}
