\hypertarget{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type}{}\doxysection{EVSYS\+\_\+\+INTENCLR\+\_\+\+Type Union Reference}
\label{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type}\index{EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_ae9e18909f43eb36673487377b2e25a67}{OVR0}}:1\\
\>uint32\_t \mbox{\hyperlink{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_a0fb5a62b0ee65f28684559616f62ef20}{OVR1}}:1\\
\>uint32\_t \mbox{\hyperlink{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_a2055e838df0685863700ff0c3e2818bf}{OVR2}}:1\\
\>uint32\_t \mbox{\hyperlink{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_ae39c5d803a7a306d6f88150bba9af0eb}{OVR3}}:1\\
\>uint32\_t \mbox{\hyperlink{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_a1c927c18769f02ff6a27366fd0dd3fb7}{OVR4}}:1\\
\>uint32\_t \mbox{\hyperlink{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_ae96e9300725a14f3e2259d28b0b89434}{OVR5}}:1\\
\>uint32\_t \mbox{\hyperlink{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_ac74b0dd2ecf30dd19220d19f9c29801e}{OVR6}}:1\\
\>uint32\_t \mbox{\hyperlink{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_a241b50aab1823df3ecd58b3de2dd1db1}{OVR7}}:1\\
\>uint32\_t \mbox{\hyperlink{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_a81aef6f3cc9ec265529ccdde803ad75c}{EVD0}}:1\\
\>uint32\_t \mbox{\hyperlink{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_af79ef7bb8a788e1d5d501ae40fc1e134}{EVD1}}:1\\
\>uint32\_t \mbox{\hyperlink{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_ae0e989348bfe848433a9f4b3a62a1de0}{EVD2}}:1\\
\>uint32\_t \mbox{\hyperlink{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_afed8f2ad3107dfd8ec4002a2a89ac84e}{EVD3}}:1\\
\>uint32\_t \mbox{\hyperlink{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_a039ee2d25d1f96f800fbae88bc6b88fd}{EVD4}}:1\\
\>uint32\_t \mbox{\hyperlink{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_ace961ac9cbc1529d05c6c495687fae5b}{EVD5}}:1\\
\>uint32\_t \mbox{\hyperlink{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_a9472705dd98a0e8da12113169e23b8a6}{EVD6}}:1\\
\>uint32\_t \mbox{\hyperlink{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_ae9a1381c2c102218e1532724a9a98854}{EVD7}}:1\\
\>uint32\_t \mbox{\hyperlink{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_a8afdfd7b353ad34d2cc16328b021d797}{\_\_pad0\_\_}}:16\\
\} \mbox{\hyperlink{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_ae4e61830140b1af0950339b2a47d9eaa}{bit}}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_a5a37b5bd57975ae30886d54867cc8df2}{OVR}}:8\\
\>uint32\_t \mbox{\hyperlink{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_ae1c3e3cc32af6967f1371375476eadf3}{EVD}}:8\\
\>uint32\_t \mbox{\hyperlink{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_a8afdfd7b353ad34d2cc16328b021d797}{\_\_pad0\_\_}}:16\\
\} \mbox{\hyperlink{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_aa8831732e197c598962bf00fa2ca6410}{vec}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_a6012f1ba196f2936f1ed198e05ff47e6}{reg}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_a8afdfd7b353ad34d2cc16328b021d797}\label{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_a8afdfd7b353ad34d2cc16328b021d797}} 
\index{EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}!\_\_pad0\_\_@{\_\_pad0\_\_}}
\index{\_\_pad0\_\_@{\_\_pad0\_\_}!EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}}
\doxysubsubsection{\texorpdfstring{\_\_pad0\_\_}{\_\_pad0\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t EVSYS\+\_\+\+INTENCLR\+\_\+\+Type\+::\+\_\+\+\_\+pad0\+\_\+\+\_\+}

bit\+: 16..31 Reserved ~\newline
 \mbox{\Hypertarget{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_ae4e61830140b1af0950339b2a47d9eaa}\label{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_ae4e61830140b1af0950339b2a47d9eaa}} 
\index{EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}!bit@{bit}}
\index{bit@{bit}!EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  EVSYS\+\_\+\+INTENCLR\+\_\+\+Type\+::bit}

Structure used for bit access ~\newline
 \mbox{\Hypertarget{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_ae1c3e3cc32af6967f1371375476eadf3}\label{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_ae1c3e3cc32af6967f1371375476eadf3}} 
\index{EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}!EVD@{EVD}}
\index{EVD@{EVD}!EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}}
\doxysubsubsection{\texorpdfstring{EVD}{EVD}}
{\footnotesize\ttfamily uint32\+\_\+t EVSYS\+\_\+\+INTENCLR\+\_\+\+Type\+::\+EVD}

bit\+: 8..15 Channel x Event Detection Interrupt Enable \mbox{\Hypertarget{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_a81aef6f3cc9ec265529ccdde803ad75c}\label{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_a81aef6f3cc9ec265529ccdde803ad75c}} 
\index{EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}!EVD0@{EVD0}}
\index{EVD0@{EVD0}!EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}}
\doxysubsubsection{\texorpdfstring{EVD0}{EVD0}}
{\footnotesize\ttfamily uint32\+\_\+t EVSYS\+\_\+\+INTENCLR\+\_\+\+Type\+::\+EVD0}

bit\+: 8 Channel 0 Event Detection Interrupt Enable \mbox{\Hypertarget{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_af79ef7bb8a788e1d5d501ae40fc1e134}\label{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_af79ef7bb8a788e1d5d501ae40fc1e134}} 
\index{EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}!EVD1@{EVD1}}
\index{EVD1@{EVD1}!EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}}
\doxysubsubsection{\texorpdfstring{EVD1}{EVD1}}
{\footnotesize\ttfamily uint32\+\_\+t EVSYS\+\_\+\+INTENCLR\+\_\+\+Type\+::\+EVD1}

bit\+: 9 Channel 1 Event Detection Interrupt Enable \mbox{\Hypertarget{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_ae0e989348bfe848433a9f4b3a62a1de0}\label{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_ae0e989348bfe848433a9f4b3a62a1de0}} 
\index{EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}!EVD2@{EVD2}}
\index{EVD2@{EVD2}!EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}}
\doxysubsubsection{\texorpdfstring{EVD2}{EVD2}}
{\footnotesize\ttfamily uint32\+\_\+t EVSYS\+\_\+\+INTENCLR\+\_\+\+Type\+::\+EVD2}

bit\+: 10 Channel 2 Event Detection Interrupt Enable \mbox{\Hypertarget{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_afed8f2ad3107dfd8ec4002a2a89ac84e}\label{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_afed8f2ad3107dfd8ec4002a2a89ac84e}} 
\index{EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}!EVD3@{EVD3}}
\index{EVD3@{EVD3}!EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}}
\doxysubsubsection{\texorpdfstring{EVD3}{EVD3}}
{\footnotesize\ttfamily uint32\+\_\+t EVSYS\+\_\+\+INTENCLR\+\_\+\+Type\+::\+EVD3}

bit\+: 11 Channel 3 Event Detection Interrupt Enable \mbox{\Hypertarget{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_a039ee2d25d1f96f800fbae88bc6b88fd}\label{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_a039ee2d25d1f96f800fbae88bc6b88fd}} 
\index{EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}!EVD4@{EVD4}}
\index{EVD4@{EVD4}!EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}}
\doxysubsubsection{\texorpdfstring{EVD4}{EVD4}}
{\footnotesize\ttfamily uint32\+\_\+t EVSYS\+\_\+\+INTENCLR\+\_\+\+Type\+::\+EVD4}

bit\+: 12 Channel 4 Event Detection Interrupt Enable \mbox{\Hypertarget{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_ace961ac9cbc1529d05c6c495687fae5b}\label{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_ace961ac9cbc1529d05c6c495687fae5b}} 
\index{EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}!EVD5@{EVD5}}
\index{EVD5@{EVD5}!EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}}
\doxysubsubsection{\texorpdfstring{EVD5}{EVD5}}
{\footnotesize\ttfamily uint32\+\_\+t EVSYS\+\_\+\+INTENCLR\+\_\+\+Type\+::\+EVD5}

bit\+: 13 Channel 5 Event Detection Interrupt Enable \mbox{\Hypertarget{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_a9472705dd98a0e8da12113169e23b8a6}\label{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_a9472705dd98a0e8da12113169e23b8a6}} 
\index{EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}!EVD6@{EVD6}}
\index{EVD6@{EVD6}!EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}}
\doxysubsubsection{\texorpdfstring{EVD6}{EVD6}}
{\footnotesize\ttfamily uint32\+\_\+t EVSYS\+\_\+\+INTENCLR\+\_\+\+Type\+::\+EVD6}

bit\+: 14 Channel 6 Event Detection Interrupt Enable \mbox{\Hypertarget{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_ae9a1381c2c102218e1532724a9a98854}\label{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_ae9a1381c2c102218e1532724a9a98854}} 
\index{EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}!EVD7@{EVD7}}
\index{EVD7@{EVD7}!EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}}
\doxysubsubsection{\texorpdfstring{EVD7}{EVD7}}
{\footnotesize\ttfamily uint32\+\_\+t EVSYS\+\_\+\+INTENCLR\+\_\+\+Type\+::\+EVD7}

bit\+: 15 Channel 7 Event Detection Interrupt Enable \mbox{\Hypertarget{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_a5a37b5bd57975ae30886d54867cc8df2}\label{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_a5a37b5bd57975ae30886d54867cc8df2}} 
\index{EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}!OVR@{OVR}}
\index{OVR@{OVR}!EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}}
\doxysubsubsection{\texorpdfstring{OVR}{OVR}}
{\footnotesize\ttfamily uint32\+\_\+t EVSYS\+\_\+\+INTENCLR\+\_\+\+Type\+::\+OVR}

bit\+: 0.. 7 Channel x Overrun Interrupt Enable \mbox{\Hypertarget{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_ae9e18909f43eb36673487377b2e25a67}\label{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_ae9e18909f43eb36673487377b2e25a67}} 
\index{EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}!OVR0@{OVR0}}
\index{OVR0@{OVR0}!EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}}
\doxysubsubsection{\texorpdfstring{OVR0}{OVR0}}
{\footnotesize\ttfamily uint32\+\_\+t EVSYS\+\_\+\+INTENCLR\+\_\+\+Type\+::\+OVR0}

bit\+: 0 Channel 0 Overrun Interrupt Enable \mbox{\Hypertarget{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_a0fb5a62b0ee65f28684559616f62ef20}\label{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_a0fb5a62b0ee65f28684559616f62ef20}} 
\index{EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}!OVR1@{OVR1}}
\index{OVR1@{OVR1}!EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}}
\doxysubsubsection{\texorpdfstring{OVR1}{OVR1}}
{\footnotesize\ttfamily uint32\+\_\+t EVSYS\+\_\+\+INTENCLR\+\_\+\+Type\+::\+OVR1}

bit\+: 1 Channel 1 Overrun Interrupt Enable \mbox{\Hypertarget{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_a2055e838df0685863700ff0c3e2818bf}\label{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_a2055e838df0685863700ff0c3e2818bf}} 
\index{EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}!OVR2@{OVR2}}
\index{OVR2@{OVR2}!EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}}
\doxysubsubsection{\texorpdfstring{OVR2}{OVR2}}
{\footnotesize\ttfamily uint32\+\_\+t EVSYS\+\_\+\+INTENCLR\+\_\+\+Type\+::\+OVR2}

bit\+: 2 Channel 2 Overrun Interrupt Enable \mbox{\Hypertarget{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_ae39c5d803a7a306d6f88150bba9af0eb}\label{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_ae39c5d803a7a306d6f88150bba9af0eb}} 
\index{EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}!OVR3@{OVR3}}
\index{OVR3@{OVR3}!EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}}
\doxysubsubsection{\texorpdfstring{OVR3}{OVR3}}
{\footnotesize\ttfamily uint32\+\_\+t EVSYS\+\_\+\+INTENCLR\+\_\+\+Type\+::\+OVR3}

bit\+: 3 Channel 3 Overrun Interrupt Enable \mbox{\Hypertarget{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_a1c927c18769f02ff6a27366fd0dd3fb7}\label{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_a1c927c18769f02ff6a27366fd0dd3fb7}} 
\index{EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}!OVR4@{OVR4}}
\index{OVR4@{OVR4}!EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}}
\doxysubsubsection{\texorpdfstring{OVR4}{OVR4}}
{\footnotesize\ttfamily uint32\+\_\+t EVSYS\+\_\+\+INTENCLR\+\_\+\+Type\+::\+OVR4}

bit\+: 4 Channel 4 Overrun Interrupt Enable \mbox{\Hypertarget{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_ae96e9300725a14f3e2259d28b0b89434}\label{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_ae96e9300725a14f3e2259d28b0b89434}} 
\index{EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}!OVR5@{OVR5}}
\index{OVR5@{OVR5}!EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}}
\doxysubsubsection{\texorpdfstring{OVR5}{OVR5}}
{\footnotesize\ttfamily uint32\+\_\+t EVSYS\+\_\+\+INTENCLR\+\_\+\+Type\+::\+OVR5}

bit\+: 5 Channel 5 Overrun Interrupt Enable \mbox{\Hypertarget{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_ac74b0dd2ecf30dd19220d19f9c29801e}\label{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_ac74b0dd2ecf30dd19220d19f9c29801e}} 
\index{EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}!OVR6@{OVR6}}
\index{OVR6@{OVR6}!EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}}
\doxysubsubsection{\texorpdfstring{OVR6}{OVR6}}
{\footnotesize\ttfamily uint32\+\_\+t EVSYS\+\_\+\+INTENCLR\+\_\+\+Type\+::\+OVR6}

bit\+: 6 Channel 6 Overrun Interrupt Enable \mbox{\Hypertarget{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_a241b50aab1823df3ecd58b3de2dd1db1}\label{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_a241b50aab1823df3ecd58b3de2dd1db1}} 
\index{EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}!OVR7@{OVR7}}
\index{OVR7@{OVR7}!EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}}
\doxysubsubsection{\texorpdfstring{OVR7}{OVR7}}
{\footnotesize\ttfamily uint32\+\_\+t EVSYS\+\_\+\+INTENCLR\+\_\+\+Type\+::\+OVR7}

bit\+: 7 Channel 7 Overrun Interrupt Enable \mbox{\Hypertarget{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_a6012f1ba196f2936f1ed198e05ff47e6}\label{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_a6012f1ba196f2936f1ed198e05ff47e6}} 
\index{EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}!reg@{reg}}
\index{reg@{reg}!EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}}
\doxysubsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint32\+\_\+t EVSYS\+\_\+\+INTENCLR\+\_\+\+Type\+::reg}

Type used for register access ~\newline
 \mbox{\Hypertarget{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_aa8831732e197c598962bf00fa2ca6410}\label{union_e_v_s_y_s___i_n_t_e_n_c_l_r___type_aa8831732e197c598962bf00fa2ca6410}} 
\index{EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}!vec@{vec}}
\index{vec@{vec}!EVSYS\_INTENCLR\_Type@{EVSYS\_INTENCLR\_Type}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  EVSYS\+\_\+\+INTENCLR\+\_\+\+Type\+::vec}

Structure used for vec access ~\newline
 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{component_2evsys_8h}{evsys.\+h}}\end{DoxyCompactItemize}
