
exit_escape_box_stm32f4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f04  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00021b64  080090a4  080090a4  000190a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802ac08  0802ac08  00040084  2**0
                  CONTENTS
  4 .ARM          00000008  0802ac08  0802ac08  0003ac08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802ac10  0802ac10  00040084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802ac10  0802ac10  0003ac10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0802ac14  0802ac14  0003ac14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  0802ac18  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000046d0  20000084  0802ac9c  00040084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004754  0802ac9c  00044754  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00040084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001749f  00000000  00000000  000400b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002f16  00000000  00000000  00057553  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001140  00000000  00000000  0005a470  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000fd8  00000000  00000000  0005b5b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00019405  00000000  00000000  0005c588  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000f86b  00000000  00000000  0007598d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008fec6  00000000  00000000  000851f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001150be  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004bb4  00000000  00000000  0011513c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000084 	.word	0x20000084
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800908c 	.word	0x0800908c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000088 	.word	0x20000088
 80001dc:	0800908c 	.word	0x0800908c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2uiz>:
 8000a2c:	004a      	lsls	r2, r1, #1
 8000a2e:	d211      	bcs.n	8000a54 <__aeabi_d2uiz+0x28>
 8000a30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a34:	d211      	bcs.n	8000a5a <__aeabi_d2uiz+0x2e>
 8000a36:	d50d      	bpl.n	8000a54 <__aeabi_d2uiz+0x28>
 8000a38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a40:	d40e      	bmi.n	8000a60 <__aeabi_d2uiz+0x34>
 8000a42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a5e:	d102      	bne.n	8000a66 <__aeabi_d2uiz+0x3a>
 8000a60:	f04f 30ff 	mov.w	r0, #4294967295
 8000a64:	4770      	bx	lr
 8000a66:	f04f 0000 	mov.w	r0, #0
 8000a6a:	4770      	bx	lr

08000a6c <__aeabi_uldivmod>:
 8000a6c:	b953      	cbnz	r3, 8000a84 <__aeabi_uldivmod+0x18>
 8000a6e:	b94a      	cbnz	r2, 8000a84 <__aeabi_uldivmod+0x18>
 8000a70:	2900      	cmp	r1, #0
 8000a72:	bf08      	it	eq
 8000a74:	2800      	cmpeq	r0, #0
 8000a76:	bf1c      	itt	ne
 8000a78:	f04f 31ff 	movne.w	r1, #4294967295
 8000a7c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a80:	f000 b972 	b.w	8000d68 <__aeabi_idiv0>
 8000a84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a8c:	f000 f806 	bl	8000a9c <__udivmoddi4>
 8000a90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a98:	b004      	add	sp, #16
 8000a9a:	4770      	bx	lr

08000a9c <__udivmoddi4>:
 8000a9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000aa0:	9e08      	ldr	r6, [sp, #32]
 8000aa2:	4604      	mov	r4, r0
 8000aa4:	4688      	mov	r8, r1
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d14b      	bne.n	8000b42 <__udivmoddi4+0xa6>
 8000aaa:	428a      	cmp	r2, r1
 8000aac:	4615      	mov	r5, r2
 8000aae:	d967      	bls.n	8000b80 <__udivmoddi4+0xe4>
 8000ab0:	fab2 f282 	clz	r2, r2
 8000ab4:	b14a      	cbz	r2, 8000aca <__udivmoddi4+0x2e>
 8000ab6:	f1c2 0720 	rsb	r7, r2, #32
 8000aba:	fa01 f302 	lsl.w	r3, r1, r2
 8000abe:	fa20 f707 	lsr.w	r7, r0, r7
 8000ac2:	4095      	lsls	r5, r2
 8000ac4:	ea47 0803 	orr.w	r8, r7, r3
 8000ac8:	4094      	lsls	r4, r2
 8000aca:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ace:	0c23      	lsrs	r3, r4, #16
 8000ad0:	fbb8 f7fe 	udiv	r7, r8, lr
 8000ad4:	fa1f fc85 	uxth.w	ip, r5
 8000ad8:	fb0e 8817 	mls	r8, lr, r7, r8
 8000adc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ae0:	fb07 f10c 	mul.w	r1, r7, ip
 8000ae4:	4299      	cmp	r1, r3
 8000ae6:	d909      	bls.n	8000afc <__udivmoddi4+0x60>
 8000ae8:	18eb      	adds	r3, r5, r3
 8000aea:	f107 30ff 	add.w	r0, r7, #4294967295
 8000aee:	f080 811b 	bcs.w	8000d28 <__udivmoddi4+0x28c>
 8000af2:	4299      	cmp	r1, r3
 8000af4:	f240 8118 	bls.w	8000d28 <__udivmoddi4+0x28c>
 8000af8:	3f02      	subs	r7, #2
 8000afa:	442b      	add	r3, r5
 8000afc:	1a5b      	subs	r3, r3, r1
 8000afe:	b2a4      	uxth	r4, r4
 8000b00:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b04:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b08:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b0c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b10:	45a4      	cmp	ip, r4
 8000b12:	d909      	bls.n	8000b28 <__udivmoddi4+0x8c>
 8000b14:	192c      	adds	r4, r5, r4
 8000b16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b1a:	f080 8107 	bcs.w	8000d2c <__udivmoddi4+0x290>
 8000b1e:	45a4      	cmp	ip, r4
 8000b20:	f240 8104 	bls.w	8000d2c <__udivmoddi4+0x290>
 8000b24:	3802      	subs	r0, #2
 8000b26:	442c      	add	r4, r5
 8000b28:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b2c:	eba4 040c 	sub.w	r4, r4, ip
 8000b30:	2700      	movs	r7, #0
 8000b32:	b11e      	cbz	r6, 8000b3c <__udivmoddi4+0xa0>
 8000b34:	40d4      	lsrs	r4, r2
 8000b36:	2300      	movs	r3, #0
 8000b38:	e9c6 4300 	strd	r4, r3, [r6]
 8000b3c:	4639      	mov	r1, r7
 8000b3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b42:	428b      	cmp	r3, r1
 8000b44:	d909      	bls.n	8000b5a <__udivmoddi4+0xbe>
 8000b46:	2e00      	cmp	r6, #0
 8000b48:	f000 80eb 	beq.w	8000d22 <__udivmoddi4+0x286>
 8000b4c:	2700      	movs	r7, #0
 8000b4e:	e9c6 0100 	strd	r0, r1, [r6]
 8000b52:	4638      	mov	r0, r7
 8000b54:	4639      	mov	r1, r7
 8000b56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b5a:	fab3 f783 	clz	r7, r3
 8000b5e:	2f00      	cmp	r7, #0
 8000b60:	d147      	bne.n	8000bf2 <__udivmoddi4+0x156>
 8000b62:	428b      	cmp	r3, r1
 8000b64:	d302      	bcc.n	8000b6c <__udivmoddi4+0xd0>
 8000b66:	4282      	cmp	r2, r0
 8000b68:	f200 80fa 	bhi.w	8000d60 <__udivmoddi4+0x2c4>
 8000b6c:	1a84      	subs	r4, r0, r2
 8000b6e:	eb61 0303 	sbc.w	r3, r1, r3
 8000b72:	2001      	movs	r0, #1
 8000b74:	4698      	mov	r8, r3
 8000b76:	2e00      	cmp	r6, #0
 8000b78:	d0e0      	beq.n	8000b3c <__udivmoddi4+0xa0>
 8000b7a:	e9c6 4800 	strd	r4, r8, [r6]
 8000b7e:	e7dd      	b.n	8000b3c <__udivmoddi4+0xa0>
 8000b80:	b902      	cbnz	r2, 8000b84 <__udivmoddi4+0xe8>
 8000b82:	deff      	udf	#255	; 0xff
 8000b84:	fab2 f282 	clz	r2, r2
 8000b88:	2a00      	cmp	r2, #0
 8000b8a:	f040 808f 	bne.w	8000cac <__udivmoddi4+0x210>
 8000b8e:	1b49      	subs	r1, r1, r5
 8000b90:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b94:	fa1f f885 	uxth.w	r8, r5
 8000b98:	2701      	movs	r7, #1
 8000b9a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000b9e:	0c23      	lsrs	r3, r4, #16
 8000ba0:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ba4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ba8:	fb08 f10c 	mul.w	r1, r8, ip
 8000bac:	4299      	cmp	r1, r3
 8000bae:	d907      	bls.n	8000bc0 <__udivmoddi4+0x124>
 8000bb0:	18eb      	adds	r3, r5, r3
 8000bb2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000bb6:	d202      	bcs.n	8000bbe <__udivmoddi4+0x122>
 8000bb8:	4299      	cmp	r1, r3
 8000bba:	f200 80cd 	bhi.w	8000d58 <__udivmoddi4+0x2bc>
 8000bbe:	4684      	mov	ip, r0
 8000bc0:	1a59      	subs	r1, r3, r1
 8000bc2:	b2a3      	uxth	r3, r4
 8000bc4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000bc8:	fb0e 1410 	mls	r4, lr, r0, r1
 8000bcc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000bd0:	fb08 f800 	mul.w	r8, r8, r0
 8000bd4:	45a0      	cmp	r8, r4
 8000bd6:	d907      	bls.n	8000be8 <__udivmoddi4+0x14c>
 8000bd8:	192c      	adds	r4, r5, r4
 8000bda:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bde:	d202      	bcs.n	8000be6 <__udivmoddi4+0x14a>
 8000be0:	45a0      	cmp	r8, r4
 8000be2:	f200 80b6 	bhi.w	8000d52 <__udivmoddi4+0x2b6>
 8000be6:	4618      	mov	r0, r3
 8000be8:	eba4 0408 	sub.w	r4, r4, r8
 8000bec:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bf0:	e79f      	b.n	8000b32 <__udivmoddi4+0x96>
 8000bf2:	f1c7 0c20 	rsb	ip, r7, #32
 8000bf6:	40bb      	lsls	r3, r7
 8000bf8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000bfc:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c00:	fa01 f407 	lsl.w	r4, r1, r7
 8000c04:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c08:	fa21 f30c 	lsr.w	r3, r1, ip
 8000c0c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000c10:	4325      	orrs	r5, r4
 8000c12:	fbb3 f9f8 	udiv	r9, r3, r8
 8000c16:	0c2c      	lsrs	r4, r5, #16
 8000c18:	fb08 3319 	mls	r3, r8, r9, r3
 8000c1c:	fa1f fa8e 	uxth.w	sl, lr
 8000c20:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000c24:	fb09 f40a 	mul.w	r4, r9, sl
 8000c28:	429c      	cmp	r4, r3
 8000c2a:	fa02 f207 	lsl.w	r2, r2, r7
 8000c2e:	fa00 f107 	lsl.w	r1, r0, r7
 8000c32:	d90b      	bls.n	8000c4c <__udivmoddi4+0x1b0>
 8000c34:	eb1e 0303 	adds.w	r3, lr, r3
 8000c38:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c3c:	f080 8087 	bcs.w	8000d4e <__udivmoddi4+0x2b2>
 8000c40:	429c      	cmp	r4, r3
 8000c42:	f240 8084 	bls.w	8000d4e <__udivmoddi4+0x2b2>
 8000c46:	f1a9 0902 	sub.w	r9, r9, #2
 8000c4a:	4473      	add	r3, lr
 8000c4c:	1b1b      	subs	r3, r3, r4
 8000c4e:	b2ad      	uxth	r5, r5
 8000c50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c54:	fb08 3310 	mls	r3, r8, r0, r3
 8000c58:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000c5c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000c60:	45a2      	cmp	sl, r4
 8000c62:	d908      	bls.n	8000c76 <__udivmoddi4+0x1da>
 8000c64:	eb1e 0404 	adds.w	r4, lr, r4
 8000c68:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c6c:	d26b      	bcs.n	8000d46 <__udivmoddi4+0x2aa>
 8000c6e:	45a2      	cmp	sl, r4
 8000c70:	d969      	bls.n	8000d46 <__udivmoddi4+0x2aa>
 8000c72:	3802      	subs	r0, #2
 8000c74:	4474      	add	r4, lr
 8000c76:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c7a:	fba0 8902 	umull	r8, r9, r0, r2
 8000c7e:	eba4 040a 	sub.w	r4, r4, sl
 8000c82:	454c      	cmp	r4, r9
 8000c84:	46c2      	mov	sl, r8
 8000c86:	464b      	mov	r3, r9
 8000c88:	d354      	bcc.n	8000d34 <__udivmoddi4+0x298>
 8000c8a:	d051      	beq.n	8000d30 <__udivmoddi4+0x294>
 8000c8c:	2e00      	cmp	r6, #0
 8000c8e:	d069      	beq.n	8000d64 <__udivmoddi4+0x2c8>
 8000c90:	ebb1 050a 	subs.w	r5, r1, sl
 8000c94:	eb64 0403 	sbc.w	r4, r4, r3
 8000c98:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000c9c:	40fd      	lsrs	r5, r7
 8000c9e:	40fc      	lsrs	r4, r7
 8000ca0:	ea4c 0505 	orr.w	r5, ip, r5
 8000ca4:	e9c6 5400 	strd	r5, r4, [r6]
 8000ca8:	2700      	movs	r7, #0
 8000caa:	e747      	b.n	8000b3c <__udivmoddi4+0xa0>
 8000cac:	f1c2 0320 	rsb	r3, r2, #32
 8000cb0:	fa20 f703 	lsr.w	r7, r0, r3
 8000cb4:	4095      	lsls	r5, r2
 8000cb6:	fa01 f002 	lsl.w	r0, r1, r2
 8000cba:	fa21 f303 	lsr.w	r3, r1, r3
 8000cbe:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cc2:	4338      	orrs	r0, r7
 8000cc4:	0c01      	lsrs	r1, r0, #16
 8000cc6:	fbb3 f7fe 	udiv	r7, r3, lr
 8000cca:	fa1f f885 	uxth.w	r8, r5
 8000cce:	fb0e 3317 	mls	r3, lr, r7, r3
 8000cd2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cd6:	fb07 f308 	mul.w	r3, r7, r8
 8000cda:	428b      	cmp	r3, r1
 8000cdc:	fa04 f402 	lsl.w	r4, r4, r2
 8000ce0:	d907      	bls.n	8000cf2 <__udivmoddi4+0x256>
 8000ce2:	1869      	adds	r1, r5, r1
 8000ce4:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ce8:	d22f      	bcs.n	8000d4a <__udivmoddi4+0x2ae>
 8000cea:	428b      	cmp	r3, r1
 8000cec:	d92d      	bls.n	8000d4a <__udivmoddi4+0x2ae>
 8000cee:	3f02      	subs	r7, #2
 8000cf0:	4429      	add	r1, r5
 8000cf2:	1acb      	subs	r3, r1, r3
 8000cf4:	b281      	uxth	r1, r0
 8000cf6:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cfa:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cfe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d02:	fb00 f308 	mul.w	r3, r0, r8
 8000d06:	428b      	cmp	r3, r1
 8000d08:	d907      	bls.n	8000d1a <__udivmoddi4+0x27e>
 8000d0a:	1869      	adds	r1, r5, r1
 8000d0c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d10:	d217      	bcs.n	8000d42 <__udivmoddi4+0x2a6>
 8000d12:	428b      	cmp	r3, r1
 8000d14:	d915      	bls.n	8000d42 <__udivmoddi4+0x2a6>
 8000d16:	3802      	subs	r0, #2
 8000d18:	4429      	add	r1, r5
 8000d1a:	1ac9      	subs	r1, r1, r3
 8000d1c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d20:	e73b      	b.n	8000b9a <__udivmoddi4+0xfe>
 8000d22:	4637      	mov	r7, r6
 8000d24:	4630      	mov	r0, r6
 8000d26:	e709      	b.n	8000b3c <__udivmoddi4+0xa0>
 8000d28:	4607      	mov	r7, r0
 8000d2a:	e6e7      	b.n	8000afc <__udivmoddi4+0x60>
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	e6fb      	b.n	8000b28 <__udivmoddi4+0x8c>
 8000d30:	4541      	cmp	r1, r8
 8000d32:	d2ab      	bcs.n	8000c8c <__udivmoddi4+0x1f0>
 8000d34:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d38:	eb69 020e 	sbc.w	r2, r9, lr
 8000d3c:	3801      	subs	r0, #1
 8000d3e:	4613      	mov	r3, r2
 8000d40:	e7a4      	b.n	8000c8c <__udivmoddi4+0x1f0>
 8000d42:	4660      	mov	r0, ip
 8000d44:	e7e9      	b.n	8000d1a <__udivmoddi4+0x27e>
 8000d46:	4618      	mov	r0, r3
 8000d48:	e795      	b.n	8000c76 <__udivmoddi4+0x1da>
 8000d4a:	4667      	mov	r7, ip
 8000d4c:	e7d1      	b.n	8000cf2 <__udivmoddi4+0x256>
 8000d4e:	4681      	mov	r9, r0
 8000d50:	e77c      	b.n	8000c4c <__udivmoddi4+0x1b0>
 8000d52:	3802      	subs	r0, #2
 8000d54:	442c      	add	r4, r5
 8000d56:	e747      	b.n	8000be8 <__udivmoddi4+0x14c>
 8000d58:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d5c:	442b      	add	r3, r5
 8000d5e:	e72f      	b.n	8000bc0 <__udivmoddi4+0x124>
 8000d60:	4638      	mov	r0, r7
 8000d62:	e708      	b.n	8000b76 <__udivmoddi4+0xda>
 8000d64:	4637      	mov	r7, r6
 8000d66:	e6e9      	b.n	8000b3c <__udivmoddi4+0xa0>

08000d68 <__aeabi_idiv0>:
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop

08000d6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d70:	4b0e      	ldr	r3, [pc, #56]	; (8000dac <HAL_Init+0x40>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4a0d      	ldr	r2, [pc, #52]	; (8000dac <HAL_Init+0x40>)
 8000d76:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d7a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d7c:	4b0b      	ldr	r3, [pc, #44]	; (8000dac <HAL_Init+0x40>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	4a0a      	ldr	r2, [pc, #40]	; (8000dac <HAL_Init+0x40>)
 8000d82:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d86:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d88:	4b08      	ldr	r3, [pc, #32]	; (8000dac <HAL_Init+0x40>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4a07      	ldr	r2, [pc, #28]	; (8000dac <HAL_Init+0x40>)
 8000d8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d92:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d94:	2003      	movs	r0, #3
 8000d96:	f000 f955 	bl	8001044 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d9a:	200f      	movs	r0, #15
 8000d9c:	f000 f810 	bl	8000dc0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000da0:	f000 f806 	bl	8000db0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000da4:	2300      	movs	r3, #0
}
 8000da6:	4618      	mov	r0, r3
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	40023c00 	.word	0x40023c00

08000db0 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8000db0:	b480      	push	{r7}
 8000db2:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8000db4:	bf00      	nop
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr
	...

08000dc0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dc8:	4b12      	ldr	r3, [pc, #72]	; (8000e14 <HAL_InitTick+0x54>)
 8000dca:	681a      	ldr	r2, [r3, #0]
 8000dcc:	4b12      	ldr	r3, [pc, #72]	; (8000e18 <HAL_InitTick+0x58>)
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dd6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dda:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dde:	4618      	mov	r0, r3
 8000de0:	f000 f965 	bl	80010ae <HAL_SYSTICK_Config>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d001      	beq.n	8000dee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000dea:	2301      	movs	r3, #1
 8000dec:	e00e      	b.n	8000e0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	2b0f      	cmp	r3, #15
 8000df2:	d80a      	bhi.n	8000e0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000df4:	2200      	movs	r2, #0
 8000df6:	6879      	ldr	r1, [r7, #4]
 8000df8:	f04f 30ff 	mov.w	r0, #4294967295
 8000dfc:	f000 f92d 	bl	800105a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e00:	4a06      	ldr	r2, [pc, #24]	; (8000e1c <HAL_InitTick+0x5c>)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e06:	2300      	movs	r3, #0
 8000e08:	e000      	b.n	8000e0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e0a:	2301      	movs	r3, #1
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	3708      	adds	r7, #8
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	20000008 	.word	0x20000008
 8000e18:	20000004 	.word	0x20000004
 8000e1c:	20000000 	.word	0x20000000

08000e20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e24:	4b06      	ldr	r3, [pc, #24]	; (8000e40 <HAL_IncTick+0x20>)
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	461a      	mov	r2, r3
 8000e2a:	4b06      	ldr	r3, [pc, #24]	; (8000e44 <HAL_IncTick+0x24>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	4413      	add	r3, r2
 8000e30:	4a04      	ldr	r2, [pc, #16]	; (8000e44 <HAL_IncTick+0x24>)
 8000e32:	6013      	str	r3, [r2, #0]
}
 8000e34:	bf00      	nop
 8000e36:	46bd      	mov	sp, r7
 8000e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop
 8000e40:	20000004 	.word	0x20000004
 8000e44:	200002e4 	.word	0x200002e4

08000e48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e4c:	4b03      	ldr	r3, [pc, #12]	; (8000e5c <HAL_GetTick+0x14>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop
 8000e5c:	200002e4 	.word	0x200002e4

08000e60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b084      	sub	sp, #16
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e68:	f7ff ffee 	bl	8000e48 <HAL_GetTick>
 8000e6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e78:	d005      	beq.n	8000e86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e7a:	4b09      	ldr	r3, [pc, #36]	; (8000ea0 <HAL_Delay+0x40>)
 8000e7c:	781b      	ldrb	r3, [r3, #0]
 8000e7e:	461a      	mov	r2, r3
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	4413      	add	r3, r2
 8000e84:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e86:	bf00      	nop
 8000e88:	f7ff ffde 	bl	8000e48 <HAL_GetTick>
 8000e8c:	4602      	mov	r2, r0
 8000e8e:	68bb      	ldr	r3, [r7, #8]
 8000e90:	1ad3      	subs	r3, r2, r3
 8000e92:	68fa      	ldr	r2, [r7, #12]
 8000e94:	429a      	cmp	r2, r3
 8000e96:	d8f7      	bhi.n	8000e88 <HAL_Delay+0x28>
  {
  }
}
 8000e98:	bf00      	nop
 8000e9a:	3710      	adds	r7, #16
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	20000004 	.word	0x20000004

08000ea4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b085      	sub	sp, #20
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	f003 0307 	and.w	r3, r3, #7
 8000eb2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000eb4:	4b0c      	ldr	r3, [pc, #48]	; (8000ee8 <__NVIC_SetPriorityGrouping+0x44>)
 8000eb6:	68db      	ldr	r3, [r3, #12]
 8000eb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eba:	68ba      	ldr	r2, [r7, #8]
 8000ebc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ec8:	68bb      	ldr	r3, [r7, #8]
 8000eca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ecc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ed0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ed4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ed6:	4a04      	ldr	r2, [pc, #16]	; (8000ee8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ed8:	68bb      	ldr	r3, [r7, #8]
 8000eda:	60d3      	str	r3, [r2, #12]
}
 8000edc:	bf00      	nop
 8000ede:	3714      	adds	r7, #20
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee6:	4770      	bx	lr
 8000ee8:	e000ed00 	.word	0xe000ed00

08000eec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ef0:	4b04      	ldr	r3, [pc, #16]	; (8000f04 <__NVIC_GetPriorityGrouping+0x18>)
 8000ef2:	68db      	ldr	r3, [r3, #12]
 8000ef4:	0a1b      	lsrs	r3, r3, #8
 8000ef6:	f003 0307 	and.w	r3, r3, #7
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr
 8000f04:	e000ed00 	.word	0xe000ed00

08000f08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b083      	sub	sp, #12
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	4603      	mov	r3, r0
 8000f10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	db0b      	blt.n	8000f32 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f1a:	79fb      	ldrb	r3, [r7, #7]
 8000f1c:	f003 021f 	and.w	r2, r3, #31
 8000f20:	4907      	ldr	r1, [pc, #28]	; (8000f40 <__NVIC_EnableIRQ+0x38>)
 8000f22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f26:	095b      	lsrs	r3, r3, #5
 8000f28:	2001      	movs	r0, #1
 8000f2a:	fa00 f202 	lsl.w	r2, r0, r2
 8000f2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f32:	bf00      	nop
 8000f34:	370c      	adds	r7, #12
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop
 8000f40:	e000e100 	.word	0xe000e100

08000f44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	6039      	str	r1, [r7, #0]
 8000f4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	db0a      	blt.n	8000f6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	b2da      	uxtb	r2, r3
 8000f5c:	490c      	ldr	r1, [pc, #48]	; (8000f90 <__NVIC_SetPriority+0x4c>)
 8000f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f62:	0112      	lsls	r2, r2, #4
 8000f64:	b2d2      	uxtb	r2, r2
 8000f66:	440b      	add	r3, r1
 8000f68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f6c:	e00a      	b.n	8000f84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	b2da      	uxtb	r2, r3
 8000f72:	4908      	ldr	r1, [pc, #32]	; (8000f94 <__NVIC_SetPriority+0x50>)
 8000f74:	79fb      	ldrb	r3, [r7, #7]
 8000f76:	f003 030f 	and.w	r3, r3, #15
 8000f7a:	3b04      	subs	r3, #4
 8000f7c:	0112      	lsls	r2, r2, #4
 8000f7e:	b2d2      	uxtb	r2, r2
 8000f80:	440b      	add	r3, r1
 8000f82:	761a      	strb	r2, [r3, #24]
}
 8000f84:	bf00      	nop
 8000f86:	370c      	adds	r7, #12
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8e:	4770      	bx	lr
 8000f90:	e000e100 	.word	0xe000e100
 8000f94:	e000ed00 	.word	0xe000ed00

08000f98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b089      	sub	sp, #36	; 0x24
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	60f8      	str	r0, [r7, #12]
 8000fa0:	60b9      	str	r1, [r7, #8]
 8000fa2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	f003 0307 	and.w	r3, r3, #7
 8000faa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fac:	69fb      	ldr	r3, [r7, #28]
 8000fae:	f1c3 0307 	rsb	r3, r3, #7
 8000fb2:	2b04      	cmp	r3, #4
 8000fb4:	bf28      	it	cs
 8000fb6:	2304      	movcs	r3, #4
 8000fb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fba:	69fb      	ldr	r3, [r7, #28]
 8000fbc:	3304      	adds	r3, #4
 8000fbe:	2b06      	cmp	r3, #6
 8000fc0:	d902      	bls.n	8000fc8 <NVIC_EncodePriority+0x30>
 8000fc2:	69fb      	ldr	r3, [r7, #28]
 8000fc4:	3b03      	subs	r3, #3
 8000fc6:	e000      	b.n	8000fca <NVIC_EncodePriority+0x32>
 8000fc8:	2300      	movs	r3, #0
 8000fca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fcc:	f04f 32ff 	mov.w	r2, #4294967295
 8000fd0:	69bb      	ldr	r3, [r7, #24]
 8000fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd6:	43da      	mvns	r2, r3
 8000fd8:	68bb      	ldr	r3, [r7, #8]
 8000fda:	401a      	ands	r2, r3
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fe0:	f04f 31ff 	mov.w	r1, #4294967295
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	fa01 f303 	lsl.w	r3, r1, r3
 8000fea:	43d9      	mvns	r1, r3
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ff0:	4313      	orrs	r3, r2
         );
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	3724      	adds	r7, #36	; 0x24
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr
	...

08001000 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	3b01      	subs	r3, #1
 800100c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001010:	d301      	bcc.n	8001016 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001012:	2301      	movs	r3, #1
 8001014:	e00f      	b.n	8001036 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001016:	4a0a      	ldr	r2, [pc, #40]	; (8001040 <SysTick_Config+0x40>)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	3b01      	subs	r3, #1
 800101c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800101e:	210f      	movs	r1, #15
 8001020:	f04f 30ff 	mov.w	r0, #4294967295
 8001024:	f7ff ff8e 	bl	8000f44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001028:	4b05      	ldr	r3, [pc, #20]	; (8001040 <SysTick_Config+0x40>)
 800102a:	2200      	movs	r2, #0
 800102c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800102e:	4b04      	ldr	r3, [pc, #16]	; (8001040 <SysTick_Config+0x40>)
 8001030:	2207      	movs	r2, #7
 8001032:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001034:	2300      	movs	r3, #0
}
 8001036:	4618      	mov	r0, r3
 8001038:	3708      	adds	r7, #8
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	e000e010 	.word	0xe000e010

08001044 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800104c:	6878      	ldr	r0, [r7, #4]
 800104e:	f7ff ff29 	bl	8000ea4 <__NVIC_SetPriorityGrouping>
}
 8001052:	bf00      	nop
 8001054:	3708      	adds	r7, #8
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}

0800105a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800105a:	b580      	push	{r7, lr}
 800105c:	b086      	sub	sp, #24
 800105e:	af00      	add	r7, sp, #0
 8001060:	4603      	mov	r3, r0
 8001062:	60b9      	str	r1, [r7, #8]
 8001064:	607a      	str	r2, [r7, #4]
 8001066:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001068:	2300      	movs	r3, #0
 800106a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800106c:	f7ff ff3e 	bl	8000eec <__NVIC_GetPriorityGrouping>
 8001070:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001072:	687a      	ldr	r2, [r7, #4]
 8001074:	68b9      	ldr	r1, [r7, #8]
 8001076:	6978      	ldr	r0, [r7, #20]
 8001078:	f7ff ff8e 	bl	8000f98 <NVIC_EncodePriority>
 800107c:	4602      	mov	r2, r0
 800107e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001082:	4611      	mov	r1, r2
 8001084:	4618      	mov	r0, r3
 8001086:	f7ff ff5d 	bl	8000f44 <__NVIC_SetPriority>
}
 800108a:	bf00      	nop
 800108c:	3718      	adds	r7, #24
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}

08001092 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001092:	b580      	push	{r7, lr}
 8001094:	b082      	sub	sp, #8
 8001096:	af00      	add	r7, sp, #0
 8001098:	4603      	mov	r3, r0
 800109a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800109c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a0:	4618      	mov	r0, r3
 80010a2:	f7ff ff31 	bl	8000f08 <__NVIC_EnableIRQ>
}
 80010a6:	bf00      	nop
 80010a8:	3708      	adds	r7, #8
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}

080010ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010ae:	b580      	push	{r7, lr}
 80010b0:	b082      	sub	sp, #8
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010b6:	6878      	ldr	r0, [r7, #4]
 80010b8:	f7ff ffa2 	bl	8001000 <SysTick_Config>
 80010bc:	4603      	mov	r3, r0
}
 80010be:	4618      	mov	r0, r3
 80010c0:	3708      	adds	r7, #8
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}

080010c6 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80010c6:	b580      	push	{r7, lr}
 80010c8:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80010ca:	f000 f802 	bl	80010d2 <HAL_SYSTICK_Callback>
}
 80010ce:	bf00      	nop
 80010d0:	bd80      	pop	{r7, pc}

080010d2 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80010d2:	b480      	push	{r7}
 80010d4:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80010d6:	bf00      	nop
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr

080010e0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b086      	sub	sp, #24
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80010e8:	2300      	movs	r3, #0
 80010ea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80010ec:	f7ff feac 	bl	8000e48 <HAL_GetTick>
 80010f0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d101      	bne.n	80010fc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80010f8:	2301      	movs	r3, #1
 80010fa:	e099      	b.n	8001230 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2200      	movs	r2, #0
 8001100:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	2202      	movs	r2, #2
 8001108:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f022 0201 	bic.w	r2, r2, #1
 800111a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800111c:	e00f      	b.n	800113e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800111e:	f7ff fe93 	bl	8000e48 <HAL_GetTick>
 8001122:	4602      	mov	r2, r0
 8001124:	693b      	ldr	r3, [r7, #16]
 8001126:	1ad3      	subs	r3, r2, r3
 8001128:	2b05      	cmp	r3, #5
 800112a:	d908      	bls.n	800113e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2220      	movs	r2, #32
 8001130:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2203      	movs	r2, #3
 8001136:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800113a:	2303      	movs	r3, #3
 800113c:	e078      	b.n	8001230 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f003 0301 	and.w	r3, r3, #1
 8001148:	2b00      	cmp	r3, #0
 800114a:	d1e8      	bne.n	800111e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001154:	697a      	ldr	r2, [r7, #20]
 8001156:	4b38      	ldr	r3, [pc, #224]	; (8001238 <HAL_DMA_Init+0x158>)
 8001158:	4013      	ands	r3, r2
 800115a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	685a      	ldr	r2, [r3, #4]
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	689b      	ldr	r3, [r3, #8]
 8001164:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800116a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	691b      	ldr	r3, [r3, #16]
 8001170:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001176:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	699b      	ldr	r3, [r3, #24]
 800117c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001182:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	6a1b      	ldr	r3, [r3, #32]
 8001188:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800118a:	697a      	ldr	r2, [r7, #20]
 800118c:	4313      	orrs	r3, r2
 800118e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001194:	2b04      	cmp	r3, #4
 8001196:	d107      	bne.n	80011a8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a0:	4313      	orrs	r3, r2
 80011a2:	697a      	ldr	r2, [r7, #20]
 80011a4:	4313      	orrs	r3, r2
 80011a6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	697a      	ldr	r2, [r7, #20]
 80011ae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	695b      	ldr	r3, [r3, #20]
 80011b6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	f023 0307 	bic.w	r3, r3, #7
 80011be:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011c4:	697a      	ldr	r2, [r7, #20]
 80011c6:	4313      	orrs	r3, r2
 80011c8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ce:	2b04      	cmp	r3, #4
 80011d0:	d117      	bne.n	8001202 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011d6:	697a      	ldr	r2, [r7, #20]
 80011d8:	4313      	orrs	r3, r2
 80011da:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d00e      	beq.n	8001202 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80011e4:	6878      	ldr	r0, [r7, #4]
 80011e6:	f000 f907 	bl	80013f8 <DMA_CheckFifoParam>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d008      	beq.n	8001202 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2240      	movs	r2, #64	; 0x40
 80011f4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	2201      	movs	r2, #1
 80011fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80011fe:	2301      	movs	r3, #1
 8001200:	e016      	b.n	8001230 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	697a      	ldr	r2, [r7, #20]
 8001208:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800120a:	6878      	ldr	r0, [r7, #4]
 800120c:	f000 f8be 	bl	800138c <DMA_CalcBaseAndBitshift>
 8001210:	4603      	mov	r3, r0
 8001212:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001218:	223f      	movs	r2, #63	; 0x3f
 800121a:	409a      	lsls	r2, r3
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2200      	movs	r2, #0
 8001224:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	2201      	movs	r2, #1
 800122a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800122e:	2300      	movs	r3, #0
}
 8001230:	4618      	mov	r0, r3
 8001232:	3718      	adds	r7, #24
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	f010803f 	.word	0xf010803f

0800123c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b086      	sub	sp, #24
 8001240:	af00      	add	r7, sp, #0
 8001242:	60f8      	str	r0, [r7, #12]
 8001244:	60b9      	str	r1, [r7, #8]
 8001246:	607a      	str	r2, [r7, #4]
 8001248:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800124a:	2300      	movs	r3, #0
 800124c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001252:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800125a:	2b01      	cmp	r3, #1
 800125c:	d101      	bne.n	8001262 <HAL_DMA_Start_IT+0x26>
 800125e:	2302      	movs	r3, #2
 8001260:	e040      	b.n	80012e4 <HAL_DMA_Start_IT+0xa8>
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	2201      	movs	r2, #1
 8001266:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001270:	b2db      	uxtb	r3, r3
 8001272:	2b01      	cmp	r3, #1
 8001274:	d12f      	bne.n	80012d6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	2202      	movs	r2, #2
 800127a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	2200      	movs	r2, #0
 8001282:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	687a      	ldr	r2, [r7, #4]
 8001288:	68b9      	ldr	r1, [r7, #8]
 800128a:	68f8      	ldr	r0, [r7, #12]
 800128c:	f000 f850 	bl	8001330 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001294:	223f      	movs	r2, #63	; 0x3f
 8001296:	409a      	lsls	r2, r3
 8001298:	693b      	ldr	r3, [r7, #16]
 800129a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f042 0216 	orr.w	r2, r2, #22
 80012aa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d007      	beq.n	80012c4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	681a      	ldr	r2, [r3, #0]
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f042 0208 	orr.w	r2, r2, #8
 80012c2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	681a      	ldr	r2, [r3, #0]
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f042 0201 	orr.w	r2, r2, #1
 80012d2:	601a      	str	r2, [r3, #0]
 80012d4:	e005      	b.n	80012e2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	2200      	movs	r2, #0
 80012da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80012de:	2302      	movs	r3, #2
 80012e0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80012e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	3718      	adds	r7, #24
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}

080012ec <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b083      	sub	sp, #12
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	2b02      	cmp	r3, #2
 80012fe:	d004      	beq.n	800130a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2280      	movs	r2, #128	; 0x80
 8001304:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001306:	2301      	movs	r3, #1
 8001308:	e00c      	b.n	8001324 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	2205      	movs	r2, #5
 800130e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	681a      	ldr	r2, [r3, #0]
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f022 0201 	bic.w	r2, r2, #1
 8001320:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001322:	2300      	movs	r3, #0
}
 8001324:	4618      	mov	r0, r3
 8001326:	370c      	adds	r7, #12
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr

08001330 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001330:	b480      	push	{r7}
 8001332:	b085      	sub	sp, #20
 8001334:	af00      	add	r7, sp, #0
 8001336:	60f8      	str	r0, [r7, #12]
 8001338:	60b9      	str	r1, [r7, #8]
 800133a:	607a      	str	r2, [r7, #4]
 800133c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	681a      	ldr	r2, [r3, #0]
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800134c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	683a      	ldr	r2, [r7, #0]
 8001354:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	689b      	ldr	r3, [r3, #8]
 800135a:	2b40      	cmp	r3, #64	; 0x40
 800135c:	d108      	bne.n	8001370 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	687a      	ldr	r2, [r7, #4]
 8001364:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	68ba      	ldr	r2, [r7, #8]
 800136c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800136e:	e007      	b.n	8001380 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	68ba      	ldr	r2, [r7, #8]
 8001376:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	687a      	ldr	r2, [r7, #4]
 800137e:	60da      	str	r2, [r3, #12]
}
 8001380:	bf00      	nop
 8001382:	3714      	adds	r7, #20
 8001384:	46bd      	mov	sp, r7
 8001386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138a:	4770      	bx	lr

0800138c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800138c:	b480      	push	{r7}
 800138e:	b085      	sub	sp, #20
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	b2db      	uxtb	r3, r3
 800139a:	3b10      	subs	r3, #16
 800139c:	4a14      	ldr	r2, [pc, #80]	; (80013f0 <DMA_CalcBaseAndBitshift+0x64>)
 800139e:	fba2 2303 	umull	r2, r3, r2, r3
 80013a2:	091b      	lsrs	r3, r3, #4
 80013a4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80013a6:	4a13      	ldr	r2, [pc, #76]	; (80013f4 <DMA_CalcBaseAndBitshift+0x68>)
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	4413      	add	r3, r2
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	461a      	mov	r2, r3
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	2b03      	cmp	r3, #3
 80013b8:	d909      	bls.n	80013ce <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80013c2:	f023 0303 	bic.w	r3, r3, #3
 80013c6:	1d1a      	adds	r2, r3, #4
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	659a      	str	r2, [r3, #88]	; 0x58
 80013cc:	e007      	b.n	80013de <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80013d6:	f023 0303 	bic.w	r3, r3, #3
 80013da:	687a      	ldr	r2, [r7, #4]
 80013dc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3714      	adds	r7, #20
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop
 80013f0:	aaaaaaab 	.word	0xaaaaaaab
 80013f4:	0800942c 	.word	0x0800942c

080013f8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b085      	sub	sp, #20
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001400:	2300      	movs	r3, #0
 8001402:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001408:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	699b      	ldr	r3, [r3, #24]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d11f      	bne.n	8001452 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001412:	68bb      	ldr	r3, [r7, #8]
 8001414:	2b03      	cmp	r3, #3
 8001416:	d855      	bhi.n	80014c4 <DMA_CheckFifoParam+0xcc>
 8001418:	a201      	add	r2, pc, #4	; (adr r2, 8001420 <DMA_CheckFifoParam+0x28>)
 800141a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800141e:	bf00      	nop
 8001420:	08001431 	.word	0x08001431
 8001424:	08001443 	.word	0x08001443
 8001428:	08001431 	.word	0x08001431
 800142c:	080014c5 	.word	0x080014c5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001434:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001438:	2b00      	cmp	r3, #0
 800143a:	d045      	beq.n	80014c8 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800143c:	2301      	movs	r3, #1
 800143e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001440:	e042      	b.n	80014c8 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001446:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800144a:	d13f      	bne.n	80014cc <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800144c:	2301      	movs	r3, #1
 800144e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001450:	e03c      	b.n	80014cc <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	699b      	ldr	r3, [r3, #24]
 8001456:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800145a:	d121      	bne.n	80014a0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	2b03      	cmp	r3, #3
 8001460:	d836      	bhi.n	80014d0 <DMA_CheckFifoParam+0xd8>
 8001462:	a201      	add	r2, pc, #4	; (adr r2, 8001468 <DMA_CheckFifoParam+0x70>)
 8001464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001468:	08001479 	.word	0x08001479
 800146c:	0800147f 	.word	0x0800147f
 8001470:	08001479 	.word	0x08001479
 8001474:	08001491 	.word	0x08001491
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001478:	2301      	movs	r3, #1
 800147a:	73fb      	strb	r3, [r7, #15]
      break;
 800147c:	e02f      	b.n	80014de <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001482:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001486:	2b00      	cmp	r3, #0
 8001488:	d024      	beq.n	80014d4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800148a:	2301      	movs	r3, #1
 800148c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800148e:	e021      	b.n	80014d4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001494:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001498:	d11e      	bne.n	80014d8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800149a:	2301      	movs	r3, #1
 800149c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800149e:	e01b      	b.n	80014d8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	2b02      	cmp	r3, #2
 80014a4:	d902      	bls.n	80014ac <DMA_CheckFifoParam+0xb4>
 80014a6:	2b03      	cmp	r3, #3
 80014a8:	d003      	beq.n	80014b2 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80014aa:	e018      	b.n	80014de <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80014ac:	2301      	movs	r3, #1
 80014ae:	73fb      	strb	r3, [r7, #15]
      break;
 80014b0:	e015      	b.n	80014de <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014b6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d00e      	beq.n	80014dc <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80014be:	2301      	movs	r3, #1
 80014c0:	73fb      	strb	r3, [r7, #15]
      break;
 80014c2:	e00b      	b.n	80014dc <DMA_CheckFifoParam+0xe4>
      break;
 80014c4:	bf00      	nop
 80014c6:	e00a      	b.n	80014de <DMA_CheckFifoParam+0xe6>
      break;
 80014c8:	bf00      	nop
 80014ca:	e008      	b.n	80014de <DMA_CheckFifoParam+0xe6>
      break;
 80014cc:	bf00      	nop
 80014ce:	e006      	b.n	80014de <DMA_CheckFifoParam+0xe6>
      break;
 80014d0:	bf00      	nop
 80014d2:	e004      	b.n	80014de <DMA_CheckFifoParam+0xe6>
      break;
 80014d4:	bf00      	nop
 80014d6:	e002      	b.n	80014de <DMA_CheckFifoParam+0xe6>
      break;   
 80014d8:	bf00      	nop
 80014da:	e000      	b.n	80014de <DMA_CheckFifoParam+0xe6>
      break;
 80014dc:	bf00      	nop
    }
  } 
  
  return status; 
 80014de:	7bfb      	ldrb	r3, [r7, #15]
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	3714      	adds	r7, #20
 80014e4:	46bd      	mov	sp, r7
 80014e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ea:	4770      	bx	lr

080014ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b089      	sub	sp, #36	; 0x24
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
 80014f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80014f6:	2300      	movs	r3, #0
 80014f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80014fa:	2300      	movs	r3, #0
 80014fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80014fe:	2300      	movs	r3, #0
 8001500:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001502:	2300      	movs	r3, #0
 8001504:	61fb      	str	r3, [r7, #28]
 8001506:	e159      	b.n	80017bc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001508:	2201      	movs	r2, #1
 800150a:	69fb      	ldr	r3, [r7, #28]
 800150c:	fa02 f303 	lsl.w	r3, r2, r3
 8001510:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	697a      	ldr	r2, [r7, #20]
 8001518:	4013      	ands	r3, r2
 800151a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800151c:	693a      	ldr	r2, [r7, #16]
 800151e:	697b      	ldr	r3, [r7, #20]
 8001520:	429a      	cmp	r2, r3
 8001522:	f040 8148 	bne.w	80017b6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	2b01      	cmp	r3, #1
 800152c:	d00b      	beq.n	8001546 <HAL_GPIO_Init+0x5a>
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	2b02      	cmp	r3, #2
 8001534:	d007      	beq.n	8001546 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800153a:	2b11      	cmp	r3, #17
 800153c:	d003      	beq.n	8001546 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	685b      	ldr	r3, [r3, #4]
 8001542:	2b12      	cmp	r3, #18
 8001544:	d130      	bne.n	80015a8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	689b      	ldr	r3, [r3, #8]
 800154a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800154c:	69fb      	ldr	r3, [r7, #28]
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	2203      	movs	r2, #3
 8001552:	fa02 f303 	lsl.w	r3, r2, r3
 8001556:	43db      	mvns	r3, r3
 8001558:	69ba      	ldr	r2, [r7, #24]
 800155a:	4013      	ands	r3, r2
 800155c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	68da      	ldr	r2, [r3, #12]
 8001562:	69fb      	ldr	r3, [r7, #28]
 8001564:	005b      	lsls	r3, r3, #1
 8001566:	fa02 f303 	lsl.w	r3, r2, r3
 800156a:	69ba      	ldr	r2, [r7, #24]
 800156c:	4313      	orrs	r3, r2
 800156e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	69ba      	ldr	r2, [r7, #24]
 8001574:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800157c:	2201      	movs	r2, #1
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	fa02 f303 	lsl.w	r3, r2, r3
 8001584:	43db      	mvns	r3, r3
 8001586:	69ba      	ldr	r2, [r7, #24]
 8001588:	4013      	ands	r3, r2
 800158a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	091b      	lsrs	r3, r3, #4
 8001592:	f003 0201 	and.w	r2, r3, #1
 8001596:	69fb      	ldr	r3, [r7, #28]
 8001598:	fa02 f303 	lsl.w	r3, r2, r3
 800159c:	69ba      	ldr	r2, [r7, #24]
 800159e:	4313      	orrs	r3, r2
 80015a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	69ba      	ldr	r2, [r7, #24]
 80015a6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	68db      	ldr	r3, [r3, #12]
 80015ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80015ae:	69fb      	ldr	r3, [r7, #28]
 80015b0:	005b      	lsls	r3, r3, #1
 80015b2:	2203      	movs	r2, #3
 80015b4:	fa02 f303 	lsl.w	r3, r2, r3
 80015b8:	43db      	mvns	r3, r3
 80015ba:	69ba      	ldr	r2, [r7, #24]
 80015bc:	4013      	ands	r3, r2
 80015be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	689a      	ldr	r2, [r3, #8]
 80015c4:	69fb      	ldr	r3, [r7, #28]
 80015c6:	005b      	lsls	r3, r3, #1
 80015c8:	fa02 f303 	lsl.w	r3, r2, r3
 80015cc:	69ba      	ldr	r2, [r7, #24]
 80015ce:	4313      	orrs	r3, r2
 80015d0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	69ba      	ldr	r2, [r7, #24]
 80015d6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	2b02      	cmp	r3, #2
 80015de:	d003      	beq.n	80015e8 <HAL_GPIO_Init+0xfc>
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	2b12      	cmp	r3, #18
 80015e6:	d123      	bne.n	8001630 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80015e8:	69fb      	ldr	r3, [r7, #28]
 80015ea:	08da      	lsrs	r2, r3, #3
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	3208      	adds	r2, #8
 80015f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80015f6:	69fb      	ldr	r3, [r7, #28]
 80015f8:	f003 0307 	and.w	r3, r3, #7
 80015fc:	009b      	lsls	r3, r3, #2
 80015fe:	220f      	movs	r2, #15
 8001600:	fa02 f303 	lsl.w	r3, r2, r3
 8001604:	43db      	mvns	r3, r3
 8001606:	69ba      	ldr	r2, [r7, #24]
 8001608:	4013      	ands	r3, r2
 800160a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	691a      	ldr	r2, [r3, #16]
 8001610:	69fb      	ldr	r3, [r7, #28]
 8001612:	f003 0307 	and.w	r3, r3, #7
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	fa02 f303 	lsl.w	r3, r2, r3
 800161c:	69ba      	ldr	r2, [r7, #24]
 800161e:	4313      	orrs	r3, r2
 8001620:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001622:	69fb      	ldr	r3, [r7, #28]
 8001624:	08da      	lsrs	r2, r3, #3
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	3208      	adds	r2, #8
 800162a:	69b9      	ldr	r1, [r7, #24]
 800162c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001636:	69fb      	ldr	r3, [r7, #28]
 8001638:	005b      	lsls	r3, r3, #1
 800163a:	2203      	movs	r2, #3
 800163c:	fa02 f303 	lsl.w	r3, r2, r3
 8001640:	43db      	mvns	r3, r3
 8001642:	69ba      	ldr	r2, [r7, #24]
 8001644:	4013      	ands	r3, r2
 8001646:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	f003 0203 	and.w	r2, r3, #3
 8001650:	69fb      	ldr	r3, [r7, #28]
 8001652:	005b      	lsls	r3, r3, #1
 8001654:	fa02 f303 	lsl.w	r3, r2, r3
 8001658:	69ba      	ldr	r2, [r7, #24]
 800165a:	4313      	orrs	r3, r2
 800165c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	69ba      	ldr	r2, [r7, #24]
 8001662:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800166c:	2b00      	cmp	r3, #0
 800166e:	f000 80a2 	beq.w	80017b6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001672:	2300      	movs	r3, #0
 8001674:	60fb      	str	r3, [r7, #12]
 8001676:	4b56      	ldr	r3, [pc, #344]	; (80017d0 <HAL_GPIO_Init+0x2e4>)
 8001678:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800167a:	4a55      	ldr	r2, [pc, #340]	; (80017d0 <HAL_GPIO_Init+0x2e4>)
 800167c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001680:	6453      	str	r3, [r2, #68]	; 0x44
 8001682:	4b53      	ldr	r3, [pc, #332]	; (80017d0 <HAL_GPIO_Init+0x2e4>)
 8001684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001686:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800168a:	60fb      	str	r3, [r7, #12]
 800168c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800168e:	4a51      	ldr	r2, [pc, #324]	; (80017d4 <HAL_GPIO_Init+0x2e8>)
 8001690:	69fb      	ldr	r3, [r7, #28]
 8001692:	089b      	lsrs	r3, r3, #2
 8001694:	3302      	adds	r3, #2
 8001696:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800169a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800169c:	69fb      	ldr	r3, [r7, #28]
 800169e:	f003 0303 	and.w	r3, r3, #3
 80016a2:	009b      	lsls	r3, r3, #2
 80016a4:	220f      	movs	r2, #15
 80016a6:	fa02 f303 	lsl.w	r3, r2, r3
 80016aa:	43db      	mvns	r3, r3
 80016ac:	69ba      	ldr	r2, [r7, #24]
 80016ae:	4013      	ands	r3, r2
 80016b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	4a48      	ldr	r2, [pc, #288]	; (80017d8 <HAL_GPIO_Init+0x2ec>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d019      	beq.n	80016ee <HAL_GPIO_Init+0x202>
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	4a47      	ldr	r2, [pc, #284]	; (80017dc <HAL_GPIO_Init+0x2f0>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d013      	beq.n	80016ea <HAL_GPIO_Init+0x1fe>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	4a46      	ldr	r2, [pc, #280]	; (80017e0 <HAL_GPIO_Init+0x2f4>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d00d      	beq.n	80016e6 <HAL_GPIO_Init+0x1fa>
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	4a45      	ldr	r2, [pc, #276]	; (80017e4 <HAL_GPIO_Init+0x2f8>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d007      	beq.n	80016e2 <HAL_GPIO_Init+0x1f6>
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	4a44      	ldr	r2, [pc, #272]	; (80017e8 <HAL_GPIO_Init+0x2fc>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d101      	bne.n	80016de <HAL_GPIO_Init+0x1f2>
 80016da:	2304      	movs	r3, #4
 80016dc:	e008      	b.n	80016f0 <HAL_GPIO_Init+0x204>
 80016de:	2307      	movs	r3, #7
 80016e0:	e006      	b.n	80016f0 <HAL_GPIO_Init+0x204>
 80016e2:	2303      	movs	r3, #3
 80016e4:	e004      	b.n	80016f0 <HAL_GPIO_Init+0x204>
 80016e6:	2302      	movs	r3, #2
 80016e8:	e002      	b.n	80016f0 <HAL_GPIO_Init+0x204>
 80016ea:	2301      	movs	r3, #1
 80016ec:	e000      	b.n	80016f0 <HAL_GPIO_Init+0x204>
 80016ee:	2300      	movs	r3, #0
 80016f0:	69fa      	ldr	r2, [r7, #28]
 80016f2:	f002 0203 	and.w	r2, r2, #3
 80016f6:	0092      	lsls	r2, r2, #2
 80016f8:	4093      	lsls	r3, r2
 80016fa:	69ba      	ldr	r2, [r7, #24]
 80016fc:	4313      	orrs	r3, r2
 80016fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001700:	4934      	ldr	r1, [pc, #208]	; (80017d4 <HAL_GPIO_Init+0x2e8>)
 8001702:	69fb      	ldr	r3, [r7, #28]
 8001704:	089b      	lsrs	r3, r3, #2
 8001706:	3302      	adds	r3, #2
 8001708:	69ba      	ldr	r2, [r7, #24]
 800170a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800170e:	4b37      	ldr	r3, [pc, #220]	; (80017ec <HAL_GPIO_Init+0x300>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001714:	693b      	ldr	r3, [r7, #16]
 8001716:	43db      	mvns	r3, r3
 8001718:	69ba      	ldr	r2, [r7, #24]
 800171a:	4013      	ands	r3, r2
 800171c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001726:	2b00      	cmp	r3, #0
 8001728:	d003      	beq.n	8001732 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800172a:	69ba      	ldr	r2, [r7, #24]
 800172c:	693b      	ldr	r3, [r7, #16]
 800172e:	4313      	orrs	r3, r2
 8001730:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001732:	4a2e      	ldr	r2, [pc, #184]	; (80017ec <HAL_GPIO_Init+0x300>)
 8001734:	69bb      	ldr	r3, [r7, #24]
 8001736:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001738:	4b2c      	ldr	r3, [pc, #176]	; (80017ec <HAL_GPIO_Init+0x300>)
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800173e:	693b      	ldr	r3, [r7, #16]
 8001740:	43db      	mvns	r3, r3
 8001742:	69ba      	ldr	r2, [r7, #24]
 8001744:	4013      	ands	r3, r2
 8001746:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001750:	2b00      	cmp	r3, #0
 8001752:	d003      	beq.n	800175c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001754:	69ba      	ldr	r2, [r7, #24]
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	4313      	orrs	r3, r2
 800175a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800175c:	4a23      	ldr	r2, [pc, #140]	; (80017ec <HAL_GPIO_Init+0x300>)
 800175e:	69bb      	ldr	r3, [r7, #24]
 8001760:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001762:	4b22      	ldr	r3, [pc, #136]	; (80017ec <HAL_GPIO_Init+0x300>)
 8001764:	689b      	ldr	r3, [r3, #8]
 8001766:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001768:	693b      	ldr	r3, [r7, #16]
 800176a:	43db      	mvns	r3, r3
 800176c:	69ba      	ldr	r2, [r7, #24]
 800176e:	4013      	ands	r3, r2
 8001770:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800177a:	2b00      	cmp	r3, #0
 800177c:	d003      	beq.n	8001786 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800177e:	69ba      	ldr	r2, [r7, #24]
 8001780:	693b      	ldr	r3, [r7, #16]
 8001782:	4313      	orrs	r3, r2
 8001784:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001786:	4a19      	ldr	r2, [pc, #100]	; (80017ec <HAL_GPIO_Init+0x300>)
 8001788:	69bb      	ldr	r3, [r7, #24]
 800178a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800178c:	4b17      	ldr	r3, [pc, #92]	; (80017ec <HAL_GPIO_Init+0x300>)
 800178e:	68db      	ldr	r3, [r3, #12]
 8001790:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	43db      	mvns	r3, r3
 8001796:	69ba      	ldr	r2, [r7, #24]
 8001798:	4013      	ands	r3, r2
 800179a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d003      	beq.n	80017b0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80017a8:	69ba      	ldr	r2, [r7, #24]
 80017aa:	693b      	ldr	r3, [r7, #16]
 80017ac:	4313      	orrs	r3, r2
 80017ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80017b0:	4a0e      	ldr	r2, [pc, #56]	; (80017ec <HAL_GPIO_Init+0x300>)
 80017b2:	69bb      	ldr	r3, [r7, #24]
 80017b4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017b6:	69fb      	ldr	r3, [r7, #28]
 80017b8:	3301      	adds	r3, #1
 80017ba:	61fb      	str	r3, [r7, #28]
 80017bc:	69fb      	ldr	r3, [r7, #28]
 80017be:	2b0f      	cmp	r3, #15
 80017c0:	f67f aea2 	bls.w	8001508 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80017c4:	bf00      	nop
 80017c6:	3724      	adds	r7, #36	; 0x24
 80017c8:	46bd      	mov	sp, r7
 80017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ce:	4770      	bx	lr
 80017d0:	40023800 	.word	0x40023800
 80017d4:	40013800 	.word	0x40013800
 80017d8:	40020000 	.word	0x40020000
 80017dc:	40020400 	.word	0x40020400
 80017e0:	40020800 	.word	0x40020800
 80017e4:	40020c00 	.word	0x40020c00
 80017e8:	40021000 	.word	0x40021000
 80017ec:	40013c00 	.word	0x40013c00

080017f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b085      	sub	sp, #20
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
 80017f8:	460b      	mov	r3, r1
 80017fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	691a      	ldr	r2, [r3, #16]
 8001800:	887b      	ldrh	r3, [r7, #2]
 8001802:	4013      	ands	r3, r2
 8001804:	2b00      	cmp	r3, #0
 8001806:	d002      	beq.n	800180e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001808:	2301      	movs	r3, #1
 800180a:	73fb      	strb	r3, [r7, #15]
 800180c:	e001      	b.n	8001812 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800180e:	2300      	movs	r3, #0
 8001810:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001812:	7bfb      	ldrb	r3, [r7, #15]
}
 8001814:	4618      	mov	r0, r3
 8001816:	3714      	adds	r7, #20
 8001818:	46bd      	mov	sp, r7
 800181a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181e:	4770      	bx	lr

08001820 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001820:	b480      	push	{r7}
 8001822:	b083      	sub	sp, #12
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
 8001828:	460b      	mov	r3, r1
 800182a:	807b      	strh	r3, [r7, #2]
 800182c:	4613      	mov	r3, r2
 800182e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001830:	787b      	ldrb	r3, [r7, #1]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d003      	beq.n	800183e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001836:	887a      	ldrh	r2, [r7, #2]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800183c:	e003      	b.n	8001846 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800183e:	887b      	ldrh	r3, [r7, #2]
 8001840:	041a      	lsls	r2, r3, #16
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	619a      	str	r2, [r3, #24]
}
 8001846:	bf00      	nop
 8001848:	370c      	adds	r7, #12
 800184a:	46bd      	mov	sp, r7
 800184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001850:	4770      	bx	lr
	...

08001854 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b086      	sub	sp, #24
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d101      	bne.n	8001866 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001862:	2301      	movs	r3, #1
 8001864:	e25b      	b.n	8001d1e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f003 0301 	and.w	r3, r3, #1
 800186e:	2b00      	cmp	r3, #0
 8001870:	d075      	beq.n	800195e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001872:	4ba3      	ldr	r3, [pc, #652]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 8001874:	689b      	ldr	r3, [r3, #8]
 8001876:	f003 030c 	and.w	r3, r3, #12
 800187a:	2b04      	cmp	r3, #4
 800187c:	d00c      	beq.n	8001898 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800187e:	4ba0      	ldr	r3, [pc, #640]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 8001880:	689b      	ldr	r3, [r3, #8]
 8001882:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001886:	2b08      	cmp	r3, #8
 8001888:	d112      	bne.n	80018b0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800188a:	4b9d      	ldr	r3, [pc, #628]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001892:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001896:	d10b      	bne.n	80018b0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001898:	4b99      	ldr	r3, [pc, #612]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d05b      	beq.n	800195c <HAL_RCC_OscConfig+0x108>
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d157      	bne.n	800195c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80018ac:	2301      	movs	r3, #1
 80018ae:	e236      	b.n	8001d1e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018b8:	d106      	bne.n	80018c8 <HAL_RCC_OscConfig+0x74>
 80018ba:	4b91      	ldr	r3, [pc, #580]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4a90      	ldr	r2, [pc, #576]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 80018c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018c4:	6013      	str	r3, [r2, #0]
 80018c6:	e01d      	b.n	8001904 <HAL_RCC_OscConfig+0xb0>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80018d0:	d10c      	bne.n	80018ec <HAL_RCC_OscConfig+0x98>
 80018d2:	4b8b      	ldr	r3, [pc, #556]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a8a      	ldr	r2, [pc, #552]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 80018d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018dc:	6013      	str	r3, [r2, #0]
 80018de:	4b88      	ldr	r3, [pc, #544]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4a87      	ldr	r2, [pc, #540]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 80018e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018e8:	6013      	str	r3, [r2, #0]
 80018ea:	e00b      	b.n	8001904 <HAL_RCC_OscConfig+0xb0>
 80018ec:	4b84      	ldr	r3, [pc, #528]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a83      	ldr	r2, [pc, #524]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 80018f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018f6:	6013      	str	r3, [r2, #0]
 80018f8:	4b81      	ldr	r3, [pc, #516]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a80      	ldr	r2, [pc, #512]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 80018fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001902:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d013      	beq.n	8001934 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800190c:	f7ff fa9c 	bl	8000e48 <HAL_GetTick>
 8001910:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001912:	e008      	b.n	8001926 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001914:	f7ff fa98 	bl	8000e48 <HAL_GetTick>
 8001918:	4602      	mov	r2, r0
 800191a:	693b      	ldr	r3, [r7, #16]
 800191c:	1ad3      	subs	r3, r2, r3
 800191e:	2b64      	cmp	r3, #100	; 0x64
 8001920:	d901      	bls.n	8001926 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001922:	2303      	movs	r3, #3
 8001924:	e1fb      	b.n	8001d1e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001926:	4b76      	ldr	r3, [pc, #472]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800192e:	2b00      	cmp	r3, #0
 8001930:	d0f0      	beq.n	8001914 <HAL_RCC_OscConfig+0xc0>
 8001932:	e014      	b.n	800195e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001934:	f7ff fa88 	bl	8000e48 <HAL_GetTick>
 8001938:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800193a:	e008      	b.n	800194e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800193c:	f7ff fa84 	bl	8000e48 <HAL_GetTick>
 8001940:	4602      	mov	r2, r0
 8001942:	693b      	ldr	r3, [r7, #16]
 8001944:	1ad3      	subs	r3, r2, r3
 8001946:	2b64      	cmp	r3, #100	; 0x64
 8001948:	d901      	bls.n	800194e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800194a:	2303      	movs	r3, #3
 800194c:	e1e7      	b.n	8001d1e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800194e:	4b6c      	ldr	r3, [pc, #432]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001956:	2b00      	cmp	r3, #0
 8001958:	d1f0      	bne.n	800193c <HAL_RCC_OscConfig+0xe8>
 800195a:	e000      	b.n	800195e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800195c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f003 0302 	and.w	r3, r3, #2
 8001966:	2b00      	cmp	r3, #0
 8001968:	d063      	beq.n	8001a32 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800196a:	4b65      	ldr	r3, [pc, #404]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 800196c:	689b      	ldr	r3, [r3, #8]
 800196e:	f003 030c 	and.w	r3, r3, #12
 8001972:	2b00      	cmp	r3, #0
 8001974:	d00b      	beq.n	800198e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001976:	4b62      	ldr	r3, [pc, #392]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800197e:	2b08      	cmp	r3, #8
 8001980:	d11c      	bne.n	80019bc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001982:	4b5f      	ldr	r3, [pc, #380]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800198a:	2b00      	cmp	r3, #0
 800198c:	d116      	bne.n	80019bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800198e:	4b5c      	ldr	r3, [pc, #368]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f003 0302 	and.w	r3, r3, #2
 8001996:	2b00      	cmp	r3, #0
 8001998:	d005      	beq.n	80019a6 <HAL_RCC_OscConfig+0x152>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	68db      	ldr	r3, [r3, #12]
 800199e:	2b01      	cmp	r3, #1
 80019a0:	d001      	beq.n	80019a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80019a2:	2301      	movs	r3, #1
 80019a4:	e1bb      	b.n	8001d1e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019a6:	4b56      	ldr	r3, [pc, #344]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	691b      	ldr	r3, [r3, #16]
 80019b2:	00db      	lsls	r3, r3, #3
 80019b4:	4952      	ldr	r1, [pc, #328]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 80019b6:	4313      	orrs	r3, r2
 80019b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019ba:	e03a      	b.n	8001a32 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	68db      	ldr	r3, [r3, #12]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d020      	beq.n	8001a06 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019c4:	4b4f      	ldr	r3, [pc, #316]	; (8001b04 <HAL_RCC_OscConfig+0x2b0>)
 80019c6:	2201      	movs	r2, #1
 80019c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019ca:	f7ff fa3d 	bl	8000e48 <HAL_GetTick>
 80019ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019d0:	e008      	b.n	80019e4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019d2:	f7ff fa39 	bl	8000e48 <HAL_GetTick>
 80019d6:	4602      	mov	r2, r0
 80019d8:	693b      	ldr	r3, [r7, #16]
 80019da:	1ad3      	subs	r3, r2, r3
 80019dc:	2b02      	cmp	r3, #2
 80019de:	d901      	bls.n	80019e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80019e0:	2303      	movs	r3, #3
 80019e2:	e19c      	b.n	8001d1e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019e4:	4b46      	ldr	r3, [pc, #280]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f003 0302 	and.w	r3, r3, #2
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d0f0      	beq.n	80019d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019f0:	4b43      	ldr	r3, [pc, #268]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	691b      	ldr	r3, [r3, #16]
 80019fc:	00db      	lsls	r3, r3, #3
 80019fe:	4940      	ldr	r1, [pc, #256]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 8001a00:	4313      	orrs	r3, r2
 8001a02:	600b      	str	r3, [r1, #0]
 8001a04:	e015      	b.n	8001a32 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a06:	4b3f      	ldr	r3, [pc, #252]	; (8001b04 <HAL_RCC_OscConfig+0x2b0>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a0c:	f7ff fa1c 	bl	8000e48 <HAL_GetTick>
 8001a10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a12:	e008      	b.n	8001a26 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a14:	f7ff fa18 	bl	8000e48 <HAL_GetTick>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	2b02      	cmp	r3, #2
 8001a20:	d901      	bls.n	8001a26 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001a22:	2303      	movs	r3, #3
 8001a24:	e17b      	b.n	8001d1e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a26:	4b36      	ldr	r3, [pc, #216]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 0302 	and.w	r3, r3, #2
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d1f0      	bne.n	8001a14 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 0308 	and.w	r3, r3, #8
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d030      	beq.n	8001aa0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	695b      	ldr	r3, [r3, #20]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d016      	beq.n	8001a74 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a46:	4b30      	ldr	r3, [pc, #192]	; (8001b08 <HAL_RCC_OscConfig+0x2b4>)
 8001a48:	2201      	movs	r2, #1
 8001a4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a4c:	f7ff f9fc 	bl	8000e48 <HAL_GetTick>
 8001a50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a52:	e008      	b.n	8001a66 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a54:	f7ff f9f8 	bl	8000e48 <HAL_GetTick>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	693b      	ldr	r3, [r7, #16]
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	2b02      	cmp	r3, #2
 8001a60:	d901      	bls.n	8001a66 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001a62:	2303      	movs	r3, #3
 8001a64:	e15b      	b.n	8001d1e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a66:	4b26      	ldr	r3, [pc, #152]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 8001a68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a6a:	f003 0302 	and.w	r3, r3, #2
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d0f0      	beq.n	8001a54 <HAL_RCC_OscConfig+0x200>
 8001a72:	e015      	b.n	8001aa0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a74:	4b24      	ldr	r3, [pc, #144]	; (8001b08 <HAL_RCC_OscConfig+0x2b4>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a7a:	f7ff f9e5 	bl	8000e48 <HAL_GetTick>
 8001a7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a80:	e008      	b.n	8001a94 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a82:	f7ff f9e1 	bl	8000e48 <HAL_GetTick>
 8001a86:	4602      	mov	r2, r0
 8001a88:	693b      	ldr	r3, [r7, #16]
 8001a8a:	1ad3      	subs	r3, r2, r3
 8001a8c:	2b02      	cmp	r3, #2
 8001a8e:	d901      	bls.n	8001a94 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001a90:	2303      	movs	r3, #3
 8001a92:	e144      	b.n	8001d1e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a94:	4b1a      	ldr	r3, [pc, #104]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 8001a96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a98:	f003 0302 	and.w	r3, r3, #2
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d1f0      	bne.n	8001a82 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f003 0304 	and.w	r3, r3, #4
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	f000 80a0 	beq.w	8001bee <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ab2:	4b13      	ldr	r3, [pc, #76]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 8001ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d10f      	bne.n	8001ade <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001abe:	2300      	movs	r3, #0
 8001ac0:	60bb      	str	r3, [r7, #8]
 8001ac2:	4b0f      	ldr	r3, [pc, #60]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 8001ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac6:	4a0e      	ldr	r2, [pc, #56]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 8001ac8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001acc:	6413      	str	r3, [r2, #64]	; 0x40
 8001ace:	4b0c      	ldr	r3, [pc, #48]	; (8001b00 <HAL_RCC_OscConfig+0x2ac>)
 8001ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ad6:	60bb      	str	r3, [r7, #8]
 8001ad8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ada:	2301      	movs	r3, #1
 8001adc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ade:	4b0b      	ldr	r3, [pc, #44]	; (8001b0c <HAL_RCC_OscConfig+0x2b8>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d121      	bne.n	8001b2e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001aea:	4b08      	ldr	r3, [pc, #32]	; (8001b0c <HAL_RCC_OscConfig+0x2b8>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a07      	ldr	r2, [pc, #28]	; (8001b0c <HAL_RCC_OscConfig+0x2b8>)
 8001af0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001af4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001af6:	f7ff f9a7 	bl	8000e48 <HAL_GetTick>
 8001afa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001afc:	e011      	b.n	8001b22 <HAL_RCC_OscConfig+0x2ce>
 8001afe:	bf00      	nop
 8001b00:	40023800 	.word	0x40023800
 8001b04:	42470000 	.word	0x42470000
 8001b08:	42470e80 	.word	0x42470e80
 8001b0c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b10:	f7ff f99a 	bl	8000e48 <HAL_GetTick>
 8001b14:	4602      	mov	r2, r0
 8001b16:	693b      	ldr	r3, [r7, #16]
 8001b18:	1ad3      	subs	r3, r2, r3
 8001b1a:	2b02      	cmp	r3, #2
 8001b1c:	d901      	bls.n	8001b22 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001b1e:	2303      	movs	r3, #3
 8001b20:	e0fd      	b.n	8001d1e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b22:	4b81      	ldr	r3, [pc, #516]	; (8001d28 <HAL_RCC_OscConfig+0x4d4>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d0f0      	beq.n	8001b10 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	2b01      	cmp	r3, #1
 8001b34:	d106      	bne.n	8001b44 <HAL_RCC_OscConfig+0x2f0>
 8001b36:	4b7d      	ldr	r3, [pc, #500]	; (8001d2c <HAL_RCC_OscConfig+0x4d8>)
 8001b38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b3a:	4a7c      	ldr	r2, [pc, #496]	; (8001d2c <HAL_RCC_OscConfig+0x4d8>)
 8001b3c:	f043 0301 	orr.w	r3, r3, #1
 8001b40:	6713      	str	r3, [r2, #112]	; 0x70
 8001b42:	e01c      	b.n	8001b7e <HAL_RCC_OscConfig+0x32a>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	2b05      	cmp	r3, #5
 8001b4a:	d10c      	bne.n	8001b66 <HAL_RCC_OscConfig+0x312>
 8001b4c:	4b77      	ldr	r3, [pc, #476]	; (8001d2c <HAL_RCC_OscConfig+0x4d8>)
 8001b4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b50:	4a76      	ldr	r2, [pc, #472]	; (8001d2c <HAL_RCC_OscConfig+0x4d8>)
 8001b52:	f043 0304 	orr.w	r3, r3, #4
 8001b56:	6713      	str	r3, [r2, #112]	; 0x70
 8001b58:	4b74      	ldr	r3, [pc, #464]	; (8001d2c <HAL_RCC_OscConfig+0x4d8>)
 8001b5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b5c:	4a73      	ldr	r2, [pc, #460]	; (8001d2c <HAL_RCC_OscConfig+0x4d8>)
 8001b5e:	f043 0301 	orr.w	r3, r3, #1
 8001b62:	6713      	str	r3, [r2, #112]	; 0x70
 8001b64:	e00b      	b.n	8001b7e <HAL_RCC_OscConfig+0x32a>
 8001b66:	4b71      	ldr	r3, [pc, #452]	; (8001d2c <HAL_RCC_OscConfig+0x4d8>)
 8001b68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b6a:	4a70      	ldr	r2, [pc, #448]	; (8001d2c <HAL_RCC_OscConfig+0x4d8>)
 8001b6c:	f023 0301 	bic.w	r3, r3, #1
 8001b70:	6713      	str	r3, [r2, #112]	; 0x70
 8001b72:	4b6e      	ldr	r3, [pc, #440]	; (8001d2c <HAL_RCC_OscConfig+0x4d8>)
 8001b74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b76:	4a6d      	ldr	r2, [pc, #436]	; (8001d2c <HAL_RCC_OscConfig+0x4d8>)
 8001b78:	f023 0304 	bic.w	r3, r3, #4
 8001b7c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	689b      	ldr	r3, [r3, #8]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d015      	beq.n	8001bb2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b86:	f7ff f95f 	bl	8000e48 <HAL_GetTick>
 8001b8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b8c:	e00a      	b.n	8001ba4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b8e:	f7ff f95b 	bl	8000e48 <HAL_GetTick>
 8001b92:	4602      	mov	r2, r0
 8001b94:	693b      	ldr	r3, [r7, #16]
 8001b96:	1ad3      	subs	r3, r2, r3
 8001b98:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d901      	bls.n	8001ba4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001ba0:	2303      	movs	r3, #3
 8001ba2:	e0bc      	b.n	8001d1e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ba4:	4b61      	ldr	r3, [pc, #388]	; (8001d2c <HAL_RCC_OscConfig+0x4d8>)
 8001ba6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ba8:	f003 0302 	and.w	r3, r3, #2
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d0ee      	beq.n	8001b8e <HAL_RCC_OscConfig+0x33a>
 8001bb0:	e014      	b.n	8001bdc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bb2:	f7ff f949 	bl	8000e48 <HAL_GetTick>
 8001bb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bb8:	e00a      	b.n	8001bd0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bba:	f7ff f945 	bl	8000e48 <HAL_GetTick>
 8001bbe:	4602      	mov	r2, r0
 8001bc0:	693b      	ldr	r3, [r7, #16]
 8001bc2:	1ad3      	subs	r3, r2, r3
 8001bc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d901      	bls.n	8001bd0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001bcc:	2303      	movs	r3, #3
 8001bce:	e0a6      	b.n	8001d1e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bd0:	4b56      	ldr	r3, [pc, #344]	; (8001d2c <HAL_RCC_OscConfig+0x4d8>)
 8001bd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bd4:	f003 0302 	and.w	r3, r3, #2
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d1ee      	bne.n	8001bba <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001bdc:	7dfb      	ldrb	r3, [r7, #23]
 8001bde:	2b01      	cmp	r3, #1
 8001be0:	d105      	bne.n	8001bee <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001be2:	4b52      	ldr	r3, [pc, #328]	; (8001d2c <HAL_RCC_OscConfig+0x4d8>)
 8001be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be6:	4a51      	ldr	r2, [pc, #324]	; (8001d2c <HAL_RCC_OscConfig+0x4d8>)
 8001be8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bec:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	699b      	ldr	r3, [r3, #24]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	f000 8092 	beq.w	8001d1c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001bf8:	4b4c      	ldr	r3, [pc, #304]	; (8001d2c <HAL_RCC_OscConfig+0x4d8>)
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	f003 030c 	and.w	r3, r3, #12
 8001c00:	2b08      	cmp	r3, #8
 8001c02:	d05c      	beq.n	8001cbe <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	699b      	ldr	r3, [r3, #24]
 8001c08:	2b02      	cmp	r3, #2
 8001c0a:	d141      	bne.n	8001c90 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c0c:	4b48      	ldr	r3, [pc, #288]	; (8001d30 <HAL_RCC_OscConfig+0x4dc>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c12:	f7ff f919 	bl	8000e48 <HAL_GetTick>
 8001c16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c18:	e008      	b.n	8001c2c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c1a:	f7ff f915 	bl	8000e48 <HAL_GetTick>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	1ad3      	subs	r3, r2, r3
 8001c24:	2b02      	cmp	r3, #2
 8001c26:	d901      	bls.n	8001c2c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001c28:	2303      	movs	r3, #3
 8001c2a:	e078      	b.n	8001d1e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c2c:	4b3f      	ldr	r3, [pc, #252]	; (8001d2c <HAL_RCC_OscConfig+0x4d8>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d1f0      	bne.n	8001c1a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	69da      	ldr	r2, [r3, #28]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6a1b      	ldr	r3, [r3, #32]
 8001c40:	431a      	orrs	r2, r3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c46:	019b      	lsls	r3, r3, #6
 8001c48:	431a      	orrs	r2, r3
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c4e:	085b      	lsrs	r3, r3, #1
 8001c50:	3b01      	subs	r3, #1
 8001c52:	041b      	lsls	r3, r3, #16
 8001c54:	431a      	orrs	r2, r3
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c5a:	061b      	lsls	r3, r3, #24
 8001c5c:	4933      	ldr	r1, [pc, #204]	; (8001d2c <HAL_RCC_OscConfig+0x4d8>)
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c62:	4b33      	ldr	r3, [pc, #204]	; (8001d30 <HAL_RCC_OscConfig+0x4dc>)
 8001c64:	2201      	movs	r2, #1
 8001c66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c68:	f7ff f8ee 	bl	8000e48 <HAL_GetTick>
 8001c6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c6e:	e008      	b.n	8001c82 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c70:	f7ff f8ea 	bl	8000e48 <HAL_GetTick>
 8001c74:	4602      	mov	r2, r0
 8001c76:	693b      	ldr	r3, [r7, #16]
 8001c78:	1ad3      	subs	r3, r2, r3
 8001c7a:	2b02      	cmp	r3, #2
 8001c7c:	d901      	bls.n	8001c82 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001c7e:	2303      	movs	r3, #3
 8001c80:	e04d      	b.n	8001d1e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c82:	4b2a      	ldr	r3, [pc, #168]	; (8001d2c <HAL_RCC_OscConfig+0x4d8>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d0f0      	beq.n	8001c70 <HAL_RCC_OscConfig+0x41c>
 8001c8e:	e045      	b.n	8001d1c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c90:	4b27      	ldr	r3, [pc, #156]	; (8001d30 <HAL_RCC_OscConfig+0x4dc>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c96:	f7ff f8d7 	bl	8000e48 <HAL_GetTick>
 8001c9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c9c:	e008      	b.n	8001cb0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c9e:	f7ff f8d3 	bl	8000e48 <HAL_GetTick>
 8001ca2:	4602      	mov	r2, r0
 8001ca4:	693b      	ldr	r3, [r7, #16]
 8001ca6:	1ad3      	subs	r3, r2, r3
 8001ca8:	2b02      	cmp	r3, #2
 8001caa:	d901      	bls.n	8001cb0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001cac:	2303      	movs	r3, #3
 8001cae:	e036      	b.n	8001d1e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cb0:	4b1e      	ldr	r3, [pc, #120]	; (8001d2c <HAL_RCC_OscConfig+0x4d8>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d1f0      	bne.n	8001c9e <HAL_RCC_OscConfig+0x44a>
 8001cbc:	e02e      	b.n	8001d1c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	699b      	ldr	r3, [r3, #24]
 8001cc2:	2b01      	cmp	r3, #1
 8001cc4:	d101      	bne.n	8001cca <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e029      	b.n	8001d1e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001cca:	4b18      	ldr	r3, [pc, #96]	; (8001d2c <HAL_RCC_OscConfig+0x4d8>)
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	69db      	ldr	r3, [r3, #28]
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d11c      	bne.n	8001d18 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	d115      	bne.n	8001d18 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001cec:	68fa      	ldr	r2, [r7, #12]
 8001cee:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	687a      	ldr	r2, [r7, #4]
 8001cf6:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d10d      	bne.n	8001d18 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001d06:	429a      	cmp	r2, r3
 8001d08:	d106      	bne.n	8001d18 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d001      	beq.n	8001d1c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	e000      	b.n	8001d1e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001d1c:	2300      	movs	r3, #0
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3718      	adds	r7, #24
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	40007000 	.word	0x40007000
 8001d2c:	40023800 	.word	0x40023800
 8001d30:	42470060 	.word	0x42470060

08001d34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b084      	sub	sp, #16
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
 8001d3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d101      	bne.n	8001d48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e0cc      	b.n	8001ee2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d48:	4b68      	ldr	r3, [pc, #416]	; (8001eec <HAL_RCC_ClockConfig+0x1b8>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f003 030f 	and.w	r3, r3, #15
 8001d50:	683a      	ldr	r2, [r7, #0]
 8001d52:	429a      	cmp	r2, r3
 8001d54:	d90c      	bls.n	8001d70 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d56:	4b65      	ldr	r3, [pc, #404]	; (8001eec <HAL_RCC_ClockConfig+0x1b8>)
 8001d58:	683a      	ldr	r2, [r7, #0]
 8001d5a:	b2d2      	uxtb	r2, r2
 8001d5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d5e:	4b63      	ldr	r3, [pc, #396]	; (8001eec <HAL_RCC_ClockConfig+0x1b8>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 030f 	and.w	r3, r3, #15
 8001d66:	683a      	ldr	r2, [r7, #0]
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	d001      	beq.n	8001d70 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	e0b8      	b.n	8001ee2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f003 0302 	and.w	r3, r3, #2
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d020      	beq.n	8001dbe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f003 0304 	and.w	r3, r3, #4
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d005      	beq.n	8001d94 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d88:	4b59      	ldr	r3, [pc, #356]	; (8001ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d8a:	689b      	ldr	r3, [r3, #8]
 8001d8c:	4a58      	ldr	r2, [pc, #352]	; (8001ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d8e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001d92:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f003 0308 	and.w	r3, r3, #8
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d005      	beq.n	8001dac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001da0:	4b53      	ldr	r3, [pc, #332]	; (8001ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	4a52      	ldr	r2, [pc, #328]	; (8001ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8001da6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001daa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001dac:	4b50      	ldr	r3, [pc, #320]	; (8001ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	494d      	ldr	r1, [pc, #308]	; (8001ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f003 0301 	and.w	r3, r3, #1
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d044      	beq.n	8001e54 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	2b01      	cmp	r3, #1
 8001dd0:	d107      	bne.n	8001de2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dd2:	4b47      	ldr	r3, [pc, #284]	; (8001ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d119      	bne.n	8001e12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	e07f      	b.n	8001ee2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	2b02      	cmp	r3, #2
 8001de8:	d003      	beq.n	8001df2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001dee:	2b03      	cmp	r3, #3
 8001df0:	d107      	bne.n	8001e02 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001df2:	4b3f      	ldr	r3, [pc, #252]	; (8001ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d109      	bne.n	8001e12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e06f      	b.n	8001ee2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e02:	4b3b      	ldr	r3, [pc, #236]	; (8001ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f003 0302 	and.w	r3, r3, #2
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d101      	bne.n	8001e12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e067      	b.n	8001ee2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e12:	4b37      	ldr	r3, [pc, #220]	; (8001ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e14:	689b      	ldr	r3, [r3, #8]
 8001e16:	f023 0203 	bic.w	r2, r3, #3
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	4934      	ldr	r1, [pc, #208]	; (8001ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e20:	4313      	orrs	r3, r2
 8001e22:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e24:	f7ff f810 	bl	8000e48 <HAL_GetTick>
 8001e28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e2a:	e00a      	b.n	8001e42 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e2c:	f7ff f80c 	bl	8000e48 <HAL_GetTick>
 8001e30:	4602      	mov	r2, r0
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d901      	bls.n	8001e42 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e3e:	2303      	movs	r3, #3
 8001e40:	e04f      	b.n	8001ee2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e42:	4b2b      	ldr	r3, [pc, #172]	; (8001ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e44:	689b      	ldr	r3, [r3, #8]
 8001e46:	f003 020c 	and.w	r2, r3, #12
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	009b      	lsls	r3, r3, #2
 8001e50:	429a      	cmp	r2, r3
 8001e52:	d1eb      	bne.n	8001e2c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e54:	4b25      	ldr	r3, [pc, #148]	; (8001eec <HAL_RCC_ClockConfig+0x1b8>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f003 030f 	and.w	r3, r3, #15
 8001e5c:	683a      	ldr	r2, [r7, #0]
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	d20c      	bcs.n	8001e7c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e62:	4b22      	ldr	r3, [pc, #136]	; (8001eec <HAL_RCC_ClockConfig+0x1b8>)
 8001e64:	683a      	ldr	r2, [r7, #0]
 8001e66:	b2d2      	uxtb	r2, r2
 8001e68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e6a:	4b20      	ldr	r3, [pc, #128]	; (8001eec <HAL_RCC_ClockConfig+0x1b8>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f003 030f 	and.w	r3, r3, #15
 8001e72:	683a      	ldr	r2, [r7, #0]
 8001e74:	429a      	cmp	r2, r3
 8001e76:	d001      	beq.n	8001e7c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	e032      	b.n	8001ee2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f003 0304 	and.w	r3, r3, #4
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d008      	beq.n	8001e9a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e88:	4b19      	ldr	r3, [pc, #100]	; (8001ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	68db      	ldr	r3, [r3, #12]
 8001e94:	4916      	ldr	r1, [pc, #88]	; (8001ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8001e96:	4313      	orrs	r3, r2
 8001e98:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f003 0308 	and.w	r3, r3, #8
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d009      	beq.n	8001eba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ea6:	4b12      	ldr	r3, [pc, #72]	; (8001ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8001ea8:	689b      	ldr	r3, [r3, #8]
 8001eaa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	691b      	ldr	r3, [r3, #16]
 8001eb2:	00db      	lsls	r3, r3, #3
 8001eb4:	490e      	ldr	r1, [pc, #56]	; (8001ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001eba:	f000 f821 	bl	8001f00 <HAL_RCC_GetSysClockFreq>
 8001ebe:	4601      	mov	r1, r0
 8001ec0:	4b0b      	ldr	r3, [pc, #44]	; (8001ef0 <HAL_RCC_ClockConfig+0x1bc>)
 8001ec2:	689b      	ldr	r3, [r3, #8]
 8001ec4:	091b      	lsrs	r3, r3, #4
 8001ec6:	f003 030f 	and.w	r3, r3, #15
 8001eca:	4a0a      	ldr	r2, [pc, #40]	; (8001ef4 <HAL_RCC_ClockConfig+0x1c0>)
 8001ecc:	5cd3      	ldrb	r3, [r2, r3]
 8001ece:	fa21 f303 	lsr.w	r3, r1, r3
 8001ed2:	4a09      	ldr	r2, [pc, #36]	; (8001ef8 <HAL_RCC_ClockConfig+0x1c4>)
 8001ed4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001ed6:	4b09      	ldr	r3, [pc, #36]	; (8001efc <HAL_RCC_ClockConfig+0x1c8>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4618      	mov	r0, r3
 8001edc:	f7fe ff70 	bl	8000dc0 <HAL_InitTick>

  return HAL_OK;
 8001ee0:	2300      	movs	r3, #0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3710      	adds	r7, #16
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	40023c00 	.word	0x40023c00
 8001ef0:	40023800 	.word	0x40023800
 8001ef4:	0802abbc 	.word	0x0802abbc
 8001ef8:	20000008 	.word	0x20000008
 8001efc:	20000000 	.word	0x20000000

08001f00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f02:	b085      	sub	sp, #20
 8001f04:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001f06:	2300      	movs	r3, #0
 8001f08:	607b      	str	r3, [r7, #4]
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	60fb      	str	r3, [r7, #12]
 8001f0e:	2300      	movs	r3, #0
 8001f10:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001f12:	2300      	movs	r3, #0
 8001f14:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f16:	4b63      	ldr	r3, [pc, #396]	; (80020a4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001f18:	689b      	ldr	r3, [r3, #8]
 8001f1a:	f003 030c 	and.w	r3, r3, #12
 8001f1e:	2b04      	cmp	r3, #4
 8001f20:	d007      	beq.n	8001f32 <HAL_RCC_GetSysClockFreq+0x32>
 8001f22:	2b08      	cmp	r3, #8
 8001f24:	d008      	beq.n	8001f38 <HAL_RCC_GetSysClockFreq+0x38>
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	f040 80b4 	bne.w	8002094 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001f2c:	4b5e      	ldr	r3, [pc, #376]	; (80020a8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001f2e:	60bb      	str	r3, [r7, #8]
       break;
 8001f30:	e0b3      	b.n	800209a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001f32:	4b5e      	ldr	r3, [pc, #376]	; (80020ac <HAL_RCC_GetSysClockFreq+0x1ac>)
 8001f34:	60bb      	str	r3, [r7, #8]
      break;
 8001f36:	e0b0      	b.n	800209a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f38:	4b5a      	ldr	r3, [pc, #360]	; (80020a4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f40:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f42:	4b58      	ldr	r3, [pc, #352]	; (80020a4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d04a      	beq.n	8001fe4 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f4e:	4b55      	ldr	r3, [pc, #340]	; (80020a4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	099b      	lsrs	r3, r3, #6
 8001f54:	f04f 0400 	mov.w	r4, #0
 8001f58:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001f5c:	f04f 0200 	mov.w	r2, #0
 8001f60:	ea03 0501 	and.w	r5, r3, r1
 8001f64:	ea04 0602 	and.w	r6, r4, r2
 8001f68:	4629      	mov	r1, r5
 8001f6a:	4632      	mov	r2, r6
 8001f6c:	f04f 0300 	mov.w	r3, #0
 8001f70:	f04f 0400 	mov.w	r4, #0
 8001f74:	0154      	lsls	r4, r2, #5
 8001f76:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001f7a:	014b      	lsls	r3, r1, #5
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	4622      	mov	r2, r4
 8001f80:	1b49      	subs	r1, r1, r5
 8001f82:	eb62 0206 	sbc.w	r2, r2, r6
 8001f86:	f04f 0300 	mov.w	r3, #0
 8001f8a:	f04f 0400 	mov.w	r4, #0
 8001f8e:	0194      	lsls	r4, r2, #6
 8001f90:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001f94:	018b      	lsls	r3, r1, #6
 8001f96:	1a5b      	subs	r3, r3, r1
 8001f98:	eb64 0402 	sbc.w	r4, r4, r2
 8001f9c:	f04f 0100 	mov.w	r1, #0
 8001fa0:	f04f 0200 	mov.w	r2, #0
 8001fa4:	00e2      	lsls	r2, r4, #3
 8001fa6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001faa:	00d9      	lsls	r1, r3, #3
 8001fac:	460b      	mov	r3, r1
 8001fae:	4614      	mov	r4, r2
 8001fb0:	195b      	adds	r3, r3, r5
 8001fb2:	eb44 0406 	adc.w	r4, r4, r6
 8001fb6:	f04f 0100 	mov.w	r1, #0
 8001fba:	f04f 0200 	mov.w	r2, #0
 8001fbe:	0262      	lsls	r2, r4, #9
 8001fc0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001fc4:	0259      	lsls	r1, r3, #9
 8001fc6:	460b      	mov	r3, r1
 8001fc8:	4614      	mov	r4, r2
 8001fca:	4618      	mov	r0, r3
 8001fcc:	4621      	mov	r1, r4
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	f04f 0400 	mov.w	r4, #0
 8001fd4:	461a      	mov	r2, r3
 8001fd6:	4623      	mov	r3, r4
 8001fd8:	f7fe fd48 	bl	8000a6c <__aeabi_uldivmod>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	460c      	mov	r4, r1
 8001fe0:	60fb      	str	r3, [r7, #12]
 8001fe2:	e049      	b.n	8002078 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001fe4:	4b2f      	ldr	r3, [pc, #188]	; (80020a4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	099b      	lsrs	r3, r3, #6
 8001fea:	f04f 0400 	mov.w	r4, #0
 8001fee:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001ff2:	f04f 0200 	mov.w	r2, #0
 8001ff6:	ea03 0501 	and.w	r5, r3, r1
 8001ffa:	ea04 0602 	and.w	r6, r4, r2
 8001ffe:	4629      	mov	r1, r5
 8002000:	4632      	mov	r2, r6
 8002002:	f04f 0300 	mov.w	r3, #0
 8002006:	f04f 0400 	mov.w	r4, #0
 800200a:	0154      	lsls	r4, r2, #5
 800200c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002010:	014b      	lsls	r3, r1, #5
 8002012:	4619      	mov	r1, r3
 8002014:	4622      	mov	r2, r4
 8002016:	1b49      	subs	r1, r1, r5
 8002018:	eb62 0206 	sbc.w	r2, r2, r6
 800201c:	f04f 0300 	mov.w	r3, #0
 8002020:	f04f 0400 	mov.w	r4, #0
 8002024:	0194      	lsls	r4, r2, #6
 8002026:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800202a:	018b      	lsls	r3, r1, #6
 800202c:	1a5b      	subs	r3, r3, r1
 800202e:	eb64 0402 	sbc.w	r4, r4, r2
 8002032:	f04f 0100 	mov.w	r1, #0
 8002036:	f04f 0200 	mov.w	r2, #0
 800203a:	00e2      	lsls	r2, r4, #3
 800203c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002040:	00d9      	lsls	r1, r3, #3
 8002042:	460b      	mov	r3, r1
 8002044:	4614      	mov	r4, r2
 8002046:	195b      	adds	r3, r3, r5
 8002048:	eb44 0406 	adc.w	r4, r4, r6
 800204c:	f04f 0100 	mov.w	r1, #0
 8002050:	f04f 0200 	mov.w	r2, #0
 8002054:	02a2      	lsls	r2, r4, #10
 8002056:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800205a:	0299      	lsls	r1, r3, #10
 800205c:	460b      	mov	r3, r1
 800205e:	4614      	mov	r4, r2
 8002060:	4618      	mov	r0, r3
 8002062:	4621      	mov	r1, r4
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	f04f 0400 	mov.w	r4, #0
 800206a:	461a      	mov	r2, r3
 800206c:	4623      	mov	r3, r4
 800206e:	f7fe fcfd 	bl	8000a6c <__aeabi_uldivmod>
 8002072:	4603      	mov	r3, r0
 8002074:	460c      	mov	r4, r1
 8002076:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002078:	4b0a      	ldr	r3, [pc, #40]	; (80020a4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	0c1b      	lsrs	r3, r3, #16
 800207e:	f003 0303 	and.w	r3, r3, #3
 8002082:	3301      	adds	r3, #1
 8002084:	005b      	lsls	r3, r3, #1
 8002086:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002088:	68fa      	ldr	r2, [r7, #12]
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002090:	60bb      	str	r3, [r7, #8]
      break;
 8002092:	e002      	b.n	800209a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002094:	4b04      	ldr	r3, [pc, #16]	; (80020a8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002096:	60bb      	str	r3, [r7, #8]
      break;
 8002098:	bf00      	nop
    }
  }
  return sysclockfreq;
 800209a:	68bb      	ldr	r3, [r7, #8]
}
 800209c:	4618      	mov	r0, r3
 800209e:	3714      	adds	r7, #20
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020a4:	40023800 	.word	0x40023800
 80020a8:	00f42400 	.word	0x00f42400
 80020ac:	007a1200 	.word	0x007a1200

080020b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020b4:	4b03      	ldr	r3, [pc, #12]	; (80020c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80020b6:	681b      	ldr	r3, [r3, #0]
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr
 80020c2:	bf00      	nop
 80020c4:	20000008 	.word	0x20000008

080020c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80020cc:	f7ff fff0 	bl	80020b0 <HAL_RCC_GetHCLKFreq>
 80020d0:	4601      	mov	r1, r0
 80020d2:	4b05      	ldr	r3, [pc, #20]	; (80020e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	0a9b      	lsrs	r3, r3, #10
 80020d8:	f003 0307 	and.w	r3, r3, #7
 80020dc:	4a03      	ldr	r2, [pc, #12]	; (80020ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80020de:	5cd3      	ldrb	r3, [r2, r3]
 80020e0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	40023800 	.word	0x40023800
 80020ec:	0802abcc 	.word	0x0802abcc

080020f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80020f4:	f7ff ffdc 	bl	80020b0 <HAL_RCC_GetHCLKFreq>
 80020f8:	4601      	mov	r1, r0
 80020fa:	4b05      	ldr	r3, [pc, #20]	; (8002110 <HAL_RCC_GetPCLK2Freq+0x20>)
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	0b5b      	lsrs	r3, r3, #13
 8002100:	f003 0307 	and.w	r3, r3, #7
 8002104:	4a03      	ldr	r2, [pc, #12]	; (8002114 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002106:	5cd3      	ldrb	r3, [r2, r3]
 8002108:	fa21 f303 	lsr.w	r3, r1, r3
}
 800210c:	4618      	mov	r0, r3
 800210e:	bd80      	pop	{r7, pc}
 8002110:	40023800 	.word	0x40023800
 8002114:	0802abcc 	.word	0x0802abcc

08002118 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b082      	sub	sp, #8
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d101      	bne.n	800212a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e05d      	b.n	80021e6 <HAL_SPI_Init+0xce>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002130:	b2db      	uxtb	r3, r3
 8002132:	2b00      	cmp	r3, #0
 8002134:	d106      	bne.n	8002144 <HAL_SPI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2200      	movs	r2, #0
 800213a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f005 fd00 	bl	8007b44 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2202      	movs	r2, #2
 8002148:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800215a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	685a      	ldr	r2, [r3, #4]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	689b      	ldr	r3, [r3, #8]
 8002164:	431a      	orrs	r2, r3
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	68db      	ldr	r3, [r3, #12]
 800216a:	431a      	orrs	r2, r3
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	691b      	ldr	r3, [r3, #16]
 8002170:	431a      	orrs	r2, r3
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	695b      	ldr	r3, [r3, #20]
 8002176:	431a      	orrs	r2, r3
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	699b      	ldr	r3, [r3, #24]
 800217c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002180:	431a      	orrs	r2, r3
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	69db      	ldr	r3, [r3, #28]
 8002186:	431a      	orrs	r2, r3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6a1b      	ldr	r3, [r3, #32]
 800218c:	ea42 0103 	orr.w	r1, r2, r3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	430a      	orrs	r2, r1
 800219a:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	699b      	ldr	r3, [r3, #24]
 80021a0:	0c1b      	lsrs	r3, r3, #16
 80021a2:	f003 0104 	and.w	r1, r3, #4
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	430a      	orrs	r2, r1
 80021b0:	605a      	str	r2, [r3, #4]

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80021ba:	d104      	bne.n	80021c6 <HAL_SPI_Init+0xae>
  {
    WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	687a      	ldr	r2, [r7, #4]
 80021c2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80021c4:	611a      	str	r2, [r3, #16]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	69da      	ldr	r2, [r3, #28]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80021d4:	61da      	str	r2, [r3, #28]
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2200      	movs	r2, #0
 80021da:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2201      	movs	r2, #1
 80021e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80021e4:	2300      	movs	r3, #0
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3708      	adds	r7, #8
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}

080021ee <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80021ee:	b580      	push	{r7, lr}
 80021f0:	b08a      	sub	sp, #40	; 0x28
 80021f2:	af02      	add	r7, sp, #8
 80021f4:	60f8      	str	r0, [r7, #12]
 80021f6:	60b9      	str	r1, [r7, #8]
 80021f8:	603b      	str	r3, [r7, #0]
 80021fa:	4613      	mov	r3, r2
 80021fc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 80021fe:	2300      	movs	r3, #0
 8002200:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002202:	2300      	movs	r3, #0
 8002204:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800220c:	2b01      	cmp	r3, #1
 800220e:	d101      	bne.n	8002214 <HAL_SPI_Transmit+0x26>
 8002210:	2302      	movs	r3, #2
 8002212:	e147      	b.n	80024a4 <HAL_SPI_Transmit+0x2b6>
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	2201      	movs	r2, #1
 8002218:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800221c:	f7fe fe14 	bl	8000e48 <HAL_GetTick>
 8002220:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002228:	b2db      	uxtb	r3, r3
 800222a:	2b01      	cmp	r3, #1
 800222c:	d002      	beq.n	8002234 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800222e:	2302      	movs	r3, #2
 8002230:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002232:	e12e      	b.n	8002492 <HAL_SPI_Transmit+0x2a4>
  }

  if((pData == NULL ) || (Size == 0))
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d002      	beq.n	8002240 <HAL_SPI_Transmit+0x52>
 800223a:	88fb      	ldrh	r3, [r7, #6]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d102      	bne.n	8002246 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002240:	2301      	movs	r3, #1
 8002242:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002244:	e125      	b.n	8002492 <HAL_SPI_Transmit+0x2a4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	2203      	movs	r2, #3
 800224a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	2200      	movs	r2, #0
 8002252:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	68ba      	ldr	r2, [r7, #8]
 8002258:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	88fa      	ldrh	r2, [r7, #6]
 800225e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	88fa      	ldrh	r2, [r7, #6]
 8002264:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	2200      	movs	r2, #0
 800226a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	2200      	movs	r2, #0
 8002270:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	2200      	movs	r2, #0
 8002276:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	2200      	movs	r2, #0
 800227c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	2200      	movs	r2, #0
 8002282:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800228c:	d107      	bne.n	800229e <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800229c:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022a6:	d10f      	bne.n	80022c8 <HAL_SPI_Transmit+0xda>
  {
    SPI_RESET_CRC(hspi);
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80022b6:	601a      	str	r2, [r3, #0]
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80022c6:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022d2:	2b40      	cmp	r3, #64	; 0x40
 80022d4:	d007      	beq.n	80022e6 <HAL_SPI_Transmit+0xf8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80022e4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	68db      	ldr	r3, [r3, #12]
 80022ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80022ee:	d147      	bne.n	8002380 <HAL_SPI_Transmit+0x192>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d004      	beq.n	8002302 <HAL_SPI_Transmit+0x114>
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80022fc:	b29b      	uxth	r3, r3
 80022fe:	2b01      	cmp	r3, #1
 8002300:	d138      	bne.n	8002374 <HAL_SPI_Transmit+0x186>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 8002302:	68bb      	ldr	r3, [r7, #8]
 8002304:	881a      	ldrh	r2, [r3, #0]
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	3302      	adds	r3, #2
 8002310:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002316:	b29b      	uxth	r3, r3
 8002318:	3b01      	subs	r3, #1
 800231a:	b29a      	uxth	r2, r3
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002320:	e028      	b.n	8002374 <HAL_SPI_Transmit+0x186>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	f003 0302 	and.w	r3, r3, #2
 800232c:	2b02      	cmp	r3, #2
 800232e:	d10f      	bne.n	8002350 <HAL_SPI_Transmit+0x162>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	881a      	ldrh	r2, [r3, #0]
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	3302      	adds	r3, #2
 800233e:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002344:	b29b      	uxth	r3, r3
 8002346:	3b01      	subs	r3, #1
 8002348:	b29a      	uxth	r2, r3
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	86da      	strh	r2, [r3, #54]	; 0x36
 800234e:	e011      	b.n	8002374 <HAL_SPI_Transmit+0x186>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d00b      	beq.n	800236e <HAL_SPI_Transmit+0x180>
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	f1b3 3fff 	cmp.w	r3, #4294967295
 800235c:	d00a      	beq.n	8002374 <HAL_SPI_Transmit+0x186>
 800235e:	f7fe fd73 	bl	8000e48 <HAL_GetTick>
 8002362:	4602      	mov	r2, r0
 8002364:	69bb      	ldr	r3, [r7, #24]
 8002366:	1ad3      	subs	r3, r2, r3
 8002368:	683a      	ldr	r2, [r7, #0]
 800236a:	429a      	cmp	r2, r3
 800236c:	d802      	bhi.n	8002374 <HAL_SPI_Transmit+0x186>
        {
          errorcode = HAL_TIMEOUT;
 800236e:	2303      	movs	r3, #3
 8002370:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002372:	e08e      	b.n	8002492 <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002378:	b29b      	uxth	r3, r3
 800237a:	2b00      	cmp	r3, #0
 800237c:	d1d1      	bne.n	8002322 <HAL_SPI_Transmit+0x134>
 800237e:	e048      	b.n	8002412 <HAL_SPI_Transmit+0x224>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d004      	beq.n	8002392 <HAL_SPI_Transmit+0x1a4>
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800238c:	b29b      	uxth	r3, r3
 800238e:	2b01      	cmp	r3, #1
 8002390:	d13a      	bne.n	8002408 <HAL_SPI_Transmit+0x21a>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	330c      	adds	r3, #12
 8002398:	68ba      	ldr	r2, [r7, #8]
 800239a:	7812      	ldrb	r2, [r2, #0]
 800239c:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	3301      	adds	r3, #1
 80023a2:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80023a8:	b29b      	uxth	r3, r3
 80023aa:	3b01      	subs	r3, #1
 80023ac:	b29a      	uxth	r2, r3
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80023b2:	e029      	b.n	8002408 <HAL_SPI_Transmit+0x21a>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	f003 0302 	and.w	r3, r3, #2
 80023be:	2b02      	cmp	r3, #2
 80023c0:	d110      	bne.n	80023e4 <HAL_SPI_Transmit+0x1f6>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	330c      	adds	r3, #12
 80023c8:	68ba      	ldr	r2, [r7, #8]
 80023ca:	7812      	ldrb	r2, [r2, #0]
 80023cc:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 80023ce:	68bb      	ldr	r3, [r7, #8]
 80023d0:	3301      	adds	r3, #1
 80023d2:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80023d8:	b29b      	uxth	r3, r3
 80023da:	3b01      	subs	r3, #1
 80023dc:	b29a      	uxth	r2, r3
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	86da      	strh	r2, [r3, #54]	; 0x36
 80023e2:	e011      	b.n	8002408 <HAL_SPI_Transmit+0x21a>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d00b      	beq.n	8002402 <HAL_SPI_Transmit+0x214>
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023f0:	d00a      	beq.n	8002408 <HAL_SPI_Transmit+0x21a>
 80023f2:	f7fe fd29 	bl	8000e48 <HAL_GetTick>
 80023f6:	4602      	mov	r2, r0
 80023f8:	69bb      	ldr	r3, [r7, #24]
 80023fa:	1ad3      	subs	r3, r2, r3
 80023fc:	683a      	ldr	r2, [r7, #0]
 80023fe:	429a      	cmp	r2, r3
 8002400:	d802      	bhi.n	8002408 <HAL_SPI_Transmit+0x21a>
        {
          errorcode = HAL_TIMEOUT;
 8002402:	2303      	movs	r3, #3
 8002404:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002406:	e044      	b.n	8002492 <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800240c:	b29b      	uxth	r3, r3
 800240e:	2b00      	cmp	r3, #0
 8002410:	d1d0      	bne.n	80023b4 <HAL_SPI_Transmit+0x1c6>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8002412:	69bb      	ldr	r3, [r7, #24]
 8002414:	9300      	str	r3, [sp, #0]
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	2201      	movs	r2, #1
 800241a:	2102      	movs	r1, #2
 800241c:	68f8      	ldr	r0, [r7, #12]
 800241e:	f000 fa56 	bl	80028ce <SPI_WaitFlagStateUntilTimeout>
 8002422:	4603      	mov	r3, r0
 8002424:	2b00      	cmp	r3, #0
 8002426:	d002      	beq.n	800242e <HAL_SPI_Transmit+0x240>
  {
    errorcode = HAL_TIMEOUT;
 8002428:	2303      	movs	r3, #3
 800242a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800242c:	e031      	b.n	8002492 <HAL_SPI_Transmit+0x2a4>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 800242e:	69ba      	ldr	r2, [r7, #24]
 8002430:	6839      	ldr	r1, [r7, #0]
 8002432:	68f8      	ldr	r0, [r7, #12]
 8002434:	f000 fab3 	bl	800299e <SPI_CheckFlag_BSY>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d005      	beq.n	800244a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	2220      	movs	r2, #32
 8002446:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002448:	e023      	b.n	8002492 <HAL_SPI_Transmit+0x2a4>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d10a      	bne.n	8002468 <HAL_SPI_Transmit+0x27a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002452:	2300      	movs	r3, #0
 8002454:	617b      	str	r3, [r7, #20]
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	617b      	str	r3, [r7, #20]
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	617b      	str	r3, [r7, #20]
 8002466:	697b      	ldr	r3, [r7, #20]
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800246c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002470:	d107      	bne.n	8002482 <HAL_SPI_Transmit+0x294>
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002480:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002486:	2b00      	cmp	r3, #0
 8002488:	d002      	beq.n	8002490 <HAL_SPI_Transmit+0x2a2>
  {
    errorcode = HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	77fb      	strb	r3, [r7, #31]
 800248e:	e000      	b.n	8002492 <HAL_SPI_Transmit+0x2a4>
  }

error:
 8002490:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2201      	movs	r2, #1
 8002496:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2200      	movs	r2, #0
 800249e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80024a2:	7ffb      	ldrb	r3, [r7, #31]
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	3720      	adds	r7, #32
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}

080024ac <HAL_SPI_TransmitReceive>:
  * @param  Size amount of data to be sent and received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b08e      	sub	sp, #56	; 0x38
 80024b0:	af02      	add	r7, sp, #8
 80024b2:	60f8      	str	r0, [r7, #12]
 80024b4:	60b9      	str	r1, [r7, #8]
 80024b6:	607a      	str	r2, [r7, #4]
 80024b8:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 80024ba:	2300      	movs	r3, #0
 80024bc:	627b      	str	r3, [r7, #36]	; 0x24
 80024be:	2300      	movs	r3, #0
 80024c0:	623b      	str	r3, [r7, #32]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg1 = 0U;
 80024c2:	2300      	movs	r3, #0
 80024c4:	837b      	strh	r3, [r7, #26]
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 80024c6:	2300      	movs	r3, #0
 80024c8:	61fb      	str	r3, [r7, #28]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 80024ca:	2301      	movs	r3, #1
 80024cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef errorcode = HAL_OK;
 80024ce:	2300      	movs	r3, #0
 80024d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d101      	bne.n	80024e2 <HAL_SPI_TransmitReceive+0x36>
 80024de:	2302      	movs	r3, #2
 80024e0:	e1f1      	b.n	80028c6 <HAL_SPI_TransmitReceive+0x41a>
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	2201      	movs	r2, #1
 80024e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80024ea:	f7fe fcad 	bl	8000e48 <HAL_GetTick>
 80024ee:	61f8      	str	r0, [r7, #28]
  
  tmp  = hspi->State;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80024f6:	b2db      	uxtb	r3, r3
 80024f8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp1 = hspi->Init.Mode;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	623b      	str	r3, [r7, #32]
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
 8002500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002502:	2b01      	cmp	r3, #1
 8002504:	d00e      	beq.n	8002524 <HAL_SPI_TransmitReceive+0x78>
 8002506:	6a3b      	ldr	r3, [r7, #32]
 8002508:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800250c:	d106      	bne.n	800251c <HAL_SPI_TransmitReceive+0x70>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d102      	bne.n	800251c <HAL_SPI_TransmitReceive+0x70>
 8002516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002518:	2b04      	cmp	r3, #4
 800251a:	d003      	beq.n	8002524 <HAL_SPI_TransmitReceive+0x78>
  {
    errorcode = HAL_BUSY;
 800251c:	2302      	movs	r3, #2
 800251e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002522:	e1c6      	b.n	80028b2 <HAL_SPI_TransmitReceive+0x406>
  }

  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d005      	beq.n	8002536 <HAL_SPI_TransmitReceive+0x8a>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d002      	beq.n	8002536 <HAL_SPI_TransmitReceive+0x8a>
 8002530:	887b      	ldrh	r3, [r7, #2]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d103      	bne.n	800253e <HAL_SPI_TransmitReceive+0x92>
  {
    errorcode = HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800253c:	e1b9      	b.n	80028b2 <HAL_SPI_TransmitReceive+0x406>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002544:	b2db      	uxtb	r3, r3
 8002546:	2b01      	cmp	r3, #1
 8002548:	d103      	bne.n	8002552 <HAL_SPI_TransmitReceive+0xa6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	2205      	movs	r2, #5
 800254e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2200      	movs	r2, #0
 8002556:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	687a      	ldr	r2, [r7, #4]
 800255c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	887a      	ldrh	r2, [r7, #2]
 8002562:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	887a      	ldrh	r2, [r7, #2]
 8002568:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	68ba      	ldr	r2, [r7, #8]
 800256e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	887a      	ldrh	r2, [r7, #2]
 8002574:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	887a      	ldrh	r2, [r7, #2]
 800257a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2200      	movs	r2, #0
 8002580:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	2200      	movs	r2, #0
 8002586:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800258c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002590:	d10f      	bne.n	80025b2 <HAL_SPI_TransmitReceive+0x106>
  {
    SPI_RESET_CRC(hspi);
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80025a0:	601a      	str	r2, [r3, #0]
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80025b0:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025bc:	2b40      	cmp	r3, #64	; 0x40
 80025be:	d007      	beq.n	80025d0 <HAL_SPI_TransmitReceive+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80025ce:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	68db      	ldr	r3, [r3, #12]
 80025d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80025d8:	f040 8084 	bne.w	80026e4 <HAL_SPI_TransmitReceive+0x238>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d004      	beq.n	80025ee <HAL_SPI_TransmitReceive+0x142>
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80025e8:	b29b      	uxth	r3, r3
 80025ea:	2b01      	cmp	r3, #1
 80025ec:	d16f      	bne.n	80026ce <HAL_SPI_TransmitReceive+0x222>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	881a      	ldrh	r2, [r3, #0]
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	3302      	adds	r3, #2
 80025fc:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002602:	b29b      	uxth	r3, r3
 8002604:	3b01      	subs	r3, #1
 8002606:	b29a      	uxth	r2, r3
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800260c:	e05f      	b.n	80026ce <HAL_SPI_TransmitReceive+0x222>
    {
      /* Check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800260e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002610:	2b00      	cmp	r3, #0
 8002612:	d02e      	beq.n	8002672 <HAL_SPI_TransmitReceive+0x1c6>
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002618:	b29b      	uxth	r3, r3
 800261a:	2b00      	cmp	r3, #0
 800261c:	d029      	beq.n	8002672 <HAL_SPI_TransmitReceive+0x1c6>
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	f003 0302 	and.w	r3, r3, #2
 8002628:	2b02      	cmp	r3, #2
 800262a:	d122      	bne.n	8002672 <HAL_SPI_TransmitReceive+0x1c6>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	881a      	ldrh	r2, [r3, #0]
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	3302      	adds	r3, #2
 800263a:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002640:	b29b      	uxth	r3, r3
 8002642:	3b01      	subs	r3, #1
 8002644:	b29a      	uxth	r2, r3
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 800264a:	2300      	movs	r3, #0
 800264c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002652:	b29b      	uxth	r3, r3
 8002654:	2b00      	cmp	r3, #0
 8002656:	d10c      	bne.n	8002672 <HAL_SPI_TransmitReceive+0x1c6>
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800265c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002660:	d107      	bne.n	8002672 <HAL_SPI_TransmitReceive+0x1c6>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002670:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002676:	b29b      	uxth	r3, r3
 8002678:	2b00      	cmp	r3, #0
 800267a:	d018      	beq.n	80026ae <HAL_SPI_TransmitReceive+0x202>
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	f003 0301 	and.w	r3, r3, #1
 8002686:	2b01      	cmp	r3, #1
 8002688:	d111      	bne.n	80026ae <HAL_SPI_TransmitReceive+0x202>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	b29a      	uxth	r2, r3
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	3302      	adds	r3, #2
 800269a:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80026a0:	b29b      	uxth	r3, r3
 80026a2:	3b01      	subs	r3, #1
 80026a4:	b29a      	uxth	r2, r3
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 80026aa:	2301      	movs	r3, #1
 80026ac:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 80026ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026b4:	d00b      	beq.n	80026ce <HAL_SPI_TransmitReceive+0x222>
 80026b6:	f7fe fbc7 	bl	8000e48 <HAL_GetTick>
 80026ba:	4602      	mov	r2, r0
 80026bc:	69fb      	ldr	r3, [r7, #28]
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80026c2:	429a      	cmp	r2, r3
 80026c4:	d803      	bhi.n	80026ce <HAL_SPI_TransmitReceive+0x222>
      {
        errorcode = HAL_TIMEOUT;
 80026c6:	2303      	movs	r3, #3
 80026c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80026cc:	e0f1      	b.n	80028b2 <HAL_SPI_TransmitReceive+0x406>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d19a      	bne.n	800260e <HAL_SPI_TransmitReceive+0x162>
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80026dc:	b29b      	uxth	r3, r3
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d195      	bne.n	800260e <HAL_SPI_TransmitReceive+0x162>
 80026e2:	e082      	b.n	80027ea <HAL_SPI_TransmitReceive+0x33e>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d004      	beq.n	80026f6 <HAL_SPI_TransmitReceive+0x24a>
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80026f0:	b29b      	uxth	r3, r3
 80026f2:	2b01      	cmp	r3, #1
 80026f4:	d16f      	bne.n	80027d6 <HAL_SPI_TransmitReceive+0x32a>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	330c      	adds	r3, #12
 80026fc:	68ba      	ldr	r2, [r7, #8]
 80026fe:	7812      	ldrb	r2, [r2, #0]
 8002700:	701a      	strb	r2, [r3, #0]
      pTxData += sizeof(uint8_t);
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	3301      	adds	r3, #1
 8002706:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800270c:	b29b      	uxth	r3, r3
 800270e:	3b01      	subs	r3, #1
 8002710:	b29a      	uxth	r2, r3
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002716:	e05e      	b.n	80027d6 <HAL_SPI_TransmitReceive+0x32a>
    {
      /* check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8002718:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800271a:	2b00      	cmp	r3, #0
 800271c:	d02e      	beq.n	800277c <HAL_SPI_TransmitReceive+0x2d0>
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002722:	b29b      	uxth	r3, r3
 8002724:	2b00      	cmp	r3, #0
 8002726:	d029      	beq.n	800277c <HAL_SPI_TransmitReceive+0x2d0>
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	689b      	ldr	r3, [r3, #8]
 800272e:	f003 0302 	and.w	r3, r3, #2
 8002732:	2b02      	cmp	r3, #2
 8002734:	d122      	bne.n	800277c <HAL_SPI_TransmitReceive+0x2d0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	1c5a      	adds	r2, r3, #1
 800273a:	60ba      	str	r2, [r7, #8]
 800273c:	68fa      	ldr	r2, [r7, #12]
 800273e:	6812      	ldr	r2, [r2, #0]
 8002740:	320c      	adds	r2, #12
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800274a:	b29b      	uxth	r3, r3
 800274c:	3b01      	subs	r3, #1
 800274e:	b29a      	uxth	r2, r3
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 8002754:	2300      	movs	r3, #0
 8002756:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800275c:	b29b      	uxth	r3, r3
 800275e:	2b00      	cmp	r3, #0
 8002760:	d10c      	bne.n	800277c <HAL_SPI_TransmitReceive+0x2d0>
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002766:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800276a:	d107      	bne.n	800277c <HAL_SPI_TransmitReceive+0x2d0>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800277a:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002780:	b29b      	uxth	r3, r3
 8002782:	2b00      	cmp	r3, #0
 8002784:	d017      	beq.n	80027b6 <HAL_SPI_TransmitReceive+0x30a>
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	f003 0301 	and.w	r3, r3, #1
 8002790:	2b01      	cmp	r3, #1
 8002792:	d110      	bne.n	80027b6 <HAL_SPI_TransmitReceive+0x30a>
      {
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	68d9      	ldr	r1, [r3, #12]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	1c5a      	adds	r2, r3, #1
 800279e:	607a      	str	r2, [r7, #4]
 80027a0:	b2ca      	uxtb	r2, r1
 80027a2:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80027a8:	b29b      	uxth	r3, r3
 80027aa:	3b01      	subs	r3, #1
 80027ac:	b29a      	uxth	r2, r3
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 80027b2:	2301      	movs	r3, #1
 80027b4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 80027b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027bc:	d00b      	beq.n	80027d6 <HAL_SPI_TransmitReceive+0x32a>
 80027be:	f7fe fb43 	bl	8000e48 <HAL_GetTick>
 80027c2:	4602      	mov	r2, r0
 80027c4:	69fb      	ldr	r3, [r7, #28]
 80027c6:	1ad3      	subs	r3, r2, r3
 80027c8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80027ca:	429a      	cmp	r2, r3
 80027cc:	d803      	bhi.n	80027d6 <HAL_SPI_TransmitReceive+0x32a>
      {
        errorcode = HAL_TIMEOUT;
 80027ce:	2303      	movs	r3, #3
 80027d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80027d4:	e06d      	b.n	80028b2 <HAL_SPI_TransmitReceive+0x406>
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80027da:	b29b      	uxth	r3, r3
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d19b      	bne.n	8002718 <HAL_SPI_TransmitReceive+0x26c>
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80027e4:	b29b      	uxth	r3, r3
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d196      	bne.n	8002718 <HAL_SPI_TransmitReceive+0x26c>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80027f2:	d11a      	bne.n	800282a <HAL_SPI_TransmitReceive+0x37e>
  {
    /* Wait until TXE flag */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 80027f4:	69fb      	ldr	r3, [r7, #28]
 80027f6:	9300      	str	r3, [sp, #0]
 80027f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027fa:	2201      	movs	r2, #1
 80027fc:	2101      	movs	r1, #1
 80027fe:	68f8      	ldr	r0, [r7, #12]
 8002800:	f000 f865 	bl	80028ce <SPI_WaitFlagStateUntilTimeout>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d009      	beq.n	800281e <HAL_SPI_TransmitReceive+0x372>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800280e:	f043 0202 	orr.w	r2, r3, #2
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 8002816:	2303      	movs	r3, #3
 8002818:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      goto error;
 800281c:	e049      	b.n	80028b2 <HAL_SPI_TransmitReceive+0x406>
    }
    /* Read CRC */
    tmpreg1 = hspi->Instance->DR;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	68db      	ldr	r3, [r3, #12]
 8002824:	b29b      	uxth	r3, r3
 8002826:	837b      	strh	r3, [r7, #26]
    /* To avoid GCC warning */
    UNUSED(tmpreg1);
 8002828:	8b7b      	ldrh	r3, [r7, #26]
  }

  /* Check if CRC error occurred */
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	f003 0310 	and.w	r3, r3, #16
 8002834:	2b10      	cmp	r3, #16
 8002836:	d10d      	bne.n	8002854 <HAL_SPI_TransmitReceive+0x3a8>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800283c:	f043 0202 	orr.w	r2, r3, #2
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	655a      	str	r2, [r3, #84]	; 0x54
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f64f 72ef 	movw	r2, #65519	; 0xffef
 800284c:	609a      	str	r2, [r3, #8]

    errorcode = HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  }
#endif /* USE_SPI_CRC */

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	9300      	str	r3, [sp, #0]
 8002858:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800285a:	2201      	movs	r2, #1
 800285c:	2102      	movs	r1, #2
 800285e:	68f8      	ldr	r0, [r7, #12]
 8002860:	f000 f835 	bl	80028ce <SPI_WaitFlagStateUntilTimeout>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d003      	beq.n	8002872 <HAL_SPI_TransmitReceive+0x3c6>
  {
    errorcode = HAL_TIMEOUT;
 800286a:	2303      	movs	r3, #3
 800286c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002870:	e01f      	b.n	80028b2 <HAL_SPI_TransmitReceive+0x406>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8002872:	69fa      	ldr	r2, [r7, #28]
 8002874:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002876:	68f8      	ldr	r0, [r7, #12]
 8002878:	f000 f891 	bl	800299e <SPI_CheckFlag_BSY>
 800287c:	4603      	mov	r3, r0
 800287e:	2b00      	cmp	r3, #0
 8002880:	d006      	beq.n	8002890 <HAL_SPI_TransmitReceive+0x3e4>
  {
    errorcode = HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2220      	movs	r2, #32
 800288c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800288e:	e010      	b.n	80028b2 <HAL_SPI_TransmitReceive+0x406>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	689b      	ldr	r3, [r3, #8]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d10b      	bne.n	80028b0 <HAL_SPI_TransmitReceive+0x404>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002898:	2300      	movs	r3, #0
 800289a:	617b      	str	r3, [r7, #20]
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	68db      	ldr	r3, [r3, #12]
 80028a2:	617b      	str	r3, [r7, #20]
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	617b      	str	r3, [r7, #20]
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	e000      	b.n	80028b2 <HAL_SPI_TransmitReceive+0x406>
  }
  
error :
 80028b0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2201      	movs	r2, #1
 80028b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	2200      	movs	r2, #0
 80028be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80028c2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	3730      	adds	r7, #48	; 0x30
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}

080028ce <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 80028ce:	b580      	push	{r7, lr}
 80028d0:	b084      	sub	sp, #16
 80028d2:	af00      	add	r7, sp, #0
 80028d4:	60f8      	str	r0, [r7, #12]
 80028d6:	60b9      	str	r1, [r7, #8]
 80028d8:	607a      	str	r2, [r7, #4]
 80028da:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 80028dc:	e04c      	b.n	8002978 <SPI_WaitFlagStateUntilTimeout+0xaa>
  {
    if(Timeout != HAL_MAX_DELAY)
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028e4:	d048      	beq.n	8002978 <SPI_WaitFlagStateUntilTimeout+0xaa>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d007      	beq.n	80028fc <SPI_WaitFlagStateUntilTimeout+0x2e>
 80028ec:	f7fe faac 	bl	8000e48 <HAL_GetTick>
 80028f0:	4602      	mov	r2, r0
 80028f2:	69bb      	ldr	r3, [r7, #24]
 80028f4:	1ad3      	subs	r3, r2, r3
 80028f6:	683a      	ldr	r2, [r7, #0]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d83d      	bhi.n	8002978 <SPI_WaitFlagStateUntilTimeout+0xaa>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	685a      	ldr	r2, [r3, #4]
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800290a:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002914:	d111      	bne.n	800293a <SPI_WaitFlagStateUntilTimeout+0x6c>
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	689b      	ldr	r3, [r3, #8]
 800291a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800291e:	d004      	beq.n	800292a <SPI_WaitFlagStateUntilTimeout+0x5c>
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002928:	d107      	bne.n	800293a <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002938:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800293e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002942:	d10f      	bne.n	8002964 <SPI_WaitFlagStateUntilTimeout+0x96>
        {
          SPI_RESET_CRC(hspi);
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002952:	601a      	str	r2, [r3, #0]
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002962:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	2201      	movs	r2, #1
 8002968:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	2200      	movs	r2, #0
 8002970:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002974:	2303      	movs	r3, #3
 8002976:	e00e      	b.n	8002996 <SPI_WaitFlagStateUntilTimeout+0xc8>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	689a      	ldr	r2, [r3, #8]
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	4013      	ands	r3, r2
 8002982:	68ba      	ldr	r2, [r7, #8]
 8002984:	429a      	cmp	r2, r3
 8002986:	d101      	bne.n	800298c <SPI_WaitFlagStateUntilTimeout+0xbe>
 8002988:	2201      	movs	r2, #1
 800298a:	e000      	b.n	800298e <SPI_WaitFlagStateUntilTimeout+0xc0>
 800298c:	2200      	movs	r2, #0
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	429a      	cmp	r2, r3
 8002992:	d1a4      	bne.n	80028de <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8002994:	2300      	movs	r3, #0
}
 8002996:	4618      	mov	r0, r3
 8002998:	3710      	adds	r7, #16
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}

0800299e <SPI_CheckFlag_BSY>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800299e:	b580      	push	{r7, lr}
 80029a0:	b086      	sub	sp, #24
 80029a2:	af02      	add	r7, sp, #8
 80029a4:	60f8      	str	r0, [r7, #12]
 80029a6:	60b9      	str	r1, [r7, #8]
 80029a8:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	9300      	str	r3, [sp, #0]
 80029ae:	68bb      	ldr	r3, [r7, #8]
 80029b0:	2200      	movs	r2, #0
 80029b2:	2180      	movs	r1, #128	; 0x80
 80029b4:	68f8      	ldr	r0, [r7, #12]
 80029b6:	f7ff ff8a 	bl	80028ce <SPI_WaitFlagStateUntilTimeout>
 80029ba:	4603      	mov	r3, r0
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d007      	beq.n	80029d0 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029c4:	f043 0220 	orr.w	r2, r3, #32
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80029cc:	2303      	movs	r3, #3
 80029ce:	e000      	b.n	80029d2 <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 80029d0:	2300      	movs	r3, #0
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	3710      	adds	r7, #16
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}

080029da <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80029da:	b580      	push	{r7, lr}
 80029dc:	b082      	sub	sp, #8
 80029de:	af00      	add	r7, sp, #0
 80029e0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d101      	bne.n	80029ec <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80029e8:	2301      	movs	r3, #1
 80029ea:	e01d      	b.n	8002a28 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029f2:	b2db      	uxtb	r3, r3
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d106      	bne.n	8002a06 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2200      	movs	r2, #0
 80029fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002a00:	6878      	ldr	r0, [r7, #4]
 8002a02:	f005 f817 	bl	8007a34 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2202      	movs	r2, #2
 8002a0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	3304      	adds	r3, #4
 8002a16:	4619      	mov	r1, r3
 8002a18:	4610      	mov	r0, r2
 8002a1a:	f000 fb1b 	bl	8003054 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2201      	movs	r2, #1
 8002a22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a26:	2300      	movs	r3, #0
}
 8002a28:	4618      	mov	r0, r3
 8002a2a:	3708      	adds	r7, #8
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}

08002a30 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b086      	sub	sp, #24
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	60b9      	str	r1, [r7, #8]
 8002a3a:	607a      	str	r2, [r7, #4]
 8002a3c:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  if (htim->State == HAL_TIM_STATE_BUSY)
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	2b02      	cmp	r3, #2
 8002a48:	d101      	bne.n	8002a4e <HAL_TIM_PWM_Start_DMA+0x1e>
  {
    return HAL_BUSY;
 8002a4a:	2302      	movs	r3, #2
 8002a4c:	e0e9      	b.n	8002c22 <HAL_TIM_PWM_Start_DMA+0x1f2>
  }
  else if (htim->State == HAL_TIM_STATE_READY)
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	2b01      	cmp	r3, #1
 8002a58:	d10b      	bne.n	8002a72 <HAL_TIM_PWM_Start_DMA+0x42>
  {
    if ((pData == NULL) && (Length > 0U))
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d104      	bne.n	8002a6a <HAL_TIM_PWM_Start_DMA+0x3a>
 8002a60:	887b      	ldrh	r3, [r7, #2]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d001      	beq.n	8002a6a <HAL_TIM_PWM_Start_DMA+0x3a>
    {
      return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e0db      	b.n	8002c22 <HAL_TIM_PWM_Start_DMA+0x1f2>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	2202      	movs	r2, #2
 8002a6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  else
  {
    /* nothing to do */
  }

  switch (Channel)
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	2b0c      	cmp	r3, #12
 8002a76:	f200 80ad 	bhi.w	8002bd4 <HAL_TIM_PWM_Start_DMA+0x1a4>
 8002a7a:	a201      	add	r2, pc, #4	; (adr r2, 8002a80 <HAL_TIM_PWM_Start_DMA+0x50>)
 8002a7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a80:	08002ab5 	.word	0x08002ab5
 8002a84:	08002bd5 	.word	0x08002bd5
 8002a88:	08002bd5 	.word	0x08002bd5
 8002a8c:	08002bd5 	.word	0x08002bd5
 8002a90:	08002afd 	.word	0x08002afd
 8002a94:	08002bd5 	.word	0x08002bd5
 8002a98:	08002bd5 	.word	0x08002bd5
 8002a9c:	08002bd5 	.word	0x08002bd5
 8002aa0:	08002b45 	.word	0x08002b45
 8002aa4:	08002bd5 	.word	0x08002bd5
 8002aa8:	08002bd5 	.word	0x08002bd5
 8002aac:	08002bd5 	.word	0x08002bd5
 8002ab0:	08002b8d 	.word	0x08002b8d
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ab8:	4a5c      	ldr	r2, [pc, #368]	; (8002c2c <HAL_TIM_PWM_Start_DMA+0x1fc>)
 8002aba:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ac0:	4a5b      	ldr	r2, [pc, #364]	; (8002c30 <HAL_TIM_PWM_Start_DMA+0x200>)
 8002ac2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ac8:	4a5a      	ldr	r2, [pc, #360]	; (8002c34 <HAL_TIM_PWM_Start_DMA+0x204>)
 8002aca:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8002ad0:	6879      	ldr	r1, [r7, #4]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	3334      	adds	r3, #52	; 0x34
 8002ad8:	461a      	mov	r2, r3
 8002ada:	887b      	ldrh	r3, [r7, #2]
 8002adc:	f7fe fbae 	bl	800123c <HAL_DMA_Start_IT>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d001      	beq.n	8002aea <HAL_TIM_PWM_Start_DMA+0xba>
      {
        return HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	e09b      	b.n	8002c22 <HAL_TIM_PWM_Start_DMA+0x1f2>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	68da      	ldr	r2, [r3, #12]
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002af8:	60da      	str	r2, [r3, #12]
      break;
 8002afa:	e06c      	b.n	8002bd6 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b00:	4a4a      	ldr	r2, [pc, #296]	; (8002c2c <HAL_TIM_PWM_Start_DMA+0x1fc>)
 8002b02:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b08:	4a49      	ldr	r2, [pc, #292]	; (8002c30 <HAL_TIM_PWM_Start_DMA+0x200>)
 8002b0a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b10:	4a48      	ldr	r2, [pc, #288]	; (8002c34 <HAL_TIM_PWM_Start_DMA+0x204>)
 8002b12:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK)
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8002b18:	6879      	ldr	r1, [r7, #4]
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	3338      	adds	r3, #56	; 0x38
 8002b20:	461a      	mov	r2, r3
 8002b22:	887b      	ldrh	r3, [r7, #2]
 8002b24:	f7fe fb8a 	bl	800123c <HAL_DMA_Start_IT>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d001      	beq.n	8002b32 <HAL_TIM_PWM_Start_DMA+0x102>
      {
        return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e077      	b.n	8002c22 <HAL_TIM_PWM_Start_DMA+0x1f2>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	68da      	ldr	r2, [r3, #12]
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002b40:	60da      	str	r2, [r3, #12]
      break;
 8002b42:	e048      	b.n	8002bd6 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b48:	4a38      	ldr	r2, [pc, #224]	; (8002c2c <HAL_TIM_PWM_Start_DMA+0x1fc>)
 8002b4a:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b50:	4a37      	ldr	r2, [pc, #220]	; (8002c30 <HAL_TIM_PWM_Start_DMA+0x200>)
 8002b52:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b58:	4a36      	ldr	r2, [pc, #216]	; (8002c34 <HAL_TIM_PWM_Start_DMA+0x204>)
 8002b5a:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK)
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8002b60:	6879      	ldr	r1, [r7, #4]
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	333c      	adds	r3, #60	; 0x3c
 8002b68:	461a      	mov	r2, r3
 8002b6a:	887b      	ldrh	r3, [r7, #2]
 8002b6c:	f7fe fb66 	bl	800123c <HAL_DMA_Start_IT>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d001      	beq.n	8002b7a <HAL_TIM_PWM_Start_DMA+0x14a>
      {
        return HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	e053      	b.n	8002c22 <HAL_TIM_PWM_Start_DMA+0x1f2>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	68da      	ldr	r2, [r3, #12]
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002b88:	60da      	str	r2, [r3, #12]
      break;
 8002b8a:	e024      	b.n	8002bd6 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b90:	4a26      	ldr	r2, [pc, #152]	; (8002c2c <HAL_TIM_PWM_Start_DMA+0x1fc>)
 8002b92:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b98:	4a25      	ldr	r2, [pc, #148]	; (8002c30 <HAL_TIM_PWM_Start_DMA+0x200>)
 8002b9a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba0:	4a24      	ldr	r2, [pc, #144]	; (8002c34 <HAL_TIM_PWM_Start_DMA+0x204>)
 8002ba2:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK)
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002ba8:	6879      	ldr	r1, [r7, #4]
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	3340      	adds	r3, #64	; 0x40
 8002bb0:	461a      	mov	r2, r3
 8002bb2:	887b      	ldrh	r3, [r7, #2]
 8002bb4:	f7fe fb42 	bl	800123c <HAL_DMA_Start_IT>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d001      	beq.n	8002bc2 <HAL_TIM_PWM_Start_DMA+0x192>
      {
        return HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e02f      	b.n	8002c22 <HAL_TIM_PWM_Start_DMA+0x1f2>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	68da      	ldr	r2, [r3, #12]
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002bd0:	60da      	str	r2, [r3, #12]
      break;
 8002bd2:	e000      	b.n	8002bd6 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    default:
      break;
 8002bd4:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	2201      	movs	r2, #1
 8002bdc:	68b9      	ldr	r1, [r7, #8]
 8002bde:	4618      	mov	r0, r3
 8002be0:	f000 fc44 	bl	800346c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a13      	ldr	r2, [pc, #76]	; (8002c38 <HAL_TIM_PWM_Start_DMA+0x208>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d107      	bne.n	8002bfe <HAL_TIM_PWM_Start_DMA+0x1ce>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002bfc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	f003 0307 	and.w	r3, r3, #7
 8002c08:	617b      	str	r3, [r7, #20]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	2b06      	cmp	r3, #6
 8002c0e:	d007      	beq.n	8002c20 <HAL_TIM_PWM_Start_DMA+0x1f0>
  {
    __HAL_TIM_ENABLE(htim);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f042 0201 	orr.w	r2, r2, #1
 8002c1e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c20:	2300      	movs	r3, #0
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3718      	adds	r7, #24
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	bf00      	nop
 8002c2c:	08002f75 	.word	0x08002f75
 8002c30:	08002fe5 	.word	0x08002fe5
 8002c34:	08002f51 	.word	0x08002f51
 8002c38:	40010000 	.word	0x40010000

08002c3c <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b082      	sub	sp, #8
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	2b0c      	cmp	r3, #12
 8002c4a:	d855      	bhi.n	8002cf8 <HAL_TIM_PWM_Stop_DMA+0xbc>
 8002c4c:	a201      	add	r2, pc, #4	; (adr r2, 8002c54 <HAL_TIM_PWM_Stop_DMA+0x18>)
 8002c4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c52:	bf00      	nop
 8002c54:	08002c89 	.word	0x08002c89
 8002c58:	08002cf9 	.word	0x08002cf9
 8002c5c:	08002cf9 	.word	0x08002cf9
 8002c60:	08002cf9 	.word	0x08002cf9
 8002c64:	08002ca5 	.word	0x08002ca5
 8002c68:	08002cf9 	.word	0x08002cf9
 8002c6c:	08002cf9 	.word	0x08002cf9
 8002c70:	08002cf9 	.word	0x08002cf9
 8002c74:	08002cc1 	.word	0x08002cc1
 8002c78:	08002cf9 	.word	0x08002cf9
 8002c7c:	08002cf9 	.word	0x08002cf9
 8002c80:	08002cf9 	.word	0x08002cf9
 8002c84:	08002cdd 	.word	0x08002cdd
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	68da      	ldr	r2, [r3, #12]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002c96:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f7fe fb25 	bl	80012ec <HAL_DMA_Abort_IT>
      break;
 8002ca2:	e02a      	b.n	8002cfa <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	68da      	ldr	r2, [r3, #12]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002cb2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f7fe fb17 	bl	80012ec <HAL_DMA_Abort_IT>
      break;
 8002cbe:	e01c      	b.n	8002cfa <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	68da      	ldr	r2, [r3, #12]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002cce:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f7fe fb09 	bl	80012ec <HAL_DMA_Abort_IT>
      break;
 8002cda:	e00e      	b.n	8002cfa <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	68da      	ldr	r2, [r3, #12]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002cea:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f7fe fafb 	bl	80012ec <HAL_DMA_Abort_IT>
      break;
 8002cf6:	e000      	b.n	8002cfa <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    default:
      break;
 8002cf8:	bf00      	nop
  }

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	6839      	ldr	r1, [r7, #0]
 8002d02:	4618      	mov	r0, r3
 8002d04:	f000 fbb2 	bl	800346c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a1d      	ldr	r2, [pc, #116]	; (8002d84 <HAL_TIM_PWM_Stop_DMA+0x148>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d117      	bne.n	8002d42 <HAL_TIM_PWM_Stop_DMA+0x106>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	6a1a      	ldr	r2, [r3, #32]
 8002d18:	f241 1311 	movw	r3, #4369	; 0x1111
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d10f      	bne.n	8002d42 <HAL_TIM_PWM_Stop_DMA+0x106>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	6a1a      	ldr	r2, [r3, #32]
 8002d28:	f240 4344 	movw	r3, #1092	; 0x444
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d107      	bne.n	8002d42 <HAL_TIM_PWM_Stop_DMA+0x106>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002d40:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	6a1a      	ldr	r2, [r3, #32]
 8002d48:	f241 1311 	movw	r3, #4369	; 0x1111
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d10f      	bne.n	8002d72 <HAL_TIM_PWM_Stop_DMA+0x136>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	6a1a      	ldr	r2, [r3, #32]
 8002d58:	f240 4344 	movw	r3, #1092	; 0x444
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d107      	bne.n	8002d72 <HAL_TIM_PWM_Stop_DMA+0x136>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f022 0201 	bic.w	r2, r2, #1
 8002d70:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2201      	movs	r2, #1
 8002d76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8002d7a:	2300      	movs	r3, #0
}
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	3708      	adds	r7, #8
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd80      	pop	{r7, pc}
 8002d84:	40010000 	.word	0x40010000

08002d88 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b084      	sub	sp, #16
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	60f8      	str	r0, [r7, #12]
 8002d90:	60b9      	str	r1, [r7, #8]
 8002d92:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d101      	bne.n	8002da2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002d9e:	2302      	movs	r3, #2
 8002da0:	e0b4      	b.n	8002f0c <HAL_TIM_PWM_ConfigChannel+0x184>
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2201      	movs	r2, #1
 8002da6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	2202      	movs	r2, #2
 8002dae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2b0c      	cmp	r3, #12
 8002db6:	f200 809f 	bhi.w	8002ef8 <HAL_TIM_PWM_ConfigChannel+0x170>
 8002dba:	a201      	add	r2, pc, #4	; (adr r2, 8002dc0 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8002dbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dc0:	08002df5 	.word	0x08002df5
 8002dc4:	08002ef9 	.word	0x08002ef9
 8002dc8:	08002ef9 	.word	0x08002ef9
 8002dcc:	08002ef9 	.word	0x08002ef9
 8002dd0:	08002e35 	.word	0x08002e35
 8002dd4:	08002ef9 	.word	0x08002ef9
 8002dd8:	08002ef9 	.word	0x08002ef9
 8002ddc:	08002ef9 	.word	0x08002ef9
 8002de0:	08002e77 	.word	0x08002e77
 8002de4:	08002ef9 	.word	0x08002ef9
 8002de8:	08002ef9 	.word	0x08002ef9
 8002dec:	08002ef9 	.word	0x08002ef9
 8002df0:	08002eb7 	.word	0x08002eb7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	68b9      	ldr	r1, [r7, #8]
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f000 f9aa 	bl	8003154 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	699a      	ldr	r2, [r3, #24]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f042 0208 	orr.w	r2, r2, #8
 8002e0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	699a      	ldr	r2, [r3, #24]
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f022 0204 	bic.w	r2, r2, #4
 8002e1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	6999      	ldr	r1, [r3, #24]
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	691a      	ldr	r2, [r3, #16]
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	430a      	orrs	r2, r1
 8002e30:	619a      	str	r2, [r3, #24]
      break;
 8002e32:	e062      	b.n	8002efa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	68b9      	ldr	r1, [r7, #8]
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f000 f9f0 	bl	8003220 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	699a      	ldr	r2, [r3, #24]
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	699a      	ldr	r2, [r3, #24]
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	6999      	ldr	r1, [r3, #24]
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	691b      	ldr	r3, [r3, #16]
 8002e6a:	021a      	lsls	r2, r3, #8
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	430a      	orrs	r2, r1
 8002e72:	619a      	str	r2, [r3, #24]
      break;
 8002e74:	e041      	b.n	8002efa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	68b9      	ldr	r1, [r7, #8]
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f000 fa3b 	bl	80032f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	69da      	ldr	r2, [r3, #28]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f042 0208 	orr.w	r2, r2, #8
 8002e90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	69da      	ldr	r2, [r3, #28]
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f022 0204 	bic.w	r2, r2, #4
 8002ea0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	69d9      	ldr	r1, [r3, #28]
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	691a      	ldr	r2, [r3, #16]
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	430a      	orrs	r2, r1
 8002eb2:	61da      	str	r2, [r3, #28]
      break;
 8002eb4:	e021      	b.n	8002efa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	68b9      	ldr	r1, [r7, #8]
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f000 fa85 	bl	80033cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	69da      	ldr	r2, [r3, #28]
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ed0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	69da      	ldr	r2, [r3, #28]
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ee0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	69d9      	ldr	r1, [r3, #28]
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	691b      	ldr	r3, [r3, #16]
 8002eec:	021a      	lsls	r2, r3, #8
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	430a      	orrs	r2, r1
 8002ef4:	61da      	str	r2, [r3, #28]
      break;
 8002ef6:	e000      	b.n	8002efa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8002ef8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2201      	movs	r2, #1
 8002efe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2200      	movs	r2, #0
 8002f06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f0a:	2300      	movs	r3, #0
}
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	3710      	adds	r7, #16
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}

08002f14 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b083      	sub	sp, #12
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002f1c:	bf00      	nop
 8002f1e:	370c      	adds	r7, #12
 8002f20:	46bd      	mov	sp, r7
 8002f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f26:	4770      	bx	lr

08002f28 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8002f30:	bf00      	nop
 8002f32:	370c      	adds	r7, #12
 8002f34:	46bd      	mov	sp, r7
 8002f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3a:	4770      	bx	lr

08002f3c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b083      	sub	sp, #12
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8002f44:	bf00      	nop
 8002f46:	370c      	adds	r7, #12
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4e:	4770      	bx	lr

08002f50 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b084      	sub	sp, #16
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f5c:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2201      	movs	r2, #1
 8002f62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8002f66:	68f8      	ldr	r0, [r7, #12]
 8002f68:	f7ff ffe8 	bl	8002f3c <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 8002f6c:	bf00      	nop
 8002f6e:	3710      	adds	r7, #16
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}

08002f74 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f80:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2201      	movs	r2, #1
 8002f86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f8e:	687a      	ldr	r2, [r7, #4]
 8002f90:	429a      	cmp	r2, r3
 8002f92:	d103      	bne.n	8002f9c <TIM_DMADelayPulseCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	2201      	movs	r2, #1
 8002f98:	771a      	strb	r2, [r3, #28]
 8002f9a:	e019      	b.n	8002fd0 <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fa0:	687a      	ldr	r2, [r7, #4]
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	d103      	bne.n	8002fae <TIM_DMADelayPulseCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2202      	movs	r2, #2
 8002faa:	771a      	strb	r2, [r3, #28]
 8002fac:	e010      	b.n	8002fd0 <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fb2:	687a      	ldr	r2, [r7, #4]
 8002fb4:	429a      	cmp	r2, r3
 8002fb6:	d103      	bne.n	8002fc0 <TIM_DMADelayPulseCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2204      	movs	r2, #4
 8002fbc:	771a      	strb	r2, [r3, #28]
 8002fbe:	e007      	b.n	8002fd0 <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc4:	687a      	ldr	r2, [r7, #4]
 8002fc6:	429a      	cmp	r2, r3
 8002fc8:	d102      	bne.n	8002fd0 <TIM_DMADelayPulseCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	2208      	movs	r2, #8
 8002fce:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fd0:	68f8      	ldr	r0, [r7, #12]
 8002fd2:	f7ff ff9f 	bl	8002f14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	771a      	strb	r2, [r3, #28]
}
 8002fdc:	bf00      	nop
 8002fde:	3710      	adds	r7, #16
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}

08002fe4 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b084      	sub	sp, #16
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ff0:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ffe:	687a      	ldr	r2, [r7, #4]
 8003000:	429a      	cmp	r2, r3
 8003002:	d103      	bne.n	800300c <TIM_DMADelayPulseHalfCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2201      	movs	r2, #1
 8003008:	771a      	strb	r2, [r3, #28]
 800300a:	e019      	b.n	8003040 <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003010:	687a      	ldr	r2, [r7, #4]
 8003012:	429a      	cmp	r2, r3
 8003014:	d103      	bne.n	800301e <TIM_DMADelayPulseHalfCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	2202      	movs	r2, #2
 800301a:	771a      	strb	r2, [r3, #28]
 800301c:	e010      	b.n	8003040 <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	429a      	cmp	r2, r3
 8003026:	d103      	bne.n	8003030 <TIM_DMADelayPulseHalfCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2204      	movs	r2, #4
 800302c:	771a      	strb	r2, [r3, #28]
 800302e:	e007      	b.n	8003040 <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003034:	687a      	ldr	r2, [r7, #4]
 8003036:	429a      	cmp	r2, r3
 8003038:	d102      	bne.n	8003040 <TIM_DMADelayPulseHalfCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2208      	movs	r2, #8
 800303e:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8003040:	68f8      	ldr	r0, [r7, #12]
 8003042:	f7ff ff71 	bl	8002f28 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2200      	movs	r2, #0
 800304a:	771a      	strb	r2, [r3, #28]
}
 800304c:	bf00      	nop
 800304e:	3710      	adds	r7, #16
 8003050:	46bd      	mov	sp, r7
 8003052:	bd80      	pop	{r7, pc}

08003054 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003054:	b480      	push	{r7}
 8003056:	b085      	sub	sp, #20
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
 800305c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	4a34      	ldr	r2, [pc, #208]	; (8003138 <TIM_Base_SetConfig+0xe4>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d00f      	beq.n	800308c <TIM_Base_SetConfig+0x38>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003072:	d00b      	beq.n	800308c <TIM_Base_SetConfig+0x38>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	4a31      	ldr	r2, [pc, #196]	; (800313c <TIM_Base_SetConfig+0xe8>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d007      	beq.n	800308c <TIM_Base_SetConfig+0x38>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	4a30      	ldr	r2, [pc, #192]	; (8003140 <TIM_Base_SetConfig+0xec>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d003      	beq.n	800308c <TIM_Base_SetConfig+0x38>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	4a2f      	ldr	r2, [pc, #188]	; (8003144 <TIM_Base_SetConfig+0xf0>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d108      	bne.n	800309e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003092:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	68fa      	ldr	r2, [r7, #12]
 800309a:	4313      	orrs	r3, r2
 800309c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	4a25      	ldr	r2, [pc, #148]	; (8003138 <TIM_Base_SetConfig+0xe4>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d01b      	beq.n	80030de <TIM_Base_SetConfig+0x8a>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030ac:	d017      	beq.n	80030de <TIM_Base_SetConfig+0x8a>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	4a22      	ldr	r2, [pc, #136]	; (800313c <TIM_Base_SetConfig+0xe8>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d013      	beq.n	80030de <TIM_Base_SetConfig+0x8a>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4a21      	ldr	r2, [pc, #132]	; (8003140 <TIM_Base_SetConfig+0xec>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d00f      	beq.n	80030de <TIM_Base_SetConfig+0x8a>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4a20      	ldr	r2, [pc, #128]	; (8003144 <TIM_Base_SetConfig+0xf0>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d00b      	beq.n	80030de <TIM_Base_SetConfig+0x8a>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4a1f      	ldr	r2, [pc, #124]	; (8003148 <TIM_Base_SetConfig+0xf4>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d007      	beq.n	80030de <TIM_Base_SetConfig+0x8a>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4a1e      	ldr	r2, [pc, #120]	; (800314c <TIM_Base_SetConfig+0xf8>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d003      	beq.n	80030de <TIM_Base_SetConfig+0x8a>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	4a1d      	ldr	r2, [pc, #116]	; (8003150 <TIM_Base_SetConfig+0xfc>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d108      	bne.n	80030f0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	68db      	ldr	r3, [r3, #12]
 80030ea:	68fa      	ldr	r2, [r7, #12]
 80030ec:	4313      	orrs	r3, r2
 80030ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	695b      	ldr	r3, [r3, #20]
 80030fa:	4313      	orrs	r3, r2
 80030fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	68fa      	ldr	r2, [r7, #12]
 8003102:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	689a      	ldr	r2, [r3, #8]
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	4a08      	ldr	r2, [pc, #32]	; (8003138 <TIM_Base_SetConfig+0xe4>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d103      	bne.n	8003124 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	691a      	ldr	r2, [r3, #16]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2201      	movs	r2, #1
 8003128:	615a      	str	r2, [r3, #20]
}
 800312a:	bf00      	nop
 800312c:	3714      	adds	r7, #20
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr
 8003136:	bf00      	nop
 8003138:	40010000 	.word	0x40010000
 800313c:	40000400 	.word	0x40000400
 8003140:	40000800 	.word	0x40000800
 8003144:	40000c00 	.word	0x40000c00
 8003148:	40014000 	.word	0x40014000
 800314c:	40014400 	.word	0x40014400
 8003150:	40014800 	.word	0x40014800

08003154 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003154:	b480      	push	{r7}
 8003156:	b087      	sub	sp, #28
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
 800315c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6a1b      	ldr	r3, [r3, #32]
 8003162:	f023 0201 	bic.w	r2, r3, #1
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6a1b      	ldr	r3, [r3, #32]
 800316e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	699b      	ldr	r3, [r3, #24]
 800317a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003182:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	f023 0303 	bic.w	r3, r3, #3
 800318a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	68fa      	ldr	r2, [r7, #12]
 8003192:	4313      	orrs	r3, r2
 8003194:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	f023 0302 	bic.w	r3, r3, #2
 800319c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	697a      	ldr	r2, [r7, #20]
 80031a4:	4313      	orrs	r3, r2
 80031a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	4a1c      	ldr	r2, [pc, #112]	; (800321c <TIM_OC1_SetConfig+0xc8>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d10c      	bne.n	80031ca <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	f023 0308 	bic.w	r3, r3, #8
 80031b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	697a      	ldr	r2, [r7, #20]
 80031be:	4313      	orrs	r3, r2
 80031c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	f023 0304 	bic.w	r3, r3, #4
 80031c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	4a13      	ldr	r2, [pc, #76]	; (800321c <TIM_OC1_SetConfig+0xc8>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d111      	bne.n	80031f6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80031d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80031e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	695b      	ldr	r3, [r3, #20]
 80031e6:	693a      	ldr	r2, [r7, #16]
 80031e8:	4313      	orrs	r3, r2
 80031ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	699b      	ldr	r3, [r3, #24]
 80031f0:	693a      	ldr	r2, [r7, #16]
 80031f2:	4313      	orrs	r3, r2
 80031f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	693a      	ldr	r2, [r7, #16]
 80031fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	68fa      	ldr	r2, [r7, #12]
 8003200:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	685a      	ldr	r2, [r3, #4]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	697a      	ldr	r2, [r7, #20]
 800320e:	621a      	str	r2, [r3, #32]
}
 8003210:	bf00      	nop
 8003212:	371c      	adds	r7, #28
 8003214:	46bd      	mov	sp, r7
 8003216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321a:	4770      	bx	lr
 800321c:	40010000 	.word	0x40010000

08003220 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003220:	b480      	push	{r7}
 8003222:	b087      	sub	sp, #28
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
 8003228:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6a1b      	ldr	r3, [r3, #32]
 800322e:	f023 0210 	bic.w	r2, r3, #16
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6a1b      	ldr	r3, [r3, #32]
 800323a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	699b      	ldr	r3, [r3, #24]
 8003246:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800324e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003256:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	021b      	lsls	r3, r3, #8
 800325e:	68fa      	ldr	r2, [r7, #12]
 8003260:	4313      	orrs	r3, r2
 8003262:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	f023 0320 	bic.w	r3, r3, #32
 800326a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	011b      	lsls	r3, r3, #4
 8003272:	697a      	ldr	r2, [r7, #20]
 8003274:	4313      	orrs	r3, r2
 8003276:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	4a1e      	ldr	r2, [pc, #120]	; (80032f4 <TIM_OC2_SetConfig+0xd4>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d10d      	bne.n	800329c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003286:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	68db      	ldr	r3, [r3, #12]
 800328c:	011b      	lsls	r3, r3, #4
 800328e:	697a      	ldr	r2, [r7, #20]
 8003290:	4313      	orrs	r3, r2
 8003292:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800329a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	4a15      	ldr	r2, [pc, #84]	; (80032f4 <TIM_OC2_SetConfig+0xd4>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d113      	bne.n	80032cc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80032aa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80032b2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	695b      	ldr	r3, [r3, #20]
 80032b8:	009b      	lsls	r3, r3, #2
 80032ba:	693a      	ldr	r2, [r7, #16]
 80032bc:	4313      	orrs	r3, r2
 80032be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	699b      	ldr	r3, [r3, #24]
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	693a      	ldr	r2, [r7, #16]
 80032c8:	4313      	orrs	r3, r2
 80032ca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	693a      	ldr	r2, [r7, #16]
 80032d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	68fa      	ldr	r2, [r7, #12]
 80032d6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	685a      	ldr	r2, [r3, #4]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	697a      	ldr	r2, [r7, #20]
 80032e4:	621a      	str	r2, [r3, #32]
}
 80032e6:	bf00      	nop
 80032e8:	371c      	adds	r7, #28
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr
 80032f2:	bf00      	nop
 80032f4:	40010000 	.word	0x40010000

080032f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b087      	sub	sp, #28
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
 8003300:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6a1b      	ldr	r3, [r3, #32]
 8003306:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6a1b      	ldr	r3, [r3, #32]
 8003312:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	69db      	ldr	r3, [r3, #28]
 800331e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003326:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	f023 0303 	bic.w	r3, r3, #3
 800332e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	68fa      	ldr	r2, [r7, #12]
 8003336:	4313      	orrs	r3, r2
 8003338:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003340:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	021b      	lsls	r3, r3, #8
 8003348:	697a      	ldr	r2, [r7, #20]
 800334a:	4313      	orrs	r3, r2
 800334c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	4a1d      	ldr	r2, [pc, #116]	; (80033c8 <TIM_OC3_SetConfig+0xd0>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d10d      	bne.n	8003372 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800335c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	68db      	ldr	r3, [r3, #12]
 8003362:	021b      	lsls	r3, r3, #8
 8003364:	697a      	ldr	r2, [r7, #20]
 8003366:	4313      	orrs	r3, r2
 8003368:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003370:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	4a14      	ldr	r2, [pc, #80]	; (80033c8 <TIM_OC3_SetConfig+0xd0>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d113      	bne.n	80033a2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003380:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003388:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	695b      	ldr	r3, [r3, #20]
 800338e:	011b      	lsls	r3, r3, #4
 8003390:	693a      	ldr	r2, [r7, #16]
 8003392:	4313      	orrs	r3, r2
 8003394:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	699b      	ldr	r3, [r3, #24]
 800339a:	011b      	lsls	r3, r3, #4
 800339c:	693a      	ldr	r2, [r7, #16]
 800339e:	4313      	orrs	r3, r2
 80033a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	693a      	ldr	r2, [r7, #16]
 80033a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	68fa      	ldr	r2, [r7, #12]
 80033ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	685a      	ldr	r2, [r3, #4]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	697a      	ldr	r2, [r7, #20]
 80033ba:	621a      	str	r2, [r3, #32]
}
 80033bc:	bf00      	nop
 80033be:	371c      	adds	r7, #28
 80033c0:	46bd      	mov	sp, r7
 80033c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c6:	4770      	bx	lr
 80033c8:	40010000 	.word	0x40010000

080033cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b087      	sub	sp, #28
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
 80033d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6a1b      	ldr	r3, [r3, #32]
 80033da:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6a1b      	ldr	r3, [r3, #32]
 80033e6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	69db      	ldr	r3, [r3, #28]
 80033f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80033fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003402:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	021b      	lsls	r3, r3, #8
 800340a:	68fa      	ldr	r2, [r7, #12]
 800340c:	4313      	orrs	r3, r2
 800340e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003416:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	031b      	lsls	r3, r3, #12
 800341e:	693a      	ldr	r2, [r7, #16]
 8003420:	4313      	orrs	r3, r2
 8003422:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	4a10      	ldr	r2, [pc, #64]	; (8003468 <TIM_OC4_SetConfig+0x9c>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d109      	bne.n	8003440 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800342c:	697b      	ldr	r3, [r7, #20]
 800342e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003432:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	695b      	ldr	r3, [r3, #20]
 8003438:	019b      	lsls	r3, r3, #6
 800343a:	697a      	ldr	r2, [r7, #20]
 800343c:	4313      	orrs	r3, r2
 800343e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	697a      	ldr	r2, [r7, #20]
 8003444:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	68fa      	ldr	r2, [r7, #12]
 800344a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	685a      	ldr	r2, [r3, #4]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	693a      	ldr	r2, [r7, #16]
 8003458:	621a      	str	r2, [r3, #32]
}
 800345a:	bf00      	nop
 800345c:	371c      	adds	r7, #28
 800345e:	46bd      	mov	sp, r7
 8003460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003464:	4770      	bx	lr
 8003466:	bf00      	nop
 8003468:	40010000 	.word	0x40010000

0800346c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800346c:	b480      	push	{r7}
 800346e:	b087      	sub	sp, #28
 8003470:	af00      	add	r7, sp, #0
 8003472:	60f8      	str	r0, [r7, #12]
 8003474:	60b9      	str	r1, [r7, #8]
 8003476:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003478:	68bb      	ldr	r3, [r7, #8]
 800347a:	f003 031f 	and.w	r3, r3, #31
 800347e:	2201      	movs	r2, #1
 8003480:	fa02 f303 	lsl.w	r3, r2, r3
 8003484:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	6a1a      	ldr	r2, [r3, #32]
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	43db      	mvns	r3, r3
 800348e:	401a      	ands	r2, r3
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	6a1a      	ldr	r2, [r3, #32]
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	f003 031f 	and.w	r3, r3, #31
 800349e:	6879      	ldr	r1, [r7, #4]
 80034a0:	fa01 f303 	lsl.w	r3, r1, r3
 80034a4:	431a      	orrs	r2, r3
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	621a      	str	r2, [r3, #32]
}
 80034aa:	bf00      	nop
 80034ac:	371c      	adds	r7, #28
 80034ae:	46bd      	mov	sp, r7
 80034b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b4:	4770      	bx	lr

080034b6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80034b6:	b580      	push	{r7, lr}
 80034b8:	b082      	sub	sp, #8
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d101      	bne.n	80034c8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	e03f      	b.n	8003548 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d106      	bne.n	80034e2 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2200      	movs	r2, #0
 80034d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	f004 fab3 	bl	8007a48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2224      	movs	r2, #36	; 0x24
 80034e6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	68da      	ldr	r2, [r3, #12]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80034f8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80034fa:	6878      	ldr	r0, [r7, #4]
 80034fc:	f000 f90c 	bl	8003718 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	691a      	ldr	r2, [r3, #16]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800350e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	695a      	ldr	r2, [r3, #20]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800351e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	68da      	ldr	r2, [r3, #12]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800352e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2200      	movs	r2, #0
 8003534:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2220      	movs	r2, #32
 800353a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2220      	movs	r2, #32
 8003542:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003546:	2300      	movs	r3, #0
}
 8003548:	4618      	mov	r0, r3
 800354a:	3708      	adds	r7, #8
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}

08003550 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b088      	sub	sp, #32
 8003554:	af02      	add	r7, sp, #8
 8003556:	60f8      	str	r0, [r7, #12]
 8003558:	60b9      	str	r1, [r7, #8]
 800355a:	603b      	str	r3, [r7, #0]
 800355c:	4613      	mov	r3, r2
 800355e:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8003560:	2300      	movs	r3, #0
 8003562:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800356a:	b2db      	uxtb	r3, r3
 800356c:	2b20      	cmp	r3, #32
 800356e:	f040 8083 	bne.w	8003678 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8003572:	68bb      	ldr	r3, [r7, #8]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d002      	beq.n	800357e <HAL_UART_Transmit+0x2e>
 8003578:	88fb      	ldrh	r3, [r7, #6]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d101      	bne.n	8003582 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	e07b      	b.n	800367a <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003588:	2b01      	cmp	r3, #1
 800358a:	d101      	bne.n	8003590 <HAL_UART_Transmit+0x40>
 800358c:	2302      	movs	r3, #2
 800358e:	e074      	b.n	800367a <HAL_UART_Transmit+0x12a>
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2201      	movs	r2, #1
 8003594:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	2200      	movs	r2, #0
 800359c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	2221      	movs	r2, #33	; 0x21
 80035a2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80035a6:	f7fd fc4f 	bl	8000e48 <HAL_GetTick>
 80035aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	88fa      	ldrh	r2, [r7, #6]
 80035b0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	88fa      	ldrh	r2, [r7, #6]
 80035b6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2200      	movs	r2, #0
 80035bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80035c0:	e042      	b.n	8003648 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80035c6:	b29b      	uxth	r3, r3
 80035c8:	3b01      	subs	r3, #1
 80035ca:	b29a      	uxth	r2, r3
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035d8:	d122      	bne.n	8003620 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	9300      	str	r3, [sp, #0]
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	2200      	movs	r2, #0
 80035e2:	2180      	movs	r1, #128	; 0x80
 80035e4:	68f8      	ldr	r0, [r7, #12]
 80035e6:	f000 f84c 	bl	8003682 <UART_WaitOnFlagUntilTimeout>
 80035ea:	4603      	mov	r3, r0
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d001      	beq.n	80035f4 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80035f0:	2303      	movs	r3, #3
 80035f2:	e042      	b.n	800367a <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80035f8:	693b      	ldr	r3, [r7, #16]
 80035fa:	881b      	ldrh	r3, [r3, #0]
 80035fc:	461a      	mov	r2, r3
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003606:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	691b      	ldr	r3, [r3, #16]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d103      	bne.n	8003618 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	3302      	adds	r3, #2
 8003614:	60bb      	str	r3, [r7, #8]
 8003616:	e017      	b.n	8003648 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	3301      	adds	r3, #1
 800361c:	60bb      	str	r3, [r7, #8]
 800361e:	e013      	b.n	8003648 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	9300      	str	r3, [sp, #0]
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	2200      	movs	r2, #0
 8003628:	2180      	movs	r1, #128	; 0x80
 800362a:	68f8      	ldr	r0, [r7, #12]
 800362c:	f000 f829 	bl	8003682 <UART_WaitOnFlagUntilTimeout>
 8003630:	4603      	mov	r3, r0
 8003632:	2b00      	cmp	r3, #0
 8003634:	d001      	beq.n	800363a <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8003636:	2303      	movs	r3, #3
 8003638:	e01f      	b.n	800367a <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	1c5a      	adds	r2, r3, #1
 800363e:	60ba      	str	r2, [r7, #8]
 8003640:	781a      	ldrb	r2, [r3, #0]
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800364c:	b29b      	uxth	r3, r3
 800364e:	2b00      	cmp	r3, #0
 8003650:	d1b7      	bne.n	80035c2 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	9300      	str	r3, [sp, #0]
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	2200      	movs	r2, #0
 800365a:	2140      	movs	r1, #64	; 0x40
 800365c:	68f8      	ldr	r0, [r7, #12]
 800365e:	f000 f810 	bl	8003682 <UART_WaitOnFlagUntilTimeout>
 8003662:	4603      	mov	r3, r0
 8003664:	2b00      	cmp	r3, #0
 8003666:	d001      	beq.n	800366c <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8003668:	2303      	movs	r3, #3
 800366a:	e006      	b.n	800367a <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2220      	movs	r2, #32
 8003670:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8003674:	2300      	movs	r3, #0
 8003676:	e000      	b.n	800367a <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8003678:	2302      	movs	r3, #2
  }
}
 800367a:	4618      	mov	r0, r3
 800367c:	3718      	adds	r7, #24
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}

08003682 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003682:	b580      	push	{r7, lr}
 8003684:	b084      	sub	sp, #16
 8003686:	af00      	add	r7, sp, #0
 8003688:	60f8      	str	r0, [r7, #12]
 800368a:	60b9      	str	r1, [r7, #8]
 800368c:	603b      	str	r3, [r7, #0]
 800368e:	4613      	mov	r3, r2
 8003690:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003692:	e02c      	b.n	80036ee <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003694:	69bb      	ldr	r3, [r7, #24]
 8003696:	f1b3 3fff 	cmp.w	r3, #4294967295
 800369a:	d028      	beq.n	80036ee <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800369c:	69bb      	ldr	r3, [r7, #24]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d007      	beq.n	80036b2 <UART_WaitOnFlagUntilTimeout+0x30>
 80036a2:	f7fd fbd1 	bl	8000e48 <HAL_GetTick>
 80036a6:	4602      	mov	r2, r0
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	1ad3      	subs	r3, r2, r3
 80036ac:	69ba      	ldr	r2, [r7, #24]
 80036ae:	429a      	cmp	r2, r3
 80036b0:	d21d      	bcs.n	80036ee <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	68da      	ldr	r2, [r3, #12]
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80036c0:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	695a      	ldr	r2, [r3, #20]
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f022 0201 	bic.w	r2, r2, #1
 80036d0:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2220      	movs	r2, #32
 80036d6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2220      	movs	r2, #32
 80036de:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2200      	movs	r2, #0
 80036e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80036ea:	2303      	movs	r3, #3
 80036ec:	e00f      	b.n	800370e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	4013      	ands	r3, r2
 80036f8:	68ba      	ldr	r2, [r7, #8]
 80036fa:	429a      	cmp	r2, r3
 80036fc:	bf0c      	ite	eq
 80036fe:	2301      	moveq	r3, #1
 8003700:	2300      	movne	r3, #0
 8003702:	b2db      	uxtb	r3, r3
 8003704:	461a      	mov	r2, r3
 8003706:	79fb      	ldrb	r3, [r7, #7]
 8003708:	429a      	cmp	r2, r3
 800370a:	d0c3      	beq.n	8003694 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800370c:	2300      	movs	r3, #0
}
 800370e:	4618      	mov	r0, r3
 8003710:	3710      	adds	r7, #16
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}
	...

08003718 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800371c:	b085      	sub	sp, #20
 800371e:	af00      	add	r7, sp, #0
 8003720:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	691b      	ldr	r3, [r3, #16]
 8003728:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	68da      	ldr	r2, [r3, #12]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	430a      	orrs	r2, r1
 8003736:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	689a      	ldr	r2, [r3, #8]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	691b      	ldr	r3, [r3, #16]
 8003740:	431a      	orrs	r2, r3
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	695b      	ldr	r3, [r3, #20]
 8003746:	431a      	orrs	r2, r3
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	69db      	ldr	r3, [r3, #28]
 800374c:	4313      	orrs	r3, r2
 800374e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	68db      	ldr	r3, [r3, #12]
 8003756:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800375a:	f023 030c 	bic.w	r3, r3, #12
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	6812      	ldr	r2, [r2, #0]
 8003762:	68f9      	ldr	r1, [r7, #12]
 8003764:	430b      	orrs	r3, r1
 8003766:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	695b      	ldr	r3, [r3, #20]
 800376e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	699a      	ldr	r2, [r3, #24]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	430a      	orrs	r2, r1
 800377c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	69db      	ldr	r3, [r3, #28]
 8003782:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003786:	f040 818b 	bne.w	8003aa0 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4ac1      	ldr	r2, [pc, #772]	; (8003a94 <UART_SetConfig+0x37c>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d005      	beq.n	80037a0 <UART_SetConfig+0x88>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4abf      	ldr	r2, [pc, #764]	; (8003a98 <UART_SetConfig+0x380>)
 800379a:	4293      	cmp	r3, r2
 800379c:	f040 80bd 	bne.w	800391a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80037a0:	f7fe fca6 	bl	80020f0 <HAL_RCC_GetPCLK2Freq>
 80037a4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	461d      	mov	r5, r3
 80037aa:	f04f 0600 	mov.w	r6, #0
 80037ae:	46a8      	mov	r8, r5
 80037b0:	46b1      	mov	r9, r6
 80037b2:	eb18 0308 	adds.w	r3, r8, r8
 80037b6:	eb49 0409 	adc.w	r4, r9, r9
 80037ba:	4698      	mov	r8, r3
 80037bc:	46a1      	mov	r9, r4
 80037be:	eb18 0805 	adds.w	r8, r8, r5
 80037c2:	eb49 0906 	adc.w	r9, r9, r6
 80037c6:	f04f 0100 	mov.w	r1, #0
 80037ca:	f04f 0200 	mov.w	r2, #0
 80037ce:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80037d2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80037d6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80037da:	4688      	mov	r8, r1
 80037dc:	4691      	mov	r9, r2
 80037de:	eb18 0005 	adds.w	r0, r8, r5
 80037e2:	eb49 0106 	adc.w	r1, r9, r6
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	461d      	mov	r5, r3
 80037ec:	f04f 0600 	mov.w	r6, #0
 80037f0:	196b      	adds	r3, r5, r5
 80037f2:	eb46 0406 	adc.w	r4, r6, r6
 80037f6:	461a      	mov	r2, r3
 80037f8:	4623      	mov	r3, r4
 80037fa:	f7fd f937 	bl	8000a6c <__aeabi_uldivmod>
 80037fe:	4603      	mov	r3, r0
 8003800:	460c      	mov	r4, r1
 8003802:	461a      	mov	r2, r3
 8003804:	4ba5      	ldr	r3, [pc, #660]	; (8003a9c <UART_SetConfig+0x384>)
 8003806:	fba3 2302 	umull	r2, r3, r3, r2
 800380a:	095b      	lsrs	r3, r3, #5
 800380c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	461d      	mov	r5, r3
 8003814:	f04f 0600 	mov.w	r6, #0
 8003818:	46a9      	mov	r9, r5
 800381a:	46b2      	mov	sl, r6
 800381c:	eb19 0309 	adds.w	r3, r9, r9
 8003820:	eb4a 040a 	adc.w	r4, sl, sl
 8003824:	4699      	mov	r9, r3
 8003826:	46a2      	mov	sl, r4
 8003828:	eb19 0905 	adds.w	r9, r9, r5
 800382c:	eb4a 0a06 	adc.w	sl, sl, r6
 8003830:	f04f 0100 	mov.w	r1, #0
 8003834:	f04f 0200 	mov.w	r2, #0
 8003838:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800383c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003840:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003844:	4689      	mov	r9, r1
 8003846:	4692      	mov	sl, r2
 8003848:	eb19 0005 	adds.w	r0, r9, r5
 800384c:	eb4a 0106 	adc.w	r1, sl, r6
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	461d      	mov	r5, r3
 8003856:	f04f 0600 	mov.w	r6, #0
 800385a:	196b      	adds	r3, r5, r5
 800385c:	eb46 0406 	adc.w	r4, r6, r6
 8003860:	461a      	mov	r2, r3
 8003862:	4623      	mov	r3, r4
 8003864:	f7fd f902 	bl	8000a6c <__aeabi_uldivmod>
 8003868:	4603      	mov	r3, r0
 800386a:	460c      	mov	r4, r1
 800386c:	461a      	mov	r2, r3
 800386e:	4b8b      	ldr	r3, [pc, #556]	; (8003a9c <UART_SetConfig+0x384>)
 8003870:	fba3 1302 	umull	r1, r3, r3, r2
 8003874:	095b      	lsrs	r3, r3, #5
 8003876:	2164      	movs	r1, #100	; 0x64
 8003878:	fb01 f303 	mul.w	r3, r1, r3
 800387c:	1ad3      	subs	r3, r2, r3
 800387e:	00db      	lsls	r3, r3, #3
 8003880:	3332      	adds	r3, #50	; 0x32
 8003882:	4a86      	ldr	r2, [pc, #536]	; (8003a9c <UART_SetConfig+0x384>)
 8003884:	fba2 2303 	umull	r2, r3, r2, r3
 8003888:	095b      	lsrs	r3, r3, #5
 800388a:	005b      	lsls	r3, r3, #1
 800388c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003890:	4498      	add	r8, r3
 8003892:	68bb      	ldr	r3, [r7, #8]
 8003894:	461d      	mov	r5, r3
 8003896:	f04f 0600 	mov.w	r6, #0
 800389a:	46a9      	mov	r9, r5
 800389c:	46b2      	mov	sl, r6
 800389e:	eb19 0309 	adds.w	r3, r9, r9
 80038a2:	eb4a 040a 	adc.w	r4, sl, sl
 80038a6:	4699      	mov	r9, r3
 80038a8:	46a2      	mov	sl, r4
 80038aa:	eb19 0905 	adds.w	r9, r9, r5
 80038ae:	eb4a 0a06 	adc.w	sl, sl, r6
 80038b2:	f04f 0100 	mov.w	r1, #0
 80038b6:	f04f 0200 	mov.w	r2, #0
 80038ba:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80038be:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80038c2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80038c6:	4689      	mov	r9, r1
 80038c8:	4692      	mov	sl, r2
 80038ca:	eb19 0005 	adds.w	r0, r9, r5
 80038ce:	eb4a 0106 	adc.w	r1, sl, r6
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	461d      	mov	r5, r3
 80038d8:	f04f 0600 	mov.w	r6, #0
 80038dc:	196b      	adds	r3, r5, r5
 80038de:	eb46 0406 	adc.w	r4, r6, r6
 80038e2:	461a      	mov	r2, r3
 80038e4:	4623      	mov	r3, r4
 80038e6:	f7fd f8c1 	bl	8000a6c <__aeabi_uldivmod>
 80038ea:	4603      	mov	r3, r0
 80038ec:	460c      	mov	r4, r1
 80038ee:	461a      	mov	r2, r3
 80038f0:	4b6a      	ldr	r3, [pc, #424]	; (8003a9c <UART_SetConfig+0x384>)
 80038f2:	fba3 1302 	umull	r1, r3, r3, r2
 80038f6:	095b      	lsrs	r3, r3, #5
 80038f8:	2164      	movs	r1, #100	; 0x64
 80038fa:	fb01 f303 	mul.w	r3, r1, r3
 80038fe:	1ad3      	subs	r3, r2, r3
 8003900:	00db      	lsls	r3, r3, #3
 8003902:	3332      	adds	r3, #50	; 0x32
 8003904:	4a65      	ldr	r2, [pc, #404]	; (8003a9c <UART_SetConfig+0x384>)
 8003906:	fba2 2303 	umull	r2, r3, r2, r3
 800390a:	095b      	lsrs	r3, r3, #5
 800390c:	f003 0207 	and.w	r2, r3, #7
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4442      	add	r2, r8
 8003916:	609a      	str	r2, [r3, #8]
 8003918:	e26f      	b.n	8003dfa <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800391a:	f7fe fbd5 	bl	80020c8 <HAL_RCC_GetPCLK1Freq>
 800391e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	461d      	mov	r5, r3
 8003924:	f04f 0600 	mov.w	r6, #0
 8003928:	46a8      	mov	r8, r5
 800392a:	46b1      	mov	r9, r6
 800392c:	eb18 0308 	adds.w	r3, r8, r8
 8003930:	eb49 0409 	adc.w	r4, r9, r9
 8003934:	4698      	mov	r8, r3
 8003936:	46a1      	mov	r9, r4
 8003938:	eb18 0805 	adds.w	r8, r8, r5
 800393c:	eb49 0906 	adc.w	r9, r9, r6
 8003940:	f04f 0100 	mov.w	r1, #0
 8003944:	f04f 0200 	mov.w	r2, #0
 8003948:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800394c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003950:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003954:	4688      	mov	r8, r1
 8003956:	4691      	mov	r9, r2
 8003958:	eb18 0005 	adds.w	r0, r8, r5
 800395c:	eb49 0106 	adc.w	r1, r9, r6
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	461d      	mov	r5, r3
 8003966:	f04f 0600 	mov.w	r6, #0
 800396a:	196b      	adds	r3, r5, r5
 800396c:	eb46 0406 	adc.w	r4, r6, r6
 8003970:	461a      	mov	r2, r3
 8003972:	4623      	mov	r3, r4
 8003974:	f7fd f87a 	bl	8000a6c <__aeabi_uldivmod>
 8003978:	4603      	mov	r3, r0
 800397a:	460c      	mov	r4, r1
 800397c:	461a      	mov	r2, r3
 800397e:	4b47      	ldr	r3, [pc, #284]	; (8003a9c <UART_SetConfig+0x384>)
 8003980:	fba3 2302 	umull	r2, r3, r3, r2
 8003984:	095b      	lsrs	r3, r3, #5
 8003986:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800398a:	68bb      	ldr	r3, [r7, #8]
 800398c:	461d      	mov	r5, r3
 800398e:	f04f 0600 	mov.w	r6, #0
 8003992:	46a9      	mov	r9, r5
 8003994:	46b2      	mov	sl, r6
 8003996:	eb19 0309 	adds.w	r3, r9, r9
 800399a:	eb4a 040a 	adc.w	r4, sl, sl
 800399e:	4699      	mov	r9, r3
 80039a0:	46a2      	mov	sl, r4
 80039a2:	eb19 0905 	adds.w	r9, r9, r5
 80039a6:	eb4a 0a06 	adc.w	sl, sl, r6
 80039aa:	f04f 0100 	mov.w	r1, #0
 80039ae:	f04f 0200 	mov.w	r2, #0
 80039b2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80039b6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80039ba:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80039be:	4689      	mov	r9, r1
 80039c0:	4692      	mov	sl, r2
 80039c2:	eb19 0005 	adds.w	r0, r9, r5
 80039c6:	eb4a 0106 	adc.w	r1, sl, r6
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	461d      	mov	r5, r3
 80039d0:	f04f 0600 	mov.w	r6, #0
 80039d4:	196b      	adds	r3, r5, r5
 80039d6:	eb46 0406 	adc.w	r4, r6, r6
 80039da:	461a      	mov	r2, r3
 80039dc:	4623      	mov	r3, r4
 80039de:	f7fd f845 	bl	8000a6c <__aeabi_uldivmod>
 80039e2:	4603      	mov	r3, r0
 80039e4:	460c      	mov	r4, r1
 80039e6:	461a      	mov	r2, r3
 80039e8:	4b2c      	ldr	r3, [pc, #176]	; (8003a9c <UART_SetConfig+0x384>)
 80039ea:	fba3 1302 	umull	r1, r3, r3, r2
 80039ee:	095b      	lsrs	r3, r3, #5
 80039f0:	2164      	movs	r1, #100	; 0x64
 80039f2:	fb01 f303 	mul.w	r3, r1, r3
 80039f6:	1ad3      	subs	r3, r2, r3
 80039f8:	00db      	lsls	r3, r3, #3
 80039fa:	3332      	adds	r3, #50	; 0x32
 80039fc:	4a27      	ldr	r2, [pc, #156]	; (8003a9c <UART_SetConfig+0x384>)
 80039fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003a02:	095b      	lsrs	r3, r3, #5
 8003a04:	005b      	lsls	r3, r3, #1
 8003a06:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003a0a:	4498      	add	r8, r3
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	461d      	mov	r5, r3
 8003a10:	f04f 0600 	mov.w	r6, #0
 8003a14:	46a9      	mov	r9, r5
 8003a16:	46b2      	mov	sl, r6
 8003a18:	eb19 0309 	adds.w	r3, r9, r9
 8003a1c:	eb4a 040a 	adc.w	r4, sl, sl
 8003a20:	4699      	mov	r9, r3
 8003a22:	46a2      	mov	sl, r4
 8003a24:	eb19 0905 	adds.w	r9, r9, r5
 8003a28:	eb4a 0a06 	adc.w	sl, sl, r6
 8003a2c:	f04f 0100 	mov.w	r1, #0
 8003a30:	f04f 0200 	mov.w	r2, #0
 8003a34:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003a38:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003a3c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003a40:	4689      	mov	r9, r1
 8003a42:	4692      	mov	sl, r2
 8003a44:	eb19 0005 	adds.w	r0, r9, r5
 8003a48:	eb4a 0106 	adc.w	r1, sl, r6
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	461d      	mov	r5, r3
 8003a52:	f04f 0600 	mov.w	r6, #0
 8003a56:	196b      	adds	r3, r5, r5
 8003a58:	eb46 0406 	adc.w	r4, r6, r6
 8003a5c:	461a      	mov	r2, r3
 8003a5e:	4623      	mov	r3, r4
 8003a60:	f7fd f804 	bl	8000a6c <__aeabi_uldivmod>
 8003a64:	4603      	mov	r3, r0
 8003a66:	460c      	mov	r4, r1
 8003a68:	461a      	mov	r2, r3
 8003a6a:	4b0c      	ldr	r3, [pc, #48]	; (8003a9c <UART_SetConfig+0x384>)
 8003a6c:	fba3 1302 	umull	r1, r3, r3, r2
 8003a70:	095b      	lsrs	r3, r3, #5
 8003a72:	2164      	movs	r1, #100	; 0x64
 8003a74:	fb01 f303 	mul.w	r3, r1, r3
 8003a78:	1ad3      	subs	r3, r2, r3
 8003a7a:	00db      	lsls	r3, r3, #3
 8003a7c:	3332      	adds	r3, #50	; 0x32
 8003a7e:	4a07      	ldr	r2, [pc, #28]	; (8003a9c <UART_SetConfig+0x384>)
 8003a80:	fba2 2303 	umull	r2, r3, r2, r3
 8003a84:	095b      	lsrs	r3, r3, #5
 8003a86:	f003 0207 	and.w	r2, r3, #7
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4442      	add	r2, r8
 8003a90:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8003a92:	e1b2      	b.n	8003dfa <UART_SetConfig+0x6e2>
 8003a94:	40011000 	.word	0x40011000
 8003a98:	40011400 	.word	0x40011400
 8003a9c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4ad7      	ldr	r2, [pc, #860]	; (8003e04 <UART_SetConfig+0x6ec>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d005      	beq.n	8003ab6 <UART_SetConfig+0x39e>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4ad6      	ldr	r2, [pc, #856]	; (8003e08 <UART_SetConfig+0x6f0>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	f040 80d1 	bne.w	8003c58 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8003ab6:	f7fe fb1b 	bl	80020f0 <HAL_RCC_GetPCLK2Freq>
 8003aba:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	469a      	mov	sl, r3
 8003ac0:	f04f 0b00 	mov.w	fp, #0
 8003ac4:	46d0      	mov	r8, sl
 8003ac6:	46d9      	mov	r9, fp
 8003ac8:	eb18 0308 	adds.w	r3, r8, r8
 8003acc:	eb49 0409 	adc.w	r4, r9, r9
 8003ad0:	4698      	mov	r8, r3
 8003ad2:	46a1      	mov	r9, r4
 8003ad4:	eb18 080a 	adds.w	r8, r8, sl
 8003ad8:	eb49 090b 	adc.w	r9, r9, fp
 8003adc:	f04f 0100 	mov.w	r1, #0
 8003ae0:	f04f 0200 	mov.w	r2, #0
 8003ae4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003ae8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003aec:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003af0:	4688      	mov	r8, r1
 8003af2:	4691      	mov	r9, r2
 8003af4:	eb1a 0508 	adds.w	r5, sl, r8
 8003af8:	eb4b 0609 	adc.w	r6, fp, r9
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	4619      	mov	r1, r3
 8003b02:	f04f 0200 	mov.w	r2, #0
 8003b06:	f04f 0300 	mov.w	r3, #0
 8003b0a:	f04f 0400 	mov.w	r4, #0
 8003b0e:	0094      	lsls	r4, r2, #2
 8003b10:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003b14:	008b      	lsls	r3, r1, #2
 8003b16:	461a      	mov	r2, r3
 8003b18:	4623      	mov	r3, r4
 8003b1a:	4628      	mov	r0, r5
 8003b1c:	4631      	mov	r1, r6
 8003b1e:	f7fc ffa5 	bl	8000a6c <__aeabi_uldivmod>
 8003b22:	4603      	mov	r3, r0
 8003b24:	460c      	mov	r4, r1
 8003b26:	461a      	mov	r2, r3
 8003b28:	4bb8      	ldr	r3, [pc, #736]	; (8003e0c <UART_SetConfig+0x6f4>)
 8003b2a:	fba3 2302 	umull	r2, r3, r3, r2
 8003b2e:	095b      	lsrs	r3, r3, #5
 8003b30:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	469b      	mov	fp, r3
 8003b38:	f04f 0c00 	mov.w	ip, #0
 8003b3c:	46d9      	mov	r9, fp
 8003b3e:	46e2      	mov	sl, ip
 8003b40:	eb19 0309 	adds.w	r3, r9, r9
 8003b44:	eb4a 040a 	adc.w	r4, sl, sl
 8003b48:	4699      	mov	r9, r3
 8003b4a:	46a2      	mov	sl, r4
 8003b4c:	eb19 090b 	adds.w	r9, r9, fp
 8003b50:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003b54:	f04f 0100 	mov.w	r1, #0
 8003b58:	f04f 0200 	mov.w	r2, #0
 8003b5c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003b60:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003b64:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003b68:	4689      	mov	r9, r1
 8003b6a:	4692      	mov	sl, r2
 8003b6c:	eb1b 0509 	adds.w	r5, fp, r9
 8003b70:	eb4c 060a 	adc.w	r6, ip, sl
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	4619      	mov	r1, r3
 8003b7a:	f04f 0200 	mov.w	r2, #0
 8003b7e:	f04f 0300 	mov.w	r3, #0
 8003b82:	f04f 0400 	mov.w	r4, #0
 8003b86:	0094      	lsls	r4, r2, #2
 8003b88:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003b8c:	008b      	lsls	r3, r1, #2
 8003b8e:	461a      	mov	r2, r3
 8003b90:	4623      	mov	r3, r4
 8003b92:	4628      	mov	r0, r5
 8003b94:	4631      	mov	r1, r6
 8003b96:	f7fc ff69 	bl	8000a6c <__aeabi_uldivmod>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	460c      	mov	r4, r1
 8003b9e:	461a      	mov	r2, r3
 8003ba0:	4b9a      	ldr	r3, [pc, #616]	; (8003e0c <UART_SetConfig+0x6f4>)
 8003ba2:	fba3 1302 	umull	r1, r3, r3, r2
 8003ba6:	095b      	lsrs	r3, r3, #5
 8003ba8:	2164      	movs	r1, #100	; 0x64
 8003baa:	fb01 f303 	mul.w	r3, r1, r3
 8003bae:	1ad3      	subs	r3, r2, r3
 8003bb0:	011b      	lsls	r3, r3, #4
 8003bb2:	3332      	adds	r3, #50	; 0x32
 8003bb4:	4a95      	ldr	r2, [pc, #596]	; (8003e0c <UART_SetConfig+0x6f4>)
 8003bb6:	fba2 2303 	umull	r2, r3, r2, r3
 8003bba:	095b      	lsrs	r3, r3, #5
 8003bbc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003bc0:	4498      	add	r8, r3
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	469b      	mov	fp, r3
 8003bc6:	f04f 0c00 	mov.w	ip, #0
 8003bca:	46d9      	mov	r9, fp
 8003bcc:	46e2      	mov	sl, ip
 8003bce:	eb19 0309 	adds.w	r3, r9, r9
 8003bd2:	eb4a 040a 	adc.w	r4, sl, sl
 8003bd6:	4699      	mov	r9, r3
 8003bd8:	46a2      	mov	sl, r4
 8003bda:	eb19 090b 	adds.w	r9, r9, fp
 8003bde:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003be2:	f04f 0100 	mov.w	r1, #0
 8003be6:	f04f 0200 	mov.w	r2, #0
 8003bea:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003bee:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003bf2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003bf6:	4689      	mov	r9, r1
 8003bf8:	4692      	mov	sl, r2
 8003bfa:	eb1b 0509 	adds.w	r5, fp, r9
 8003bfe:	eb4c 060a 	adc.w	r6, ip, sl
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	4619      	mov	r1, r3
 8003c08:	f04f 0200 	mov.w	r2, #0
 8003c0c:	f04f 0300 	mov.w	r3, #0
 8003c10:	f04f 0400 	mov.w	r4, #0
 8003c14:	0094      	lsls	r4, r2, #2
 8003c16:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003c1a:	008b      	lsls	r3, r1, #2
 8003c1c:	461a      	mov	r2, r3
 8003c1e:	4623      	mov	r3, r4
 8003c20:	4628      	mov	r0, r5
 8003c22:	4631      	mov	r1, r6
 8003c24:	f7fc ff22 	bl	8000a6c <__aeabi_uldivmod>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	460c      	mov	r4, r1
 8003c2c:	461a      	mov	r2, r3
 8003c2e:	4b77      	ldr	r3, [pc, #476]	; (8003e0c <UART_SetConfig+0x6f4>)
 8003c30:	fba3 1302 	umull	r1, r3, r3, r2
 8003c34:	095b      	lsrs	r3, r3, #5
 8003c36:	2164      	movs	r1, #100	; 0x64
 8003c38:	fb01 f303 	mul.w	r3, r1, r3
 8003c3c:	1ad3      	subs	r3, r2, r3
 8003c3e:	011b      	lsls	r3, r3, #4
 8003c40:	3332      	adds	r3, #50	; 0x32
 8003c42:	4a72      	ldr	r2, [pc, #456]	; (8003e0c <UART_SetConfig+0x6f4>)
 8003c44:	fba2 2303 	umull	r2, r3, r2, r3
 8003c48:	095b      	lsrs	r3, r3, #5
 8003c4a:	f003 020f 	and.w	r2, r3, #15
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4442      	add	r2, r8
 8003c54:	609a      	str	r2, [r3, #8]
 8003c56:	e0d0      	b.n	8003dfa <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8003c58:	f7fe fa36 	bl	80020c8 <HAL_RCC_GetPCLK1Freq>
 8003c5c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	469a      	mov	sl, r3
 8003c62:	f04f 0b00 	mov.w	fp, #0
 8003c66:	46d0      	mov	r8, sl
 8003c68:	46d9      	mov	r9, fp
 8003c6a:	eb18 0308 	adds.w	r3, r8, r8
 8003c6e:	eb49 0409 	adc.w	r4, r9, r9
 8003c72:	4698      	mov	r8, r3
 8003c74:	46a1      	mov	r9, r4
 8003c76:	eb18 080a 	adds.w	r8, r8, sl
 8003c7a:	eb49 090b 	adc.w	r9, r9, fp
 8003c7e:	f04f 0100 	mov.w	r1, #0
 8003c82:	f04f 0200 	mov.w	r2, #0
 8003c86:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003c8a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003c8e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003c92:	4688      	mov	r8, r1
 8003c94:	4691      	mov	r9, r2
 8003c96:	eb1a 0508 	adds.w	r5, sl, r8
 8003c9a:	eb4b 0609 	adc.w	r6, fp, r9
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	4619      	mov	r1, r3
 8003ca4:	f04f 0200 	mov.w	r2, #0
 8003ca8:	f04f 0300 	mov.w	r3, #0
 8003cac:	f04f 0400 	mov.w	r4, #0
 8003cb0:	0094      	lsls	r4, r2, #2
 8003cb2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003cb6:	008b      	lsls	r3, r1, #2
 8003cb8:	461a      	mov	r2, r3
 8003cba:	4623      	mov	r3, r4
 8003cbc:	4628      	mov	r0, r5
 8003cbe:	4631      	mov	r1, r6
 8003cc0:	f7fc fed4 	bl	8000a6c <__aeabi_uldivmod>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	460c      	mov	r4, r1
 8003cc8:	461a      	mov	r2, r3
 8003cca:	4b50      	ldr	r3, [pc, #320]	; (8003e0c <UART_SetConfig+0x6f4>)
 8003ccc:	fba3 2302 	umull	r2, r3, r3, r2
 8003cd0:	095b      	lsrs	r3, r3, #5
 8003cd2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	469b      	mov	fp, r3
 8003cda:	f04f 0c00 	mov.w	ip, #0
 8003cde:	46d9      	mov	r9, fp
 8003ce0:	46e2      	mov	sl, ip
 8003ce2:	eb19 0309 	adds.w	r3, r9, r9
 8003ce6:	eb4a 040a 	adc.w	r4, sl, sl
 8003cea:	4699      	mov	r9, r3
 8003cec:	46a2      	mov	sl, r4
 8003cee:	eb19 090b 	adds.w	r9, r9, fp
 8003cf2:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003cf6:	f04f 0100 	mov.w	r1, #0
 8003cfa:	f04f 0200 	mov.w	r2, #0
 8003cfe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003d02:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003d06:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003d0a:	4689      	mov	r9, r1
 8003d0c:	4692      	mov	sl, r2
 8003d0e:	eb1b 0509 	adds.w	r5, fp, r9
 8003d12:	eb4c 060a 	adc.w	r6, ip, sl
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	4619      	mov	r1, r3
 8003d1c:	f04f 0200 	mov.w	r2, #0
 8003d20:	f04f 0300 	mov.w	r3, #0
 8003d24:	f04f 0400 	mov.w	r4, #0
 8003d28:	0094      	lsls	r4, r2, #2
 8003d2a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003d2e:	008b      	lsls	r3, r1, #2
 8003d30:	461a      	mov	r2, r3
 8003d32:	4623      	mov	r3, r4
 8003d34:	4628      	mov	r0, r5
 8003d36:	4631      	mov	r1, r6
 8003d38:	f7fc fe98 	bl	8000a6c <__aeabi_uldivmod>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	460c      	mov	r4, r1
 8003d40:	461a      	mov	r2, r3
 8003d42:	4b32      	ldr	r3, [pc, #200]	; (8003e0c <UART_SetConfig+0x6f4>)
 8003d44:	fba3 1302 	umull	r1, r3, r3, r2
 8003d48:	095b      	lsrs	r3, r3, #5
 8003d4a:	2164      	movs	r1, #100	; 0x64
 8003d4c:	fb01 f303 	mul.w	r3, r1, r3
 8003d50:	1ad3      	subs	r3, r2, r3
 8003d52:	011b      	lsls	r3, r3, #4
 8003d54:	3332      	adds	r3, #50	; 0x32
 8003d56:	4a2d      	ldr	r2, [pc, #180]	; (8003e0c <UART_SetConfig+0x6f4>)
 8003d58:	fba2 2303 	umull	r2, r3, r2, r3
 8003d5c:	095b      	lsrs	r3, r3, #5
 8003d5e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003d62:	4498      	add	r8, r3
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	469b      	mov	fp, r3
 8003d68:	f04f 0c00 	mov.w	ip, #0
 8003d6c:	46d9      	mov	r9, fp
 8003d6e:	46e2      	mov	sl, ip
 8003d70:	eb19 0309 	adds.w	r3, r9, r9
 8003d74:	eb4a 040a 	adc.w	r4, sl, sl
 8003d78:	4699      	mov	r9, r3
 8003d7a:	46a2      	mov	sl, r4
 8003d7c:	eb19 090b 	adds.w	r9, r9, fp
 8003d80:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003d84:	f04f 0100 	mov.w	r1, #0
 8003d88:	f04f 0200 	mov.w	r2, #0
 8003d8c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003d90:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003d94:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003d98:	4689      	mov	r9, r1
 8003d9a:	4692      	mov	sl, r2
 8003d9c:	eb1b 0509 	adds.w	r5, fp, r9
 8003da0:	eb4c 060a 	adc.w	r6, ip, sl
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	4619      	mov	r1, r3
 8003daa:	f04f 0200 	mov.w	r2, #0
 8003dae:	f04f 0300 	mov.w	r3, #0
 8003db2:	f04f 0400 	mov.w	r4, #0
 8003db6:	0094      	lsls	r4, r2, #2
 8003db8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003dbc:	008b      	lsls	r3, r1, #2
 8003dbe:	461a      	mov	r2, r3
 8003dc0:	4623      	mov	r3, r4
 8003dc2:	4628      	mov	r0, r5
 8003dc4:	4631      	mov	r1, r6
 8003dc6:	f7fc fe51 	bl	8000a6c <__aeabi_uldivmod>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	460c      	mov	r4, r1
 8003dce:	461a      	mov	r2, r3
 8003dd0:	4b0e      	ldr	r3, [pc, #56]	; (8003e0c <UART_SetConfig+0x6f4>)
 8003dd2:	fba3 1302 	umull	r1, r3, r3, r2
 8003dd6:	095b      	lsrs	r3, r3, #5
 8003dd8:	2164      	movs	r1, #100	; 0x64
 8003dda:	fb01 f303 	mul.w	r3, r1, r3
 8003dde:	1ad3      	subs	r3, r2, r3
 8003de0:	011b      	lsls	r3, r3, #4
 8003de2:	3332      	adds	r3, #50	; 0x32
 8003de4:	4a09      	ldr	r2, [pc, #36]	; (8003e0c <UART_SetConfig+0x6f4>)
 8003de6:	fba2 2303 	umull	r2, r3, r2, r3
 8003dea:	095b      	lsrs	r3, r3, #5
 8003dec:	f003 020f 	and.w	r2, r3, #15
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4442      	add	r2, r8
 8003df6:	609a      	str	r2, [r3, #8]
}
 8003df8:	e7ff      	b.n	8003dfa <UART_SetConfig+0x6e2>
 8003dfa:	bf00      	nop
 8003dfc:	3714      	adds	r7, #20
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e04:	40011000 	.word	0x40011000
 8003e08:	40011400 	.word	0x40011400
 8003e0c:	51eb851f 	.word	0x51eb851f

08003e10 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b084      	sub	sp, #16
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	4603      	mov	r3, r0
 8003e18:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8003e1a:	79fb      	ldrb	r3, [r7, #7]
 8003e1c:	4a08      	ldr	r2, [pc, #32]	; (8003e40 <disk_status+0x30>)
 8003e1e:	009b      	lsls	r3, r3, #2
 8003e20:	4413      	add	r3, r2
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	79fa      	ldrb	r2, [r7, #7]
 8003e28:	4905      	ldr	r1, [pc, #20]	; (8003e40 <disk_status+0x30>)
 8003e2a:	440a      	add	r2, r1
 8003e2c:	7a12      	ldrb	r2, [r2, #8]
 8003e2e:	4610      	mov	r0, r2
 8003e30:	4798      	blx	r3
 8003e32:	4603      	mov	r3, r0
 8003e34:	73fb      	strb	r3, [r7, #15]
  return stat;
 8003e36:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e38:	4618      	mov	r0, r3
 8003e3a:	3710      	adds	r7, #16
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bd80      	pop	{r7, pc}
 8003e40:	200002c8 	.word	0x200002c8

08003e44 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b084      	sub	sp, #16
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8003e52:	79fb      	ldrb	r3, [r7, #7]
 8003e54:	4a0d      	ldr	r2, [pc, #52]	; (8003e8c <disk_initialize+0x48>)
 8003e56:	5cd3      	ldrb	r3, [r2, r3]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d111      	bne.n	8003e80 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8003e5c:	79fb      	ldrb	r3, [r7, #7]
 8003e5e:	4a0b      	ldr	r2, [pc, #44]	; (8003e8c <disk_initialize+0x48>)
 8003e60:	2101      	movs	r1, #1
 8003e62:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8003e64:	79fb      	ldrb	r3, [r7, #7]
 8003e66:	4a09      	ldr	r2, [pc, #36]	; (8003e8c <disk_initialize+0x48>)
 8003e68:	009b      	lsls	r3, r3, #2
 8003e6a:	4413      	add	r3, r2
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	79fa      	ldrb	r2, [r7, #7]
 8003e72:	4906      	ldr	r1, [pc, #24]	; (8003e8c <disk_initialize+0x48>)
 8003e74:	440a      	add	r2, r1
 8003e76:	7a12      	ldrb	r2, [r2, #8]
 8003e78:	4610      	mov	r0, r2
 8003e7a:	4798      	blx	r3
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8003e80:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3710      	adds	r7, #16
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
 8003e8a:	bf00      	nop
 8003e8c:	200002c8 	.word	0x200002c8

08003e90 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8003e90:	b590      	push	{r4, r7, lr}
 8003e92:	b087      	sub	sp, #28
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	60b9      	str	r1, [r7, #8]
 8003e98:	607a      	str	r2, [r7, #4]
 8003e9a:	603b      	str	r3, [r7, #0]
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8003ea0:	7bfb      	ldrb	r3, [r7, #15]
 8003ea2:	4a0a      	ldr	r2, [pc, #40]	; (8003ecc <disk_read+0x3c>)
 8003ea4:	009b      	lsls	r3, r3, #2
 8003ea6:	4413      	add	r3, r2
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	689c      	ldr	r4, [r3, #8]
 8003eac:	7bfb      	ldrb	r3, [r7, #15]
 8003eae:	4a07      	ldr	r2, [pc, #28]	; (8003ecc <disk_read+0x3c>)
 8003eb0:	4413      	add	r3, r2
 8003eb2:	7a18      	ldrb	r0, [r3, #8]
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	687a      	ldr	r2, [r7, #4]
 8003eb8:	68b9      	ldr	r1, [r7, #8]
 8003eba:	47a0      	blx	r4
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	75fb      	strb	r3, [r7, #23]
  return res;
 8003ec0:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	371c      	adds	r7, #28
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd90      	pop	{r4, r7, pc}
 8003eca:	bf00      	nop
 8003ecc:	200002c8 	.word	0x200002c8

08003ed0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8003ed0:	b590      	push	{r4, r7, lr}
 8003ed2:	b087      	sub	sp, #28
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	60b9      	str	r1, [r7, #8]
 8003ed8:	607a      	str	r2, [r7, #4]
 8003eda:	603b      	str	r3, [r7, #0]
 8003edc:	4603      	mov	r3, r0
 8003ede:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8003ee0:	7bfb      	ldrb	r3, [r7, #15]
 8003ee2:	4a0a      	ldr	r2, [pc, #40]	; (8003f0c <disk_write+0x3c>)
 8003ee4:	009b      	lsls	r3, r3, #2
 8003ee6:	4413      	add	r3, r2
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	68dc      	ldr	r4, [r3, #12]
 8003eec:	7bfb      	ldrb	r3, [r7, #15]
 8003eee:	4a07      	ldr	r2, [pc, #28]	; (8003f0c <disk_write+0x3c>)
 8003ef0:	4413      	add	r3, r2
 8003ef2:	7a18      	ldrb	r0, [r3, #8]
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	687a      	ldr	r2, [r7, #4]
 8003ef8:	68b9      	ldr	r1, [r7, #8]
 8003efa:	47a0      	blx	r4
 8003efc:	4603      	mov	r3, r0
 8003efe:	75fb      	strb	r3, [r7, #23]
  return res;
 8003f00:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	371c      	adds	r7, #28
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd90      	pop	{r4, r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	200002c8 	.word	0x200002c8

08003f10 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	4603      	mov	r3, r0
 8003f18:	603a      	str	r2, [r7, #0]
 8003f1a:	71fb      	strb	r3, [r7, #7]
 8003f1c:	460b      	mov	r3, r1
 8003f1e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8003f20:	79fb      	ldrb	r3, [r7, #7]
 8003f22:	4a09      	ldr	r2, [pc, #36]	; (8003f48 <disk_ioctl+0x38>)
 8003f24:	009b      	lsls	r3, r3, #2
 8003f26:	4413      	add	r3, r2
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	691b      	ldr	r3, [r3, #16]
 8003f2c:	79fa      	ldrb	r2, [r7, #7]
 8003f2e:	4906      	ldr	r1, [pc, #24]	; (8003f48 <disk_ioctl+0x38>)
 8003f30:	440a      	add	r2, r1
 8003f32:	7a10      	ldrb	r0, [r2, #8]
 8003f34:	79b9      	ldrb	r1, [r7, #6]
 8003f36:	683a      	ldr	r2, [r7, #0]
 8003f38:	4798      	blx	r3
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	73fb      	strb	r3, [r7, #15]
  return res;
 8003f3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	3710      	adds	r7, #16
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	200002c8 	.word	0x200002c8

08003f4c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b085      	sub	sp, #20
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	3301      	adds	r3, #1
 8003f58:	781b      	ldrb	r3, [r3, #0]
 8003f5a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8003f5c:	89fb      	ldrh	r3, [r7, #14]
 8003f5e:	021b      	lsls	r3, r3, #8
 8003f60:	b21a      	sxth	r2, r3
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	781b      	ldrb	r3, [r3, #0]
 8003f66:	b21b      	sxth	r3, r3
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	b21b      	sxth	r3, r3
 8003f6c:	81fb      	strh	r3, [r7, #14]
	return rv;
 8003f6e:	89fb      	ldrh	r3, [r7, #14]
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	3714      	adds	r7, #20
 8003f74:	46bd      	mov	sp, r7
 8003f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7a:	4770      	bx	lr

08003f7c <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b085      	sub	sp, #20
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	3303      	adds	r3, #3
 8003f88:	781b      	ldrb	r3, [r3, #0]
 8003f8a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	021b      	lsls	r3, r3, #8
 8003f90:	687a      	ldr	r2, [r7, #4]
 8003f92:	3202      	adds	r2, #2
 8003f94:	7812      	ldrb	r2, [r2, #0]
 8003f96:	4313      	orrs	r3, r2
 8003f98:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	021b      	lsls	r3, r3, #8
 8003f9e:	687a      	ldr	r2, [r7, #4]
 8003fa0:	3201      	adds	r2, #1
 8003fa2:	7812      	ldrb	r2, [r2, #0]
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	021b      	lsls	r3, r3, #8
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	7812      	ldrb	r2, [r2, #0]
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	60fb      	str	r3, [r7, #12]
	return rv;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	3714      	adds	r7, #20
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc0:	4770      	bx	lr

08003fc2 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8003fc2:	b480      	push	{r7}
 8003fc4:	b083      	sub	sp, #12
 8003fc6:	af00      	add	r7, sp, #0
 8003fc8:	6078      	str	r0, [r7, #4]
 8003fca:	460b      	mov	r3, r1
 8003fcc:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	1c5a      	adds	r2, r3, #1
 8003fd2:	607a      	str	r2, [r7, #4]
 8003fd4:	887a      	ldrh	r2, [r7, #2]
 8003fd6:	b2d2      	uxtb	r2, r2
 8003fd8:	701a      	strb	r2, [r3, #0]
 8003fda:	887b      	ldrh	r3, [r7, #2]
 8003fdc:	0a1b      	lsrs	r3, r3, #8
 8003fde:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	1c5a      	adds	r2, r3, #1
 8003fe4:	607a      	str	r2, [r7, #4]
 8003fe6:	887a      	ldrh	r2, [r7, #2]
 8003fe8:	b2d2      	uxtb	r2, r2
 8003fea:	701a      	strb	r2, [r3, #0]
}
 8003fec:	bf00      	nop
 8003fee:	370c      	adds	r7, #12
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff6:	4770      	bx	lr

08003ff8 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b083      	sub	sp, #12
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
 8004000:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	1c5a      	adds	r2, r3, #1
 8004006:	607a      	str	r2, [r7, #4]
 8004008:	683a      	ldr	r2, [r7, #0]
 800400a:	b2d2      	uxtb	r2, r2
 800400c:	701a      	strb	r2, [r3, #0]
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	0a1b      	lsrs	r3, r3, #8
 8004012:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	1c5a      	adds	r2, r3, #1
 8004018:	607a      	str	r2, [r7, #4]
 800401a:	683a      	ldr	r2, [r7, #0]
 800401c:	b2d2      	uxtb	r2, r2
 800401e:	701a      	strb	r2, [r3, #0]
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	0a1b      	lsrs	r3, r3, #8
 8004024:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	1c5a      	adds	r2, r3, #1
 800402a:	607a      	str	r2, [r7, #4]
 800402c:	683a      	ldr	r2, [r7, #0]
 800402e:	b2d2      	uxtb	r2, r2
 8004030:	701a      	strb	r2, [r3, #0]
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	0a1b      	lsrs	r3, r3, #8
 8004036:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	1c5a      	adds	r2, r3, #1
 800403c:	607a      	str	r2, [r7, #4]
 800403e:	683a      	ldr	r2, [r7, #0]
 8004040:	b2d2      	uxtb	r2, r2
 8004042:	701a      	strb	r2, [r3, #0]
}
 8004044:	bf00      	nop
 8004046:	370c      	adds	r7, #12
 8004048:	46bd      	mov	sp, r7
 800404a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404e:	4770      	bx	lr

08004050 <mem_set>:
	}
}

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8004050:	b480      	push	{r7}
 8004052:	b087      	sub	sp, #28
 8004054:	af00      	add	r7, sp, #0
 8004056:	60f8      	str	r0, [r7, #12]
 8004058:	60b9      	str	r1, [r7, #8]
 800405a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8004060:	697b      	ldr	r3, [r7, #20]
 8004062:	1c5a      	adds	r2, r3, #1
 8004064:	617a      	str	r2, [r7, #20]
 8004066:	68ba      	ldr	r2, [r7, #8]
 8004068:	b2d2      	uxtb	r2, r2
 800406a:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	3b01      	subs	r3, #1
 8004070:	607b      	str	r3, [r7, #4]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d1f3      	bne.n	8004060 <mem_set+0x10>
}
 8004078:	bf00      	nop
 800407a:	371c      	adds	r7, #28
 800407c:	46bd      	mov	sp, r7
 800407e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004082:	4770      	bx	lr

08004084 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8004084:	b480      	push	{r7}
 8004086:	b089      	sub	sp, #36	; 0x24
 8004088:	af00      	add	r7, sp, #0
 800408a:	60f8      	str	r0, [r7, #12]
 800408c:	60b9      	str	r1, [r7, #8]
 800408e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	61fb      	str	r3, [r7, #28]
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8004098:	2300      	movs	r3, #0
 800409a:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800409c:	69fb      	ldr	r3, [r7, #28]
 800409e:	1c5a      	adds	r2, r3, #1
 80040a0:	61fa      	str	r2, [r7, #28]
 80040a2:	781b      	ldrb	r3, [r3, #0]
 80040a4:	4619      	mov	r1, r3
 80040a6:	69bb      	ldr	r3, [r7, #24]
 80040a8:	1c5a      	adds	r2, r3, #1
 80040aa:	61ba      	str	r2, [r7, #24]
 80040ac:	781b      	ldrb	r3, [r3, #0]
 80040ae:	1acb      	subs	r3, r1, r3
 80040b0:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	3b01      	subs	r3, #1
 80040b6:	607b      	str	r3, [r7, #4]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d002      	beq.n	80040c4 <mem_cmp+0x40>
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d0eb      	beq.n	800409c <mem_cmp+0x18>

	return r;
 80040c4:	697b      	ldr	r3, [r7, #20]
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	3724      	adds	r7, #36	; 0x24
 80040ca:	46bd      	mov	sp, r7
 80040cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d0:	4770      	bx	lr

080040d2 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80040d2:	b480      	push	{r7}
 80040d4:	b083      	sub	sp, #12
 80040d6:	af00      	add	r7, sp, #0
 80040d8:	6078      	str	r0, [r7, #4]
 80040da:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80040dc:	e002      	b.n	80040e4 <chk_chr+0x12>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	3301      	adds	r3, #1
 80040e2:	607b      	str	r3, [r7, #4]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	781b      	ldrb	r3, [r3, #0]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d005      	beq.n	80040f8 <chk_chr+0x26>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	781b      	ldrb	r3, [r3, #0]
 80040f0:	461a      	mov	r2, r3
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d1f2      	bne.n	80040de <chk_chr+0xc>
	return *str;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	781b      	ldrb	r3, [r3, #0]
}
 80040fc:	4618      	mov	r0, r3
 80040fe:	370c      	adds	r7, #12
 8004100:	46bd      	mov	sp, r7
 8004102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004106:	4770      	bx	lr

08004108 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8004108:	b480      	push	{r7}
 800410a:	b085      	sub	sp, #20
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
 8004110:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8004112:	2300      	movs	r3, #0
 8004114:	60fb      	str	r3, [r7, #12]
 8004116:	e01f      	b.n	8004158 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8004118:	4a41      	ldr	r2, [pc, #260]	; (8004220 <inc_lock+0x118>)
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	011b      	lsls	r3, r3, #4
 800411e:	4413      	add	r3, r2
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	429a      	cmp	r2, r3
 8004128:	d113      	bne.n	8004152 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800412a:	4a3d      	ldr	r2, [pc, #244]	; (8004220 <inc_lock+0x118>)
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	011b      	lsls	r3, r3, #4
 8004130:	4413      	add	r3, r2
 8004132:	3304      	adds	r3, #4
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800413a:	429a      	cmp	r2, r3
 800413c:	d109      	bne.n	8004152 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800413e:	4a38      	ldr	r2, [pc, #224]	; (8004220 <inc_lock+0x118>)
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	011b      	lsls	r3, r3, #4
 8004144:	4413      	add	r3, r2
 8004146:	3308      	adds	r3, #8
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800414e:	429a      	cmp	r2, r3
 8004150:	d006      	beq.n	8004160 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	3301      	adds	r3, #1
 8004156:	60fb      	str	r3, [r7, #12]
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	2b01      	cmp	r3, #1
 800415c:	d9dc      	bls.n	8004118 <inc_lock+0x10>
 800415e:	e000      	b.n	8004162 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8004160:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2b02      	cmp	r3, #2
 8004166:	d132      	bne.n	80041ce <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8004168:	2300      	movs	r3, #0
 800416a:	60fb      	str	r3, [r7, #12]
 800416c:	e002      	b.n	8004174 <inc_lock+0x6c>
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	3301      	adds	r3, #1
 8004172:	60fb      	str	r3, [r7, #12]
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2b01      	cmp	r3, #1
 8004178:	d806      	bhi.n	8004188 <inc_lock+0x80>
 800417a:	4a29      	ldr	r2, [pc, #164]	; (8004220 <inc_lock+0x118>)
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	011b      	lsls	r3, r3, #4
 8004180:	4413      	add	r3, r2
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d1f2      	bne.n	800416e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2b02      	cmp	r3, #2
 800418c:	d101      	bne.n	8004192 <inc_lock+0x8a>
 800418e:	2300      	movs	r3, #0
 8004190:	e040      	b.n	8004214 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	4922      	ldr	r1, [pc, #136]	; (8004220 <inc_lock+0x118>)
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	011b      	lsls	r3, r3, #4
 800419c:	440b      	add	r3, r1
 800419e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	689a      	ldr	r2, [r3, #8]
 80041a4:	491e      	ldr	r1, [pc, #120]	; (8004220 <inc_lock+0x118>)
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	011b      	lsls	r3, r3, #4
 80041aa:	440b      	add	r3, r1
 80041ac:	3304      	adds	r3, #4
 80041ae:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	695a      	ldr	r2, [r3, #20]
 80041b4:	491a      	ldr	r1, [pc, #104]	; (8004220 <inc_lock+0x118>)
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	011b      	lsls	r3, r3, #4
 80041ba:	440b      	add	r3, r1
 80041bc:	3308      	adds	r3, #8
 80041be:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80041c0:	4a17      	ldr	r2, [pc, #92]	; (8004220 <inc_lock+0x118>)
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	011b      	lsls	r3, r3, #4
 80041c6:	4413      	add	r3, r2
 80041c8:	330c      	adds	r3, #12
 80041ca:	2200      	movs	r2, #0
 80041cc:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d009      	beq.n	80041e8 <inc_lock+0xe0>
 80041d4:	4a12      	ldr	r2, [pc, #72]	; (8004220 <inc_lock+0x118>)
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	011b      	lsls	r3, r3, #4
 80041da:	4413      	add	r3, r2
 80041dc:	330c      	adds	r3, #12
 80041de:	881b      	ldrh	r3, [r3, #0]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d001      	beq.n	80041e8 <inc_lock+0xe0>
 80041e4:	2300      	movs	r3, #0
 80041e6:	e015      	b.n	8004214 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d108      	bne.n	8004200 <inc_lock+0xf8>
 80041ee:	4a0c      	ldr	r2, [pc, #48]	; (8004220 <inc_lock+0x118>)
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	011b      	lsls	r3, r3, #4
 80041f4:	4413      	add	r3, r2
 80041f6:	330c      	adds	r3, #12
 80041f8:	881b      	ldrh	r3, [r3, #0]
 80041fa:	3301      	adds	r3, #1
 80041fc:	b29a      	uxth	r2, r3
 80041fe:	e001      	b.n	8004204 <inc_lock+0xfc>
 8004200:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004204:	4906      	ldr	r1, [pc, #24]	; (8004220 <inc_lock+0x118>)
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	011b      	lsls	r3, r3, #4
 800420a:	440b      	add	r3, r1
 800420c:	330c      	adds	r3, #12
 800420e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	3301      	adds	r3, #1
}
 8004214:	4618      	mov	r0, r3
 8004216:	3714      	adds	r7, #20
 8004218:	46bd      	mov	sp, r7
 800421a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421e:	4770      	bx	lr
 8004220:	200000a8 	.word	0x200000a8

08004224 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8004224:	b480      	push	{r7}
 8004226:	b085      	sub	sp, #20
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	3b01      	subs	r3, #1
 8004230:	607b      	str	r3, [r7, #4]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2b01      	cmp	r3, #1
 8004236:	d825      	bhi.n	8004284 <dec_lock+0x60>
		n = Files[i].ctr;
 8004238:	4a17      	ldr	r2, [pc, #92]	; (8004298 <dec_lock+0x74>)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	011b      	lsls	r3, r3, #4
 800423e:	4413      	add	r3, r2
 8004240:	330c      	adds	r3, #12
 8004242:	881b      	ldrh	r3, [r3, #0]
 8004244:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8004246:	89fb      	ldrh	r3, [r7, #14]
 8004248:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800424c:	d101      	bne.n	8004252 <dec_lock+0x2e>
 800424e:	2300      	movs	r3, #0
 8004250:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8004252:	89fb      	ldrh	r3, [r7, #14]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d002      	beq.n	800425e <dec_lock+0x3a>
 8004258:	89fb      	ldrh	r3, [r7, #14]
 800425a:	3b01      	subs	r3, #1
 800425c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800425e:	4a0e      	ldr	r2, [pc, #56]	; (8004298 <dec_lock+0x74>)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	011b      	lsls	r3, r3, #4
 8004264:	4413      	add	r3, r2
 8004266:	330c      	adds	r3, #12
 8004268:	89fa      	ldrh	r2, [r7, #14]
 800426a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800426c:	89fb      	ldrh	r3, [r7, #14]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d105      	bne.n	800427e <dec_lock+0x5a>
 8004272:	4a09      	ldr	r2, [pc, #36]	; (8004298 <dec_lock+0x74>)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	011b      	lsls	r3, r3, #4
 8004278:	4413      	add	r3, r2
 800427a:	2200      	movs	r2, #0
 800427c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800427e:	2300      	movs	r3, #0
 8004280:	737b      	strb	r3, [r7, #13]
 8004282:	e001      	b.n	8004288 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8004284:	2302      	movs	r3, #2
 8004286:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8004288:	7b7b      	ldrb	r3, [r7, #13]
}
 800428a:	4618      	mov	r0, r3
 800428c:	3714      	adds	r7, #20
 800428e:	46bd      	mov	sp, r7
 8004290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004294:	4770      	bx	lr
 8004296:	bf00      	nop
 8004298:	200000a8 	.word	0x200000a8

0800429c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800429c:	b480      	push	{r7}
 800429e:	b085      	sub	sp, #20
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80042a4:	2300      	movs	r3, #0
 80042a6:	60fb      	str	r3, [r7, #12]
 80042a8:	e010      	b.n	80042cc <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80042aa:	4a0d      	ldr	r2, [pc, #52]	; (80042e0 <clear_lock+0x44>)
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	011b      	lsls	r3, r3, #4
 80042b0:	4413      	add	r3, r2
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	687a      	ldr	r2, [r7, #4]
 80042b6:	429a      	cmp	r2, r3
 80042b8:	d105      	bne.n	80042c6 <clear_lock+0x2a>
 80042ba:	4a09      	ldr	r2, [pc, #36]	; (80042e0 <clear_lock+0x44>)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	011b      	lsls	r3, r3, #4
 80042c0:	4413      	add	r3, r2
 80042c2:	2200      	movs	r2, #0
 80042c4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	3301      	adds	r3, #1
 80042ca:	60fb      	str	r3, [r7, #12]
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2b01      	cmp	r3, #1
 80042d0:	d9eb      	bls.n	80042aa <clear_lock+0xe>
	}
}
 80042d2:	bf00      	nop
 80042d4:	3714      	adds	r7, #20
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr
 80042de:	bf00      	nop
 80042e0:	200000a8 	.word	0x200000a8

080042e4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b086      	sub	sp, #24
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80042ec:	2300      	movs	r3, #0
 80042ee:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	78db      	ldrb	r3, [r3, #3]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d034      	beq.n	8004362 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042fc:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	7858      	ldrb	r0, [r3, #1]
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8004308:	2301      	movs	r3, #1
 800430a:	697a      	ldr	r2, [r7, #20]
 800430c:	f7ff fde0 	bl	8003ed0 <disk_write>
 8004310:	4603      	mov	r3, r0
 8004312:	2b00      	cmp	r3, #0
 8004314:	d002      	beq.n	800431c <sync_window+0x38>
			res = FR_DISK_ERR;
 8004316:	2301      	movs	r3, #1
 8004318:	73fb      	strb	r3, [r7, #15]
 800431a:	e022      	b.n	8004362 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2200      	movs	r2, #0
 8004320:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004326:	697a      	ldr	r2, [r7, #20]
 8004328:	1ad2      	subs	r2, r2, r3
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6a1b      	ldr	r3, [r3, #32]
 800432e:	429a      	cmp	r2, r3
 8004330:	d217      	bcs.n	8004362 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	789b      	ldrb	r3, [r3, #2]
 8004336:	613b      	str	r3, [r7, #16]
 8004338:	e010      	b.n	800435c <sync_window+0x78>
					wsect += fs->fsize;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6a1b      	ldr	r3, [r3, #32]
 800433e:	697a      	ldr	r2, [r7, #20]
 8004340:	4413      	add	r3, r2
 8004342:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	7858      	ldrb	r0, [r3, #1]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800434e:	2301      	movs	r3, #1
 8004350:	697a      	ldr	r2, [r7, #20]
 8004352:	f7ff fdbd 	bl	8003ed0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	3b01      	subs	r3, #1
 800435a:	613b      	str	r3, [r7, #16]
 800435c:	693b      	ldr	r3, [r7, #16]
 800435e:	2b01      	cmp	r3, #1
 8004360:	d8eb      	bhi.n	800433a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8004362:	7bfb      	ldrb	r3, [r7, #15]
}
 8004364:	4618      	mov	r0, r3
 8004366:	3718      	adds	r7, #24
 8004368:	46bd      	mov	sp, r7
 800436a:	bd80      	pop	{r7, pc}

0800436c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b084      	sub	sp, #16
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
 8004374:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8004376:	2300      	movs	r3, #0
 8004378:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800437e:	683a      	ldr	r2, [r7, #0]
 8004380:	429a      	cmp	r2, r3
 8004382:	d01b      	beq.n	80043bc <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8004384:	6878      	ldr	r0, [r7, #4]
 8004386:	f7ff ffad 	bl	80042e4 <sync_window>
 800438a:	4603      	mov	r3, r0
 800438c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800438e:	7bfb      	ldrb	r3, [r7, #15]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d113      	bne.n	80043bc <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	7858      	ldrb	r0, [r3, #1]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800439e:	2301      	movs	r3, #1
 80043a0:	683a      	ldr	r2, [r7, #0]
 80043a2:	f7ff fd75 	bl	8003e90 <disk_read>
 80043a6:	4603      	mov	r3, r0
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d004      	beq.n	80043b6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80043ac:	f04f 33ff 	mov.w	r3, #4294967295
 80043b0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	683a      	ldr	r2, [r7, #0]
 80043ba:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 80043bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80043be:	4618      	mov	r0, r3
 80043c0:	3710      	adds	r7, #16
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bd80      	pop	{r7, pc}

080043c6 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80043c6:	b480      	push	{r7}
 80043c8:	b083      	sub	sp, #12
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	6078      	str	r0, [r7, #4]
 80043ce:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	3b02      	subs	r3, #2
 80043d4:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	69db      	ldr	r3, [r3, #28]
 80043da:	3b02      	subs	r3, #2
 80043dc:	683a      	ldr	r2, [r7, #0]
 80043de:	429a      	cmp	r2, r3
 80043e0:	d301      	bcc.n	80043e6 <clust2sect+0x20>
 80043e2:	2300      	movs	r3, #0
 80043e4:	e008      	b.n	80043f8 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	895b      	ldrh	r3, [r3, #10]
 80043ea:	461a      	mov	r2, r3
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	fb03 f202 	mul.w	r2, r3, r2
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043f6:	4413      	add	r3, r2
}
 80043f8:	4618      	mov	r0, r3
 80043fa:	370c      	adds	r7, #12
 80043fc:	46bd      	mov	sp, r7
 80043fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004402:	4770      	bx	lr

08004404 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b086      	sub	sp, #24
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
 800440c:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	2b01      	cmp	r3, #1
 8004418:	d904      	bls.n	8004424 <get_fat+0x20>
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	69db      	ldr	r3, [r3, #28]
 800441e:	683a      	ldr	r2, [r7, #0]
 8004420:	429a      	cmp	r2, r3
 8004422:	d302      	bcc.n	800442a <get_fat+0x26>
		val = 1;	/* Internal error */
 8004424:	2301      	movs	r3, #1
 8004426:	617b      	str	r3, [r7, #20]
 8004428:	e0b7      	b.n	800459a <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800442a:	f04f 33ff 	mov.w	r3, #4294967295
 800442e:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	781b      	ldrb	r3, [r3, #0]
 8004434:	2b02      	cmp	r3, #2
 8004436:	d05a      	beq.n	80044ee <get_fat+0xea>
 8004438:	2b03      	cmp	r3, #3
 800443a:	d07d      	beq.n	8004538 <get_fat+0x134>
 800443c:	2b01      	cmp	r3, #1
 800443e:	f040 80a2 	bne.w	8004586 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	60fb      	str	r3, [r7, #12]
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	085b      	lsrs	r3, r3, #1
 800444a:	68fa      	ldr	r2, [r7, #12]
 800444c:	4413      	add	r3, r2
 800444e:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	899b      	ldrh	r3, [r3, #12]
 8004458:	4619      	mov	r1, r3
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	fbb3 f3f1 	udiv	r3, r3, r1
 8004460:	4413      	add	r3, r2
 8004462:	4619      	mov	r1, r3
 8004464:	6938      	ldr	r0, [r7, #16]
 8004466:	f7ff ff81 	bl	800436c <move_window>
 800446a:	4603      	mov	r3, r0
 800446c:	2b00      	cmp	r3, #0
 800446e:	f040 808d 	bne.w	800458c <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	1c5a      	adds	r2, r3, #1
 8004476:	60fa      	str	r2, [r7, #12]
 8004478:	693a      	ldr	r2, [r7, #16]
 800447a:	8992      	ldrh	r2, [r2, #12]
 800447c:	fbb3 f1f2 	udiv	r1, r3, r2
 8004480:	fb02 f201 	mul.w	r2, r2, r1
 8004484:	1a9b      	subs	r3, r3, r2
 8004486:	693a      	ldr	r2, [r7, #16]
 8004488:	4413      	add	r3, r2
 800448a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800448e:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	899b      	ldrh	r3, [r3, #12]
 8004498:	4619      	mov	r1, r3
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	fbb3 f3f1 	udiv	r3, r3, r1
 80044a0:	4413      	add	r3, r2
 80044a2:	4619      	mov	r1, r3
 80044a4:	6938      	ldr	r0, [r7, #16]
 80044a6:	f7ff ff61 	bl	800436c <move_window>
 80044aa:	4603      	mov	r3, r0
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d16f      	bne.n	8004590 <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	899b      	ldrh	r3, [r3, #12]
 80044b4:	461a      	mov	r2, r3
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	fbb3 f1f2 	udiv	r1, r3, r2
 80044bc:	fb02 f201 	mul.w	r2, r2, r1
 80044c0:	1a9b      	subs	r3, r3, r2
 80044c2:	693a      	ldr	r2, [r7, #16]
 80044c4:	4413      	add	r3, r2
 80044c6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80044ca:	021b      	lsls	r3, r3, #8
 80044cc:	461a      	mov	r2, r3
 80044ce:	68bb      	ldr	r3, [r7, #8]
 80044d0:	4313      	orrs	r3, r2
 80044d2:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	f003 0301 	and.w	r3, r3, #1
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d002      	beq.n	80044e4 <get_fat+0xe0>
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	091b      	lsrs	r3, r3, #4
 80044e2:	e002      	b.n	80044ea <get_fat+0xe6>
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044ea:	617b      	str	r3, [r7, #20]
			break;
 80044ec:	e055      	b.n	800459a <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	899b      	ldrh	r3, [r3, #12]
 80044f6:	085b      	lsrs	r3, r3, #1
 80044f8:	b29b      	uxth	r3, r3
 80044fa:	4619      	mov	r1, r3
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8004502:	4413      	add	r3, r2
 8004504:	4619      	mov	r1, r3
 8004506:	6938      	ldr	r0, [r7, #16]
 8004508:	f7ff ff30 	bl	800436c <move_window>
 800450c:	4603      	mov	r3, r0
 800450e:	2b00      	cmp	r3, #0
 8004510:	d140      	bne.n	8004594 <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	005b      	lsls	r3, r3, #1
 800451c:	693a      	ldr	r2, [r7, #16]
 800451e:	8992      	ldrh	r2, [r2, #12]
 8004520:	fbb3 f0f2 	udiv	r0, r3, r2
 8004524:	fb02 f200 	mul.w	r2, r2, r0
 8004528:	1a9b      	subs	r3, r3, r2
 800452a:	440b      	add	r3, r1
 800452c:	4618      	mov	r0, r3
 800452e:	f7ff fd0d 	bl	8003f4c <ld_word>
 8004532:	4603      	mov	r3, r0
 8004534:	617b      	str	r3, [r7, #20]
			break;
 8004536:	e030      	b.n	800459a <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	899b      	ldrh	r3, [r3, #12]
 8004540:	089b      	lsrs	r3, r3, #2
 8004542:	b29b      	uxth	r3, r3
 8004544:	4619      	mov	r1, r3
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	fbb3 f3f1 	udiv	r3, r3, r1
 800454c:	4413      	add	r3, r2
 800454e:	4619      	mov	r1, r3
 8004550:	6938      	ldr	r0, [r7, #16]
 8004552:	f7ff ff0b 	bl	800436c <move_window>
 8004556:	4603      	mov	r3, r0
 8004558:	2b00      	cmp	r3, #0
 800455a:	d11d      	bne.n	8004598 <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	009b      	lsls	r3, r3, #2
 8004566:	693a      	ldr	r2, [r7, #16]
 8004568:	8992      	ldrh	r2, [r2, #12]
 800456a:	fbb3 f0f2 	udiv	r0, r3, r2
 800456e:	fb02 f200 	mul.w	r2, r2, r0
 8004572:	1a9b      	subs	r3, r3, r2
 8004574:	440b      	add	r3, r1
 8004576:	4618      	mov	r0, r3
 8004578:	f7ff fd00 	bl	8003f7c <ld_dword>
 800457c:	4603      	mov	r3, r0
 800457e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004582:	617b      	str	r3, [r7, #20]
			break;
 8004584:	e009      	b.n	800459a <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8004586:	2301      	movs	r3, #1
 8004588:	617b      	str	r3, [r7, #20]
 800458a:	e006      	b.n	800459a <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800458c:	bf00      	nop
 800458e:	e004      	b.n	800459a <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004590:	bf00      	nop
 8004592:	e002      	b.n	800459a <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8004594:	bf00      	nop
 8004596:	e000      	b.n	800459a <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8004598:	bf00      	nop
		}
	}

	return val;
 800459a:	697b      	ldr	r3, [r7, #20]
}
 800459c:	4618      	mov	r0, r3
 800459e:	3718      	adds	r7, #24
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bd80      	pop	{r7, pc}

080045a4 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80045a4:	b590      	push	{r4, r7, lr}
 80045a6:	b089      	sub	sp, #36	; 0x24
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	60f8      	str	r0, [r7, #12]
 80045ac:	60b9      	str	r1, [r7, #8]
 80045ae:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80045b0:	2302      	movs	r3, #2
 80045b2:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	f240 8106 	bls.w	80047c8 <put_fat+0x224>
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	69db      	ldr	r3, [r3, #28]
 80045c0:	68ba      	ldr	r2, [r7, #8]
 80045c2:	429a      	cmp	r2, r3
 80045c4:	f080 8100 	bcs.w	80047c8 <put_fat+0x224>
		switch (fs->fs_type) {
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	781b      	ldrb	r3, [r3, #0]
 80045cc:	2b02      	cmp	r3, #2
 80045ce:	f000 8088 	beq.w	80046e2 <put_fat+0x13e>
 80045d2:	2b03      	cmp	r3, #3
 80045d4:	f000 80b0 	beq.w	8004738 <put_fat+0x194>
 80045d8:	2b01      	cmp	r3, #1
 80045da:	f040 80f5 	bne.w	80047c8 <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	61bb      	str	r3, [r7, #24]
 80045e2:	69bb      	ldr	r3, [r7, #24]
 80045e4:	085b      	lsrs	r3, r3, #1
 80045e6:	69ba      	ldr	r2, [r7, #24]
 80045e8:	4413      	add	r3, r2
 80045ea:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	899b      	ldrh	r3, [r3, #12]
 80045f4:	4619      	mov	r1, r3
 80045f6:	69bb      	ldr	r3, [r7, #24]
 80045f8:	fbb3 f3f1 	udiv	r3, r3, r1
 80045fc:	4413      	add	r3, r2
 80045fe:	4619      	mov	r1, r3
 8004600:	68f8      	ldr	r0, [r7, #12]
 8004602:	f7ff feb3 	bl	800436c <move_window>
 8004606:	4603      	mov	r3, r0
 8004608:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800460a:	7ffb      	ldrb	r3, [r7, #31]
 800460c:	2b00      	cmp	r3, #0
 800460e:	f040 80d4 	bne.w	80047ba <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8004618:	69bb      	ldr	r3, [r7, #24]
 800461a:	1c5a      	adds	r2, r3, #1
 800461c:	61ba      	str	r2, [r7, #24]
 800461e:	68fa      	ldr	r2, [r7, #12]
 8004620:	8992      	ldrh	r2, [r2, #12]
 8004622:	fbb3 f0f2 	udiv	r0, r3, r2
 8004626:	fb02 f200 	mul.w	r2, r2, r0
 800462a:	1a9b      	subs	r3, r3, r2
 800462c:	440b      	add	r3, r1
 800462e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	f003 0301 	and.w	r3, r3, #1
 8004636:	2b00      	cmp	r3, #0
 8004638:	d00d      	beq.n	8004656 <put_fat+0xb2>
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	781b      	ldrb	r3, [r3, #0]
 800463e:	b25b      	sxtb	r3, r3
 8004640:	f003 030f 	and.w	r3, r3, #15
 8004644:	b25a      	sxtb	r2, r3
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	b2db      	uxtb	r3, r3
 800464a:	011b      	lsls	r3, r3, #4
 800464c:	b25b      	sxtb	r3, r3
 800464e:	4313      	orrs	r3, r2
 8004650:	b25b      	sxtb	r3, r3
 8004652:	b2db      	uxtb	r3, r3
 8004654:	e001      	b.n	800465a <put_fat+0xb6>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	b2db      	uxtb	r3, r3
 800465a:	697a      	ldr	r2, [r7, #20]
 800465c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2201      	movs	r2, #1
 8004662:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	899b      	ldrh	r3, [r3, #12]
 800466c:	4619      	mov	r1, r3
 800466e:	69bb      	ldr	r3, [r7, #24]
 8004670:	fbb3 f3f1 	udiv	r3, r3, r1
 8004674:	4413      	add	r3, r2
 8004676:	4619      	mov	r1, r3
 8004678:	68f8      	ldr	r0, [r7, #12]
 800467a:	f7ff fe77 	bl	800436c <move_window>
 800467e:	4603      	mov	r3, r0
 8004680:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8004682:	7ffb      	ldrb	r3, [r7, #31]
 8004684:	2b00      	cmp	r3, #0
 8004686:	f040 809a 	bne.w	80047be <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	899b      	ldrh	r3, [r3, #12]
 8004694:	461a      	mov	r2, r3
 8004696:	69bb      	ldr	r3, [r7, #24]
 8004698:	fbb3 f0f2 	udiv	r0, r3, r2
 800469c:	fb02 f200 	mul.w	r2, r2, r0
 80046a0:	1a9b      	subs	r3, r3, r2
 80046a2:	440b      	add	r3, r1
 80046a4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	f003 0301 	and.w	r3, r3, #1
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d003      	beq.n	80046b8 <put_fat+0x114>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	091b      	lsrs	r3, r3, #4
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	e00e      	b.n	80046d6 <put_fat+0x132>
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	781b      	ldrb	r3, [r3, #0]
 80046bc:	b25b      	sxtb	r3, r3
 80046be:	f023 030f 	bic.w	r3, r3, #15
 80046c2:	b25a      	sxtb	r2, r3
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	0a1b      	lsrs	r3, r3, #8
 80046c8:	b25b      	sxtb	r3, r3
 80046ca:	f003 030f 	and.w	r3, r3, #15
 80046ce:	b25b      	sxtb	r3, r3
 80046d0:	4313      	orrs	r3, r2
 80046d2:	b25b      	sxtb	r3, r3
 80046d4:	b2db      	uxtb	r3, r3
 80046d6:	697a      	ldr	r2, [r7, #20]
 80046d8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2201      	movs	r2, #1
 80046de:	70da      	strb	r2, [r3, #3]
			break;
 80046e0:	e072      	b.n	80047c8 <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	899b      	ldrh	r3, [r3, #12]
 80046ea:	085b      	lsrs	r3, r3, #1
 80046ec:	b29b      	uxth	r3, r3
 80046ee:	4619      	mov	r1, r3
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80046f6:	4413      	add	r3, r2
 80046f8:	4619      	mov	r1, r3
 80046fa:	68f8      	ldr	r0, [r7, #12]
 80046fc:	f7ff fe36 	bl	800436c <move_window>
 8004700:	4603      	mov	r3, r0
 8004702:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8004704:	7ffb      	ldrb	r3, [r7, #31]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d15b      	bne.n	80047c2 <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	005b      	lsls	r3, r3, #1
 8004714:	68fa      	ldr	r2, [r7, #12]
 8004716:	8992      	ldrh	r2, [r2, #12]
 8004718:	fbb3 f0f2 	udiv	r0, r3, r2
 800471c:	fb02 f200 	mul.w	r2, r2, r0
 8004720:	1a9b      	subs	r3, r3, r2
 8004722:	440b      	add	r3, r1
 8004724:	687a      	ldr	r2, [r7, #4]
 8004726:	b292      	uxth	r2, r2
 8004728:	4611      	mov	r1, r2
 800472a:	4618      	mov	r0, r3
 800472c:	f7ff fc49 	bl	8003fc2 <st_word>
			fs->wflag = 1;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2201      	movs	r2, #1
 8004734:	70da      	strb	r2, [r3, #3]
			break;
 8004736:	e047      	b.n	80047c8 <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	899b      	ldrh	r3, [r3, #12]
 8004740:	089b      	lsrs	r3, r3, #2
 8004742:	b29b      	uxth	r3, r3
 8004744:	4619      	mov	r1, r3
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	fbb3 f3f1 	udiv	r3, r3, r1
 800474c:	4413      	add	r3, r2
 800474e:	4619      	mov	r1, r3
 8004750:	68f8      	ldr	r0, [r7, #12]
 8004752:	f7ff fe0b 	bl	800436c <move_window>
 8004756:	4603      	mov	r3, r0
 8004758:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800475a:	7ffb      	ldrb	r3, [r7, #31]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d132      	bne.n	80047c6 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	009b      	lsls	r3, r3, #2
 8004770:	68fa      	ldr	r2, [r7, #12]
 8004772:	8992      	ldrh	r2, [r2, #12]
 8004774:	fbb3 f0f2 	udiv	r0, r3, r2
 8004778:	fb02 f200 	mul.w	r2, r2, r0
 800477c:	1a9b      	subs	r3, r3, r2
 800477e:	440b      	add	r3, r1
 8004780:	4618      	mov	r0, r3
 8004782:	f7ff fbfb 	bl	8003f7c <ld_dword>
 8004786:	4603      	mov	r3, r0
 8004788:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800478c:	4323      	orrs	r3, r4
 800478e:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	009b      	lsls	r3, r3, #2
 800479a:	68fa      	ldr	r2, [r7, #12]
 800479c:	8992      	ldrh	r2, [r2, #12]
 800479e:	fbb3 f0f2 	udiv	r0, r3, r2
 80047a2:	fb02 f200 	mul.w	r2, r2, r0
 80047a6:	1a9b      	subs	r3, r3, r2
 80047a8:	440b      	add	r3, r1
 80047aa:	6879      	ldr	r1, [r7, #4]
 80047ac:	4618      	mov	r0, r3
 80047ae:	f7ff fc23 	bl	8003ff8 <st_dword>
			fs->wflag = 1;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2201      	movs	r2, #1
 80047b6:	70da      	strb	r2, [r3, #3]
			break;
 80047b8:	e006      	b.n	80047c8 <put_fat+0x224>
			if (res != FR_OK) break;
 80047ba:	bf00      	nop
 80047bc:	e004      	b.n	80047c8 <put_fat+0x224>
			if (res != FR_OK) break;
 80047be:	bf00      	nop
 80047c0:	e002      	b.n	80047c8 <put_fat+0x224>
			if (res != FR_OK) break;
 80047c2:	bf00      	nop
 80047c4:	e000      	b.n	80047c8 <put_fat+0x224>
			if (res != FR_OK) break;
 80047c6:	bf00      	nop
		}
	}
	return res;
 80047c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	3724      	adds	r7, #36	; 0x24
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bd90      	pop	{r4, r7, pc}

080047d2 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80047d2:	b580      	push	{r7, lr}
 80047d4:	b088      	sub	sp, #32
 80047d6:	af00      	add	r7, sp, #0
 80047d8:	6078      	str	r0, [r7, #4]
 80047da:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d10d      	bne.n	8004804 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	695b      	ldr	r3, [r3, #20]
 80047ec:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80047ee:	69bb      	ldr	r3, [r7, #24]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d004      	beq.n	80047fe <create_chain+0x2c>
 80047f4:	693b      	ldr	r3, [r7, #16]
 80047f6:	69db      	ldr	r3, [r3, #28]
 80047f8:	69ba      	ldr	r2, [r7, #24]
 80047fa:	429a      	cmp	r2, r3
 80047fc:	d31b      	bcc.n	8004836 <create_chain+0x64>
 80047fe:	2301      	movs	r3, #1
 8004800:	61bb      	str	r3, [r7, #24]
 8004802:	e018      	b.n	8004836 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8004804:	6839      	ldr	r1, [r7, #0]
 8004806:	6878      	ldr	r0, [r7, #4]
 8004808:	f7ff fdfc 	bl	8004404 <get_fat>
 800480c:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2b01      	cmp	r3, #1
 8004812:	d801      	bhi.n	8004818 <create_chain+0x46>
 8004814:	2301      	movs	r3, #1
 8004816:	e070      	b.n	80048fa <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800481e:	d101      	bne.n	8004824 <create_chain+0x52>
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	e06a      	b.n	80048fa <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	69db      	ldr	r3, [r3, #28]
 8004828:	68fa      	ldr	r2, [r7, #12]
 800482a:	429a      	cmp	r2, r3
 800482c:	d201      	bcs.n	8004832 <create_chain+0x60>
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	e063      	b.n	80048fa <create_chain+0x128>
		scl = clst;
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8004836:	69bb      	ldr	r3, [r7, #24]
 8004838:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800483a:	69fb      	ldr	r3, [r7, #28]
 800483c:	3301      	adds	r3, #1
 800483e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	69db      	ldr	r3, [r3, #28]
 8004844:	69fa      	ldr	r2, [r7, #28]
 8004846:	429a      	cmp	r2, r3
 8004848:	d307      	bcc.n	800485a <create_chain+0x88>
				ncl = 2;
 800484a:	2302      	movs	r3, #2
 800484c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800484e:	69fa      	ldr	r2, [r7, #28]
 8004850:	69bb      	ldr	r3, [r7, #24]
 8004852:	429a      	cmp	r2, r3
 8004854:	d901      	bls.n	800485a <create_chain+0x88>
 8004856:	2300      	movs	r3, #0
 8004858:	e04f      	b.n	80048fa <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800485a:	69f9      	ldr	r1, [r7, #28]
 800485c:	6878      	ldr	r0, [r7, #4]
 800485e:	f7ff fdd1 	bl	8004404 <get_fat>
 8004862:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d00e      	beq.n	8004888 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	2b01      	cmp	r3, #1
 800486e:	d003      	beq.n	8004878 <create_chain+0xa6>
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004876:	d101      	bne.n	800487c <create_chain+0xaa>
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	e03e      	b.n	80048fa <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800487c:	69fa      	ldr	r2, [r7, #28]
 800487e:	69bb      	ldr	r3, [r7, #24]
 8004880:	429a      	cmp	r2, r3
 8004882:	d1da      	bne.n	800483a <create_chain+0x68>
 8004884:	2300      	movs	r3, #0
 8004886:	e038      	b.n	80048fa <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8004888:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800488a:	f04f 32ff 	mov.w	r2, #4294967295
 800488e:	69f9      	ldr	r1, [r7, #28]
 8004890:	6938      	ldr	r0, [r7, #16]
 8004892:	f7ff fe87 	bl	80045a4 <put_fat>
 8004896:	4603      	mov	r3, r0
 8004898:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800489a:	7dfb      	ldrb	r3, [r7, #23]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d109      	bne.n	80048b4 <create_chain+0xe2>
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d006      	beq.n	80048b4 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80048a6:	69fa      	ldr	r2, [r7, #28]
 80048a8:	6839      	ldr	r1, [r7, #0]
 80048aa:	6938      	ldr	r0, [r7, #16]
 80048ac:	f7ff fe7a 	bl	80045a4 <put_fat>
 80048b0:	4603      	mov	r3, r0
 80048b2:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80048b4:	7dfb      	ldrb	r3, [r7, #23]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d116      	bne.n	80048e8 <create_chain+0x116>
		fs->last_clst = ncl;
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	69fa      	ldr	r2, [r7, #28]
 80048be:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	699a      	ldr	r2, [r3, #24]
 80048c4:	693b      	ldr	r3, [r7, #16]
 80048c6:	69db      	ldr	r3, [r3, #28]
 80048c8:	3b02      	subs	r3, #2
 80048ca:	429a      	cmp	r2, r3
 80048cc:	d804      	bhi.n	80048d8 <create_chain+0x106>
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	699b      	ldr	r3, [r3, #24]
 80048d2:	1e5a      	subs	r2, r3, #1
 80048d4:	693b      	ldr	r3, [r7, #16]
 80048d6:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 80048d8:	693b      	ldr	r3, [r7, #16]
 80048da:	791b      	ldrb	r3, [r3, #4]
 80048dc:	f043 0301 	orr.w	r3, r3, #1
 80048e0:	b2da      	uxtb	r2, r3
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	711a      	strb	r2, [r3, #4]
 80048e6:	e007      	b.n	80048f8 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80048e8:	7dfb      	ldrb	r3, [r7, #23]
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d102      	bne.n	80048f4 <create_chain+0x122>
 80048ee:	f04f 33ff 	mov.w	r3, #4294967295
 80048f2:	e000      	b.n	80048f6 <create_chain+0x124>
 80048f4:	2301      	movs	r3, #1
 80048f6:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80048f8:	69fb      	ldr	r3, [r7, #28]
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	3720      	adds	r7, #32
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}

08004902 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8004902:	b580      	push	{r7, lr}
 8004904:	b086      	sub	sp, #24
 8004906:	af00      	add	r7, sp, #0
 8004908:	6078      	str	r0, [r7, #4]
 800490a:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004918:	d204      	bcs.n	8004924 <dir_sdi+0x22>
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	f003 031f 	and.w	r3, r3, #31
 8004920:	2b00      	cmp	r3, #0
 8004922:	d001      	beq.n	8004928 <dir_sdi+0x26>
		return FR_INT_ERR;
 8004924:	2302      	movs	r3, #2
 8004926:	e071      	b.n	8004a0c <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	683a      	ldr	r2, [r7, #0]
 800492c:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8004934:	697b      	ldr	r3, [r7, #20]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d106      	bne.n	8004948 <dir_sdi+0x46>
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	781b      	ldrb	r3, [r3, #0]
 800493e:	2b02      	cmp	r3, #2
 8004940:	d902      	bls.n	8004948 <dir_sdi+0x46>
		clst = fs->dirbase;
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004946:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d10c      	bne.n	8004968 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	095b      	lsrs	r3, r3, #5
 8004952:	693a      	ldr	r2, [r7, #16]
 8004954:	8912      	ldrh	r2, [r2, #8]
 8004956:	4293      	cmp	r3, r2
 8004958:	d301      	bcc.n	800495e <dir_sdi+0x5c>
 800495a:	2302      	movs	r3, #2
 800495c:	e056      	b.n	8004a0c <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800495e:	693b      	ldr	r3, [r7, #16]
 8004960:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	61da      	str	r2, [r3, #28]
 8004966:	e02d      	b.n	80049c4 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8004968:	693b      	ldr	r3, [r7, #16]
 800496a:	895b      	ldrh	r3, [r3, #10]
 800496c:	461a      	mov	r2, r3
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	899b      	ldrh	r3, [r3, #12]
 8004972:	fb03 f302 	mul.w	r3, r3, r2
 8004976:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8004978:	e019      	b.n	80049ae <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6979      	ldr	r1, [r7, #20]
 800497e:	4618      	mov	r0, r3
 8004980:	f7ff fd40 	bl	8004404 <get_fat>
 8004984:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8004986:	697b      	ldr	r3, [r7, #20]
 8004988:	f1b3 3fff 	cmp.w	r3, #4294967295
 800498c:	d101      	bne.n	8004992 <dir_sdi+0x90>
 800498e:	2301      	movs	r3, #1
 8004990:	e03c      	b.n	8004a0c <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8004992:	697b      	ldr	r3, [r7, #20]
 8004994:	2b01      	cmp	r3, #1
 8004996:	d904      	bls.n	80049a2 <dir_sdi+0xa0>
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	69db      	ldr	r3, [r3, #28]
 800499c:	697a      	ldr	r2, [r7, #20]
 800499e:	429a      	cmp	r2, r3
 80049a0:	d301      	bcc.n	80049a6 <dir_sdi+0xa4>
 80049a2:	2302      	movs	r3, #2
 80049a4:	e032      	b.n	8004a0c <dir_sdi+0x10a>
			ofs -= csz;
 80049a6:	683a      	ldr	r2, [r7, #0]
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	1ad3      	subs	r3, r2, r3
 80049ac:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80049ae:	683a      	ldr	r2, [r7, #0]
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	429a      	cmp	r2, r3
 80049b4:	d2e1      	bcs.n	800497a <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 80049b6:	6979      	ldr	r1, [r7, #20]
 80049b8:	6938      	ldr	r0, [r7, #16]
 80049ba:	f7ff fd04 	bl	80043c6 <clust2sect>
 80049be:	4602      	mov	r2, r0
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	697a      	ldr	r2, [r7, #20]
 80049c8:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	69db      	ldr	r3, [r3, #28]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d101      	bne.n	80049d6 <dir_sdi+0xd4>
 80049d2:	2302      	movs	r3, #2
 80049d4:	e01a      	b.n	8004a0c <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	69da      	ldr	r2, [r3, #28]
 80049da:	693b      	ldr	r3, [r7, #16]
 80049dc:	899b      	ldrh	r3, [r3, #12]
 80049de:	4619      	mov	r1, r3
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80049e6:	441a      	add	r2, r3
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80049ec:	693b      	ldr	r3, [r7, #16]
 80049ee:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80049f2:	693b      	ldr	r3, [r7, #16]
 80049f4:	899b      	ldrh	r3, [r3, #12]
 80049f6:	461a      	mov	r2, r3
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	fbb3 f0f2 	udiv	r0, r3, r2
 80049fe:	fb02 f200 	mul.w	r2, r2, r0
 8004a02:	1a9b      	subs	r3, r3, r2
 8004a04:	18ca      	adds	r2, r1, r3
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8004a0a:	2300      	movs	r3, #0
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	3718      	adds	r7, #24
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}

08004a14 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b086      	sub	sp, #24
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
 8004a1c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	695b      	ldr	r3, [r3, #20]
 8004a28:	3320      	adds	r3, #32
 8004a2a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	69db      	ldr	r3, [r3, #28]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d003      	beq.n	8004a3c <dir_next+0x28>
 8004a34:	68bb      	ldr	r3, [r7, #8]
 8004a36:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004a3a:	d301      	bcc.n	8004a40 <dir_next+0x2c>
 8004a3c:	2304      	movs	r3, #4
 8004a3e:	e0bb      	b.n	8004bb8 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	899b      	ldrh	r3, [r3, #12]
 8004a44:	461a      	mov	r2, r3
 8004a46:	68bb      	ldr	r3, [r7, #8]
 8004a48:	fbb3 f1f2 	udiv	r1, r3, r2
 8004a4c:	fb02 f201 	mul.w	r2, r2, r1
 8004a50:	1a9b      	subs	r3, r3, r2
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	f040 809d 	bne.w	8004b92 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	69db      	ldr	r3, [r3, #28]
 8004a5c:	1c5a      	adds	r2, r3, #1
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	699b      	ldr	r3, [r3, #24]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d10b      	bne.n	8004a82 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8004a6a:	68bb      	ldr	r3, [r7, #8]
 8004a6c:	095b      	lsrs	r3, r3, #5
 8004a6e:	68fa      	ldr	r2, [r7, #12]
 8004a70:	8912      	ldrh	r2, [r2, #8]
 8004a72:	4293      	cmp	r3, r2
 8004a74:	f0c0 808d 	bcc.w	8004b92 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	61da      	str	r2, [r3, #28]
 8004a7e:	2304      	movs	r3, #4
 8004a80:	e09a      	b.n	8004bb8 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	899b      	ldrh	r3, [r3, #12]
 8004a86:	461a      	mov	r2, r3
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	fbb3 f3f2 	udiv	r3, r3, r2
 8004a8e:	68fa      	ldr	r2, [r7, #12]
 8004a90:	8952      	ldrh	r2, [r2, #10]
 8004a92:	3a01      	subs	r2, #1
 8004a94:	4013      	ands	r3, r2
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d17b      	bne.n	8004b92 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8004a9a:	687a      	ldr	r2, [r7, #4]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	699b      	ldr	r3, [r3, #24]
 8004aa0:	4619      	mov	r1, r3
 8004aa2:	4610      	mov	r0, r2
 8004aa4:	f7ff fcae 	bl	8004404 <get_fat>
 8004aa8:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	2b01      	cmp	r3, #1
 8004aae:	d801      	bhi.n	8004ab4 <dir_next+0xa0>
 8004ab0:	2302      	movs	r3, #2
 8004ab2:	e081      	b.n	8004bb8 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aba:	d101      	bne.n	8004ac0 <dir_next+0xac>
 8004abc:	2301      	movs	r3, #1
 8004abe:	e07b      	b.n	8004bb8 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	69db      	ldr	r3, [r3, #28]
 8004ac4:	697a      	ldr	r2, [r7, #20]
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	d359      	bcc.n	8004b7e <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d104      	bne.n	8004ada <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	61da      	str	r2, [r3, #28]
 8004ad6:	2304      	movs	r3, #4
 8004ad8:	e06e      	b.n	8004bb8 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8004ada:	687a      	ldr	r2, [r7, #4]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	699b      	ldr	r3, [r3, #24]
 8004ae0:	4619      	mov	r1, r3
 8004ae2:	4610      	mov	r0, r2
 8004ae4:	f7ff fe75 	bl	80047d2 <create_chain>
 8004ae8:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d101      	bne.n	8004af4 <dir_next+0xe0>
 8004af0:	2307      	movs	r3, #7
 8004af2:	e061      	b.n	8004bb8 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8004af4:	697b      	ldr	r3, [r7, #20]
 8004af6:	2b01      	cmp	r3, #1
 8004af8:	d101      	bne.n	8004afe <dir_next+0xea>
 8004afa:	2302      	movs	r3, #2
 8004afc:	e05c      	b.n	8004bb8 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b04:	d101      	bne.n	8004b0a <dir_next+0xf6>
 8004b06:	2301      	movs	r3, #1
 8004b08:	e056      	b.n	8004bb8 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8004b0a:	68f8      	ldr	r0, [r7, #12]
 8004b0c:	f7ff fbea 	bl	80042e4 <sync_window>
 8004b10:	4603      	mov	r3, r0
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d001      	beq.n	8004b1a <dir_next+0x106>
 8004b16:	2301      	movs	r3, #1
 8004b18:	e04e      	b.n	8004bb8 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	899b      	ldrh	r3, [r3, #12]
 8004b24:	461a      	mov	r2, r3
 8004b26:	2100      	movs	r1, #0
 8004b28:	f7ff fa92 	bl	8004050 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	613b      	str	r3, [r7, #16]
 8004b30:	6979      	ldr	r1, [r7, #20]
 8004b32:	68f8      	ldr	r0, [r7, #12]
 8004b34:	f7ff fc47 	bl	80043c6 <clust2sect>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	635a      	str	r2, [r3, #52]	; 0x34
 8004b3e:	e012      	b.n	8004b66 <dir_next+0x152>
						fs->wflag = 1;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	2201      	movs	r2, #1
 8004b44:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8004b46:	68f8      	ldr	r0, [r7, #12]
 8004b48:	f7ff fbcc 	bl	80042e4 <sync_window>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d001      	beq.n	8004b56 <dir_next+0x142>
 8004b52:	2301      	movs	r3, #1
 8004b54:	e030      	b.n	8004bb8 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	3301      	adds	r3, #1
 8004b5a:	613b      	str	r3, [r7, #16]
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b60:	1c5a      	adds	r2, r3, #1
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	635a      	str	r2, [r3, #52]	; 0x34
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	895b      	ldrh	r3, [r3, #10]
 8004b6a:	461a      	mov	r2, r3
 8004b6c:	693b      	ldr	r3, [r7, #16]
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d3e6      	bcc.n	8004b40 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b76:	693b      	ldr	r3, [r7, #16]
 8004b78:	1ad2      	subs	r2, r2, r3
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	697a      	ldr	r2, [r7, #20]
 8004b82:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8004b84:	6979      	ldr	r1, [r7, #20]
 8004b86:	68f8      	ldr	r0, [r7, #12]
 8004b88:	f7ff fc1d 	bl	80043c6 <clust2sect>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	68ba      	ldr	r2, [r7, #8]
 8004b96:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	899b      	ldrh	r3, [r3, #12]
 8004ba2:	461a      	mov	r2, r3
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	fbb3 f0f2 	udiv	r0, r3, r2
 8004baa:	fb02 f200 	mul.w	r2, r2, r0
 8004bae:	1a9b      	subs	r3, r3, r2
 8004bb0:	18ca      	adds	r2, r1, r3
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8004bb6:	2300      	movs	r3, #0
}
 8004bb8:	4618      	mov	r0, r3
 8004bba:	3718      	adds	r7, #24
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}

08004bc0 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b084      	sub	sp, #16
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
 8004bc8:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	331a      	adds	r3, #26
 8004bce:	4618      	mov	r0, r3
 8004bd0:	f7ff f9bc 	bl	8003f4c <ld_word>
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	781b      	ldrb	r3, [r3, #0]
 8004bdc:	2b03      	cmp	r3, #3
 8004bde:	d109      	bne.n	8004bf4 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	3314      	adds	r3, #20
 8004be4:	4618      	mov	r0, r3
 8004be6:	f7ff f9b1 	bl	8003f4c <ld_word>
 8004bea:	4603      	mov	r3, r0
 8004bec:	041b      	lsls	r3, r3, #16
 8004bee:	68fa      	ldr	r2, [r7, #12]
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	3710      	adds	r7, #16
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}
	...

08004c00 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8004c00:	b590      	push	{r4, r7, lr}
 8004c02:	b087      	sub	sp, #28
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
 8004c08:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	331a      	adds	r3, #26
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f7ff f99c 	bl	8003f4c <ld_word>
 8004c14:	4603      	mov	r3, r0
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d001      	beq.n	8004c1e <cmp_lfn+0x1e>
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	e059      	b.n	8004cd2 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	781b      	ldrb	r3, [r3, #0]
 8004c22:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004c26:	1e5a      	subs	r2, r3, #1
 8004c28:	4613      	mov	r3, r2
 8004c2a:	005b      	lsls	r3, r3, #1
 8004c2c:	4413      	add	r3, r2
 8004c2e:	009b      	lsls	r3, r3, #2
 8004c30:	4413      	add	r3, r2
 8004c32:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8004c34:	2301      	movs	r3, #1
 8004c36:	81fb      	strh	r3, [r7, #14]
 8004c38:	2300      	movs	r3, #0
 8004c3a:	613b      	str	r3, [r7, #16]
 8004c3c:	e033      	b.n	8004ca6 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8004c3e:	4a27      	ldr	r2, [pc, #156]	; (8004cdc <cmp_lfn+0xdc>)
 8004c40:	693b      	ldr	r3, [r7, #16]
 8004c42:	4413      	add	r3, r2
 8004c44:	781b      	ldrb	r3, [r3, #0]
 8004c46:	461a      	mov	r2, r3
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	4413      	add	r3, r2
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	f7ff f97d 	bl	8003f4c <ld_word>
 8004c52:	4603      	mov	r3, r0
 8004c54:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8004c56:	89fb      	ldrh	r3, [r7, #14]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d01a      	beq.n	8004c92 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	2bfe      	cmp	r3, #254	; 0xfe
 8004c60:	d812      	bhi.n	8004c88 <cmp_lfn+0x88>
 8004c62:	89bb      	ldrh	r3, [r7, #12]
 8004c64:	4618      	mov	r0, r3
 8004c66:	f001 fc7f 	bl	8006568 <ff_wtoupper>
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	461c      	mov	r4, r3
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	1c5a      	adds	r2, r3, #1
 8004c72:	617a      	str	r2, [r7, #20]
 8004c74:	005b      	lsls	r3, r3, #1
 8004c76:	687a      	ldr	r2, [r7, #4]
 8004c78:	4413      	add	r3, r2
 8004c7a:	881b      	ldrh	r3, [r3, #0]
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	f001 fc73 	bl	8006568 <ff_wtoupper>
 8004c82:	4603      	mov	r3, r0
 8004c84:	429c      	cmp	r4, r3
 8004c86:	d001      	beq.n	8004c8c <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8004c88:	2300      	movs	r3, #0
 8004c8a:	e022      	b.n	8004cd2 <cmp_lfn+0xd2>
			}
			wc = uc;
 8004c8c:	89bb      	ldrh	r3, [r7, #12]
 8004c8e:	81fb      	strh	r3, [r7, #14]
 8004c90:	e006      	b.n	8004ca0 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8004c92:	89bb      	ldrh	r3, [r7, #12]
 8004c94:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d001      	beq.n	8004ca0 <cmp_lfn+0xa0>
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	e018      	b.n	8004cd2 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8004ca0:	693b      	ldr	r3, [r7, #16]
 8004ca2:	3301      	adds	r3, #1
 8004ca4:	613b      	str	r3, [r7, #16]
 8004ca6:	693b      	ldr	r3, [r7, #16]
 8004ca8:	2b0c      	cmp	r3, #12
 8004caa:	d9c8      	bls.n	8004c3e <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	781b      	ldrb	r3, [r3, #0]
 8004cb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d00b      	beq.n	8004cd0 <cmp_lfn+0xd0>
 8004cb8:	89fb      	ldrh	r3, [r7, #14]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d008      	beq.n	8004cd0 <cmp_lfn+0xd0>
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	005b      	lsls	r3, r3, #1
 8004cc2:	687a      	ldr	r2, [r7, #4]
 8004cc4:	4413      	add	r3, r2
 8004cc6:	881b      	ldrh	r3, [r3, #0]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d001      	beq.n	8004cd0 <cmp_lfn+0xd0>
 8004ccc:	2300      	movs	r3, #0
 8004cce:	e000      	b.n	8004cd2 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8004cd0:	2301      	movs	r3, #1
}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	371c      	adds	r7, #28
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd90      	pop	{r4, r7, pc}
 8004cda:	bf00      	nop
 8004cdc:	08009434 	.word	0x08009434

08004ce0 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b086      	sub	sp, #24
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
 8004ce8:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	331a      	adds	r3, #26
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f7ff f92c 	bl	8003f4c <ld_word>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d001      	beq.n	8004cfe <pick_lfn+0x1e>
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	e04d      	b.n	8004d9a <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	781b      	ldrb	r3, [r3, #0]
 8004d02:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d06:	1e5a      	subs	r2, r3, #1
 8004d08:	4613      	mov	r3, r2
 8004d0a:	005b      	lsls	r3, r3, #1
 8004d0c:	4413      	add	r3, r2
 8004d0e:	009b      	lsls	r3, r3, #2
 8004d10:	4413      	add	r3, r2
 8004d12:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8004d14:	2301      	movs	r3, #1
 8004d16:	81fb      	strh	r3, [r7, #14]
 8004d18:	2300      	movs	r3, #0
 8004d1a:	613b      	str	r3, [r7, #16]
 8004d1c:	e028      	b.n	8004d70 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8004d1e:	4a21      	ldr	r2, [pc, #132]	; (8004da4 <pick_lfn+0xc4>)
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	4413      	add	r3, r2
 8004d24:	781b      	ldrb	r3, [r3, #0]
 8004d26:	461a      	mov	r2, r3
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	4413      	add	r3, r2
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	f7ff f90d 	bl	8003f4c <ld_word>
 8004d32:	4603      	mov	r3, r0
 8004d34:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8004d36:	89fb      	ldrh	r3, [r7, #14]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d00f      	beq.n	8004d5c <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	2bfe      	cmp	r3, #254	; 0xfe
 8004d40:	d901      	bls.n	8004d46 <pick_lfn+0x66>
 8004d42:	2300      	movs	r3, #0
 8004d44:	e029      	b.n	8004d9a <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 8004d46:	89bb      	ldrh	r3, [r7, #12]
 8004d48:	81fb      	strh	r3, [r7, #14]
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	1c5a      	adds	r2, r3, #1
 8004d4e:	617a      	str	r2, [r7, #20]
 8004d50:	005b      	lsls	r3, r3, #1
 8004d52:	687a      	ldr	r2, [r7, #4]
 8004d54:	4413      	add	r3, r2
 8004d56:	89fa      	ldrh	r2, [r7, #14]
 8004d58:	801a      	strh	r2, [r3, #0]
 8004d5a:	e006      	b.n	8004d6a <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8004d5c:	89bb      	ldrh	r3, [r7, #12]
 8004d5e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d001      	beq.n	8004d6a <pick_lfn+0x8a>
 8004d66:	2300      	movs	r3, #0
 8004d68:	e017      	b.n	8004d9a <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	3301      	adds	r3, #1
 8004d6e:	613b      	str	r3, [r7, #16]
 8004d70:	693b      	ldr	r3, [r7, #16]
 8004d72:	2b0c      	cmp	r3, #12
 8004d74:	d9d3      	bls.n	8004d1e <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	781b      	ldrb	r3, [r3, #0]
 8004d7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d00a      	beq.n	8004d98 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	2bfe      	cmp	r3, #254	; 0xfe
 8004d86:	d901      	bls.n	8004d8c <pick_lfn+0xac>
 8004d88:	2300      	movs	r3, #0
 8004d8a:	e006      	b.n	8004d9a <pick_lfn+0xba>
		lfnbuf[i] = 0;
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	005b      	lsls	r3, r3, #1
 8004d90:	687a      	ldr	r2, [r7, #4]
 8004d92:	4413      	add	r3, r2
 8004d94:	2200      	movs	r2, #0
 8004d96:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 8004d98:	2301      	movs	r3, #1
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	3718      	adds	r7, #24
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}
 8004da2:	bf00      	nop
 8004da4:	08009434 	.word	0x08009434

08004da8 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8004da8:	b480      	push	{r7}
 8004daa:	b085      	sub	sp, #20
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8004db0:	2300      	movs	r3, #0
 8004db2:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8004db4:	230b      	movs	r3, #11
 8004db6:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8004db8:	7bfb      	ldrb	r3, [r7, #15]
 8004dba:	b2da      	uxtb	r2, r3
 8004dbc:	0852      	lsrs	r2, r2, #1
 8004dbe:	01db      	lsls	r3, r3, #7
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	b2da      	uxtb	r2, r3
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	1c59      	adds	r1, r3, #1
 8004dc8:	6079      	str	r1, [r7, #4]
 8004dca:	781b      	ldrb	r3, [r3, #0]
 8004dcc:	4413      	add	r3, r2
 8004dce:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	3b01      	subs	r3, #1
 8004dd4:	60bb      	str	r3, [r7, #8]
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d1ed      	bne.n	8004db8 <sum_sfn+0x10>
	return sum;
 8004ddc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dde:	4618      	mov	r0, r3
 8004de0:	3714      	adds	r7, #20
 8004de2:	46bd      	mov	sp, r7
 8004de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de8:	4770      	bx	lr

08004dea <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8004dea:	b580      	push	{r7, lr}
 8004dec:	b086      	sub	sp, #24
 8004dee:	af00      	add	r7, sp, #0
 8004df0:	6078      	str	r0, [r7, #4]
 8004df2:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8004df4:	2304      	movs	r3, #4
 8004df6:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 8004dfe:	23ff      	movs	r3, #255	; 0xff
 8004e00:	757b      	strb	r3, [r7, #21]
 8004e02:	23ff      	movs	r3, #255	; 0xff
 8004e04:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 8004e06:	e081      	b.n	8004f0c <dir_read+0x122>
		res = move_window(fs, dp->sect);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	69db      	ldr	r3, [r3, #28]
 8004e0c:	4619      	mov	r1, r3
 8004e0e:	6938      	ldr	r0, [r7, #16]
 8004e10:	f7ff faac 	bl	800436c <move_window>
 8004e14:	4603      	mov	r3, r0
 8004e16:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8004e18:	7dfb      	ldrb	r3, [r7, #23]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d17c      	bne.n	8004f18 <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6a1b      	ldr	r3, [r3, #32]
 8004e22:	781b      	ldrb	r3, [r3, #0]
 8004e24:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 8004e26:	7dbb      	ldrb	r3, [r7, #22]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d102      	bne.n	8004e32 <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8004e2c:	2304      	movs	r3, #4
 8004e2e:	75fb      	strb	r3, [r7, #23]
 8004e30:	e077      	b.n	8004f22 <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6a1b      	ldr	r3, [r3, #32]
 8004e36:	330b      	adds	r3, #11
 8004e38:	781b      	ldrb	r3, [r3, #0]
 8004e3a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004e3e:	73fb      	strb	r3, [r7, #15]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	7bfa      	ldrb	r2, [r7, #15]
 8004e44:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 8004e46:	7dbb      	ldrb	r3, [r7, #22]
 8004e48:	2be5      	cmp	r3, #229	; 0xe5
 8004e4a:	d00e      	beq.n	8004e6a <dir_read+0x80>
 8004e4c:	7dbb      	ldrb	r3, [r7, #22]
 8004e4e:	2b2e      	cmp	r3, #46	; 0x2e
 8004e50:	d00b      	beq.n	8004e6a <dir_read+0x80>
 8004e52:	7bfb      	ldrb	r3, [r7, #15]
 8004e54:	f023 0320 	bic.w	r3, r3, #32
 8004e58:	2b08      	cmp	r3, #8
 8004e5a:	bf0c      	ite	eq
 8004e5c:	2301      	moveq	r3, #1
 8004e5e:	2300      	movne	r3, #0
 8004e60:	b2db      	uxtb	r3, r3
 8004e62:	461a      	mov	r2, r3
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d002      	beq.n	8004e70 <dir_read+0x86>
				ord = 0xFF;
 8004e6a:	23ff      	movs	r3, #255	; 0xff
 8004e6c:	757b      	strb	r3, [r7, #21]
 8004e6e:	e044      	b.n	8004efa <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 8004e70:	7bfb      	ldrb	r3, [r7, #15]
 8004e72:	2b0f      	cmp	r3, #15
 8004e74:	d12f      	bne.n	8004ed6 <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 8004e76:	7dbb      	ldrb	r3, [r7, #22]
 8004e78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d00d      	beq.n	8004e9c <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6a1b      	ldr	r3, [r3, #32]
 8004e84:	7b5b      	ldrb	r3, [r3, #13]
 8004e86:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 8004e88:	7dbb      	ldrb	r3, [r7, #22]
 8004e8a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e8e:	75bb      	strb	r3, [r7, #22]
 8004e90:	7dbb      	ldrb	r3, [r7, #22]
 8004e92:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	695a      	ldr	r2, [r3, #20]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8004e9c:	7dba      	ldrb	r2, [r7, #22]
 8004e9e:	7d7b      	ldrb	r3, [r7, #21]
 8004ea0:	429a      	cmp	r2, r3
 8004ea2:	d115      	bne.n	8004ed0 <dir_read+0xe6>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6a1b      	ldr	r3, [r3, #32]
 8004ea8:	330d      	adds	r3, #13
 8004eaa:	781b      	ldrb	r3, [r3, #0]
 8004eac:	7d3a      	ldrb	r2, [r7, #20]
 8004eae:	429a      	cmp	r2, r3
 8004eb0:	d10e      	bne.n	8004ed0 <dir_read+0xe6>
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	691a      	ldr	r2, [r3, #16]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6a1b      	ldr	r3, [r3, #32]
 8004eba:	4619      	mov	r1, r3
 8004ebc:	4610      	mov	r0, r2
 8004ebe:	f7ff ff0f 	bl	8004ce0 <pick_lfn>
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d003      	beq.n	8004ed0 <dir_read+0xe6>
 8004ec8:	7d7b      	ldrb	r3, [r7, #21]
 8004eca:	3b01      	subs	r3, #1
 8004ecc:	b2db      	uxtb	r3, r3
 8004ece:	e000      	b.n	8004ed2 <dir_read+0xe8>
 8004ed0:	23ff      	movs	r3, #255	; 0xff
 8004ed2:	757b      	strb	r3, [r7, #21]
 8004ed4:	e011      	b.n	8004efa <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 8004ed6:	7d7b      	ldrb	r3, [r7, #21]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d109      	bne.n	8004ef0 <dir_read+0x106>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6a1b      	ldr	r3, [r3, #32]
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	f7ff ff61 	bl	8004da8 <sum_sfn>
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	461a      	mov	r2, r3
 8004eea:	7d3b      	ldrb	r3, [r7, #20]
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d015      	beq.n	8004f1c <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	f04f 32ff 	mov.w	r2, #4294967295
 8004ef6:	631a      	str	r2, [r3, #48]	; 0x30
					}
					break;
 8004ef8:	e010      	b.n	8004f1c <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 8004efa:	2100      	movs	r1, #0
 8004efc:	6878      	ldr	r0, [r7, #4]
 8004efe:	f7ff fd89 	bl	8004a14 <dir_next>
 8004f02:	4603      	mov	r3, r0
 8004f04:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8004f06:	7dfb      	ldrb	r3, [r7, #23]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d109      	bne.n	8004f20 <dir_read+0x136>
	while (dp->sect) {
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	69db      	ldr	r3, [r3, #28]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	f47f af79 	bne.w	8004e08 <dir_read+0x1e>
 8004f16:	e004      	b.n	8004f22 <dir_read+0x138>
		if (res != FR_OK) break;
 8004f18:	bf00      	nop
 8004f1a:	e002      	b.n	8004f22 <dir_read+0x138>
					break;
 8004f1c:	bf00      	nop
 8004f1e:	e000      	b.n	8004f22 <dir_read+0x138>
		if (res != FR_OK) break;
 8004f20:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8004f22:	7dfb      	ldrb	r3, [r7, #23]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d002      	beq.n	8004f2e <dir_read+0x144>
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	61da      	str	r2, [r3, #28]
	return res;
 8004f2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f30:	4618      	mov	r0, r3
 8004f32:	3718      	adds	r7, #24
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd80      	pop	{r7, pc}

08004f38 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b086      	sub	sp, #24
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8004f46:	2100      	movs	r1, #0
 8004f48:	6878      	ldr	r0, [r7, #4]
 8004f4a:	f7ff fcda 	bl	8004902 <dir_sdi>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8004f52:	7dfb      	ldrb	r3, [r7, #23]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d001      	beq.n	8004f5c <dir_find+0x24>
 8004f58:	7dfb      	ldrb	r3, [r7, #23]
 8004f5a:	e0a9      	b.n	80050b0 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8004f5c:	23ff      	movs	r3, #255	; 0xff
 8004f5e:	753b      	strb	r3, [r7, #20]
 8004f60:	7d3b      	ldrb	r3, [r7, #20]
 8004f62:	757b      	strb	r3, [r7, #21]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	f04f 32ff 	mov.w	r2, #4294967295
 8004f6a:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	69db      	ldr	r3, [r3, #28]
 8004f70:	4619      	mov	r1, r3
 8004f72:	6938      	ldr	r0, [r7, #16]
 8004f74:	f7ff f9fa 	bl	800436c <move_window>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8004f7c:	7dfb      	ldrb	r3, [r7, #23]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	f040 8090 	bne.w	80050a4 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6a1b      	ldr	r3, [r3, #32]
 8004f88:	781b      	ldrb	r3, [r3, #0]
 8004f8a:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8004f8c:	7dbb      	ldrb	r3, [r7, #22]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d102      	bne.n	8004f98 <dir_find+0x60>
 8004f92:	2304      	movs	r3, #4
 8004f94:	75fb      	strb	r3, [r7, #23]
 8004f96:	e08a      	b.n	80050ae <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6a1b      	ldr	r3, [r3, #32]
 8004f9c:	330b      	adds	r3, #11
 8004f9e:	781b      	ldrb	r3, [r3, #0]
 8004fa0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004fa4:	73fb      	strb	r3, [r7, #15]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	7bfa      	ldrb	r2, [r7, #15]
 8004faa:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8004fac:	7dbb      	ldrb	r3, [r7, #22]
 8004fae:	2be5      	cmp	r3, #229	; 0xe5
 8004fb0:	d007      	beq.n	8004fc2 <dir_find+0x8a>
 8004fb2:	7bfb      	ldrb	r3, [r7, #15]
 8004fb4:	f003 0308 	and.w	r3, r3, #8
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d009      	beq.n	8004fd0 <dir_find+0x98>
 8004fbc:	7bfb      	ldrb	r3, [r7, #15]
 8004fbe:	2b0f      	cmp	r3, #15
 8004fc0:	d006      	beq.n	8004fd0 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8004fc2:	23ff      	movs	r3, #255	; 0xff
 8004fc4:	757b      	strb	r3, [r7, #21]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	f04f 32ff 	mov.w	r2, #4294967295
 8004fcc:	631a      	str	r2, [r3, #48]	; 0x30
 8004fce:	e05e      	b.n	800508e <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8004fd0:	7bfb      	ldrb	r3, [r7, #15]
 8004fd2:	2b0f      	cmp	r3, #15
 8004fd4:	d136      	bne.n	8005044 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8004fdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d154      	bne.n	800508e <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8004fe4:	7dbb      	ldrb	r3, [r7, #22]
 8004fe6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d00d      	beq.n	800500a <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6a1b      	ldr	r3, [r3, #32]
 8004ff2:	7b5b      	ldrb	r3, [r3, #13]
 8004ff4:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8004ff6:	7dbb      	ldrb	r3, [r7, #22]
 8004ff8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ffc:	75bb      	strb	r3, [r7, #22]
 8004ffe:	7dbb      	ldrb	r3, [r7, #22]
 8005000:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	695a      	ldr	r2, [r3, #20]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800500a:	7dba      	ldrb	r2, [r7, #22]
 800500c:	7d7b      	ldrb	r3, [r7, #21]
 800500e:	429a      	cmp	r2, r3
 8005010:	d115      	bne.n	800503e <dir_find+0x106>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6a1b      	ldr	r3, [r3, #32]
 8005016:	330d      	adds	r3, #13
 8005018:	781b      	ldrb	r3, [r3, #0]
 800501a:	7d3a      	ldrb	r2, [r7, #20]
 800501c:	429a      	cmp	r2, r3
 800501e:	d10e      	bne.n	800503e <dir_find+0x106>
 8005020:	693b      	ldr	r3, [r7, #16]
 8005022:	691a      	ldr	r2, [r3, #16]
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6a1b      	ldr	r3, [r3, #32]
 8005028:	4619      	mov	r1, r3
 800502a:	4610      	mov	r0, r2
 800502c:	f7ff fde8 	bl	8004c00 <cmp_lfn>
 8005030:	4603      	mov	r3, r0
 8005032:	2b00      	cmp	r3, #0
 8005034:	d003      	beq.n	800503e <dir_find+0x106>
 8005036:	7d7b      	ldrb	r3, [r7, #21]
 8005038:	3b01      	subs	r3, #1
 800503a:	b2db      	uxtb	r3, r3
 800503c:	e000      	b.n	8005040 <dir_find+0x108>
 800503e:	23ff      	movs	r3, #255	; 0xff
 8005040:	757b      	strb	r3, [r7, #21]
 8005042:	e024      	b.n	800508e <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8005044:	7d7b      	ldrb	r3, [r7, #21]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d109      	bne.n	800505e <dir_find+0x126>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6a1b      	ldr	r3, [r3, #32]
 800504e:	4618      	mov	r0, r3
 8005050:	f7ff feaa 	bl	8004da8 <sum_sfn>
 8005054:	4603      	mov	r3, r0
 8005056:	461a      	mov	r2, r3
 8005058:	7d3b      	ldrb	r3, [r7, #20]
 800505a:	4293      	cmp	r3, r2
 800505c:	d024      	beq.n	80050a8 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8005064:	f003 0301 	and.w	r3, r3, #1
 8005068:	2b00      	cmp	r3, #0
 800506a:	d10a      	bne.n	8005082 <dir_find+0x14a>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6a18      	ldr	r0, [r3, #32]
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	3324      	adds	r3, #36	; 0x24
 8005074:	220b      	movs	r2, #11
 8005076:	4619      	mov	r1, r3
 8005078:	f7ff f804 	bl	8004084 <mem_cmp>
 800507c:	4603      	mov	r3, r0
 800507e:	2b00      	cmp	r3, #0
 8005080:	d014      	beq.n	80050ac <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8005082:	23ff      	movs	r3, #255	; 0xff
 8005084:	757b      	strb	r3, [r7, #21]
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	f04f 32ff 	mov.w	r2, #4294967295
 800508c:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800508e:	2100      	movs	r1, #0
 8005090:	6878      	ldr	r0, [r7, #4]
 8005092:	f7ff fcbf 	bl	8004a14 <dir_next>
 8005096:	4603      	mov	r3, r0
 8005098:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800509a:	7dfb      	ldrb	r3, [r7, #23]
 800509c:	2b00      	cmp	r3, #0
 800509e:	f43f af65 	beq.w	8004f6c <dir_find+0x34>
 80050a2:	e004      	b.n	80050ae <dir_find+0x176>
		if (res != FR_OK) break;
 80050a4:	bf00      	nop
 80050a6:	e002      	b.n	80050ae <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80050a8:	bf00      	nop
 80050aa:	e000      	b.n	80050ae <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80050ac:	bf00      	nop

	return res;
 80050ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80050b0:	4618      	mov	r0, r3
 80050b2:	3718      	adds	r7, #24
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bd80      	pop	{r7, pc}

080050b8 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b088      	sub	sp, #32
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
 80050c0:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	2200      	movs	r2, #0
 80050cc:	759a      	strb	r2, [r3, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	69db      	ldr	r3, [r3, #28]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	f000 80d7 	beq.w	8005286 <get_fileinfo+0x1ce>
		get_xdir_info(fs->dirbuf, fno);
		return;
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050e0:	d040      	beq.n	8005164 <get_fileinfo+0xac>
			i = j = 0;
 80050e2:	2300      	movs	r3, #0
 80050e4:	61bb      	str	r3, [r7, #24]
 80050e6:	69bb      	ldr	r3, [r7, #24]
 80050e8:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 80050ea:	e029      	b.n	8005140 <get_fileinfo+0x88>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 80050ec:	89fb      	ldrh	r3, [r7, #14]
 80050ee:	2100      	movs	r1, #0
 80050f0:	4618      	mov	r0, r3
 80050f2:	f001 f9d9 	bl	80064a8 <ff_convert>
 80050f6:	4603      	mov	r3, r0
 80050f8:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 80050fa:	89fb      	ldrh	r3, [r7, #14]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d102      	bne.n	8005106 <get_fileinfo+0x4e>
 8005100:	2300      	movs	r3, #0
 8005102:	61fb      	str	r3, [r7, #28]
 8005104:	e028      	b.n	8005158 <get_fileinfo+0xa0>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
 8005106:	89fb      	ldrh	r3, [r7, #14]
 8005108:	2bff      	cmp	r3, #255	; 0xff
 800510a:	d90a      	bls.n	8005122 <get_fileinfo+0x6a>
					fno->fname[i++] = (char)(w >> 8);
 800510c:	89fb      	ldrh	r3, [r7, #14]
 800510e:	0a1b      	lsrs	r3, r3, #8
 8005110:	b299      	uxth	r1, r3
 8005112:	69fb      	ldr	r3, [r7, #28]
 8005114:	1c5a      	adds	r2, r3, #1
 8005116:	61fa      	str	r2, [r7, #28]
 8005118:	b2c9      	uxtb	r1, r1
 800511a:	683a      	ldr	r2, [r7, #0]
 800511c:	4413      	add	r3, r2
 800511e:	460a      	mov	r2, r1
 8005120:	759a      	strb	r2, [r3, #22]
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 8005122:	69fb      	ldr	r3, [r7, #28]
 8005124:	2bfe      	cmp	r3, #254	; 0xfe
 8005126:	d902      	bls.n	800512e <get_fileinfo+0x76>
 8005128:	2300      	movs	r3, #0
 800512a:	61fb      	str	r3, [r7, #28]
 800512c:	e014      	b.n	8005158 <get_fileinfo+0xa0>
				fno->fname[i++] = (TCHAR)w;
 800512e:	69fb      	ldr	r3, [r7, #28]
 8005130:	1c5a      	adds	r2, r3, #1
 8005132:	61fa      	str	r2, [r7, #28]
 8005134:	89fa      	ldrh	r2, [r7, #14]
 8005136:	b2d1      	uxtb	r1, r2
 8005138:	683a      	ldr	r2, [r7, #0]
 800513a:	4413      	add	r3, r2
 800513c:	460a      	mov	r2, r1
 800513e:	759a      	strb	r2, [r3, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 8005140:	693b      	ldr	r3, [r7, #16]
 8005142:	691a      	ldr	r2, [r3, #16]
 8005144:	69bb      	ldr	r3, [r7, #24]
 8005146:	1c59      	adds	r1, r3, #1
 8005148:	61b9      	str	r1, [r7, #24]
 800514a:	005b      	lsls	r3, r3, #1
 800514c:	4413      	add	r3, r2
 800514e:	881b      	ldrh	r3, [r3, #0]
 8005150:	81fb      	strh	r3, [r7, #14]
 8005152:	89fb      	ldrh	r3, [r7, #14]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d1c9      	bne.n	80050ec <get_fileinfo+0x34>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 8005158:	683a      	ldr	r2, [r7, #0]
 800515a:	69fb      	ldr	r3, [r7, #28]
 800515c:	4413      	add	r3, r2
 800515e:	3316      	adds	r3, #22
 8005160:	2200      	movs	r2, #0
 8005162:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 8005164:	2300      	movs	r3, #0
 8005166:	61bb      	str	r3, [r7, #24]
 8005168:	69bb      	ldr	r3, [r7, #24]
 800516a:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 800516c:	683a      	ldr	r2, [r7, #0]
 800516e:	69fb      	ldr	r3, [r7, #28]
 8005170:	4413      	add	r3, r2
 8005172:	3316      	adds	r3, #22
 8005174:	781b      	ldrb	r3, [r3, #0]
 8005176:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 8005178:	e04c      	b.n	8005214 <get_fileinfo+0x15c>
		c = (TCHAR)dp->dir[i++];
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6a1a      	ldr	r2, [r3, #32]
 800517e:	69fb      	ldr	r3, [r7, #28]
 8005180:	1c59      	adds	r1, r3, #1
 8005182:	61f9      	str	r1, [r7, #28]
 8005184:	4413      	add	r3, r2
 8005186:	781b      	ldrb	r3, [r3, #0]
 8005188:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 800518a:	7dfb      	ldrb	r3, [r7, #23]
 800518c:	2b20      	cmp	r3, #32
 800518e:	d100      	bne.n	8005192 <get_fileinfo+0xda>
 8005190:	e040      	b.n	8005214 <get_fileinfo+0x15c>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8005192:	7dfb      	ldrb	r3, [r7, #23]
 8005194:	2b05      	cmp	r3, #5
 8005196:	d101      	bne.n	800519c <get_fileinfo+0xe4>
 8005198:	23e5      	movs	r3, #229	; 0xe5
 800519a:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 800519c:	69fb      	ldr	r3, [r7, #28]
 800519e:	2b09      	cmp	r3, #9
 80051a0:	d10f      	bne.n	80051c2 <get_fileinfo+0x10a>
			if (!lfv) fno->fname[j] = '.';
 80051a2:	89bb      	ldrh	r3, [r7, #12]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d105      	bne.n	80051b4 <get_fileinfo+0xfc>
 80051a8:	683a      	ldr	r2, [r7, #0]
 80051aa:	69bb      	ldr	r3, [r7, #24]
 80051ac:	4413      	add	r3, r2
 80051ae:	3316      	adds	r3, #22
 80051b0:	222e      	movs	r2, #46	; 0x2e
 80051b2:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 80051b4:	69bb      	ldr	r3, [r7, #24]
 80051b6:	1c5a      	adds	r2, r3, #1
 80051b8:	61ba      	str	r2, [r7, #24]
 80051ba:	683a      	ldr	r2, [r7, #0]
 80051bc:	4413      	add	r3, r2
 80051be:	222e      	movs	r2, #46	; 0x2e
 80051c0:	725a      	strb	r2, [r3, #9]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 80051c2:	683a      	ldr	r2, [r7, #0]
 80051c4:	69bb      	ldr	r3, [r7, #24]
 80051c6:	4413      	add	r3, r2
 80051c8:	3309      	adds	r3, #9
 80051ca:	7dfa      	ldrb	r2, [r7, #23]
 80051cc:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 80051ce:	89bb      	ldrh	r3, [r7, #12]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d11c      	bne.n	800520e <get_fileinfo+0x156>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 80051d4:	7dfb      	ldrb	r3, [r7, #23]
 80051d6:	2b40      	cmp	r3, #64	; 0x40
 80051d8:	d913      	bls.n	8005202 <get_fileinfo+0x14a>
 80051da:	7dfb      	ldrb	r3, [r7, #23]
 80051dc:	2b5a      	cmp	r3, #90	; 0x5a
 80051de:	d810      	bhi.n	8005202 <get_fileinfo+0x14a>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6a1b      	ldr	r3, [r3, #32]
 80051e4:	330c      	adds	r3, #12
 80051e6:	781b      	ldrb	r3, [r3, #0]
 80051e8:	461a      	mov	r2, r3
 80051ea:	69fb      	ldr	r3, [r7, #28]
 80051ec:	2b08      	cmp	r3, #8
 80051ee:	d901      	bls.n	80051f4 <get_fileinfo+0x13c>
 80051f0:	2310      	movs	r3, #16
 80051f2:	e000      	b.n	80051f6 <get_fileinfo+0x13e>
 80051f4:	2308      	movs	r3, #8
 80051f6:	4013      	ands	r3, r2
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d002      	beq.n	8005202 <get_fileinfo+0x14a>
				c += 0x20;			/* To lower */
 80051fc:	7dfb      	ldrb	r3, [r7, #23]
 80051fe:	3320      	adds	r3, #32
 8005200:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 8005202:	683a      	ldr	r2, [r7, #0]
 8005204:	69bb      	ldr	r3, [r7, #24]
 8005206:	4413      	add	r3, r2
 8005208:	3316      	adds	r3, #22
 800520a:	7dfa      	ldrb	r2, [r7, #23]
 800520c:	701a      	strb	r2, [r3, #0]
		}
		j++;
 800520e:	69bb      	ldr	r3, [r7, #24]
 8005210:	3301      	adds	r3, #1
 8005212:	61bb      	str	r3, [r7, #24]
	while (i < 11) {		/* Copy name body and extension */
 8005214:	69fb      	ldr	r3, [r7, #28]
 8005216:	2b0a      	cmp	r3, #10
 8005218:	d9af      	bls.n	800517a <get_fileinfo+0xc2>
	}
	if (!lfv) {
 800521a:	89bb      	ldrh	r3, [r7, #12]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d10d      	bne.n	800523c <get_fileinfo+0x184>
		fno->fname[j] = 0;
 8005220:	683a      	ldr	r2, [r7, #0]
 8005222:	69bb      	ldr	r3, [r7, #24]
 8005224:	4413      	add	r3, r2
 8005226:	3316      	adds	r3, #22
 8005228:	2200      	movs	r2, #0
 800522a:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6a1b      	ldr	r3, [r3, #32]
 8005230:	330c      	adds	r3, #12
 8005232:	781b      	ldrb	r3, [r3, #0]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d101      	bne.n	800523c <get_fileinfo+0x184>
 8005238:	2300      	movs	r3, #0
 800523a:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 800523c:	683a      	ldr	r2, [r7, #0]
 800523e:	69bb      	ldr	r3, [r7, #24]
 8005240:	4413      	add	r3, r2
 8005242:	3309      	adds	r3, #9
 8005244:	2200      	movs	r2, #0
 8005246:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6a1b      	ldr	r3, [r3, #32]
 800524c:	7ada      	ldrb	r2, [r3, #11]
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6a1b      	ldr	r3, [r3, #32]
 8005256:	331c      	adds	r3, #28
 8005258:	4618      	mov	r0, r3
 800525a:	f7fe fe8f 	bl	8003f7c <ld_dword>
 800525e:	4602      	mov	r2, r0
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6a1b      	ldr	r3, [r3, #32]
 8005268:	3316      	adds	r3, #22
 800526a:	4618      	mov	r0, r3
 800526c:	f7fe fe86 	bl	8003f7c <ld_dword>
 8005270:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	b29a      	uxth	r2, r3
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	80da      	strh	r2, [r3, #6]
 800527a:	68bb      	ldr	r3, [r7, #8]
 800527c:	0c1b      	lsrs	r3, r3, #16
 800527e:	b29a      	uxth	r2, r3
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	809a      	strh	r2, [r3, #4]
 8005284:	e000      	b.n	8005288 <get_fileinfo+0x1d0>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8005286:	bf00      	nop
}
 8005288:	3720      	adds	r7, #32
 800528a:	46bd      	mov	sp, r7
 800528c:	bd80      	pop	{r7, pc}

0800528e <get_achar>:

static
WCHAR get_achar (		/* Get a character and advances ptr 1 or 2 */
	const TCHAR** ptr	/* Pointer to pointer to the SBCS/DBCS/Unicode string */
)
{
 800528e:	b480      	push	{r7}
 8005290:	b085      	sub	sp, #20
 8005292:	af00      	add	r7, sp, #0
 8005294:	6078      	str	r0, [r7, #4]
#if !_LFN_UNICODE
	WCHAR chr;

	chr = (BYTE)*(*ptr)++;					/* Get a byte */
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	1c59      	adds	r1, r3, #1
 800529c:	687a      	ldr	r2, [r7, #4]
 800529e:	6011      	str	r1, [r2, #0]
 80052a0:	781b      	ldrb	r3, [r3, #0]
 80052a2:	81fb      	strh	r3, [r7, #14]
	if (IsLower(chr)) chr -= 0x20;			/* To upper ASCII char */
 80052a4:	89fb      	ldrh	r3, [r7, #14]
 80052a6:	2b60      	cmp	r3, #96	; 0x60
 80052a8:	d905      	bls.n	80052b6 <get_achar+0x28>
 80052aa:	89fb      	ldrh	r3, [r7, #14]
 80052ac:	2b7a      	cmp	r3, #122	; 0x7a
 80052ae:	d802      	bhi.n	80052b6 <get_achar+0x28>
 80052b0:	89fb      	ldrh	r3, [r7, #14]
 80052b2:	3b20      	subs	r3, #32
 80052b4:	81fb      	strh	r3, [r7, #14]
#ifdef _EXCVT
	if (chr >= 0x80) chr = ExCvt[chr - 0x80];	/* To upper SBCS extended char */
#else
	if (IsDBCS1(chr) && IsDBCS2(**ptr)) {		/* Get DBC 2nd byte if needed */
 80052b6:	89fb      	ldrh	r3, [r7, #14]
 80052b8:	b2db      	uxtb	r3, r3
 80052ba:	2b80      	cmp	r3, #128	; 0x80
 80052bc:	d92e      	bls.n	800531c <get_achar+0x8e>
 80052be:	89fb      	ldrh	r3, [r7, #14]
 80052c0:	b2db      	uxtb	r3, r3
 80052c2:	2bff      	cmp	r3, #255	; 0xff
 80052c4:	d02a      	beq.n	800531c <get_achar+0x8e>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	781b      	ldrb	r3, [r3, #0]
 80052cc:	2b40      	cmp	r3, #64	; 0x40
 80052ce:	d904      	bls.n	80052da <get_achar+0x4c>
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	781b      	ldrb	r3, [r3, #0]
 80052d6:	2b5a      	cmp	r3, #90	; 0x5a
 80052d8:	d913      	bls.n	8005302 <get_achar+0x74>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	781b      	ldrb	r3, [r3, #0]
 80052e0:	2b60      	cmp	r3, #96	; 0x60
 80052e2:	d904      	bls.n	80052ee <get_achar+0x60>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	781b      	ldrb	r3, [r3, #0]
 80052ea:	2b7a      	cmp	r3, #122	; 0x7a
 80052ec:	d909      	bls.n	8005302 <get_achar+0x74>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	781b      	ldrb	r3, [r3, #0]
 80052f4:	2b80      	cmp	r3, #128	; 0x80
 80052f6:	d911      	bls.n	800531c <get_achar+0x8e>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	781b      	ldrb	r3, [r3, #0]
 80052fe:	2bff      	cmp	r3, #255	; 0xff
 8005300:	d00c      	beq.n	800531c <get_achar+0x8e>
		chr = chr << 8 | (BYTE)*(*ptr)++;
 8005302:	89fb      	ldrh	r3, [r7, #14]
 8005304:	021b      	lsls	r3, r3, #8
 8005306:	b21a      	sxth	r2, r3
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	1c58      	adds	r0, r3, #1
 800530e:	6879      	ldr	r1, [r7, #4]
 8005310:	6008      	str	r0, [r1, #0]
 8005312:	781b      	ldrb	r3, [r3, #0]
 8005314:	b21b      	sxth	r3, r3
 8005316:	4313      	orrs	r3, r2
 8005318:	b21b      	sxth	r3, r3
 800531a:	81fb      	strh	r3, [r7, #14]
	}
#endif
	return chr;
 800531c:	89fb      	ldrh	r3, [r7, #14]
#else
	return ff_wtoupper(*(*ptr)++);			/* Get a word and to upper */
#endif
}
 800531e:	4618      	mov	r0, r3
 8005320:	3714      	adds	r7, #20
 8005322:	46bd      	mov	sp, r7
 8005324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005328:	4770      	bx	lr

0800532a <pattern_matching>:
	const TCHAR* pat,	/* Matching pattern */
	const TCHAR* nam,	/* String to be tested */
	int skip,			/* Number of pre-skip chars (number of ?s) */
	int inf				/* Infinite search (* specified) */
)
{
 800532a:	b580      	push	{r7, lr}
 800532c:	b08a      	sub	sp, #40	; 0x28
 800532e:	af00      	add	r7, sp, #0
 8005330:	60f8      	str	r0, [r7, #12]
 8005332:	60b9      	str	r1, [r7, #8]
 8005334:	607a      	str	r2, [r7, #4]
 8005336:	603b      	str	r3, [r7, #0]
	const TCHAR *pp, *np;
	WCHAR pc, nc;
	int nm, nx;


	while (skip--) {				/* Pre-skip name chars */
 8005338:	e009      	b.n	800534e <pattern_matching+0x24>
		if (!get_achar(&nam)) return 0;	/* Branch mismatched if less name chars */
 800533a:	f107 0308 	add.w	r3, r7, #8
 800533e:	4618      	mov	r0, r3
 8005340:	f7ff ffa5 	bl	800528e <get_achar>
 8005344:	4603      	mov	r3, r0
 8005346:	2b00      	cmp	r3, #0
 8005348:	d101      	bne.n	800534e <pattern_matching+0x24>
 800534a:	2300      	movs	r3, #0
 800534c:	e064      	b.n	8005418 <pattern_matching+0xee>
	while (skip--) {				/* Pre-skip name chars */
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	1e5a      	subs	r2, r3, #1
 8005352:	607a      	str	r2, [r7, #4]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d1f0      	bne.n	800533a <pattern_matching+0x10>
	}
	if (!*pat && inf) return 1;		/* (short circuit) */
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	781b      	ldrb	r3, [r3, #0]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d104      	bne.n	800536a <pattern_matching+0x40>
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d001      	beq.n	800536a <pattern_matching+0x40>
 8005366:	2301      	movs	r3, #1
 8005368:	e056      	b.n	8005418 <pattern_matching+0xee>

	do {
		pp = pat; np = nam;			/* Top of pattern and name to match */
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	617b      	str	r3, [r7, #20]
 800536e:	68bb      	ldr	r3, [r7, #8]
 8005370:	613b      	str	r3, [r7, #16]
		for (;;) {
			if (*pp == '?' || *pp == '*') {	/* Wildcard? */
 8005372:	697b      	ldr	r3, [r7, #20]
 8005374:	781b      	ldrb	r3, [r3, #0]
 8005376:	2b3f      	cmp	r3, #63	; 0x3f
 8005378:	d003      	beq.n	8005382 <pattern_matching+0x58>
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	781b      	ldrb	r3, [r3, #0]
 800537e:	2b2a      	cmp	r3, #42	; 0x2a
 8005380:	d126      	bne.n	80053d0 <pattern_matching+0xa6>
				nm = nx = 0;
 8005382:	2300      	movs	r3, #0
 8005384:	61fb      	str	r3, [r7, #28]
 8005386:	69fb      	ldr	r3, [r7, #28]
 8005388:	623b      	str	r3, [r7, #32]
				do {				/* Analyze the wildcard chars */
					if (*pp++ == '?') nm++; else nx = 1;
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	1c5a      	adds	r2, r3, #1
 800538e:	617a      	str	r2, [r7, #20]
 8005390:	781b      	ldrb	r3, [r3, #0]
 8005392:	2b3f      	cmp	r3, #63	; 0x3f
 8005394:	d103      	bne.n	800539e <pattern_matching+0x74>
 8005396:	6a3b      	ldr	r3, [r7, #32]
 8005398:	3301      	adds	r3, #1
 800539a:	623b      	str	r3, [r7, #32]
 800539c:	e001      	b.n	80053a2 <pattern_matching+0x78>
 800539e:	2301      	movs	r3, #1
 80053a0:	61fb      	str	r3, [r7, #28]
				} while (*pp == '?' || *pp == '*');
 80053a2:	697b      	ldr	r3, [r7, #20]
 80053a4:	781b      	ldrb	r3, [r3, #0]
 80053a6:	2b3f      	cmp	r3, #63	; 0x3f
 80053a8:	d0ef      	beq.n	800538a <pattern_matching+0x60>
 80053aa:	697b      	ldr	r3, [r7, #20]
 80053ac:	781b      	ldrb	r3, [r3, #0]
 80053ae:	2b2a      	cmp	r3, #42	; 0x2a
 80053b0:	d0eb      	beq.n	800538a <pattern_matching+0x60>
				if (pattern_matching(pp, np, nm, nx)) return 1;	/* Test new branch (recurs upto number of wildcard blocks in the pattern) */
 80053b2:	6978      	ldr	r0, [r7, #20]
 80053b4:	6939      	ldr	r1, [r7, #16]
 80053b6:	69fb      	ldr	r3, [r7, #28]
 80053b8:	6a3a      	ldr	r2, [r7, #32]
 80053ba:	f7ff ffb6 	bl	800532a <pattern_matching>
 80053be:	4603      	mov	r3, r0
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d001      	beq.n	80053c8 <pattern_matching+0x9e>
 80053c4:	2301      	movs	r3, #1
 80053c6:	e027      	b.n	8005418 <pattern_matching+0xee>
				nc = *np; break;	/* Branch mismatched */
 80053c8:	693b      	ldr	r3, [r7, #16]
 80053ca:	781b      	ldrb	r3, [r3, #0]
 80053cc:	84fb      	strh	r3, [r7, #38]	; 0x26
 80053ce:	e017      	b.n	8005400 <pattern_matching+0xd6>
			}
			pc = get_achar(&pp);	/* Get a pattern char */
 80053d0:	f107 0314 	add.w	r3, r7, #20
 80053d4:	4618      	mov	r0, r3
 80053d6:	f7ff ff5a 	bl	800528e <get_achar>
 80053da:	4603      	mov	r3, r0
 80053dc:	837b      	strh	r3, [r7, #26]
			nc = get_achar(&np);	/* Get a name char */
 80053de:	f107 0310 	add.w	r3, r7, #16
 80053e2:	4618      	mov	r0, r3
 80053e4:	f7ff ff53 	bl	800528e <get_achar>
 80053e8:	4603      	mov	r3, r0
 80053ea:	84fb      	strh	r3, [r7, #38]	; 0x26
			if (pc != nc) break;	/* Branch mismatched? */
 80053ec:	8b7a      	ldrh	r2, [r7, #26]
 80053ee:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80053f0:	429a      	cmp	r2, r3
 80053f2:	d104      	bne.n	80053fe <pattern_matching+0xd4>
			if (pc == 0) return 1;	/* Branch matched? (matched at end of both strings) */
 80053f4:	8b7b      	ldrh	r3, [r7, #26]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d1bb      	bne.n	8005372 <pattern_matching+0x48>
 80053fa:	2301      	movs	r3, #1
 80053fc:	e00c      	b.n	8005418 <pattern_matching+0xee>
			if (pc != nc) break;	/* Branch mismatched? */
 80053fe:	bf00      	nop
		}
		get_achar(&nam);			/* nam++ */
 8005400:	f107 0308 	add.w	r3, r7, #8
 8005404:	4618      	mov	r0, r3
 8005406:	f7ff ff42 	bl	800528e <get_achar>
	} while (inf && nc);			/* Retry until end of name if infinite search is specified */
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d002      	beq.n	8005416 <pattern_matching+0xec>
 8005410:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005412:	2b00      	cmp	r3, #0
 8005414:	d1a9      	bne.n	800536a <pattern_matching+0x40>

	return 0;
 8005416:	2300      	movs	r3, #0
}
 8005418:	4618      	mov	r0, r3
 800541a:	3728      	adds	r7, #40	; 0x28
 800541c:	46bd      	mov	sp, r7
 800541e:	bd80      	pop	{r7, pc}

08005420 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b08a      	sub	sp, #40	; 0x28
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
 8005428:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	613b      	str	r3, [r7, #16]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	691b      	ldr	r3, [r3, #16]
 8005436:	60fb      	str	r3, [r7, #12]
 8005438:	2300      	movs	r3, #0
 800543a:	617b      	str	r3, [r7, #20]
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8005440:	69bb      	ldr	r3, [r7, #24]
 8005442:	1c5a      	adds	r2, r3, #1
 8005444:	61ba      	str	r2, [r7, #24]
 8005446:	693a      	ldr	r2, [r7, #16]
 8005448:	4413      	add	r3, r2
 800544a:	781b      	ldrb	r3, [r3, #0]
 800544c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800544e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005450:	2b1f      	cmp	r3, #31
 8005452:	d972      	bls.n	800553a <create_name+0x11a>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8005454:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005456:	2b2f      	cmp	r3, #47	; 0x2f
 8005458:	d006      	beq.n	8005468 <create_name+0x48>
 800545a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800545c:	2b5c      	cmp	r3, #92	; 0x5c
 800545e:	d110      	bne.n	8005482 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8005460:	e002      	b.n	8005468 <create_name+0x48>
 8005462:	69bb      	ldr	r3, [r7, #24]
 8005464:	3301      	adds	r3, #1
 8005466:	61bb      	str	r3, [r7, #24]
 8005468:	693a      	ldr	r2, [r7, #16]
 800546a:	69bb      	ldr	r3, [r7, #24]
 800546c:	4413      	add	r3, r2
 800546e:	781b      	ldrb	r3, [r3, #0]
 8005470:	2b2f      	cmp	r3, #47	; 0x2f
 8005472:	d0f6      	beq.n	8005462 <create_name+0x42>
 8005474:	693a      	ldr	r2, [r7, #16]
 8005476:	69bb      	ldr	r3, [r7, #24]
 8005478:	4413      	add	r3, r2
 800547a:	781b      	ldrb	r3, [r3, #0]
 800547c:	2b5c      	cmp	r3, #92	; 0x5c
 800547e:	d0f0      	beq.n	8005462 <create_name+0x42>
			break;
 8005480:	e05c      	b.n	800553c <create_name+0x11c>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	2bfe      	cmp	r3, #254	; 0xfe
 8005486:	d901      	bls.n	800548c <create_name+0x6c>
 8005488:	2306      	movs	r3, #6
 800548a:	e1c7      	b.n	800581c <create_name+0x3fc>
#if !_LFN_UNICODE
		w &= 0xFF;
 800548c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800548e:	b2db      	uxtb	r3, r3
 8005490:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
 8005492:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005494:	b2db      	uxtb	r3, r3
 8005496:	2b80      	cmp	r3, #128	; 0x80
 8005498:	d92d      	bls.n	80054f6 <create_name+0xd6>
 800549a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800549c:	b2db      	uxtb	r3, r3
 800549e:	2bff      	cmp	r3, #255	; 0xff
 80054a0:	d029      	beq.n	80054f6 <create_name+0xd6>
			b = (BYTE)p[si++];			/* Get 2nd byte */
 80054a2:	69bb      	ldr	r3, [r7, #24]
 80054a4:	1c5a      	adds	r2, r3, #1
 80054a6:	61ba      	str	r2, [r7, #24]
 80054a8:	693a      	ldr	r2, [r7, #16]
 80054aa:	4413      	add	r3, r2
 80054ac:	781b      	ldrb	r3, [r3, #0]
 80054ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			w = (w << 8) + b;			/* Create a DBC */
 80054b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80054b4:	021b      	lsls	r3, r3, #8
 80054b6:	b29a      	uxth	r2, r3
 80054b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80054bc:	b29b      	uxth	r3, r3
 80054be:	4413      	add	r3, r2
 80054c0:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
 80054c2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80054c6:	2b40      	cmp	r3, #64	; 0x40
 80054c8:	d903      	bls.n	80054d2 <create_name+0xb2>
 80054ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80054ce:	2b5a      	cmp	r3, #90	; 0x5a
 80054d0:	d911      	bls.n	80054f6 <create_name+0xd6>
 80054d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80054d6:	2b60      	cmp	r3, #96	; 0x60
 80054d8:	d903      	bls.n	80054e2 <create_name+0xc2>
 80054da:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80054de:	2b7a      	cmp	r3, #122	; 0x7a
 80054e0:	d909      	bls.n	80054f6 <create_name+0xd6>
 80054e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80054e6:	2b80      	cmp	r3, #128	; 0x80
 80054e8:	d903      	bls.n	80054f2 <create_name+0xd2>
 80054ea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80054ee:	2bff      	cmp	r3, #255	; 0xff
 80054f0:	d101      	bne.n	80054f6 <create_name+0xd6>
 80054f2:	2306      	movs	r3, #6
 80054f4:	e192      	b.n	800581c <create_name+0x3fc>
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 80054f6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80054f8:	2101      	movs	r1, #1
 80054fa:	4618      	mov	r0, r3
 80054fc:	f000 ffd4 	bl	80064a8 <ff_convert>
 8005500:	4603      	mov	r3, r0
 8005502:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8005504:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005506:	2b00      	cmp	r3, #0
 8005508:	d101      	bne.n	800550e <create_name+0xee>
 800550a:	2306      	movs	r3, #6
 800550c:	e186      	b.n	800581c <create_name+0x3fc>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800550e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005510:	2b7f      	cmp	r3, #127	; 0x7f
 8005512:	d809      	bhi.n	8005528 <create_name+0x108>
 8005514:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005516:	4619      	mov	r1, r3
 8005518:	489a      	ldr	r0, [pc, #616]	; (8005784 <create_name+0x364>)
 800551a:	f7fe fdda 	bl	80040d2 <chk_chr>
 800551e:	4603      	mov	r3, r0
 8005520:	2b00      	cmp	r3, #0
 8005522:	d001      	beq.n	8005528 <create_name+0x108>
 8005524:	2306      	movs	r3, #6
 8005526:	e179      	b.n	800581c <create_name+0x3fc>
		lfn[di++] = w;					/* Store the Unicode character */
 8005528:	697b      	ldr	r3, [r7, #20]
 800552a:	1c5a      	adds	r2, r3, #1
 800552c:	617a      	str	r2, [r7, #20]
 800552e:	005b      	lsls	r3, r3, #1
 8005530:	68fa      	ldr	r2, [r7, #12]
 8005532:	4413      	add	r3, r2
 8005534:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005536:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8005538:	e782      	b.n	8005440 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800553a:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800553c:	693a      	ldr	r2, [r7, #16]
 800553e:	69bb      	ldr	r3, [r7, #24]
 8005540:	441a      	add	r2, r3
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8005546:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005548:	2b1f      	cmp	r3, #31
 800554a:	d801      	bhi.n	8005550 <create_name+0x130>
 800554c:	2304      	movs	r3, #4
 800554e:	e000      	b.n	8005552 <create_name+0x132>
 8005550:	2300      	movs	r3, #0
 8005552:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8005556:	e011      	b.n	800557c <create_name+0x15c>
		w = lfn[di - 1];
 8005558:	697b      	ldr	r3, [r7, #20]
 800555a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800555e:	3b01      	subs	r3, #1
 8005560:	005b      	lsls	r3, r3, #1
 8005562:	68fa      	ldr	r2, [r7, #12]
 8005564:	4413      	add	r3, r2
 8005566:	881b      	ldrh	r3, [r3, #0]
 8005568:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800556a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800556c:	2b20      	cmp	r3, #32
 800556e:	d002      	beq.n	8005576 <create_name+0x156>
 8005570:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005572:	2b2e      	cmp	r3, #46	; 0x2e
 8005574:	d106      	bne.n	8005584 <create_name+0x164>
		di--;
 8005576:	697b      	ldr	r3, [r7, #20]
 8005578:	3b01      	subs	r3, #1
 800557a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800557c:	697b      	ldr	r3, [r7, #20]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d1ea      	bne.n	8005558 <create_name+0x138>
 8005582:	e000      	b.n	8005586 <create_name+0x166>
		if (w != ' ' && w != '.') break;
 8005584:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	005b      	lsls	r3, r3, #1
 800558a:	68fa      	ldr	r2, [r7, #12]
 800558c:	4413      	add	r3, r2
 800558e:	2200      	movs	r2, #0
 8005590:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8005592:	697b      	ldr	r3, [r7, #20]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d101      	bne.n	800559c <create_name+0x17c>
 8005598:	2306      	movs	r3, #6
 800559a:	e13f      	b.n	800581c <create_name+0x3fc>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	3324      	adds	r3, #36	; 0x24
 80055a0:	220b      	movs	r2, #11
 80055a2:	2120      	movs	r1, #32
 80055a4:	4618      	mov	r0, r3
 80055a6:	f7fe fd53 	bl	8004050 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 80055aa:	2300      	movs	r3, #0
 80055ac:	61bb      	str	r3, [r7, #24]
 80055ae:	e002      	b.n	80055b6 <create_name+0x196>
 80055b0:	69bb      	ldr	r3, [r7, #24]
 80055b2:	3301      	adds	r3, #1
 80055b4:	61bb      	str	r3, [r7, #24]
 80055b6:	69bb      	ldr	r3, [r7, #24]
 80055b8:	005b      	lsls	r3, r3, #1
 80055ba:	68fa      	ldr	r2, [r7, #12]
 80055bc:	4413      	add	r3, r2
 80055be:	881b      	ldrh	r3, [r3, #0]
 80055c0:	2b20      	cmp	r3, #32
 80055c2:	d0f5      	beq.n	80055b0 <create_name+0x190>
 80055c4:	69bb      	ldr	r3, [r7, #24]
 80055c6:	005b      	lsls	r3, r3, #1
 80055c8:	68fa      	ldr	r2, [r7, #12]
 80055ca:	4413      	add	r3, r2
 80055cc:	881b      	ldrh	r3, [r3, #0]
 80055ce:	2b2e      	cmp	r3, #46	; 0x2e
 80055d0:	d0ee      	beq.n	80055b0 <create_name+0x190>
	if (si) cf |= NS_LOSS | NS_LFN;
 80055d2:	69bb      	ldr	r3, [r7, #24]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d009      	beq.n	80055ec <create_name+0x1cc>
 80055d8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80055dc:	f043 0303 	orr.w	r3, r3, #3
 80055e0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 80055e4:	e002      	b.n	80055ec <create_name+0x1cc>
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	3b01      	subs	r3, #1
 80055ea:	617b      	str	r3, [r7, #20]
 80055ec:	697b      	ldr	r3, [r7, #20]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d009      	beq.n	8005606 <create_name+0x1e6>
 80055f2:	697b      	ldr	r3, [r7, #20]
 80055f4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80055f8:	3b01      	subs	r3, #1
 80055fa:	005b      	lsls	r3, r3, #1
 80055fc:	68fa      	ldr	r2, [r7, #12]
 80055fe:	4413      	add	r3, r2
 8005600:	881b      	ldrh	r3, [r3, #0]
 8005602:	2b2e      	cmp	r3, #46	; 0x2e
 8005604:	d1ef      	bne.n	80055e6 <create_name+0x1c6>

	i = b = 0; ni = 8;
 8005606:	2300      	movs	r3, #0
 8005608:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800560c:	2300      	movs	r3, #0
 800560e:	623b      	str	r3, [r7, #32]
 8005610:	2308      	movs	r3, #8
 8005612:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8005614:	69bb      	ldr	r3, [r7, #24]
 8005616:	1c5a      	adds	r2, r3, #1
 8005618:	61ba      	str	r2, [r7, #24]
 800561a:	005b      	lsls	r3, r3, #1
 800561c:	68fa      	ldr	r2, [r7, #12]
 800561e:	4413      	add	r3, r2
 8005620:	881b      	ldrh	r3, [r3, #0]
 8005622:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8005624:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005626:	2b00      	cmp	r3, #0
 8005628:	f000 80aa 	beq.w	8005780 <create_name+0x360>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800562c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800562e:	2b20      	cmp	r3, #32
 8005630:	d006      	beq.n	8005640 <create_name+0x220>
 8005632:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005634:	2b2e      	cmp	r3, #46	; 0x2e
 8005636:	d10a      	bne.n	800564e <create_name+0x22e>
 8005638:	69ba      	ldr	r2, [r7, #24]
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	429a      	cmp	r2, r3
 800563e:	d006      	beq.n	800564e <create_name+0x22e>
			cf |= NS_LOSS | NS_LFN; continue;
 8005640:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005644:	f043 0303 	orr.w	r3, r3, #3
 8005648:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800564c:	e097      	b.n	800577e <create_name+0x35e>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800564e:	6a3a      	ldr	r2, [r7, #32]
 8005650:	69fb      	ldr	r3, [r7, #28]
 8005652:	429a      	cmp	r2, r3
 8005654:	d203      	bcs.n	800565e <create_name+0x23e>
 8005656:	69ba      	ldr	r2, [r7, #24]
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	429a      	cmp	r2, r3
 800565c:	d123      	bne.n	80056a6 <create_name+0x286>
			if (ni == 11) {				/* Long extension */
 800565e:	69fb      	ldr	r3, [r7, #28]
 8005660:	2b0b      	cmp	r3, #11
 8005662:	d106      	bne.n	8005672 <create_name+0x252>
				cf |= NS_LOSS | NS_LFN; break;
 8005664:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005668:	f043 0303 	orr.w	r3, r3, #3
 800566c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8005670:	e08d      	b.n	800578e <create_name+0x36e>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8005672:	69ba      	ldr	r2, [r7, #24]
 8005674:	697b      	ldr	r3, [r7, #20]
 8005676:	429a      	cmp	r2, r3
 8005678:	d005      	beq.n	8005686 <create_name+0x266>
 800567a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800567e:	f043 0303 	orr.w	r3, r3, #3
 8005682:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			if (si > di) break;			/* No extension */
 8005686:	69ba      	ldr	r2, [r7, #24]
 8005688:	697b      	ldr	r3, [r7, #20]
 800568a:	429a      	cmp	r2, r3
 800568c:	d87e      	bhi.n	800578c <create_name+0x36c>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800568e:	697b      	ldr	r3, [r7, #20]
 8005690:	61bb      	str	r3, [r7, #24]
 8005692:	2308      	movs	r3, #8
 8005694:	623b      	str	r3, [r7, #32]
 8005696:	230b      	movs	r3, #11
 8005698:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800569a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800569e:	009b      	lsls	r3, r3, #2
 80056a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80056a4:	e06b      	b.n	800577e <create_name+0x35e>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 80056a6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80056a8:	2b7f      	cmp	r3, #127	; 0x7f
 80056aa:	d910      	bls.n	80056ce <create_name+0x2ae>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
 80056ac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80056ae:	4618      	mov	r0, r3
 80056b0:	f000 ff5a 	bl	8006568 <ff_wtoupper>
 80056b4:	4603      	mov	r3, r0
 80056b6:	2100      	movs	r1, #0
 80056b8:	4618      	mov	r0, r3
 80056ba:	f000 fef5 	bl	80064a8 <ff_convert>
 80056be:	4603      	mov	r3, r0
 80056c0:	84bb      	strh	r3, [r7, #36]	; 0x24
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 80056c2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80056c6:	f043 0302 	orr.w	r3, r3, #2
 80056ca:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		}

		if (_DF1S && w >= 0x100) {		/* Is this DBC? (always false at SBCS cfg) */
 80056ce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80056d0:	2bff      	cmp	r3, #255	; 0xff
 80056d2:	d91a      	bls.n	800570a <create_name+0x2ea>
			if (i >= ni - 1) {
 80056d4:	69fb      	ldr	r3, [r7, #28]
 80056d6:	3b01      	subs	r3, #1
 80056d8:	6a3a      	ldr	r2, [r7, #32]
 80056da:	429a      	cmp	r2, r3
 80056dc:	d308      	bcc.n	80056f0 <create_name+0x2d0>
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
 80056de:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80056e2:	f043 0303 	orr.w	r3, r3, #3
 80056e6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80056ea:	69fb      	ldr	r3, [r7, #28]
 80056ec:	623b      	str	r3, [r7, #32]
 80056ee:	e046      	b.n	800577e <create_name+0x35e>
			}
			dp->fn[i++] = (BYTE)(w >> 8);
 80056f0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80056f2:	0a1b      	lsrs	r3, r3, #8
 80056f4:	b299      	uxth	r1, r3
 80056f6:	6a3b      	ldr	r3, [r7, #32]
 80056f8:	1c5a      	adds	r2, r3, #1
 80056fa:	623a      	str	r2, [r7, #32]
 80056fc:	b2c9      	uxtb	r1, r1
 80056fe:	687a      	ldr	r2, [r7, #4]
 8005700:	4413      	add	r3, r2
 8005702:	460a      	mov	r2, r1
 8005704:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8005708:	e02f      	b.n	800576a <create_name+0x34a>
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800570a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800570c:	2b00      	cmp	r3, #0
 800570e:	d007      	beq.n	8005720 <create_name+0x300>
 8005710:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005712:	4619      	mov	r1, r3
 8005714:	481c      	ldr	r0, [pc, #112]	; (8005788 <create_name+0x368>)
 8005716:	f7fe fcdc 	bl	80040d2 <chk_chr>
 800571a:	4603      	mov	r3, r0
 800571c:	2b00      	cmp	r3, #0
 800571e:	d008      	beq.n	8005732 <create_name+0x312>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8005720:	235f      	movs	r3, #95	; 0x5f
 8005722:	84bb      	strh	r3, [r7, #36]	; 0x24
 8005724:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005728:	f043 0303 	orr.w	r3, r3, #3
 800572c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8005730:	e01b      	b.n	800576a <create_name+0x34a>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8005732:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005734:	2b40      	cmp	r3, #64	; 0x40
 8005736:	d909      	bls.n	800574c <create_name+0x32c>
 8005738:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800573a:	2b5a      	cmp	r3, #90	; 0x5a
 800573c:	d806      	bhi.n	800574c <create_name+0x32c>
					b |= 2;
 800573e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005742:	f043 0302 	orr.w	r3, r3, #2
 8005746:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800574a:	e00e      	b.n	800576a <create_name+0x34a>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800574c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800574e:	2b60      	cmp	r3, #96	; 0x60
 8005750:	d90b      	bls.n	800576a <create_name+0x34a>
 8005752:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005754:	2b7a      	cmp	r3, #122	; 0x7a
 8005756:	d808      	bhi.n	800576a <create_name+0x34a>
						b |= 1; w -= 0x20;
 8005758:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800575c:	f043 0301 	orr.w	r3, r3, #1
 8005760:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005764:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005766:	3b20      	subs	r3, #32
 8005768:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800576a:	6a3b      	ldr	r3, [r7, #32]
 800576c:	1c5a      	adds	r2, r3, #1
 800576e:	623a      	str	r2, [r7, #32]
 8005770:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005772:	b2d1      	uxtb	r1, r2
 8005774:	687a      	ldr	r2, [r7, #4]
 8005776:	4413      	add	r3, r2
 8005778:	460a      	mov	r2, r1
 800577a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800577e:	e749      	b.n	8005614 <create_name+0x1f4>
		if (!w) break;					/* Break on end of the LFN */
 8005780:	bf00      	nop
 8005782:	e004      	b.n	800578e <create_name+0x36e>
 8005784:	080090a4 	.word	0x080090a4
 8005788:	080090b0 	.word	0x080090b0
			if (si > di) break;			/* No extension */
 800578c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005794:	2be5      	cmp	r3, #229	; 0xe5
 8005796:	d103      	bne.n	80057a0 <create_name+0x380>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2205      	movs	r2, #5
 800579c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 80057a0:	69fb      	ldr	r3, [r7, #28]
 80057a2:	2b08      	cmp	r3, #8
 80057a4:	d104      	bne.n	80057b0 <create_name+0x390>
 80057a6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80057aa:	009b      	lsls	r3, r3, #2
 80057ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 80057b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80057b4:	f003 030c 	and.w	r3, r3, #12
 80057b8:	2b0c      	cmp	r3, #12
 80057ba:	d005      	beq.n	80057c8 <create_name+0x3a8>
 80057bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80057c0:	f003 0303 	and.w	r3, r3, #3
 80057c4:	2b03      	cmp	r3, #3
 80057c6:	d105      	bne.n	80057d4 <create_name+0x3b4>
 80057c8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80057cc:	f043 0302 	orr.w	r3, r3, #2
 80057d0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 80057d4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80057d8:	f003 0302 	and.w	r3, r3, #2
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d117      	bne.n	8005810 <create_name+0x3f0>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 80057e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80057e4:	f003 0303 	and.w	r3, r3, #3
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	d105      	bne.n	80057f8 <create_name+0x3d8>
 80057ec:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80057f0:	f043 0310 	orr.w	r3, r3, #16
 80057f4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 80057f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80057fc:	f003 030c 	and.w	r3, r3, #12
 8005800:	2b04      	cmp	r3, #4
 8005802:	d105      	bne.n	8005810 <create_name+0x3f0>
 8005804:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005808:	f043 0308 	orr.w	r3, r3, #8
 800580c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8005816:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800581a:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800581c:	4618      	mov	r0, r3
 800581e:	3728      	adds	r7, #40	; 0x28
 8005820:	46bd      	mov	sp, r7
 8005822:	bd80      	pop	{r7, pc}

08005824 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b086      	sub	sp, #24
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
 800582c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8005838:	e002      	b.n	8005840 <follow_path+0x1c>
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	3301      	adds	r3, #1
 800583e:	603b      	str	r3, [r7, #0]
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	781b      	ldrb	r3, [r3, #0]
 8005844:	2b2f      	cmp	r3, #47	; 0x2f
 8005846:	d0f8      	beq.n	800583a <follow_path+0x16>
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	781b      	ldrb	r3, [r3, #0]
 800584c:	2b5c      	cmp	r3, #92	; 0x5c
 800584e:	d0f4      	beq.n	800583a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	2200      	movs	r2, #0
 8005854:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	781b      	ldrb	r3, [r3, #0]
 800585a:	2b1f      	cmp	r3, #31
 800585c:	d80a      	bhi.n	8005874 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2280      	movs	r2, #128	; 0x80
 8005862:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8005866:	2100      	movs	r1, #0
 8005868:	6878      	ldr	r0, [r7, #4]
 800586a:	f7ff f84a 	bl	8004902 <dir_sdi>
 800586e:	4603      	mov	r3, r0
 8005870:	75fb      	strb	r3, [r7, #23]
 8005872:	e048      	b.n	8005906 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8005874:	463b      	mov	r3, r7
 8005876:	4619      	mov	r1, r3
 8005878:	6878      	ldr	r0, [r7, #4]
 800587a:	f7ff fdd1 	bl	8005420 <create_name>
 800587e:	4603      	mov	r3, r0
 8005880:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8005882:	7dfb      	ldrb	r3, [r7, #23]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d139      	bne.n	80058fc <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8005888:	6878      	ldr	r0, [r7, #4]
 800588a:	f7ff fb55 	bl	8004f38 <dir_find>
 800588e:	4603      	mov	r3, r0
 8005890:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8005898:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800589a:	7dfb      	ldrb	r3, [r7, #23]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d00a      	beq.n	80058b6 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80058a0:	7dfb      	ldrb	r3, [r7, #23]
 80058a2:	2b04      	cmp	r3, #4
 80058a4:	d12c      	bne.n	8005900 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80058a6:	7afb      	ldrb	r3, [r7, #11]
 80058a8:	f003 0304 	and.w	r3, r3, #4
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d127      	bne.n	8005900 <follow_path+0xdc>
 80058b0:	2305      	movs	r3, #5
 80058b2:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80058b4:	e024      	b.n	8005900 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80058b6:	7afb      	ldrb	r3, [r7, #11]
 80058b8:	f003 0304 	and.w	r3, r3, #4
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d121      	bne.n	8005904 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80058c0:	693b      	ldr	r3, [r7, #16]
 80058c2:	799b      	ldrb	r3, [r3, #6]
 80058c4:	f003 0310 	and.w	r3, r3, #16
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d102      	bne.n	80058d2 <follow_path+0xae>
				res = FR_NO_PATH; break;
 80058cc:	2305      	movs	r3, #5
 80058ce:	75fb      	strb	r3, [r7, #23]
 80058d0:	e019      	b.n	8005906 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	695b      	ldr	r3, [r3, #20]
 80058dc:	68fa      	ldr	r2, [r7, #12]
 80058de:	8992      	ldrh	r2, [r2, #12]
 80058e0:	fbb3 f0f2 	udiv	r0, r3, r2
 80058e4:	fb02 f200 	mul.w	r2, r2, r0
 80058e8:	1a9b      	subs	r3, r3, r2
 80058ea:	440b      	add	r3, r1
 80058ec:	4619      	mov	r1, r3
 80058ee:	68f8      	ldr	r0, [r7, #12]
 80058f0:	f7ff f966 	bl	8004bc0 <ld_clust>
 80058f4:	4602      	mov	r2, r0
 80058f6:	693b      	ldr	r3, [r7, #16]
 80058f8:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80058fa:	e7bb      	b.n	8005874 <follow_path+0x50>
			if (res != FR_OK) break;
 80058fc:	bf00      	nop
 80058fe:	e002      	b.n	8005906 <follow_path+0xe2>
				break;
 8005900:	bf00      	nop
 8005902:	e000      	b.n	8005906 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8005904:	bf00      	nop
			}
		}
	}

	return res;
 8005906:	7dfb      	ldrb	r3, [r7, #23]
}
 8005908:	4618      	mov	r0, r3
 800590a:	3718      	adds	r7, #24
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}

08005910 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8005910:	b480      	push	{r7}
 8005912:	b087      	sub	sp, #28
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8005918:	f04f 33ff 	mov.w	r3, #4294967295
 800591c:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d031      	beq.n	800598a <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	617b      	str	r3, [r7, #20]
 800592c:	e002      	b.n	8005934 <get_ldnumber+0x24>
 800592e:	697b      	ldr	r3, [r7, #20]
 8005930:	3301      	adds	r3, #1
 8005932:	617b      	str	r3, [r7, #20]
 8005934:	697b      	ldr	r3, [r7, #20]
 8005936:	781b      	ldrb	r3, [r3, #0]
 8005938:	2b1f      	cmp	r3, #31
 800593a:	d903      	bls.n	8005944 <get_ldnumber+0x34>
 800593c:	697b      	ldr	r3, [r7, #20]
 800593e:	781b      	ldrb	r3, [r3, #0]
 8005940:	2b3a      	cmp	r3, #58	; 0x3a
 8005942:	d1f4      	bne.n	800592e <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	781b      	ldrb	r3, [r3, #0]
 8005948:	2b3a      	cmp	r3, #58	; 0x3a
 800594a:	d11c      	bne.n	8005986 <get_ldnumber+0x76>
			tp = *path;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	1c5a      	adds	r2, r3, #1
 8005956:	60fa      	str	r2, [r7, #12]
 8005958:	781b      	ldrb	r3, [r3, #0]
 800595a:	3b30      	subs	r3, #48	; 0x30
 800595c:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	2b09      	cmp	r3, #9
 8005962:	d80e      	bhi.n	8005982 <get_ldnumber+0x72>
 8005964:	68fa      	ldr	r2, [r7, #12]
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	429a      	cmp	r2, r3
 800596a:	d10a      	bne.n	8005982 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d107      	bne.n	8005982 <get_ldnumber+0x72>
					vol = (int)i;
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8005976:	697b      	ldr	r3, [r7, #20]
 8005978:	3301      	adds	r3, #1
 800597a:	617b      	str	r3, [r7, #20]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	697a      	ldr	r2, [r7, #20]
 8005980:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	e002      	b.n	800598c <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8005986:	2300      	movs	r3, #0
 8005988:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800598a:	693b      	ldr	r3, [r7, #16]
}
 800598c:	4618      	mov	r0, r3
 800598e:	371c      	adds	r7, #28
 8005990:	46bd      	mov	sp, r7
 8005992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005996:	4770      	bx	lr

08005998 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b082      	sub	sp, #8
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
 80059a0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2200      	movs	r2, #0
 80059a6:	70da      	strb	r2, [r3, #3]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	f04f 32ff 	mov.w	r2, #4294967295
 80059ae:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80059b0:	6839      	ldr	r1, [r7, #0]
 80059b2:	6878      	ldr	r0, [r7, #4]
 80059b4:	f7fe fcda 	bl	800436c <move_window>
 80059b8:	4603      	mov	r3, r0
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d001      	beq.n	80059c2 <check_fs+0x2a>
 80059be:	2304      	movs	r3, #4
 80059c0:	e038      	b.n	8005a34 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	3338      	adds	r3, #56	; 0x38
 80059c6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80059ca:	4618      	mov	r0, r3
 80059cc:	f7fe fabe 	bl	8003f4c <ld_word>
 80059d0:	4603      	mov	r3, r0
 80059d2:	461a      	mov	r2, r3
 80059d4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80059d8:	429a      	cmp	r2, r3
 80059da:	d001      	beq.n	80059e0 <check_fs+0x48>
 80059dc:	2303      	movs	r3, #3
 80059de:	e029      	b.n	8005a34 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80059e6:	2be9      	cmp	r3, #233	; 0xe9
 80059e8:	d009      	beq.n	80059fe <check_fs+0x66>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80059f0:	2beb      	cmp	r3, #235	; 0xeb
 80059f2:	d11e      	bne.n	8005a32 <check_fs+0x9a>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80059fa:	2b90      	cmp	r3, #144	; 0x90
 80059fc:	d119      	bne.n	8005a32 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	3338      	adds	r3, #56	; 0x38
 8005a02:	3336      	adds	r3, #54	; 0x36
 8005a04:	4618      	mov	r0, r3
 8005a06:	f7fe fab9 	bl	8003f7c <ld_dword>
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005a10:	4a0a      	ldr	r2, [pc, #40]	; (8005a3c <check_fs+0xa4>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d101      	bne.n	8005a1a <check_fs+0x82>
 8005a16:	2300      	movs	r3, #0
 8005a18:	e00c      	b.n	8005a34 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	3338      	adds	r3, #56	; 0x38
 8005a1e:	3352      	adds	r3, #82	; 0x52
 8005a20:	4618      	mov	r0, r3
 8005a22:	f7fe faab 	bl	8003f7c <ld_dword>
 8005a26:	4602      	mov	r2, r0
 8005a28:	4b05      	ldr	r3, [pc, #20]	; (8005a40 <check_fs+0xa8>)
 8005a2a:	429a      	cmp	r2, r3
 8005a2c:	d101      	bne.n	8005a32 <check_fs+0x9a>
 8005a2e:	2300      	movs	r3, #0
 8005a30:	e000      	b.n	8005a34 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8005a32:	2302      	movs	r3, #2
}
 8005a34:	4618      	mov	r0, r3
 8005a36:	3708      	adds	r7, #8
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bd80      	pop	{r7, pc}
 8005a3c:	00544146 	.word	0x00544146
 8005a40:	33544146 	.word	0x33544146

08005a44 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b096      	sub	sp, #88	; 0x58
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	60f8      	str	r0, [r7, #12]
 8005a4c:	60b9      	str	r1, [r7, #8]
 8005a4e:	4613      	mov	r3, r2
 8005a50:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8005a52:	68bb      	ldr	r3, [r7, #8]
 8005a54:	2200      	movs	r2, #0
 8005a56:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8005a58:	68f8      	ldr	r0, [r7, #12]
 8005a5a:	f7ff ff59 	bl	8005910 <get_ldnumber>
 8005a5e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8005a60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	da01      	bge.n	8005a6a <find_volume+0x26>
 8005a66:	230b      	movs	r3, #11
 8005a68:	e268      	b.n	8005f3c <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8005a6a:	4ab0      	ldr	r2, [pc, #704]	; (8005d2c <find_volume+0x2e8>)
 8005a6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a72:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8005a74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d101      	bne.n	8005a7e <find_volume+0x3a>
 8005a7a:	230c      	movs	r3, #12
 8005a7c:	e25e      	b.n	8005f3c <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005a82:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8005a84:	79fb      	ldrb	r3, [r7, #7]
 8005a86:	f023 0301 	bic.w	r3, r3, #1
 8005a8a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8005a8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a8e:	781b      	ldrb	r3, [r3, #0]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d01a      	beq.n	8005aca <find_volume+0x86>
		stat = disk_status(fs->drv);
 8005a94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a96:	785b      	ldrb	r3, [r3, #1]
 8005a98:	4618      	mov	r0, r3
 8005a9a:	f7fe f9b9 	bl	8003e10 <disk_status>
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8005aa4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005aa8:	f003 0301 	and.w	r3, r3, #1
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d10c      	bne.n	8005aca <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8005ab0:	79fb      	ldrb	r3, [r7, #7]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d007      	beq.n	8005ac6 <find_volume+0x82>
 8005ab6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005aba:	f003 0304 	and.w	r3, r3, #4
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d001      	beq.n	8005ac6 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8005ac2:	230a      	movs	r3, #10
 8005ac4:	e23a      	b.n	8005f3c <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	e238      	b.n	8005f3c <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8005aca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005acc:	2200      	movs	r2, #0
 8005ace:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8005ad0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ad2:	b2da      	uxtb	r2, r3
 8005ad4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ad6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8005ad8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ada:	785b      	ldrb	r3, [r3, #1]
 8005adc:	4618      	mov	r0, r3
 8005ade:	f7fe f9b1 	bl	8003e44 <disk_initialize>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8005ae8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005aec:	f003 0301 	and.w	r3, r3, #1
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d001      	beq.n	8005af8 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8005af4:	2303      	movs	r3, #3
 8005af6:	e221      	b.n	8005f3c <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8005af8:	79fb      	ldrb	r3, [r7, #7]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d007      	beq.n	8005b0e <find_volume+0xca>
 8005afe:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005b02:	f003 0304 	and.w	r3, r3, #4
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d001      	beq.n	8005b0e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8005b0a:	230a      	movs	r3, #10
 8005b0c:	e216      	b.n	8005f3c <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8005b0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b10:	7858      	ldrb	r0, [r3, #1]
 8005b12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b14:	330c      	adds	r3, #12
 8005b16:	461a      	mov	r2, r3
 8005b18:	2102      	movs	r1, #2
 8005b1a:	f7fe f9f9 	bl	8003f10 <disk_ioctl>
 8005b1e:	4603      	mov	r3, r0
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d001      	beq.n	8005b28 <find_volume+0xe4>
 8005b24:	2301      	movs	r3, #1
 8005b26:	e209      	b.n	8005f3c <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8005b28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b2a:	899b      	ldrh	r3, [r3, #12]
 8005b2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b30:	d80d      	bhi.n	8005b4e <find_volume+0x10a>
 8005b32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b34:	899b      	ldrh	r3, [r3, #12]
 8005b36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b3a:	d308      	bcc.n	8005b4e <find_volume+0x10a>
 8005b3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b3e:	899b      	ldrh	r3, [r3, #12]
 8005b40:	461a      	mov	r2, r3
 8005b42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b44:	899b      	ldrh	r3, [r3, #12]
 8005b46:	3b01      	subs	r3, #1
 8005b48:	4013      	ands	r3, r2
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d001      	beq.n	8005b52 <find_volume+0x10e>
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e1f4      	b.n	8005f3c <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8005b52:	2300      	movs	r3, #0
 8005b54:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8005b56:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005b58:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005b5a:	f7ff ff1d 	bl	8005998 <check_fs>
 8005b5e:	4603      	mov	r3, r0
 8005b60:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8005b64:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005b68:	2b02      	cmp	r3, #2
 8005b6a:	d14b      	bne.n	8005c04 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	643b      	str	r3, [r7, #64]	; 0x40
 8005b70:	e01f      	b.n	8005bb2 <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8005b72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b74:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8005b78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b7a:	011b      	lsls	r3, r3, #4
 8005b7c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8005b80:	4413      	add	r3, r2
 8005b82:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8005b84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b86:	3304      	adds	r3, #4
 8005b88:	781b      	ldrb	r3, [r3, #0]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d006      	beq.n	8005b9c <find_volume+0x158>
 8005b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b90:	3308      	adds	r3, #8
 8005b92:	4618      	mov	r0, r3
 8005b94:	f7fe f9f2 	bl	8003f7c <ld_dword>
 8005b98:	4602      	mov	r2, r0
 8005b9a:	e000      	b.n	8005b9e <find_volume+0x15a>
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ba0:	009b      	lsls	r3, r3, #2
 8005ba2:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8005ba6:	440b      	add	r3, r1
 8005ba8:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8005bac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005bae:	3301      	adds	r3, #1
 8005bb0:	643b      	str	r3, [r7, #64]	; 0x40
 8005bb2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005bb4:	2b03      	cmp	r3, #3
 8005bb6:	d9dc      	bls.n	8005b72 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8005bb8:	2300      	movs	r3, #0
 8005bba:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8005bbc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d002      	beq.n	8005bc8 <find_volume+0x184>
 8005bc2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005bc4:	3b01      	subs	r3, #1
 8005bc6:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8005bc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005bca:	009b      	lsls	r3, r3, #2
 8005bcc:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8005bd0:	4413      	add	r3, r2
 8005bd2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8005bd6:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8005bd8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d005      	beq.n	8005bea <find_volume+0x1a6>
 8005bde:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005be0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005be2:	f7ff fed9 	bl	8005998 <check_fs>
 8005be6:	4603      	mov	r3, r0
 8005be8:	e000      	b.n	8005bec <find_volume+0x1a8>
 8005bea:	2303      	movs	r3, #3
 8005bec:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8005bf0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005bf4:	2b01      	cmp	r3, #1
 8005bf6:	d905      	bls.n	8005c04 <find_volume+0x1c0>
 8005bf8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005bfa:	3301      	adds	r3, #1
 8005bfc:	643b      	str	r3, [r7, #64]	; 0x40
 8005bfe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005c00:	2b03      	cmp	r3, #3
 8005c02:	d9e1      	bls.n	8005bc8 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8005c04:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005c08:	2b04      	cmp	r3, #4
 8005c0a:	d101      	bne.n	8005c10 <find_volume+0x1cc>
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	e195      	b.n	8005f3c <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8005c10:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005c14:	2b01      	cmp	r3, #1
 8005c16:	d901      	bls.n	8005c1c <find_volume+0x1d8>
 8005c18:	230d      	movs	r3, #13
 8005c1a:	e18f      	b.n	8005f3c <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8005c1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c1e:	3338      	adds	r3, #56	; 0x38
 8005c20:	330b      	adds	r3, #11
 8005c22:	4618      	mov	r0, r3
 8005c24:	f7fe f992 	bl	8003f4c <ld_word>
 8005c28:	4603      	mov	r3, r0
 8005c2a:	461a      	mov	r2, r3
 8005c2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c2e:	899b      	ldrh	r3, [r3, #12]
 8005c30:	429a      	cmp	r2, r3
 8005c32:	d001      	beq.n	8005c38 <find_volume+0x1f4>
 8005c34:	230d      	movs	r3, #13
 8005c36:	e181      	b.n	8005f3c <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8005c38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c3a:	3338      	adds	r3, #56	; 0x38
 8005c3c:	3316      	adds	r3, #22
 8005c3e:	4618      	mov	r0, r3
 8005c40:	f7fe f984 	bl	8003f4c <ld_word>
 8005c44:	4603      	mov	r3, r0
 8005c46:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8005c48:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d106      	bne.n	8005c5c <find_volume+0x218>
 8005c4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c50:	3338      	adds	r3, #56	; 0x38
 8005c52:	3324      	adds	r3, #36	; 0x24
 8005c54:	4618      	mov	r0, r3
 8005c56:	f7fe f991 	bl	8003f7c <ld_dword>
 8005c5a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8005c5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c5e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005c60:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8005c62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c64:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8005c68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c6a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8005c6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c6e:	789b      	ldrb	r3, [r3, #2]
 8005c70:	2b01      	cmp	r3, #1
 8005c72:	d005      	beq.n	8005c80 <find_volume+0x23c>
 8005c74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c76:	789b      	ldrb	r3, [r3, #2]
 8005c78:	2b02      	cmp	r3, #2
 8005c7a:	d001      	beq.n	8005c80 <find_volume+0x23c>
 8005c7c:	230d      	movs	r3, #13
 8005c7e:	e15d      	b.n	8005f3c <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8005c80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c82:	789b      	ldrb	r3, [r3, #2]
 8005c84:	461a      	mov	r2, r3
 8005c86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c88:	fb02 f303 	mul.w	r3, r2, r3
 8005c8c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8005c8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c90:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005c94:	b29a      	uxth	r2, r3
 8005c96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c98:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8005c9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c9c:	895b      	ldrh	r3, [r3, #10]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d008      	beq.n	8005cb4 <find_volume+0x270>
 8005ca2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ca4:	895b      	ldrh	r3, [r3, #10]
 8005ca6:	461a      	mov	r2, r3
 8005ca8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005caa:	895b      	ldrh	r3, [r3, #10]
 8005cac:	3b01      	subs	r3, #1
 8005cae:	4013      	ands	r3, r2
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d001      	beq.n	8005cb8 <find_volume+0x274>
 8005cb4:	230d      	movs	r3, #13
 8005cb6:	e141      	b.n	8005f3c <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8005cb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cba:	3338      	adds	r3, #56	; 0x38
 8005cbc:	3311      	adds	r3, #17
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f7fe f944 	bl	8003f4c <ld_word>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	461a      	mov	r2, r3
 8005cc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cca:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8005ccc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cce:	891b      	ldrh	r3, [r3, #8]
 8005cd0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005cd2:	8992      	ldrh	r2, [r2, #12]
 8005cd4:	0952      	lsrs	r2, r2, #5
 8005cd6:	b292      	uxth	r2, r2
 8005cd8:	fbb3 f1f2 	udiv	r1, r3, r2
 8005cdc:	fb02 f201 	mul.w	r2, r2, r1
 8005ce0:	1a9b      	subs	r3, r3, r2
 8005ce2:	b29b      	uxth	r3, r3
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d001      	beq.n	8005cec <find_volume+0x2a8>
 8005ce8:	230d      	movs	r3, #13
 8005cea:	e127      	b.n	8005f3c <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8005cec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cee:	3338      	adds	r3, #56	; 0x38
 8005cf0:	3313      	adds	r3, #19
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	f7fe f92a 	bl	8003f4c <ld_word>
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8005cfc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d106      	bne.n	8005d10 <find_volume+0x2cc>
 8005d02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d04:	3338      	adds	r3, #56	; 0x38
 8005d06:	3320      	adds	r3, #32
 8005d08:	4618      	mov	r0, r3
 8005d0a:	f7fe f937 	bl	8003f7c <ld_dword>
 8005d0e:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8005d10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d12:	3338      	adds	r3, #56	; 0x38
 8005d14:	330e      	adds	r3, #14
 8005d16:	4618      	mov	r0, r3
 8005d18:	f7fe f918 	bl	8003f4c <ld_word>
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8005d20:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d104      	bne.n	8005d30 <find_volume+0x2ec>
 8005d26:	230d      	movs	r3, #13
 8005d28:	e108      	b.n	8005f3c <find_volume+0x4f8>
 8005d2a:	bf00      	nop
 8005d2c:	200000a0 	.word	0x200000a0

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8005d30:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005d32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d34:	4413      	add	r3, r2
 8005d36:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005d38:	8911      	ldrh	r1, [r2, #8]
 8005d3a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005d3c:	8992      	ldrh	r2, [r2, #12]
 8005d3e:	0952      	lsrs	r2, r2, #5
 8005d40:	b292      	uxth	r2, r2
 8005d42:	fbb1 f2f2 	udiv	r2, r1, r2
 8005d46:	b292      	uxth	r2, r2
 8005d48:	4413      	add	r3, r2
 8005d4a:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8005d4c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005d4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d50:	429a      	cmp	r2, r3
 8005d52:	d201      	bcs.n	8005d58 <find_volume+0x314>
 8005d54:	230d      	movs	r3, #13
 8005d56:	e0f1      	b.n	8005f3c <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8005d58:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005d5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d5c:	1ad3      	subs	r3, r2, r3
 8005d5e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005d60:	8952      	ldrh	r2, [r2, #10]
 8005d62:	fbb3 f3f2 	udiv	r3, r3, r2
 8005d66:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8005d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d101      	bne.n	8005d72 <find_volume+0x32e>
 8005d6e:	230d      	movs	r3, #13
 8005d70:	e0e4      	b.n	8005f3c <find_volume+0x4f8>
		fmt = FS_FAT32;
 8005d72:	2303      	movs	r3, #3
 8005d74:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8005d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d7a:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d802      	bhi.n	8005d88 <find_volume+0x344>
 8005d82:	2302      	movs	r3, #2
 8005d84:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8005d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d8a:	f640 72f5 	movw	r2, #4085	; 0xff5
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d802      	bhi.n	8005d98 <find_volume+0x354>
 8005d92:	2301      	movs	r3, #1
 8005d94:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8005d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d9a:	1c9a      	adds	r2, r3, #2
 8005d9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d9e:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8005da0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005da2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005da4:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8005da6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005da8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005daa:	441a      	add	r2, r3
 8005dac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dae:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8005db0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005db2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005db4:	441a      	add	r2, r3
 8005db6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005db8:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8005dba:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005dbe:	2b03      	cmp	r3, #3
 8005dc0:	d11e      	bne.n	8005e00 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8005dc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dc4:	3338      	adds	r3, #56	; 0x38
 8005dc6:	332a      	adds	r3, #42	; 0x2a
 8005dc8:	4618      	mov	r0, r3
 8005dca:	f7fe f8bf 	bl	8003f4c <ld_word>
 8005dce:	4603      	mov	r3, r0
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d001      	beq.n	8005dd8 <find_volume+0x394>
 8005dd4:	230d      	movs	r3, #13
 8005dd6:	e0b1      	b.n	8005f3c <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8005dd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dda:	891b      	ldrh	r3, [r3, #8]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d001      	beq.n	8005de4 <find_volume+0x3a0>
 8005de0:	230d      	movs	r3, #13
 8005de2:	e0ab      	b.n	8005f3c <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8005de4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005de6:	3338      	adds	r3, #56	; 0x38
 8005de8:	332c      	adds	r3, #44	; 0x2c
 8005dea:	4618      	mov	r0, r3
 8005dec:	f7fe f8c6 	bl	8003f7c <ld_dword>
 8005df0:	4602      	mov	r2, r0
 8005df2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005df4:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8005df6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005df8:	69db      	ldr	r3, [r3, #28]
 8005dfa:	009b      	lsls	r3, r3, #2
 8005dfc:	647b      	str	r3, [r7, #68]	; 0x44
 8005dfe:	e01f      	b.n	8005e40 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8005e00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e02:	891b      	ldrh	r3, [r3, #8]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d101      	bne.n	8005e0c <find_volume+0x3c8>
 8005e08:	230d      	movs	r3, #13
 8005e0a:	e097      	b.n	8005f3c <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8005e0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e0e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005e10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e12:	441a      	add	r2, r3
 8005e14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e16:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8005e18:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005e1c:	2b02      	cmp	r3, #2
 8005e1e:	d103      	bne.n	8005e28 <find_volume+0x3e4>
 8005e20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e22:	69db      	ldr	r3, [r3, #28]
 8005e24:	005b      	lsls	r3, r3, #1
 8005e26:	e00a      	b.n	8005e3e <find_volume+0x3fa>
 8005e28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e2a:	69da      	ldr	r2, [r3, #28]
 8005e2c:	4613      	mov	r3, r2
 8005e2e:	005b      	lsls	r3, r3, #1
 8005e30:	4413      	add	r3, r2
 8005e32:	085a      	lsrs	r2, r3, #1
 8005e34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e36:	69db      	ldr	r3, [r3, #28]
 8005e38:	f003 0301 	and.w	r3, r3, #1
 8005e3c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8005e3e:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8005e40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e42:	6a1a      	ldr	r2, [r3, #32]
 8005e44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e46:	899b      	ldrh	r3, [r3, #12]
 8005e48:	4619      	mov	r1, r3
 8005e4a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e4c:	440b      	add	r3, r1
 8005e4e:	3b01      	subs	r3, #1
 8005e50:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005e52:	8989      	ldrh	r1, [r1, #12]
 8005e54:	fbb3 f3f1 	udiv	r3, r3, r1
 8005e58:	429a      	cmp	r2, r3
 8005e5a:	d201      	bcs.n	8005e60 <find_volume+0x41c>
 8005e5c:	230d      	movs	r3, #13
 8005e5e:	e06d      	b.n	8005f3c <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8005e60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e62:	f04f 32ff 	mov.w	r2, #4294967295
 8005e66:	619a      	str	r2, [r3, #24]
 8005e68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e6a:	699a      	ldr	r2, [r3, #24]
 8005e6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e6e:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 8005e70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e72:	2280      	movs	r2, #128	; 0x80
 8005e74:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8005e76:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005e7a:	2b03      	cmp	r3, #3
 8005e7c:	d149      	bne.n	8005f12 <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8005e7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e80:	3338      	adds	r3, #56	; 0x38
 8005e82:	3330      	adds	r3, #48	; 0x30
 8005e84:	4618      	mov	r0, r3
 8005e86:	f7fe f861 	bl	8003f4c <ld_word>
 8005e8a:	4603      	mov	r3, r0
 8005e8c:	2b01      	cmp	r3, #1
 8005e8e:	d140      	bne.n	8005f12 <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 8005e90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e92:	3301      	adds	r3, #1
 8005e94:	4619      	mov	r1, r3
 8005e96:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005e98:	f7fe fa68 	bl	800436c <move_window>
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d137      	bne.n	8005f12 <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 8005ea2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8005ea8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005eaa:	3338      	adds	r3, #56	; 0x38
 8005eac:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	f7fe f84b 	bl	8003f4c <ld_word>
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	461a      	mov	r2, r3
 8005eba:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8005ebe:	429a      	cmp	r2, r3
 8005ec0:	d127      	bne.n	8005f12 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8005ec2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ec4:	3338      	adds	r3, #56	; 0x38
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f7fe f858 	bl	8003f7c <ld_dword>
 8005ecc:	4602      	mov	r2, r0
 8005ece:	4b1d      	ldr	r3, [pc, #116]	; (8005f44 <find_volume+0x500>)
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	d11e      	bne.n	8005f12 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8005ed4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ed6:	3338      	adds	r3, #56	; 0x38
 8005ed8:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8005edc:	4618      	mov	r0, r3
 8005ede:	f7fe f84d 	bl	8003f7c <ld_dword>
 8005ee2:	4602      	mov	r2, r0
 8005ee4:	4b18      	ldr	r3, [pc, #96]	; (8005f48 <find_volume+0x504>)
 8005ee6:	429a      	cmp	r2, r3
 8005ee8:	d113      	bne.n	8005f12 <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8005eea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005eec:	3338      	adds	r3, #56	; 0x38
 8005eee:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	f7fe f842 	bl	8003f7c <ld_dword>
 8005ef8:	4602      	mov	r2, r0
 8005efa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005efc:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8005efe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f00:	3338      	adds	r3, #56	; 0x38
 8005f02:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8005f06:	4618      	mov	r0, r3
 8005f08:	f7fe f838 	bl	8003f7c <ld_dword>
 8005f0c:	4602      	mov	r2, r0
 8005f0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f10:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8005f12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f14:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8005f18:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8005f1a:	4b0c      	ldr	r3, [pc, #48]	; (8005f4c <find_volume+0x508>)
 8005f1c:	881b      	ldrh	r3, [r3, #0]
 8005f1e:	3301      	adds	r3, #1
 8005f20:	b29a      	uxth	r2, r3
 8005f22:	4b0a      	ldr	r3, [pc, #40]	; (8005f4c <find_volume+0x508>)
 8005f24:	801a      	strh	r2, [r3, #0]
 8005f26:	4b09      	ldr	r3, [pc, #36]	; (8005f4c <find_volume+0x508>)
 8005f28:	881a      	ldrh	r2, [r3, #0]
 8005f2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f2c:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8005f2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f30:	4a07      	ldr	r2, [pc, #28]	; (8005f50 <find_volume+0x50c>)
 8005f32:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8005f34:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005f36:	f7fe f9b1 	bl	800429c <clear_lock>
#endif
	return FR_OK;
 8005f3a:	2300      	movs	r3, #0
}
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	3758      	adds	r7, #88	; 0x58
 8005f40:	46bd      	mov	sp, r7
 8005f42:	bd80      	pop	{r7, pc}
 8005f44:	41615252 	.word	0x41615252
 8005f48:	61417272 	.word	0x61417272
 8005f4c:	200000a4 	.word	0x200000a4
 8005f50:	200000c8 	.word	0x200000c8

08005f54 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b084      	sub	sp, #16
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
 8005f5c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8005f5e:	2309      	movs	r3, #9
 8005f60:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d01c      	beq.n	8005fa2 <validate+0x4e>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d018      	beq.n	8005fa2 <validate+0x4e>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	781b      	ldrb	r3, [r3, #0]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d013      	beq.n	8005fa2 <validate+0x4e>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	889a      	ldrh	r2, [r3, #4]
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	88db      	ldrh	r3, [r3, #6]
 8005f84:	429a      	cmp	r2, r3
 8005f86:	d10c      	bne.n	8005fa2 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	785b      	ldrb	r3, [r3, #1]
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f7fd ff3e 	bl	8003e10 <disk_status>
 8005f94:	4603      	mov	r3, r0
 8005f96:	f003 0301 	and.w	r3, r3, #1
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d101      	bne.n	8005fa2 <validate+0x4e>
			res = FR_OK;
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8005fa2:	7bfb      	ldrb	r3, [r7, #15]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d102      	bne.n	8005fae <validate+0x5a>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	e000      	b.n	8005fb0 <validate+0x5c>
 8005fae:	2300      	movs	r3, #0
 8005fb0:	683a      	ldr	r2, [r7, #0]
 8005fb2:	6013      	str	r3, [r2, #0]
	return res;
 8005fb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	3710      	adds	r7, #16
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	bd80      	pop	{r7, pc}
	...

08005fc0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b088      	sub	sp, #32
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	60f8      	str	r0, [r7, #12]
 8005fc8:	60b9      	str	r1, [r7, #8]
 8005fca:	4613      	mov	r3, r2
 8005fcc:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8005fce:	68bb      	ldr	r3, [r7, #8]
 8005fd0:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8005fd2:	f107 0310 	add.w	r3, r7, #16
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	f7ff fc9a 	bl	8005910 <get_ldnumber>
 8005fdc:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8005fde:	69fb      	ldr	r3, [r7, #28]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	da01      	bge.n	8005fe8 <f_mount+0x28>
 8005fe4:	230b      	movs	r3, #11
 8005fe6:	e02b      	b.n	8006040 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8005fe8:	4a17      	ldr	r2, [pc, #92]	; (8006048 <f_mount+0x88>)
 8005fea:	69fb      	ldr	r3, [r7, #28]
 8005fec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ff0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8005ff2:	69bb      	ldr	r3, [r7, #24]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d005      	beq.n	8006004 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8005ff8:	69b8      	ldr	r0, [r7, #24]
 8005ffa:	f7fe f94f 	bl	800429c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8005ffe:	69bb      	ldr	r3, [r7, #24]
 8006000:	2200      	movs	r2, #0
 8006002:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d002      	beq.n	8006010 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	2200      	movs	r2, #0
 800600e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8006010:	68fa      	ldr	r2, [r7, #12]
 8006012:	490d      	ldr	r1, [pc, #52]	; (8006048 <f_mount+0x88>)
 8006014:	69fb      	ldr	r3, [r7, #28]
 8006016:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d002      	beq.n	8006026 <f_mount+0x66>
 8006020:	79fb      	ldrb	r3, [r7, #7]
 8006022:	2b01      	cmp	r3, #1
 8006024:	d001      	beq.n	800602a <f_mount+0x6a>
 8006026:	2300      	movs	r3, #0
 8006028:	e00a      	b.n	8006040 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800602a:	f107 010c 	add.w	r1, r7, #12
 800602e:	f107 0308 	add.w	r3, r7, #8
 8006032:	2200      	movs	r2, #0
 8006034:	4618      	mov	r0, r3
 8006036:	f7ff fd05 	bl	8005a44 <find_volume>
 800603a:	4603      	mov	r3, r0
 800603c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800603e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006040:	4618      	mov	r0, r3
 8006042:	3720      	adds	r7, #32
 8006044:	46bd      	mov	sp, r7
 8006046:	bd80      	pop	{r7, pc}
 8006048:	200000a0 	.word	0x200000a0

0800604c <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b086      	sub	sp, #24
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
 8006054:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d101      	bne.n	8006060 <f_opendir+0x14>
 800605c:	2309      	movs	r3, #9
 800605e:	e064      	b.n	800612a <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 8006064:	f107 010c 	add.w	r1, r7, #12
 8006068:	463b      	mov	r3, r7
 800606a:	2200      	movs	r2, #0
 800606c:	4618      	mov	r0, r3
 800606e:	f7ff fce9 	bl	8005a44 <find_volume>
 8006072:	4603      	mov	r3, r0
 8006074:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8006076:	7dfb      	ldrb	r3, [r7, #23]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d14f      	bne.n	800611c <f_opendir+0xd0>
		obj->fs = fs;
 800607c:	68fa      	ldr	r2, [r7, #12]
 800607e:	693b      	ldr	r3, [r7, #16]
 8006080:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	4619      	mov	r1, r3
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	f7ff fbcc 	bl	8005824 <follow_path>
 800608c:	4603      	mov	r3, r0
 800608e:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 8006090:	7dfb      	ldrb	r3, [r7, #23]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d13d      	bne.n	8006112 <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800609c:	b25b      	sxtb	r3, r3
 800609e:	2b00      	cmp	r3, #0
 80060a0:	db12      	blt.n	80060c8 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 80060a2:	693b      	ldr	r3, [r7, #16]
 80060a4:	799b      	ldrb	r3, [r3, #6]
 80060a6:	f003 0310 	and.w	r3, r3, #16
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d00a      	beq.n	80060c4 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 80060ae:	68fa      	ldr	r2, [r7, #12]
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6a1b      	ldr	r3, [r3, #32]
 80060b4:	4619      	mov	r1, r3
 80060b6:	4610      	mov	r0, r2
 80060b8:	f7fe fd82 	bl	8004bc0 <ld_clust>
 80060bc:	4602      	mov	r2, r0
 80060be:	693b      	ldr	r3, [r7, #16]
 80060c0:	609a      	str	r2, [r3, #8]
 80060c2:	e001      	b.n	80060c8 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 80060c4:	2305      	movs	r3, #5
 80060c6:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 80060c8:	7dfb      	ldrb	r3, [r7, #23]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d121      	bne.n	8006112 <f_opendir+0xc6>
				obj->id = fs->id;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	88da      	ldrh	r2, [r3, #6]
 80060d2:	693b      	ldr	r3, [r7, #16]
 80060d4:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 80060d6:	2100      	movs	r1, #0
 80060d8:	6878      	ldr	r0, [r7, #4]
 80060da:	f7fe fc12 	bl	8004902 <dir_sdi>
 80060de:	4603      	mov	r3, r0
 80060e0:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 80060e2:	7dfb      	ldrb	r3, [r7, #23]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d114      	bne.n	8006112 <f_opendir+0xc6>
					if (obj->sclust) {
 80060e8:	693b      	ldr	r3, [r7, #16]
 80060ea:	689b      	ldr	r3, [r3, #8]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d00d      	beq.n	800610c <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 80060f0:	2100      	movs	r1, #0
 80060f2:	6878      	ldr	r0, [r7, #4]
 80060f4:	f7fe f808 	bl	8004108 <inc_lock>
 80060f8:	4602      	mov	r2, r0
 80060fa:	693b      	ldr	r3, [r7, #16]
 80060fc:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 80060fe:	693b      	ldr	r3, [r7, #16]
 8006100:	691b      	ldr	r3, [r3, #16]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d105      	bne.n	8006112 <f_opendir+0xc6>
 8006106:	2312      	movs	r3, #18
 8006108:	75fb      	strb	r3, [r7, #23]
 800610a:	e002      	b.n	8006112 <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 800610c:	693b      	ldr	r3, [r7, #16]
 800610e:	2200      	movs	r2, #0
 8006110:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8006112:	7dfb      	ldrb	r3, [r7, #23]
 8006114:	2b04      	cmp	r3, #4
 8006116:	d101      	bne.n	800611c <f_opendir+0xd0>
 8006118:	2305      	movs	r3, #5
 800611a:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 800611c:	7dfb      	ldrb	r3, [r7, #23]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d002      	beq.n	8006128 <f_opendir+0xdc>
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	2200      	movs	r2, #0
 8006126:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8006128:	7dfb      	ldrb	r3, [r7, #23]
}
 800612a:	4618      	mov	r0, r3
 800612c:	3718      	adds	r7, #24
 800612e:	46bd      	mov	sp, r7
 8006130:	bd80      	pop	{r7, pc}

08006132 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 8006132:	b580      	push	{r7, lr}
 8006134:	b084      	sub	sp, #16
 8006136:	af00      	add	r7, sp, #0
 8006138:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	f107 0208 	add.w	r2, r7, #8
 8006140:	4611      	mov	r1, r2
 8006142:	4618      	mov	r0, r3
 8006144:	f7ff ff06 	bl	8005f54 <validate>
 8006148:	4603      	mov	r3, r0
 800614a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800614c:	7bfb      	ldrb	r3, [r7, #15]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d110      	bne.n	8006174 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	691b      	ldr	r3, [r3, #16]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d006      	beq.n	8006168 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	691b      	ldr	r3, [r3, #16]
 800615e:	4618      	mov	r0, r3
 8006160:	f7fe f860 	bl	8004224 <dec_lock>
 8006164:	4603      	mov	r3, r0
 8006166:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 8006168:	7bfb      	ldrb	r3, [r7, #15]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d102      	bne.n	8006174 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2200      	movs	r2, #0
 8006172:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 8006174:	7bfb      	ldrb	r3, [r7, #15]
}
 8006176:	4618      	mov	r0, r3
 8006178:	3710      	adds	r7, #16
 800617a:	46bd      	mov	sp, r7
 800617c:	bd80      	pop	{r7, pc}

0800617e <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800617e:	b580      	push	{r7, lr}
 8006180:	b084      	sub	sp, #16
 8006182:	af00      	add	r7, sp, #0
 8006184:	6078      	str	r0, [r7, #4]
 8006186:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	f107 0208 	add.w	r2, r7, #8
 800618e:	4611      	mov	r1, r2
 8006190:	4618      	mov	r0, r3
 8006192:	f7ff fedf 	bl	8005f54 <validate>
 8006196:	4603      	mov	r3, r0
 8006198:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800619a:	7bfb      	ldrb	r3, [r7, #15]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d126      	bne.n	80061ee <f_readdir+0x70>
		if (!fno) {
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d106      	bne.n	80061b4 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 80061a6:	2100      	movs	r1, #0
 80061a8:	6878      	ldr	r0, [r7, #4]
 80061aa:	f7fe fbaa 	bl	8004902 <dir_sdi>
 80061ae:	4603      	mov	r3, r0
 80061b0:	73fb      	strb	r3, [r7, #15]
 80061b2:	e01c      	b.n	80061ee <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 80061b4:	2100      	movs	r1, #0
 80061b6:	6878      	ldr	r0, [r7, #4]
 80061b8:	f7fe fe17 	bl	8004dea <dir_read>
 80061bc:	4603      	mov	r3, r0
 80061be:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 80061c0:	7bfb      	ldrb	r3, [r7, #15]
 80061c2:	2b04      	cmp	r3, #4
 80061c4:	d101      	bne.n	80061ca <f_readdir+0x4c>
 80061c6:	2300      	movs	r3, #0
 80061c8:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 80061ca:	7bfb      	ldrb	r3, [r7, #15]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d10e      	bne.n	80061ee <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 80061d0:	6839      	ldr	r1, [r7, #0]
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f7fe ff70 	bl	80050b8 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 80061d8:	2100      	movs	r1, #0
 80061da:	6878      	ldr	r0, [r7, #4]
 80061dc:	f7fe fc1a 	bl	8004a14 <dir_next>
 80061e0:	4603      	mov	r3, r0
 80061e2:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 80061e4:	7bfb      	ldrb	r3, [r7, #15]
 80061e6:	2b04      	cmp	r3, #4
 80061e8:	d101      	bne.n	80061ee <f_readdir+0x70>
 80061ea:	2300      	movs	r3, #0
 80061ec:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 80061ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80061f0:	4618      	mov	r0, r3
 80061f2:	3710      	adds	r7, #16
 80061f4:	46bd      	mov	sp, r7
 80061f6:	bd80      	pop	{r7, pc}

080061f8 <f_findnext>:

FRESULT f_findnext (
	DIR* dp,		/* Pointer to the open directory object */
	FILINFO* fno	/* Pointer to the file information structure */
)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b084      	sub	sp, #16
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
 8006200:	6039      	str	r1, [r7, #0]
	FRESULT res;


	for (;;) {
		res = f_readdir(dp, fno);		/* Get a directory item */
 8006202:	6839      	ldr	r1, [r7, #0]
 8006204:	6878      	ldr	r0, [r7, #4]
 8006206:	f7ff ffba 	bl	800617e <f_readdir>
 800620a:	4603      	mov	r3, r0
 800620c:	73fb      	strb	r3, [r7, #15]
		if (res != FR_OK || !fno || !fno->fname[0]) break;	/* Terminate if any error or end of directory */
 800620e:	7bfb      	ldrb	r3, [r7, #15]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d114      	bne.n	800623e <f_findnext+0x46>
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d011      	beq.n	800623e <f_findnext+0x46>
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	7d9b      	ldrb	r3, [r3, #22]
 800621e:	2b00      	cmp	r3, #0
 8006220:	d00d      	beq.n	800623e <f_findnext+0x46>
		if (pattern_matching(dp->pat, fno->fname, 0, 0)) break;		/* Test for the file name */
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	f103 0116 	add.w	r1, r3, #22
 800622c:	2300      	movs	r3, #0
 800622e:	2200      	movs	r2, #0
 8006230:	f7ff f87b 	bl	800532a <pattern_matching>
 8006234:	4603      	mov	r3, r0
 8006236:	2b00      	cmp	r3, #0
 8006238:	d100      	bne.n	800623c <f_findnext+0x44>
		res = f_readdir(dp, fno);		/* Get a directory item */
 800623a:	e7e2      	b.n	8006202 <f_findnext+0xa>
		if (pattern_matching(dp->pat, fno->fname, 0, 0)) break;		/* Test for the file name */
 800623c:	bf00      	nop
#if _USE_LFN != 0 && _USE_FIND == 2
		if (pattern_matching(dp->pat, fno->altname, 0, 0)) break;	/* Test for alternative name if exist */
#endif
	}
	return res;
 800623e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006240:	4618      	mov	r0, r3
 8006242:	3710      	adds	r7, #16
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}

08006248 <f_findfirst>:
	DIR* dp,				/* Pointer to the blank directory object */
	FILINFO* fno,			/* Pointer to the file information structure */
	const TCHAR* path,		/* Pointer to the directory to open */
	const TCHAR* pattern	/* Pointer to the matching pattern */
)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b086      	sub	sp, #24
 800624c:	af00      	add	r7, sp, #0
 800624e:	60f8      	str	r0, [r7, #12]
 8006250:	60b9      	str	r1, [r7, #8]
 8006252:	607a      	str	r2, [r7, #4]
 8006254:	603b      	str	r3, [r7, #0]
	FRESULT res;


	dp->pat = pattern;		/* Save pointer to pattern string */
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	683a      	ldr	r2, [r7, #0]
 800625a:	635a      	str	r2, [r3, #52]	; 0x34
	res = f_opendir(dp, path);		/* Open the target directory */
 800625c:	6879      	ldr	r1, [r7, #4]
 800625e:	68f8      	ldr	r0, [r7, #12]
 8006260:	f7ff fef4 	bl	800604c <f_opendir>
 8006264:	4603      	mov	r3, r0
 8006266:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8006268:	7dfb      	ldrb	r3, [r7, #23]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d105      	bne.n	800627a <f_findfirst+0x32>
		res = f_findnext(dp, fno);	/* Find the first item */
 800626e:	68b9      	ldr	r1, [r7, #8]
 8006270:	68f8      	ldr	r0, [r7, #12]
 8006272:	f7ff ffc1 	bl	80061f8 <f_findnext>
 8006276:	4603      	mov	r3, r0
 8006278:	75fb      	strb	r3, [r7, #23]
	}
	return res;
 800627a:	7dfb      	ldrb	r3, [r7, #23]
}
 800627c:	4618      	mov	r0, r3
 800627e:	3718      	adds	r7, #24
 8006280:	46bd      	mov	sp, r7
 8006282:	bd80      	pop	{r7, pc}

08006284 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b092      	sub	sp, #72	; 0x48
 8006288:	af00      	add	r7, sp, #0
 800628a:	60f8      	str	r0, [r7, #12]
 800628c:	60b9      	str	r1, [r7, #8]
 800628e:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8006290:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8006294:	f107 030c 	add.w	r3, r7, #12
 8006298:	2200      	movs	r2, #0
 800629a:	4618      	mov	r0, r3
 800629c:	f7ff fbd2 	bl	8005a44 <find_volume>
 80062a0:	4603      	mov	r3, r0
 80062a2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 80062a6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	f040 8099 	bne.w	80063e2 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 80062b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 80062b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062b8:	699a      	ldr	r2, [r3, #24]
 80062ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062bc:	69db      	ldr	r3, [r3, #28]
 80062be:	3b02      	subs	r3, #2
 80062c0:	429a      	cmp	r2, r3
 80062c2:	d804      	bhi.n	80062ce <f_getfree+0x4a>
			*nclst = fs->free_clst;
 80062c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062c6:	699a      	ldr	r2, [r3, #24]
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	601a      	str	r2, [r3, #0]
 80062cc:	e089      	b.n	80063e2 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 80062ce:	2300      	movs	r3, #0
 80062d0:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 80062d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062d4:	781b      	ldrb	r3, [r3, #0]
 80062d6:	2b01      	cmp	r3, #1
 80062d8:	d128      	bne.n	800632c <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 80062da:	2302      	movs	r3, #2
 80062dc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80062de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062e0:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 80062e2:	f107 0314 	add.w	r3, r7, #20
 80062e6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80062e8:	4618      	mov	r0, r3
 80062ea:	f7fe f88b 	bl	8004404 <get_fat>
 80062ee:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 80062f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062f6:	d103      	bne.n	8006300 <f_getfree+0x7c>
 80062f8:	2301      	movs	r3, #1
 80062fa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80062fe:	e063      	b.n	80063c8 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8006300:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006302:	2b01      	cmp	r3, #1
 8006304:	d103      	bne.n	800630e <f_getfree+0x8a>
 8006306:	2302      	movs	r3, #2
 8006308:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800630c:	e05c      	b.n	80063c8 <f_getfree+0x144>
					if (stat == 0) nfree++;
 800630e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006310:	2b00      	cmp	r3, #0
 8006312:	d102      	bne.n	800631a <f_getfree+0x96>
 8006314:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006316:	3301      	adds	r3, #1
 8006318:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 800631a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800631c:	3301      	adds	r3, #1
 800631e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006322:	69db      	ldr	r3, [r3, #28]
 8006324:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006326:	429a      	cmp	r2, r3
 8006328:	d3db      	bcc.n	80062e2 <f_getfree+0x5e>
 800632a:	e04d      	b.n	80063c8 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 800632c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800632e:	69db      	ldr	r3, [r3, #28]
 8006330:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006334:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006336:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 8006338:	2300      	movs	r3, #0
 800633a:	637b      	str	r3, [r7, #52]	; 0x34
 800633c:	2300      	movs	r3, #0
 800633e:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 8006340:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006342:	2b00      	cmp	r3, #0
 8006344:	d113      	bne.n	800636e <f_getfree+0xea>
							res = move_window(fs, sect++);
 8006346:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006348:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800634a:	1c5a      	adds	r2, r3, #1
 800634c:	63ba      	str	r2, [r7, #56]	; 0x38
 800634e:	4619      	mov	r1, r3
 8006350:	f7fe f80c 	bl	800436c <move_window>
 8006354:	4603      	mov	r3, r0
 8006356:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 800635a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800635e:	2b00      	cmp	r3, #0
 8006360:	d131      	bne.n	80063c6 <f_getfree+0x142>
							p = fs->win;
 8006362:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006364:	3338      	adds	r3, #56	; 0x38
 8006366:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 8006368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800636a:	899b      	ldrh	r3, [r3, #12]
 800636c:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 800636e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006370:	781b      	ldrb	r3, [r3, #0]
 8006372:	2b02      	cmp	r3, #2
 8006374:	d10f      	bne.n	8006396 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 8006376:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006378:	f7fd fde8 	bl	8003f4c <ld_word>
 800637c:	4603      	mov	r3, r0
 800637e:	2b00      	cmp	r3, #0
 8006380:	d102      	bne.n	8006388 <f_getfree+0x104>
 8006382:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006384:	3301      	adds	r3, #1
 8006386:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 8006388:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800638a:	3302      	adds	r3, #2
 800638c:	633b      	str	r3, [r7, #48]	; 0x30
 800638e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006390:	3b02      	subs	r3, #2
 8006392:	637b      	str	r3, [r7, #52]	; 0x34
 8006394:	e010      	b.n	80063b8 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 8006396:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006398:	f7fd fdf0 	bl	8003f7c <ld_dword>
 800639c:	4603      	mov	r3, r0
 800639e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d102      	bne.n	80063ac <f_getfree+0x128>
 80063a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80063a8:	3301      	adds	r3, #1
 80063aa:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 80063ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063ae:	3304      	adds	r3, #4
 80063b0:	633b      	str	r3, [r7, #48]	; 0x30
 80063b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063b4:	3b04      	subs	r3, #4
 80063b6:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 80063b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063ba:	3b01      	subs	r3, #1
 80063bc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80063be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d1bd      	bne.n	8006340 <f_getfree+0xbc>
 80063c4:	e000      	b.n	80063c8 <f_getfree+0x144>
							if (res != FR_OK) break;
 80063c6:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 80063c8:	68bb      	ldr	r3, [r7, #8]
 80063ca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80063cc:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 80063ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063d0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80063d2:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 80063d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063d6:	791a      	ldrb	r2, [r3, #4]
 80063d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063da:	f042 0201 	orr.w	r2, r2, #1
 80063de:	b2d2      	uxtb	r2, r2
 80063e0:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 80063e2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	3748      	adds	r7, #72	; 0x48
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}
	...

080063f0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80063f0:	b480      	push	{r7}
 80063f2:	b087      	sub	sp, #28
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	60f8      	str	r0, [r7, #12]
 80063f8:	60b9      	str	r1, [r7, #8]
 80063fa:	4613      	mov	r3, r2
 80063fc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80063fe:	2301      	movs	r3, #1
 8006400:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8006402:	2300      	movs	r3, #0
 8006404:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8006406:	4b1f      	ldr	r3, [pc, #124]	; (8006484 <FATFS_LinkDriverEx+0x94>)
 8006408:	7a5b      	ldrb	r3, [r3, #9]
 800640a:	b2db      	uxtb	r3, r3
 800640c:	2b00      	cmp	r3, #0
 800640e:	d131      	bne.n	8006474 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8006410:	4b1c      	ldr	r3, [pc, #112]	; (8006484 <FATFS_LinkDriverEx+0x94>)
 8006412:	7a5b      	ldrb	r3, [r3, #9]
 8006414:	b2db      	uxtb	r3, r3
 8006416:	461a      	mov	r2, r3
 8006418:	4b1a      	ldr	r3, [pc, #104]	; (8006484 <FATFS_LinkDriverEx+0x94>)
 800641a:	2100      	movs	r1, #0
 800641c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800641e:	4b19      	ldr	r3, [pc, #100]	; (8006484 <FATFS_LinkDriverEx+0x94>)
 8006420:	7a5b      	ldrb	r3, [r3, #9]
 8006422:	b2db      	uxtb	r3, r3
 8006424:	4a17      	ldr	r2, [pc, #92]	; (8006484 <FATFS_LinkDriverEx+0x94>)
 8006426:	009b      	lsls	r3, r3, #2
 8006428:	4413      	add	r3, r2
 800642a:	68fa      	ldr	r2, [r7, #12]
 800642c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800642e:	4b15      	ldr	r3, [pc, #84]	; (8006484 <FATFS_LinkDriverEx+0x94>)
 8006430:	7a5b      	ldrb	r3, [r3, #9]
 8006432:	b2db      	uxtb	r3, r3
 8006434:	461a      	mov	r2, r3
 8006436:	4b13      	ldr	r3, [pc, #76]	; (8006484 <FATFS_LinkDriverEx+0x94>)
 8006438:	4413      	add	r3, r2
 800643a:	79fa      	ldrb	r2, [r7, #7]
 800643c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800643e:	4b11      	ldr	r3, [pc, #68]	; (8006484 <FATFS_LinkDriverEx+0x94>)
 8006440:	7a5b      	ldrb	r3, [r3, #9]
 8006442:	b2db      	uxtb	r3, r3
 8006444:	1c5a      	adds	r2, r3, #1
 8006446:	b2d1      	uxtb	r1, r2
 8006448:	4a0e      	ldr	r2, [pc, #56]	; (8006484 <FATFS_LinkDriverEx+0x94>)
 800644a:	7251      	strb	r1, [r2, #9]
 800644c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800644e:	7dbb      	ldrb	r3, [r7, #22]
 8006450:	3330      	adds	r3, #48	; 0x30
 8006452:	b2da      	uxtb	r2, r3
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	3301      	adds	r3, #1
 800645c:	223a      	movs	r2, #58	; 0x3a
 800645e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	3302      	adds	r3, #2
 8006464:	222f      	movs	r2, #47	; 0x2f
 8006466:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8006468:	68bb      	ldr	r3, [r7, #8]
 800646a:	3303      	adds	r3, #3
 800646c:	2200      	movs	r2, #0
 800646e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8006470:	2300      	movs	r3, #0
 8006472:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8006474:	7dfb      	ldrb	r3, [r7, #23]
}
 8006476:	4618      	mov	r0, r3
 8006478:	371c      	adds	r7, #28
 800647a:	46bd      	mov	sp, r7
 800647c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006480:	4770      	bx	lr
 8006482:	bf00      	nop
 8006484:	200002c8 	.word	0x200002c8

08006488 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b082      	sub	sp, #8
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
 8006490:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8006492:	2200      	movs	r2, #0
 8006494:	6839      	ldr	r1, [r7, #0]
 8006496:	6878      	ldr	r0, [r7, #4]
 8006498:	f7ff ffaa 	bl	80063f0 <FATFS_LinkDriverEx>
 800649c:	4603      	mov	r3, r0
}
 800649e:	4618      	mov	r0, r3
 80064a0:	3708      	adds	r7, #8
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}
	...

080064a8 <ff_convert>:

WCHAR ff_convert (	/* Converted code, 0 means conversion error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 80064a8:	b480      	push	{r7}
 80064aa:	b089      	sub	sp, #36	; 0x24
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	4603      	mov	r3, r0
 80064b0:	6039      	str	r1, [r7, #0]
 80064b2:	80fb      	strh	r3, [r7, #6]
	const WCHAR *p;
	WCHAR c;
	int i, n, li, hi;


	if (chr < 0x80) {	/* ASCII */
 80064b4:	88fb      	ldrh	r3, [r7, #6]
 80064b6:	2b7f      	cmp	r3, #127	; 0x7f
 80064b8:	d802      	bhi.n	80064c0 <ff_convert+0x18>
		c = chr;
 80064ba:	88fb      	ldrh	r3, [r7, #6]
 80064bc:	837b      	strh	r3, [r7, #26]
 80064be:	e047      	b.n	8006550 <ff_convert+0xa8>
	} else {
		if (dir) {		/* OEM code to unicode */
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d005      	beq.n	80064d2 <ff_convert+0x2a>
			p = oem2uni;
 80064c6:	4b26      	ldr	r3, [pc, #152]	; (8006560 <ff_convert+0xb8>)
 80064c8:	61fb      	str	r3, [r7, #28]
			hi = sizeof oem2uni / 4 - 1;
 80064ca:	f244 2398 	movw	r3, #17048	; 0x4298
 80064ce:	60bb      	str	r3, [r7, #8]
 80064d0:	e004      	b.n	80064dc <ff_convert+0x34>
		} else {		/* Unicode to OEM code */
			p = uni2oem;
 80064d2:	4b24      	ldr	r3, [pc, #144]	; (8006564 <ff_convert+0xbc>)
 80064d4:	61fb      	str	r3, [r7, #28]
			hi = sizeof uni2oem / 4 - 1;
 80064d6:	f244 2398 	movw	r3, #17048	; 0x4298
 80064da:	60bb      	str	r3, [r7, #8]
		}
		li = 0;
 80064dc:	2300      	movs	r3, #0
 80064de:	60fb      	str	r3, [r7, #12]
		for (n = 16; n; n--) {
 80064e0:	2310      	movs	r3, #16
 80064e2:	613b      	str	r3, [r7, #16]
 80064e4:	e023      	b.n	800652e <ff_convert+0x86>
			i = li + (hi - li) / 2;
 80064e6:	68ba      	ldr	r2, [r7, #8]
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	1ad3      	subs	r3, r2, r3
 80064ec:	0fda      	lsrs	r2, r3, #31
 80064ee:	4413      	add	r3, r2
 80064f0:	105b      	asrs	r3, r3, #1
 80064f2:	461a      	mov	r2, r3
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	4413      	add	r3, r2
 80064f8:	617b      	str	r3, [r7, #20]
			if (chr == p[i * 2]) break;
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	009b      	lsls	r3, r3, #2
 80064fe:	461a      	mov	r2, r3
 8006500:	69fb      	ldr	r3, [r7, #28]
 8006502:	4413      	add	r3, r2
 8006504:	881b      	ldrh	r3, [r3, #0]
 8006506:	88fa      	ldrh	r2, [r7, #6]
 8006508:	429a      	cmp	r2, r3
 800650a:	d014      	beq.n	8006536 <ff_convert+0x8e>
			if (chr > p[i * 2])
 800650c:	697b      	ldr	r3, [r7, #20]
 800650e:	009b      	lsls	r3, r3, #2
 8006510:	461a      	mov	r2, r3
 8006512:	69fb      	ldr	r3, [r7, #28]
 8006514:	4413      	add	r3, r2
 8006516:	881b      	ldrh	r3, [r3, #0]
 8006518:	88fa      	ldrh	r2, [r7, #6]
 800651a:	429a      	cmp	r2, r3
 800651c:	d902      	bls.n	8006524 <ff_convert+0x7c>
				li = i;
 800651e:	697b      	ldr	r3, [r7, #20]
 8006520:	60fb      	str	r3, [r7, #12]
 8006522:	e001      	b.n	8006528 <ff_convert+0x80>
			else
				hi = i;
 8006524:	697b      	ldr	r3, [r7, #20]
 8006526:	60bb      	str	r3, [r7, #8]
		for (n = 16; n; n--) {
 8006528:	693b      	ldr	r3, [r7, #16]
 800652a:	3b01      	subs	r3, #1
 800652c:	613b      	str	r3, [r7, #16]
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d1d8      	bne.n	80064e6 <ff_convert+0x3e>
 8006534:	e000      	b.n	8006538 <ff_convert+0x90>
			if (chr == p[i * 2]) break;
 8006536:	bf00      	nop
		}
		c = n ? p[i * 2 + 1] : 0;
 8006538:	693b      	ldr	r3, [r7, #16]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d006      	beq.n	800654c <ff_convert+0xa4>
 800653e:	697b      	ldr	r3, [r7, #20]
 8006540:	009b      	lsls	r3, r3, #2
 8006542:	3302      	adds	r3, #2
 8006544:	69fa      	ldr	r2, [r7, #28]
 8006546:	4413      	add	r3, r2
 8006548:	881b      	ldrh	r3, [r3, #0]
 800654a:	e000      	b.n	800654e <ff_convert+0xa6>
 800654c:	2300      	movs	r3, #0
 800654e:	837b      	strh	r3, [r7, #26]
	}

	return c;
 8006550:	8b7b      	ldrh	r3, [r7, #26]
}
 8006552:	4618      	mov	r0, r3
 8006554:	3724      	adds	r7, #36	; 0x24
 8006556:	46bd      	mov	sp, r7
 8006558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655c:	4770      	bx	lr
 800655e:	bf00      	nop
 8006560:	08019ea8 	.word	0x08019ea8
 8006564:	08009444 	.word	0x08009444

08006568 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8006568:	b480      	push	{r7}
 800656a:	b087      	sub	sp, #28
 800656c:	af00      	add	r7, sp, #0
 800656e:	4603      	mov	r3, r0
 8006570:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8006572:	88fb      	ldrh	r3, [r7, #6]
 8006574:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006578:	d201      	bcs.n	800657e <ff_wtoupper+0x16>
 800657a:	4b3e      	ldr	r3, [pc, #248]	; (8006674 <ff_wtoupper+0x10c>)
 800657c:	e000      	b.n	8006580 <ff_wtoupper+0x18>
 800657e:	4b3e      	ldr	r3, [pc, #248]	; (8006678 <ff_wtoupper+0x110>)
 8006580:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8006582:	697b      	ldr	r3, [r7, #20]
 8006584:	1c9a      	adds	r2, r3, #2
 8006586:	617a      	str	r2, [r7, #20]
 8006588:	881b      	ldrh	r3, [r3, #0]
 800658a:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800658c:	8a7b      	ldrh	r3, [r7, #18]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d068      	beq.n	8006664 <ff_wtoupper+0xfc>
 8006592:	88fa      	ldrh	r2, [r7, #6]
 8006594:	8a7b      	ldrh	r3, [r7, #18]
 8006596:	429a      	cmp	r2, r3
 8006598:	d364      	bcc.n	8006664 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800659a:	697b      	ldr	r3, [r7, #20]
 800659c:	1c9a      	adds	r2, r3, #2
 800659e:	617a      	str	r2, [r7, #20]
 80065a0:	881b      	ldrh	r3, [r3, #0]
 80065a2:	823b      	strh	r3, [r7, #16]
 80065a4:	8a3b      	ldrh	r3, [r7, #16]
 80065a6:	0a1b      	lsrs	r3, r3, #8
 80065a8:	81fb      	strh	r3, [r7, #14]
 80065aa:	8a3b      	ldrh	r3, [r7, #16]
 80065ac:	b2db      	uxtb	r3, r3
 80065ae:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 80065b0:	88fa      	ldrh	r2, [r7, #6]
 80065b2:	8a79      	ldrh	r1, [r7, #18]
 80065b4:	8a3b      	ldrh	r3, [r7, #16]
 80065b6:	440b      	add	r3, r1
 80065b8:	429a      	cmp	r2, r3
 80065ba:	da49      	bge.n	8006650 <ff_wtoupper+0xe8>
			switch (cmd) {
 80065bc:	89fb      	ldrh	r3, [r7, #14]
 80065be:	2b08      	cmp	r3, #8
 80065c0:	d84f      	bhi.n	8006662 <ff_wtoupper+0xfa>
 80065c2:	a201      	add	r2, pc, #4	; (adr r2, 80065c8 <ff_wtoupper+0x60>)
 80065c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065c8:	080065ed 	.word	0x080065ed
 80065cc:	080065ff 	.word	0x080065ff
 80065d0:	08006615 	.word	0x08006615
 80065d4:	0800661d 	.word	0x0800661d
 80065d8:	08006625 	.word	0x08006625
 80065dc:	0800662d 	.word	0x0800662d
 80065e0:	08006635 	.word	0x08006635
 80065e4:	0800663d 	.word	0x0800663d
 80065e8:	08006645 	.word	0x08006645
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 80065ec:	88fa      	ldrh	r2, [r7, #6]
 80065ee:	8a7b      	ldrh	r3, [r7, #18]
 80065f0:	1ad3      	subs	r3, r2, r3
 80065f2:	005b      	lsls	r3, r3, #1
 80065f4:	697a      	ldr	r2, [r7, #20]
 80065f6:	4413      	add	r3, r2
 80065f8:	881b      	ldrh	r3, [r3, #0]
 80065fa:	80fb      	strh	r3, [r7, #6]
 80065fc:	e027      	b.n	800664e <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 80065fe:	88fa      	ldrh	r2, [r7, #6]
 8006600:	8a7b      	ldrh	r3, [r7, #18]
 8006602:	1ad3      	subs	r3, r2, r3
 8006604:	b29b      	uxth	r3, r3
 8006606:	f003 0301 	and.w	r3, r3, #1
 800660a:	b29b      	uxth	r3, r3
 800660c:	88fa      	ldrh	r2, [r7, #6]
 800660e:	1ad3      	subs	r3, r2, r3
 8006610:	80fb      	strh	r3, [r7, #6]
 8006612:	e01c      	b.n	800664e <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8006614:	88fb      	ldrh	r3, [r7, #6]
 8006616:	3b10      	subs	r3, #16
 8006618:	80fb      	strh	r3, [r7, #6]
 800661a:	e018      	b.n	800664e <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800661c:	88fb      	ldrh	r3, [r7, #6]
 800661e:	3b20      	subs	r3, #32
 8006620:	80fb      	strh	r3, [r7, #6]
 8006622:	e014      	b.n	800664e <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8006624:	88fb      	ldrh	r3, [r7, #6]
 8006626:	3b30      	subs	r3, #48	; 0x30
 8006628:	80fb      	strh	r3, [r7, #6]
 800662a:	e010      	b.n	800664e <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800662c:	88fb      	ldrh	r3, [r7, #6]
 800662e:	3b1a      	subs	r3, #26
 8006630:	80fb      	strh	r3, [r7, #6]
 8006632:	e00c      	b.n	800664e <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8006634:	88fb      	ldrh	r3, [r7, #6]
 8006636:	3308      	adds	r3, #8
 8006638:	80fb      	strh	r3, [r7, #6]
 800663a:	e008      	b.n	800664e <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800663c:	88fb      	ldrh	r3, [r7, #6]
 800663e:	3b50      	subs	r3, #80	; 0x50
 8006640:	80fb      	strh	r3, [r7, #6]
 8006642:	e004      	b.n	800664e <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8006644:	88fb      	ldrh	r3, [r7, #6]
 8006646:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800664a:	80fb      	strh	r3, [r7, #6]
 800664c:	bf00      	nop
			}
			break;
 800664e:	e008      	b.n	8006662 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8006650:	89fb      	ldrh	r3, [r7, #14]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d195      	bne.n	8006582 <ff_wtoupper+0x1a>
 8006656:	8a3b      	ldrh	r3, [r7, #16]
 8006658:	005b      	lsls	r3, r3, #1
 800665a:	697a      	ldr	r2, [r7, #20]
 800665c:	4413      	add	r3, r2
 800665e:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8006660:	e78f      	b.n	8006582 <ff_wtoupper+0x1a>
			break;
 8006662:	bf00      	nop
	}

	return chr;
 8006664:	88fb      	ldrh	r3, [r7, #6]
}
 8006666:	4618      	mov	r0, r3
 8006668:	371c      	adds	r7, #28
 800666a:	46bd      	mov	sp, r7
 800666c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006670:	4770      	bx	lr
 8006672:	bf00      	nop
 8006674:	0802a90c 	.word	0x0802a90c
 8006678:	0802ab00 	.word	0x0802ab00

0800667c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 800667c:	b580      	push	{r7, lr}
 800667e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8006680:	4904      	ldr	r1, [pc, #16]	; (8006694 <MX_FATFS_Init+0x18>)
 8006682:	4805      	ldr	r0, [pc, #20]	; (8006698 <MX_FATFS_Init+0x1c>)
 8006684:	f7ff ff00 	bl	8006488 <FATFS_LinkDriver>
 8006688:	4603      	mov	r3, r0
 800668a:	461a      	mov	r2, r3
 800668c:	4b03      	ldr	r3, [pc, #12]	; (800669c <MX_FATFS_Init+0x20>)
 800668e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 8006690:	bf00      	nop
 8006692:	bd80      	pop	{r7, pc}
 8006694:	200002e8 	.word	0x200002e8
 8006698:	2000000c 	.word	0x2000000c
 800669c:	200002ec 	.word	0x200002ec

080066a0 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 80066a4:	2200      	movs	r2, #0
 80066a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80066aa:	4804      	ldr	r0, [pc, #16]	; (80066bc <SELECT+0x1c>)
 80066ac:	f7fb f8b8 	bl	8001820 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80066b0:	2001      	movs	r0, #1
 80066b2:	f7fa fbd5 	bl	8000e60 <HAL_Delay>
}
 80066b6:	bf00      	nop
 80066b8:	bd80      	pop	{r7, pc}
 80066ba:	bf00      	nop
 80066bc:	40020400 	.word	0x40020400

080066c0 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 80066c4:	2201      	movs	r2, #1
 80066c6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80066ca:	4804      	ldr	r0, [pc, #16]	; (80066dc <DESELECT+0x1c>)
 80066cc:	f7fb f8a8 	bl	8001820 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80066d0:	2001      	movs	r0, #1
 80066d2:	f7fa fbc5 	bl	8000e60 <HAL_Delay>
}
 80066d6:	bf00      	nop
 80066d8:	bd80      	pop	{r7, pc}
 80066da:	bf00      	nop
 80066dc:	40020400 	.word	0x40020400

080066e0 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b082      	sub	sp, #8
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	4603      	mov	r3, r0
 80066e8:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80066ea:	bf00      	nop
 80066ec:	4b08      	ldr	r3, [pc, #32]	; (8006710 <SPI_TxByte+0x30>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	f003 0302 	and.w	r3, r3, #2
 80066f6:	2b02      	cmp	r3, #2
 80066f8:	d1f8      	bne.n	80066ec <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 80066fa:	1df9      	adds	r1, r7, #7
 80066fc:	2364      	movs	r3, #100	; 0x64
 80066fe:	2201      	movs	r2, #1
 8006700:	4803      	ldr	r0, [pc, #12]	; (8006710 <SPI_TxByte+0x30>)
 8006702:	f7fb fd74 	bl	80021ee <HAL_SPI_Transmit>
}
 8006706:	bf00      	nop
 8006708:	3708      	adds	r7, #8
 800670a:	46bd      	mov	sp, r7
 800670c:	bd80      	pop	{r7, pc}
 800670e:	bf00      	nop
 8006710:	200023c4 	.word	0x200023c4

08006714 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b082      	sub	sp, #8
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
 800671c:	460b      	mov	r3, r1
 800671e:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8006720:	bf00      	nop
 8006722:	4b08      	ldr	r3, [pc, #32]	; (8006744 <SPI_TxBuffer+0x30>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	689b      	ldr	r3, [r3, #8]
 8006728:	f003 0302 	and.w	r3, r3, #2
 800672c:	2b02      	cmp	r3, #2
 800672e:	d1f8      	bne.n	8006722 <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8006730:	887a      	ldrh	r2, [r7, #2]
 8006732:	2364      	movs	r3, #100	; 0x64
 8006734:	6879      	ldr	r1, [r7, #4]
 8006736:	4803      	ldr	r0, [pc, #12]	; (8006744 <SPI_TxBuffer+0x30>)
 8006738:	f7fb fd59 	bl	80021ee <HAL_SPI_Transmit>
}
 800673c:	bf00      	nop
 800673e:	3708      	adds	r7, #8
 8006740:	46bd      	mov	sp, r7
 8006742:	bd80      	pop	{r7, pc}
 8006744:	200023c4 	.word	0x200023c4

08006748 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b084      	sub	sp, #16
 800674c:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 800674e:	23ff      	movs	r3, #255	; 0xff
 8006750:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8006752:	bf00      	nop
 8006754:	4b09      	ldr	r3, [pc, #36]	; (800677c <SPI_RxByte+0x34>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	689b      	ldr	r3, [r3, #8]
 800675a:	f003 0302 	and.w	r3, r3, #2
 800675e:	2b02      	cmp	r3, #2
 8006760:	d1f8      	bne.n	8006754 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8006762:	1dba      	adds	r2, r7, #6
 8006764:	1df9      	adds	r1, r7, #7
 8006766:	2364      	movs	r3, #100	; 0x64
 8006768:	9300      	str	r3, [sp, #0]
 800676a:	2301      	movs	r3, #1
 800676c:	4803      	ldr	r0, [pc, #12]	; (800677c <SPI_RxByte+0x34>)
 800676e:	f7fb fe9d 	bl	80024ac <HAL_SPI_TransmitReceive>

	return data;
 8006772:	79bb      	ldrb	r3, [r7, #6]
}
 8006774:	4618      	mov	r0, r3
 8006776:	3708      	adds	r7, #8
 8006778:	46bd      	mov	sp, r7
 800677a:	bd80      	pop	{r7, pc}
 800677c:	200023c4 	.word	0x200023c4

08006780 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b082      	sub	sp, #8
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 8006788:	f7ff ffde 	bl	8006748 <SPI_RxByte>
 800678c:	4603      	mov	r3, r0
 800678e:	461a      	mov	r2, r3
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	701a      	strb	r2, [r3, #0]
}
 8006794:	bf00      	nop
 8006796:	3708      	adds	r7, #8
 8006798:	46bd      	mov	sp, r7
 800679a:	bd80      	pop	{r7, pc}

0800679c <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b082      	sub	sp, #8
 80067a0:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 80067a2:	4b0a      	ldr	r3, [pc, #40]	; (80067cc <SD_ReadyWait+0x30>)
 80067a4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80067a8:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 80067aa:	f7ff ffcd 	bl	8006748 <SPI_RxByte>
 80067ae:	4603      	mov	r3, r0
 80067b0:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 80067b2:	79fb      	ldrb	r3, [r7, #7]
 80067b4:	2bff      	cmp	r3, #255	; 0xff
 80067b6:	d003      	beq.n	80067c0 <SD_ReadyWait+0x24>
 80067b8:	4b04      	ldr	r3, [pc, #16]	; (80067cc <SD_ReadyWait+0x30>)
 80067ba:	881b      	ldrh	r3, [r3, #0]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d1f4      	bne.n	80067aa <SD_ReadyWait+0xe>

	return res;
 80067c0:	79fb      	ldrb	r3, [r7, #7]
}
 80067c2:	4618      	mov	r0, r3
 80067c4:	3708      	adds	r7, #8
 80067c6:	46bd      	mov	sp, r7
 80067c8:	bd80      	pop	{r7, pc}
 80067ca:	bf00      	nop
 80067cc:	20002358 	.word	0x20002358

080067d0 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void) 
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b084      	sub	sp, #16
 80067d4:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 80067d6:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80067da:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 80067dc:	f7ff ff70 	bl	80066c0 <DESELECT>
	for(int i = 0; i < 10; i++)
 80067e0:	2300      	movs	r3, #0
 80067e2:	60bb      	str	r3, [r7, #8]
 80067e4:	e005      	b.n	80067f2 <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 80067e6:	20ff      	movs	r0, #255	; 0xff
 80067e8:	f7ff ff7a 	bl	80066e0 <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	3301      	adds	r3, #1
 80067f0:	60bb      	str	r3, [r7, #8]
 80067f2:	68bb      	ldr	r3, [r7, #8]
 80067f4:	2b09      	cmp	r3, #9
 80067f6:	ddf6      	ble.n	80067e6 <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 80067f8:	f7ff ff52 	bl	80066a0 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 80067fc:	2340      	movs	r3, #64	; 0x40
 80067fe:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 8006800:	2300      	movs	r3, #0
 8006802:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 8006804:	2300      	movs	r3, #0
 8006806:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 8006808:	2300      	movs	r3, #0
 800680a:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 800680c:	2300      	movs	r3, #0
 800680e:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 8006810:	2395      	movs	r3, #149	; 0x95
 8006812:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 8006814:	463b      	mov	r3, r7
 8006816:	2106      	movs	r1, #6
 8006818:	4618      	mov	r0, r3
 800681a:	f7ff ff7b 	bl	8006714 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 800681e:	e002      	b.n	8006826 <SD_PowerOn+0x56>
	{
		cnt--;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	3b01      	subs	r3, #1
 8006824:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 8006826:	f7ff ff8f 	bl	8006748 <SPI_RxByte>
 800682a:	4603      	mov	r3, r0
 800682c:	2b01      	cmp	r3, #1
 800682e:	d002      	beq.n	8006836 <SD_PowerOn+0x66>
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d1f4      	bne.n	8006820 <SD_PowerOn+0x50>
	}

	DESELECT();
 8006836:	f7ff ff43 	bl	80066c0 <DESELECT>
	SPI_TxByte(0XFF);
 800683a:	20ff      	movs	r0, #255	; 0xff
 800683c:	f7ff ff50 	bl	80066e0 <SPI_TxByte>

	PowerFlag = 1;
 8006840:	4b03      	ldr	r3, [pc, #12]	; (8006850 <SD_PowerOn+0x80>)
 8006842:	2201      	movs	r2, #1
 8006844:	701a      	strb	r2, [r3, #0]
}
 8006846:	bf00      	nop
 8006848:	3710      	adds	r7, #16
 800684a:	46bd      	mov	sp, r7
 800684c:	bd80      	pop	{r7, pc}
 800684e:	bf00      	nop
 8006850:	200002d5 	.word	0x200002d5

08006854 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void) 
{
 8006854:	b480      	push	{r7}
 8006856:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8006858:	4b03      	ldr	r3, [pc, #12]	; (8006868 <SD_PowerOff+0x14>)
 800685a:	2200      	movs	r2, #0
 800685c:	701a      	strb	r2, [r3, #0]
}
 800685e:	bf00      	nop
 8006860:	46bd      	mov	sp, r7
 8006862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006866:	4770      	bx	lr
 8006868:	200002d5 	.word	0x200002d5

0800686c <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void) 
{
 800686c:	b480      	push	{r7}
 800686e:	af00      	add	r7, sp, #0
	return PowerFlag;
 8006870:	4b03      	ldr	r3, [pc, #12]	; (8006880 <SD_CheckPower+0x14>)
 8006872:	781b      	ldrb	r3, [r3, #0]
}
 8006874:	4618      	mov	r0, r3
 8006876:	46bd      	mov	sp, r7
 8006878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687c:	4770      	bx	lr
 800687e:	bf00      	nop
 8006880:	200002d5 	.word	0x200002d5

08006884 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8006884:	b580      	push	{r7, lr}
 8006886:	b084      	sub	sp, #16
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
 800688c:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 800688e:	4b13      	ldr	r3, [pc, #76]	; (80068dc <SD_RxDataBlock+0x58>)
 8006890:	22c8      	movs	r2, #200	; 0xc8
 8006892:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 8006894:	f7ff ff58 	bl	8006748 <SPI_RxByte>
 8006898:	4603      	mov	r3, r0
 800689a:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 800689c:	7bfb      	ldrb	r3, [r7, #15]
 800689e:	2bff      	cmp	r3, #255	; 0xff
 80068a0:	d103      	bne.n	80068aa <SD_RxDataBlock+0x26>
 80068a2:	4b0e      	ldr	r3, [pc, #56]	; (80068dc <SD_RxDataBlock+0x58>)
 80068a4:	881b      	ldrh	r3, [r3, #0]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d1f4      	bne.n	8006894 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 80068aa:	7bfb      	ldrb	r3, [r7, #15]
 80068ac:	2bfe      	cmp	r3, #254	; 0xfe
 80068ae:	d001      	beq.n	80068b4 <SD_RxDataBlock+0x30>
 80068b0:	2300      	movs	r3, #0
 80068b2:	e00f      	b.n	80068d4 <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	1c5a      	adds	r2, r3, #1
 80068b8:	607a      	str	r2, [r7, #4]
 80068ba:	4618      	mov	r0, r3
 80068bc:	f7ff ff60 	bl	8006780 <SPI_RxBytePtr>
	} while(len--);
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	1e5a      	subs	r2, r3, #1
 80068c4:	603a      	str	r2, [r7, #0]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d1f4      	bne.n	80068b4 <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 80068ca:	f7ff ff3d 	bl	8006748 <SPI_RxByte>
	SPI_RxByte();
 80068ce:	f7ff ff3b 	bl	8006748 <SPI_RxByte>

	return TRUE;
 80068d2:	2301      	movs	r3, #1
}
 80068d4:	4618      	mov	r0, r3
 80068d6:	3710      	adds	r7, #16
 80068d8:	46bd      	mov	sp, r7
 80068da:	bd80      	pop	{r7, pc}
 80068dc:	2000235a 	.word	0x2000235a

080068e0 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b084      	sub	sp, #16
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
 80068e8:	460b      	mov	r3, r1
 80068ea:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 80068ec:	2300      	movs	r3, #0
 80068ee:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 80068f0:	f7ff ff54 	bl	800679c <SD_ReadyWait>
 80068f4:	4603      	mov	r3, r0
 80068f6:	2bff      	cmp	r3, #255	; 0xff
 80068f8:	d001      	beq.n	80068fe <SD_TxDataBlock+0x1e>
 80068fa:	2300      	movs	r3, #0
 80068fc:	e02f      	b.n	800695e <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 80068fe:	78fb      	ldrb	r3, [r7, #3]
 8006900:	4618      	mov	r0, r3
 8006902:	f7ff feed 	bl	80066e0 <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 8006906:	78fb      	ldrb	r3, [r7, #3]
 8006908:	2bfd      	cmp	r3, #253	; 0xfd
 800690a:	d020      	beq.n	800694e <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 800690c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006910:	6878      	ldr	r0, [r7, #4]
 8006912:	f7ff feff 	bl	8006714 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 8006916:	f7ff ff17 	bl	8006748 <SPI_RxByte>
		SPI_RxByte();
 800691a:	f7ff ff15 	bl	8006748 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 800691e:	e00b      	b.n	8006938 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 8006920:	f7ff ff12 	bl	8006748 <SPI_RxByte>
 8006924:	4603      	mov	r3, r0
 8006926:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 8006928:	7bfb      	ldrb	r3, [r7, #15]
 800692a:	f003 031f 	and.w	r3, r3, #31
 800692e:	2b05      	cmp	r3, #5
 8006930:	d006      	beq.n	8006940 <SD_TxDataBlock+0x60>
			i++;
 8006932:	7bbb      	ldrb	r3, [r7, #14]
 8006934:	3301      	adds	r3, #1
 8006936:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 8006938:	7bbb      	ldrb	r3, [r7, #14]
 800693a:	2b40      	cmp	r3, #64	; 0x40
 800693c:	d9f0      	bls.n	8006920 <SD_TxDataBlock+0x40>
 800693e:	e000      	b.n	8006942 <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 8006940:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 8006942:	bf00      	nop
 8006944:	f7ff ff00 	bl	8006748 <SPI_RxByte>
 8006948:	4603      	mov	r3, r0
 800694a:	2b00      	cmp	r3, #0
 800694c:	d0fa      	beq.n	8006944 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 800694e:	7bfb      	ldrb	r3, [r7, #15]
 8006950:	f003 031f 	and.w	r3, r3, #31
 8006954:	2b05      	cmp	r3, #5
 8006956:	d101      	bne.n	800695c <SD_TxDataBlock+0x7c>
 8006958:	2301      	movs	r3, #1
 800695a:	e000      	b.n	800695e <SD_TxDataBlock+0x7e>

	return FALSE;
 800695c:	2300      	movs	r3, #0
}
 800695e:	4618      	mov	r0, r3
 8006960:	3710      	adds	r7, #16
 8006962:	46bd      	mov	sp, r7
 8006964:	bd80      	pop	{r7, pc}

08006966 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8006966:	b580      	push	{r7, lr}
 8006968:	b084      	sub	sp, #16
 800696a:	af00      	add	r7, sp, #0
 800696c:	4603      	mov	r3, r0
 800696e:	6039      	str	r1, [r7, #0]
 8006970:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 8006972:	f7ff ff13 	bl	800679c <SD_ReadyWait>
 8006976:	4603      	mov	r3, r0
 8006978:	2bff      	cmp	r3, #255	; 0xff
 800697a:	d001      	beq.n	8006980 <SD_SendCmd+0x1a>
 800697c:	23ff      	movs	r3, #255	; 0xff
 800697e:	e042      	b.n	8006a06 <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 8006980:	79fb      	ldrb	r3, [r7, #7]
 8006982:	4618      	mov	r0, r3
 8006984:	f7ff feac 	bl	80066e0 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	0e1b      	lsrs	r3, r3, #24
 800698c:	b2db      	uxtb	r3, r3
 800698e:	4618      	mov	r0, r3
 8006990:	f7ff fea6 	bl	80066e0 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	0c1b      	lsrs	r3, r3, #16
 8006998:	b2db      	uxtb	r3, r3
 800699a:	4618      	mov	r0, r3
 800699c:	f7ff fea0 	bl	80066e0 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	0a1b      	lsrs	r3, r3, #8
 80069a4:	b2db      	uxtb	r3, r3
 80069a6:	4618      	mov	r0, r3
 80069a8:	f7ff fe9a 	bl	80066e0 <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	b2db      	uxtb	r3, r3
 80069b0:	4618      	mov	r0, r3
 80069b2:	f7ff fe95 	bl	80066e0 <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 80069b6:	79fb      	ldrb	r3, [r7, #7]
 80069b8:	2b40      	cmp	r3, #64	; 0x40
 80069ba:	d102      	bne.n	80069c2 <SD_SendCmd+0x5c>
 80069bc:	2395      	movs	r3, #149	; 0x95
 80069be:	73fb      	strb	r3, [r7, #15]
 80069c0:	e007      	b.n	80069d2 <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 80069c2:	79fb      	ldrb	r3, [r7, #7]
 80069c4:	2b48      	cmp	r3, #72	; 0x48
 80069c6:	d102      	bne.n	80069ce <SD_SendCmd+0x68>
 80069c8:	2387      	movs	r3, #135	; 0x87
 80069ca:	73fb      	strb	r3, [r7, #15]
 80069cc:	e001      	b.n	80069d2 <SD_SendCmd+0x6c>
	else crc = 1;
 80069ce:	2301      	movs	r3, #1
 80069d0:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 80069d2:	7bfb      	ldrb	r3, [r7, #15]
 80069d4:	4618      	mov	r0, r3
 80069d6:	f7ff fe83 	bl	80066e0 <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 80069da:	79fb      	ldrb	r3, [r7, #7]
 80069dc:	2b4c      	cmp	r3, #76	; 0x4c
 80069de:	d101      	bne.n	80069e4 <SD_SendCmd+0x7e>
 80069e0:	f7ff feb2 	bl	8006748 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 80069e4:	230a      	movs	r3, #10
 80069e6:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 80069e8:	f7ff feae 	bl	8006748 <SPI_RxByte>
 80069ec:	4603      	mov	r3, r0
 80069ee:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 80069f0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	da05      	bge.n	8006a04 <SD_SendCmd+0x9e>
 80069f8:	7bbb      	ldrb	r3, [r7, #14]
 80069fa:	3b01      	subs	r3, #1
 80069fc:	73bb      	strb	r3, [r7, #14]
 80069fe:	7bbb      	ldrb	r3, [r7, #14]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d1f1      	bne.n	80069e8 <SD_SendCmd+0x82>

	return res;
 8006a04:	7b7b      	ldrb	r3, [r7, #13]
}
 8006a06:	4618      	mov	r0, r3
 8006a08:	3710      	adds	r7, #16
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	bd80      	pop	{r7, pc}
	...

08006a10 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 8006a10:	b590      	push	{r4, r7, lr}
 8006a12:	b085      	sub	sp, #20
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	4603      	mov	r3, r0
 8006a18:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 8006a1a:	79fb      	ldrb	r3, [r7, #7]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d001      	beq.n	8006a24 <SD_disk_initialize+0x14>
 8006a20:	2301      	movs	r3, #1
 8006a22:	e0d1      	b.n	8006bc8 <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 8006a24:	4b6a      	ldr	r3, [pc, #424]	; (8006bd0 <SD_disk_initialize+0x1c0>)
 8006a26:	781b      	ldrb	r3, [r3, #0]
 8006a28:	b2db      	uxtb	r3, r3
 8006a2a:	f003 0302 	and.w	r3, r3, #2
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d003      	beq.n	8006a3a <SD_disk_initialize+0x2a>
 8006a32:	4b67      	ldr	r3, [pc, #412]	; (8006bd0 <SD_disk_initialize+0x1c0>)
 8006a34:	781b      	ldrb	r3, [r3, #0]
 8006a36:	b2db      	uxtb	r3, r3
 8006a38:	e0c6      	b.n	8006bc8 <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 8006a3a:	f7ff fec9 	bl	80067d0 <SD_PowerOn>

	/* slave select */
	SELECT();
 8006a3e:	f7ff fe2f 	bl	80066a0 <SELECT>

	/* check disk type */
	type = 0;
 8006a42:	2300      	movs	r3, #0
 8006a44:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 8006a46:	2100      	movs	r1, #0
 8006a48:	2040      	movs	r0, #64	; 0x40
 8006a4a:	f7ff ff8c 	bl	8006966 <SD_SendCmd>
 8006a4e:	4603      	mov	r3, r0
 8006a50:	2b01      	cmp	r3, #1
 8006a52:	f040 80a1 	bne.w	8006b98 <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 8006a56:	4b5f      	ldr	r3, [pc, #380]	; (8006bd4 <SD_disk_initialize+0x1c4>)
 8006a58:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006a5c:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8006a5e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006a62:	2048      	movs	r0, #72	; 0x48
 8006a64:	f7ff ff7f 	bl	8006966 <SD_SendCmd>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	2b01      	cmp	r3, #1
 8006a6c:	d155      	bne.n	8006b1a <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 8006a6e:	2300      	movs	r3, #0
 8006a70:	73fb      	strb	r3, [r7, #15]
 8006a72:	e00c      	b.n	8006a8e <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 8006a74:	7bfc      	ldrb	r4, [r7, #15]
 8006a76:	f7ff fe67 	bl	8006748 <SPI_RxByte>
 8006a7a:	4603      	mov	r3, r0
 8006a7c:	461a      	mov	r2, r3
 8006a7e:	f107 0310 	add.w	r3, r7, #16
 8006a82:	4423      	add	r3, r4
 8006a84:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 8006a88:	7bfb      	ldrb	r3, [r7, #15]
 8006a8a:	3301      	adds	r3, #1
 8006a8c:	73fb      	strb	r3, [r7, #15]
 8006a8e:	7bfb      	ldrb	r3, [r7, #15]
 8006a90:	2b03      	cmp	r3, #3
 8006a92:	d9ef      	bls.n	8006a74 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8006a94:	7abb      	ldrb	r3, [r7, #10]
 8006a96:	2b01      	cmp	r3, #1
 8006a98:	d17e      	bne.n	8006b98 <SD_disk_initialize+0x188>
 8006a9a:	7afb      	ldrb	r3, [r7, #11]
 8006a9c:	2baa      	cmp	r3, #170	; 0xaa
 8006a9e:	d17b      	bne.n	8006b98 <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8006aa0:	2100      	movs	r1, #0
 8006aa2:	2077      	movs	r0, #119	; 0x77
 8006aa4:	f7ff ff5f 	bl	8006966 <SD_SendCmd>
 8006aa8:	4603      	mov	r3, r0
 8006aaa:	2b01      	cmp	r3, #1
 8006aac:	d807      	bhi.n	8006abe <SD_disk_initialize+0xae>
 8006aae:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8006ab2:	2069      	movs	r0, #105	; 0x69
 8006ab4:	f7ff ff57 	bl	8006966 <SD_SendCmd>
 8006ab8:	4603      	mov	r3, r0
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d004      	beq.n	8006ac8 <SD_disk_initialize+0xb8>
				} while (Timer1);
 8006abe:	4b45      	ldr	r3, [pc, #276]	; (8006bd4 <SD_disk_initialize+0x1c4>)
 8006ac0:	881b      	ldrh	r3, [r3, #0]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d1ec      	bne.n	8006aa0 <SD_disk_initialize+0x90>
 8006ac6:	e000      	b.n	8006aca <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8006ac8:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8006aca:	4b42      	ldr	r3, [pc, #264]	; (8006bd4 <SD_disk_initialize+0x1c4>)
 8006acc:	881b      	ldrh	r3, [r3, #0]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d062      	beq.n	8006b98 <SD_disk_initialize+0x188>
 8006ad2:	2100      	movs	r1, #0
 8006ad4:	207a      	movs	r0, #122	; 0x7a
 8006ad6:	f7ff ff46 	bl	8006966 <SD_SendCmd>
 8006ada:	4603      	mov	r3, r0
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d15b      	bne.n	8006b98 <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	73fb      	strb	r3, [r7, #15]
 8006ae4:	e00c      	b.n	8006b00 <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 8006ae6:	7bfc      	ldrb	r4, [r7, #15]
 8006ae8:	f7ff fe2e 	bl	8006748 <SPI_RxByte>
 8006aec:	4603      	mov	r3, r0
 8006aee:	461a      	mov	r2, r3
 8006af0:	f107 0310 	add.w	r3, r7, #16
 8006af4:	4423      	add	r3, r4
 8006af6:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 8006afa:	7bfb      	ldrb	r3, [r7, #15]
 8006afc:	3301      	adds	r3, #1
 8006afe:	73fb      	strb	r3, [r7, #15]
 8006b00:	7bfb      	ldrb	r3, [r7, #15]
 8006b02:	2b03      	cmp	r3, #3
 8006b04:	d9ef      	bls.n	8006ae6 <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 8006b06:	7a3b      	ldrb	r3, [r7, #8]
 8006b08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d001      	beq.n	8006b14 <SD_disk_initialize+0x104>
 8006b10:	230c      	movs	r3, #12
 8006b12:	e000      	b.n	8006b16 <SD_disk_initialize+0x106>
 8006b14:	2304      	movs	r3, #4
 8006b16:	73bb      	strb	r3, [r7, #14]
 8006b18:	e03e      	b.n	8006b98 <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8006b1a:	2100      	movs	r1, #0
 8006b1c:	2077      	movs	r0, #119	; 0x77
 8006b1e:	f7ff ff22 	bl	8006966 <SD_SendCmd>
 8006b22:	4603      	mov	r3, r0
 8006b24:	2b01      	cmp	r3, #1
 8006b26:	d808      	bhi.n	8006b3a <SD_disk_initialize+0x12a>
 8006b28:	2100      	movs	r1, #0
 8006b2a:	2069      	movs	r0, #105	; 0x69
 8006b2c:	f7ff ff1b 	bl	8006966 <SD_SendCmd>
 8006b30:	4603      	mov	r3, r0
 8006b32:	2b01      	cmp	r3, #1
 8006b34:	d801      	bhi.n	8006b3a <SD_disk_initialize+0x12a>
 8006b36:	2302      	movs	r3, #2
 8006b38:	e000      	b.n	8006b3c <SD_disk_initialize+0x12c>
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 8006b3e:	7bbb      	ldrb	r3, [r7, #14]
 8006b40:	2b02      	cmp	r3, #2
 8006b42:	d10e      	bne.n	8006b62 <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8006b44:	2100      	movs	r1, #0
 8006b46:	2077      	movs	r0, #119	; 0x77
 8006b48:	f7ff ff0d 	bl	8006966 <SD_SendCmd>
 8006b4c:	4603      	mov	r3, r0
 8006b4e:	2b01      	cmp	r3, #1
 8006b50:	d80e      	bhi.n	8006b70 <SD_disk_initialize+0x160>
 8006b52:	2100      	movs	r1, #0
 8006b54:	2069      	movs	r0, #105	; 0x69
 8006b56:	f7ff ff06 	bl	8006966 <SD_SendCmd>
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d107      	bne.n	8006b70 <SD_disk_initialize+0x160>
 8006b60:	e00c      	b.n	8006b7c <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8006b62:	2100      	movs	r1, #0
 8006b64:	2041      	movs	r0, #65	; 0x41
 8006b66:	f7ff fefe 	bl	8006966 <SD_SendCmd>
 8006b6a:	4603      	mov	r3, r0
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d004      	beq.n	8006b7a <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 8006b70:	4b18      	ldr	r3, [pc, #96]	; (8006bd4 <SD_disk_initialize+0x1c4>)
 8006b72:	881b      	ldrh	r3, [r3, #0]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d1e2      	bne.n	8006b3e <SD_disk_initialize+0x12e>
 8006b78:	e000      	b.n	8006b7c <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8006b7a:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8006b7c:	4b15      	ldr	r3, [pc, #84]	; (8006bd4 <SD_disk_initialize+0x1c4>)
 8006b7e:	881b      	ldrh	r3, [r3, #0]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d007      	beq.n	8006b94 <SD_disk_initialize+0x184>
 8006b84:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006b88:	2050      	movs	r0, #80	; 0x50
 8006b8a:	f7ff feec 	bl	8006966 <SD_SendCmd>
 8006b8e:	4603      	mov	r3, r0
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d001      	beq.n	8006b98 <SD_disk_initialize+0x188>
 8006b94:	2300      	movs	r3, #0
 8006b96:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 8006b98:	4a0f      	ldr	r2, [pc, #60]	; (8006bd8 <SD_disk_initialize+0x1c8>)
 8006b9a:	7bbb      	ldrb	r3, [r7, #14]
 8006b9c:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 8006b9e:	f7ff fd8f 	bl	80066c0 <DESELECT>
	SPI_RxByte();
 8006ba2:	f7ff fdd1 	bl	8006748 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 8006ba6:	7bbb      	ldrb	r3, [r7, #14]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d008      	beq.n	8006bbe <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 8006bac:	4b08      	ldr	r3, [pc, #32]	; (8006bd0 <SD_disk_initialize+0x1c0>)
 8006bae:	781b      	ldrb	r3, [r3, #0]
 8006bb0:	b2db      	uxtb	r3, r3
 8006bb2:	f023 0301 	bic.w	r3, r3, #1
 8006bb6:	b2da      	uxtb	r2, r3
 8006bb8:	4b05      	ldr	r3, [pc, #20]	; (8006bd0 <SD_disk_initialize+0x1c0>)
 8006bba:	701a      	strb	r2, [r3, #0]
 8006bbc:	e001      	b.n	8006bc2 <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 8006bbe:	f7ff fe49 	bl	8006854 <SD_PowerOff>
	}

	return Stat;
 8006bc2:	4b03      	ldr	r3, [pc, #12]	; (8006bd0 <SD_disk_initialize+0x1c0>)
 8006bc4:	781b      	ldrb	r3, [r3, #0]
 8006bc6:	b2db      	uxtb	r3, r3
}
 8006bc8:	4618      	mov	r0, r3
 8006bca:	3714      	adds	r7, #20
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	bd90      	pop	{r4, r7, pc}
 8006bd0:	20000005 	.word	0x20000005
 8006bd4:	2000235a 	.word	0x2000235a
 8006bd8:	200002d4 	.word	0x200002d4

08006bdc <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
 8006bdc:	b480      	push	{r7}
 8006bde:	b083      	sub	sp, #12
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	4603      	mov	r3, r0
 8006be4:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 8006be6:	79fb      	ldrb	r3, [r7, #7]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d001      	beq.n	8006bf0 <SD_disk_status+0x14>
 8006bec:	2301      	movs	r3, #1
 8006bee:	e002      	b.n	8006bf6 <SD_disk_status+0x1a>
	return Stat;
 8006bf0:	4b04      	ldr	r3, [pc, #16]	; (8006c04 <SD_disk_status+0x28>)
 8006bf2:	781b      	ldrb	r3, [r3, #0]
 8006bf4:	b2db      	uxtb	r3, r3
}
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	370c      	adds	r7, #12
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c00:	4770      	bx	lr
 8006c02:	bf00      	nop
 8006c04:	20000005 	.word	0x20000005

08006c08 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b084      	sub	sp, #16
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	60b9      	str	r1, [r7, #8]
 8006c10:	607a      	str	r2, [r7, #4]
 8006c12:	603b      	str	r3, [r7, #0]
 8006c14:	4603      	mov	r3, r0
 8006c16:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8006c18:	7bfb      	ldrb	r3, [r7, #15]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d102      	bne.n	8006c24 <SD_disk_read+0x1c>
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d101      	bne.n	8006c28 <SD_disk_read+0x20>
 8006c24:	2304      	movs	r3, #4
 8006c26:	e051      	b.n	8006ccc <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8006c28:	4b2a      	ldr	r3, [pc, #168]	; (8006cd4 <SD_disk_read+0xcc>)
 8006c2a:	781b      	ldrb	r3, [r3, #0]
 8006c2c:	b2db      	uxtb	r3, r3
 8006c2e:	f003 0301 	and.w	r3, r3, #1
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d001      	beq.n	8006c3a <SD_disk_read+0x32>
 8006c36:	2303      	movs	r3, #3
 8006c38:	e048      	b.n	8006ccc <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8006c3a:	4b27      	ldr	r3, [pc, #156]	; (8006cd8 <SD_disk_read+0xd0>)
 8006c3c:	781b      	ldrb	r3, [r3, #0]
 8006c3e:	f003 0304 	and.w	r3, r3, #4
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d102      	bne.n	8006c4c <SD_disk_read+0x44>
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	025b      	lsls	r3, r3, #9
 8006c4a:	607b      	str	r3, [r7, #4]

	SELECT();
 8006c4c:	f7ff fd28 	bl	80066a0 <SELECT>

	if (count == 1)
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	2b01      	cmp	r3, #1
 8006c54:	d111      	bne.n	8006c7a <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8006c56:	6879      	ldr	r1, [r7, #4]
 8006c58:	2051      	movs	r0, #81	; 0x51
 8006c5a:	f7ff fe84 	bl	8006966 <SD_SendCmd>
 8006c5e:	4603      	mov	r3, r0
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d129      	bne.n	8006cb8 <SD_disk_read+0xb0>
 8006c64:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006c68:	68b8      	ldr	r0, [r7, #8]
 8006c6a:	f7ff fe0b 	bl	8006884 <SD_RxDataBlock>
 8006c6e:	4603      	mov	r3, r0
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d021      	beq.n	8006cb8 <SD_disk_read+0xb0>
 8006c74:	2300      	movs	r3, #0
 8006c76:	603b      	str	r3, [r7, #0]
 8006c78:	e01e      	b.n	8006cb8 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8006c7a:	6879      	ldr	r1, [r7, #4]
 8006c7c:	2052      	movs	r0, #82	; 0x52
 8006c7e:	f7ff fe72 	bl	8006966 <SD_SendCmd>
 8006c82:	4603      	mov	r3, r0
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d117      	bne.n	8006cb8 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8006c88:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006c8c:	68b8      	ldr	r0, [r7, #8]
 8006c8e:	f7ff fdf9 	bl	8006884 <SD_RxDataBlock>
 8006c92:	4603      	mov	r3, r0
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d00a      	beq.n	8006cae <SD_disk_read+0xa6>
				buff += 512;
 8006c98:	68bb      	ldr	r3, [r7, #8]
 8006c9a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8006c9e:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8006ca0:	683b      	ldr	r3, [r7, #0]
 8006ca2:	3b01      	subs	r3, #1
 8006ca4:	603b      	str	r3, [r7, #0]
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d1ed      	bne.n	8006c88 <SD_disk_read+0x80>
 8006cac:	e000      	b.n	8006cb0 <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 8006cae:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 8006cb0:	2100      	movs	r1, #0
 8006cb2:	204c      	movs	r0, #76	; 0x4c
 8006cb4:	f7ff fe57 	bl	8006966 <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8006cb8:	f7ff fd02 	bl	80066c0 <DESELECT>
	SPI_RxByte();
 8006cbc:	f7ff fd44 	bl	8006748 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	bf14      	ite	ne
 8006cc6:	2301      	movne	r3, #1
 8006cc8:	2300      	moveq	r3, #0
 8006cca:	b2db      	uxtb	r3, r3
}
 8006ccc:	4618      	mov	r0, r3
 8006cce:	3710      	adds	r7, #16
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	bd80      	pop	{r7, pc}
 8006cd4:	20000005 	.word	0x20000005
 8006cd8:	200002d4 	.word	0x200002d4

08006cdc <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b084      	sub	sp, #16
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	60b9      	str	r1, [r7, #8]
 8006ce4:	607a      	str	r2, [r7, #4]
 8006ce6:	603b      	str	r3, [r7, #0]
 8006ce8:	4603      	mov	r3, r0
 8006cea:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8006cec:	7bfb      	ldrb	r3, [r7, #15]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d102      	bne.n	8006cf8 <SD_disk_write+0x1c>
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d101      	bne.n	8006cfc <SD_disk_write+0x20>
 8006cf8:	2304      	movs	r3, #4
 8006cfa:	e06b      	b.n	8006dd4 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8006cfc:	4b37      	ldr	r3, [pc, #220]	; (8006ddc <SD_disk_write+0x100>)
 8006cfe:	781b      	ldrb	r3, [r3, #0]
 8006d00:	b2db      	uxtb	r3, r3
 8006d02:	f003 0301 	and.w	r3, r3, #1
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d001      	beq.n	8006d0e <SD_disk_write+0x32>
 8006d0a:	2303      	movs	r3, #3
 8006d0c:	e062      	b.n	8006dd4 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8006d0e:	4b33      	ldr	r3, [pc, #204]	; (8006ddc <SD_disk_write+0x100>)
 8006d10:	781b      	ldrb	r3, [r3, #0]
 8006d12:	b2db      	uxtb	r3, r3
 8006d14:	f003 0304 	and.w	r3, r3, #4
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d001      	beq.n	8006d20 <SD_disk_write+0x44>
 8006d1c:	2302      	movs	r3, #2
 8006d1e:	e059      	b.n	8006dd4 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8006d20:	4b2f      	ldr	r3, [pc, #188]	; (8006de0 <SD_disk_write+0x104>)
 8006d22:	781b      	ldrb	r3, [r3, #0]
 8006d24:	f003 0304 	and.w	r3, r3, #4
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d102      	bne.n	8006d32 <SD_disk_write+0x56>
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	025b      	lsls	r3, r3, #9
 8006d30:	607b      	str	r3, [r7, #4]

	SELECT();
 8006d32:	f7ff fcb5 	bl	80066a0 <SELECT>

	if (count == 1)
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	2b01      	cmp	r3, #1
 8006d3a:	d110      	bne.n	8006d5e <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8006d3c:	6879      	ldr	r1, [r7, #4]
 8006d3e:	2058      	movs	r0, #88	; 0x58
 8006d40:	f7ff fe11 	bl	8006966 <SD_SendCmd>
 8006d44:	4603      	mov	r3, r0
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d13a      	bne.n	8006dc0 <SD_disk_write+0xe4>
 8006d4a:	21fe      	movs	r1, #254	; 0xfe
 8006d4c:	68b8      	ldr	r0, [r7, #8]
 8006d4e:	f7ff fdc7 	bl	80068e0 <SD_TxDataBlock>
 8006d52:	4603      	mov	r3, r0
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d033      	beq.n	8006dc0 <SD_disk_write+0xe4>
			count = 0;
 8006d58:	2300      	movs	r3, #0
 8006d5a:	603b      	str	r3, [r7, #0]
 8006d5c:	e030      	b.n	8006dc0 <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 8006d5e:	4b20      	ldr	r3, [pc, #128]	; (8006de0 <SD_disk_write+0x104>)
 8006d60:	781b      	ldrb	r3, [r3, #0]
 8006d62:	f003 0302 	and.w	r3, r3, #2
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d007      	beq.n	8006d7a <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8006d6a:	2100      	movs	r1, #0
 8006d6c:	2077      	movs	r0, #119	; 0x77
 8006d6e:	f7ff fdfa 	bl	8006966 <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8006d72:	6839      	ldr	r1, [r7, #0]
 8006d74:	2057      	movs	r0, #87	; 0x57
 8006d76:	f7ff fdf6 	bl	8006966 <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8006d7a:	6879      	ldr	r1, [r7, #4]
 8006d7c:	2059      	movs	r0, #89	; 0x59
 8006d7e:	f7ff fdf2 	bl	8006966 <SD_SendCmd>
 8006d82:	4603      	mov	r3, r0
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d11b      	bne.n	8006dc0 <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8006d88:	21fc      	movs	r1, #252	; 0xfc
 8006d8a:	68b8      	ldr	r0, [r7, #8]
 8006d8c:	f7ff fda8 	bl	80068e0 <SD_TxDataBlock>
 8006d90:	4603      	mov	r3, r0
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d00a      	beq.n	8006dac <SD_disk_write+0xd0>
				buff += 512;
 8006d96:	68bb      	ldr	r3, [r7, #8]
 8006d98:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8006d9c:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	3b01      	subs	r3, #1
 8006da2:	603b      	str	r3, [r7, #0]
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d1ee      	bne.n	8006d88 <SD_disk_write+0xac>
 8006daa:	e000      	b.n	8006dae <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8006dac:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 8006dae:	21fd      	movs	r1, #253	; 0xfd
 8006db0:	2000      	movs	r0, #0
 8006db2:	f7ff fd95 	bl	80068e0 <SD_TxDataBlock>
 8006db6:	4603      	mov	r3, r0
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d101      	bne.n	8006dc0 <SD_disk_write+0xe4>
			{
				count = 1;
 8006dbc:	2301      	movs	r3, #1
 8006dbe:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8006dc0:	f7ff fc7e 	bl	80066c0 <DESELECT>
	SPI_RxByte();
 8006dc4:	f7ff fcc0 	bl	8006748 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	bf14      	ite	ne
 8006dce:	2301      	movne	r3, #1
 8006dd0:	2300      	moveq	r3, #0
 8006dd2:	b2db      	uxtb	r3, r3
}
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	3710      	adds	r7, #16
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	bd80      	pop	{r7, pc}
 8006ddc:	20000005 	.word	0x20000005
 8006de0:	200002d4 	.word	0x200002d4

08006de4 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 8006de4:	b590      	push	{r4, r7, lr}
 8006de6:	b08b      	sub	sp, #44	; 0x2c
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	4603      	mov	r3, r0
 8006dec:	603a      	str	r2, [r7, #0]
 8006dee:	71fb      	strb	r3, [r7, #7]
 8006df0:	460b      	mov	r3, r1
 8006df2:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 8006df8:	79fb      	ldrb	r3, [r7, #7]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d001      	beq.n	8006e02 <SD_disk_ioctl+0x1e>
 8006dfe:	2304      	movs	r3, #4
 8006e00:	e113      	b.n	800702a <SD_disk_ioctl+0x246>
	res = RES_ERROR;
 8006e02:	2301      	movs	r3, #1
 8006e04:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER)
 8006e08:	79bb      	ldrb	r3, [r7, #6]
 8006e0a:	2b05      	cmp	r3, #5
 8006e0c:	d121      	bne.n	8006e52 <SD_disk_ioctl+0x6e>
	{
		switch (*ptr)
 8006e0e:	6a3b      	ldr	r3, [r7, #32]
 8006e10:	781b      	ldrb	r3, [r3, #0]
 8006e12:	2b01      	cmp	r3, #1
 8006e14:	d009      	beq.n	8006e2a <SD_disk_ioctl+0x46>
 8006e16:	2b02      	cmp	r3, #2
 8006e18:	d00d      	beq.n	8006e36 <SD_disk_ioctl+0x52>
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d115      	bne.n	8006e4a <SD_disk_ioctl+0x66>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8006e1e:	f7ff fd19 	bl	8006854 <SD_PowerOff>
			res = RES_OK;
 8006e22:	2300      	movs	r3, #0
 8006e24:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8006e28:	e0fd      	b.n	8007026 <SD_disk_ioctl+0x242>
		case 1:
			SD_PowerOn();		/* Power On */
 8006e2a:	f7ff fcd1 	bl	80067d0 <SD_PowerOn>
			res = RES_OK;
 8006e2e:	2300      	movs	r3, #0
 8006e30:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8006e34:	e0f7      	b.n	8007026 <SD_disk_ioctl+0x242>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 8006e36:	6a3b      	ldr	r3, [r7, #32]
 8006e38:	1c5c      	adds	r4, r3, #1
 8006e3a:	f7ff fd17 	bl	800686c <SD_CheckPower>
 8006e3e:	4603      	mov	r3, r0
 8006e40:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 8006e42:	2300      	movs	r3, #0
 8006e44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8006e48:	e0ed      	b.n	8007026 <SD_disk_ioctl+0x242>
		default:
			res = RES_PARERR;
 8006e4a:	2304      	movs	r3, #4
 8006e4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006e50:	e0e9      	b.n	8007026 <SD_disk_ioctl+0x242>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8006e52:	4b78      	ldr	r3, [pc, #480]	; (8007034 <SD_disk_ioctl+0x250>)
 8006e54:	781b      	ldrb	r3, [r3, #0]
 8006e56:	b2db      	uxtb	r3, r3
 8006e58:	f003 0301 	and.w	r3, r3, #1
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d001      	beq.n	8006e64 <SD_disk_ioctl+0x80>
 8006e60:	2303      	movs	r3, #3
 8006e62:	e0e2      	b.n	800702a <SD_disk_ioctl+0x246>

		SELECT();
 8006e64:	f7ff fc1c 	bl	80066a0 <SELECT>

		switch (ctrl)
 8006e68:	79bb      	ldrb	r3, [r7, #6]
 8006e6a:	2b0d      	cmp	r3, #13
 8006e6c:	f200 80cc 	bhi.w	8007008 <SD_disk_ioctl+0x224>
 8006e70:	a201      	add	r2, pc, #4	; (adr r2, 8006e78 <SD_disk_ioctl+0x94>)
 8006e72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e76:	bf00      	nop
 8006e78:	08006f73 	.word	0x08006f73
 8006e7c:	08006eb1 	.word	0x08006eb1
 8006e80:	08006f63 	.word	0x08006f63
 8006e84:	08007009 	.word	0x08007009
 8006e88:	08007009 	.word	0x08007009
 8006e8c:	08007009 	.word	0x08007009
 8006e90:	08007009 	.word	0x08007009
 8006e94:	08007009 	.word	0x08007009
 8006e98:	08007009 	.word	0x08007009
 8006e9c:	08007009 	.word	0x08007009
 8006ea0:	08007009 	.word	0x08007009
 8006ea4:	08006f85 	.word	0x08006f85
 8006ea8:	08006fa9 	.word	0x08006fa9
 8006eac:	08006fcd 	.word	0x08006fcd
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8006eb0:	2100      	movs	r1, #0
 8006eb2:	2049      	movs	r0, #73	; 0x49
 8006eb4:	f7ff fd57 	bl	8006966 <SD_SendCmd>
 8006eb8:	4603      	mov	r3, r0
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	f040 80a8 	bne.w	8007010 <SD_disk_ioctl+0x22c>
 8006ec0:	f107 030c 	add.w	r3, r7, #12
 8006ec4:	2110      	movs	r1, #16
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	f7ff fcdc 	bl	8006884 <SD_RxDataBlock>
 8006ecc:	4603      	mov	r3, r0
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	f000 809e 	beq.w	8007010 <SD_disk_ioctl+0x22c>
			{
				if ((csd[0] >> 6) == 1)
 8006ed4:	7b3b      	ldrb	r3, [r7, #12]
 8006ed6:	099b      	lsrs	r3, r3, #6
 8006ed8:	b2db      	uxtb	r3, r3
 8006eda:	2b01      	cmp	r3, #1
 8006edc:	d10e      	bne.n	8006efc <SD_disk_ioctl+0x118>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8006ede:	7d7b      	ldrb	r3, [r7, #21]
 8006ee0:	b29a      	uxth	r2, r3
 8006ee2:	7d3b      	ldrb	r3, [r7, #20]
 8006ee4:	b29b      	uxth	r3, r3
 8006ee6:	021b      	lsls	r3, r3, #8
 8006ee8:	b29b      	uxth	r3, r3
 8006eea:	4413      	add	r3, r2
 8006eec:	b29b      	uxth	r3, r3
 8006eee:	3301      	adds	r3, #1
 8006ef0:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 8006ef2:	8bfb      	ldrh	r3, [r7, #30]
 8006ef4:	029a      	lsls	r2, r3, #10
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	601a      	str	r2, [r3, #0]
 8006efa:	e02e      	b.n	8006f5a <SD_disk_ioctl+0x176>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8006efc:	7c7b      	ldrb	r3, [r7, #17]
 8006efe:	f003 030f 	and.w	r3, r3, #15
 8006f02:	b2da      	uxtb	r2, r3
 8006f04:	7dbb      	ldrb	r3, [r7, #22]
 8006f06:	09db      	lsrs	r3, r3, #7
 8006f08:	b2db      	uxtb	r3, r3
 8006f0a:	4413      	add	r3, r2
 8006f0c:	b2da      	uxtb	r2, r3
 8006f0e:	7d7b      	ldrb	r3, [r7, #21]
 8006f10:	005b      	lsls	r3, r3, #1
 8006f12:	b2db      	uxtb	r3, r3
 8006f14:	f003 0306 	and.w	r3, r3, #6
 8006f18:	b2db      	uxtb	r3, r3
 8006f1a:	4413      	add	r3, r2
 8006f1c:	b2db      	uxtb	r3, r3
 8006f1e:	3302      	adds	r3, #2
 8006f20:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8006f24:	7d3b      	ldrb	r3, [r7, #20]
 8006f26:	099b      	lsrs	r3, r3, #6
 8006f28:	b2db      	uxtb	r3, r3
 8006f2a:	b29a      	uxth	r2, r3
 8006f2c:	7cfb      	ldrb	r3, [r7, #19]
 8006f2e:	b29b      	uxth	r3, r3
 8006f30:	009b      	lsls	r3, r3, #2
 8006f32:	b29b      	uxth	r3, r3
 8006f34:	4413      	add	r3, r2
 8006f36:	b29a      	uxth	r2, r3
 8006f38:	7cbb      	ldrb	r3, [r7, #18]
 8006f3a:	029b      	lsls	r3, r3, #10
 8006f3c:	b29b      	uxth	r3, r3
 8006f3e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006f42:	b29b      	uxth	r3, r3
 8006f44:	4413      	add	r3, r2
 8006f46:	b29b      	uxth	r3, r3
 8006f48:	3301      	adds	r3, #1
 8006f4a:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8006f4c:	8bfa      	ldrh	r2, [r7, #30]
 8006f4e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006f52:	3b09      	subs	r3, #9
 8006f54:	409a      	lsls	r2, r3
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 8006f60:	e056      	b.n	8007010 <SD_disk_ioctl+0x22c>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006f68:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8006f70:	e055      	b.n	800701e <SD_disk_ioctl+0x23a>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8006f72:	f7ff fc13 	bl	800679c <SD_ReadyWait>
 8006f76:	4603      	mov	r3, r0
 8006f78:	2bff      	cmp	r3, #255	; 0xff
 8006f7a:	d14b      	bne.n	8007014 <SD_disk_ioctl+0x230>
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8006f82:	e047      	b.n	8007014 <SD_disk_ioctl+0x230>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8006f84:	2100      	movs	r1, #0
 8006f86:	2049      	movs	r0, #73	; 0x49
 8006f88:	f7ff fced 	bl	8006966 <SD_SendCmd>
 8006f8c:	4603      	mov	r3, r0
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d142      	bne.n	8007018 <SD_disk_ioctl+0x234>
 8006f92:	2110      	movs	r1, #16
 8006f94:	6a38      	ldr	r0, [r7, #32]
 8006f96:	f7ff fc75 	bl	8006884 <SD_RxDataBlock>
 8006f9a:	4603      	mov	r3, r0
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d03b      	beq.n	8007018 <SD_disk_ioctl+0x234>
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8006fa6:	e037      	b.n	8007018 <SD_disk_ioctl+0x234>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8006fa8:	2100      	movs	r1, #0
 8006faa:	204a      	movs	r0, #74	; 0x4a
 8006fac:	f7ff fcdb 	bl	8006966 <SD_SendCmd>
 8006fb0:	4603      	mov	r3, r0
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d132      	bne.n	800701c <SD_disk_ioctl+0x238>
 8006fb6:	2110      	movs	r1, #16
 8006fb8:	6a38      	ldr	r0, [r7, #32]
 8006fba:	f7ff fc63 	bl	8006884 <SD_RxDataBlock>
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d02b      	beq.n	800701c <SD_disk_ioctl+0x238>
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8006fca:	e027      	b.n	800701c <SD_disk_ioctl+0x238>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 8006fcc:	2100      	movs	r1, #0
 8006fce:	207a      	movs	r0, #122	; 0x7a
 8006fd0:	f7ff fcc9 	bl	8006966 <SD_SendCmd>
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d116      	bne.n	8007008 <SD_disk_ioctl+0x224>
			{
				for (n = 0; n < 4; n++)
 8006fda:	2300      	movs	r3, #0
 8006fdc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8006fe0:	e00b      	b.n	8006ffa <SD_disk_ioctl+0x216>
				{
					*ptr++ = SPI_RxByte();
 8006fe2:	6a3c      	ldr	r4, [r7, #32]
 8006fe4:	1c63      	adds	r3, r4, #1
 8006fe6:	623b      	str	r3, [r7, #32]
 8006fe8:	f7ff fbae 	bl	8006748 <SPI_RxByte>
 8006fec:	4603      	mov	r3, r0
 8006fee:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8006ff0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006ff4:	3301      	adds	r3, #1
 8006ff6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8006ffa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006ffe:	2b03      	cmp	r3, #3
 8007000:	d9ef      	bls.n	8006fe2 <SD_disk_ioctl+0x1fe>
				}
				res = RES_OK;
 8007002:	2300      	movs	r3, #0
 8007004:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		default:
			res = RES_PARERR;
 8007008:	2304      	movs	r3, #4
 800700a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800700e:	e006      	b.n	800701e <SD_disk_ioctl+0x23a>
			break;
 8007010:	bf00      	nop
 8007012:	e004      	b.n	800701e <SD_disk_ioctl+0x23a>
			break;
 8007014:	bf00      	nop
 8007016:	e002      	b.n	800701e <SD_disk_ioctl+0x23a>
			break;
 8007018:	bf00      	nop
 800701a:	e000      	b.n	800701e <SD_disk_ioctl+0x23a>
			break;
 800701c:	bf00      	nop
		}

		DESELECT();
 800701e:	f7ff fb4f 	bl	80066c0 <DESELECT>
		SPI_RxByte();
 8007022:	f7ff fb91 	bl	8006748 <SPI_RxByte>
	}

	return res;
 8007026:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800702a:	4618      	mov	r0, r3
 800702c:	372c      	adds	r7, #44	; 0x2c
 800702e:	46bd      	mov	sp, r7
 8007030:	bd90      	pop	{r4, r7, pc}
 8007032:	bf00      	nop
 8007034:	20000005 	.word	0x20000005

08007038 <transmit_uart>:
/* Private function prototypes -----------------------------------------------*/
static void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_USART2_UART_Init(void);

void transmit_uart(char *string){
 8007038:	b580      	push	{r7, lr}
 800703a:	b084      	sub	sp, #16
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
	uint8_t len = strlen(string);
 8007040:	6878      	ldr	r0, [r7, #4]
 8007042:	f7f9 f8cd 	bl	80001e0 <strlen>
 8007046:	4603      	mov	r3, r0
 8007048:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart2, (uint8_t*) string, len, 200);
 800704a:	7bfb      	ldrb	r3, [r7, #15]
 800704c:	b29a      	uxth	r2, r3
 800704e:	23c8      	movs	r3, #200	; 0xc8
 8007050:	6879      	ldr	r1, [r7, #4]
 8007052:	4803      	ldr	r0, [pc, #12]	; (8007060 <transmit_uart+0x28>)
 8007054:	f7fc fa7c 	bl	8003550 <HAL_UART_Transmit>
}
 8007058:	bf00      	nop
 800705a:	3710      	adds	r7, #16
 800705c:	46bd      	mov	sp, r7
 800705e:	bd80      	pop	{r7, pc}
 8007060:	200035cc 	.word	0x200035cc

08007064 <main>:
  * @brief  Main program.
  * @param  None
  * @retval None
  */
int main(void)
{
 8007064:	b580      	push	{r7, lr}
 8007066:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8007068:	f7f9 fe80 	bl	8000d6c <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();		// Configure system clock to 180MHz
 800706c:	f000 f8b0 	bl	80071d0 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007070:	f000 f91a 	bl	80072a8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8007074:	f000 f9f6 	bl	8007464 <MX_USART2_UART_Init>

  // microSD Setup
  microSD_init();
 8007078:	f000 fa7a 	bl	8007570 <microSD_init>
  MX_FATFS_Init();
 800707c:	f7ff fafe 	bl	800667c <MX_FATFS_Init>

  // WS2812B Setup
  LED_Init();
 8007080:	f001 fa96 	bl	80085b0 <LED_Init>
  LED_set_color_all(0x00, 0x00, 0x00);	//Set color order of array. Ex: R0,G0,B0,R1,G1,B1
 8007084:	2200      	movs	r2, #0
 8007086:	2100      	movs	r1, #0
 8007088:	2000      	movs	r0, #0
 800708a:	f000 ff2b 	bl	8007ee4 <LED_set_color_all>
  LED_update(1);
 800708e:	2001      	movs	r0, #1
 8007090:	f001 f8a0 	bl	80081d4 <LED_update>
  // ------------------------------ //
  //       microSD Card Init        //
  // -------------------------------//

  /* Wait for microSD to initialize */
  HAL_Delay(500);
 8007094:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007098:	f7f9 fee2 	bl	8000e60 <HAL_Delay>

  /* Check if microSD is connected physically */
	transmit_uart("-----------------------\r\n");
 800709c:	4843      	ldr	r0, [pc, #268]	; (80071ac <main+0x148>)
 800709e:	f7ff ffcb 	bl	8007038 <transmit_uart>
	while (check_microSD_conn() == FAIL){
 80070a2:	e004      	b.n	80070ae <main+0x4a>
  	transmit_uart("MicroSD card not detected!\r\n");
 80070a4:	4842      	ldr	r0, [pc, #264]	; (80071b0 <main+0x14c>)
 80070a6:	f7ff ffc7 	bl	8007038 <transmit_uart>
  	pulse_red();
 80070aa:	f000 fee7 	bl	8007e7c <pulse_red>
	while (check_microSD_conn() == FAIL){
 80070ae:	f000 faeb 	bl	8007688 <check_microSD_conn>
 80070b2:	4603      	mov	r3, r0
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d0f5      	beq.n	80070a4 <main+0x40>
  	//HAL_Delay(1000);
	}
	transmit_uart("MicroSD card detected!\r\n");
 80070b8:	483e      	ldr	r0, [pc, #248]	; (80071b4 <main+0x150>)
 80070ba:	f7ff ffbd 	bl	8007038 <transmit_uart>
	transmit_uart("-----------------------\r\n");
 80070be:	483b      	ldr	r0, [pc, #236]	; (80071ac <main+0x148>)
 80070c0:	f7ff ffba 	bl	8007038 <transmit_uart>
	//close_file();

	//open_file(file_name);
	//read_file();
	//close_file();
	chk_microSD();
 80070c4:	f000 fca0 	bl	8007a08 <chk_microSD>

	// ------------- //
	// Infinite Loop //
	// ------------- //
  while (1) {
  	if (check_microSD_conn() == PASS){
 80070c8:	f000 fade 	bl	8007688 <check_microSD_conn>
 80070cc:	4603      	mov	r3, r0
 80070ce:	2b01      	cmp	r3, #1
 80070d0:	d166      	bne.n	80071a0 <main+0x13c>
  		pulse();	// Send pulse lighting to W2812B LED Strip
 80070d2:	f000 fe9f 	bl	8007e14 <pulse>

  		// Solenoid 1
  		if (HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin)) {
 80070d6:	2102      	movs	r1, #2
 80070d8:	4837      	ldr	r0, [pc, #220]	; (80071b8 <main+0x154>)
 80070da:	f7fa fb89 	bl	80017f0 <HAL_GPIO_ReadPin>
 80070de:	4603      	mov	r3, r0
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d009      	beq.n	80070f8 <main+0x94>
    		transmit_uart("Button 1 Pressed!\r\n");
 80070e4:	4835      	ldr	r0, [pc, #212]	; (80071bc <main+0x158>)
 80070e6:	f7ff ffa7 	bl	8007038 <transmit_uart>
    		HAL_GPIO_WritePin(LOCK1_GPIO_Port, LOCK1_Pin, GPIO_PIN_SET);
 80070ea:	2201      	movs	r2, #1
 80070ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80070f0:	4831      	ldr	r0, [pc, #196]	; (80071b8 <main+0x154>)
 80070f2:	f7fa fb95 	bl	8001820 <HAL_GPIO_WritePin>
 80070f6:	e005      	b.n	8007104 <main+0xa0>
    	} else {
    		HAL_GPIO_WritePin(LOCK1_GPIO_Port, LOCK1_Pin, GPIO_PIN_RESET);
 80070f8:	2200      	movs	r2, #0
 80070fa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80070fe:	482e      	ldr	r0, [pc, #184]	; (80071b8 <main+0x154>)
 8007100:	f7fa fb8e 	bl	8001820 <HAL_GPIO_WritePin>
    	}

    	// Solenoid 2
    	if (HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin)){
 8007104:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007108:	482b      	ldr	r0, [pc, #172]	; (80071b8 <main+0x154>)
 800710a:	f7fa fb71 	bl	80017f0 <HAL_GPIO_ReadPin>
 800710e:	4603      	mov	r3, r0
 8007110:	2b00      	cmp	r3, #0
 8007112:	d009      	beq.n	8007128 <main+0xc4>
    		transmit_uart("Button 2 Pressed!\r\n");
 8007114:	482a      	ldr	r0, [pc, #168]	; (80071c0 <main+0x15c>)
 8007116:	f7ff ff8f 	bl	8007038 <transmit_uart>
    		HAL_GPIO_WritePin(LOCK2_GPIO_Port, LOCK2_Pin, GPIO_PIN_SET);
 800711a:	2201      	movs	r2, #1
 800711c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007120:	4825      	ldr	r0, [pc, #148]	; (80071b8 <main+0x154>)
 8007122:	f7fa fb7d 	bl	8001820 <HAL_GPIO_WritePin>
 8007126:	e005      	b.n	8007134 <main+0xd0>
    	} else {
    		HAL_GPIO_WritePin(LOCK2_GPIO_Port, LOCK2_Pin, GPIO_PIN_RESET);
 8007128:	2200      	movs	r2, #0
 800712a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800712e:	4822      	ldr	r0, [pc, #136]	; (80071b8 <main+0x154>)
 8007130:	f7fa fb76 	bl	8001820 <HAL_GPIO_WritePin>
    	}
    	// Solenoid 3
    	if (HAL_GPIO_ReadPin(BUTTON3_GPIO_Port, BUTTON3_Pin)){
 8007134:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007138:	481f      	ldr	r0, [pc, #124]	; (80071b8 <main+0x154>)
 800713a:	f7fa fb59 	bl	80017f0 <HAL_GPIO_ReadPin>
 800713e:	4603      	mov	r3, r0
 8007140:	2b00      	cmp	r3, #0
 8007142:	d009      	beq.n	8007158 <main+0xf4>
    		transmit_uart("Button 3 Pressed!\r\n");
 8007144:	481f      	ldr	r0, [pc, #124]	; (80071c4 <main+0x160>)
 8007146:	f7ff ff77 	bl	8007038 <transmit_uart>
    		HAL_GPIO_WritePin(LOCK3_GPIO_Port, LOCK3_Pin, GPIO_PIN_SET);
 800714a:	2201      	movs	r2, #1
 800714c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007150:	481d      	ldr	r0, [pc, #116]	; (80071c8 <main+0x164>)
 8007152:	f7fa fb65 	bl	8001820 <HAL_GPIO_WritePin>
 8007156:	e005      	b.n	8007164 <main+0x100>
    	} else {
    		HAL_GPIO_WritePin(LOCK3_GPIO_Port, LOCK3_Pin, GPIO_PIN_RESET);
 8007158:	2200      	movs	r2, #0
 800715a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800715e:	481a      	ldr	r0, [pc, #104]	; (80071c8 <main+0x164>)
 8007160:	f7fa fb5e 	bl	8001820 <HAL_GPIO_WritePin>
    	}
    	// Solenoid 4
    	if (HAL_GPIO_ReadPin(BUTTON4_GPIO_Port, BUTTON4_Pin)){
 8007164:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007168:	4813      	ldr	r0, [pc, #76]	; (80071b8 <main+0x154>)
 800716a:	f7fa fb41 	bl	80017f0 <HAL_GPIO_ReadPin>
 800716e:	4603      	mov	r3, r0
 8007170:	2b00      	cmp	r3, #0
 8007172:	d009      	beq.n	8007188 <main+0x124>
    		transmit_uart("Button 4 Pressed!\r\n");
 8007174:	4815      	ldr	r0, [pc, #84]	; (80071cc <main+0x168>)
 8007176:	f7ff ff5f 	bl	8007038 <transmit_uart>
    		HAL_GPIO_WritePin(LOCK4_GPIO_Port, LOCK4_Pin, GPIO_PIN_SET);
 800717a:	2201      	movs	r2, #1
 800717c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007180:	4811      	ldr	r0, [pc, #68]	; (80071c8 <main+0x164>)
 8007182:	f7fa fb4d 	bl	8001820 <HAL_GPIO_WritePin>
 8007186:	e79f      	b.n	80070c8 <main+0x64>
    	} else {
    		HAL_GPIO_WritePin(LOCK4_GPIO_Port, LOCK4_Pin, GPIO_PIN_RESET);
 8007188:	2200      	movs	r2, #0
 800718a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800718e:	480e      	ldr	r0, [pc, #56]	; (80071c8 <main+0x164>)
 8007190:	f7fa fb46 	bl	8001820 <HAL_GPIO_WritePin>
 8007194:	e798      	b.n	80070c8 <main+0x64>
    	}

  	} else {
  		while (check_microSD_conn() == FAIL){
  			transmit_uart("MicroSD card not detected!\r\n");
 8007196:	4806      	ldr	r0, [pc, #24]	; (80071b0 <main+0x14c>)
 8007198:	f7ff ff4e 	bl	8007038 <transmit_uart>
  			pulse_red();
 800719c:	f000 fe6e 	bl	8007e7c <pulse_red>
  		while (check_microSD_conn() == FAIL){
 80071a0:	f000 fa72 	bl	8007688 <check_microSD_conn>
 80071a4:	4603      	mov	r3, r0
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d0f5      	beq.n	8007196 <main+0x132>
  	if (check_microSD_conn() == PASS){
 80071aa:	e78d      	b.n	80070c8 <main+0x64>
 80071ac:	080090ec 	.word	0x080090ec
 80071b0:	08009108 	.word	0x08009108
 80071b4:	08009128 	.word	0x08009128
 80071b8:	40020000 	.word	0x40020000
 80071bc:	08009144 	.word	0x08009144
 80071c0:	08009158 	.word	0x08009158
 80071c4:	0800916c 	.word	0x0800916c
 80071c8:	40020800 	.word	0x40020800
 80071cc:	08009180 	.word	0x08009180

080071d0 <SystemClock_Config>:
  *            Flash Latency(WS)              = 5
  * @param  None
  * @retval None
  */
void SystemClock_Config(void)
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b094      	sub	sp, #80	; 0x50
 80071d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80071d6:	f107 0320 	add.w	r3, r7, #32
 80071da:	2230      	movs	r2, #48	; 0x30
 80071dc:	2100      	movs	r1, #0
 80071de:	4618      	mov	r0, r3
 80071e0:	f001 fb46 	bl	8008870 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80071e4:	f107 030c 	add.w	r3, r7, #12
 80071e8:	2200      	movs	r2, #0
 80071ea:	601a      	str	r2, [r3, #0]
 80071ec:	605a      	str	r2, [r3, #4]
 80071ee:	609a      	str	r2, [r3, #8]
 80071f0:	60da      	str	r2, [r3, #12]
 80071f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80071f4:	2300      	movs	r3, #0
 80071f6:	60bb      	str	r3, [r7, #8]
 80071f8:	4b29      	ldr	r3, [pc, #164]	; (80072a0 <SystemClock_Config+0xd0>)
 80071fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071fc:	4a28      	ldr	r2, [pc, #160]	; (80072a0 <SystemClock_Config+0xd0>)
 80071fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007202:	6413      	str	r3, [r2, #64]	; 0x40
 8007204:	4b26      	ldr	r3, [pc, #152]	; (80072a0 <SystemClock_Config+0xd0>)
 8007206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007208:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800720c:	60bb      	str	r3, [r7, #8]
 800720e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8007210:	2300      	movs	r3, #0
 8007212:	607b      	str	r3, [r7, #4]
 8007214:	4b23      	ldr	r3, [pc, #140]	; (80072a4 <SystemClock_Config+0xd4>)
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	4a22      	ldr	r2, [pc, #136]	; (80072a4 <SystemClock_Config+0xd4>)
 800721a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800721e:	6013      	str	r3, [r2, #0]
 8007220:	4b20      	ldr	r3, [pc, #128]	; (80072a4 <SystemClock_Config+0xd4>)
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007228:	607b      	str	r3, [r7, #4]
 800722a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800722c:	2302      	movs	r3, #2
 800722e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8007230:	2301      	movs	r3, #1
 8007232:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8007234:	2310      	movs	r3, #16
 8007236:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007238:	2302      	movs	r3, #2
 800723a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800723c:	2300      	movs	r3, #0
 800723e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8007240:	2310      	movs	r3, #16
 8007242:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8007244:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8007248:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800724a:	2304      	movs	r3, #4
 800724c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800724e:	2304      	movs	r3, #4
 8007250:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007252:	f107 0320 	add.w	r3, r7, #32
 8007256:	4618      	mov	r0, r3
 8007258:	f7fa fafc 	bl	8001854 <HAL_RCC_OscConfig>
 800725c:	4603      	mov	r3, r0
 800725e:	2b00      	cmp	r3, #0
 8007260:	d002      	beq.n	8007268 <SystemClock_Config+0x98>
  {
    Error_Handler(SYSCONF_ERROR1);
 8007262:	2000      	movs	r0, #0
 8007264:	f000 f928 	bl	80074b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007268:	230f      	movs	r3, #15
 800726a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800726c:	2302      	movs	r3, #2
 800726e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007270:	2300      	movs	r3, #0
 8007272:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8007274:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007278:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800727a:	2300      	movs	r3, #0
 800727c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800727e:	f107 030c 	add.w	r3, r7, #12
 8007282:	2102      	movs	r1, #2
 8007284:	4618      	mov	r0, r3
 8007286:	f7fa fd55 	bl	8001d34 <HAL_RCC_ClockConfig>
 800728a:	4603      	mov	r3, r0
 800728c:	2b00      	cmp	r3, #0
 800728e:	d002      	beq.n	8007296 <SystemClock_Config+0xc6>
  {
    Error_Handler(SYSCONF_ERROR2);
 8007290:	2001      	movs	r0, #1
 8007292:	f000 f911 	bl	80074b8 <Error_Handler>
  }
}
 8007296:	bf00      	nop
 8007298:	3750      	adds	r7, #80	; 0x50
 800729a:	46bd      	mov	sp, r7
 800729c:	bd80      	pop	{r7, pc}
 800729e:	bf00      	nop
 80072a0:	40023800 	.word	0x40023800
 80072a4:	40007000 	.word	0x40007000

080072a8 <MX_GPIO_Init>:
/**
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void){
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b08a      	sub	sp, #40	; 0x28
 80072ac:	af00      	add	r7, sp, #0
  // GPIO Ports Clock Enable
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80072ae:	2300      	movs	r3, #0
 80072b0:	613b      	str	r3, [r7, #16]
 80072b2:	4b67      	ldr	r3, [pc, #412]	; (8007450 <MX_GPIO_Init+0x1a8>)
 80072b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072b6:	4a66      	ldr	r2, [pc, #408]	; (8007450 <MX_GPIO_Init+0x1a8>)
 80072b8:	f043 0304 	orr.w	r3, r3, #4
 80072bc:	6313      	str	r3, [r2, #48]	; 0x30
 80072be:	4b64      	ldr	r3, [pc, #400]	; (8007450 <MX_GPIO_Init+0x1a8>)
 80072c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072c2:	f003 0304 	and.w	r3, r3, #4
 80072c6:	613b      	str	r3, [r7, #16]
 80072c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80072ca:	2300      	movs	r3, #0
 80072cc:	60fb      	str	r3, [r7, #12]
 80072ce:	4b60      	ldr	r3, [pc, #384]	; (8007450 <MX_GPIO_Init+0x1a8>)
 80072d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072d2:	4a5f      	ldr	r2, [pc, #380]	; (8007450 <MX_GPIO_Init+0x1a8>)
 80072d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072d8:	6313      	str	r3, [r2, #48]	; 0x30
 80072da:	4b5d      	ldr	r3, [pc, #372]	; (8007450 <MX_GPIO_Init+0x1a8>)
 80072dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072e2:	60fb      	str	r3, [r7, #12]
 80072e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80072e6:	2300      	movs	r3, #0
 80072e8:	60bb      	str	r3, [r7, #8]
 80072ea:	4b59      	ldr	r3, [pc, #356]	; (8007450 <MX_GPIO_Init+0x1a8>)
 80072ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072ee:	4a58      	ldr	r2, [pc, #352]	; (8007450 <MX_GPIO_Init+0x1a8>)
 80072f0:	f043 0301 	orr.w	r3, r3, #1
 80072f4:	6313      	str	r3, [r2, #48]	; 0x30
 80072f6:	4b56      	ldr	r3, [pc, #344]	; (8007450 <MX_GPIO_Init+0x1a8>)
 80072f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072fa:	f003 0301 	and.w	r3, r3, #1
 80072fe:	60bb      	str	r3, [r7, #8]
 8007300:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8007302:	2300      	movs	r3, #0
 8007304:	607b      	str	r3, [r7, #4]
 8007306:	4b52      	ldr	r3, [pc, #328]	; (8007450 <MX_GPIO_Init+0x1a8>)
 8007308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800730a:	4a51      	ldr	r2, [pc, #324]	; (8007450 <MX_GPIO_Init+0x1a8>)
 800730c:	f043 0302 	orr.w	r3, r3, #2
 8007310:	6313      	str	r3, [r2, #48]	; 0x30
 8007312:	4b4f      	ldr	r3, [pc, #316]	; (8007450 <MX_GPIO_Init+0x1a8>)
 8007314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007316:	f003 0302 	and.w	r3, r3, #2
 800731a:	607b      	str	r3, [r7, #4]
 800731c:	687b      	ldr	r3, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800731e:	f107 0314 	add.w	r3, r7, #20
 8007322:	2200      	movs	r2, #0
 8007324:	601a      	str	r2, [r3, #0]
 8007326:	605a      	str	r2, [r3, #4]
 8007328:	609a      	str	r2, [r3, #8]
 800732a:	60da      	str	r2, [r3, #12]
 800732c:	611a      	str	r2, [r3, #16]

  // Configure GPIO pin Output Level
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800732e:	2200      	movs	r2, #0
 8007330:	2120      	movs	r1, #32
 8007332:	4848      	ldr	r0, [pc, #288]	; (8007454 <MX_GPIO_Init+0x1ac>)
 8007334:	f7fa fa74 	bl	8001820 <HAL_GPIO_WritePin>

  // Configure GPIO pin : B1_Pin
  GPIO_InitStruct.Pin = B1_Pin;
 8007338:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800733c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800733e:	4b46      	ldr	r3, [pc, #280]	; (8007458 <MX_GPIO_Init+0x1b0>)
 8007340:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007342:	2300      	movs	r3, #0
 8007344:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8007346:	f107 0314 	add.w	r3, r7, #20
 800734a:	4619      	mov	r1, r3
 800734c:	4843      	ldr	r0, [pc, #268]	; (800745c <MX_GPIO_Init+0x1b4>)
 800734e:	f7fa f8cd 	bl	80014ec <HAL_GPIO_Init>

  // Configure GPIO pin : LD2_Pin
  GPIO_InitStruct.Pin = LD2_Pin;
 8007352:	2320      	movs	r3, #32
 8007354:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007356:	2301      	movs	r3, #1
 8007358:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800735a:	2300      	movs	r3, #0
 800735c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800735e:	2300      	movs	r3, #0
 8007360:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8007362:	f107 0314 	add.w	r3, r7, #20
 8007366:	4619      	mov	r1, r3
 8007368:	483a      	ldr	r0, [pc, #232]	; (8007454 <MX_GPIO_Init+0x1ac>)
 800736a:	f7fa f8bf 	bl	80014ec <HAL_GPIO_Init>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 800736e:	2200      	movs	r2, #0
 8007370:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007374:	483a      	ldr	r0, [pc, #232]	; (8007460 <MX_GPIO_Init+0x1b8>)
 8007376:	f7fa fa53 	bl	8001820 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : SD_CS_Pin */
	GPIO_InitStruct.Pin = SD_CS_Pin;
 800737a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800737e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007380:	2301      	movs	r3, #1
 8007382:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007384:	2300      	movs	r3, #0
 8007386:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007388:	2300      	movs	r3, #0
 800738a:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 800738c:	f107 0314 	add.w	r3, r7, #20
 8007390:	4619      	mov	r1, r3
 8007392:	4833      	ldr	r0, [pc, #204]	; (8007460 <MX_GPIO_Init+0x1b8>)
 8007394:	f7fa f8aa 	bl	80014ec <HAL_GPIO_Init>
	 * Button 4 PA12
	 * Lock 1	PA9
	 * Lock 2	PA8
	 * Lock 3
	 * Lock 4 */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8007398:	2200      	movs	r2, #0
 800739a:	2102      	movs	r1, #2
 800739c:	482d      	ldr	r0, [pc, #180]	; (8007454 <MX_GPIO_Init+0x1ac>)
 800739e:	f7fa fa3f 	bl	8001820 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80073a2:	f641 4302 	movw	r3, #7170	; 0x1c02
 80073a6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80073a8:	2300      	movs	r3, #0
 80073aa:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80073ac:	2300      	movs	r3, #0
 80073ae:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80073b0:	2300      	movs	r3, #0
 80073b2:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80073b4:	f107 0314 	add.w	r3, r7, #20
 80073b8:	4619      	mov	r1, r3
 80073ba:	4826      	ldr	r0, [pc, #152]	; (8007454 <MX_GPIO_Init+0x1ac>)
 80073bc:	f7fa f896 	bl	80014ec <HAL_GPIO_Init>

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 80073c0:	2200      	movs	r2, #0
 80073c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80073c6:	4825      	ldr	r0, [pc, #148]	; (800745c <MX_GPIO_Init+0x1b4>)
 80073c8:	f7fa fa2a 	bl	8001820 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 80073cc:	2200      	movs	r2, #0
 80073ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80073d2:	4822      	ldr	r0, [pc, #136]	; (800745c <MX_GPIO_Init+0x1b4>)
 80073d4:	f7fa fa24 	bl	8001820 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80073d8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80073dc:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80073de:	2301      	movs	r3, #1
 80073e0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80073e2:	2300      	movs	r3, #0
 80073e4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80073e6:	2300      	movs	r3, #0
 80073e8:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80073ea:	f107 0314 	add.w	r3, r7, #20
 80073ee:	4619      	mov	r1, r3
 80073f0:	481a      	ldr	r0, [pc, #104]	; (800745c <MX_GPIO_Init+0x1b4>)
 80073f2:	f7fa f87b 	bl	80014ec <HAL_GPIO_Init>

	/*Configure GPIO pin : PA9 */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80073f6:	2200      	movs	r2, #0
 80073f8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80073fc:	4815      	ldr	r0, [pc, #84]	; (8007454 <MX_GPIO_Init+0x1ac>)
 80073fe:	f7fa fa0f 	bl	8001820 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8007402:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007406:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007408:	2301      	movs	r3, #1
 800740a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800740c:	2300      	movs	r3, #0
 800740e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007410:	2300      	movs	r3, #0
 8007412:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007414:	f107 0314 	add.w	r3, r7, #20
 8007418:	4619      	mov	r1, r3
 800741a:	480e      	ldr	r0, [pc, #56]	; (8007454 <MX_GPIO_Init+0x1ac>)
 800741c:	f7fa f866 	bl	80014ec <HAL_GPIO_Init>

	/*Configure GPIO pin : PC0 Test */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8007420:	2200      	movs	r2, #0
 8007422:	2101      	movs	r1, #1
 8007424:	480d      	ldr	r0, [pc, #52]	; (800745c <MX_GPIO_Init+0x1b4>)
 8007426:	f7fa f9fb 	bl	8001820 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 800742a:	2301      	movs	r3, #1
 800742c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800742e:	2301      	movs	r3, #1
 8007430:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007432:	2300      	movs	r3, #0
 8007434:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007436:	2300      	movs	r3, #0
 8007438:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800743a:	f107 0314 	add.w	r3, r7, #20
 800743e:	4619      	mov	r1, r3
 8007440:	4806      	ldr	r0, [pc, #24]	; (800745c <MX_GPIO_Init+0x1b4>)
 8007442:	f7fa f853 	bl	80014ec <HAL_GPIO_Init>
}
 8007446:	bf00      	nop
 8007448:	3728      	adds	r7, #40	; 0x28
 800744a:	46bd      	mov	sp, r7
 800744c:	bd80      	pop	{r7, pc}
 800744e:	bf00      	nop
 8007450:	40023800 	.word	0x40023800
 8007454:	40020000 	.word	0x40020000
 8007458:	10210000 	.word	0x10210000
 800745c:	40020800 	.word	0x40020800
 8007460:	40020400 	.word	0x40020400

08007464 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8007464:	b580      	push	{r7, lr}
 8007466:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8007468:	4b11      	ldr	r3, [pc, #68]	; (80074b0 <MX_USART2_UART_Init+0x4c>)
 800746a:	4a12      	ldr	r2, [pc, #72]	; (80074b4 <MX_USART2_UART_Init+0x50>)
 800746c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800746e:	4b10      	ldr	r3, [pc, #64]	; (80074b0 <MX_USART2_UART_Init+0x4c>)
 8007470:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8007474:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8007476:	4b0e      	ldr	r3, [pc, #56]	; (80074b0 <MX_USART2_UART_Init+0x4c>)
 8007478:	2200      	movs	r2, #0
 800747a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800747c:	4b0c      	ldr	r3, [pc, #48]	; (80074b0 <MX_USART2_UART_Init+0x4c>)
 800747e:	2200      	movs	r2, #0
 8007480:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8007482:	4b0b      	ldr	r3, [pc, #44]	; (80074b0 <MX_USART2_UART_Init+0x4c>)
 8007484:	2200      	movs	r2, #0
 8007486:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8007488:	4b09      	ldr	r3, [pc, #36]	; (80074b0 <MX_USART2_UART_Init+0x4c>)
 800748a:	220c      	movs	r2, #12
 800748c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800748e:	4b08      	ldr	r3, [pc, #32]	; (80074b0 <MX_USART2_UART_Init+0x4c>)
 8007490:	2200      	movs	r2, #0
 8007492:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8007494:	4b06      	ldr	r3, [pc, #24]	; (80074b0 <MX_USART2_UART_Init+0x4c>)
 8007496:	2200      	movs	r2, #0
 8007498:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800749a:	4805      	ldr	r0, [pc, #20]	; (80074b0 <MX_USART2_UART_Init+0x4c>)
 800749c:	f7fc f80b 	bl	80034b6 <HAL_UART_Init>
 80074a0:	4603      	mov	r3, r0
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d002      	beq.n	80074ac <MX_USART2_UART_Init+0x48>
  {
    Error_Handler(UART_ERROR);
 80074a6:	2007      	movs	r0, #7
 80074a8:	f000 f806 	bl	80074b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80074ac:	bf00      	nop
 80074ae:	bd80      	pop	{r7, pc}
 80074b0:	200035cc 	.word	0x200035cc
 80074b4:	40004400 	.word	0x40004400

080074b8 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(uint8_t ERROR)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b082      	sub	sp, #8
 80074bc:	af00      	add	r7, sp, #0
 80074be:	4603      	mov	r3, r0
 80074c0:	71fb      	strb	r3, [r7, #7]
  while (1) {
    /* Turn LED2 on */
  	switch(ERROR) {
 80074c2:	79fb      	ldrb	r3, [r7, #7]
 80074c4:	2b08      	cmp	r3, #8
 80074c6:	d84b      	bhi.n	8007560 <Error_Handler+0xa8>
 80074c8:	a201      	add	r2, pc, #4	; (adr r2, 80074d0 <Error_Handler+0x18>)
 80074ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074ce:	bf00      	nop
 80074d0:	080074f5 	.word	0x080074f5
 80074d4:	08007501 	.word	0x08007501
 80074d8:	08007519 	.word	0x08007519
 80074dc:	08007525 	.word	0x08007525
 80074e0:	0800750d 	.word	0x0800750d
 80074e4:	0800753d 	.word	0x0800753d
 80074e8:	08007531 	.word	0x08007531
 80074ec:	08007549 	.word	0x08007549
 80074f0:	08007555 	.word	0x08007555
  	case SYSCONF_ERROR1:
  		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 80074f4:	2201      	movs	r2, #1
 80074f6:	2120      	movs	r1, #32
 80074f8:	481c      	ldr	r0, [pc, #112]	; (800756c <Error_Handler+0xb4>)
 80074fa:	f7fa f991 	bl	8001820 <HAL_GPIO_WritePin>
  		break;
 80074fe:	e034      	b.n	800756a <Error_Handler+0xb2>
  	case SYSCONF_ERROR2:
  		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8007500:	2201      	movs	r2, #1
 8007502:	2120      	movs	r1, #32
 8007504:	4819      	ldr	r0, [pc, #100]	; (800756c <Error_Handler+0xb4>)
 8007506:	f7fa f98b 	bl	8001820 <HAL_GPIO_WritePin>
  		break;
 800750a:	e02e      	b.n	800756a <Error_Handler+0xb2>
  	case TIM_INIT_ERROR:
  	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 800750c:	2201      	movs	r2, #1
 800750e:	2120      	movs	r1, #32
 8007510:	4816      	ldr	r0, [pc, #88]	; (800756c <Error_Handler+0xb4>)
 8007512:	f7fa f985 	bl	8001820 <HAL_GPIO_WritePin>
  	  break;
 8007516:	e028      	b.n	800756a <Error_Handler+0xb2>
  	case EN_PWM_ERROR:
  	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8007518:	2201      	movs	r2, #1
 800751a:	2120      	movs	r1, #32
 800751c:	4813      	ldr	r0, [pc, #76]	; (800756c <Error_Handler+0xb4>)
 800751e:	f7fa f97f 	bl	8001820 <HAL_GPIO_WritePin>
  	  break;
 8007522:	e022      	b.n	800756a <Error_Handler+0xb2>
  	case TIM_CONFIG_ERROR:
  	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8007524:	2201      	movs	r2, #1
 8007526:	2120      	movs	r1, #32
 8007528:	4810      	ldr	r0, [pc, #64]	; (800756c <Error_Handler+0xb4>)
 800752a:	f7fa f979 	bl	8001820 <HAL_GPIO_WritePin>
  	  break;
 800752e:	e01c      	b.n	800756a <Error_Handler+0xb2>
  	case DMA_ERROR:
  	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8007530:	2201      	movs	r2, #1
 8007532:	2120      	movs	r1, #32
 8007534:	480d      	ldr	r0, [pc, #52]	; (800756c <Error_Handler+0xb4>)
 8007536:	f7fa f973 	bl	8001820 <HAL_GPIO_WritePin>
  	  break;
 800753a:	e016      	b.n	800756a <Error_Handler+0xb2>
  	case GPIO_ERROR:
  	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 800753c:	2201      	movs	r2, #1
 800753e:	2120      	movs	r1, #32
 8007540:	480a      	ldr	r0, [pc, #40]	; (800756c <Error_Handler+0xb4>)
 8007542:	f7fa f96d 	bl	8001820 <HAL_GPIO_WritePin>
  	  break;
 8007546:	e010      	b.n	800756a <Error_Handler+0xb2>
  	case UART_ERROR:
  		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8007548:	2201      	movs	r2, #1
 800754a:	2120      	movs	r1, #32
 800754c:	4807      	ldr	r0, [pc, #28]	; (800756c <Error_Handler+0xb4>)
 800754e:	f7fa f967 	bl	8001820 <HAL_GPIO_WritePin>
  		break;
 8007552:	e00a      	b.n	800756a <Error_Handler+0xb2>
  	case OPEN_ERROR:
  		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8007554:	2201      	movs	r2, #1
 8007556:	2120      	movs	r1, #32
 8007558:	4804      	ldr	r0, [pc, #16]	; (800756c <Error_Handler+0xb4>)
 800755a:	f7fa f961 	bl	8001820 <HAL_GPIO_WritePin>
  		break;
 800755e:	e004      	b.n	800756a <Error_Handler+0xb2>
  	default:
  	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8007560:	2200      	movs	r2, #0
 8007562:	2120      	movs	r1, #32
 8007564:	4801      	ldr	r0, [pc, #4]	; (800756c <Error_Handler+0xb4>)
 8007566:	f7fa f95b 	bl	8001820 <HAL_GPIO_WritePin>
  	switch(ERROR) {
 800756a:	e7aa      	b.n	80074c2 <Error_Handler+0xa>
 800756c:	40020000 	.word	0x40020000

08007570 <microSD_init>:

#include "microSD.h"



void microSD_init (void){
 8007570:	b580      	push	{r7, lr}
 8007572:	b086      	sub	sp, #24
 8007574:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8007576:	2300      	movs	r3, #0
 8007578:	603b      	str	r3, [r7, #0]
 800757a:	4b33      	ldr	r3, [pc, #204]	; (8007648 <microSD_init+0xd8>)
 800757c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800757e:	4a32      	ldr	r2, [pc, #200]	; (8007648 <microSD_init+0xd8>)
 8007580:	f043 0302 	orr.w	r3, r3, #2
 8007584:	6313      	str	r3, [r2, #48]	; 0x30
 8007586:	4b30      	ldr	r3, [pc, #192]	; (8007648 <microSD_init+0xd8>)
 8007588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800758a:	f003 0302 	and.w	r3, r3, #2
 800758e:	603b      	str	r3, [r7, #0]
 8007590:	683b      	ldr	r3, [r7, #0]

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007592:	1d3b      	adds	r3, r7, #4
 8007594:	2200      	movs	r2, #0
 8007596:	601a      	str	r2, [r3, #0]
 8007598:	605a      	str	r2, [r3, #4]
 800759a:	609a      	str	r2, [r3, #8]
 800759c:	60da      	str	r2, [r3, #12]
 800759e:	611a      	str	r2, [r3, #16]

  // Configure GPIO pin : PH1_Pin
  HAL_GPIO_WritePin(GPIOH, GPIO_PIN_1, GPIO_PIN_RESET);
 80075a0:	2200      	movs	r2, #0
 80075a2:	2102      	movs	r1, #2
 80075a4:	4829      	ldr	r0, [pc, #164]	; (800764c <microSD_init+0xdc>)
 80075a6:	f7fa f93b 	bl	8001820 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80075aa:	2302      	movs	r3, #2
 80075ac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80075ae:	2300      	movs	r3, #0
 80075b0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80075b2:	2300      	movs	r3, #0
 80075b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80075b6:	2300      	movs	r3, #0
 80075b8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80075ba:	1d3b      	adds	r3, r7, #4
 80075bc:	4619      	mov	r1, r3
 80075be:	4823      	ldr	r0, [pc, #140]	; (800764c <microSD_init+0xdc>)
 80075c0:	f7f9 ff94 	bl	80014ec <HAL_GPIO_Init>

  // Configure GPIO pin : SD_CS_Pin
  GPIO_InitStruct.Pin = SD_CS_Pin;
 80075c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80075c8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80075ca:	2301      	movs	r3, #1
 80075cc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80075ce:	2300      	movs	r3, #0
 80075d0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80075d2:	2300      	movs	r3, #0
 80075d4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 80075d6:	1d3b      	adds	r3, r7, #4
 80075d8:	4619      	mov	r1, r3
 80075da:	481d      	ldr	r0, [pc, #116]	; (8007650 <microSD_init+0xe0>)
 80075dc:	f7f9 ff86 	bl	80014ec <HAL_GPIO_Init>


  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80075e0:	4b1c      	ldr	r3, [pc, #112]	; (8007654 <microSD_init+0xe4>)
 80075e2:	4a1d      	ldr	r2, [pc, #116]	; (8007658 <microSD_init+0xe8>)
 80075e4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80075e6:	4b1b      	ldr	r3, [pc, #108]	; (8007654 <microSD_init+0xe4>)
 80075e8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80075ec:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80075ee:	4b19      	ldr	r3, [pc, #100]	; (8007654 <microSD_init+0xe4>)
 80075f0:	2200      	movs	r2, #0
 80075f2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80075f4:	4b17      	ldr	r3, [pc, #92]	; (8007654 <microSD_init+0xe4>)
 80075f6:	2200      	movs	r2, #0
 80075f8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80075fa:	4b16      	ldr	r3, [pc, #88]	; (8007654 <microSD_init+0xe4>)
 80075fc:	2200      	movs	r2, #0
 80075fe:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8007600:	4b14      	ldr	r3, [pc, #80]	; (8007654 <microSD_init+0xe4>)
 8007602:	2200      	movs	r2, #0
 8007604:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8007606:	4b13      	ldr	r3, [pc, #76]	; (8007654 <microSD_init+0xe4>)
 8007608:	f44f 7200 	mov.w	r2, #512	; 0x200
 800760c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;	//SPI_BAUDRATEPRESCALER_2
 800760e:	4b11      	ldr	r3, [pc, #68]	; (8007654 <microSD_init+0xe4>)
 8007610:	2200      	movs	r2, #0
 8007612:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8007614:	4b0f      	ldr	r3, [pc, #60]	; (8007654 <microSD_init+0xe4>)
 8007616:	2200      	movs	r2, #0
 8007618:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800761a:	4b0e      	ldr	r3, [pc, #56]	; (8007654 <microSD_init+0xe4>)
 800761c:	2200      	movs	r2, #0
 800761e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007620:	4b0c      	ldr	r3, [pc, #48]	; (8007654 <microSD_init+0xe4>)
 8007622:	2200      	movs	r2, #0
 8007624:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8007626:	4b0b      	ldr	r3, [pc, #44]	; (8007654 <microSD_init+0xe4>)
 8007628:	220a      	movs	r2, #10
 800762a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800762c:	4809      	ldr	r0, [pc, #36]	; (8007654 <microSD_init+0xe4>)
 800762e:	f7fa fd73 	bl	8002118 <HAL_SPI_Init>
 8007632:	4603      	mov	r3, r0
 8007634:	2b00      	cmp	r3, #0
 8007636:	d002      	beq.n	800763e <microSD_init+0xce>
  {
    Error_Handler(SPI_ERROR);
 8007638:	2009      	movs	r0, #9
 800763a:	f7ff ff3d 	bl	80074b8 <Error_Handler>
  }
}
 800763e:	bf00      	nop
 8007640:	3718      	adds	r7, #24
 8007642:	46bd      	mov	sp, r7
 8007644:	bd80      	pop	{r7, pc}
 8007646:	bf00      	nop
 8007648:	40023800 	.word	0x40023800
 800764c:	40021c00 	.word	0x40021c00
 8007650:	40020400 	.word	0x40020400
 8007654:	200023c4 	.word	0x200023c4
 8007658:	40003800 	.word	0x40003800

0800765c <transmit_uart_SD>:

void transmit_uart_SD(char *string){
 800765c:	b580      	push	{r7, lr}
 800765e:	b084      	sub	sp, #16
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
	uint8_t len = strlen(string);
 8007664:	6878      	ldr	r0, [r7, #4]
 8007666:	f7f8 fdbb 	bl	80001e0 <strlen>
 800766a:	4603      	mov	r3, r0
 800766c:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart2, (uint8_t*) string, len, 200);
 800766e:	7bfb      	ldrb	r3, [r7, #15]
 8007670:	b29a      	uxth	r2, r3
 8007672:	23c8      	movs	r3, #200	; 0xc8
 8007674:	6879      	ldr	r1, [r7, #4]
 8007676:	4803      	ldr	r0, [pc, #12]	; (8007684 <transmit_uart_SD+0x28>)
 8007678:	f7fb ff6a 	bl	8003550 <HAL_UART_Transmit>
}
 800767c:	bf00      	nop
 800767e:	3710      	adds	r7, #16
 8007680:	46bd      	mov	sp, r7
 8007682:	bd80      	pop	{r7, pc}
 8007684:	200035cc 	.word	0x200035cc

08007688 <check_microSD_conn>:

sd_ret_val check_microSD_conn (void) {
 8007688:	b580      	push	{r7, lr}
 800768a:	af00      	add	r7, sp, #0
	if(!(HAL_GPIO_ReadPin(GPIOH, GPIO_PIN_1))){
 800768c:	2102      	movs	r1, #2
 800768e:	4805      	ldr	r0, [pc, #20]	; (80076a4 <check_microSD_conn+0x1c>)
 8007690:	f7fa f8ae 	bl	80017f0 <HAL_GPIO_ReadPin>
 8007694:	4603      	mov	r3, r0
 8007696:	2b00      	cmp	r3, #0
 8007698:	d101      	bne.n	800769e <check_microSD_conn+0x16>
		return SD_FAIL;
 800769a:	2300      	movs	r3, #0
 800769c:	e000      	b.n	80076a0 <check_microSD_conn+0x18>
	}
	return SD_PASS;
 800769e:	2301      	movs	r3, #1
}
 80076a0:	4618      	mov	r0, r3
 80076a2:	bd80      	pop	{r7, pc}
 80076a4:	40021c00 	.word	0x40021c00

080076a8 <mount_sd>:

sd_ret_val mount_sd(void){
 80076a8:	b580      	push	{r7, lr}
 80076aa:	af00      	add	r7, sp, #0
	//fres = f_mount(&fs, "", 0);
	pfs = malloc(sizeof (FATFS));
 80076ac:	f241 0038 	movw	r0, #4152	; 0x1038
 80076b0:	f001 f8ce 	bl	8008850 <malloc>
 80076b4:	4603      	mov	r3, r0
 80076b6:	461a      	mov	r2, r3
 80076b8:	4b0d      	ldr	r3, [pc, #52]	; (80076f0 <mount_sd+0x48>)
 80076ba:	601a      	str	r2, [r3, #0]
	fres = f_mount(pfs, "", 0);
 80076bc:	4b0c      	ldr	r3, [pc, #48]	; (80076f0 <mount_sd+0x48>)
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	2200      	movs	r2, #0
 80076c2:	490c      	ldr	r1, [pc, #48]	; (80076f4 <mount_sd+0x4c>)
 80076c4:	4618      	mov	r0, r3
 80076c6:	f7fe fc7b 	bl	8005fc0 <f_mount>
 80076ca:	4603      	mov	r3, r0
 80076cc:	461a      	mov	r2, r3
 80076ce:	4b0a      	ldr	r3, [pc, #40]	; (80076f8 <mount_sd+0x50>)
 80076d0:	701a      	strb	r2, [r3, #0]
	if (fres == FR_OK) {
 80076d2:	4b09      	ldr	r3, [pc, #36]	; (80076f8 <mount_sd+0x50>)
 80076d4:	781b      	ldrb	r3, [r3, #0]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d104      	bne.n	80076e4 <mount_sd+0x3c>
		transmit_uart_SD("PASS - MicroSD card mounted successfully!\r\n");
 80076da:	4808      	ldr	r0, [pc, #32]	; (80076fc <mount_sd+0x54>)
 80076dc:	f7ff ffbe 	bl	800765c <transmit_uart_SD>
		return SD_PASS;
 80076e0:	2301      	movs	r3, #1
 80076e2:	e003      	b.n	80076ec <mount_sd+0x44>
	} else {
		transmit_uart_SD("FAIL - MicroSD card's mount error!\r\n");
 80076e4:	4806      	ldr	r0, [pc, #24]	; (8007700 <mount_sd+0x58>)
 80076e6:	f7ff ffb9 	bl	800765c <transmit_uart_SD>
		return SD_FAIL;
 80076ea:	2300      	movs	r3, #0
	}
	return SD_FAIL;
}
 80076ec:	4618      	mov	r0, r3
 80076ee:	bd80      	pop	{r7, pc}
 80076f0:	20003588 	.word	0x20003588
 80076f4:	08009194 	.word	0x08009194
 80076f8:	2000360c 	.word	0x2000360c
 80076fc:	08009198 	.word	0x08009198
 8007700:	080091c4 	.word	0x080091c4

08007704 <unmount_sd>:

sd_ret_val unmount_sd(void){
 8007704:	b580      	push	{r7, lr}
 8007706:	af00      	add	r7, sp, #0
	//f_mount(NULL, "", 1);
	f_mount(0, "", 0);
 8007708:	2200      	movs	r2, #0
 800770a:	4911      	ldr	r1, [pc, #68]	; (8007750 <unmount_sd+0x4c>)
 800770c:	2000      	movs	r0, #0
 800770e:	f7fe fc57 	bl	8005fc0 <f_mount>
	if (fres == FR_OK) {
 8007712:	4b10      	ldr	r3, [pc, #64]	; (8007754 <unmount_sd+0x50>)
 8007714:	781b      	ldrb	r3, [r3, #0]
 8007716:	2b00      	cmp	r3, #0
 8007718:	d109      	bne.n	800772e <unmount_sd+0x2a>
		transmit_uart_SD("PASS - MicroSD successfully unmounted.\r\n");
 800771a:	480f      	ldr	r0, [pc, #60]	; (8007758 <unmount_sd+0x54>)
 800771c:	f7ff ff9e 	bl	800765c <transmit_uart_SD>
		free(pfs);
 8007720:	4b0e      	ldr	r3, [pc, #56]	; (800775c <unmount_sd+0x58>)
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	4618      	mov	r0, r3
 8007726:	f001 f89b 	bl	8008860 <free>
		return SD_PASS;
 800772a:	2301      	movs	r3, #1
 800772c:	e00e      	b.n	800774c <unmount_sd+0x48>
	} else if (fres != FR_OK) {
 800772e:	4b09      	ldr	r3, [pc, #36]	; (8007754 <unmount_sd+0x50>)
 8007730:	781b      	ldrb	r3, [r3, #0]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d009      	beq.n	800774a <unmount_sd+0x46>
		transmit_uart_SD("FAIL - MicroSD failed to unmount.\r\n");
 8007736:	480a      	ldr	r0, [pc, #40]	; (8007760 <unmount_sd+0x5c>)
 8007738:	f7ff ff90 	bl	800765c <transmit_uart_SD>
		free(pfs);
 800773c:	4b07      	ldr	r3, [pc, #28]	; (800775c <unmount_sd+0x58>)
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	4618      	mov	r0, r3
 8007742:	f001 f88d 	bl	8008860 <free>
		return SD_FAIL;
 8007746:	2300      	movs	r3, #0
 8007748:	e000      	b.n	800774c <unmount_sd+0x48>
	}
	return SD_FAIL;
 800774a:	2300      	movs	r3, #0
}
 800774c:	4618      	mov	r0, r3
 800774e:	bd80      	pop	{r7, pc}
 8007750:	08009194 	.word	0x08009194
 8007754:	2000360c 	.word	0x2000360c
 8007758:	080091ec 	.word	0x080091ec
 800775c:	20003588 	.word	0x20003588
 8007760:	08009218 	.word	0x08009218

08007764 <get_freespace>:
		return SD_PASS;
	}
	return SD_FAIL;
}

sd_ret_val get_freespace(void){
 8007764:	b590      	push	{r4, r7, lr}
 8007766:	b085      	sub	sp, #20
 8007768:	af00      	add	r7, sp, #0
	fres = f_getfree("", &fre_clust, &pfs);
 800776a:	4a30      	ldr	r2, [pc, #192]	; (800782c <get_freespace+0xc8>)
 800776c:	4930      	ldr	r1, [pc, #192]	; (8007830 <get_freespace+0xcc>)
 800776e:	4831      	ldr	r0, [pc, #196]	; (8007834 <get_freespace+0xd0>)
 8007770:	f7fe fd88 	bl	8006284 <f_getfree>
 8007774:	4603      	mov	r3, r0
 8007776:	461a      	mov	r2, r3
 8007778:	4b2f      	ldr	r3, [pc, #188]	; (8007838 <get_freespace+0xd4>)
 800777a:	701a      	strb	r2, [r3, #0]
	totalSpace = (uint32_t) ((pfs->n_fatent - 2) * pfs->csize * 0.5);
 800777c:	4b2b      	ldr	r3, [pc, #172]	; (800782c <get_freespace+0xc8>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	69db      	ldr	r3, [r3, #28]
 8007782:	3b02      	subs	r3, #2
 8007784:	4a29      	ldr	r2, [pc, #164]	; (800782c <get_freespace+0xc8>)
 8007786:	6812      	ldr	r2, [r2, #0]
 8007788:	8952      	ldrh	r2, [r2, #10]
 800778a:	fb02 f303 	mul.w	r3, r2, r3
 800778e:	4618      	mov	r0, r3
 8007790:	f7f8 fec0 	bl	8000514 <__aeabi_ui2d>
 8007794:	f04f 0200 	mov.w	r2, #0
 8007798:	4b28      	ldr	r3, [pc, #160]	; (800783c <get_freespace+0xd8>)
 800779a:	f7f8 ff35 	bl	8000608 <__aeabi_dmul>
 800779e:	4603      	mov	r3, r0
 80077a0:	460c      	mov	r4, r1
 80077a2:	4618      	mov	r0, r3
 80077a4:	4621      	mov	r1, r4
 80077a6:	f7f9 f941 	bl	8000a2c <__aeabi_d2uiz>
 80077aa:	4602      	mov	r2, r0
 80077ac:	4b24      	ldr	r3, [pc, #144]	; (8007840 <get_freespace+0xdc>)
 80077ae:	601a      	str	r2, [r3, #0]
	freeSpace = (uint32_t) (fre_clust * pfs->csize * 0.5);
 80077b0:	4b1e      	ldr	r3, [pc, #120]	; (800782c <get_freespace+0xc8>)
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	895b      	ldrh	r3, [r3, #10]
 80077b6:	461a      	mov	r2, r3
 80077b8:	4b1d      	ldr	r3, [pc, #116]	; (8007830 <get_freespace+0xcc>)
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	fb03 f302 	mul.w	r3, r3, r2
 80077c0:	4618      	mov	r0, r3
 80077c2:	f7f8 fea7 	bl	8000514 <__aeabi_ui2d>
 80077c6:	f04f 0200 	mov.w	r2, #0
 80077ca:	4b1c      	ldr	r3, [pc, #112]	; (800783c <get_freespace+0xd8>)
 80077cc:	f7f8 ff1c 	bl	8000608 <__aeabi_dmul>
 80077d0:	4603      	mov	r3, r0
 80077d2:	460c      	mov	r4, r1
 80077d4:	4618      	mov	r0, r3
 80077d6:	4621      	mov	r1, r4
 80077d8:	f7f9 f928 	bl	8000a2c <__aeabi_d2uiz>
 80077dc:	4602      	mov	r2, r0
 80077de:	4b19      	ldr	r3, [pc, #100]	; (8007844 <get_freespace+0xe0>)
 80077e0:	601a      	str	r2, [r3, #0]

	char mSz[12];
	sprintf(mSz, "%lu", freeSpace);
 80077e2:	4b18      	ldr	r3, [pc, #96]	; (8007844 <get_freespace+0xe0>)
 80077e4:	681a      	ldr	r2, [r3, #0]
 80077e6:	1d3b      	adds	r3, r7, #4
 80077e8:	4917      	ldr	r1, [pc, #92]	; (8007848 <get_freespace+0xe4>)
 80077ea:	4618      	mov	r0, r3
 80077ec:	f001 f900 	bl	80089f0 <siprintf>

	if (fres == FR_OK) {
 80077f0:	4b11      	ldr	r3, [pc, #68]	; (8007838 <get_freespace+0xd4>)
 80077f2:	781b      	ldrb	r3, [r3, #0]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d10b      	bne.n	8007810 <get_freespace+0xac>
		transmit_uart_SD("PASS - Free space (kb): ");
 80077f8:	4814      	ldr	r0, [pc, #80]	; (800784c <get_freespace+0xe8>)
 80077fa:	f7ff ff2f 	bl	800765c <transmit_uart_SD>
		transmit_uart_SD(mSz);
 80077fe:	1d3b      	adds	r3, r7, #4
 8007800:	4618      	mov	r0, r3
 8007802:	f7ff ff2b 	bl	800765c <transmit_uart_SD>
		transmit_uart_SD("\r\n");
 8007806:	4812      	ldr	r0, [pc, #72]	; (8007850 <get_freespace+0xec>)
 8007808:	f7ff ff28 	bl	800765c <transmit_uart_SD>
		return SD_PASS;
 800780c:	2301      	movs	r3, #1
 800780e:	e009      	b.n	8007824 <get_freespace+0xc0>
	} else if (fres != FR_OK) {
 8007810:	4b09      	ldr	r3, [pc, #36]	; (8007838 <get_freespace+0xd4>)
 8007812:	781b      	ldrb	r3, [r3, #0]
 8007814:	2b00      	cmp	r3, #0
 8007816:	d004      	beq.n	8007822 <get_freespace+0xbe>
		transmit_uart_SD("FAIL - Free space failed to be determined.\r\n");
 8007818:	480e      	ldr	r0, [pc, #56]	; (8007854 <get_freespace+0xf0>)
 800781a:	f7ff ff1f 	bl	800765c <transmit_uart_SD>
		return SD_FAIL;
 800781e:	2300      	movs	r3, #0
 8007820:	e000      	b.n	8007824 <get_freespace+0xc0>
	}
	return SD_FAIL;
 8007822:	2300      	movs	r3, #0
}
 8007824:	4618      	mov	r0, r3
 8007826:	3714      	adds	r7, #20
 8007828:	46bd      	mov	sp, r7
 800782a:	bd90      	pop	{r4, r7, pc}
 800782c:	20003588 	.word	0x20003588
 8007830:	2000235c 	.word	0x2000235c
 8007834:	08009194 	.word	0x08009194
 8007838:	2000360c 	.word	0x2000360c
 800783c:	3fe00000 	.word	0x3fe00000
 8007840:	20003454 	.word	0x20003454
 8007844:	20003528 	.word	0x20003528
 8007848:	0800927c 	.word	0x0800927c
 800784c:	08009280 	.word	0x08009280
 8007850:	0800929c 	.word	0x0800929c
 8007854:	080092a0 	.word	0x080092a0

08007858 <find_file>:
	return SD_PASS;
}


sd_ret_val find_file (filetype f_type)
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b0e2      	sub	sp, #392	; 0x188
 800785c:	af00      	add	r7, sp, #0
 800785e:	4602      	mov	r2, r0
 8007860:	1dfb      	adds	r3, r7, #7
 8007862:	701a      	strb	r2, [r3, #0]
    FRESULT fr;     /* Return value */
    DIR dj;         /* Directory object */
    FILINFO fno;    /* File information */

    uint8_t idx = 1;
 8007864:	2301      	movs	r3, #1
 8007866:	f887 3186 	strb.w	r3, [r7, #390]	; 0x186
    char file_size[10];

    char file_fmt_name[5];
    char file_fmt[10];

    switch(f_type) {
 800786a:	1dfb      	adds	r3, r7, #7
 800786c:	781b      	ldrb	r3, [r3, #0]
 800786e:	2b01      	cmp	r3, #1
 8007870:	d00e      	beq.n	8007890 <find_file+0x38>
 8007872:	2b02      	cmp	r3, #2
 8007874:	d017      	beq.n	80078a6 <find_file+0x4e>
 8007876:	2b00      	cmp	r3, #0
 8007878:	d120      	bne.n	80078bc <find_file+0x64>
    case MP3:
    	strcpy(file_fmt_name, "MP3");
 800787a:	f107 0314 	add.w	r3, r7, #20
 800787e:	4a4f      	ldr	r2, [pc, #316]	; (80079bc <find_file+0x164>)
 8007880:	601a      	str	r2, [r3, #0]
    	strcpy(file_fmt, "???*.mp3");
 8007882:	f107 0308 	add.w	r3, r7, #8
 8007886:	4a4e      	ldr	r2, [pc, #312]	; (80079c0 <find_file+0x168>)
 8007888:	ca07      	ldmia	r2, {r0, r1, r2}
 800788a:	c303      	stmia	r3!, {r0, r1}
 800788c:	701a      	strb	r2, [r3, #0]
    	break;
 800788e:	e01a      	b.n	80078c6 <find_file+0x6e>
    case WAV:
    	strcpy(file_fmt_name, "WAV");
 8007890:	f107 0314 	add.w	r3, r7, #20
 8007894:	4a4b      	ldr	r2, [pc, #300]	; (80079c4 <find_file+0x16c>)
 8007896:	601a      	str	r2, [r3, #0]
    	strcpy(file_fmt, "???*.wav");
 8007898:	f107 0308 	add.w	r3, r7, #8
 800789c:	4a4a      	ldr	r2, [pc, #296]	; (80079c8 <find_file+0x170>)
 800789e:	ca07      	ldmia	r2, {r0, r1, r2}
 80078a0:	c303      	stmia	r3!, {r0, r1}
 80078a2:	701a      	strb	r2, [r3, #0]
    	break;
 80078a4:	e00f      	b.n	80078c6 <find_file+0x6e>
    case TXT:
    	strcpy(file_fmt_name, "TXT");
 80078a6:	f107 0314 	add.w	r3, r7, #20
 80078aa:	4a48      	ldr	r2, [pc, #288]	; (80079cc <find_file+0x174>)
 80078ac:	601a      	str	r2, [r3, #0]
    	strcpy(file_fmt, "???*.txt");
 80078ae:	f107 0308 	add.w	r3, r7, #8
 80078b2:	4a47      	ldr	r2, [pc, #284]	; (80079d0 <find_file+0x178>)
 80078b4:	ca07      	ldmia	r2, {r0, r1, r2}
 80078b6:	c303      	stmia	r3!, {r0, r1}
 80078b8:	701a      	strb	r2, [r3, #0]
    	break;
 80078ba:	e004      	b.n	80078c6 <find_file+0x6e>
    default:
    	transmit_uart_SD("FAIL - Invalid file type, find_file().");
 80078bc:	4845      	ldr	r0, [pc, #276]	; (80079d4 <find_file+0x17c>)
 80078be:	f7ff fecd 	bl	800765c <transmit_uart_SD>
    	return SD_FAIL;
 80078c2:	2300      	movs	r3, #0
 80078c4:	e074      	b.n	80079b0 <find_file+0x158>
    }

    transmit_uart_SD("\r\n");
 80078c6:	4844      	ldr	r0, [pc, #272]	; (80079d8 <find_file+0x180>)
 80078c8:	f7ff fec8 	bl	800765c <transmit_uart_SD>
    transmit_uart_SD(file_fmt_name);
 80078cc:	f107 0314 	add.w	r3, r7, #20
 80078d0:	4618      	mov	r0, r3
 80078d2:	f7ff fec3 	bl	800765c <transmit_uart_SD>
    transmit_uart_SD(" Files Found:\n\r");
 80078d6:	4841      	ldr	r0, [pc, #260]	; (80079dc <find_file+0x184>)
 80078d8:	f7ff fec0 	bl	800765c <transmit_uart_SD>
    transmit_uart_SD("----------------\n\r");
 80078dc:	4840      	ldr	r0, [pc, #256]	; (80079e0 <find_file+0x188>)
 80078de:	f7ff febd 	bl	800765c <transmit_uart_SD>
    //fr = f_findfirst(&dj, &fno, "", "dsc*.mp3");  /* Start to search for photo files */
    fr = f_findfirst(&dj, &fno, "", file_fmt);
 80078e2:	f107 0308 	add.w	r3, r7, #8
 80078e6:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80078ea:	f507 70a4 	add.w	r0, r7, #328	; 0x148
 80078ee:	4a3d      	ldr	r2, [pc, #244]	; (80079e4 <find_file+0x18c>)
 80078f0:	f7fe fcaa 	bl	8006248 <f_findfirst>
 80078f4:	4603      	mov	r3, r0
 80078f6:	f887 3187 	strb.w	r3, [r7, #391]	; 0x187

    while (fr == FR_OK && fno.fname[0]) {         /* Repeat while an item is found */
 80078fa:	e047      	b.n	800798c <find_file+0x134>

    	// Determine file number
      sprintf(index, "%u", idx);
 80078fc:	f897 2186 	ldrb.w	r2, [r7, #390]	; 0x186
 8007900:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007904:	4938      	ldr	r1, [pc, #224]	; (80079e8 <find_file+0x190>)
 8007906:	4618      	mov	r0, r3
 8007908:	f001 f872 	bl	80089f0 <siprintf>

      // Determine file size in Kilobytes
      file_size_kB = fno.fsize / 1000;
 800790c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	4a36      	ldr	r2, [pc, #216]	; (80079ec <find_file+0x194>)
 8007914:	fba2 2303 	umull	r2, r3, r2, r3
 8007918:	099b      	lsrs	r3, r3, #6
 800791a:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
      sprintf(file_size, "%lu", file_size_kB);
 800791e:	f107 031c 	add.w	r3, r7, #28
 8007922:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
 8007926:	4932      	ldr	r1, [pc, #200]	; (80079f0 <find_file+0x198>)
 8007928:	4618      	mov	r0, r3
 800792a:	f001 f861 	bl	80089f0 <siprintf>

      // Print out file index
      transmit_uart_SD("File ");
 800792e:	4831      	ldr	r0, [pc, #196]	; (80079f4 <find_file+0x19c>)
 8007930:	f7ff fe94 	bl	800765c <transmit_uart_SD>
    	transmit_uart_SD(index);
 8007934:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007938:	4618      	mov	r0, r3
 800793a:	f7ff fe8f 	bl	800765c <transmit_uart_SD>
    	transmit_uart_SD(" - ");
 800793e:	482e      	ldr	r0, [pc, #184]	; (80079f8 <find_file+0x1a0>)
 8007940:	f7ff fe8c 	bl	800765c <transmit_uart_SD>

    	// Print out file name
    	transmit_uart_SD("Name: ");
 8007944:	482d      	ldr	r0, [pc, #180]	; (80079fc <find_file+0x1a4>)
 8007946:	f7ff fe89 	bl	800765c <transmit_uart_SD>
    	transmit_uart_SD(fno.fname);							/* Print the object name */
 800794a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800794e:	3316      	adds	r3, #22
 8007950:	4618      	mov	r0, r3
 8007952:	f7ff fe83 	bl	800765c <transmit_uart_SD>

    	// Print out file size
    	transmit_uart_SD(" | Size: ");
 8007956:	482a      	ldr	r0, [pc, #168]	; (8007a00 <find_file+0x1a8>)
 8007958:	f7ff fe80 	bl	800765c <transmit_uart_SD>
    	transmit_uart_SD(file_size);
 800795c:	f107 031c 	add.w	r3, r7, #28
 8007960:	4618      	mov	r0, r3
 8007962:	f7ff fe7b 	bl	800765c <transmit_uart_SD>
    	transmit_uart_SD(" kB\r\n");
 8007966:	4827      	ldr	r0, [pc, #156]	; (8007a04 <find_file+0x1ac>)
 8007968:	f7ff fe78 	bl	800765c <transmit_uart_SD>

    	fr = f_findnext(&dj, &fno);               /* Search for next item */
 800796c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8007970:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8007974:	4611      	mov	r1, r2
 8007976:	4618      	mov	r0, r3
 8007978:	f7fe fc3e 	bl	80061f8 <f_findnext>
 800797c:	4603      	mov	r3, r0
 800797e:	f887 3187 	strb.w	r3, [r7, #391]	; 0x187

    	idx++;
 8007982:	f897 3186 	ldrb.w	r3, [r7, #390]	; 0x186
 8007986:	3301      	adds	r3, #1
 8007988:	f887 3186 	strb.w	r3, [r7, #390]	; 0x186
    while (fr == FR_OK && fno.fname[0]) {         /* Repeat while an item is found */
 800798c:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 8007990:	2b00      	cmp	r3, #0
 8007992:	d104      	bne.n	800799e <find_file+0x146>
 8007994:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007998:	7d9b      	ldrb	r3, [r3, #22]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d1ae      	bne.n	80078fc <find_file+0xa4>
    }
    transmit_uart_SD("----------------\n\r");
 800799e:	4810      	ldr	r0, [pc, #64]	; (80079e0 <find_file+0x188>)
 80079a0:	f7ff fe5c 	bl	800765c <transmit_uart_SD>
    f_closedir(&dj);
 80079a4:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 80079a8:	4618      	mov	r0, r3
 80079aa:	f7fe fbc2 	bl	8006132 <f_closedir>
    return SD_PASS;
 80079ae:	2301      	movs	r3, #1
}
 80079b0:	4618      	mov	r0, r3
 80079b2:	f507 77c4 	add.w	r7, r7, #392	; 0x188
 80079b6:	46bd      	mov	sp, r7
 80079b8:	bd80      	pop	{r7, pc}
 80079ba:	bf00      	nop
 80079bc:	0033504d 	.word	0x0033504d
 80079c0:	08009390 	.word	0x08009390
 80079c4:	00564157 	.word	0x00564157
 80079c8:	0800939c 	.word	0x0800939c
 80079cc:	00545854 	.word	0x00545854
 80079d0:	080093a8 	.word	0x080093a8
 80079d4:	080093b4 	.word	0x080093b4
 80079d8:	0800929c 	.word	0x0800929c
 80079dc:	080093dc 	.word	0x080093dc
 80079e0:	080093ec 	.word	0x080093ec
 80079e4:	08009194 	.word	0x08009194
 80079e8:	08009400 	.word	0x08009400
 80079ec:	10624dd3 	.word	0x10624dd3
 80079f0:	0800927c 	.word	0x0800927c
 80079f4:	08009404 	.word	0x08009404
 80079f8:	0800940c 	.word	0x0800940c
 80079fc:	08009410 	.word	0x08009410
 8007a00:	08009418 	.word	0x08009418
 8007a04:	08009424 	.word	0x08009424

08007a08 <chk_microSD>:

void chk_microSD(void){
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	af00      	add	r7, sp, #0
	if(mount_sd()){
 8007a0c:	f7ff fe4c 	bl	80076a8 <mount_sd>
 8007a10:	4603      	mov	r3, r0
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d00c      	beq.n	8007a30 <chk_microSD+0x28>
		get_freespace();
 8007a16:	f7ff fea5 	bl	8007764 <get_freespace>
		find_file(TXT);
 8007a1a:	2002      	movs	r0, #2
 8007a1c:	f7ff ff1c 	bl	8007858 <find_file>
		find_file(MP3);
 8007a20:	2000      	movs	r0, #0
 8007a22:	f7ff ff19 	bl	8007858 <find_file>
		find_file(WAV);
 8007a26:	2001      	movs	r0, #1
 8007a28:	f7ff ff16 	bl	8007858 <find_file>
		unmount_sd();
 8007a2c:	f7ff fe6a 	bl	8007704 <unmount_sd>
	}
}
 8007a30:	bf00      	nop
 8007a32:	bd80      	pop	{r7, pc}

08007a34 <HAL_TIM_PWM_MspInit>:
  */

//Msp = MCU Support Package

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007a34:	b480      	push	{r7}
 8007a36:	b083      	sub	sp, #12
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
  // ##-2- Configure the NVIC for DMA #########################################
  // NVIC configuration for DMA transfer complete interrupt
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
  */
}
 8007a3c:	bf00      	nop
 8007a3e:	370c      	adds	r7, #12
 8007a40:	46bd      	mov	sp, r7
 8007a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a46:	4770      	bx	lr

08007a48 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b08c      	sub	sp, #48	; 0x30
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007a50:	f107 031c 	add.w	r3, r7, #28
 8007a54:	2200      	movs	r2, #0
 8007a56:	601a      	str	r2, [r3, #0]
 8007a58:	605a      	str	r2, [r3, #4]
 8007a5a:	609a      	str	r2, [r3, #8]
 8007a5c:	60da      	str	r2, [r3, #12]
 8007a5e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	4a32      	ldr	r2, [pc, #200]	; (8007b30 <HAL_UART_MspInit+0xe8>)
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d12c      	bne.n	8007ac4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	61bb      	str	r3, [r7, #24]
 8007a6e:	4b31      	ldr	r3, [pc, #196]	; (8007b34 <HAL_UART_MspInit+0xec>)
 8007a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a72:	4a30      	ldr	r2, [pc, #192]	; (8007b34 <HAL_UART_MspInit+0xec>)
 8007a74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007a78:	6413      	str	r3, [r2, #64]	; 0x40
 8007a7a:	4b2e      	ldr	r3, [pc, #184]	; (8007b34 <HAL_UART_MspInit+0xec>)
 8007a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a82:	61bb      	str	r3, [r7, #24]
 8007a84:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007a86:	2300      	movs	r3, #0
 8007a88:	617b      	str	r3, [r7, #20]
 8007a8a:	4b2a      	ldr	r3, [pc, #168]	; (8007b34 <HAL_UART_MspInit+0xec>)
 8007a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a8e:	4a29      	ldr	r2, [pc, #164]	; (8007b34 <HAL_UART_MspInit+0xec>)
 8007a90:	f043 0301 	orr.w	r3, r3, #1
 8007a94:	6313      	str	r3, [r2, #48]	; 0x30
 8007a96:	4b27      	ldr	r3, [pc, #156]	; (8007b34 <HAL_UART_MspInit+0xec>)
 8007a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a9a:	f003 0301 	and.w	r3, r3, #1
 8007a9e:	617b      	str	r3, [r7, #20]
 8007aa0:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8007aa2:	230c      	movs	r3, #12
 8007aa4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007aa6:	2302      	movs	r3, #2
 8007aa8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007aaa:	2300      	movs	r3, #0
 8007aac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007aae:	2303      	movs	r3, #3
 8007ab0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8007ab2:	2307      	movs	r3, #7
 8007ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007ab6:	f107 031c 	add.w	r3, r7, #28
 8007aba:	4619      	mov	r1, r3
 8007abc:	481e      	ldr	r0, [pc, #120]	; (8007b38 <HAL_UART_MspInit+0xf0>)
 8007abe:	f7f9 fd15 	bl	80014ec <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8007ac2:	e030      	b.n	8007b26 <HAL_UART_MspInit+0xde>
  else if(huart->Instance==USART6)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	4a1c      	ldr	r2, [pc, #112]	; (8007b3c <HAL_UART_MspInit+0xf4>)
 8007aca:	4293      	cmp	r3, r2
 8007acc:	d12b      	bne.n	8007b26 <HAL_UART_MspInit+0xde>
    __HAL_RCC_USART6_CLK_ENABLE();
 8007ace:	2300      	movs	r3, #0
 8007ad0:	613b      	str	r3, [r7, #16]
 8007ad2:	4b18      	ldr	r3, [pc, #96]	; (8007b34 <HAL_UART_MspInit+0xec>)
 8007ad4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ad6:	4a17      	ldr	r2, [pc, #92]	; (8007b34 <HAL_UART_MspInit+0xec>)
 8007ad8:	f043 0320 	orr.w	r3, r3, #32
 8007adc:	6453      	str	r3, [r2, #68]	; 0x44
 8007ade:	4b15      	ldr	r3, [pc, #84]	; (8007b34 <HAL_UART_MspInit+0xec>)
 8007ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ae2:	f003 0320 	and.w	r3, r3, #32
 8007ae6:	613b      	str	r3, [r7, #16]
 8007ae8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007aea:	2300      	movs	r3, #0
 8007aec:	60fb      	str	r3, [r7, #12]
 8007aee:	4b11      	ldr	r3, [pc, #68]	; (8007b34 <HAL_UART_MspInit+0xec>)
 8007af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007af2:	4a10      	ldr	r2, [pc, #64]	; (8007b34 <HAL_UART_MspInit+0xec>)
 8007af4:	f043 0304 	orr.w	r3, r3, #4
 8007af8:	6313      	str	r3, [r2, #48]	; 0x30
 8007afa:	4b0e      	ldr	r3, [pc, #56]	; (8007b34 <HAL_UART_MspInit+0xec>)
 8007afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007afe:	f003 0304 	and.w	r3, r3, #4
 8007b02:	60fb      	str	r3, [r7, #12]
 8007b04:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART6_TX_Pin|USART6_RX_Pin;
 8007b06:	23c0      	movs	r3, #192	; 0xc0
 8007b08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007b0a:	2302      	movs	r3, #2
 8007b0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b0e:	2300      	movs	r3, #0
 8007b10:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007b12:	2303      	movs	r3, #3
 8007b14:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8007b16:	2308      	movs	r3, #8
 8007b18:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007b1a:	f107 031c 	add.w	r3, r7, #28
 8007b1e:	4619      	mov	r1, r3
 8007b20:	4807      	ldr	r0, [pc, #28]	; (8007b40 <HAL_UART_MspInit+0xf8>)
 8007b22:	f7f9 fce3 	bl	80014ec <HAL_GPIO_Init>
}
 8007b26:	bf00      	nop
 8007b28:	3730      	adds	r7, #48	; 0x30
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	bd80      	pop	{r7, pc}
 8007b2e:	bf00      	nop
 8007b30:	40004400 	.word	0x40004400
 8007b34:	40023800 	.word	0x40023800
 8007b38:	40020000 	.word	0x40020000
 8007b3c:	40011400 	.word	0x40011400
 8007b40:	40020800 	.word	0x40020800

08007b44 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b08a      	sub	sp, #40	; 0x28
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007b4c:	f107 0314 	add.w	r3, r7, #20
 8007b50:	2200      	movs	r2, #0
 8007b52:	601a      	str	r2, [r3, #0]
 8007b54:	605a      	str	r2, [r3, #4]
 8007b56:	609a      	str	r2, [r3, #8]
 8007b58:	60da      	str	r2, [r3, #12]
 8007b5a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	4a28      	ldr	r2, [pc, #160]	; (8007c04 <HAL_SPI_MspInit+0xc0>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	d14a      	bne.n	8007bfc <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8007b66:	2300      	movs	r3, #0
 8007b68:	613b      	str	r3, [r7, #16]
 8007b6a:	4b27      	ldr	r3, [pc, #156]	; (8007c08 <HAL_SPI_MspInit+0xc4>)
 8007b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b6e:	4a26      	ldr	r2, [pc, #152]	; (8007c08 <HAL_SPI_MspInit+0xc4>)
 8007b70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007b74:	6413      	str	r3, [r2, #64]	; 0x40
 8007b76:	4b24      	ldr	r3, [pc, #144]	; (8007c08 <HAL_SPI_MspInit+0xc4>)
 8007b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007b7e:	613b      	str	r3, [r7, #16]
 8007b80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007b82:	2300      	movs	r3, #0
 8007b84:	60fb      	str	r3, [r7, #12]
 8007b86:	4b20      	ldr	r3, [pc, #128]	; (8007c08 <HAL_SPI_MspInit+0xc4>)
 8007b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b8a:	4a1f      	ldr	r2, [pc, #124]	; (8007c08 <HAL_SPI_MspInit+0xc4>)
 8007b8c:	f043 0304 	orr.w	r3, r3, #4
 8007b90:	6313      	str	r3, [r2, #48]	; 0x30
 8007b92:	4b1d      	ldr	r3, [pc, #116]	; (8007c08 <HAL_SPI_MspInit+0xc4>)
 8007b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b96:	f003 0304 	and.w	r3, r3, #4
 8007b9a:	60fb      	str	r3, [r7, #12]
 8007b9c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	60bb      	str	r3, [r7, #8]
 8007ba2:	4b19      	ldr	r3, [pc, #100]	; (8007c08 <HAL_SPI_MspInit+0xc4>)
 8007ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ba6:	4a18      	ldr	r2, [pc, #96]	; (8007c08 <HAL_SPI_MspInit+0xc4>)
 8007ba8:	f043 0302 	orr.w	r3, r3, #2
 8007bac:	6313      	str	r3, [r2, #48]	; 0x30
 8007bae:	4b16      	ldr	r3, [pc, #88]	; (8007c08 <HAL_SPI_MspInit+0xc4>)
 8007bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bb2:	f003 0302 	and.w	r3, r3, #2
 8007bb6:	60bb      	str	r3, [r7, #8]
 8007bb8:	68bb      	ldr	r3, [r7, #8]
    PC2     ------> SPI2_MISO  --> DO
    PC3     ------> SPI2_MOSI  --> DI
    PB10     ------> SPI2_SCK
    */
    //GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Pin = MICRO_D0_Pin|MICRO_DI_Pin;
 8007bba:	230c      	movs	r3, #12
 8007bbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007bbe:	2302      	movs	r3, #2
 8007bc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007bc6:	2303      	movs	r3, #3
 8007bc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007bca:	2305      	movs	r3, #5
 8007bcc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MICRO_DATA_GPIO_Port, &GPIO_InitStruct);
 8007bce:	f107 0314 	add.w	r3, r7, #20
 8007bd2:	4619      	mov	r1, r3
 8007bd4:	480d      	ldr	r0, [pc, #52]	; (8007c0c <HAL_SPI_MspInit+0xc8>)
 8007bd6:	f7f9 fc89 	bl	80014ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MICRO_CLK_Pin;
 8007bda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007bde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007be0:	2302      	movs	r3, #2
 8007be2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007be4:	2300      	movs	r3, #0
 8007be6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007be8:	2303      	movs	r3, #3
 8007bea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007bec:	2305      	movs	r3, #5
 8007bee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MICRO_CLK_GPIO_Port, &GPIO_InitStruct);
 8007bf0:	f107 0314 	add.w	r3, r7, #20
 8007bf4:	4619      	mov	r1, r3
 8007bf6:	4806      	ldr	r0, [pc, #24]	; (8007c10 <HAL_SPI_MspInit+0xcc>)
 8007bf8:	f7f9 fc78 	bl	80014ec <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8007bfc:	bf00      	nop
 8007bfe:	3728      	adds	r7, #40	; 0x28
 8007c00:	46bd      	mov	sp, r7
 8007c02:	bd80      	pop	{r7, pc}
 8007c04:	40003800 	.word	0x40003800
 8007c08:	40023800 	.word	0x40023800
 8007c0c:	40020800 	.word	0x40020800
 8007c10:	40020400 	.word	0x40020400

08007c14 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8007c14:	b480      	push	{r7}
 8007c16:	af00      	add	r7, sp, #0
}
 8007c18:	bf00      	nop
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c20:	4770      	bx	lr

08007c22 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8007c22:	b480      	push	{r7}
 8007c24:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8007c26:	e7fe      	b.n	8007c26 <HardFault_Handler+0x4>

08007c28 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8007c28:	b480      	push	{r7}
 8007c2a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8007c2c:	e7fe      	b.n	8007c2c <MemManage_Handler+0x4>

08007c2e <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8007c2e:	b480      	push	{r7}
 8007c30:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8007c32:	e7fe      	b.n	8007c32 <BusFault_Handler+0x4>

08007c34 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8007c34:	b480      	push	{r7}
 8007c36:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8007c38:	e7fe      	b.n	8007c38 <UsageFault_Handler+0x4>

08007c3a <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8007c3a:	b480      	push	{r7}
 8007c3c:	af00      	add	r7, sp, #0
}
 8007c3e:	bf00      	nop
 8007c40:	46bd      	mov	sp, r7
 8007c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c46:	4770      	bx	lr

08007c48 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8007c48:	b480      	push	{r7}
 8007c4a:	af00      	add	r7, sp, #0
}
 8007c4c:	bf00      	nop
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c54:	4770      	bx	lr

08007c56 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8007c56:	b480      	push	{r7}
 8007c58:	af00      	add	r7, sp, #0
}
 8007c5a:	bf00      	nop
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c62:	4770      	bx	lr

08007c64 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	af00      	add	r7, sp, #0
	/* USER CODE 1 */
	// For SPI microSD
	if(Timer1 > 0)
 8007c68:	4b0c      	ldr	r3, [pc, #48]	; (8007c9c <SysTick_Handler+0x38>)
 8007c6a:	881b      	ldrh	r3, [r3, #0]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d005      	beq.n	8007c7c <SysTick_Handler+0x18>
		Timer1--;
 8007c70:	4b0a      	ldr	r3, [pc, #40]	; (8007c9c <SysTick_Handler+0x38>)
 8007c72:	881b      	ldrh	r3, [r3, #0]
 8007c74:	3b01      	subs	r3, #1
 8007c76:	b29a      	uxth	r2, r3
 8007c78:	4b08      	ldr	r3, [pc, #32]	; (8007c9c <SysTick_Handler+0x38>)
 8007c7a:	801a      	strh	r2, [r3, #0]

	if(Timer2 > 0)
 8007c7c:	4b08      	ldr	r3, [pc, #32]	; (8007ca0 <SysTick_Handler+0x3c>)
 8007c7e:	881b      	ldrh	r3, [r3, #0]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d005      	beq.n	8007c90 <SysTick_Handler+0x2c>
		Timer2--;
 8007c84:	4b06      	ldr	r3, [pc, #24]	; (8007ca0 <SysTick_Handler+0x3c>)
 8007c86:	881b      	ldrh	r3, [r3, #0]
 8007c88:	3b01      	subs	r3, #1
 8007c8a:	b29a      	uxth	r2, r3
 8007c8c:	4b04      	ldr	r3, [pc, #16]	; (8007ca0 <SysTick_Handler+0x3c>)
 8007c8e:	801a      	strh	r2, [r3, #0]

	/* USER CODE 1 END */
  HAL_IncTick();
 8007c90:	f7f9 f8c6 	bl	8000e20 <HAL_IncTick>

  /* USER CODE 2 */
  HAL_SYSTICK_IRQHandler();
 8007c94:	f7f9 fa17 	bl	80010c6 <HAL_SYSTICK_IRQHandler>
  /* USER CODE 2 END */
}
 8007c98:	bf00      	nop
 8007c9a:	bd80      	pop	{r7, pc}
 8007c9c:	2000235a 	.word	0x2000235a
 8007ca0:	20002358 	.word	0x20002358

08007ca4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b084      	sub	sp, #16
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8007cac:	4b11      	ldr	r3, [pc, #68]	; (8007cf4 <_sbrk+0x50>)
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d102      	bne.n	8007cba <_sbrk+0x16>
		heap_end = &end;
 8007cb4:	4b0f      	ldr	r3, [pc, #60]	; (8007cf4 <_sbrk+0x50>)
 8007cb6:	4a10      	ldr	r2, [pc, #64]	; (8007cf8 <_sbrk+0x54>)
 8007cb8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8007cba:	4b0e      	ldr	r3, [pc, #56]	; (8007cf4 <_sbrk+0x50>)
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8007cc0:	4b0c      	ldr	r3, [pc, #48]	; (8007cf4 <_sbrk+0x50>)
 8007cc2:	681a      	ldr	r2, [r3, #0]
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	4413      	add	r3, r2
 8007cc8:	466a      	mov	r2, sp
 8007cca:	4293      	cmp	r3, r2
 8007ccc:	d907      	bls.n	8007cde <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8007cce:	f000 fd95 	bl	80087fc <__errno>
 8007cd2:	4602      	mov	r2, r0
 8007cd4:	230c      	movs	r3, #12
 8007cd6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8007cd8:	f04f 33ff 	mov.w	r3, #4294967295
 8007cdc:	e006      	b.n	8007cec <_sbrk+0x48>
	}

	heap_end += incr;
 8007cde:	4b05      	ldr	r3, [pc, #20]	; (8007cf4 <_sbrk+0x50>)
 8007ce0:	681a      	ldr	r2, [r3, #0]
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	4413      	add	r3, r2
 8007ce6:	4a03      	ldr	r2, [pc, #12]	; (8007cf4 <_sbrk+0x50>)
 8007ce8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8007cea:	68fb      	ldr	r3, [r7, #12]
}
 8007cec:	4618      	mov	r0, r3
 8007cee:	3710      	adds	r7, #16
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	bd80      	pop	{r7, pc}
 8007cf4:	200002d8 	.word	0x200002d8
 8007cf8:	20004758 	.word	0x20004758

08007cfc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007d00:	4b16      	ldr	r3, [pc, #88]	; (8007d5c <SystemInit+0x60>)
 8007d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d06:	4a15      	ldr	r2, [pc, #84]	; (8007d5c <SystemInit+0x60>)
 8007d08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007d0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8007d10:	4b13      	ldr	r3, [pc, #76]	; (8007d60 <SystemInit+0x64>)
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	4a12      	ldr	r2, [pc, #72]	; (8007d60 <SystemInit+0x64>)
 8007d16:	f043 0301 	orr.w	r3, r3, #1
 8007d1a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8007d1c:	4b10      	ldr	r3, [pc, #64]	; (8007d60 <SystemInit+0x64>)
 8007d1e:	2200      	movs	r2, #0
 8007d20:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8007d22:	4b0f      	ldr	r3, [pc, #60]	; (8007d60 <SystemInit+0x64>)
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	4a0e      	ldr	r2, [pc, #56]	; (8007d60 <SystemInit+0x64>)
 8007d28:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8007d2c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d30:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8007d32:	4b0b      	ldr	r3, [pc, #44]	; (8007d60 <SystemInit+0x64>)
 8007d34:	4a0b      	ldr	r2, [pc, #44]	; (8007d64 <SystemInit+0x68>)
 8007d36:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8007d38:	4b09      	ldr	r3, [pc, #36]	; (8007d60 <SystemInit+0x64>)
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	4a08      	ldr	r2, [pc, #32]	; (8007d60 <SystemInit+0x64>)
 8007d3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007d42:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8007d44:	4b06      	ldr	r3, [pc, #24]	; (8007d60 <SystemInit+0x64>)
 8007d46:	2200      	movs	r2, #0
 8007d48:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007d4a:	4b04      	ldr	r3, [pc, #16]	; (8007d5c <SystemInit+0x60>)
 8007d4c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007d50:	609a      	str	r2, [r3, #8]
#endif
}
 8007d52:	bf00      	nop
 8007d54:	46bd      	mov	sp, r7
 8007d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5a:	4770      	bx	lr
 8007d5c:	e000ed00 	.word	0xe000ed00
 8007d60:	40023800 	.word	0x40023800
 8007d64:	24003010 	.word	0x24003010

08007d68 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b082      	sub	sp, #8
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	4603      	mov	r3, r0
 8007d70:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize(pdrv);
 8007d72:	79fb      	ldrb	r3, [r7, #7]
 8007d74:	4618      	mov	r0, r3
 8007d76:	f7fe fe4b 	bl	8006a10 <SD_disk_initialize>
 8007d7a:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	3708      	adds	r7, #8
 8007d80:	46bd      	mov	sp, r7
 8007d82:	bd80      	pop	{r7, pc}

08007d84 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8007d84:	b580      	push	{r7, lr}
 8007d86:	b082      	sub	sp, #8
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	4603      	mov	r3, r0
 8007d8c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status(pdrv);
 8007d8e:	79fb      	ldrb	r3, [r7, #7]
 8007d90:	4618      	mov	r0, r3
 8007d92:	f7fe ff23 	bl	8006bdc <SD_disk_status>
 8007d96:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8007d98:	4618      	mov	r0, r3
 8007d9a:	3708      	adds	r7, #8
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	bd80      	pop	{r7, pc}

08007da0 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b084      	sub	sp, #16
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	60b9      	str	r1, [r7, #8]
 8007da8:	607a      	str	r2, [r7, #4]
 8007daa:	603b      	str	r3, [r7, #0]
 8007dac:	4603      	mov	r3, r0
 8007dae:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read(pdrv, buff, sector, count);
 8007db0:	7bf8      	ldrb	r0, [r7, #15]
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	687a      	ldr	r2, [r7, #4]
 8007db6:	68b9      	ldr	r1, [r7, #8]
 8007db8:	f7fe ff26 	bl	8006c08 <SD_disk_read>
 8007dbc:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	3710      	adds	r7, #16
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	bd80      	pop	{r7, pc}

08007dc6 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{ 
 8007dc6:	b580      	push	{r7, lr}
 8007dc8:	b084      	sub	sp, #16
 8007dca:	af00      	add	r7, sp, #0
 8007dcc:	60b9      	str	r1, [r7, #8]
 8007dce:	607a      	str	r2, [r7, #4]
 8007dd0:	603b      	str	r3, [r7, #0]
 8007dd2:	4603      	mov	r3, r0
 8007dd4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write(pdrv, buff, sector, count);
 8007dd6:	7bf8      	ldrb	r0, [r7, #15]
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	687a      	ldr	r2, [r7, #4]
 8007ddc:	68b9      	ldr	r1, [r7, #8]
 8007dde:	f7fe ff7d 	bl	8006cdc <SD_disk_write>
 8007de2:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8007de4:	4618      	mov	r0, r3
 8007de6:	3710      	adds	r7, #16
 8007de8:	46bd      	mov	sp, r7
 8007dea:	bd80      	pop	{r7, pc}

08007dec <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b082      	sub	sp, #8
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	4603      	mov	r3, r0
 8007df4:	603a      	str	r2, [r7, #0]
 8007df6:	71fb      	strb	r3, [r7, #7]
 8007df8:	460b      	mov	r3, r1
 8007dfa:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl(pdrv, cmd, buff);
 8007dfc:	79b9      	ldrb	r1, [r7, #6]
 8007dfe:	79fb      	ldrb	r3, [r7, #7]
 8007e00:	683a      	ldr	r2, [r7, #0]
 8007e02:	4618      	mov	r0, r3
 8007e04:	f7fe ffee 	bl	8006de4 <SD_disk_ioctl>
 8007e08:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	3708      	adds	r7, #8
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	bd80      	pop	{r7, pc}
	...

08007e14 <pulse>:
	}
	return;
}

// Pulse
void pulse(void){
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b082      	sub	sp, #8
 8007e18:	af00      	add	r7, sp, #0
	volatile uint32_t timeout;
	for (size_t i = 0; i < LED_CFG_STRIP_CNT; i++) {
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	607b      	str	r3, [r7, #4]
 8007e1e:	e021      	b.n	8007e64 <pulse+0x50>
		set_LED_colors((i + 0) % LED_CFG_STRIP_CNT, 0x0, 0x1F, 0x0);
 8007e20:	687a      	ldr	r2, [r7, #4]
 8007e22:	4b14      	ldr	r3, [pc, #80]	; (8007e74 <pulse+0x60>)
 8007e24:	fba3 1302 	umull	r1, r3, r3, r2
 8007e28:	08d8      	lsrs	r0, r3, #3
 8007e2a:	4603      	mov	r3, r0
 8007e2c:	009b      	lsls	r3, r3, #2
 8007e2e:	4403      	add	r3, r0
 8007e30:	005b      	lsls	r3, r3, #1
 8007e32:	1ad0      	subs	r0, r2, r3
 8007e34:	2300      	movs	r3, #0
 8007e36:	221f      	movs	r2, #31
 8007e38:	2100      	movs	r1, #0
 8007e3a:	f000 f885 	bl	8007f48 <set_LED_colors>
		//set_LED_colors((i + 5) % LED_CFG_STRIP_CNT, 0, 0x1F, 0);
		//set_LED_colors((i + 6) % LED_CFG_STRIP_CNT, 0, 0x1F, 0);
		//set_LED_colors((i + 7) % LED_CFG_STRIP_CNT, 0, 0x7, 0);
		//set_LED_colors((i + 8) % LED_CFG_STRIP_CNT, 0, 0x7, 0);

		LED_update(1);
 8007e3e:	2001      	movs	r0, #1
 8007e40:	f000 f9c8 	bl	80081d4 <LED_update>
		LED_set_color_all(0, 0, 0);
 8007e44:	2200      	movs	r2, #0
 8007e46:	2100      	movs	r1, #0
 8007e48:	2000      	movs	r0, #0
 8007e4a:	f000 f84b 	bl	8007ee4 <LED_set_color_all>
		timeout = 0x7FFFF;
 8007e4e:	4b0a      	ldr	r3, [pc, #40]	; (8007e78 <pulse+0x64>)
 8007e50:	603b      	str	r3, [r7, #0]
		while (--timeout) {}
 8007e52:	bf00      	nop
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	3b01      	subs	r3, #1
 8007e58:	603b      	str	r3, [r7, #0]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d1fa      	bne.n	8007e54 <pulse+0x40>
	for (size_t i = 0; i < LED_CFG_STRIP_CNT; i++) {
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	3301      	adds	r3, #1
 8007e62:	607b      	str	r3, [r7, #4]
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2b09      	cmp	r3, #9
 8007e68:	d9da      	bls.n	8007e20 <pulse+0xc>
	}
	return;
 8007e6a:	bf00      	nop
}
 8007e6c:	3708      	adds	r7, #8
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	bd80      	pop	{r7, pc}
 8007e72:	bf00      	nop
 8007e74:	cccccccd 	.word	0xcccccccd
 8007e78:	0007ffff 	.word	0x0007ffff

08007e7c <pulse_red>:

void pulse_red(void){
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b082      	sub	sp, #8
 8007e80:	af00      	add	r7, sp, #0
	volatile uint32_t timeout;
	for (size_t i = 0; i < LED_CFG_STRIP_CNT; i++) {
 8007e82:	2300      	movs	r3, #0
 8007e84:	607b      	str	r3, [r7, #4]
 8007e86:	e021      	b.n	8007ecc <pulse_red+0x50>
		set_LED_colors((i + 0) % LED_CFG_STRIP_CNT, 0x1F, 0x0, 0x0);
 8007e88:	687a      	ldr	r2, [r7, #4]
 8007e8a:	4b14      	ldr	r3, [pc, #80]	; (8007edc <pulse_red+0x60>)
 8007e8c:	fba3 1302 	umull	r1, r3, r3, r2
 8007e90:	08d8      	lsrs	r0, r3, #3
 8007e92:	4603      	mov	r3, r0
 8007e94:	009b      	lsls	r3, r3, #2
 8007e96:	4403      	add	r3, r0
 8007e98:	005b      	lsls	r3, r3, #1
 8007e9a:	1ad0      	subs	r0, r2, r3
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	211f      	movs	r1, #31
 8007ea2:	f000 f851 	bl	8007f48 <set_LED_colors>
		//set_LED_colors((i + 5) % LED_CFG_STRIP_CNT, 0, 0x1F, 0);
		//set_LED_colors((i + 6) % LED_CFG_STRIP_CNT, 0, 0x1F, 0);
		//set_LED_colors((i + 7) % LED_CFG_STRIP_CNT, 0, 0x7, 0);
		//set_LED_colors((i + 8) % LED_CFG_STRIP_CNT, 0, 0x7, 0);

		LED_update(1);
 8007ea6:	2001      	movs	r0, #1
 8007ea8:	f000 f994 	bl	80081d4 <LED_update>
		LED_set_color_all(0, 0, 0);
 8007eac:	2200      	movs	r2, #0
 8007eae:	2100      	movs	r1, #0
 8007eb0:	2000      	movs	r0, #0
 8007eb2:	f000 f817 	bl	8007ee4 <LED_set_color_all>
		timeout = 0x7FFFF;
 8007eb6:	4b0a      	ldr	r3, [pc, #40]	; (8007ee0 <pulse_red+0x64>)
 8007eb8:	603b      	str	r3, [r7, #0]
		while (--timeout) {}
 8007eba:	bf00      	nop
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	3b01      	subs	r3, #1
 8007ec0:	603b      	str	r3, [r7, #0]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d1fa      	bne.n	8007ebc <pulse_red+0x40>
	for (size_t i = 0; i < LED_CFG_STRIP_CNT; i++) {
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	3301      	adds	r3, #1
 8007eca:	607b      	str	r3, [r7, #4]
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2b09      	cmp	r3, #9
 8007ed0:	d9da      	bls.n	8007e88 <pulse_red+0xc>
	}
	return;
 8007ed2:	bf00      	nop
}
 8007ed4:	3708      	adds	r7, #8
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	bd80      	pop	{r7, pc}
 8007eda:	bf00      	nop
 8007edc:	cccccccd 	.word	0xcccccccd
 8007ee0:	0007ffff 	.word	0x0007ffff

08007ee4 <LED_set_color_all>:
	}
	return;
}


uint8_t LED_set_color_all(uint8_t red, uint8_t green, uint8_t blue){
 8007ee4:	b480      	push	{r7}
 8007ee6:	b085      	sub	sp, #20
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	4603      	mov	r3, r0
 8007eec:	71fb      	strb	r3, [r7, #7]
 8007eee:	460b      	mov	r3, r1
 8007ef0:	71bb      	strb	r3, [r7, #6]
 8007ef2:	4613      	mov	r3, r2
 8007ef4:	717b      	strb	r3, [r7, #5]
	for (size_t led_idx = 0; led_idx < LED_CFG_STRIP_CNT; led_idx++){
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	60fb      	str	r3, [r7, #12]
 8007efa:	e019      	b.n	8007f30 <LED_set_color_all+0x4c>
		LED_colors[led_idx * LED_CFG_BYTES_PER_LED + 0] = green;
 8007efc:	68fa      	ldr	r2, [r7, #12]
 8007efe:	4613      	mov	r3, r2
 8007f00:	005b      	lsls	r3, r3, #1
 8007f02:	4413      	add	r3, r2
 8007f04:	490f      	ldr	r1, [pc, #60]	; (8007f44 <LED_set_color_all+0x60>)
 8007f06:	79ba      	ldrb	r2, [r7, #6]
 8007f08:	54ca      	strb	r2, [r1, r3]
		LED_colors[led_idx * LED_CFG_BYTES_PER_LED + 1] = red;
 8007f0a:	68fa      	ldr	r2, [r7, #12]
 8007f0c:	4613      	mov	r3, r2
 8007f0e:	005b      	lsls	r3, r3, #1
 8007f10:	4413      	add	r3, r2
 8007f12:	3301      	adds	r3, #1
 8007f14:	490b      	ldr	r1, [pc, #44]	; (8007f44 <LED_set_color_all+0x60>)
 8007f16:	79fa      	ldrb	r2, [r7, #7]
 8007f18:	54ca      	strb	r2, [r1, r3]
		LED_colors[led_idx * LED_CFG_BYTES_PER_LED + 2] = blue;
 8007f1a:	68fa      	ldr	r2, [r7, #12]
 8007f1c:	4613      	mov	r3, r2
 8007f1e:	005b      	lsls	r3, r3, #1
 8007f20:	4413      	add	r3, r2
 8007f22:	3302      	adds	r3, #2
 8007f24:	4907      	ldr	r1, [pc, #28]	; (8007f44 <LED_set_color_all+0x60>)
 8007f26:	797a      	ldrb	r2, [r7, #5]
 8007f28:	54ca      	strb	r2, [r1, r3]
	for (size_t led_idx = 0; led_idx < LED_CFG_STRIP_CNT; led_idx++){
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	3301      	adds	r3, #1
 8007f2e:	60fb      	str	r3, [r7, #12]
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	2b09      	cmp	r3, #9
 8007f34:	d9e2      	bls.n	8007efc <LED_set_color_all+0x18>
	}
	return 1;
 8007f36:	2301      	movs	r3, #1
}
 8007f38:	4618      	mov	r0, r3
 8007f3a:	3714      	adds	r7, #20
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f42:	4770      	bx	lr
 8007f44:	20004670 	.word	0x20004670

08007f48 <set_LED_colors>:

// Set R,G,B values for a specific LED
// index: LED index in array, starting from '0'
// return 1 if successful, else 0 for fail
uint8_t set_LED_colors(size_t led_idx, uint8_t red, uint8_t green, uint8_t blue){
 8007f48:	b480      	push	{r7}
 8007f4a:	b083      	sub	sp, #12
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	6078      	str	r0, [r7, #4]
 8007f50:	4608      	mov	r0, r1
 8007f52:	4611      	mov	r1, r2
 8007f54:	461a      	mov	r2, r3
 8007f56:	4603      	mov	r3, r0
 8007f58:	70fb      	strb	r3, [r7, #3]
 8007f5a:	460b      	mov	r3, r1
 8007f5c:	70bb      	strb	r3, [r7, #2]
 8007f5e:	4613      	mov	r3, r2
 8007f60:	707b      	strb	r3, [r7, #1]
	if (led_idx < LED_CFG_STRIP_CNT){
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	2b09      	cmp	r3, #9
 8007f66:	d818      	bhi.n	8007f9a <set_LED_colors+0x52>
		LED_colors[led_idx * LED_CFG_BYTES_PER_LED + 0] = green;
 8007f68:	687a      	ldr	r2, [r7, #4]
 8007f6a:	4613      	mov	r3, r2
 8007f6c:	005b      	lsls	r3, r3, #1
 8007f6e:	4413      	add	r3, r2
 8007f70:	490d      	ldr	r1, [pc, #52]	; (8007fa8 <set_LED_colors+0x60>)
 8007f72:	78ba      	ldrb	r2, [r7, #2]
 8007f74:	54ca      	strb	r2, [r1, r3]
		LED_colors[led_idx * LED_CFG_BYTES_PER_LED + 1] = red;
 8007f76:	687a      	ldr	r2, [r7, #4]
 8007f78:	4613      	mov	r3, r2
 8007f7a:	005b      	lsls	r3, r3, #1
 8007f7c:	4413      	add	r3, r2
 8007f7e:	3301      	adds	r3, #1
 8007f80:	4909      	ldr	r1, [pc, #36]	; (8007fa8 <set_LED_colors+0x60>)
 8007f82:	78fa      	ldrb	r2, [r7, #3]
 8007f84:	54ca      	strb	r2, [r1, r3]
		LED_colors[led_idx * LED_CFG_BYTES_PER_LED + 2] = blue;
 8007f86:	687a      	ldr	r2, [r7, #4]
 8007f88:	4613      	mov	r3, r2
 8007f8a:	005b      	lsls	r3, r3, #1
 8007f8c:	4413      	add	r3, r2
 8007f8e:	3302      	adds	r3, #2
 8007f90:	4905      	ldr	r1, [pc, #20]	; (8007fa8 <set_LED_colors+0x60>)
 8007f92:	787a      	ldrb	r2, [r7, #1]
 8007f94:	54ca      	strb	r2, [r1, r3]
		return 1;
 8007f96:	2301      	movs	r3, #1
 8007f98:	e000      	b.n	8007f9c <set_LED_colors+0x54>
	}
	return 0;
 8007f9a:	2300      	movs	r3, #0
}
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	370c      	adds	r7, #12
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa6:	4770      	bx	lr
 8007fa8:	20004670 	.word	0x20004670

08007fac <write_PWM_data>:

// Iterate through each byte of LED_colors[] and determine if bit in LED_array[] is a HIGH_BIT or LOW_BIT
uint8_t write_PWM_data(size_t led_idx, uint32_t* LED_array){
 8007fac:	b480      	push	{r7}
 8007fae:	b085      	sub	sp, #20
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
 8007fb4:	6039      	str	r1, [r7, #0]

	if (led_idx < LED_CFG_STRIP_CNT){
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	2b09      	cmp	r3, #9
 8007fba:	d859      	bhi.n	8008070 <write_PWM_data+0xc4>

		// Retrieve color hex values for RGB
		uint8_t green_hex_val = LED_colors[LED_CFG_BYTES_PER_LED * led_idx + 0];
 8007fbc:	687a      	ldr	r2, [r7, #4]
 8007fbe:	4613      	mov	r3, r2
 8007fc0:	005b      	lsls	r3, r3, #1
 8007fc2:	4413      	add	r3, r2
 8007fc4:	4a2e      	ldr	r2, [pc, #184]	; (8008080 <write_PWM_data+0xd4>)
 8007fc6:	5cd3      	ldrb	r3, [r2, r3]
 8007fc8:	72fb      	strb	r3, [r7, #11]
		uint8_t red_hex_val = LED_colors[LED_CFG_BYTES_PER_LED * led_idx + 1];
 8007fca:	687a      	ldr	r2, [r7, #4]
 8007fcc:	4613      	mov	r3, r2
 8007fce:	005b      	lsls	r3, r3, #1
 8007fd0:	4413      	add	r3, r2
 8007fd2:	3301      	adds	r3, #1
 8007fd4:	4a2a      	ldr	r2, [pc, #168]	; (8008080 <write_PWM_data+0xd4>)
 8007fd6:	5cd3      	ldrb	r3, [r2, r3]
 8007fd8:	72bb      	strb	r3, [r7, #10]
		uint8_t blue_hex_val = LED_colors[LED_CFG_BYTES_PER_LED * led_idx + 2];
 8007fda:	687a      	ldr	r2, [r7, #4]
 8007fdc:	4613      	mov	r3, r2
 8007fde:	005b      	lsls	r3, r3, #1
 8007fe0:	4413      	add	r3, r2
 8007fe2:	3302      	adds	r3, #2
 8007fe4:	4a26      	ldr	r2, [pc, #152]	; (8008080 <write_PWM_data+0xd4>)
 8007fe6:	5cd3      	ldrb	r3, [r2, r3]
 8007fe8:	727b      	strb	r3, [r7, #9]

		// Set each 24 bits in LED_array based on hex value. Ex: 0x1F = 8'b00011111, therefore LED_array[0] = LOW_BIT
		for (size_t i = 0; i < NUM_BITS_PER_COLOR; i++){
 8007fea:	2300      	movs	r3, #0
 8007fec:	60fb      	str	r3, [r7, #12]
 8007fee:	e03a      	b.n	8008066 <write_PWM_data+0xba>
			LED_array[i] = 			(green_hex_val & (1 << (7 - i))) ? HIGH_BIT : LOW_BIT;		// Set green color
 8007ff0:	7afa      	ldrb	r2, [r7, #11]
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	f1c3 0307 	rsb	r3, r3, #7
 8007ff8:	fa42 f303 	asr.w	r3, r2, r3
 8007ffc:	f003 0301 	and.w	r3, r3, #1
 8008000:	2b00      	cmp	r3, #0
 8008002:	d001      	beq.n	8008008 <write_PWM_data+0x5c>
 8008004:	2244      	movs	r2, #68	; 0x44
 8008006:	e000      	b.n	800800a <write_PWM_data+0x5e>
 8008008:	2222      	movs	r2, #34	; 0x22
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	009b      	lsls	r3, r3, #2
 800800e:	6839      	ldr	r1, [r7, #0]
 8008010:	440b      	add	r3, r1
 8008012:	601a      	str	r2, [r3, #0]
			LED_array[i + 8] = 	(red_hex_val & (1 << (7 - i))) ? HIGH_BIT : LOW_BIT;			// Set blue color
 8008014:	7aba      	ldrb	r2, [r7, #10]
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	f1c3 0307 	rsb	r3, r3, #7
 800801c:	fa42 f303 	asr.w	r3, r2, r3
 8008020:	f003 0301 	and.w	r3, r3, #1
 8008024:	2b00      	cmp	r3, #0
 8008026:	d001      	beq.n	800802c <write_PWM_data+0x80>
 8008028:	2244      	movs	r2, #68	; 0x44
 800802a:	e000      	b.n	800802e <write_PWM_data+0x82>
 800802c:	2222      	movs	r2, #34	; 0x22
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	3308      	adds	r3, #8
 8008032:	009b      	lsls	r3, r3, #2
 8008034:	6839      	ldr	r1, [r7, #0]
 8008036:	440b      	add	r3, r1
 8008038:	601a      	str	r2, [r3, #0]
			LED_array[i + 16] = (blue_hex_val & (1 << (7 - i))) ? HIGH_BIT : LOW_BIT;		// Set red color
 800803a:	7a7a      	ldrb	r2, [r7, #9]
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	f1c3 0307 	rsb	r3, r3, #7
 8008042:	fa42 f303 	asr.w	r3, r2, r3
 8008046:	f003 0301 	and.w	r3, r3, #1
 800804a:	2b00      	cmp	r3, #0
 800804c:	d001      	beq.n	8008052 <write_PWM_data+0xa6>
 800804e:	2244      	movs	r2, #68	; 0x44
 8008050:	e000      	b.n	8008054 <write_PWM_data+0xa8>
 8008052:	2222      	movs	r2, #34	; 0x22
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	3310      	adds	r3, #16
 8008058:	009b      	lsls	r3, r3, #2
 800805a:	6839      	ldr	r1, [r7, #0]
 800805c:	440b      	add	r3, r1
 800805e:	601a      	str	r2, [r3, #0]
		for (size_t i = 0; i < NUM_BITS_PER_COLOR; i++){
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	3301      	adds	r3, #1
 8008064:	60fb      	str	r3, [r7, #12]
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	2b07      	cmp	r3, #7
 800806a:	d9c1      	bls.n	8007ff0 <write_PWM_data+0x44>
		}

		return 1;
 800806c:	2301      	movs	r3, #1
 800806e:	e000      	b.n	8008072 <write_PWM_data+0xc6>
	}
	return 0;
 8008070:	2300      	movs	r3, #0
}
 8008072:	4618      	mov	r0, r3
 8008074:	3714      	adds	r7, #20
 8008076:	46bd      	mov	sp, r7
 8008078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807c:	4770      	bx	lr
 800807e:	bf00      	nop
 8008080:	20004670 	.word	0x20004670

08008084 <LED_reset_pulse>:

uint8_t LED_reset_pulse(uint8_t rst){
 8008084:	b580      	push	{r7, lr}
 8008086:	b082      	sub	sp, #8
 8008088:	af00      	add	r7, sp, #0
 800808a:	4603      	mov	r3, r0
 800808c:	71fb      	strb	r3, [r7, #7]
	rst_flag = rst;		// Set reset flag
 800808e:	4a3f      	ldr	r2, [pc, #252]	; (800818c <LED_reset_pulse+0x108>)
 8008090:	79fb      	ldrb	r3, [r7, #7]
 8008092:	7013      	strb	r3, [r2, #0]

  hdma_tim2_ch1.Init.Mode = DMA_NORMAL;							// Modify DMA config to Normal Mode
 8008094:	4b3e      	ldr	r3, [pc, #248]	; (8008190 <LED_reset_pulse+0x10c>)
 8008096:	2200      	movs	r2, #0
 8008098:	61da      	str	r2, [r3, #28]
  memset(tmp_led_data, 0, sizeof(tmp_led_data));	  // Set all data for tmp_led_data to 0
 800809a:	22c0      	movs	r2, #192	; 0xc0
 800809c:	2100      	movs	r1, #0
 800809e:	483d      	ldr	r0, [pc, #244]	; (8008194 <LED_reset_pulse+0x110>)
 80080a0:	f000 fbe6 	bl	8008870 <memset>

  // Initialize TIM2 DMA handle
  if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK) {
 80080a4:	483a      	ldr	r0, [pc, #232]	; (8008190 <LED_reset_pulse+0x10c>)
 80080a6:	f7f9 f81b 	bl	80010e0 <HAL_DMA_Init>
 80080aa:	4603      	mov	r3, r0
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d002      	beq.n	80080b6 <LED_reset_pulse+0x32>
    Error_Handler(DMA_ERROR);
 80080b0:	2006      	movs	r0, #6
 80080b2:	f7ff fa01 	bl	80074b8 <Error_Handler>
  }

  // Clear Half Transfer and Transfer Complete flags for DMA1 Stream5
  __HAL_DMA_CLEAR_FLAG(&hdma_tim2_ch1, DMA_FLAG_HTIF1_5);
 80080b6:	4b36      	ldr	r3, [pc, #216]	; (8008190 <LED_reset_pulse+0x10c>)
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	461a      	mov	r2, r3
 80080bc:	4b36      	ldr	r3, [pc, #216]	; (8008198 <LED_reset_pulse+0x114>)
 80080be:	429a      	cmp	r2, r3
 80080c0:	d904      	bls.n	80080cc <LED_reset_pulse+0x48>
 80080c2:	4b36      	ldr	r3, [pc, #216]	; (800819c <LED_reset_pulse+0x118>)
 80080c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80080c8:	60da      	str	r2, [r3, #12]
 80080ca:	e019      	b.n	8008100 <LED_reset_pulse+0x7c>
 80080cc:	4b30      	ldr	r3, [pc, #192]	; (8008190 <LED_reset_pulse+0x10c>)
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	461a      	mov	r2, r3
 80080d2:	4b33      	ldr	r3, [pc, #204]	; (80081a0 <LED_reset_pulse+0x11c>)
 80080d4:	429a      	cmp	r2, r3
 80080d6:	d904      	bls.n	80080e2 <LED_reset_pulse+0x5e>
 80080d8:	4b30      	ldr	r3, [pc, #192]	; (800819c <LED_reset_pulse+0x118>)
 80080da:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80080de:	609a      	str	r2, [r3, #8]
 80080e0:	e00e      	b.n	8008100 <LED_reset_pulse+0x7c>
 80080e2:	4b2b      	ldr	r3, [pc, #172]	; (8008190 <LED_reset_pulse+0x10c>)
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	461a      	mov	r2, r3
 80080e8:	4b2e      	ldr	r3, [pc, #184]	; (80081a4 <LED_reset_pulse+0x120>)
 80080ea:	429a      	cmp	r2, r3
 80080ec:	d904      	bls.n	80080f8 <LED_reset_pulse+0x74>
 80080ee:	4b2e      	ldr	r3, [pc, #184]	; (80081a8 <LED_reset_pulse+0x124>)
 80080f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80080f4:	60da      	str	r2, [r3, #12]
 80080f6:	e003      	b.n	8008100 <LED_reset_pulse+0x7c>
 80080f8:	4b2b      	ldr	r3, [pc, #172]	; (80081a8 <LED_reset_pulse+0x124>)
 80080fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80080fe:	609a      	str	r2, [r3, #8]
  __HAL_DMA_CLEAR_FLAG(&hdma_tim2_ch1, DMA_FLAG_TCIF1_5);
 8008100:	4b23      	ldr	r3, [pc, #140]	; (8008190 <LED_reset_pulse+0x10c>)
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	461a      	mov	r2, r3
 8008106:	4b24      	ldr	r3, [pc, #144]	; (8008198 <LED_reset_pulse+0x114>)
 8008108:	429a      	cmp	r2, r3
 800810a:	d904      	bls.n	8008116 <LED_reset_pulse+0x92>
 800810c:	4b23      	ldr	r3, [pc, #140]	; (800819c <LED_reset_pulse+0x118>)
 800810e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008112:	60da      	str	r2, [r3, #12]
 8008114:	e019      	b.n	800814a <LED_reset_pulse+0xc6>
 8008116:	4b1e      	ldr	r3, [pc, #120]	; (8008190 <LED_reset_pulse+0x10c>)
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	461a      	mov	r2, r3
 800811c:	4b20      	ldr	r3, [pc, #128]	; (80081a0 <LED_reset_pulse+0x11c>)
 800811e:	429a      	cmp	r2, r3
 8008120:	d904      	bls.n	800812c <LED_reset_pulse+0xa8>
 8008122:	4b1e      	ldr	r3, [pc, #120]	; (800819c <LED_reset_pulse+0x118>)
 8008124:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008128:	609a      	str	r2, [r3, #8]
 800812a:	e00e      	b.n	800814a <LED_reset_pulse+0xc6>
 800812c:	4b18      	ldr	r3, [pc, #96]	; (8008190 <LED_reset_pulse+0x10c>)
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	461a      	mov	r2, r3
 8008132:	4b1c      	ldr	r3, [pc, #112]	; (80081a4 <LED_reset_pulse+0x120>)
 8008134:	429a      	cmp	r2, r3
 8008136:	d904      	bls.n	8008142 <LED_reset_pulse+0xbe>
 8008138:	4b1b      	ldr	r3, [pc, #108]	; (80081a8 <LED_reset_pulse+0x124>)
 800813a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800813e:	60da      	str	r2, [r3, #12]
 8008140:	e003      	b.n	800814a <LED_reset_pulse+0xc6>
 8008142:	4b19      	ldr	r3, [pc, #100]	; (80081a8 <LED_reset_pulse+0x124>)
 8008144:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008148:	609a      	str	r2, [r3, #8]

  // Disable Half Transfer Interrupt
  __HAL_DMA_DISABLE_IT(&hdma_tim2_ch1, DMA_IT_HT);
 800814a:	4b11      	ldr	r3, [pc, #68]	; (8008190 <LED_reset_pulse+0x10c>)
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	681a      	ldr	r2, [r3, #0]
 8008150:	4b0f      	ldr	r3, [pc, #60]	; (8008190 <LED_reset_pulse+0x10c>)
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	f022 0208 	bic.w	r2, r2, #8
 8008158:	601a      	str	r2, [r3, #0]

  // Enable Complete Transfer Interrupt
  __HAL_DMA_ENABLE_IT(&hdma_tim2_ch1, DMA_IT_TC);
 800815a:	4b0d      	ldr	r3, [pc, #52]	; (8008190 <LED_reset_pulse+0x10c>)
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	681a      	ldr	r2, [r3, #0]
 8008160:	4b0b      	ldr	r3, [pc, #44]	; (8008190 <LED_reset_pulse+0x10c>)
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	f042 0210 	orr.w	r2, r2, #16
 8008168:	601a      	str	r2, [r3, #0]

  // Start Reset Pulse. Contains 40 low pulses: 40 x 800kHz = ~50us
  if (HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_1, (uint32_t*)tmp_led_data, 2 * LED_CFG_RAW_BITS_PER_LED) != HAL_OK){
 800816a:	2330      	movs	r3, #48	; 0x30
 800816c:	4a09      	ldr	r2, [pc, #36]	; (8008194 <LED_reset_pulse+0x110>)
 800816e:	2100      	movs	r1, #0
 8008170:	480e      	ldr	r0, [pc, #56]	; (80081ac <LED_reset_pulse+0x128>)
 8008172:	f7fa fc5d 	bl	8002a30 <HAL_TIM_PWM_Start_DMA>
 8008176:	4603      	mov	r3, r0
 8008178:	2b00      	cmp	r3, #0
 800817a:	d002      	beq.n	8008182 <LED_reset_pulse+0xfe>
    Error_Handler(EN_PWM_ERROR);
 800817c:	2002      	movs	r0, #2
 800817e:	f7ff f99b 	bl	80074b8 <Error_Handler>
  }
  //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
  return 1;
 8008182:	2301      	movs	r3, #1
}
 8008184:	4618      	mov	r0, r3
 8008186:	3708      	adds	r7, #8
 8008188:	46bd      	mov	sp, r7
 800818a:	bd80      	pop	{r7, pc}
 800818c:	20002360 	.word	0x20002360
 8008190:	20002364 	.word	0x20002364
 8008194:	20004690 	.word	0x20004690
 8008198:	40026458 	.word	0x40026458
 800819c:	40026400 	.word	0x40026400
 80081a0:	400260b8 	.word	0x400260b8
 80081a4:	40026058 	.word	0x40026058
 80081a8:	40026000 	.word	0x40026000
 80081ac:	2000358c 	.word	0x2000358c

080081b0 <led_is_update_finished>:

// return 1 if not updating, 0 if updating process is in progress
uint8_t led_is_update_finished(void) {
 80081b0:	b480      	push	{r7}
 80081b2:	af00      	add	r7, sp, #0
	return !update_flag;
 80081b4:	4b06      	ldr	r3, [pc, #24]	; (80081d0 <led_is_update_finished+0x20>)
 80081b6:	781b      	ldrb	r3, [r3, #0]
 80081b8:	b2db      	uxtb	r3, r3
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	bf0c      	ite	eq
 80081be:	2301      	moveq	r3, #1
 80081c0:	2300      	movne	r3, #0
 80081c2:	b2db      	uxtb	r3, r3
	//return !is_updating;                        /* Return updating flag status */
}
 80081c4:	4618      	mov	r0, r3
 80081c6:	46bd      	mov	sp, r7
 80081c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081cc:	4770      	bx	lr
 80081ce:	bf00      	nop
 80081d0:	20003458 	.word	0x20003458

080081d4 <LED_update>:

// Block = 1 if want to wait until update process is finished
uint8_t LED_update(uint8_t block){
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b082      	sub	sp, #8
 80081d8:	af00      	add	r7, sp, #0
 80081da:	4603      	mov	r3, r0
 80081dc:	71fb      	strb	r3, [r7, #7]
	if (update_flag) {
 80081de:	4b0d      	ldr	r3, [pc, #52]	; (8008214 <LED_update+0x40>)
 80081e0:	781b      	ldrb	r3, [r3, #0]
 80081e2:	b2db      	uxtb	r3, r3
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d001      	beq.n	80081ec <LED_update+0x18>
		return 0;
 80081e8:	2300      	movs	r3, #0
 80081ea:	e00f      	b.n	800820c <LED_update+0x38>
	}
	update_flag = 1;		// Signify that LEDs are being updated
 80081ec:	4b09      	ldr	r3, [pc, #36]	; (8008214 <LED_update+0x40>)
 80081ee:	2201      	movs	r2, #1
 80081f0:	701a      	strb	r2, [r3, #0]

	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
	LED_reset_pulse(RESET_AT_START);	// Reset LED scheme with 50us pulse low
 80081f2:	2001      	movs	r0, #1
 80081f4:	f7ff ff46 	bl	8008084 <LED_reset_pulse>

	if (block){
 80081f8:	79fb      	ldrb	r3, [r7, #7]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d005      	beq.n	800820a <LED_update+0x36>
		while(!led_is_update_finished());
 80081fe:	bf00      	nop
 8008200:	f7ff ffd6 	bl	80081b0 <led_is_update_finished>
 8008204:	4603      	mov	r3, r0
 8008206:	2b00      	cmp	r3, #0
 8008208:	d0fa      	beq.n	8008200 <LED_update+0x2c>
	}

	return 1;
 800820a:	2301      	movs	r3, #1
}
 800820c:	4618      	mov	r0, r3
 800820e:	3708      	adds	r7, #8
 8008210:	46bd      	mov	sp, r7
 8008212:	bd80      	pop	{r7, pc}
 8008214:	20003458 	.word	0x20003458

08008218 <led_update_sequence>:

// Update led sequence. Called on TC and HT events.
// At HT event, first 24 elements are transferred
// At TC event, second 24 elements are transferred
void led_update_sequence(uint8_t event) {
 8008218:	b580      	push	{r7, lr}
 800821a:	b082      	sub	sp, #8
 800821c:	af00      	add	r7, sp, #0
 800821e:	4603      	mov	r3, r0
 8008220:	71fb      	strb	r3, [r7, #7]

	event = !!event;       // Toggle transfer-complete flag
 8008222:	79fb      	ldrb	r3, [r7, #7]
 8008224:	2b00      	cmp	r3, #0
 8008226:	bf14      	ite	ne
 8008228:	2301      	movne	r3, #1
 800822a:	2300      	moveq	r3, #0
 800822c:	b2db      	uxtb	r3, r3
 800822e:	71fb      	strb	r3, [r7, #7]

	// Check for reset pulse at the end of the PWM stream
	if (rst_flag == RESET_AT_END){
 8008230:	4b66      	ldr	r3, [pc, #408]	; (80083cc <led_update_sequence+0x1b4>)
 8008232:	781b      	ldrb	r3, [r3, #0]
 8008234:	2b02      	cmp	r3, #2
 8008236:	d107      	bne.n	8008248 <led_update_sequence+0x30>

		HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);	// Stop DMA
 8008238:	2100      	movs	r1, #0
 800823a:	4865      	ldr	r0, [pc, #404]	; (80083d0 <led_update_sequence+0x1b8>)
 800823c:	f7fa fcfe 	bl	8002c3c <HAL_TIM_PWM_Stop_DMA>
		//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);

		update_flag = NOT_UPDATING;										// No longer updating
 8008240:	4b64      	ldr	r3, [pc, #400]	; (80083d4 <led_update_sequence+0x1bc>)
 8008242:	2200      	movs	r2, #0
 8008244:	701a      	strb	r2, [r3, #0]
		return;
 8008246:	e0bd      	b.n	80083c4 <led_update_sequence+0x1ac>
	}

	// Check if reset pulse happened at the start of the PWM stream
	if (rst_flag == RESET_AT_START){
 8008248:	4b60      	ldr	r3, [pc, #384]	; (80083cc <led_update_sequence+0x1b4>)
 800824a:	781b      	ldrb	r3, [r3, #0]
 800824c:	2b01      	cmp	r3, #1
 800824e:	d10e      	bne.n	800826e <led_update_sequence+0x56>
		if (!event) { return; }		// If HT event, return and wait until TC event
 8008250:	79fb      	ldrb	r3, [r7, #7]
 8008252:	2b00      	cmp	r3, #0
 8008254:	f000 80b5 	beq.w	80083c2 <led_update_sequence+0x1aa>

		HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);	// Disable PWM generation to update LED sequence
 8008258:	2100      	movs	r1, #0
 800825a:	485d      	ldr	r0, [pc, #372]	; (80083d0 <led_update_sequence+0x1b8>)
 800825c:	f7fa fcee 	bl	8002c3c <HAL_TIM_PWM_Stop_DMA>
		//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);

		rst_flag = NOT_RESETTING;											// No longer resetting
 8008260:	4b5a      	ldr	r3, [pc, #360]	; (80083cc <led_update_sequence+0x1b4>)
 8008262:	2200      	movs	r2, #0
 8008264:	701a      	strb	r2, [r3, #0]

		current_led = 0;
 8008266:	4b5c      	ldr	r3, [pc, #368]	; (80083d8 <led_update_sequence+0x1c0>)
 8008268:	2200      	movs	r2, #0
 800826a:	601a      	str	r2, [r3, #0]
 800826c:	e004      	b.n	8008278 <led_update_sequence+0x60>
	} else {

	// Not resetting, move to next LED and process data
		current_led++;	// Move to next LED
 800826e:	4b5a      	ldr	r3, [pc, #360]	; (80083d8 <led_update_sequence+0x1c0>)
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	3301      	adds	r3, #1
 8008274:	4a58      	ldr	r2, [pc, #352]	; (80083d8 <led_update_sequence+0x1c0>)
 8008276:	6013      	str	r3, [r2, #0]
		//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
	}

	// Prepare data for the next LED
	if (current_led < LED_CFG_STRIP_CNT){
 8008278:	4b57      	ldr	r3, [pc, #348]	; (80083d8 <led_update_sequence+0x1c0>)
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	2b09      	cmp	r3, #9
 800827e:	f200 8095 	bhi.w	80083ac <led_update_sequence+0x194>

		// 1. Write PWM signal for first LED (current_led = 0) into first-half of DMA buffer
		// 2. Write PWM signal for second LED (current_led = 1) into second-half of DMA buffer
		// 3. Set DMA to circular, clear interrupt flags and start DMA PWM generation
		// 4. Write PWM signal for third and beyond LEDs (current_led >= 2)
		if ((current_led == 0) || !event) {
 8008282:	4b55      	ldr	r3, [pc, #340]	; (80083d8 <led_update_sequence+0x1c0>)
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d002      	beq.n	8008290 <led_update_sequence+0x78>
 800828a:	79fb      	ldrb	r3, [r7, #7]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d106      	bne.n	800829e <led_update_sequence+0x86>
			write_PWM_data(current_led, &tmp_led_data[0]);	// Step 1
 8008290:	4b51      	ldr	r3, [pc, #324]	; (80083d8 <led_update_sequence+0x1c0>)
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	4951      	ldr	r1, [pc, #324]	; (80083dc <led_update_sequence+0x1c4>)
 8008296:	4618      	mov	r0, r3
 8008298:	f7ff fe88 	bl	8007fac <write_PWM_data>
 800829c:	e005      	b.n	80082aa <led_update_sequence+0x92>
		} else {
			write_PWM_data(current_led, &tmp_led_data[LED_CFG_RAW_BITS_PER_LED]);	// Step 4
 800829e:	4b4e      	ldr	r3, [pc, #312]	; (80083d8 <led_update_sequence+0x1c0>)
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	494f      	ldr	r1, [pc, #316]	; (80083e0 <led_update_sequence+0x1c8>)
 80082a4:	4618      	mov	r0, r3
 80082a6:	f7ff fe81 	bl	8007fac <write_PWM_data>
		}

		if (current_led == 0){
 80082aa:	4b4b      	ldr	r3, [pc, #300]	; (80083d8 <led_update_sequence+0x1c0>)
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	f040 8088 	bne.w	80083c4 <led_update_sequence+0x1ac>

			current_led++;
 80082b4:	4b48      	ldr	r3, [pc, #288]	; (80083d8 <led_update_sequence+0x1c0>)
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	3301      	adds	r3, #1
 80082ba:	4a47      	ldr	r2, [pc, #284]	; (80083d8 <led_update_sequence+0x1c0>)
 80082bc:	6013      	str	r3, [r2, #0]
			write_PWM_data(current_led, &tmp_led_data[LED_CFG_RAW_BITS_PER_LED]);	// Step 2
 80082be:	4b46      	ldr	r3, [pc, #280]	; (80083d8 <led_update_sequence+0x1c0>)
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	4947      	ldr	r1, [pc, #284]	; (80083e0 <led_update_sequence+0x1c8>)
 80082c4:	4618      	mov	r0, r3
 80082c6:	f7ff fe71 	bl	8007fac <write_PWM_data>

		  hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;										// Step 3
 80082ca:	4b46      	ldr	r3, [pc, #280]	; (80083e4 <led_update_sequence+0x1cc>)
 80082cc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80082d0:	61da      	str	r2, [r3, #28]
		  // Initialize TIM2 DMA handle
		  if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK) {
 80082d2:	4844      	ldr	r0, [pc, #272]	; (80083e4 <led_update_sequence+0x1cc>)
 80082d4:	f7f8 ff04 	bl	80010e0 <HAL_DMA_Init>
 80082d8:	4603      	mov	r3, r0
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d002      	beq.n	80082e4 <led_update_sequence+0xcc>
		    Error_Handler(DMA_ERROR);
 80082de:	2006      	movs	r0, #6
 80082e0:	f7ff f8ea 	bl	80074b8 <Error_Handler>
		  }

		  __HAL_DMA_CLEAR_FLAG(&hdma_tim2_ch1, DMA_FLAG_HTIF1_5);
 80082e4:	4b3f      	ldr	r3, [pc, #252]	; (80083e4 <led_update_sequence+0x1cc>)
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	461a      	mov	r2, r3
 80082ea:	4b3f      	ldr	r3, [pc, #252]	; (80083e8 <led_update_sequence+0x1d0>)
 80082ec:	429a      	cmp	r2, r3
 80082ee:	d904      	bls.n	80082fa <led_update_sequence+0xe2>
 80082f0:	4b3e      	ldr	r3, [pc, #248]	; (80083ec <led_update_sequence+0x1d4>)
 80082f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80082f6:	60da      	str	r2, [r3, #12]
 80082f8:	e019      	b.n	800832e <led_update_sequence+0x116>
 80082fa:	4b3a      	ldr	r3, [pc, #232]	; (80083e4 <led_update_sequence+0x1cc>)
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	461a      	mov	r2, r3
 8008300:	4b3b      	ldr	r3, [pc, #236]	; (80083f0 <led_update_sequence+0x1d8>)
 8008302:	429a      	cmp	r2, r3
 8008304:	d904      	bls.n	8008310 <led_update_sequence+0xf8>
 8008306:	4b39      	ldr	r3, [pc, #228]	; (80083ec <led_update_sequence+0x1d4>)
 8008308:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800830c:	609a      	str	r2, [r3, #8]
 800830e:	e00e      	b.n	800832e <led_update_sequence+0x116>
 8008310:	4b34      	ldr	r3, [pc, #208]	; (80083e4 <led_update_sequence+0x1cc>)
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	461a      	mov	r2, r3
 8008316:	4b37      	ldr	r3, [pc, #220]	; (80083f4 <led_update_sequence+0x1dc>)
 8008318:	429a      	cmp	r2, r3
 800831a:	d904      	bls.n	8008326 <led_update_sequence+0x10e>
 800831c:	4b36      	ldr	r3, [pc, #216]	; (80083f8 <led_update_sequence+0x1e0>)
 800831e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008322:	60da      	str	r2, [r3, #12]
 8008324:	e003      	b.n	800832e <led_update_sequence+0x116>
 8008326:	4b34      	ldr	r3, [pc, #208]	; (80083f8 <led_update_sequence+0x1e0>)
 8008328:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800832c:	609a      	str	r2, [r3, #8]
		  __HAL_DMA_CLEAR_FLAG(&hdma_tim2_ch1, DMA_FLAG_TCIF1_5);
 800832e:	4b2d      	ldr	r3, [pc, #180]	; (80083e4 <led_update_sequence+0x1cc>)
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	461a      	mov	r2, r3
 8008334:	4b2c      	ldr	r3, [pc, #176]	; (80083e8 <led_update_sequence+0x1d0>)
 8008336:	429a      	cmp	r2, r3
 8008338:	d904      	bls.n	8008344 <led_update_sequence+0x12c>
 800833a:	4b2c      	ldr	r3, [pc, #176]	; (80083ec <led_update_sequence+0x1d4>)
 800833c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008340:	60da      	str	r2, [r3, #12]
 8008342:	e019      	b.n	8008378 <led_update_sequence+0x160>
 8008344:	4b27      	ldr	r3, [pc, #156]	; (80083e4 <led_update_sequence+0x1cc>)
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	461a      	mov	r2, r3
 800834a:	4b29      	ldr	r3, [pc, #164]	; (80083f0 <led_update_sequence+0x1d8>)
 800834c:	429a      	cmp	r2, r3
 800834e:	d904      	bls.n	800835a <led_update_sequence+0x142>
 8008350:	4b26      	ldr	r3, [pc, #152]	; (80083ec <led_update_sequence+0x1d4>)
 8008352:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008356:	609a      	str	r2, [r3, #8]
 8008358:	e00e      	b.n	8008378 <led_update_sequence+0x160>
 800835a:	4b22      	ldr	r3, [pc, #136]	; (80083e4 <led_update_sequence+0x1cc>)
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	461a      	mov	r2, r3
 8008360:	4b24      	ldr	r3, [pc, #144]	; (80083f4 <led_update_sequence+0x1dc>)
 8008362:	429a      	cmp	r2, r3
 8008364:	d904      	bls.n	8008370 <led_update_sequence+0x158>
 8008366:	4b24      	ldr	r3, [pc, #144]	; (80083f8 <led_update_sequence+0x1e0>)
 8008368:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800836c:	60da      	str	r2, [r3, #12]
 800836e:	e003      	b.n	8008378 <led_update_sequence+0x160>
 8008370:	4b21      	ldr	r3, [pc, #132]	; (80083f8 <led_update_sequence+0x1e0>)
 8008372:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008376:	609a      	str	r2, [r3, #8]

		  __HAL_DMA_ENABLE_IT(&hdma_tim2_ch1, DMA_IT_HT);	// Enable interrupt for half-transfer event
 8008378:	4b1a      	ldr	r3, [pc, #104]	; (80083e4 <led_update_sequence+0x1cc>)
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	681a      	ldr	r2, [r3, #0]
 800837e:	4b19      	ldr	r3, [pc, #100]	; (80083e4 <led_update_sequence+0x1cc>)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f042 0208 	orr.w	r2, r2, #8
 8008386:	601a      	str	r2, [r3, #0]

		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8008388:	2201      	movs	r2, #1
 800838a:	2101      	movs	r1, #1
 800838c:	481b      	ldr	r0, [pc, #108]	; (80083fc <led_update_sequence+0x1e4>)
 800838e:	f7f9 fa47 	bl	8001820 <HAL_GPIO_WritePin>
		  // Start PWM generation
		  if (HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_1, (uint32_t*)tmp_led_data, 2 * LED_CFG_RAW_BITS_PER_LED) != HAL_OK){
 8008392:	2330      	movs	r3, #48	; 0x30
 8008394:	4a11      	ldr	r2, [pc, #68]	; (80083dc <led_update_sequence+0x1c4>)
 8008396:	2100      	movs	r1, #0
 8008398:	480d      	ldr	r0, [pc, #52]	; (80083d0 <led_update_sequence+0x1b8>)
 800839a:	f7fa fb49 	bl	8002a30 <HAL_TIM_PWM_Start_DMA>
 800839e:	4603      	mov	r3, r0
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d00f      	beq.n	80083c4 <led_update_sequence+0x1ac>
		    Error_Handler(EN_PWM_ERROR);
 80083a4:	2002      	movs	r0, #2
 80083a6:	f7ff f887 	bl	80074b8 <Error_Handler>
 80083aa:	e00b      	b.n	80083c4 <led_update_sequence+0x1ac>
		}

	// When all LEDs have been lit up, wait for all data to be transmitted before modifying DMA
	// !TC && (LED_CFG_STRIP_CNT & 0x01): Half-Transfer event occurred and even-numbered LED
	// TC && !(LED_CFG_STRIP_CNT & 0x01): Transfer-Complete event occured and odd-numbered LED
	} else if ((!event && (LED_CFG_STRIP_CNT & 0x01)) || (event && !(LED_CFG_STRIP_CNT & 0x01))) {
 80083ac:	79fb      	ldrb	r3, [r7, #7]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d008      	beq.n	80083c4 <led_update_sequence+0x1ac>
		HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
 80083b2:	2100      	movs	r1, #0
 80083b4:	4806      	ldr	r0, [pc, #24]	; (80083d0 <led_update_sequence+0x1b8>)
 80083b6:	f7fa fc41 	bl	8002c3c <HAL_TIM_PWM_Stop_DMA>
		//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
		LED_reset_pulse(RESET_AT_END);
 80083ba:	2002      	movs	r0, #2
 80083bc:	f7ff fe62 	bl	8008084 <LED_reset_pulse>
 80083c0:	e000      	b.n	80083c4 <led_update_sequence+0x1ac>
		if (!event) { return; }		// If HT event, return and wait until TC event
 80083c2:	bf00      	nop
	}

}
 80083c4:	3708      	adds	r7, #8
 80083c6:	46bd      	mov	sp, r7
 80083c8:	bd80      	pop	{r7, pc}
 80083ca:	bf00      	nop
 80083cc:	20002360 	.word	0x20002360
 80083d0:	2000358c 	.word	0x2000358c
 80083d4:	20003458 	.word	0x20003458
 80083d8:	20003524 	.word	0x20003524
 80083dc:	20004690 	.word	0x20004690
 80083e0:	200046f0 	.word	0x200046f0
 80083e4:	20002364 	.word	0x20002364
 80083e8:	40026458 	.word	0x40026458
 80083ec:	40026400 	.word	0x40026400
 80083f0:	400260b8 	.word	0x400260b8
 80083f4:	40026058 	.word	0x40026058
 80083f8:	40026000 	.word	0x40026000
 80083fc:	40020400 	.word	0x40020400

08008400 <DMA1_Stream5_IRQHandler>:


// DMA1 Stream 5 Global Interrupt
void DMA1_Stream5_IRQHandler(void){
 8008400:	b580      	push	{r7, lr}
 8008402:	af00      	add	r7, sp, #0
	// Check for Half-Transfer (HT) event
	if (__HAL_DMA_GET_FLAG(&hdma_tim2_ch1, DMA_FLAG_HTIF1_5)){
 8008404:	4b64      	ldr	r3, [pc, #400]	; (8008598 <DMA1_Stream5_IRQHandler+0x198>)
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	461a      	mov	r2, r3
 800840a:	4b64      	ldr	r3, [pc, #400]	; (800859c <DMA1_Stream5_IRQHandler+0x19c>)
 800840c:	429a      	cmp	r2, r3
 800840e:	d909      	bls.n	8008424 <DMA1_Stream5_IRQHandler+0x24>
 8008410:	4b63      	ldr	r3, [pc, #396]	; (80085a0 <DMA1_Stream5_IRQHandler+0x1a0>)
 8008412:	685b      	ldr	r3, [r3, #4]
 8008414:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008418:	2b00      	cmp	r3, #0
 800841a:	bf14      	ite	ne
 800841c:	2301      	movne	r3, #1
 800841e:	2300      	moveq	r3, #0
 8008420:	b2db      	uxtb	r3, r3
 8008422:	e028      	b.n	8008476 <DMA1_Stream5_IRQHandler+0x76>
 8008424:	4b5c      	ldr	r3, [pc, #368]	; (8008598 <DMA1_Stream5_IRQHandler+0x198>)
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	461a      	mov	r2, r3
 800842a:	4b5e      	ldr	r3, [pc, #376]	; (80085a4 <DMA1_Stream5_IRQHandler+0x1a4>)
 800842c:	429a      	cmp	r2, r3
 800842e:	d909      	bls.n	8008444 <DMA1_Stream5_IRQHandler+0x44>
 8008430:	4b5b      	ldr	r3, [pc, #364]	; (80085a0 <DMA1_Stream5_IRQHandler+0x1a0>)
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008438:	2b00      	cmp	r3, #0
 800843a:	bf14      	ite	ne
 800843c:	2301      	movne	r3, #1
 800843e:	2300      	moveq	r3, #0
 8008440:	b2db      	uxtb	r3, r3
 8008442:	e018      	b.n	8008476 <DMA1_Stream5_IRQHandler+0x76>
 8008444:	4b54      	ldr	r3, [pc, #336]	; (8008598 <DMA1_Stream5_IRQHandler+0x198>)
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	461a      	mov	r2, r3
 800844a:	4b57      	ldr	r3, [pc, #348]	; (80085a8 <DMA1_Stream5_IRQHandler+0x1a8>)
 800844c:	429a      	cmp	r2, r3
 800844e:	d909      	bls.n	8008464 <DMA1_Stream5_IRQHandler+0x64>
 8008450:	4b56      	ldr	r3, [pc, #344]	; (80085ac <DMA1_Stream5_IRQHandler+0x1ac>)
 8008452:	685b      	ldr	r3, [r3, #4]
 8008454:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008458:	2b00      	cmp	r3, #0
 800845a:	bf14      	ite	ne
 800845c:	2301      	movne	r3, #1
 800845e:	2300      	moveq	r3, #0
 8008460:	b2db      	uxtb	r3, r3
 8008462:	e008      	b.n	8008476 <DMA1_Stream5_IRQHandler+0x76>
 8008464:	4b51      	ldr	r3, [pc, #324]	; (80085ac <DMA1_Stream5_IRQHandler+0x1ac>)
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800846c:	2b00      	cmp	r3, #0
 800846e:	bf14      	ite	ne
 8008470:	2301      	movne	r3, #1
 8008472:	2300      	moveq	r3, #0
 8008474:	b2db      	uxtb	r3, r3
 8008476:	2b00      	cmp	r3, #0
 8008478:	d028      	beq.n	80084cc <DMA1_Stream5_IRQHandler+0xcc>
	  __HAL_DMA_CLEAR_FLAG(&hdma_tim2_ch1, DMA_FLAG_HTIF1_5);
 800847a:	4b47      	ldr	r3, [pc, #284]	; (8008598 <DMA1_Stream5_IRQHandler+0x198>)
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	461a      	mov	r2, r3
 8008480:	4b46      	ldr	r3, [pc, #280]	; (800859c <DMA1_Stream5_IRQHandler+0x19c>)
 8008482:	429a      	cmp	r2, r3
 8008484:	d904      	bls.n	8008490 <DMA1_Stream5_IRQHandler+0x90>
 8008486:	4b46      	ldr	r3, [pc, #280]	; (80085a0 <DMA1_Stream5_IRQHandler+0x1a0>)
 8008488:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800848c:	60da      	str	r2, [r3, #12]
 800848e:	e019      	b.n	80084c4 <DMA1_Stream5_IRQHandler+0xc4>
 8008490:	4b41      	ldr	r3, [pc, #260]	; (8008598 <DMA1_Stream5_IRQHandler+0x198>)
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	461a      	mov	r2, r3
 8008496:	4b43      	ldr	r3, [pc, #268]	; (80085a4 <DMA1_Stream5_IRQHandler+0x1a4>)
 8008498:	429a      	cmp	r2, r3
 800849a:	d904      	bls.n	80084a6 <DMA1_Stream5_IRQHandler+0xa6>
 800849c:	4b40      	ldr	r3, [pc, #256]	; (80085a0 <DMA1_Stream5_IRQHandler+0x1a0>)
 800849e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80084a2:	609a      	str	r2, [r3, #8]
 80084a4:	e00e      	b.n	80084c4 <DMA1_Stream5_IRQHandler+0xc4>
 80084a6:	4b3c      	ldr	r3, [pc, #240]	; (8008598 <DMA1_Stream5_IRQHandler+0x198>)
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	461a      	mov	r2, r3
 80084ac:	4b3e      	ldr	r3, [pc, #248]	; (80085a8 <DMA1_Stream5_IRQHandler+0x1a8>)
 80084ae:	429a      	cmp	r2, r3
 80084b0:	d904      	bls.n	80084bc <DMA1_Stream5_IRQHandler+0xbc>
 80084b2:	4b3e      	ldr	r3, [pc, #248]	; (80085ac <DMA1_Stream5_IRQHandler+0x1ac>)
 80084b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80084b8:	60da      	str	r2, [r3, #12]
 80084ba:	e003      	b.n	80084c4 <DMA1_Stream5_IRQHandler+0xc4>
 80084bc:	4b3b      	ldr	r3, [pc, #236]	; (80085ac <DMA1_Stream5_IRQHandler+0x1ac>)
 80084be:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80084c2:	609a      	str	r2, [r3, #8]
	  //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
	  led_update_sequence(HT_EVENT);
 80084c4:	2000      	movs	r0, #0
 80084c6:	f7ff fea7 	bl	8008218 <led_update_sequence>
	} else if (__HAL_DMA_GET_FLAG(&hdma_tim2_ch1, DMA_FLAG_TCIF1_5)) {
	  __HAL_DMA_CLEAR_FLAG(&hdma_tim2_ch1, DMA_FLAG_TCIF1_5);
	  //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
	  led_update_sequence(TC_EVENT);
	}
}
 80084ca:	e062      	b.n	8008592 <DMA1_Stream5_IRQHandler+0x192>
	} else if (__HAL_DMA_GET_FLAG(&hdma_tim2_ch1, DMA_FLAG_TCIF1_5)) {
 80084cc:	4b32      	ldr	r3, [pc, #200]	; (8008598 <DMA1_Stream5_IRQHandler+0x198>)
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	461a      	mov	r2, r3
 80084d2:	4b32      	ldr	r3, [pc, #200]	; (800859c <DMA1_Stream5_IRQHandler+0x19c>)
 80084d4:	429a      	cmp	r2, r3
 80084d6:	d909      	bls.n	80084ec <DMA1_Stream5_IRQHandler+0xec>
 80084d8:	4b31      	ldr	r3, [pc, #196]	; (80085a0 <DMA1_Stream5_IRQHandler+0x1a0>)
 80084da:	685b      	ldr	r3, [r3, #4]
 80084dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	bf14      	ite	ne
 80084e4:	2301      	movne	r3, #1
 80084e6:	2300      	moveq	r3, #0
 80084e8:	b2db      	uxtb	r3, r3
 80084ea:	e028      	b.n	800853e <DMA1_Stream5_IRQHandler+0x13e>
 80084ec:	4b2a      	ldr	r3, [pc, #168]	; (8008598 <DMA1_Stream5_IRQHandler+0x198>)
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	461a      	mov	r2, r3
 80084f2:	4b2c      	ldr	r3, [pc, #176]	; (80085a4 <DMA1_Stream5_IRQHandler+0x1a4>)
 80084f4:	429a      	cmp	r2, r3
 80084f6:	d909      	bls.n	800850c <DMA1_Stream5_IRQHandler+0x10c>
 80084f8:	4b29      	ldr	r3, [pc, #164]	; (80085a0 <DMA1_Stream5_IRQHandler+0x1a0>)
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008500:	2b00      	cmp	r3, #0
 8008502:	bf14      	ite	ne
 8008504:	2301      	movne	r3, #1
 8008506:	2300      	moveq	r3, #0
 8008508:	b2db      	uxtb	r3, r3
 800850a:	e018      	b.n	800853e <DMA1_Stream5_IRQHandler+0x13e>
 800850c:	4b22      	ldr	r3, [pc, #136]	; (8008598 <DMA1_Stream5_IRQHandler+0x198>)
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	461a      	mov	r2, r3
 8008512:	4b25      	ldr	r3, [pc, #148]	; (80085a8 <DMA1_Stream5_IRQHandler+0x1a8>)
 8008514:	429a      	cmp	r2, r3
 8008516:	d909      	bls.n	800852c <DMA1_Stream5_IRQHandler+0x12c>
 8008518:	4b24      	ldr	r3, [pc, #144]	; (80085ac <DMA1_Stream5_IRQHandler+0x1ac>)
 800851a:	685b      	ldr	r3, [r3, #4]
 800851c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008520:	2b00      	cmp	r3, #0
 8008522:	bf14      	ite	ne
 8008524:	2301      	movne	r3, #1
 8008526:	2300      	moveq	r3, #0
 8008528:	b2db      	uxtb	r3, r3
 800852a:	e008      	b.n	800853e <DMA1_Stream5_IRQHandler+0x13e>
 800852c:	4b1f      	ldr	r3, [pc, #124]	; (80085ac <DMA1_Stream5_IRQHandler+0x1ac>)
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008534:	2b00      	cmp	r3, #0
 8008536:	bf14      	ite	ne
 8008538:	2301      	movne	r3, #1
 800853a:	2300      	moveq	r3, #0
 800853c:	b2db      	uxtb	r3, r3
 800853e:	2b00      	cmp	r3, #0
 8008540:	d027      	beq.n	8008592 <DMA1_Stream5_IRQHandler+0x192>
	  __HAL_DMA_CLEAR_FLAG(&hdma_tim2_ch1, DMA_FLAG_TCIF1_5);
 8008542:	4b15      	ldr	r3, [pc, #84]	; (8008598 <DMA1_Stream5_IRQHandler+0x198>)
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	461a      	mov	r2, r3
 8008548:	4b14      	ldr	r3, [pc, #80]	; (800859c <DMA1_Stream5_IRQHandler+0x19c>)
 800854a:	429a      	cmp	r2, r3
 800854c:	d904      	bls.n	8008558 <DMA1_Stream5_IRQHandler+0x158>
 800854e:	4b14      	ldr	r3, [pc, #80]	; (80085a0 <DMA1_Stream5_IRQHandler+0x1a0>)
 8008550:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008554:	60da      	str	r2, [r3, #12]
 8008556:	e019      	b.n	800858c <DMA1_Stream5_IRQHandler+0x18c>
 8008558:	4b0f      	ldr	r3, [pc, #60]	; (8008598 <DMA1_Stream5_IRQHandler+0x198>)
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	461a      	mov	r2, r3
 800855e:	4b11      	ldr	r3, [pc, #68]	; (80085a4 <DMA1_Stream5_IRQHandler+0x1a4>)
 8008560:	429a      	cmp	r2, r3
 8008562:	d904      	bls.n	800856e <DMA1_Stream5_IRQHandler+0x16e>
 8008564:	4b0e      	ldr	r3, [pc, #56]	; (80085a0 <DMA1_Stream5_IRQHandler+0x1a0>)
 8008566:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800856a:	609a      	str	r2, [r3, #8]
 800856c:	e00e      	b.n	800858c <DMA1_Stream5_IRQHandler+0x18c>
 800856e:	4b0a      	ldr	r3, [pc, #40]	; (8008598 <DMA1_Stream5_IRQHandler+0x198>)
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	461a      	mov	r2, r3
 8008574:	4b0c      	ldr	r3, [pc, #48]	; (80085a8 <DMA1_Stream5_IRQHandler+0x1a8>)
 8008576:	429a      	cmp	r2, r3
 8008578:	d904      	bls.n	8008584 <DMA1_Stream5_IRQHandler+0x184>
 800857a:	4b0c      	ldr	r3, [pc, #48]	; (80085ac <DMA1_Stream5_IRQHandler+0x1ac>)
 800857c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008580:	60da      	str	r2, [r3, #12]
 8008582:	e003      	b.n	800858c <DMA1_Stream5_IRQHandler+0x18c>
 8008584:	4b09      	ldr	r3, [pc, #36]	; (80085ac <DMA1_Stream5_IRQHandler+0x1ac>)
 8008586:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800858a:	609a      	str	r2, [r3, #8]
	  led_update_sequence(TC_EVENT);
 800858c:	2001      	movs	r0, #1
 800858e:	f7ff fe43 	bl	8008218 <led_update_sequence>
}
 8008592:	bf00      	nop
 8008594:	bd80      	pop	{r7, pc}
 8008596:	bf00      	nop
 8008598:	20002364 	.word	0x20002364
 800859c:	40026458 	.word	0x40026458
 80085a0:	40026400 	.word	0x40026400
 80085a4:	400260b8 	.word	0x400260b8
 80085a8:	40026058 	.word	0x40026058
 80085ac:	40026000 	.word	0x40026000

080085b0 <LED_Init>:


void LED_Init(void)
{
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b082      	sub	sp, #8
 80085b4:	af00      	add	r7, sp, #0
  /* ------------- */
  /*  GPIO Config  */
  /* ------------- */

  // Configure TIM2_Channel 1 (PA0) as output, push-pull and alternate function mode
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80085b6:	4b74      	ldr	r3, [pc, #464]	; (8008788 <LED_Init+0x1d8>)
 80085b8:	2201      	movs	r2, #1
 80085ba:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80085bc:	4b72      	ldr	r3, [pc, #456]	; (8008788 <LED_Init+0x1d8>)
 80085be:	2202      	movs	r2, #2
 80085c0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80085c2:	4b71      	ldr	r3, [pc, #452]	; (8008788 <LED_Init+0x1d8>)
 80085c4:	2200      	movs	r2, #0
 80085c6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80085c8:	4b6f      	ldr	r3, [pc, #444]	; (8008788 <LED_Init+0x1d8>)
 80085ca:	2203      	movs	r2, #3
 80085cc:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80085ce:	4b6e      	ldr	r3, [pc, #440]	; (8008788 <LED_Init+0x1d8>)
 80085d0:	2201      	movs	r2, #1
 80085d2:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80085d4:	496c      	ldr	r1, [pc, #432]	; (8008788 <LED_Init+0x1d8>)
 80085d6:	486d      	ldr	r0, [pc, #436]	; (800878c <LED_Init+0x1dc>)
 80085d8:	f7f8 ff88 	bl	80014ec <HAL_GPIO_Init>

  // Configure GPIO pin: PA8, debugging for DMA IRQ
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80085dc:	2200      	movs	r2, #0
 80085de:	f44f 7180 	mov.w	r1, #256	; 0x100
 80085e2:	486a      	ldr	r0, [pc, #424]	; (800878c <LED_Init+0x1dc>)
 80085e4:	f7f9 f91c 	bl	8001820 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80085e8:	4b67      	ldr	r3, [pc, #412]	; (8008788 <LED_Init+0x1d8>)
 80085ea:	f44f 7280 	mov.w	r2, #256	; 0x100
 80085ee:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80085f0:	4b65      	ldr	r3, [pc, #404]	; (8008788 <LED_Init+0x1d8>)
 80085f2:	2201      	movs	r2, #1
 80085f4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80085f6:	4b64      	ldr	r3, [pc, #400]	; (8008788 <LED_Init+0x1d8>)
 80085f8:	2200      	movs	r2, #0
 80085fa:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80085fc:	4962      	ldr	r1, [pc, #392]	; (8008788 <LED_Init+0x1d8>)
 80085fe:	4863      	ldr	r0, [pc, #396]	; (800878c <LED_Init+0x1dc>)
 8008600:	f7f8 ff74 	bl	80014ec <HAL_GPIO_Init>

  // Configure GPIO pin: PB0, PB10, debugging for is_updating flag
  //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8008604:	2200      	movs	r2, #0
 8008606:	2101      	movs	r1, #1
 8008608:	4861      	ldr	r0, [pc, #388]	; (8008790 <LED_Init+0x1e0>)
 800860a:	f7f9 f909 	bl	8001820 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800860e:	4b5e      	ldr	r3, [pc, #376]	; (8008788 <LED_Init+0x1d8>)
 8008610:	2201      	movs	r2, #1
 8008612:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008614:	4b5c      	ldr	r3, [pc, #368]	; (8008788 <LED_Init+0x1d8>)
 8008616:	2201      	movs	r2, #1
 8008618:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800861a:	4b5b      	ldr	r3, [pc, #364]	; (8008788 <LED_Init+0x1d8>)
 800861c:	2200      	movs	r2, #0
 800861e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008620:	4959      	ldr	r1, [pc, #356]	; (8008788 <LED_Init+0x1d8>)
 8008622:	485b      	ldr	r0, [pc, #364]	; (8008790 <LED_Init+0x1e0>)
 8008624:	f7f8 ff62 	bl	80014ec <HAL_GPIO_Init>
  /* -------------- */
  /* TIM2 Channel 1 */
  /* -------------- */

  // Enable TIM2 clock
  __HAL_RCC_TIM2_CLK_ENABLE();
 8008628:	2300      	movs	r3, #0
 800862a:	607b      	str	r3, [r7, #4]
 800862c:	4b59      	ldr	r3, [pc, #356]	; (8008794 <LED_Init+0x1e4>)
 800862e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008630:	4a58      	ldr	r2, [pc, #352]	; (8008794 <LED_Init+0x1e4>)
 8008632:	f043 0301 	orr.w	r3, r3, #1
 8008636:	6413      	str	r3, [r2, #64]	; 0x40
 8008638:	4b56      	ldr	r3, [pc, #344]	; (8008794 <LED_Init+0x1e4>)
 800863a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800863c:	f003 0301 	and.w	r3, r3, #1
 8008640:	607b      	str	r3, [r7, #4]
 8008642:	687b      	ldr	r3, [r7, #4]

  // TIM Time Base handle Structure definition
  // Period = TIM2_counter_clk / PWM_freq - 1
  // Period = 84MHz / 800kHz - 1 = 104
  htim2.Instance               = TIM2;
 8008644:	4b54      	ldr	r3, [pc, #336]	; (8008798 <LED_Init+0x1e8>)
 8008646:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800864a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler         = 0;										// Set to 0 to acheive max frequency for timer at 84MHz
 800864c:	4b52      	ldr	r3, [pc, #328]	; (8008798 <LED_Init+0x1e8>)
 800864e:	2200      	movs	r2, #0
 8008650:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode       = TIM_COUNTERMODE_UP;
 8008652:	4b51      	ldr	r3, [pc, #324]	; (8008798 <LED_Init+0x1e8>)
 8008654:	2200      	movs	r2, #0
 8008656:	609a      	str	r2, [r3, #8]
  htim2.Init.Period            = TIM_PERIOD;
 8008658:	4b4f      	ldr	r3, [pc, #316]	; (8008798 <LED_Init+0x1e8>)
 800865a:	2268      	movs	r2, #104	; 0x68
 800865c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision     = TIM_CLOCKDIVISION_DIV1;
 800865e:	4b4e      	ldr	r3, [pc, #312]	; (8008798 <LED_Init+0x1e8>)
 8008660:	2200      	movs	r2, #0
 8008662:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;	//TIM_AUTORELOAD_PRELOAD_DISABLE
 8008664:	4b4c      	ldr	r3, [pc, #304]	; (8008798 <LED_Init+0x1e8>)
 8008666:	2280      	movs	r2, #128	; 0x80
 8008668:	619a      	str	r2, [r3, #24]

  // TIM2 interrupt Init
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800866a:	2200      	movs	r2, #0
 800866c:	2100      	movs	r1, #0
 800866e:	201c      	movs	r0, #28
 8008670:	f7f8 fcf3 	bl	800105a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8008674:	201c      	movs	r0, #28
 8008676:	f7f8 fd0c 	bl	8001092 <HAL_NVIC_EnableIRQ>

  // Note: HAL_TIM_PWM_Init() calls HAL_TIM_PWM_MspInit()
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 800867a:	4847      	ldr	r0, [pc, #284]	; (8008798 <LED_Init+0x1e8>)
 800867c:	f7fa f9ad 	bl	80029da <HAL_TIM_PWM_Init>
 8008680:	4603      	mov	r3, r0
 8008682:	2b00      	cmp	r3, #0
 8008684:	d002      	beq.n	800868c <LED_Init+0xdc>
    Error_Handler(TIM_INIT_ERROR);     // Initialization Error
 8008686:	2004      	movs	r0, #4
 8008688:	f7fe ff16 	bl	80074b8 <Error_Handler>
  }

  // Set TIM Output Compare (OC) Configuration Structure definition
  sConfigOC.OCMode       = TIM_OCMODE_PWM1;
 800868c:	4b43      	ldr	r3, [pc, #268]	; (800879c <LED_Init+0x1ec>)
 800868e:	2260      	movs	r2, #96	; 0x60
 8008690:	601a      	str	r2, [r3, #0]
  sConfigOC.OCPolarity   = TIM_OCPOLARITY_HIGH;
 8008692:	4b42      	ldr	r3, [pc, #264]	; (800879c <LED_Init+0x1ec>)
 8008694:	2200      	movs	r2, #0
 8008696:	609a      	str	r2, [r3, #8]
  sConfigOC.Pulse        = 0;
 8008698:	4b40      	ldr	r3, [pc, #256]	; (800879c <LED_Init+0x1ec>)
 800869a:	2200      	movs	r2, #0
 800869c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCNPolarity  = TIM_OCNPOLARITY_HIGH;
 800869e:	4b3f      	ldr	r3, [pc, #252]	; (800879c <LED_Init+0x1ec>)
 80086a0:	2200      	movs	r2, #0
 80086a2:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode   = TIM_OCFAST_DISABLE;
 80086a4:	4b3d      	ldr	r3, [pc, #244]	; (800879c <LED_Init+0x1ec>)
 80086a6:	2200      	movs	r2, #0
 80086a8:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState  = TIM_OCIDLESTATE_RESET;
 80086aa:	4b3c      	ldr	r3, [pc, #240]	; (800879c <LED_Init+0x1ec>)
 80086ac:	2200      	movs	r2, #0
 80086ae:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80086b0:	4b3a      	ldr	r3, [pc, #232]	; (800879c <LED_Init+0x1ec>)
 80086b2:	2200      	movs	r2, #0
 80086b4:	619a      	str	r2, [r3, #24]

  // Apply TIM OC configs to htim2 (TIM2)
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 80086b6:	2200      	movs	r2, #0
 80086b8:	4938      	ldr	r1, [pc, #224]	; (800879c <LED_Init+0x1ec>)
 80086ba:	4837      	ldr	r0, [pc, #220]	; (8008798 <LED_Init+0x1e8>)
 80086bc:	f7fa fb64 	bl	8002d88 <HAL_TIM_PWM_ConfigChannel>
 80086c0:	4603      	mov	r3, r0
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d002      	beq.n	80086cc <LED_Init+0x11c>
    Error_Handler(TIM_CONFIG_ERROR); // Configuration Error
 80086c6:	2003      	movs	r0, #3
 80086c8:	f7fe fef6 	bl	80074b8 <Error_Handler>
  /* ------------------------------ */
  /* DMA1 Channel 3 Stream 5 Config */
  /* ------------------------------ */

  // Enable DMA1 clock
	__HAL_RCC_DMA1_CLK_ENABLE();
 80086cc:	2300      	movs	r3, #0
 80086ce:	603b      	str	r3, [r7, #0]
 80086d0:	4b30      	ldr	r3, [pc, #192]	; (8008794 <LED_Init+0x1e4>)
 80086d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086d4:	4a2f      	ldr	r2, [pc, #188]	; (8008794 <LED_Init+0x1e4>)
 80086d6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80086da:	6313      	str	r3, [r2, #48]	; 0x30
 80086dc:	4b2d      	ldr	r3, [pc, #180]	; (8008794 <LED_Init+0x1e4>)
 80086de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80086e4:	603b      	str	r3, [r7, #0]
 80086e6:	683b      	ldr	r3, [r7, #0]

	// DMA handle Structure definition (Based on RM0383 STM32F411 Ref Manual (Table 27) TIM2_CH1 corresponds to DMA1 Channel 3 Stream 5)
  hdma_tim2_ch1.Instance = DMA1_Stream5;
 80086e8:	4b2d      	ldr	r3, [pc, #180]	; (80087a0 <LED_Init+0x1f0>)
 80086ea:	4a2e      	ldr	r2, [pc, #184]	; (80087a4 <LED_Init+0x1f4>)
 80086ec:	601a      	str	r2, [r3, #0]
  hdma_tim2_ch1.Init.Channel = DMA_CHANNEL_3;
 80086ee:	4b2c      	ldr	r3, [pc, #176]	; (80087a0 <LED_Init+0x1f0>)
 80086f0:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80086f4:	605a      	str	r2, [r3, #4]
  hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;							// Memory to Peripheral mode
 80086f6:	4b2a      	ldr	r3, [pc, #168]	; (80087a0 <LED_Init+0x1f0>)
 80086f8:	2240      	movs	r2, #64	; 0x40
 80086fa:	609a      	str	r2, [r3, #8]
  hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80086fc:	4b28      	ldr	r3, [pc, #160]	; (80087a0 <LED_Init+0x1f0>)
 80086fe:	2200      	movs	r2, #0
 8008700:	60da      	str	r2, [r3, #12]
  hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8008702:	4b27      	ldr	r3, [pc, #156]	; (80087a0 <LED_Init+0x1f0>)
 8008704:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008708:	611a      	str	r2, [r3, #16]
  hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD ;
 800870a:	4b25      	ldr	r3, [pc, #148]	; (80087a0 <LED_Init+0x1f0>)
 800870c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008710:	615a      	str	r2, [r3, #20]
  hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD ;
 8008712:	4b23      	ldr	r3, [pc, #140]	; (80087a0 <LED_Init+0x1f0>)
 8008714:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8008718:	619a      	str	r2, [r3, #24]
  hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;														// Set in circular mode
 800871a:	4b21      	ldr	r3, [pc, #132]	; (80087a0 <LED_Init+0x1f0>)
 800871c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008720:	61da      	str	r2, [r3, #28]
  hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;										// Low priority
 8008722:	4b1f      	ldr	r3, [pc, #124]	; (80087a0 <LED_Init+0x1f0>)
 8008724:	2200      	movs	r2, #0
 8008726:	621a      	str	r2, [r3, #32]
  hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8008728:	4b1d      	ldr	r3, [pc, #116]	; (80087a0 <LED_Init+0x1f0>)
 800872a:	2200      	movs	r2, #0
 800872c:	625a      	str	r2, [r3, #36]	; 0x24
  hdma_tim2_ch1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800872e:	4b1c      	ldr	r3, [pc, #112]	; (80087a0 <LED_Init+0x1f0>)
 8008730:	2203      	movs	r2, #3
 8008732:	629a      	str	r2, [r3, #40]	; 0x28
  hdma_tim2_ch1.Init.MemBurst = DMA_MBURST_SINGLE;
 8008734:	4b1a      	ldr	r3, [pc, #104]	; (80087a0 <LED_Init+0x1f0>)
 8008736:	2200      	movs	r2, #0
 8008738:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma_tim2_ch1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800873a:	4b19      	ldr	r3, [pc, #100]	; (80087a0 <LED_Init+0x1f0>)
 800873c:	2200      	movs	r2, #0
 800873e:	631a      	str	r2, [r3, #48]	; 0x30

  // Enable Half-Transfer and Full-Transfer complete interrupts
  __HAL_DMA_ENABLE_IT(&hdma_tim2_ch1, (DMA_IT_TC | DMA_IT_HT));
 8008740:	4b17      	ldr	r3, [pc, #92]	; (80087a0 <LED_Init+0x1f0>)
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	681a      	ldr	r2, [r3, #0]
 8008746:	4b16      	ldr	r3, [pc, #88]	; (80087a0 <LED_Init+0x1f0>)
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	f042 0218 	orr.w	r2, r2, #24
 800874e:	601a      	str	r2, [r3, #0]

  // Linking a PPP peripheral to DMA structure pointer (PPP = STM32 peripheral or block)
  // hdma[TIM_DMA_ID_CC1] = Capture/Compare 1 DMA requests peripheral
  // Link htim2 (TIM peripheral) to hdma_tim2_ch1 (DMA struc pointer) with TIM_DMA_ID_CC1
  __HAL_LINKDMA(&htim2, hdma[TIM_DMA_ID_CC1], hdma_tim2_ch1);
 8008750:	4b11      	ldr	r3, [pc, #68]	; (8008798 <LED_Init+0x1e8>)
 8008752:	4a13      	ldr	r2, [pc, #76]	; (80087a0 <LED_Init+0x1f0>)
 8008754:	625a      	str	r2, [r3, #36]	; 0x24
 8008756:	4b12      	ldr	r3, [pc, #72]	; (80087a0 <LED_Init+0x1f0>)
 8008758:	4a0f      	ldr	r2, [pc, #60]	; (8008798 <LED_Init+0x1e8>)
 800875a:	639a      	str	r2, [r3, #56]	; 0x38

  // Initialize TIM2 DMA handle
  if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK) {
 800875c:	4810      	ldr	r0, [pc, #64]	; (80087a0 <LED_Init+0x1f0>)
 800875e:	f7f8 fcbf 	bl	80010e0 <HAL_DMA_Init>
 8008762:	4603      	mov	r3, r0
 8008764:	2b00      	cmp	r3, #0
 8008766:	d002      	beq.n	800876e <LED_Init+0x1be>
    Error_Handler(DMA_ERROR);
 8008768:	2006      	movs	r0, #6
 800876a:	f7fe fea5 	bl	80074b8 <Error_Handler>
  }

  // ##-2- Configure the NVIC for DMA #########################################
  // NVIC configuration for DMA transfer complete interrupt
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800876e:	2200      	movs	r2, #0
 8008770:	2100      	movs	r1, #0
 8008772:	2010      	movs	r0, #16
 8008774:	f7f8 fc71 	bl	800105a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8008778:	2010      	movs	r0, #16
 800877a:	f7f8 fc8a 	bl	8001092 <HAL_NVIC_EnableIRQ>
}
 800877e:	bf00      	nop
 8008780:	3708      	adds	r7, #8
 8008782:	46bd      	mov	sp, r7
 8008784:	bd80      	pop	{r7, pc}
 8008786:	bf00      	nop
 8008788:	20003510 	.word	0x20003510
 800878c:	40020000 	.word	0x40020000
 8008790:	40020400 	.word	0x40020400
 8008794:	40023800 	.word	0x40023800
 8008798:	2000358c 	.word	0x2000358c
 800879c:	20003490 	.word	0x20003490
 80087a0:	20002364 	.word	0x20002364
 80087a4:	40026088 	.word	0x40026088

080087a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80087a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80087e0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80087ac:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80087ae:	e003      	b.n	80087b8 <LoopCopyDataInit>

080087b0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80087b0:	4b0c      	ldr	r3, [pc, #48]	; (80087e4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80087b2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80087b4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80087b6:	3104      	adds	r1, #4

080087b8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80087b8:	480b      	ldr	r0, [pc, #44]	; (80087e8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80087ba:	4b0c      	ldr	r3, [pc, #48]	; (80087ec <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80087bc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80087be:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80087c0:	d3f6      	bcc.n	80087b0 <CopyDataInit>
  ldr  r2, =_sbss
 80087c2:	4a0b      	ldr	r2, [pc, #44]	; (80087f0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80087c4:	e002      	b.n	80087cc <LoopFillZerobss>

080087c6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80087c6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80087c8:	f842 3b04 	str.w	r3, [r2], #4

080087cc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80087cc:	4b09      	ldr	r3, [pc, #36]	; (80087f4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80087ce:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80087d0:	d3f9      	bcc.n	80087c6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80087d2:	f7ff fa93 	bl	8007cfc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80087d6:	f000 f817 	bl	8008808 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80087da:	f7fe fc43 	bl	8007064 <main>
  bx  lr    
 80087de:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80087e0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80087e4:	0802ac18 	.word	0x0802ac18
  ldr  r0, =_sdata
 80087e8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80087ec:	20000084 	.word	0x20000084
  ldr  r2, =_sbss
 80087f0:	20000084 	.word	0x20000084
  ldr  r3, = _ebss
 80087f4:	20004754 	.word	0x20004754

080087f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80087f8:	e7fe      	b.n	80087f8 <ADC_IRQHandler>
	...

080087fc <__errno>:
 80087fc:	4b01      	ldr	r3, [pc, #4]	; (8008804 <__errno+0x8>)
 80087fe:	6818      	ldr	r0, [r3, #0]
 8008800:	4770      	bx	lr
 8008802:	bf00      	nop
 8008804:	20000020 	.word	0x20000020

08008808 <__libc_init_array>:
 8008808:	b570      	push	{r4, r5, r6, lr}
 800880a:	4e0d      	ldr	r6, [pc, #52]	; (8008840 <__libc_init_array+0x38>)
 800880c:	4c0d      	ldr	r4, [pc, #52]	; (8008844 <__libc_init_array+0x3c>)
 800880e:	1ba4      	subs	r4, r4, r6
 8008810:	10a4      	asrs	r4, r4, #2
 8008812:	2500      	movs	r5, #0
 8008814:	42a5      	cmp	r5, r4
 8008816:	d109      	bne.n	800882c <__libc_init_array+0x24>
 8008818:	4e0b      	ldr	r6, [pc, #44]	; (8008848 <__libc_init_array+0x40>)
 800881a:	4c0c      	ldr	r4, [pc, #48]	; (800884c <__libc_init_array+0x44>)
 800881c:	f000 fc36 	bl	800908c <_init>
 8008820:	1ba4      	subs	r4, r4, r6
 8008822:	10a4      	asrs	r4, r4, #2
 8008824:	2500      	movs	r5, #0
 8008826:	42a5      	cmp	r5, r4
 8008828:	d105      	bne.n	8008836 <__libc_init_array+0x2e>
 800882a:	bd70      	pop	{r4, r5, r6, pc}
 800882c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008830:	4798      	blx	r3
 8008832:	3501      	adds	r5, #1
 8008834:	e7ee      	b.n	8008814 <__libc_init_array+0xc>
 8008836:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800883a:	4798      	blx	r3
 800883c:	3501      	adds	r5, #1
 800883e:	e7f2      	b.n	8008826 <__libc_init_array+0x1e>
 8008840:	0802ac10 	.word	0x0802ac10
 8008844:	0802ac10 	.word	0x0802ac10
 8008848:	0802ac10 	.word	0x0802ac10
 800884c:	0802ac14 	.word	0x0802ac14

08008850 <malloc>:
 8008850:	4b02      	ldr	r3, [pc, #8]	; (800885c <malloc+0xc>)
 8008852:	4601      	mov	r1, r0
 8008854:	6818      	ldr	r0, [r3, #0]
 8008856:	f000 b861 	b.w	800891c <_malloc_r>
 800885a:	bf00      	nop
 800885c:	20000020 	.word	0x20000020

08008860 <free>:
 8008860:	4b02      	ldr	r3, [pc, #8]	; (800886c <free+0xc>)
 8008862:	4601      	mov	r1, r0
 8008864:	6818      	ldr	r0, [r3, #0]
 8008866:	f000 b80b 	b.w	8008880 <_free_r>
 800886a:	bf00      	nop
 800886c:	20000020 	.word	0x20000020

08008870 <memset>:
 8008870:	4402      	add	r2, r0
 8008872:	4603      	mov	r3, r0
 8008874:	4293      	cmp	r3, r2
 8008876:	d100      	bne.n	800887a <memset+0xa>
 8008878:	4770      	bx	lr
 800887a:	f803 1b01 	strb.w	r1, [r3], #1
 800887e:	e7f9      	b.n	8008874 <memset+0x4>

08008880 <_free_r>:
 8008880:	b538      	push	{r3, r4, r5, lr}
 8008882:	4605      	mov	r5, r0
 8008884:	2900      	cmp	r1, #0
 8008886:	d045      	beq.n	8008914 <_free_r+0x94>
 8008888:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800888c:	1f0c      	subs	r4, r1, #4
 800888e:	2b00      	cmp	r3, #0
 8008890:	bfb8      	it	lt
 8008892:	18e4      	addlt	r4, r4, r3
 8008894:	f000 f8cc 	bl	8008a30 <__malloc_lock>
 8008898:	4a1f      	ldr	r2, [pc, #124]	; (8008918 <_free_r+0x98>)
 800889a:	6813      	ldr	r3, [r2, #0]
 800889c:	4610      	mov	r0, r2
 800889e:	b933      	cbnz	r3, 80088ae <_free_r+0x2e>
 80088a0:	6063      	str	r3, [r4, #4]
 80088a2:	6014      	str	r4, [r2, #0]
 80088a4:	4628      	mov	r0, r5
 80088a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80088aa:	f000 b8c2 	b.w	8008a32 <__malloc_unlock>
 80088ae:	42a3      	cmp	r3, r4
 80088b0:	d90c      	bls.n	80088cc <_free_r+0x4c>
 80088b2:	6821      	ldr	r1, [r4, #0]
 80088b4:	1862      	adds	r2, r4, r1
 80088b6:	4293      	cmp	r3, r2
 80088b8:	bf04      	itt	eq
 80088ba:	681a      	ldreq	r2, [r3, #0]
 80088bc:	685b      	ldreq	r3, [r3, #4]
 80088be:	6063      	str	r3, [r4, #4]
 80088c0:	bf04      	itt	eq
 80088c2:	1852      	addeq	r2, r2, r1
 80088c4:	6022      	streq	r2, [r4, #0]
 80088c6:	6004      	str	r4, [r0, #0]
 80088c8:	e7ec      	b.n	80088a4 <_free_r+0x24>
 80088ca:	4613      	mov	r3, r2
 80088cc:	685a      	ldr	r2, [r3, #4]
 80088ce:	b10a      	cbz	r2, 80088d4 <_free_r+0x54>
 80088d0:	42a2      	cmp	r2, r4
 80088d2:	d9fa      	bls.n	80088ca <_free_r+0x4a>
 80088d4:	6819      	ldr	r1, [r3, #0]
 80088d6:	1858      	adds	r0, r3, r1
 80088d8:	42a0      	cmp	r0, r4
 80088da:	d10b      	bne.n	80088f4 <_free_r+0x74>
 80088dc:	6820      	ldr	r0, [r4, #0]
 80088de:	4401      	add	r1, r0
 80088e0:	1858      	adds	r0, r3, r1
 80088e2:	4282      	cmp	r2, r0
 80088e4:	6019      	str	r1, [r3, #0]
 80088e6:	d1dd      	bne.n	80088a4 <_free_r+0x24>
 80088e8:	6810      	ldr	r0, [r2, #0]
 80088ea:	6852      	ldr	r2, [r2, #4]
 80088ec:	605a      	str	r2, [r3, #4]
 80088ee:	4401      	add	r1, r0
 80088f0:	6019      	str	r1, [r3, #0]
 80088f2:	e7d7      	b.n	80088a4 <_free_r+0x24>
 80088f4:	d902      	bls.n	80088fc <_free_r+0x7c>
 80088f6:	230c      	movs	r3, #12
 80088f8:	602b      	str	r3, [r5, #0]
 80088fa:	e7d3      	b.n	80088a4 <_free_r+0x24>
 80088fc:	6820      	ldr	r0, [r4, #0]
 80088fe:	1821      	adds	r1, r4, r0
 8008900:	428a      	cmp	r2, r1
 8008902:	bf04      	itt	eq
 8008904:	6811      	ldreq	r1, [r2, #0]
 8008906:	6852      	ldreq	r2, [r2, #4]
 8008908:	6062      	str	r2, [r4, #4]
 800890a:	bf04      	itt	eq
 800890c:	1809      	addeq	r1, r1, r0
 800890e:	6021      	streq	r1, [r4, #0]
 8008910:	605c      	str	r4, [r3, #4]
 8008912:	e7c7      	b.n	80088a4 <_free_r+0x24>
 8008914:	bd38      	pop	{r3, r4, r5, pc}
 8008916:	bf00      	nop
 8008918:	200002dc 	.word	0x200002dc

0800891c <_malloc_r>:
 800891c:	b570      	push	{r4, r5, r6, lr}
 800891e:	1ccd      	adds	r5, r1, #3
 8008920:	f025 0503 	bic.w	r5, r5, #3
 8008924:	3508      	adds	r5, #8
 8008926:	2d0c      	cmp	r5, #12
 8008928:	bf38      	it	cc
 800892a:	250c      	movcc	r5, #12
 800892c:	2d00      	cmp	r5, #0
 800892e:	4606      	mov	r6, r0
 8008930:	db01      	blt.n	8008936 <_malloc_r+0x1a>
 8008932:	42a9      	cmp	r1, r5
 8008934:	d903      	bls.n	800893e <_malloc_r+0x22>
 8008936:	230c      	movs	r3, #12
 8008938:	6033      	str	r3, [r6, #0]
 800893a:	2000      	movs	r0, #0
 800893c:	bd70      	pop	{r4, r5, r6, pc}
 800893e:	f000 f877 	bl	8008a30 <__malloc_lock>
 8008942:	4a21      	ldr	r2, [pc, #132]	; (80089c8 <_malloc_r+0xac>)
 8008944:	6814      	ldr	r4, [r2, #0]
 8008946:	4621      	mov	r1, r4
 8008948:	b991      	cbnz	r1, 8008970 <_malloc_r+0x54>
 800894a:	4c20      	ldr	r4, [pc, #128]	; (80089cc <_malloc_r+0xb0>)
 800894c:	6823      	ldr	r3, [r4, #0]
 800894e:	b91b      	cbnz	r3, 8008958 <_malloc_r+0x3c>
 8008950:	4630      	mov	r0, r6
 8008952:	f000 f83d 	bl	80089d0 <_sbrk_r>
 8008956:	6020      	str	r0, [r4, #0]
 8008958:	4629      	mov	r1, r5
 800895a:	4630      	mov	r0, r6
 800895c:	f000 f838 	bl	80089d0 <_sbrk_r>
 8008960:	1c43      	adds	r3, r0, #1
 8008962:	d124      	bne.n	80089ae <_malloc_r+0x92>
 8008964:	230c      	movs	r3, #12
 8008966:	6033      	str	r3, [r6, #0]
 8008968:	4630      	mov	r0, r6
 800896a:	f000 f862 	bl	8008a32 <__malloc_unlock>
 800896e:	e7e4      	b.n	800893a <_malloc_r+0x1e>
 8008970:	680b      	ldr	r3, [r1, #0]
 8008972:	1b5b      	subs	r3, r3, r5
 8008974:	d418      	bmi.n	80089a8 <_malloc_r+0x8c>
 8008976:	2b0b      	cmp	r3, #11
 8008978:	d90f      	bls.n	800899a <_malloc_r+0x7e>
 800897a:	600b      	str	r3, [r1, #0]
 800897c:	50cd      	str	r5, [r1, r3]
 800897e:	18cc      	adds	r4, r1, r3
 8008980:	4630      	mov	r0, r6
 8008982:	f000 f856 	bl	8008a32 <__malloc_unlock>
 8008986:	f104 000b 	add.w	r0, r4, #11
 800898a:	1d23      	adds	r3, r4, #4
 800898c:	f020 0007 	bic.w	r0, r0, #7
 8008990:	1ac3      	subs	r3, r0, r3
 8008992:	d0d3      	beq.n	800893c <_malloc_r+0x20>
 8008994:	425a      	negs	r2, r3
 8008996:	50e2      	str	r2, [r4, r3]
 8008998:	e7d0      	b.n	800893c <_malloc_r+0x20>
 800899a:	428c      	cmp	r4, r1
 800899c:	684b      	ldr	r3, [r1, #4]
 800899e:	bf16      	itet	ne
 80089a0:	6063      	strne	r3, [r4, #4]
 80089a2:	6013      	streq	r3, [r2, #0]
 80089a4:	460c      	movne	r4, r1
 80089a6:	e7eb      	b.n	8008980 <_malloc_r+0x64>
 80089a8:	460c      	mov	r4, r1
 80089aa:	6849      	ldr	r1, [r1, #4]
 80089ac:	e7cc      	b.n	8008948 <_malloc_r+0x2c>
 80089ae:	1cc4      	adds	r4, r0, #3
 80089b0:	f024 0403 	bic.w	r4, r4, #3
 80089b4:	42a0      	cmp	r0, r4
 80089b6:	d005      	beq.n	80089c4 <_malloc_r+0xa8>
 80089b8:	1a21      	subs	r1, r4, r0
 80089ba:	4630      	mov	r0, r6
 80089bc:	f000 f808 	bl	80089d0 <_sbrk_r>
 80089c0:	3001      	adds	r0, #1
 80089c2:	d0cf      	beq.n	8008964 <_malloc_r+0x48>
 80089c4:	6025      	str	r5, [r4, #0]
 80089c6:	e7db      	b.n	8008980 <_malloc_r+0x64>
 80089c8:	200002dc 	.word	0x200002dc
 80089cc:	200002e0 	.word	0x200002e0

080089d0 <_sbrk_r>:
 80089d0:	b538      	push	{r3, r4, r5, lr}
 80089d2:	4c06      	ldr	r4, [pc, #24]	; (80089ec <_sbrk_r+0x1c>)
 80089d4:	2300      	movs	r3, #0
 80089d6:	4605      	mov	r5, r0
 80089d8:	4608      	mov	r0, r1
 80089da:	6023      	str	r3, [r4, #0]
 80089dc:	f7ff f962 	bl	8007ca4 <_sbrk>
 80089e0:	1c43      	adds	r3, r0, #1
 80089e2:	d102      	bne.n	80089ea <_sbrk_r+0x1a>
 80089e4:	6823      	ldr	r3, [r4, #0]
 80089e6:	b103      	cbz	r3, 80089ea <_sbrk_r+0x1a>
 80089e8:	602b      	str	r3, [r5, #0]
 80089ea:	bd38      	pop	{r3, r4, r5, pc}
 80089ec:	20004750 	.word	0x20004750

080089f0 <siprintf>:
 80089f0:	b40e      	push	{r1, r2, r3}
 80089f2:	b500      	push	{lr}
 80089f4:	b09c      	sub	sp, #112	; 0x70
 80089f6:	ab1d      	add	r3, sp, #116	; 0x74
 80089f8:	9002      	str	r0, [sp, #8]
 80089fa:	9006      	str	r0, [sp, #24]
 80089fc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008a00:	4809      	ldr	r0, [pc, #36]	; (8008a28 <siprintf+0x38>)
 8008a02:	9107      	str	r1, [sp, #28]
 8008a04:	9104      	str	r1, [sp, #16]
 8008a06:	4909      	ldr	r1, [pc, #36]	; (8008a2c <siprintf+0x3c>)
 8008a08:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a0c:	9105      	str	r1, [sp, #20]
 8008a0e:	6800      	ldr	r0, [r0, #0]
 8008a10:	9301      	str	r3, [sp, #4]
 8008a12:	a902      	add	r1, sp, #8
 8008a14:	f000 f868 	bl	8008ae8 <_svfiprintf_r>
 8008a18:	9b02      	ldr	r3, [sp, #8]
 8008a1a:	2200      	movs	r2, #0
 8008a1c:	701a      	strb	r2, [r3, #0]
 8008a1e:	b01c      	add	sp, #112	; 0x70
 8008a20:	f85d eb04 	ldr.w	lr, [sp], #4
 8008a24:	b003      	add	sp, #12
 8008a26:	4770      	bx	lr
 8008a28:	20000020 	.word	0x20000020
 8008a2c:	ffff0208 	.word	0xffff0208

08008a30 <__malloc_lock>:
 8008a30:	4770      	bx	lr

08008a32 <__malloc_unlock>:
 8008a32:	4770      	bx	lr

08008a34 <__ssputs_r>:
 8008a34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a38:	688e      	ldr	r6, [r1, #8]
 8008a3a:	429e      	cmp	r6, r3
 8008a3c:	4682      	mov	sl, r0
 8008a3e:	460c      	mov	r4, r1
 8008a40:	4690      	mov	r8, r2
 8008a42:	4699      	mov	r9, r3
 8008a44:	d837      	bhi.n	8008ab6 <__ssputs_r+0x82>
 8008a46:	898a      	ldrh	r2, [r1, #12]
 8008a48:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008a4c:	d031      	beq.n	8008ab2 <__ssputs_r+0x7e>
 8008a4e:	6825      	ldr	r5, [r4, #0]
 8008a50:	6909      	ldr	r1, [r1, #16]
 8008a52:	1a6f      	subs	r7, r5, r1
 8008a54:	6965      	ldr	r5, [r4, #20]
 8008a56:	2302      	movs	r3, #2
 8008a58:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008a5c:	fb95 f5f3 	sdiv	r5, r5, r3
 8008a60:	f109 0301 	add.w	r3, r9, #1
 8008a64:	443b      	add	r3, r7
 8008a66:	429d      	cmp	r5, r3
 8008a68:	bf38      	it	cc
 8008a6a:	461d      	movcc	r5, r3
 8008a6c:	0553      	lsls	r3, r2, #21
 8008a6e:	d530      	bpl.n	8008ad2 <__ssputs_r+0x9e>
 8008a70:	4629      	mov	r1, r5
 8008a72:	f7ff ff53 	bl	800891c <_malloc_r>
 8008a76:	4606      	mov	r6, r0
 8008a78:	b950      	cbnz	r0, 8008a90 <__ssputs_r+0x5c>
 8008a7a:	230c      	movs	r3, #12
 8008a7c:	f8ca 3000 	str.w	r3, [sl]
 8008a80:	89a3      	ldrh	r3, [r4, #12]
 8008a82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a86:	81a3      	strh	r3, [r4, #12]
 8008a88:	f04f 30ff 	mov.w	r0, #4294967295
 8008a8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a90:	463a      	mov	r2, r7
 8008a92:	6921      	ldr	r1, [r4, #16]
 8008a94:	f000 faa8 	bl	8008fe8 <memcpy>
 8008a98:	89a3      	ldrh	r3, [r4, #12]
 8008a9a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008a9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008aa2:	81a3      	strh	r3, [r4, #12]
 8008aa4:	6126      	str	r6, [r4, #16]
 8008aa6:	6165      	str	r5, [r4, #20]
 8008aa8:	443e      	add	r6, r7
 8008aaa:	1bed      	subs	r5, r5, r7
 8008aac:	6026      	str	r6, [r4, #0]
 8008aae:	60a5      	str	r5, [r4, #8]
 8008ab0:	464e      	mov	r6, r9
 8008ab2:	454e      	cmp	r6, r9
 8008ab4:	d900      	bls.n	8008ab8 <__ssputs_r+0x84>
 8008ab6:	464e      	mov	r6, r9
 8008ab8:	4632      	mov	r2, r6
 8008aba:	4641      	mov	r1, r8
 8008abc:	6820      	ldr	r0, [r4, #0]
 8008abe:	f000 fa9e 	bl	8008ffe <memmove>
 8008ac2:	68a3      	ldr	r3, [r4, #8]
 8008ac4:	1b9b      	subs	r3, r3, r6
 8008ac6:	60a3      	str	r3, [r4, #8]
 8008ac8:	6823      	ldr	r3, [r4, #0]
 8008aca:	441e      	add	r6, r3
 8008acc:	6026      	str	r6, [r4, #0]
 8008ace:	2000      	movs	r0, #0
 8008ad0:	e7dc      	b.n	8008a8c <__ssputs_r+0x58>
 8008ad2:	462a      	mov	r2, r5
 8008ad4:	f000 faac 	bl	8009030 <_realloc_r>
 8008ad8:	4606      	mov	r6, r0
 8008ada:	2800      	cmp	r0, #0
 8008adc:	d1e2      	bne.n	8008aa4 <__ssputs_r+0x70>
 8008ade:	6921      	ldr	r1, [r4, #16]
 8008ae0:	4650      	mov	r0, sl
 8008ae2:	f7ff fecd 	bl	8008880 <_free_r>
 8008ae6:	e7c8      	b.n	8008a7a <__ssputs_r+0x46>

08008ae8 <_svfiprintf_r>:
 8008ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aec:	461d      	mov	r5, r3
 8008aee:	898b      	ldrh	r3, [r1, #12]
 8008af0:	061f      	lsls	r7, r3, #24
 8008af2:	b09d      	sub	sp, #116	; 0x74
 8008af4:	4680      	mov	r8, r0
 8008af6:	460c      	mov	r4, r1
 8008af8:	4616      	mov	r6, r2
 8008afa:	d50f      	bpl.n	8008b1c <_svfiprintf_r+0x34>
 8008afc:	690b      	ldr	r3, [r1, #16]
 8008afe:	b96b      	cbnz	r3, 8008b1c <_svfiprintf_r+0x34>
 8008b00:	2140      	movs	r1, #64	; 0x40
 8008b02:	f7ff ff0b 	bl	800891c <_malloc_r>
 8008b06:	6020      	str	r0, [r4, #0]
 8008b08:	6120      	str	r0, [r4, #16]
 8008b0a:	b928      	cbnz	r0, 8008b18 <_svfiprintf_r+0x30>
 8008b0c:	230c      	movs	r3, #12
 8008b0e:	f8c8 3000 	str.w	r3, [r8]
 8008b12:	f04f 30ff 	mov.w	r0, #4294967295
 8008b16:	e0c8      	b.n	8008caa <_svfiprintf_r+0x1c2>
 8008b18:	2340      	movs	r3, #64	; 0x40
 8008b1a:	6163      	str	r3, [r4, #20]
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	9309      	str	r3, [sp, #36]	; 0x24
 8008b20:	2320      	movs	r3, #32
 8008b22:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008b26:	2330      	movs	r3, #48	; 0x30
 8008b28:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008b2c:	9503      	str	r5, [sp, #12]
 8008b2e:	f04f 0b01 	mov.w	fp, #1
 8008b32:	4637      	mov	r7, r6
 8008b34:	463d      	mov	r5, r7
 8008b36:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008b3a:	b10b      	cbz	r3, 8008b40 <_svfiprintf_r+0x58>
 8008b3c:	2b25      	cmp	r3, #37	; 0x25
 8008b3e:	d13e      	bne.n	8008bbe <_svfiprintf_r+0xd6>
 8008b40:	ebb7 0a06 	subs.w	sl, r7, r6
 8008b44:	d00b      	beq.n	8008b5e <_svfiprintf_r+0x76>
 8008b46:	4653      	mov	r3, sl
 8008b48:	4632      	mov	r2, r6
 8008b4a:	4621      	mov	r1, r4
 8008b4c:	4640      	mov	r0, r8
 8008b4e:	f7ff ff71 	bl	8008a34 <__ssputs_r>
 8008b52:	3001      	adds	r0, #1
 8008b54:	f000 80a4 	beq.w	8008ca0 <_svfiprintf_r+0x1b8>
 8008b58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b5a:	4453      	add	r3, sl
 8008b5c:	9309      	str	r3, [sp, #36]	; 0x24
 8008b5e:	783b      	ldrb	r3, [r7, #0]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	f000 809d 	beq.w	8008ca0 <_svfiprintf_r+0x1b8>
 8008b66:	2300      	movs	r3, #0
 8008b68:	f04f 32ff 	mov.w	r2, #4294967295
 8008b6c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b70:	9304      	str	r3, [sp, #16]
 8008b72:	9307      	str	r3, [sp, #28]
 8008b74:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008b78:	931a      	str	r3, [sp, #104]	; 0x68
 8008b7a:	462f      	mov	r7, r5
 8008b7c:	2205      	movs	r2, #5
 8008b7e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8008b82:	4850      	ldr	r0, [pc, #320]	; (8008cc4 <_svfiprintf_r+0x1dc>)
 8008b84:	f7f7 fb34 	bl	80001f0 <memchr>
 8008b88:	9b04      	ldr	r3, [sp, #16]
 8008b8a:	b9d0      	cbnz	r0, 8008bc2 <_svfiprintf_r+0xda>
 8008b8c:	06d9      	lsls	r1, r3, #27
 8008b8e:	bf44      	itt	mi
 8008b90:	2220      	movmi	r2, #32
 8008b92:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008b96:	071a      	lsls	r2, r3, #28
 8008b98:	bf44      	itt	mi
 8008b9a:	222b      	movmi	r2, #43	; 0x2b
 8008b9c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008ba0:	782a      	ldrb	r2, [r5, #0]
 8008ba2:	2a2a      	cmp	r2, #42	; 0x2a
 8008ba4:	d015      	beq.n	8008bd2 <_svfiprintf_r+0xea>
 8008ba6:	9a07      	ldr	r2, [sp, #28]
 8008ba8:	462f      	mov	r7, r5
 8008baa:	2000      	movs	r0, #0
 8008bac:	250a      	movs	r5, #10
 8008bae:	4639      	mov	r1, r7
 8008bb0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008bb4:	3b30      	subs	r3, #48	; 0x30
 8008bb6:	2b09      	cmp	r3, #9
 8008bb8:	d94d      	bls.n	8008c56 <_svfiprintf_r+0x16e>
 8008bba:	b1b8      	cbz	r0, 8008bec <_svfiprintf_r+0x104>
 8008bbc:	e00f      	b.n	8008bde <_svfiprintf_r+0xf6>
 8008bbe:	462f      	mov	r7, r5
 8008bc0:	e7b8      	b.n	8008b34 <_svfiprintf_r+0x4c>
 8008bc2:	4a40      	ldr	r2, [pc, #256]	; (8008cc4 <_svfiprintf_r+0x1dc>)
 8008bc4:	1a80      	subs	r0, r0, r2
 8008bc6:	fa0b f000 	lsl.w	r0, fp, r0
 8008bca:	4318      	orrs	r0, r3
 8008bcc:	9004      	str	r0, [sp, #16]
 8008bce:	463d      	mov	r5, r7
 8008bd0:	e7d3      	b.n	8008b7a <_svfiprintf_r+0x92>
 8008bd2:	9a03      	ldr	r2, [sp, #12]
 8008bd4:	1d11      	adds	r1, r2, #4
 8008bd6:	6812      	ldr	r2, [r2, #0]
 8008bd8:	9103      	str	r1, [sp, #12]
 8008bda:	2a00      	cmp	r2, #0
 8008bdc:	db01      	blt.n	8008be2 <_svfiprintf_r+0xfa>
 8008bde:	9207      	str	r2, [sp, #28]
 8008be0:	e004      	b.n	8008bec <_svfiprintf_r+0x104>
 8008be2:	4252      	negs	r2, r2
 8008be4:	f043 0302 	orr.w	r3, r3, #2
 8008be8:	9207      	str	r2, [sp, #28]
 8008bea:	9304      	str	r3, [sp, #16]
 8008bec:	783b      	ldrb	r3, [r7, #0]
 8008bee:	2b2e      	cmp	r3, #46	; 0x2e
 8008bf0:	d10c      	bne.n	8008c0c <_svfiprintf_r+0x124>
 8008bf2:	787b      	ldrb	r3, [r7, #1]
 8008bf4:	2b2a      	cmp	r3, #42	; 0x2a
 8008bf6:	d133      	bne.n	8008c60 <_svfiprintf_r+0x178>
 8008bf8:	9b03      	ldr	r3, [sp, #12]
 8008bfa:	1d1a      	adds	r2, r3, #4
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	9203      	str	r2, [sp, #12]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	bfb8      	it	lt
 8008c04:	f04f 33ff 	movlt.w	r3, #4294967295
 8008c08:	3702      	adds	r7, #2
 8008c0a:	9305      	str	r3, [sp, #20]
 8008c0c:	4d2e      	ldr	r5, [pc, #184]	; (8008cc8 <_svfiprintf_r+0x1e0>)
 8008c0e:	7839      	ldrb	r1, [r7, #0]
 8008c10:	2203      	movs	r2, #3
 8008c12:	4628      	mov	r0, r5
 8008c14:	f7f7 faec 	bl	80001f0 <memchr>
 8008c18:	b138      	cbz	r0, 8008c2a <_svfiprintf_r+0x142>
 8008c1a:	2340      	movs	r3, #64	; 0x40
 8008c1c:	1b40      	subs	r0, r0, r5
 8008c1e:	fa03 f000 	lsl.w	r0, r3, r0
 8008c22:	9b04      	ldr	r3, [sp, #16]
 8008c24:	4303      	orrs	r3, r0
 8008c26:	3701      	adds	r7, #1
 8008c28:	9304      	str	r3, [sp, #16]
 8008c2a:	7839      	ldrb	r1, [r7, #0]
 8008c2c:	4827      	ldr	r0, [pc, #156]	; (8008ccc <_svfiprintf_r+0x1e4>)
 8008c2e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008c32:	2206      	movs	r2, #6
 8008c34:	1c7e      	adds	r6, r7, #1
 8008c36:	f7f7 fadb 	bl	80001f0 <memchr>
 8008c3a:	2800      	cmp	r0, #0
 8008c3c:	d038      	beq.n	8008cb0 <_svfiprintf_r+0x1c8>
 8008c3e:	4b24      	ldr	r3, [pc, #144]	; (8008cd0 <_svfiprintf_r+0x1e8>)
 8008c40:	bb13      	cbnz	r3, 8008c88 <_svfiprintf_r+0x1a0>
 8008c42:	9b03      	ldr	r3, [sp, #12]
 8008c44:	3307      	adds	r3, #7
 8008c46:	f023 0307 	bic.w	r3, r3, #7
 8008c4a:	3308      	adds	r3, #8
 8008c4c:	9303      	str	r3, [sp, #12]
 8008c4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c50:	444b      	add	r3, r9
 8008c52:	9309      	str	r3, [sp, #36]	; 0x24
 8008c54:	e76d      	b.n	8008b32 <_svfiprintf_r+0x4a>
 8008c56:	fb05 3202 	mla	r2, r5, r2, r3
 8008c5a:	2001      	movs	r0, #1
 8008c5c:	460f      	mov	r7, r1
 8008c5e:	e7a6      	b.n	8008bae <_svfiprintf_r+0xc6>
 8008c60:	2300      	movs	r3, #0
 8008c62:	3701      	adds	r7, #1
 8008c64:	9305      	str	r3, [sp, #20]
 8008c66:	4619      	mov	r1, r3
 8008c68:	250a      	movs	r5, #10
 8008c6a:	4638      	mov	r0, r7
 8008c6c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c70:	3a30      	subs	r2, #48	; 0x30
 8008c72:	2a09      	cmp	r2, #9
 8008c74:	d903      	bls.n	8008c7e <_svfiprintf_r+0x196>
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d0c8      	beq.n	8008c0c <_svfiprintf_r+0x124>
 8008c7a:	9105      	str	r1, [sp, #20]
 8008c7c:	e7c6      	b.n	8008c0c <_svfiprintf_r+0x124>
 8008c7e:	fb05 2101 	mla	r1, r5, r1, r2
 8008c82:	2301      	movs	r3, #1
 8008c84:	4607      	mov	r7, r0
 8008c86:	e7f0      	b.n	8008c6a <_svfiprintf_r+0x182>
 8008c88:	ab03      	add	r3, sp, #12
 8008c8a:	9300      	str	r3, [sp, #0]
 8008c8c:	4622      	mov	r2, r4
 8008c8e:	4b11      	ldr	r3, [pc, #68]	; (8008cd4 <_svfiprintf_r+0x1ec>)
 8008c90:	a904      	add	r1, sp, #16
 8008c92:	4640      	mov	r0, r8
 8008c94:	f3af 8000 	nop.w
 8008c98:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008c9c:	4681      	mov	r9, r0
 8008c9e:	d1d6      	bne.n	8008c4e <_svfiprintf_r+0x166>
 8008ca0:	89a3      	ldrh	r3, [r4, #12]
 8008ca2:	065b      	lsls	r3, r3, #25
 8008ca4:	f53f af35 	bmi.w	8008b12 <_svfiprintf_r+0x2a>
 8008ca8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008caa:	b01d      	add	sp, #116	; 0x74
 8008cac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cb0:	ab03      	add	r3, sp, #12
 8008cb2:	9300      	str	r3, [sp, #0]
 8008cb4:	4622      	mov	r2, r4
 8008cb6:	4b07      	ldr	r3, [pc, #28]	; (8008cd4 <_svfiprintf_r+0x1ec>)
 8008cb8:	a904      	add	r1, sp, #16
 8008cba:	4640      	mov	r0, r8
 8008cbc:	f000 f882 	bl	8008dc4 <_printf_i>
 8008cc0:	e7ea      	b.n	8008c98 <_svfiprintf_r+0x1b0>
 8008cc2:	bf00      	nop
 8008cc4:	0802abd4 	.word	0x0802abd4
 8008cc8:	0802abda 	.word	0x0802abda
 8008ccc:	0802abde 	.word	0x0802abde
 8008cd0:	00000000 	.word	0x00000000
 8008cd4:	08008a35 	.word	0x08008a35

08008cd8 <_printf_common>:
 8008cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008cdc:	4691      	mov	r9, r2
 8008cde:	461f      	mov	r7, r3
 8008ce0:	688a      	ldr	r2, [r1, #8]
 8008ce2:	690b      	ldr	r3, [r1, #16]
 8008ce4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008ce8:	4293      	cmp	r3, r2
 8008cea:	bfb8      	it	lt
 8008cec:	4613      	movlt	r3, r2
 8008cee:	f8c9 3000 	str.w	r3, [r9]
 8008cf2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008cf6:	4606      	mov	r6, r0
 8008cf8:	460c      	mov	r4, r1
 8008cfa:	b112      	cbz	r2, 8008d02 <_printf_common+0x2a>
 8008cfc:	3301      	adds	r3, #1
 8008cfe:	f8c9 3000 	str.w	r3, [r9]
 8008d02:	6823      	ldr	r3, [r4, #0]
 8008d04:	0699      	lsls	r1, r3, #26
 8008d06:	bf42      	ittt	mi
 8008d08:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008d0c:	3302      	addmi	r3, #2
 8008d0e:	f8c9 3000 	strmi.w	r3, [r9]
 8008d12:	6825      	ldr	r5, [r4, #0]
 8008d14:	f015 0506 	ands.w	r5, r5, #6
 8008d18:	d107      	bne.n	8008d2a <_printf_common+0x52>
 8008d1a:	f104 0a19 	add.w	sl, r4, #25
 8008d1e:	68e3      	ldr	r3, [r4, #12]
 8008d20:	f8d9 2000 	ldr.w	r2, [r9]
 8008d24:	1a9b      	subs	r3, r3, r2
 8008d26:	42ab      	cmp	r3, r5
 8008d28:	dc28      	bgt.n	8008d7c <_printf_common+0xa4>
 8008d2a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8008d2e:	6822      	ldr	r2, [r4, #0]
 8008d30:	3300      	adds	r3, #0
 8008d32:	bf18      	it	ne
 8008d34:	2301      	movne	r3, #1
 8008d36:	0692      	lsls	r2, r2, #26
 8008d38:	d42d      	bmi.n	8008d96 <_printf_common+0xbe>
 8008d3a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008d3e:	4639      	mov	r1, r7
 8008d40:	4630      	mov	r0, r6
 8008d42:	47c0      	blx	r8
 8008d44:	3001      	adds	r0, #1
 8008d46:	d020      	beq.n	8008d8a <_printf_common+0xb2>
 8008d48:	6823      	ldr	r3, [r4, #0]
 8008d4a:	68e5      	ldr	r5, [r4, #12]
 8008d4c:	f8d9 2000 	ldr.w	r2, [r9]
 8008d50:	f003 0306 	and.w	r3, r3, #6
 8008d54:	2b04      	cmp	r3, #4
 8008d56:	bf08      	it	eq
 8008d58:	1aad      	subeq	r5, r5, r2
 8008d5a:	68a3      	ldr	r3, [r4, #8]
 8008d5c:	6922      	ldr	r2, [r4, #16]
 8008d5e:	bf0c      	ite	eq
 8008d60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008d64:	2500      	movne	r5, #0
 8008d66:	4293      	cmp	r3, r2
 8008d68:	bfc4      	itt	gt
 8008d6a:	1a9b      	subgt	r3, r3, r2
 8008d6c:	18ed      	addgt	r5, r5, r3
 8008d6e:	f04f 0900 	mov.w	r9, #0
 8008d72:	341a      	adds	r4, #26
 8008d74:	454d      	cmp	r5, r9
 8008d76:	d11a      	bne.n	8008dae <_printf_common+0xd6>
 8008d78:	2000      	movs	r0, #0
 8008d7a:	e008      	b.n	8008d8e <_printf_common+0xb6>
 8008d7c:	2301      	movs	r3, #1
 8008d7e:	4652      	mov	r2, sl
 8008d80:	4639      	mov	r1, r7
 8008d82:	4630      	mov	r0, r6
 8008d84:	47c0      	blx	r8
 8008d86:	3001      	adds	r0, #1
 8008d88:	d103      	bne.n	8008d92 <_printf_common+0xba>
 8008d8a:	f04f 30ff 	mov.w	r0, #4294967295
 8008d8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d92:	3501      	adds	r5, #1
 8008d94:	e7c3      	b.n	8008d1e <_printf_common+0x46>
 8008d96:	18e1      	adds	r1, r4, r3
 8008d98:	1c5a      	adds	r2, r3, #1
 8008d9a:	2030      	movs	r0, #48	; 0x30
 8008d9c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008da0:	4422      	add	r2, r4
 8008da2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008da6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008daa:	3302      	adds	r3, #2
 8008dac:	e7c5      	b.n	8008d3a <_printf_common+0x62>
 8008dae:	2301      	movs	r3, #1
 8008db0:	4622      	mov	r2, r4
 8008db2:	4639      	mov	r1, r7
 8008db4:	4630      	mov	r0, r6
 8008db6:	47c0      	blx	r8
 8008db8:	3001      	adds	r0, #1
 8008dba:	d0e6      	beq.n	8008d8a <_printf_common+0xb2>
 8008dbc:	f109 0901 	add.w	r9, r9, #1
 8008dc0:	e7d8      	b.n	8008d74 <_printf_common+0x9c>
	...

08008dc4 <_printf_i>:
 8008dc4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008dc8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8008dcc:	460c      	mov	r4, r1
 8008dce:	7e09      	ldrb	r1, [r1, #24]
 8008dd0:	b085      	sub	sp, #20
 8008dd2:	296e      	cmp	r1, #110	; 0x6e
 8008dd4:	4617      	mov	r7, r2
 8008dd6:	4606      	mov	r6, r0
 8008dd8:	4698      	mov	r8, r3
 8008dda:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008ddc:	f000 80b3 	beq.w	8008f46 <_printf_i+0x182>
 8008de0:	d822      	bhi.n	8008e28 <_printf_i+0x64>
 8008de2:	2963      	cmp	r1, #99	; 0x63
 8008de4:	d036      	beq.n	8008e54 <_printf_i+0x90>
 8008de6:	d80a      	bhi.n	8008dfe <_printf_i+0x3a>
 8008de8:	2900      	cmp	r1, #0
 8008dea:	f000 80b9 	beq.w	8008f60 <_printf_i+0x19c>
 8008dee:	2958      	cmp	r1, #88	; 0x58
 8008df0:	f000 8083 	beq.w	8008efa <_printf_i+0x136>
 8008df4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008df8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8008dfc:	e032      	b.n	8008e64 <_printf_i+0xa0>
 8008dfe:	2964      	cmp	r1, #100	; 0x64
 8008e00:	d001      	beq.n	8008e06 <_printf_i+0x42>
 8008e02:	2969      	cmp	r1, #105	; 0x69
 8008e04:	d1f6      	bne.n	8008df4 <_printf_i+0x30>
 8008e06:	6820      	ldr	r0, [r4, #0]
 8008e08:	6813      	ldr	r3, [r2, #0]
 8008e0a:	0605      	lsls	r5, r0, #24
 8008e0c:	f103 0104 	add.w	r1, r3, #4
 8008e10:	d52a      	bpl.n	8008e68 <_printf_i+0xa4>
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	6011      	str	r1, [r2, #0]
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	da03      	bge.n	8008e22 <_printf_i+0x5e>
 8008e1a:	222d      	movs	r2, #45	; 0x2d
 8008e1c:	425b      	negs	r3, r3
 8008e1e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008e22:	486f      	ldr	r0, [pc, #444]	; (8008fe0 <_printf_i+0x21c>)
 8008e24:	220a      	movs	r2, #10
 8008e26:	e039      	b.n	8008e9c <_printf_i+0xd8>
 8008e28:	2973      	cmp	r1, #115	; 0x73
 8008e2a:	f000 809d 	beq.w	8008f68 <_printf_i+0x1a4>
 8008e2e:	d808      	bhi.n	8008e42 <_printf_i+0x7e>
 8008e30:	296f      	cmp	r1, #111	; 0x6f
 8008e32:	d020      	beq.n	8008e76 <_printf_i+0xb2>
 8008e34:	2970      	cmp	r1, #112	; 0x70
 8008e36:	d1dd      	bne.n	8008df4 <_printf_i+0x30>
 8008e38:	6823      	ldr	r3, [r4, #0]
 8008e3a:	f043 0320 	orr.w	r3, r3, #32
 8008e3e:	6023      	str	r3, [r4, #0]
 8008e40:	e003      	b.n	8008e4a <_printf_i+0x86>
 8008e42:	2975      	cmp	r1, #117	; 0x75
 8008e44:	d017      	beq.n	8008e76 <_printf_i+0xb2>
 8008e46:	2978      	cmp	r1, #120	; 0x78
 8008e48:	d1d4      	bne.n	8008df4 <_printf_i+0x30>
 8008e4a:	2378      	movs	r3, #120	; 0x78
 8008e4c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008e50:	4864      	ldr	r0, [pc, #400]	; (8008fe4 <_printf_i+0x220>)
 8008e52:	e055      	b.n	8008f00 <_printf_i+0x13c>
 8008e54:	6813      	ldr	r3, [r2, #0]
 8008e56:	1d19      	adds	r1, r3, #4
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	6011      	str	r1, [r2, #0]
 8008e5c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008e60:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008e64:	2301      	movs	r3, #1
 8008e66:	e08c      	b.n	8008f82 <_printf_i+0x1be>
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	6011      	str	r1, [r2, #0]
 8008e6c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008e70:	bf18      	it	ne
 8008e72:	b21b      	sxthne	r3, r3
 8008e74:	e7cf      	b.n	8008e16 <_printf_i+0x52>
 8008e76:	6813      	ldr	r3, [r2, #0]
 8008e78:	6825      	ldr	r5, [r4, #0]
 8008e7a:	1d18      	adds	r0, r3, #4
 8008e7c:	6010      	str	r0, [r2, #0]
 8008e7e:	0628      	lsls	r0, r5, #24
 8008e80:	d501      	bpl.n	8008e86 <_printf_i+0xc2>
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	e002      	b.n	8008e8c <_printf_i+0xc8>
 8008e86:	0668      	lsls	r0, r5, #25
 8008e88:	d5fb      	bpl.n	8008e82 <_printf_i+0xbe>
 8008e8a:	881b      	ldrh	r3, [r3, #0]
 8008e8c:	4854      	ldr	r0, [pc, #336]	; (8008fe0 <_printf_i+0x21c>)
 8008e8e:	296f      	cmp	r1, #111	; 0x6f
 8008e90:	bf14      	ite	ne
 8008e92:	220a      	movne	r2, #10
 8008e94:	2208      	moveq	r2, #8
 8008e96:	2100      	movs	r1, #0
 8008e98:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008e9c:	6865      	ldr	r5, [r4, #4]
 8008e9e:	60a5      	str	r5, [r4, #8]
 8008ea0:	2d00      	cmp	r5, #0
 8008ea2:	f2c0 8095 	blt.w	8008fd0 <_printf_i+0x20c>
 8008ea6:	6821      	ldr	r1, [r4, #0]
 8008ea8:	f021 0104 	bic.w	r1, r1, #4
 8008eac:	6021      	str	r1, [r4, #0]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d13d      	bne.n	8008f2e <_printf_i+0x16a>
 8008eb2:	2d00      	cmp	r5, #0
 8008eb4:	f040 808e 	bne.w	8008fd4 <_printf_i+0x210>
 8008eb8:	4665      	mov	r5, ip
 8008eba:	2a08      	cmp	r2, #8
 8008ebc:	d10b      	bne.n	8008ed6 <_printf_i+0x112>
 8008ebe:	6823      	ldr	r3, [r4, #0]
 8008ec0:	07db      	lsls	r3, r3, #31
 8008ec2:	d508      	bpl.n	8008ed6 <_printf_i+0x112>
 8008ec4:	6923      	ldr	r3, [r4, #16]
 8008ec6:	6862      	ldr	r2, [r4, #4]
 8008ec8:	429a      	cmp	r2, r3
 8008eca:	bfde      	ittt	le
 8008ecc:	2330      	movle	r3, #48	; 0x30
 8008ece:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008ed2:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008ed6:	ebac 0305 	sub.w	r3, ip, r5
 8008eda:	6123      	str	r3, [r4, #16]
 8008edc:	f8cd 8000 	str.w	r8, [sp]
 8008ee0:	463b      	mov	r3, r7
 8008ee2:	aa03      	add	r2, sp, #12
 8008ee4:	4621      	mov	r1, r4
 8008ee6:	4630      	mov	r0, r6
 8008ee8:	f7ff fef6 	bl	8008cd8 <_printf_common>
 8008eec:	3001      	adds	r0, #1
 8008eee:	d14d      	bne.n	8008f8c <_printf_i+0x1c8>
 8008ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ef4:	b005      	add	sp, #20
 8008ef6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008efa:	4839      	ldr	r0, [pc, #228]	; (8008fe0 <_printf_i+0x21c>)
 8008efc:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8008f00:	6813      	ldr	r3, [r2, #0]
 8008f02:	6821      	ldr	r1, [r4, #0]
 8008f04:	1d1d      	adds	r5, r3, #4
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	6015      	str	r5, [r2, #0]
 8008f0a:	060a      	lsls	r2, r1, #24
 8008f0c:	d50b      	bpl.n	8008f26 <_printf_i+0x162>
 8008f0e:	07ca      	lsls	r2, r1, #31
 8008f10:	bf44      	itt	mi
 8008f12:	f041 0120 	orrmi.w	r1, r1, #32
 8008f16:	6021      	strmi	r1, [r4, #0]
 8008f18:	b91b      	cbnz	r3, 8008f22 <_printf_i+0x15e>
 8008f1a:	6822      	ldr	r2, [r4, #0]
 8008f1c:	f022 0220 	bic.w	r2, r2, #32
 8008f20:	6022      	str	r2, [r4, #0]
 8008f22:	2210      	movs	r2, #16
 8008f24:	e7b7      	b.n	8008e96 <_printf_i+0xd2>
 8008f26:	064d      	lsls	r5, r1, #25
 8008f28:	bf48      	it	mi
 8008f2a:	b29b      	uxthmi	r3, r3
 8008f2c:	e7ef      	b.n	8008f0e <_printf_i+0x14a>
 8008f2e:	4665      	mov	r5, ip
 8008f30:	fbb3 f1f2 	udiv	r1, r3, r2
 8008f34:	fb02 3311 	mls	r3, r2, r1, r3
 8008f38:	5cc3      	ldrb	r3, [r0, r3]
 8008f3a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008f3e:	460b      	mov	r3, r1
 8008f40:	2900      	cmp	r1, #0
 8008f42:	d1f5      	bne.n	8008f30 <_printf_i+0x16c>
 8008f44:	e7b9      	b.n	8008eba <_printf_i+0xf6>
 8008f46:	6813      	ldr	r3, [r2, #0]
 8008f48:	6825      	ldr	r5, [r4, #0]
 8008f4a:	6961      	ldr	r1, [r4, #20]
 8008f4c:	1d18      	adds	r0, r3, #4
 8008f4e:	6010      	str	r0, [r2, #0]
 8008f50:	0628      	lsls	r0, r5, #24
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	d501      	bpl.n	8008f5a <_printf_i+0x196>
 8008f56:	6019      	str	r1, [r3, #0]
 8008f58:	e002      	b.n	8008f60 <_printf_i+0x19c>
 8008f5a:	066a      	lsls	r2, r5, #25
 8008f5c:	d5fb      	bpl.n	8008f56 <_printf_i+0x192>
 8008f5e:	8019      	strh	r1, [r3, #0]
 8008f60:	2300      	movs	r3, #0
 8008f62:	6123      	str	r3, [r4, #16]
 8008f64:	4665      	mov	r5, ip
 8008f66:	e7b9      	b.n	8008edc <_printf_i+0x118>
 8008f68:	6813      	ldr	r3, [r2, #0]
 8008f6a:	1d19      	adds	r1, r3, #4
 8008f6c:	6011      	str	r1, [r2, #0]
 8008f6e:	681d      	ldr	r5, [r3, #0]
 8008f70:	6862      	ldr	r2, [r4, #4]
 8008f72:	2100      	movs	r1, #0
 8008f74:	4628      	mov	r0, r5
 8008f76:	f7f7 f93b 	bl	80001f0 <memchr>
 8008f7a:	b108      	cbz	r0, 8008f80 <_printf_i+0x1bc>
 8008f7c:	1b40      	subs	r0, r0, r5
 8008f7e:	6060      	str	r0, [r4, #4]
 8008f80:	6863      	ldr	r3, [r4, #4]
 8008f82:	6123      	str	r3, [r4, #16]
 8008f84:	2300      	movs	r3, #0
 8008f86:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008f8a:	e7a7      	b.n	8008edc <_printf_i+0x118>
 8008f8c:	6923      	ldr	r3, [r4, #16]
 8008f8e:	462a      	mov	r2, r5
 8008f90:	4639      	mov	r1, r7
 8008f92:	4630      	mov	r0, r6
 8008f94:	47c0      	blx	r8
 8008f96:	3001      	adds	r0, #1
 8008f98:	d0aa      	beq.n	8008ef0 <_printf_i+0x12c>
 8008f9a:	6823      	ldr	r3, [r4, #0]
 8008f9c:	079b      	lsls	r3, r3, #30
 8008f9e:	d413      	bmi.n	8008fc8 <_printf_i+0x204>
 8008fa0:	68e0      	ldr	r0, [r4, #12]
 8008fa2:	9b03      	ldr	r3, [sp, #12]
 8008fa4:	4298      	cmp	r0, r3
 8008fa6:	bfb8      	it	lt
 8008fa8:	4618      	movlt	r0, r3
 8008faa:	e7a3      	b.n	8008ef4 <_printf_i+0x130>
 8008fac:	2301      	movs	r3, #1
 8008fae:	464a      	mov	r2, r9
 8008fb0:	4639      	mov	r1, r7
 8008fb2:	4630      	mov	r0, r6
 8008fb4:	47c0      	blx	r8
 8008fb6:	3001      	adds	r0, #1
 8008fb8:	d09a      	beq.n	8008ef0 <_printf_i+0x12c>
 8008fba:	3501      	adds	r5, #1
 8008fbc:	68e3      	ldr	r3, [r4, #12]
 8008fbe:	9a03      	ldr	r2, [sp, #12]
 8008fc0:	1a9b      	subs	r3, r3, r2
 8008fc2:	42ab      	cmp	r3, r5
 8008fc4:	dcf2      	bgt.n	8008fac <_printf_i+0x1e8>
 8008fc6:	e7eb      	b.n	8008fa0 <_printf_i+0x1dc>
 8008fc8:	2500      	movs	r5, #0
 8008fca:	f104 0919 	add.w	r9, r4, #25
 8008fce:	e7f5      	b.n	8008fbc <_printf_i+0x1f8>
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d1ac      	bne.n	8008f2e <_printf_i+0x16a>
 8008fd4:	7803      	ldrb	r3, [r0, #0]
 8008fd6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008fda:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008fde:	e76c      	b.n	8008eba <_printf_i+0xf6>
 8008fe0:	0802abe5 	.word	0x0802abe5
 8008fe4:	0802abf6 	.word	0x0802abf6

08008fe8 <memcpy>:
 8008fe8:	b510      	push	{r4, lr}
 8008fea:	1e43      	subs	r3, r0, #1
 8008fec:	440a      	add	r2, r1
 8008fee:	4291      	cmp	r1, r2
 8008ff0:	d100      	bne.n	8008ff4 <memcpy+0xc>
 8008ff2:	bd10      	pop	{r4, pc}
 8008ff4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ff8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ffc:	e7f7      	b.n	8008fee <memcpy+0x6>

08008ffe <memmove>:
 8008ffe:	4288      	cmp	r0, r1
 8009000:	b510      	push	{r4, lr}
 8009002:	eb01 0302 	add.w	r3, r1, r2
 8009006:	d807      	bhi.n	8009018 <memmove+0x1a>
 8009008:	1e42      	subs	r2, r0, #1
 800900a:	4299      	cmp	r1, r3
 800900c:	d00a      	beq.n	8009024 <memmove+0x26>
 800900e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009012:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009016:	e7f8      	b.n	800900a <memmove+0xc>
 8009018:	4283      	cmp	r3, r0
 800901a:	d9f5      	bls.n	8009008 <memmove+0xa>
 800901c:	1881      	adds	r1, r0, r2
 800901e:	1ad2      	subs	r2, r2, r3
 8009020:	42d3      	cmn	r3, r2
 8009022:	d100      	bne.n	8009026 <memmove+0x28>
 8009024:	bd10      	pop	{r4, pc}
 8009026:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800902a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800902e:	e7f7      	b.n	8009020 <memmove+0x22>

08009030 <_realloc_r>:
 8009030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009032:	4607      	mov	r7, r0
 8009034:	4614      	mov	r4, r2
 8009036:	460e      	mov	r6, r1
 8009038:	b921      	cbnz	r1, 8009044 <_realloc_r+0x14>
 800903a:	4611      	mov	r1, r2
 800903c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009040:	f7ff bc6c 	b.w	800891c <_malloc_r>
 8009044:	b922      	cbnz	r2, 8009050 <_realloc_r+0x20>
 8009046:	f7ff fc1b 	bl	8008880 <_free_r>
 800904a:	4625      	mov	r5, r4
 800904c:	4628      	mov	r0, r5
 800904e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009050:	f000 f814 	bl	800907c <_malloc_usable_size_r>
 8009054:	42a0      	cmp	r0, r4
 8009056:	d20f      	bcs.n	8009078 <_realloc_r+0x48>
 8009058:	4621      	mov	r1, r4
 800905a:	4638      	mov	r0, r7
 800905c:	f7ff fc5e 	bl	800891c <_malloc_r>
 8009060:	4605      	mov	r5, r0
 8009062:	2800      	cmp	r0, #0
 8009064:	d0f2      	beq.n	800904c <_realloc_r+0x1c>
 8009066:	4631      	mov	r1, r6
 8009068:	4622      	mov	r2, r4
 800906a:	f7ff ffbd 	bl	8008fe8 <memcpy>
 800906e:	4631      	mov	r1, r6
 8009070:	4638      	mov	r0, r7
 8009072:	f7ff fc05 	bl	8008880 <_free_r>
 8009076:	e7e9      	b.n	800904c <_realloc_r+0x1c>
 8009078:	4635      	mov	r5, r6
 800907a:	e7e7      	b.n	800904c <_realloc_r+0x1c>

0800907c <_malloc_usable_size_r>:
 800907c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009080:	1f18      	subs	r0, r3, #4
 8009082:	2b00      	cmp	r3, #0
 8009084:	bfbc      	itt	lt
 8009086:	580b      	ldrlt	r3, [r1, r0]
 8009088:	18c0      	addlt	r0, r0, r3
 800908a:	4770      	bx	lr

0800908c <_init>:
 800908c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800908e:	bf00      	nop
 8009090:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009092:	bc08      	pop	{r3}
 8009094:	469e      	mov	lr, r3
 8009096:	4770      	bx	lr

08009098 <_fini>:
 8009098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800909a:	bf00      	nop
 800909c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800909e:	bc08      	pop	{r3}
 80090a0:	469e      	mov	lr, r3
 80090a2:	4770      	bx	lr
