//! **************************************************************************
// Written by: Map L.33 on Wed Jul 21 17:13:56 2010
//! **************************************************************************

SCHEMATIC START;
COMP "RAM_wait" LOCATE = SITE "F5" LEVEL 1;
COMP "RAM_adv" LOCATE = SITE "J4" LEVEL 1;
COMP "RAM_cre" LOCATE = SITE "P7" LEVEL 1;
COMP "RAM_addr<10>" LOCATE = SITE "G6" LEVEL 1;
COMP "RAM_addr<11>" LOCATE = SITE "G5" LEVEL 1;
COMP "RAM_addr<20>" LOCATE = SITE "K3" LEVEL 1;
COMP "RAM_addr<12>" LOCATE = SITE "G4" LEVEL 1;
COMP "RAM_addr<21>" LOCATE = SITE "D1" LEVEL 1;
COMP "RAM_addr<13>" LOCATE = SITE "F2" LEVEL 1;
COMP "RAM_addr<22>" LOCATE = SITE "K6" LEVEL 1;
COMP "RAM_addr<14>" LOCATE = SITE "E1" LEVEL 1;
COMP "RAM_addr<15>" LOCATE = SITE "M5" LEVEL 1;
COMP "RAM_addr<16>" LOCATE = SITE "E2" LEVEL 1;
COMP "RAM_addr<17>" LOCATE = SITE "C2" LEVEL 1;
COMP "RAM_addr<18>" LOCATE = SITE "C1" LEVEL 1;
COMP "RAM_oe" LOCATE = SITE "T2" LEVEL 1;
COMP "RAM_addr<19>" LOCATE = SITE "D2" LEVEL 1;
COMP "RAM_ce" LOCATE = SITE "R6" LEVEL 1;
COMP "RAM_clk" LOCATE = SITE "H5" LEVEL 1;
COMP "RAM_addr<0>" LOCATE = SITE "J1" LEVEL 1;
COMP "RAM_addr<1>" LOCATE = SITE "J2" LEVEL 1;
COMP "RAM_ub" LOCATE = SITE "K4" LEVEL 1;
COMP "RAM_addr<2>" LOCATE = SITE "H4" LEVEL 1;
COMP "RAM_data<10>" LOCATE = SITE "M3" LEVEL 1;
COMP "RAM_addr<3>" LOCATE = SITE "H1" LEVEL 1;
COMP "RAM_data<11>" LOCATE = SITE "M6" LEVEL 1;
COMP "RAM_addr<4>" LOCATE = SITE "H2" LEVEL 1;
COMP "RAM_data<12>" LOCATE = SITE "L2" LEVEL 1;
COMP "RAM_addr<5>" LOCATE = SITE "J5" LEVEL 1;
COMP "RAM_data<13>" LOCATE = SITE "N4" LEVEL 1;
COMP "RAM_addr<6>" LOCATE = SITE "H3" LEVEL 1;
COMP "RAM_data<14>" LOCATE = SITE "R3" LEVEL 1;
COMP "RAM_data<0>" LOCATE = SITE "L1" LEVEL 1;
COMP "RAM_addr<7>" LOCATE = SITE "H6" LEVEL 1;
COMP "RAM_data<15>" LOCATE = SITE "T1" LEVEL 1;
COMP "RAM_data<1>" LOCATE = SITE "L4" LEVEL 1;
COMP "RAM_addr<8>" LOCATE = SITE "F1" LEVEL 1;
COMP "RAM_data<2>" LOCATE = SITE "L6" LEVEL 1;
COMP "RAM_addr<9>" LOCATE = SITE "G3" LEVEL 1;
COMP "RAM_data<3>" LOCATE = SITE "M4" LEVEL 1;
COMP "RAM_data<4>" LOCATE = SITE "N5" LEVEL 1;
COMP "RAM_data<5>" LOCATE = SITE "P1" LEVEL 1;
COMP "RAM_data<6>" LOCATE = SITE "P2" LEVEL 1;
COMP "RAM_data<7>" LOCATE = SITE "R2" LEVEL 1;
COMP "RAM_we" LOCATE = SITE "N7" LEVEL 1;
COMP "RAM_data<8>" LOCATE = SITE "L3" LEVEL 1;
COMP "RAM_data<9>" LOCATE = SITE "L5" LEVEL 1;
COMP "RAM_lb" LOCATE = SITE "K5" LEVEL 1;
COMP "mclk" LOCATE = SITE "B8" LEVEL 1;
COMP "LEDs<0>" LOCATE = SITE "J14" LEVEL 1;
COMP "LEDs<1>" LOCATE = SITE "J15" LEVEL 1;
COMP "LEDs<2>" LOCATE = SITE "K15" LEVEL 1;
COMP "LEDs<3>" LOCATE = SITE "K14" LEVEL 1;
COMP "LEDs<4>" LOCATE = SITE "E17" LEVEL 1;
COMP "rst" LOCATE = SITE "B18" LEVEL 1;
COMP "LEDs<5>" LOCATE = SITE "P15" LEVEL 1;
COMP "LEDs<6>" LOCATE = SITE "F4" LEVEL 1;
COMP "LEDs<7>" LOCATE = SITE "R4" LEVEL 1;
NET "mclk_BUFGP/IBUFG" BEL "mclk_BUFGP/BUFG.GCLKMUX" USELOCALCONNECT;
TIMEGRP MemAddrSigs = BEL "RAM_addr_0" BEL "RAM_addr<0>" BEL "RAM_addr<10>"
        BEL "RAM_addr<11>" BEL "RAM_addr<12>" BEL "RAM_addr<13>" BEL
        "RAM_addr<14>" BEL "RAM_addr<15>" BEL "RAM_addr<16>" BEL
        "RAM_addr<17>" BEL "RAM_addr<18>" BEL "RAM_addr<19>" BEL "RAM_addr<1>"
        BEL "RAM_addr<20>" BEL "RAM_addr<21>" BEL "RAM_addr<22>" BEL
        "RAM_addr<2>" BEL "RAM_addr<3>" BEL "RAM_addr<4>" BEL "RAM_addr<5>"
        BEL "RAM_addr<6>" BEL "RAM_addr<7>" BEL "RAM_addr<8>" BEL
        "RAM_addr<9>";
TIMEGRP MemDataSigs = BEL "MainMem/data_in_reg_15" BEL
        "MainMem/data_in_reg_14" BEL "RAM_data<0>" BEL "RAM_data<10>" BEL
        "RAM_data<11>" BEL "RAM_data<12>" BEL "RAM_data<13>" BEL
        "RAM_data<14>" BEL "RAM_data<15>" BEL "RAM_data<1>" BEL "RAM_data<2>"
        BEL "RAM_data<3>" BEL "RAM_data<4>" BEL "RAM_data<5>" BEL
        "RAM_data<6>" BEL "RAM_data<7>" BEL "RAM_data<8>" BEL "RAM_data<9>";
TIMEGRP MemCtrlSigs = BEL "RAM_adv.PAD" BEL "RAM_ce.PAD" BEL "RAM_cre.PAD" BEL
        "RAM_oe" BEL "RAM_wait" BEL "RAM_we.PAD";
TIMEGRP TGclk80 = TIMEGRP "MemCtrlSigs" TIMEGRP "MemAddrSigs" TIMEGRP
        "MemDataSigs";
NET "RAM_clk" PERIOD = 12 ns HIGH 50%;
NET "mclk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
TS1 = MAXDELAY TO TIMEGRP "TGclk80" 12 ns;
SCHEMATIC END;

