<!DOCTYPE html>
<html lang="en">
  
<!-- Mirrored from www.allindianpatents.com/patents/250710-a-process-of-cache-management by HTTrack Website Copier/3.x [XR&CO'2014], Fri, 05 Apr 2024 14:17:17 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=utf-8" /><!-- /Added by HTTrack -->
<head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=Edge,chrome=1">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Indian Patents. 250710:A PROCESS OF CACHE MANAGEMENT</title>
    <meta content="authenticity_token" name="csrf-param" />
<meta content="cYcP52B8zyTWKbLwby2YPh9z/gvY/RLjWOwY4YXkiXg=" name="csrf-token" />

    <!-- Le HTML5 shim, for IE6-8 support of HTML elements -->
    <!--[if lt IE 9]>
      <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.6.1/html5shiv.js" type="text/javascript"></script>
    <![endif]-->

    <link href="../assets/application-e80cf34975c5b1730c80b2f7170e7d26.css" media="all" rel="stylesheet" type="text/css" />

  </head>
  <body>

    <div class="navbar navbar-fluid-top">
      <div class="navbar-inner">
        <div class="container-fluid">
          <a class="btn btn-navbar" data-target=".nav-collapse" data-toggle="collapse">
            <span class="icon-bar"></span>
            <span class="icon-bar"></span>
            <span class="icon-bar"></span>
          </a>
          <a class="brand" href="../index.html">Indian Patents</a>
          <div class="container-fluid nav-collapse">
            <ul class="nav">
              <li><a href="../recently-granted.html">Recently Granted Patents</a></li>
              <li><a href="../recently-published.html">Recently Published Patents</a></li>
            </ul>
            <form id="gform" class="navbar-search pull-right" action="https://www.google.com/search" method="get" target="_blank" onsubmit="document.getElementById('gform').q.value='site:http://www.allindianpatents.com '+document.getElementById('gform').q.value">
                <input type="text" name="q" id="q" class="search-query" placeholder="Search" onclick="this.value=''" autocomplete="off">
            </form>
          </div><!--/.nav-collapse -->
        </div>
      </div>
    </div>

    <div class="container-fluid">
      <div class="row-fluid">
        <div class="span12">

          <style>
          .allindianpatents-top { width: 320px; height: 50px; }
          @media(min-width: 500px) { .allindianpatents-top { width: 468px; height: 60px; } }
          @media(min-width: 800px) { .allindianpatents-top { width: 728px; height: 90px; } }
          </style>
          <center>
          </center>
          
          <div class="row-fluid">
	<div class="span8">

		<table class="table">
			<tr>
				<th>Title of Invention</th>
				<td><h1 style="font-size:large;">A PROCESS OF CACHE MANAGEMENT</h1></td>
			</tr>
			<tr>
				<th>Abstract</th>
				<td>A system and method for flushing a cache line associated with a linear memory address from all caches in the coherency domain. A cache controller receives a memory address, and determines whether the memory address is stored within the closest cache memory in the coherency domain. If a cache line stores the memory address, it is flushed from the cache. The flush instruction is allocated to a write-combining buffer within the cache controller. The write-combining buffer transmits the information to the bus controller. The bus controller locates instances of the memory address stored within external and intel cache memories within the coherency domain; these instances are flushed. The flush instruction can then be evicted from the write-combining buffer. Control bits may be used to indicate whether a write-combining buffer is allocated to the flush instruction, whether the memory address is stored within the closest cache memory, and whether the flush instruction should be evicted from the write-combining buffer.</td>
			</tr>
		</table>

					<style>
					.allindianpatents-post-abstract { width: 320px; height: 50px; }
					@media(min-width: 880px) { .allindianpatents-post-abstract { width: 468px; height: 60px; } }
					@media(min-width: 1267px) { .allindianpatents-post-abstract { width: 728px; height: 90px; } }
					</style>
					<center>
					<script async src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
					<!-- AllIndianPatents-post-abstract -->
					<ins class="adsbygoogle allindianpatents-post-abstract"
					     style="display:inline-block"
					     data-ad-client="ca-pub-7914358224572760"
					     data-ad-slot="9152759240"></ins>
					<script>
					(adsbygoogle = window.adsbygoogle || []).push({});
					</script>					
					</center>

		<table class="table">
			<tr>
				<th>Full Text</th>
				<td>FORM 2<br>
THE PATENTS ACT 1970<br>
[39 OF 1970]<br>
&amp;<br>
THE PATENTS RULES, 2003<br>
COMPLETE SPECIFICATION<br>
[See Section 10; rule 13]<br>
'CACHE LINE FLUSH MICRO-ARCHITECTURAL IMPLEMENTATION<br>
1   METHOD AND SYSTEM"<br>
We, INTEL CORPORATION, a Delaware Corporation, of 2200 Mission College Boulevard, Santa Clara, California 95054, United States of America,<br>
The following specification particularly describes the invention and the manner in which it is to be performed:<br><br>
CLFLUSH MICRO-ARCHITECTURAL IMPLEMENTATION METHOD AND SYSTEM<br>
BACKGROUND<br>
Field of the Invention <br>
The present invention relates in general to computer architecture, and in particular to a method and system that allow a processor to flush a cache line associated <br>
5   	  with a linear memory address from all caches in the coherency domain.<br>
Description of the Related Art <br>
A cache memory device is a small, fast memory that u available to contain the most frequently accessed data (or '^words'") from a larger, slower memory.<br>
Dynamic random access memory (DRAM) provides large amounts of storage <br>
10	capacity at a relatively low cost. Unfortunately, access to dynamic random access memory is slow relative to the processing speed of modem microprocessors. A cost-effective solution providing cache memory is to provide a static random access memory (SRAM) cache memory, or cache memory physically located on the processor. Even though the storage capacity of the cache memory may be relatively small, it provides <br>
15     	high-speed access1 to the data stored therein.<br>
The operating principle behind cache memory is as follows. The first time an instruction or data location is addressed* it must be accessed from the lower speed memory- The instruction or data is then stored in cache memory. Subsequent accesses to the same instruction or data are done via the faster cache memory, thereby<br>
 20     minimizing access ante and enhancing overall system performance. However, since the storage capacity of the cache is limited, and typically is much smaller than the storage capacity of system memory, the cache is often filled and some of its contents must be changed as new instructions or data are accessed.<br>
The cache is managed, in various ways, so max it stores the instruction or data <br>
25     most likely to be needed ai a given rime. When the cache is accessed and contains the requested data, a cache "hit'1 occurs. Otherwise, if the cache does not contain the<br>
1<br><br>
requested data, a cache "miss" occurs. Thus, the cache contents are typically managed<br>
m an attempt to maximize the cache hit-to-miss ratio.<br>
With current systems, flushing a_specific.memory address, in a cache requires<br>
knowledge of the cache memory replacement algorithm.<br>
5	A cache, in its entirety, may be flushed periodically, or when certain predefined<br>
conditions are met. Furthermore, individual cache lines may be flushed as part of a<br>
replacement algorithm. In systems that contain a cache, a cache line is the complete<br>
data portion that is exchanged between the cache and the main memory. In each case,<br>
dirty data is written to main memory. Dirty data is defined as data, not yet written to<br>
10     main memory, in the cache to be flushed or in the cache line to be flushed. Dirty bits,<br>
which identify blocks of a cache line containing dirty data, are then cleared. The flushed<br>
cache or flushed cache lines can then store new blocks of data.<br>
If a cache flush is scheduled or if predetermined conditions for a cache flush are i met, the cache is flushed. That is, all dirty data in the cache is written to the main<br>
15     memory.<br>
For the Intel family of P6 microprocessors (e.g., Pentium n, Celeron), for example, there exists a set of micro-operations used to flush cache lines at specified cache levels given |a cache set and way; however, there is not such a micro-operauon to flush a cache line given its memory address.<br>
20	Systems that require high data access continuously flush data as it becomes dirty.<br>
The situation is particularly acute in systems that require high data flow between the processor and system memory, such as the case in high-end graphics pixel manipulation for 3-D and video performances. The problems with current systems are mat high bandwidth between me cache and system memory is required to accommodate the<br>
25     copies from write combining memory and write back memory.<br>
Thus, what is needed is a method and system that allow a processor to flush the cache line associated with a linear memory address from all caches in the coherency domain.<br>
2<br><br>
SUMMARY<br>
The cache line Hush (CLFUISH) micro-architectural implementation process and system allow a processor 10 flush a cache line associated with a linear memory address from all caches in the coherency domain. The processor receives a memory <br>
5     	address. Once the memory address is received, it is determined whether the memory address is stored within a cache memory. If the memory address is stored within the cache, the memory address is flushed from the cache.<br>
BRIEF DESCRIPTION OF THE DRAWINGS <br>
The inventions claimed herein will be described in detail with reference to the <br>
10     	drawings in which reference characters identify correspondingly throughout and wherein:<br>
FIG. 1 illustrates a microprocessor architecture; and<br>
FIG. 2 flowcharts an embodiment of the cache line flush process.<br>
DETAILED DESCRIPTION<br>
15	By definition, a cache line is cither completely valid or completely invalid; a<br>
cache line may never been partially valid. For example, when the processor only wishes to read one byte, all the bytes of an applicable cache line must be stored in the cache; otherwise, a cache miss will occur. The cache line forms  the actual cache memory. A cache directory is used only for cache management. Cache tines usually contain more<br>
20     data than it is possible to transfer in a single bus cycle. For this reason, most cache controllers implement a bunt mode, in which pre-set address sequences enable data to be transferred more quickly through'a bus. This is used for cache line tills, or for writing back cache lines, because such these cache lines represent a continuous and aligned address area,<br>
25	A technique to flush the cache line can be associated with a linear memory<br>
address. Upon execution, the technique Hushes the cache line associated with the operand from all caches in the coherency domain In a multi-processor environment, for example, the specified cache line is flushed from all cache hierarchy levels in all microprocessors in the system (ie. the coherency domain), depending on processor<br>
30    state. The MESI (Modified, Exclusive, Shared, Invalid) protocol, a write-hrvalidate<br><br>
protocol, gives every; cache line one of tour states which are managed by two MESI-bits. The four states also identify the four possible states of a cache line. If the processor is found in "exclusive": or "shared'* states, the flushing equates _to the .cache line being invalidated. Another example is true when the processor is found in "modified" state. If <br>
5     	a cache controller implements a write-back strategy and, with a cache hit, only writes data from the processor to its cache, the cache line content must be transferred to the main memory, and the cache line is invalidated-<br>
When compared to other memory macroinstructions, the cache line Hush (CLFLUSH) method is not strongly ordered, regardless of the memory type associated<br>
10     with the cache line flush macroinstrucdon. In contrast, the behavior in the memory<br>
sub-system of the processor is weakly ordered- Other macro-instructions, can be used to strongly order and guarantee memory access loads, stores, fences, and other serializing instructions, immediately prior to and right after CLFLUSH.<br>
A micro-operation, named "clflush-micro-op” is used to implement the<br>
15     CLFLUSH macroinstruction.<br>
Moving to FIG. 1, an example microprocessor's memory and bus subsystems is shown with the flow of loads and stores. In FIG. 1, two cache levels are assumed in the microprocessor: an on-chip ("LI") cache being the cache level closest to the processor, and second level ("L2") cache being the cache level farthest from the processor. Aa<br>
20     instruction fetch unit 102 fetches macroinsmictjons for an instructions decoder unit 104. The decoder unit 104 decodes the macrainstrucdons into a stream of microinstructions, which are forwarded to a reservation station 106, and a reorder buffer and register file 108. As an instruction enters the memory subsystem, it is allocated in the load 112 or store buffer 114, depending on whether it is a read or a write memory macroinstruction,<br>
25     respectively. In the unit of the memory subsystem where such buffers reside, the<br>
instruction goes through memory ordering checks by the memory ordering unit 110. If no memory dependencies exist, the instruction is dispatched to the next unit in the memory subsystem after undergoing the physical address translation. At the Ll cache controller 120, it is determined whether there is an Ll cache hit or miss. In the case of a<br>
30     miss, the instruction is allocated into a set of buffers, from where it is dispatched to the bus sub-system 140 of me microprocessor. In case of a cacheable load miss, the<br>
4<br><br>
instruction is sent to read buffers, 122t or in the case of a cacheable store miss, the instruction is sent to write buffers 130. The write buffers may be either weakly ordered write combining buffers 132 or non-write combining buffers 134. In the bus controller unit 1407 the read or write micro-operation is allocated into an out-of-order queue 144. If<br>
5     	the micro-operation is cacheable, the 1.2 cache 146 is checked for a hit/miss. If a miss, the instruction is sent through an in-order queue 142 to the frontside bus 150 to retrieve or update the desired data from main memory.<br>
The flow of the "clilush_rmcro_.op"niicro-operarion through the processor memory subsystem is also described in FIG. 2. Initially, the instruction fetch unit 102 <br>
10     retrieves a cache line flush instruction, block 202. hi block 2047 the cache line flush<br>
instruction is decoded into the "ciflu5h_micro_op" micro-operation by the instructions<br>
i	~<br>
decoder unit 104. the micro-operation is then forwarded to a reservation station 106,<br>
and a recorder buffer and register file 108, block 206. The "clflush – micro - op"<br>
micro-operation is dispatched to the memory subsystem on a load port, block 208. It is<br>
15     allocated an entry in the load buffer 112in.the memory ordering unit UQ. Forsplit<br>
accesses calculation m the memory ordering unit 110. the data size of the micro<br>
operation is masked to one byte in order to avoid cache line splits; however, upon<br>
execution, the whole cache line will be flushed. i . The behavior of thertcifiush_micro_orj" in the memory-ordering unit 110 is<br>
20     speculative. Simply put, this means that the "clflush micro op" can execute out of order respect to other CLFLUSH macroinstructions, loads and stores. Unless memory access fencing (termed "MFENCE") instructions are used appropriately, {immediately before and after of the CLFLUSH macro-instruction), execution of the "clflush micro op” with respect other memory loads and stores is not guaranteed to be<br>
25     in order, provided there are no address dependencies. The behavior of CLFLUSH<br>
through the memory subsystem is weakly ordered. The following tables list the ordering constraints on CLFLUSH- Table I lists the ordering constraint affects of later memory access commands compared to an earlier CLFLUSH. Table 2 lists the converse of table I, displaying the ordering constraint affects of earlier memory access commands<br>
30     compared to a later CLFLUSH instruction. The memory access types listed are<br>
5<br><br>
uncacheable (UC} memory, write back {WB) memory, and uncacheable speculative write combining (USWC) memory accesses.<br><br>
Earlier access	:		Later access		<br>
	UC memory	WB memory	USWC memory	CLFLUS	MFENCE<br>
	Load	iSiore	Load	Store	Load	Store		<br>
CLFLUS	N	! N	Y	Y	Y            Y	Y	K<br>
Note:. N = Cannot pass, x - can pass. <br>
Table 1, Memory ordering of instructions with respect to an older CLFLUSH<br><br>
1	Earlier access	Later access<br>
		CLFLUSH<br>
UC memory	Load	Y<br>
	Store	Y<br>
WB memory	Load	Y<br>
	Store	Y<br>
USWC memory	Load	Y<br>
	Store	Y<br>
ii	CLFLUSH	Y<br>
i	MFENCE	N<br>
5       Table 2: Memory ordering of instructious with respect to a younger CLFLUSH<br>
From the Memory-ordering unit 110, die "clflush_micro_op" micro-operation is dispatched to the Ll cache controller unit 120, block 210. The "clflush_micro_op" micro-operaaon is dispatched on the load port; howevert it is allocated in a write combining buffer 132, as if it were a store, from the L1 cacue controller unit forward,<br>
10 	    the "clflush_micro opM is switched from the load to the store pipe.<br><br>
Decision block 212 determines whether no write combining buffers 132 are available. If none are available, flow returns to block 210. Otherwise, How continues into block 214. Regardless of the memory type and whether it hits or misses the LI<br>
cache, a write combining buffer 132 is allocated to service an incoming<br>
i<br>
15     “clflush_micro op," block 214. A control field is added to each write combining buffer<br>
— i<br>
132 in the LI cache controller unit to determine which self-snoop attributes need to be<br>
sent to the bus controller 140. This control bit, named “clflush_miss," is set exclusively<br><br>
for a "clfiushjrwrojop” that misses the LI cache.<br>
Upon entering the memory sub-system of the microprocessor, several bits of the<br>
 20     address that enable cache line access of a "clflush_micro_op” are zeroed out, block 216. In the Pentium pro family of microprocessors, these would be the lower five bits of the<br><br>
address (address[4:0]). This is done in both the LI cache and L2 cache controller units<br>
120, upon executing the flush command. The zeroing out helps to determine a cache<br>
line hit or miss. Since only tag match determines a hit or miss, no byte enable<br>
comparison is needed. Note that by definition, no partial hit is possible. A hit or miss is<br>
5     always full line hit or miss. Zeroing out the address bits [4:0] also provides an<br>
altemative mechanism to the one used in the memory ordering unit II0 to mask line<br>
split accesses. In split accesses the data size of the transaction is masked one byte. i Another control bit added to each write combining bufTer 132 in the LI cache<br>
controller unit 120 is used to differentiate between a write combining buffer 132<br>
10    allocated for a “clflush micro op” and another one allocated for a write combining<br>
i store, block 218. This control bit, named "clflush_op," is exclusively set for those write<br>
combining buflers allocated to service a ,,clftushjnicra_op'\ It is used to select the<br>
request type and flush attributes seat from the LI cache controller 120 to the bus<br>
controller 140.<br>
15	In the case of an LI cache hit, as determined by decision block 222, both "flush<br>
LI" and-'flush L2" attributes are sent to the bus controller 140 upon dispatch from the<br>
LI cache controller unit 120, blocks 224 and 226. The bus controller 140 contains both<br>
the L2 cache 146 and external bus controller units.<br>
Alternatively, in the case of a LI cache miss, as determined by decision block <br>
20    222,the "clflush_miss" control bit is set, and only the "flush L2" attribute is sent blocks<br>
228 and 232. This helps improve performance by omitting the internal self-snoop to the<br>
LI cache.<br>
Upon its dispatch from the memory-ordering unit 110, the "clflush micro_op"<br>
micro-operation is blocked by the Ll cache controller unit 120 if there are no write <br>
25     combining buffers 132 available, block 212. In such a case, it also evicts a write-<br>
combining buffer 132, as pointed by the writs-combining circular allocation pointer.<br>
This guarantees no deadlock conditions due to the lack of free write combining buffers<br>
132. If blocked, the "clflush_micro_op" is redispatthed once the blocking condition is<br>
removed. An example that would cause the dispatching of the ~clflush_micro_op" <br>
30     instruction is the completed eviction of a previously allocated write-combining buffer<br>
132.<br>
7<br><br>
The "cIflush_micro_op" micro-operation is retired by the memory subsystem upon being allocated into a write-combining buffer 132 in the LI cache controller 120. This allows pipelining: subsequent instructions to proceed with execution prior to completion of the "clflush_micro_op” micro-operation. The pipelining improves the<br>
5    	 overall performance of the system-There are two methods to evict a write-combining buffer servicing a "clflush_micro_op" micro-operanon.<br>
A write combining buffer 132 servicing a "clflush_micro_op" will be evicted by the same current eviction conditions that currently apply to write combining buffers 132 <br>
10     	in the family of Intel P6 microprocessors. Moreover, fencing microinstructions also evict a write-combining buffer that services a "clflush_micro_op,* micro-operarion-<br>
Additionally, some embodiments evict a “clflush_micro_op” exclusively. This is done to avoid leaving stranded (pending) a write combining buffer servicing a "clflush_micra_op" for a long period of time, when the programmer does not want to <br>
15	enforce ordering, and a fencing instruction is not used A control bit, named "clflush-evict", is associated with each write-combining buffer 132 servicing a "clflush-micro-oprt. This control bit is set when a write combining buffer 132 is allocated to a "clflush-micro_op." Once the "cl2ush_evict" bit is set, the corresponding write-combining-buffer- is marked for eviction and the control bit is reset, block 230. <br>
20   	  This eviction condition applies exclusively to write combining buffers 132 servicing a “clflush _micro-op” micro-operation. It improves performance of programs using CLFLUSH by not allowing "clflush- micro- op" micro-operations to take up the write combining buffer 132 resources for extended periods of time, and consequently, freeing them up for other write combining operations.<br>
8<br><br>
Clflu*b_rai5£ " control bit	HCmush_op" cootrol bit	Request type	uFlwbil" attribute	"Flush U* attribute	New transaction<br>
'0	'0	Non-CLFUJSK	-	■ -■	NO<br>
'0	l	CLFLUSH	*1	'1	YES<br>
1	0	N/A	N/A	N/A	Illegal combination<br>
•1	*\	CXFLUSH	. *Q	•I	YES<br>
Table 3; Memory to Bus Transactions for CLFLUSH<br>
Note that if *Clflush-miss" = "clflush_op" = ‘0’ the request type is any of the existing transactions in the P6 family of microprocessors (but not CLFLUSH), and the <br>
5     flush attributes will be set/cleared accordingly.<br>
Table 4 below shows the condinons under which the three write combining buffer 132 control bits are set and reset. The "clfiush.evict" control bit can only be set after the "clfiush_micro_op” control bit The'-clflushjnicto_opn control bit will be set on speculative write combining buffer 132 allocations, while ',clflusb_evictt' will<br>
10     exclusively be set on a real write combining buffer \ 32 allocation for a rtclflushjop". The "clflush miss" coraroi bit is also set on speculative write combining buffer 132 allocations, if me "clflush_micro_op'” misses the LI cache. Both, the "clflush_raiss" and "clflush_opw control bits arc cleared upon speculative allocation of a write-combiniag butter 132 to service any instruction other than a "clflush- micro- op."<br>
15     Functionally, tins is suunartodearing such-«»ntrolbits.upottj^loc^onof a write-combining buffer servicing a ~clflushjnicto_op." la a processor implementation, the same write buffers 130 are shared for write combining and non-write combining micro operations. The “citlush_miss" and "clflushjnicrojap" bits are cleared upon speculative allocation of any write buffer 130, not just a write combining buffer 132.<br>
20    This behavior ensures that the three control bits can never be set for a write buffer 130 not servicing a "clflush- micro-op." In a processor implementation, where all LI cache controller buffers are shared for both reads and writes, such as in the family of P6 microprocessors, the clflushjniss" and "clflus-micro-op” control bits only need to be cleared upon allocation of a buffer to service a store, block 234, Buffers allocated to<br>
25     service loads ignore the value of these three new control bits.<br>
9<br><br>
Control bit	Set	Clear<br>
' "Clflush_op"	Upon allocation of a write combining buffer 10 service a **clfiusb_jnicro_op"	Upon allocation of a write buffer for something ocher"[iiafl a "cIflush_nacro_op"<br>
"Clflush_cv;c	tnunediatciy after allocation of a write combining buffer to service a -ciflusiijnicro^op*' (LC, WC buffer allocated, "is use", and "clflushjop" control b« set)	Upoa eviction of a write combining buffer (.i.c, "WC mode" control fart set)<br>
~affusb_inis5	Upon allocation in a write combining buffer of a "clflusiwiucrojsp" that nusse* the LI cache "clflushjiuss"	Upon allocation of a write buffer for aometbmg other than a "clflusb_jnicraj3p"<br>
Note that all three new WC buffer control bits are cleared upon a "'reset" sequence as<br>
well.<br>
Table 4: Conditions to set/clear the new control bits of a write-combining buffer<br>
5	in the LI cache controller<br>
Embodiments may be implemented utilizing the bus controller 140. When a write-combining buffer 132 servicing a "clflush-micro-op” is marked for eviction, it is dispatched to the bus controller 140, block 236. The request sent is the same as if it was for a full line cacheable write combining transaction, except for the self-snoop attributes.<br>
10    Snooping is used to verify the presence of 3 specific memory address is present in the<br>
applicable cache. For a "clflusbjnicro__op" ev^c^the^uTc^nttttller"l:40-self=snoops - -the U and L2 caches based oatue 'flush LI1* and "flush 1-2" request attributes, block 250. furthermore, the bus controller 140 issues a "bus read invalidate line" on the external bus, block 236. If the LI cache controller  unit. 120 determines an LI cache<br>
15     miss, for example, no "flush LI" message is sent. The "bus read invalidate line" transaction Hushes hits to the same line in any other caches in the coherency domain. On the external bus transaction, all byte enables are deasserted, masking the data phase from the core. Decision blocks 23 8 and 252 determine whether a hit for a modified cache line (HTTM) has occurred in another cache within the coherency domain (i.e., not<br>
20    the LI or L2caches in the requesting microprocessor). If die HTTM occurs, the cache that is hit does a write back to main memory, and data is returned to the requesting microprocessor in blocks 244 and 254, The write combining buffer 132 in the LI cache controller unit 120 remains allocated until completion of the snoop phase and possible<br>
10<br><br>
transfer of data back from another cache in the coherency domain, for example, a HITM on an external bus.; Data coming back to the write-combming buffer 132 as a result of the snoop phase or inquiry cycle Is ignored, blocks 246 and 248.<br>
Ail flushes are then completed, and the write combining buffers 132 are <br>
5    	 deallocated in block 260.<br>
Table 5 below shows how the external bus controller 140 treats all write-combining evictions. The request from the LI cache to the bus controller 140 for a "clflush_micro_op" eviction, such as the CLFLUSH macro-instruction, can be overloaded on the same request signals as that for a full line cacheable write combining <br>
10    	 eviction; however, the self-snoop attributes differ.<br>
Table 5: External bus controller transactions for write combining evictions<br><br>
Request	Extern tl	Tranta	Byte	FlwnL1	Flush L2	New<br>
type	buscranaacttoo	ctioalength	enable*			<br>
Pans*!	Read	32 byre	All byte	NO	NO	NO<br>
cacheable	Invalidate		enables			<br>
wroe	1		asserted			<br>
combining						<br>
Fullline	Invalidate	32 byte	AUbyta	NO	NO	NO<br>
cscheable			easbles			<br>
wnie	_	.	dca»5cne4		__	„<br>
combining						<br>
Partial	Memory	
uncscheab	WIUC	byte	as sent from		[emporsl	<br>
Is write	(wrne1		U cache		swestfcat	<br>
combining	type)		controller		miss LI cache	<br>
Full line	Memory	32 byte	Ail byte	NO	OslynoB-	NO<br>
vmcachtah	write		enables		letnpofai	<br>
le write	(writeback		asserted		stores that	<br>
combining	yp*&gt;				nussLl cache	<br>
CLFIUS	Bus Read	32byte	All bys	QntyU	YES	YES<br>
H	Invalidate		enables deasscrted	hta		<br>
Note: USWC stores are not memory aliased in the P6 family of microprocessors, and therefore, they are not self-snooped.<br><br>
For testability arid debug purposes, a non-user visible mode bit can be added to enable/disable the CJLFLUSH macroinstruction. If disabled^ the LI cache controller mm 120 treats the incoming “cltlush_micro_op" micro-operation as a No-Operation-Opcode<br>
(“NOP"), and it never allocates a write-combining buffer 132. This NOP behavior can<br>
i<br>
5     	be implemented on uncacheable data prefetches<br>
The previous! description of the embodiments is provided to enable any person skilled in the art to make or use the system and method. It is well understood by those in the an, that the, preceding embodiments may be implemented using hardware, firmware, or instructions encoded on a computer-readable medium. The various <br>
10 	modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without the use of inventive faculty. Thus, the present invention is not intended to be limited to the embodiments shown herein, but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.<br>
15<br>
12<br><br>
We Claim:<br>
1. A process comprising:<br>
receiving a memory address by a cache controller;<br>
determining whether the memory address is stored within the closest cache memory in the coherency domain;<br>
flushing the cache line associated with the memory address stored within the closest cache memory in the coherency domain;<br>
allocating a flush instruction with the memory address to a write combining buffer;<br>
transmitting the flush instruction with the memory address to a bus controller through the write combining buffer;<br>
locating instances of the memory address stored within external cache memory within the coherency domain; and<br>
flushing instances of the memory address stored within the external cache memory within the coherency domain.<br>
2.	The process of claim 1, wherein a first control bit indicates to the bus controller whether a write combining buffer is allocated to the flush instruction with the memory address.<br>
3.	The process of claim 2 wherein a second control bit indicates to the bus controller whether the memory address is stored within the closest cache memory in the coherency domain.<br></td>
			</tr>
		</table>	
		<br>
		<h3>Documents:</h3>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1NVU1OUC0yMDA1LUFCU1RSQUNUKDE1LTYtMjAwOSkucGRm" target="_blank" style="word-wrap:break-word;">1232-MUMNP-2005-ABSTRACT(15-6-2009).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1NVU1OUC0yMDA1LUFCU1RSQUNUKEdSQU5URUQpLSgyMC0xLTIwMTIpLnBkZg==" target="_blank" style="word-wrap:break-word;">1232-MUMNP-2005-ABSTRACT(GRANTED)-(20-1-2012).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1NVU1OUC0yMDA1LUNBTkNFTExFRCBQQUdFUygxNS02LTIwMDkpLnBkZg==" target="_blank" style="word-wrap:break-word;">1232-MUMNP-2005-CANCELLED PAGES(15-6-2009).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1NVU1OUC0yMDA1LUNBTkNFTExFRCBQQUdFUyg5LTEyLTIwMTEpLnBkZg==" target="_blank" style="word-wrap:break-word;">1232-MUMNP-2005-CANCELLED PAGES(9-12-2011).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1NVU1OUC0yMDA1LUNMQUlNUygxNS02LTIwMDkpLnBkZg==" target="_blank" style="word-wrap:break-word;">1232-MUMNP-2005-CLAIMS(15-6-2009).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1tdW1ucC0yMDA1LWNsYWltcygyLTExLTIwMDUpLnBkZg==" target="_blank" style="word-wrap:break-word;">1232-mumnp-2005-claims(2-11-2005).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1NVU1OUC0yMDA1LUNMQUlNUyhBTUVOREVEKS0oOS0xMi0yMDExKS5wZGY=" target="_blank" style="word-wrap:break-word;">1232-MUMNP-2005-CLAIMS(AMENDED)-(9-12-2011).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1NVU1OUC0yMDA1LUNMQUlNUyhHUkFOVEVEKS0oMjAtMS0yMDEyKS5wZGY=" target="_blank" style="word-wrap:break-word;">1232-MUMNP-2005-CLAIMS(GRANTED)-(20-1-2012).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1tdW1ucC0yMDA1LWNsYWltcy5kb2M=" target="_blank" style="word-wrap:break-word;">1232-mumnp-2005-claims.doc</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1tdW1ucC0yMDA1LWNsYWltcy5wZGY=" target="_blank" style="word-wrap:break-word;">1232-mumnp-2005-claims.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1NVU1OUC0yMDA1LUNPUlJFU1BPTkRFTkNFKDE1LTYtMjAwOSkucGRm" target="_blank" style="word-wrap:break-word;">1232-MUMNP-2005-CORRESPONDENCE(15-6-2009).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1NVU1OUC0yMDA1LUNPUlJFU1BPTkRFTkNFKDItNi0yMDA5KS5wZGY=" target="_blank" style="word-wrap:break-word;">1232-MUMNP-2005-CORRESPONDENCE(2-6-2009).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1NVU1OUC0yMDA1LUNPUlJFU1BPTkRFTkNFKDMwLTYtMjAwOSkucGRm" target="_blank" style="word-wrap:break-word;">1232-MUMNP-2005-CORRESPONDENCE(30-6-2009).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1NVU1OUC0yMDA1LUNPUlJFU1BPTkRFTkNFKElQTyktKDIwLTEtMjAxMikucGRm" target="_blank" style="word-wrap:break-word;">1232-MUMNP-2005-CORRESPONDENCE(IPO)-(20-1-2012).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1tdW1ucC0yMDA1LWNvcnJlc3BvbmRlbmNlKGlwbyktKDktNy0yMDA4KS5wZGY=" target="_blank" style="word-wrap:break-word;">1232-mumnp-2005-correspondence(ipo)-(9-7-2008).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1tdW1ucC0yMDA1LWNvcnJlc3BvbmRlbmNlLW90aGVycy5wZGY=" target="_blank" style="word-wrap:break-word;">1232-mumnp-2005-correspondence-others.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1tdW1ucC0yMDA1LWNvcnJlc3BvbmRlbmNlLXJlY2VpdmVkLnBkZg==" target="_blank" style="word-wrap:break-word;">1232-mumnp-2005-correspondence-received.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1tdW1ucC0yMDA1LWRlc2NyaXBpdG9uIChjb21wbGV0ZSkucGRm" target="_blank" style="word-wrap:break-word;">1232-mumnp-2005-descripiton (complete).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1NVU1OUC0yMDA1LURFU0NSSVBUSU9OKENPTVBMRVRFKS0oMTUtNi0yMDA5KS5wZGY=" target="_blank" style="word-wrap:break-word;">1232-MUMNP-2005-DESCRIPTION(COMPLETE)-(15-6-2009).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1tdW1ucC0yMDA1LWRlc2NyaXB0aW9uKGNvbXBsZXRlKS0oMi0xMS0yMDA1KS5wZGY=" target="_blank" style="word-wrap:break-word;">1232-mumnp-2005-description(complete)-(2-11-2005).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1NVU1OUC0yMDA1LURFU0NSSVBUSU9OKEdSQU5URUQpLSgyMC0xLTIwMTIpLnBkZg==" target="_blank" style="word-wrap:break-word;">1232-MUMNP-2005-DESCRIPTION(GRANTED)-(20-1-2012).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1tdW1ucC0yMDA1LWRyYXdpbmcoMTUtNi0yMDA5KS5wZGY=" target="_blank" style="word-wrap:break-word;">1232-mumnp-2005-drawing(15-6-2009).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1NVU1OUC0yMDA1LURSQVdJTkcoOS0xMi0yMDExKS5wZGY=" target="_blank" style="word-wrap:break-word;">1232-MUMNP-2005-DRAWING(9-12-2011).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1NVU1OUC0yMDA1LURSQVdJTkcoQU1FTkRFRCktKDE1LTYtMjAwOSkucGRm" target="_blank" style="word-wrap:break-word;">1232-MUMNP-2005-DRAWING(AMENDED)-(15-6-2009).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1NVU1OUC0yMDA1LURSQVdJTkcoR1JBTlRFRCktKDIwLTEtMjAxMikucGRm" target="_blank" style="word-wrap:break-word;">1232-MUMNP-2005-DRAWING(GRANTED)-(20-1-2012).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1NVU1OUC0yMDA1LUZPUk0gMSgxNS02LTIwMDkpLnBkZg==" target="_blank" style="word-wrap:break-word;">1232-MUMNP-2005-FORM 1(15-6-2009).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1tdW1ucC0yMDA1LWZvcm0gMSgyLTExLTIwMDUpLnBkZg==" target="_blank" style="word-wrap:break-word;">1232-mumnp-2005-form 1(2-11-2005).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1NVU1OUC0yMDA1LUZPUk0gMSg5LTEyLTIwMTEpLnBkZg==" target="_blank" style="word-wrap:break-word;">1232-MUMNP-2005-FORM 1(9-12-2011).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1tdW1ucC0yMDA1LWZvcm0gMTMoMTUtNi0yMDA5KS5wZGY=" target="_blank" style="word-wrap:break-word;">1232-mumnp-2005-form 13(15-6-2009).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1tdW1ucC0yMDA1LWZvcm0gMTMoMi02LTIwMDkpLnBkZg==" target="_blank" style="word-wrap:break-word;">1232-mumnp-2005-form 13(2-6-2009).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1tdW1ucC0yMDA1LWZvcm0gMTgoMi01LTIwMDYpLnBkZg==" target="_blank" style="word-wrap:break-word;">1232-mumnp-2005-form 18(2-5-2006).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1tdW1ucC0yMDA1LWZvcm0gMigxNS02LTIwMDkpLnBkZg==" target="_blank" style="word-wrap:break-word;">1232-mumnp-2005-form 2(15-6-2009).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1tdW1ucC0yMDA1LWZvcm0gMihjb21wbGV0ZSktKDItMTEtMjAwNSkucGRm" target="_blank" style="word-wrap:break-word;">1232-mumnp-2005-form 2(complete)-(2-11-2005).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1NVU1OUC0yMDA1LUZPUk0gMihHUkFOVEVEKS0oMjAtMS0yMDEyKS5wZGY=" target="_blank" style="word-wrap:break-word;">1232-MUMNP-2005-FORM 2(GRANTED)-(20-1-2012).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1NVU1OUC0yMDA1LUZPUk0gMihUSVRMRSBQQUdFKS0oMTUtNi0yMDA5KS5wZGY=" target="_blank" style="word-wrap:break-word;">1232-MUMNP-2005-FORM 2(TITLE PAGE)-(15-6-2009).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1NVU1OUC0yMDA1LUZPUk0gMihUSVRMRSBQQUdFKS0oOS0xMi0yMDExKS5wZGY=" target="_blank" style="word-wrap:break-word;">1232-MUMNP-2005-FORM 2(TITLE PAGE)-(9-12-2011).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1tdW1ucC0yMDA1LWZvcm0gMih0aXRsZSBwYWdlKS0oY29tcGxldGUpLSgyLTExLTIwMDUpLnBkZg==" target="_blank" style="word-wrap:break-word;">1232-mumnp-2005-form 2(title page)-(complete)-(2-11-2005).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1NVU1OUC0yMDA1LUZPUk0gMihUSVRMRSBQQUdFKS0oR1JBTlRFRCktKDIwLTEtMjAxMikucGRm" target="_blank" style="word-wrap:break-word;">1232-MUMNP-2005-FORM 2(TITLE PAGE)-(GRANTED)-(20-1-2012).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1NVU1OUC0yMDA1LUZPUk0gNSg5LTEyLTIwMTEpLnBkZg==" target="_blank" style="word-wrap:break-word;">1232-MUMNP-2005-FORM 5(9-12-2011).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1tdW1ucC0yMDA1LWZvcm0tMS5wZGY=" target="_blank" style="word-wrap:break-word;">1232-mumnp-2005-form-1.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1tdW1ucC0yMDA1LWZvcm0tMi5kb2M=" target="_blank" style="word-wrap:break-word;">1232-mumnp-2005-form-2.doc</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1tdW1ucC0yMDA1LWZvcm0tMi5wZGY=" target="_blank" style="word-wrap:break-word;">1232-mumnp-2005-form-2.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1tdW1ucC0yMDA1LWZvcm0tMjYucGRm" target="_blank" style="word-wrap:break-word;">1232-mumnp-2005-form-26.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1tdW1ucC0yMDA1LWZvcm0tMy5wZGY=" target="_blank" style="word-wrap:break-word;">1232-mumnp-2005-form-3.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1tdW1ucC0yMDA1LWZvcm0tNS5wZGY=" target="_blank" style="word-wrap:break-word;">1232-mumnp-2005-form-5.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1tdW1ucC0yMDA1LWZvcm0tcGN0LWlwZWEtNDAyLnBkZg==" target="_blank" style="word-wrap:break-word;">1232-mumnp-2005-form-pct-ipea-402.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1NVU1OUC0yMDA1LU9USEVSIERPQ1VNRU5UKDE1LTYtMjAwOSkucGRm" target="_blank" style="word-wrap:break-word;">1232-MUMNP-2005-OTHER DOCUMENT(15-6-2009).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1NVU1OUC0yMDA1LVBPV0VSIE9GIEFVVEhPUklUWSgxNS02LTIwMDkpLnBkZg==" target="_blank" style="word-wrap:break-word;">1232-MUMNP-2005-POWER OF AUTHORITY(15-6-2009).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1tdW1ucC0yMDA1LXBvd2VyIG9mIGF1dGhvcml0eSgyLTExLTIwMDUpLnBkZg==" target="_blank" style="word-wrap:break-word;">1232-mumnp-2005-power of authority(2-11-2005).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1NVU1OUC0yMDA1LVJFUExZIFRPIEhFQVJJTkcoOS0xMi0yMDExKS5wZGY=" target="_blank" style="word-wrap:break-word;">1232-MUMNP-2005-REPLY TO HEARING(9-12-2011).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1tdW1ucC0yMDA1LXNwZWNpZmljYXRpb24oYW1lbmRlZCktKDE1LTYtMjAwOSkucGRm" target="_blank" style="word-wrap:break-word;">1232-mumnp-2005-specification(amended)-(15-6-2009).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1NVU1OUC0yMDA1LVNQRUNJRklDQVRJT04oQU1FTkRFRCktKDktMTItMjAxMSkucGRm" target="_blank" style="word-wrap:break-word;">1232-MUMNP-2005-SPECIFICATION(AMENDED)-(9-12-2011).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTIzMi1NVU1OUC0yMDA1LVNQRUNJRklDQVRJT04oTUFSS0VEIENPUFkpLSg5LTEyLTIwMTEpLnBkZg==" target="_blank" style="word-wrap:break-word;">1232-MUMNP-2005-SPECIFICATION(MARKED COPY)-(9-12-2011).pdf</a></p>
		<br>
		<div class="pull-left">
			<a href="250709-a-kit-for-diagnosis-of-brucellosis.html">&laquo; Previous Patent</a>
		</div>
		<div class="pull-right">
			<a href="250711-a-method-and-a-ststem-of-providing-enhanced-internet-telephony.html">Next Patent &raquo;</a>
		</div>			
	</div><!-- /span8 -->
	<div class="span4">
		<div class="well infobox">
			<table class="table table-condensed">
				<tr>
					<th>Patent Number</th>
					<td>250710</td>
				</tr>
				<tr>
					<th>Indian Patent Application Number</th>
					<td>1232/MUMNP/2005</td>
				</tr>
				<tr>
					<th>PG Journal Number</th>
					<td>04/2012</td>
				</tr>
				<tr>
					<th>Publication Date</th>
					<td>27-Jan-2012</td>
				</tr>
				<tr>
					<th>Grant Date</th>
					<td>20-Jan-2012</td>
				</tr>
				<tr>
					<th>Date of Filing</th>
					<td>02-Nov-2005</td>
				</tr>
				<tr>
					<th>Name of Patentee</th>
					<td>INTEL CORPORATION</td>
				</tr>
				<tr>
					<th>Applicant Address</th>
					<td>2200 MISSION COLLEGE BOULEVARD, SANTA CLARA, CALIFORNIA 95054.</td>
				</tr>
				<tr>
					<td colspan=2>
								<h5>Inventors:</h5>
								<table class="table">
									<tr>
										<th>#</th>
										<th>Inventor's Name</th>
										<th>Inventor's Address</th>
									</tr>

										<tr>
											<td>1</td>
											<td>SUBRAMANIAM MAIYURAN</td>
											<td>11717 NEW ALBION DRIVE, GOLD RIVER, CA 95670.</td>
										</tr>
										<tr>
											<td>2</td>
											<td>SALVADOR PALANCE</td>
											<td>2400 NATOMA STATION, NO. 128, FOLSOM, CALIFORNIA 95630.</td>
										</tr>
										<tr>
											<td>3</td>
											<td>STEPHEN A. FISCHER</td>
											<td>11357 TUNNEL HILL WAY, GOLD RIVER, CA 95670.</td>
										</tr>
								</table>
					</td>
				</tr>
				<tr>
					<th>PCT International Classification Number</th>
					<td>G06F12/08</td>
				</tr>
				<tr>
					<th>PCT International Application Number</th>
					<td>PCT/US00/35481</td>
				</tr>
				<tr>
					<th>PCT International Filing date</th>
					<td>2000-12-28</td>
				</tr>
				<tr>
					<td colspan=2>
						<h5>PCT Conventions:</h5>
						<table class="table">
							<tr>
								<th>#</th>
								<th>PCT Application Number</th>
								<th>Date of Convention</th>
								<th>Priority Country</th>
							</tr>

								<tr>
									<td>1</td>
									<td>09/475,759</td>
									<td>1999-12-30</td>
								    <td>U.S.A.</td>
								</tr>

						</table>
					</td>
				</tr>
			</table>
		</div><!-- /well -->
	</div><!-- /span4 -->
</div><!-- /row-fluid -->

        </div>

      </div><!--/row-->

      <footer class="footer">

        <style>
        .allindianpatents-footer { width: 320px; height: 50px; }
        @media(min-width: 500px) { .allindianpatents-footer { width: 468px; height: 60px; } }
        @media(min-width: 800px) { .allindianpatents-footer { width: 728px; height: 90px; } }
        </style>
        <center>
        </center>

        <p>&copy; All Indian Patents, 2013-2021.</p>
        <p>Patent data available in the public domain from Indian Patents Office, Department of Industrial Policy and Promotions, Ministry of Commerce and Industry, Government of India.</p>
      </footer>

    </div> <!-- /container -->

    <!-- Javascripts
    ================================================== -->
    <!-- Placed at the end of the document so the pages load faster -->
    <script src="../assets/application-95f297ff0d8d2015987f04b30593c800.js" type="text/javascript"></script>

    <!-- Start of StatCounter Code for Default Guide -->
    <script type="text/javascript">
    var sc_project=8902313; 
    var sc_invisible=1; 
    var sc_security="3c1f8147"; 
    var scJsHost = (("https:" == document.location.protocol) ?
    "https://secure." : "http://www.");
    document.write("<sc"+"ript type='text/javascript' src='" +
    scJsHost+
    "statcounter.com/counter/counter.js'></"+"script>");
    </script>
    <noscript><div class="statcounter"><a title="web stats"
    href="http://statcounter.com/free-web-stats/"
    target="_blank"><img class="statcounter"
    src="http://c.statcounter.com/8902313/0/3c1f8147/1/"
    alt="web stats"></a></div></noscript>
    <!-- End of StatCounter Code for Default Guide -->

    <script>
      (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
      (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
      m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
      })(window,document,'script','http://www.google-analytics.com/analytics.js','ga');

      ga('create', 'UA-244143-31', 'allindianpatents.com');
      ga('send', 'pageview');

    </script>

  </body>

<!-- Mirrored from www.allindianpatents.com/patents/250710-a-process-of-cache-management by HTTrack Website Copier/3.x [XR&CO'2014], Fri, 05 Apr 2024 14:17:18 GMT -->
</html>
