

================================================================
== Vitis HLS Report for 'LOADBYTES'
================================================================
* Date:           Tue May 28 19:29:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        EsperimentiVitisHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.728 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       10|  20.000 ns|  0.100 us|    2|   10|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_22_1  |        0|        8|         2|          1|          1|  0 ~ 8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [source/word.h:21]   --->   Operation 5 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [source/word.h:20]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%idx_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %idx" [source/word.h:19]   --->   Operation 7 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%n_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %n" [source/word.h:19]   --->   Operation 8 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%bytes_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bytes_read_61" [source/word.h:19]   --->   Operation 9 'read' 'bytes_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%bytes_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bytes_read_60" [source/word.h:19]   --->   Operation 10 'read' 'bytes_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bytes_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bytes_read_59" [source/word.h:19]   --->   Operation 11 'read' 'bytes_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bytes_read_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bytes_read_58" [source/word.h:19]   --->   Operation 12 'read' 'bytes_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bytes_read_5 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bytes_read_57" [source/word.h:19]   --->   Operation 13 'read' 'bytes_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bytes_read_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bytes_read_56" [source/word.h:19]   --->   Operation 14 'read' 'bytes_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bytes_read_7 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bytes_read_55" [source/word.h:19]   --->   Operation 15 'read' 'bytes_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bytes_read_8 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bytes_read_54" [source/word.h:19]   --->   Operation 16 'read' 'bytes_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bytes_read_9 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bytes_read_53" [source/word.h:19]   --->   Operation 17 'read' 'bytes_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bytes_read_10 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bytes_read_52" [source/word.h:19]   --->   Operation 18 'read' 'bytes_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bytes_read_11 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bytes_read_51" [source/word.h:19]   --->   Operation 19 'read' 'bytes_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bytes_read_12 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bytes_read_50" [source/word.h:19]   --->   Operation 20 'read' 'bytes_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bytes_read_13 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bytes_read_49" [source/word.h:19]   --->   Operation 21 'read' 'bytes_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bytes_read_14 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bytes_read_48" [source/word.h:19]   --->   Operation 22 'read' 'bytes_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%bytes_read_15 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bytes_read_47" [source/word.h:19]   --->   Operation 23 'read' 'bytes_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bytes_read_31 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bytes_read" [source/word.h:19]   --->   Operation 24 'read' 'bytes_read_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 0, i4 %i" [source/word.h:20]   --->   Operation 25 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln21 = store i64 0, i64 %x" [source/word.h:21]   --->   Operation 26 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.inc" [source/word.h:22]   --->   Operation 27 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i" [source/word.h:22]   --->   Operation 28 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.73ns)   --->   "%icmp_ln22 = icmp_eq  i4 %i_3, i4 %n_read" [source/word.h:22]   --->   Operation 29 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8, i64 0"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.73ns)   --->   "%add_ln22_1 = add i4 %i_3, i4 1" [source/word.h:22]   --->   Operation 31 'add' 'add_ln22_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.inc.split, void %for.end.loopexit" [source/word.h:22]   --->   Operation 32 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i4 %i_3" [source/word.h:22]   --->   Operation 33 'trunc' 'trunc_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i3 %trunc_ln22" [source/word.h:22]   --->   Operation 34 'zext' 'zext_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln22 = add i4 %zext_ln22_2, i4 %idx_read" [source/word.h:22]   --->   Operation 35 'add' 'add_ln22' <Predicate = (!icmp_ln22)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.06ns)   --->   "%tmp = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.16i8.i8.i4, i4 0, i8 %bytes_read_31, i4 1, i8 %bytes_read_15, i4 2, i8 %bytes_read_14, i4 3, i8 %bytes_read_13, i4 4, i8 %bytes_read_12, i4 5, i8 %bytes_read_11, i4 6, i8 %bytes_read_10, i4 7, i8 %bytes_read_9, i4 8, i8 %bytes_read_8, i4 9, i8 %bytes_read_7, i4 10, i8 %bytes_read_6, i4 11, i8 %bytes_read_5, i4 12, i8 %bytes_read_4, i4 13, i8 %bytes_read_3, i4 14, i8 %bytes_read_2, i4 15, i8 %bytes_read_1, i8 0, i4 %add_ln22" [source/word.h:22]   --->   Operation 36 'sparsemux' 'tmp' <Predicate = (!icmp_ln22)> <Delay = 2.06> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln22, i3 0" [source/word.h:22]   --->   Operation 37 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.82ns)   --->   "%sub_ln22 = sub i6 56, i6 %shl_ln" [source/word.h:22]   --->   Operation 38 'sub' 'sub_ln22' <Predicate = (!icmp_ln22)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 %add_ln22_1, i4 %i" [source/word.h:20]   --->   Operation 39 'store' 'store_ln20' <Predicate = (!icmp_ln22)> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%x_load_1 = load i64 %x" [source/word.h:23]   --->   Operation 49 'load' 'x_load_1' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln23 = ret i64 %x_load_1" [source/word.h:23]   --->   Operation 50 'ret' 'ret_ln23' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.72>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%x_load = load i64 %x" [source/word.h:22]   --->   Operation 40 'load' 'x_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [source/word.h:20]   --->   Operation 41 'specpipeline' 'specpipeline_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [source/word.h:22]   --->   Operation 42 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i8 %tmp" [source/word.h:22]   --->   Operation 43 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i6 %sub_ln22" [source/word.h:22]   --->   Operation 44 'zext' 'zext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (3.14ns)   --->   "%shl_ln22 = shl i64 %zext_ln22, i64 %zext_ln22_1" [source/word.h:22]   --->   Operation 45 'shl' 'shl_ln22' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.99ns)   --->   "%x_1 = or i64 %shl_ln22, i64 %x_load" [source/word.h:22]   --->   Operation 46 'or' 'x_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln21 = store i64 %x_1, i64 %x" [source/word.h:21]   --->   Operation 47 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.inc" [source/word.h:22]   --->   Operation 48 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.387ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln20', source/word.h:20) of constant 0 on local variable 'i', source/word.h:20 [39]  (1.588 ns)
	'load' operation 4 bit ('i', source/word.h:22) on local variable 'i', source/word.h:20 [43]  (0.000 ns)
	'add' operation 4 bit ('add_ln22', source/word.h:22) [54]  (1.735 ns)
	'sparsemux' operation 8 bit ('tmp', source/word.h:22) [55]  (2.064 ns)

 <State 2>: 5.728ns
The critical path consists of the following:
	'shl' operation 64 bit ('shl_ln22', source/word.h:22) [60]  (3.150 ns)
	'or' operation 64 bit ('x', source/word.h:22) [61]  (0.990 ns)
	'store' operation 0 bit ('store_ln21', source/word.h:21) of variable 'x', source/word.h:22 on local variable 'x', source/word.h:21 [63]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
