# vsim -c -classdebug -voptargs="+acc" work.testbench -do "run -all; quit -f; exit" 
# Start time: 11:59:11 on Feb 22,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.testbench_sv_unit(fast)
# Loading work.testbench(fast)
# Loading work.switch_top(fast)
# Loading work.reg_top(fast)
# Loading work.reg_rtl(fast)
# Loading work.reg_decoder(fast)
# Loading work.port_top(fast)
# Loading work.fifo(fast)
# Loading work.fsm_top(fast)
# Loading work.watchdog(fast)
# Loading work.fsm(fast)
# Loading work.reg_top(fast__1)
# Loading work.reg_decoder(fast__1)
# Loading work.reg_top(fast__2)
# Loading work.reg_decoder(fast__2)
# Loading work.reg_top(fast__3)
# Loading work.reg_decoder(fast__3)
# run -all
# 10: Reset activated!
# 20: Reset deactivated!
# 30: Configure memory: SEL: 1, WR_RD: 1, ADDR: 00, DATA: 55
# ** Note: $finish    : src/testbench.sv(107)
#    Time: 200 ns  Iteration: 0  Instance: /testbench
# End time: 11:59:12 on Feb 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
