I am trying to create a Behavioral Verilog module for a binary to binary-coded-decimal converter. It must meet the following specifications:
Inputs:
Binary input (5-bits): Binary number between 0-31
Outputs:
BCD (8-bits): 4-bits for the 10's place and 4-bits for the 1's place