# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" \
"../../../../../../../../Dati/Windows/POLIMI/Reti Logiche/Progetto/TEST BENCH per progetto 2018-19.vhd" \

# Do not sort compile order
nosort
