# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../baud_rate_test_01.srcs/sources_1/imports/UART/baud.v" \
"../../../../baud_rate_test_01.srcs/sim_1/imports/UART_TB/tb_baud.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
