#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jul 28 17:48:54 2019
# Process ID: 27703
# Current directory: /home/letrend/workspace/snickerdoodle/snickerdoodle.runs/impl_1
# Command line: vivado -log roboy_plexus_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source roboy_plexus_wrapper.tcl -notrace
# Log file: /home/letrend/workspace/snickerdoodle/snickerdoodle.runs/impl_1/roboy_plexus_wrapper.vdi
# Journal file: /home/letrend/workspace/snickerdoodle/snickerdoodle.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source roboy_plexus_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/letrend/workspace/roboy_fpga_ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top roboy_plexus_wrapper -part xc7z020clg400-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Project 1-454] Reading design checkpoint '/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_gmii_to_rgmii_0_1/roboy_plexus_gmii_to_rgmii_0_1.dcp' for cell 'roboy_plexus_i/gmii_to_rgmii_0'
INFO: [Project 1-454] Reading design checkpoint '/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_myoControl_0_3/roboy_plexus_myoControl_0_3.dcp' for cell 'roboy_plexus_i/myoControl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_myoControl_0_4/roboy_plexus_myoControl_0_4.dcp' for cell 'roboy_plexus_i/myoControl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_myoControl_1_0/roboy_plexus_myoControl_1_0.dcp' for cell 'roboy_plexus_i/myoControl_2'
INFO: [Project 1-454] Reading design checkpoint '/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_myoControl_2_0/roboy_plexus_myoControl_2_0.dcp' for cell 'roboy_plexus_i/myoControl_3'
INFO: [Project 1-454] Reading design checkpoint '/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_myoControl_3_0/roboy_plexus_myoControl_3_0.dcp' for cell 'roboy_plexus_i/myoControl_4'
INFO: [Project 1-454] Reading design checkpoint '/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_processing_system7_0_0/roboy_plexus_processing_system7_0_0.dcp' for cell 'roboy_plexus_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_rst_ps7_0_49M_0/roboy_plexus_rst_ps7_0_49M_0.dcp' for cell 'roboy_plexus_i/rst_ps7_0_49M'
INFO: [Project 1-454] Reading design checkpoint '/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_tri_state_buffer_0_1/roboy_plexus_tri_state_buffer_0_1.dcp' for cell 'roboy_plexus_i/tri_state_buffer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_xbar_0/roboy_plexus_xbar_0.dcp' for cell 'roboy_plexus_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_auto_pc_0/roboy_plexus_auto_pc_0.dcp' for cell 'roboy_plexus_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 7280 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_processing_system7_0_0/roboy_plexus_processing_system7_0_0.xdc] for cell 'roboy_plexus_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_processing_system7_0_0/roboy_plexus_processing_system7_0_0.xdc] for cell 'roboy_plexus_i/processing_system7_0/inst'
Parsing XDC File [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_rst_ps7_0_49M_0/roboy_plexus_rst_ps7_0_49M_0_board.xdc] for cell 'roboy_plexus_i/rst_ps7_0_49M/U0'
Finished Parsing XDC File [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_rst_ps7_0_49M_0/roboy_plexus_rst_ps7_0_49M_0_board.xdc] for cell 'roboy_plexus_i/rst_ps7_0_49M/U0'
Parsing XDC File [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_rst_ps7_0_49M_0/roboy_plexus_rst_ps7_0_49M_0.xdc] for cell 'roboy_plexus_i/rst_ps7_0_49M/U0'
Finished Parsing XDC File [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_rst_ps7_0_49M_0/roboy_plexus_rst_ps7_0_49M_0.xdc] for cell 'roboy_plexus_i/rst_ps7_0_49M/U0'
Parsing XDC File [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_gmii_to_rgmii_0_1/synth/roboy_plexus_gmii_to_rgmii_0_1.xdc] for cell 'roboy_plexus_i/gmii_to_rgmii_0/U0'
Finished Parsing XDC File [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_gmii_to_rgmii_0_1/synth/roboy_plexus_gmii_to_rgmii_0_1.xdc] for cell 'roboy_plexus_i/gmii_to_rgmii_0/U0'
Parsing XDC File [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_gmii_to_rgmii_0_1/synth/roboy_plexus_gmii_to_rgmii_0_1_clocks.xdc] for cell 'roboy_plexus_i/gmii_to_rgmii_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_gmii_to_rgmii_0_1/synth/roboy_plexus_gmii_to_rgmii_0_1_clocks.xdc:4]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -include_generated_clocks -of [get_ports rgmii_rxc]'. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_gmii_to_rgmii_0_1/synth/roboy_plexus_gmii_to_rgmii_0_1_clocks.xdc:4]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_gmii_to_rgmii_0_1/synth/roboy_plexus_gmii_to_rgmii_0_1_clocks.xdc:4]
get_clocks: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2438.512 ; gain = 616.789 ; free physical = 42910 ; free virtual = 52247
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'roboy_plexus_gmii_to_rgmii_0_1_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_gmii_to_rgmii_0_1/synth/roboy_plexus_gmii_to_rgmii_0_1_clocks.xdc:7]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-fall_to [get_clocks -include_generated_clocks -of [get_ports rgmii_rxc]]'. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_gmii_to_rgmii_0_1/synth/roboy_plexus_gmii_to_rgmii_0_1_clocks.xdc:18]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-rise_to [get_clocks -include_generated_clocks -of [get_ports rgmii_rxc]]'. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_gmii_to_rgmii_0_1/synth/roboy_plexus_gmii_to_rgmii_0_1_clocks.xdc:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks [get_clocks -include_generated_clocks -of [get_ports rgmii_rxc]]'. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_gmii_to_rgmii_0_1/synth/roboy_plexus_gmii_to_rgmii_0_1_clocks.xdc:20]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_gmii_to_rgmii_0_1/synth/roboy_plexus_gmii_to_rgmii_0_1_clocks.xdc:20]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-rise_to [get_clocks [get_clocks -include_generated_clocks -of [get_ports rgmii_rxc]]]'. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_gmii_to_rgmii_0_1/synth/roboy_plexus_gmii_to_rgmii_0_1_clocks.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-fall_to [get_clocks -include_generated_clocks -of [get_ports rgmii_rxc]]'. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_gmii_to_rgmii_0_1/synth/roboy_plexus_gmii_to_rgmii_0_1_clocks.xdc:21]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-to [get_clocks -include_generated_clocks -of [get_ports rgmii_rxc]]'. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_gmii_to_rgmii_0_1/synth/roboy_plexus_gmii_to_rgmii_0_1_clocks.xdc:23]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-to [get_clocks -include_generated_clocks -of [get_ports rgmii_rxc]]'. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_gmii_to_rgmii_0_1/synth/roboy_plexus_gmii_to_rgmii_0_1_clocks.xdc:24]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_gmii_to_rgmii_0_1/synth/roboy_plexus_gmii_to_rgmii_0_1_clocks.xdc] for cell 'roboy_plexus_i/gmii_to_rgmii_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2598.590 ; gain = 0.000 ; free physical = 42989 ; free virtual = 52326
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

26 Infos, 2 Warnings, 6 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2598.590 ; gain = 1197.973 ; free physical = 42989 ; free virtual = 52325
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port MDIO expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2598.590 ; gain = 0.000 ; free physical = 42981 ; free virtual = 52318

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'roboy_plexus_gmii_to_rgmii_0_1_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/letrend/workspace/snickerdoodle/snickerdoodle.srcs/sources_1/bd/roboy_plexus/ip/roboy_plexus_gmii_to_rgmii_0_1/synth/roboy_plexus_gmii_to_rgmii_0_1_clocks.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 23786466d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2598.590 ; gain = 0.000 ; free physical = 42894 ; free virtual = 52231

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d70fba0d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2598.590 ; gain = 0.000 ; free physical = 42870 ; free virtual = 52207
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 59 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 20f962bc3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2598.590 ; gain = 0.000 ; free physical = 42870 ; free virtual = 52207
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 4 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 233683b59

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2598.590 ; gain = 0.000 ; free physical = 42864 ; free virtual = 52201
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 195 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 233683b59

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2598.590 ; gain = 0.000 ; free physical = 42867 ; free virtual = 52204
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 233683b59

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2598.590 ; gain = 0.000 ; free physical = 42868 ; free virtual = 52205
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 233683b59

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2598.590 ; gain = 0.000 ; free physical = 42869 ; free virtual = 52206
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              59  |                                              1  |
|  Constant propagation         |               0  |               4  |                                              0  |
|  Sweep                        |               0  |             195  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2598.590 ; gain = 0.000 ; free physical = 42869 ; free virtual = 52206
Ending Logic Optimization Task | Checksum: d2bf6763

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2598.590 ; gain = 0.000 ; free physical = 42854 ; free virtual = 52191

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d2bf6763

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2598.590 ; gain = 0.000 ; free physical = 42854 ; free virtual = 52191

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d2bf6763

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2598.590 ; gain = 0.000 ; free physical = 42854 ; free virtual = 52191

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2598.590 ; gain = 0.000 ; free physical = 42854 ; free virtual = 52191
Ending Netlist Obfuscation Task | Checksum: d2bf6763

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2598.590 ; gain = 0.000 ; free physical = 42854 ; free virtual = 52191
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 3 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2598.590 ; gain = 0.000 ; free physical = 42854 ; free virtual = 52191
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2598.590 ; gain = 0.000 ; free physical = 42854 ; free virtual = 52191
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2598.590 ; gain = 0.000 ; free physical = 42846 ; free virtual = 52186
INFO: [Common 17-1381] The checkpoint '/home/letrend/workspace/snickerdoodle/snickerdoodle.runs/impl_1/roboy_plexus_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2598.590 ; gain = 0.000 ; free physical = 42852 ; free virtual = 52197
INFO: [runtcl-4] Executing : report_drc -file roboy_plexus_wrapper_drc_opted.rpt -pb roboy_plexus_wrapper_drc_opted.pb -rpx roboy_plexus_wrapper_drc_opted.rpx
Command: report_drc -file roboy_plexus_wrapper_drc_opted.rpt -pb roboy_plexus_wrapper_drc_opted.pb -rpx roboy_plexus_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/letrend/workspace/snickerdoodle/snickerdoodle.runs/impl_1/roboy_plexus_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC PLIDC-10] IDELAYCTRL missing for IODELAYs: There are 5 IDELAY/ODELAY/IODELAY cells in the design which requires IDelayCtrl, but there is no IDelayCtrl cell
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port MDIO expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 1 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 4 Warnings, 6 Critical Warnings and 2 Errors encountered.
place_design failed
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Sun Jul 28 17:49:52 2019...
