// Seed: 3451241370
module module_0 (
    output wire id_0,
    input supply1 id_1,
    input wire id_2,
    input tri1 id_3,
    output supply1 id_4,
    input tri1 id_5,
    output tri id_6,
    input tri id_7,
    input tri id_8,
    input supply0 id_9,
    input uwire id_10,
    input uwire id_11,
    input uwire id_12,
    input wor id_13
);
  assign id_0 = id_3;
  wire id_15;
  assign id_0 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd42,
    parameter id_8 = 32'd29
) (
    input supply0 id_0,
    output supply1 _id_1,
    input supply1 id_2,
    input tri0 id_3,
    output tri0 id_4,
    input tri1 id_5,
    input tri0 id_6,
    inout tri0 id_7,
    input wire _id_8
    , id_11,
    output wire id_9
);
  logic [id_8 : id_1] id_12;
  ;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_7,
      id_6,
      id_4,
      id_5,
      id_9,
      id_5,
      id_7,
      id_2,
      id_7,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_10 = 0;
endmodule
