

================================================================
== Vivado HLS Report for 'padding2d_fix16'
================================================================
* Date:           Thu Dec 26 20:23:27 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  157|  28354|  157|  28354|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+
        |                 |   Latency   |  Iteration |  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min |  max  |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+
        |- Loop 1         |  155|  28352| 155 ~ 1772 |          -|          -|  1 ~ 16 |    no    |
        | + Loop 1.1      |   10|     31|           1|          -|          -| 10 ~ 31 |    no    |
        | + Loop 1.2      |  133|   1708|   19 ~ 61  |          -|          -|  7 ~ 28 |    no    |
        |  ++ Loop 1.2.1  |   14|     56|           2|          -|          -|  7 ~ 28 |    no    |
        |  ++ Loop 1.2.2  |    2|      2|           1|          -|          -|        2|    no    |
        | + Loop 1.3      |    8|     29|           1|          -|          -|  8 ~ 29 |    no    |
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    711|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    251|    -|
|Register         |        -|      -|     461|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     461|    962|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln13_1_fu_350_p2   |     *    |      0|  0|  33|           5|           7|
    |mul_ln13_fu_387_p2     |     *    |      0|  0|  33|           7|           7|
    |add_ln13_10_fu_662_p2  |     +    |      0|  0|  19|          14|          14|
    |add_ln13_11_fu_468_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln13_12_fu_473_p2  |     +    |      0|  0|  15|           1|           5|
    |add_ln13_13_fu_479_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln13_15_fu_667_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln13_16_fu_672_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln13_1_fu_421_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln13_2_fu_426_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln13_3_fu_436_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln13_4_fu_454_p2   |     +    |      0|  0|  15|           3|           6|
    |add_ln13_5_fu_464_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln13_6_fu_652_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln13_7_fu_657_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln13_8_fu_489_p2   |     +    |      0|  0|  14|           3|          10|
    |add_ln13_9_fu_494_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln13_fu_336_p2     |     +    |      0|  0|  15|           2|           5|
    |add_ln18_1_fu_567_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln18_2_fu_588_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln18_fu_530_p2     |     +    |      0|  0|  23|          16|           1|
    |add_ln21_1_fu_546_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln21_3_fu_621_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln21_4_fu_626_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln21_fu_541_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln26_1_fu_582_p2   |     +    |      0|  0|  19|          14|           1|
    |add_ln26_fu_562_p2     |     +    |      0|  0|  19|          14|          14|
    |depth_fu_509_p2        |     +    |      0|  0|  15|           5|           1|
    |empty_30_fu_360_p2     |     +    |      0|  0|  15|           2|           5|
    |empty_31_fu_408_p2     |     +    |      0|  0|  15|           1|           5|
    |height_fu_556_p2       |     +    |      0|  0|  15|           5|           1|
    |i_count_fu_536_p2      |     +    |      0|  0|  19|          14|          14|
    |o_count_6_fu_646_p2    |     +    |      0|  0|  23|          16|           1|
    |o_count_7_fu_598_p2    |     +    |      0|  0|  19|          14|           1|
    |o_count_8_fu_615_p2    |     +    |      0|  0|  19|          14|           1|
    |icmp_ln13_fu_504_p2    |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln15_fu_519_p2    |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln21_fu_551_p2    |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln23_fu_571_p2    |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln30_fu_604_p2    |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln37_fu_635_p2    |   icmp   |      0|  0|  11|           5|           5|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 711|         377|         326|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  47|         10|    1|         10|
    |depth_0_reg_212       |   9|          2|    5|         10|
    |height_0_reg_277      |   9|          2|    5|         10|
    |i_count_0_reg_200     |   9|          2|   14|         28|
    |i_count_1_reg_266     |   9|          2|   14|         28|
    |i_count_2_reg_299     |   9|          2|   14|         28|
    |indvars_iv10_reg_178  |   9|          2|   14|         28|
    |indvars_iv1_reg_158   |   9|          2|   14|         28|
    |indvars_iv2_reg_138   |   9|          2|    5|         10|
    |indvars_iv_reg_148    |   9|          2|    5|         10|
    |o_count_0_reg_188     |   9|          2|   16|         32|
    |o_count_1_reg_223     |   9|          2|   16|         32|
    |o_count_2_reg_255     |   9|          2|   14|         28|
    |o_count_3_reg_288     |   9|          2|   14|         28|
    |o_count_4_reg_309     |   9|          2|   14|         28|
    |o_count_5_reg_319     |   9|          2|   16|         32|
    |o_count_reg_244       |   9|          2|   14|         28|
    |output_r_address0     |  27|          5|   14|         70|
    |output_r_d0           |  15|          3|   16|         48|
    |phi_ln13_1_reg_233    |   9|          2|   14|         28|
    |phi_ln13_reg_168      |   9|          2|   14|         28|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 251|         54|  253|        572|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln13_13_reg_789   |   5|   0|    5|          0|
    |add_ln13_reg_695      |   5|   0|    5|          0|
    |add_ln18_1_reg_845    |  16|   0|   16|          0|
    |add_ln18_2_reg_863    |  14|   0|   14|          0|
    |add_ln21_1_reg_826    |  16|   0|   16|          0|
    |add_ln26_1_reg_858    |  14|   0|   14|          0|
    |add_ln26_reg_840      |  14|   0|   14|          0|
    |ap_CS_fsm             |   9|   0|    9|          0|
    |depth_0_reg_212       |   5|   0|    5|          0|
    |depth_reg_808         |   5|   0|    5|          0|
    |empty_30_reg_711      |   5|   0|    5|          0|
    |empty_32_reg_726      |   5|   0|    5|          0|
    |empty_33_reg_795      |   5|   0|    5|          0|
    |empty_reg_705         |  10|   0|   10|          0|
    |height_0_reg_277      |   5|   0|    5|          0|
    |height_reg_835        |   5|   0|    5|          0|
    |i_count_0_reg_200     |  14|   0|   14|          0|
    |i_count_1_reg_266     |  14|   0|   14|          0|
    |i_count_2_reg_299     |  14|   0|   14|          0|
    |i_count_reg_821       |  14|   0|   14|          0|
    |indvars_iv10_reg_178  |  14|   0|   14|          0|
    |indvars_iv1_reg_158   |  14|   0|   14|          0|
    |indvars_iv2_reg_138   |   5|   0|    5|          0|
    |indvars_iv_reg_148    |   5|   0|    5|          0|
    |mul_ln13_1_reg_700    |  12|   0|   12|          0|
    |mul_ln13_reg_743      |  14|   0|   14|          0|
    |o_count_0_reg_188     |  16|   0|   16|          0|
    |o_count_1_reg_223     |  16|   0|   16|          0|
    |o_count_2_reg_255     |  14|   0|   14|          0|
    |o_count_3_reg_288     |  14|   0|   14|          0|
    |o_count_4_reg_309     |  14|   0|   14|          0|
    |o_count_5_reg_319     |  16|   0|   16|          0|
    |o_count_reg_244       |  14|   0|   14|          0|
    |p_cast4_reg_763       |   5|   0|   16|         11|
    |p_cast8_reg_753       |   5|   0|   16|         11|
    |phi_ln13_1_reg_233    |  14|   0|   14|          0|
    |phi_ln13_reg_168      |  14|   0|   14|          0|
    |sext_ln5_1_reg_684    |   7|   0|    7|          0|
    |trunc_ln13_1_reg_721  |   5|   0|    5|          0|
    |trunc_ln13_reg_689    |   5|   0|    5|          0|
    |zext_ln13_10_reg_800  |  10|   0|   14|          4|
    |zext_ln13_2_reg_738   |   7|   0|   14|          7|
    |zext_ln13_5_reg_748   |  12|   0|   16|          4|
    |zext_ln13_6_reg_768   |  10|   0|   14|          4|
    |zext_ln13_reg_731     |   5|   0|   14|          9|
    +----------------------+----+----+-----+-----------+
    |Total                 | 461|   0|  511|         50|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|input_depth        |  in |    7|   ap_none  |   input_depth   |    scalar    |
|input_height       |  in |    6|   ap_none  |   input_height  |    scalar    |
|input_width        |  in |    6|   ap_none  |   input_width   |    scalar    |
|input_r_address0   | out |   14|  ap_memory |     input_r     |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r     |     array    |
|input_r_q0         |  in |   16|  ap_memory |     input_r     |     array    |
|output_r_address0  | out |   14|  ap_memory |     output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d0        | out |   16|  ap_memory |     output_r    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

