
---------- Begin Simulation Statistics ----------
final_tick                               1182533916500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62704                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703248                       # Number of bytes of host memory used
host_op_rate                                    62887                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22912.15                       # Real time elapsed on the host
host_tick_rate                               51611657                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436673141                       # Number of instructions simulated
sim_ops                                    1440876887                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.182534                       # Number of seconds simulated
sim_ticks                                1182533916500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.442563                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              180701778                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           211489183                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13399626                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        281759967                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          27501170                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       28744714                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1243544                       # Number of indirect misses.
system.cpu0.branchPred.lookups              362624972                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2187499                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100282                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8741838                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329548687                       # Number of branches committed
system.cpu0.commit.bw_lim_events             41554530                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      118032174                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316569914                       # Number of instructions committed
system.cpu0.commit.committedOps            1318673481                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2179112811                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.605142                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.407322                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1568598403     71.98%     71.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    355531027     16.32%     88.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     82703355      3.80%     92.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     83615847      3.84%     95.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     32121792      1.47%     97.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6729726      0.31%     97.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5490752      0.25%     97.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2767379      0.13%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     41554530      1.91%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2179112811                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143635                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273941452                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405172474                       # Number of loads committed
system.cpu0.commit.membars                    4203721                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203727      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742077446     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833032      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407272748     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151186643     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318673481                       # Class of committed instruction
system.cpu0.commit.refs                     558459419                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316569914                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318673481                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.793273                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.793273                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            420713703                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4708170                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           176726423                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1464468012                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               764132519                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                998217164                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8752065                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             17572581                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7610700                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  362624972                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                249430693                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1439077016                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5050556                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1504873570                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26819706                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.153592                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         746939204                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         208202948                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.637397                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2199426151                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.685168                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.922262                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1151079775     52.34%     52.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               766418150     34.85%     87.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               142691754      6.49%     93.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               113982672      5.18%     98.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                19874699      0.90%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2753983      0.13%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  520718      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     435      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2103965      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2199426151                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      161542703                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8856589                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               345020839                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.604590                       # Inst execution rate
system.cpu0.iew.exec_refs                   625541545                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 170369953                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              345609811                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            452245764                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106196                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          7621676                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           171475422                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1436645527                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            455171592                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6506481                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1427417727                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2083030                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11163360                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8752065                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15491308                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       198042                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        27733383                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        50817                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8905                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8431162                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     47073290                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     18188477                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8905                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       731209                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8125380                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                657929317                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1415894018                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840835                       # average fanout of values written-back
system.cpu0.iew.wb_producers                553209979                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.599709                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1415970726                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1749755957                       # number of integer regfile reads
system.cpu0.int_regfile_writes              912125193                       # number of integer regfile writes
system.cpu0.ipc                              0.557640                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.557640                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205588      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            788968486     55.02%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848479      0.83%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100472      0.15%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.29% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           458421564     31.97%     88.26% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          168379567     11.74%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1433924208                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                56                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2642090                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001843                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 338733     12.82%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1922864     72.78%     85.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               380489     14.40%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1432360654                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5070055974                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1415893966                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1554626071                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1430335470                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1433924208                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310057                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      117972043                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           139425                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           325                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     20313707                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2199426151                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.651954                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.877406                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1209819131     55.01%     55.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          666448254     30.30%     85.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          225625409     10.26%     95.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           78779747      3.58%     99.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16115908      0.73%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1067820      0.05%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1104136      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             267621      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             198125      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2199426151                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.607346                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         18508667                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3746972                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           452245764                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          171475422                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1893                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2360968854                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4098986                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              377812537                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845211537                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14126187                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               774972236                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              13150781                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                46734                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1786077366                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1455547778                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          944170454                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                993733308                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              16286210                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8752065                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             44011057                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                98958913                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1786077322                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        144948                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5830                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30433900                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5820                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3574239821                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2893743317                       # The number of ROB writes
system.cpu0.timesIdled                       24186182                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1860                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.644189                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20266808                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            22358640                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2751951                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         29788050                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1060189                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1074460                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           14271                       # Number of indirect misses.
system.cpu1.branchPred.lookups               34319859                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47992                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099999                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1955915                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28126249                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3054810                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300675                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14146434                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120103227                       # Number of instructions committed
system.cpu1.commit.committedOps             122203406                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    442860541                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.275941                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.008508                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    389838088     88.03%     88.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27133603      6.13%     94.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9993467      2.26%     96.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7500858      1.69%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1767723      0.40%     98.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       922132      0.21%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2088757      0.47%     99.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       561103      0.13%     99.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3054810      0.69%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    442860541                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1799003                       # Number of function calls committed.
system.cpu1.commit.int_insts                116639745                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30181299                       # Number of loads committed
system.cpu1.commit.membars                    4200127                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200127      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76693392     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32281298     26.42%     92.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9028445      7.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122203406                       # Class of committed instruction
system.cpu1.commit.refs                      41309755                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120103227                       # Number of Instructions Simulated
system.cpu1.committedOps                    122203406                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.741075                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.741075                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            343910916                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               841941                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19297165                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             142868884                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                27197244                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 68259751                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1957020                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2082985                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4630535                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   34319859                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 24843495                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    415657573                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               476366                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     148331022                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5506112                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.076383                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          27544836                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21326997                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.330127                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         445955466                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.337324                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.751598                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               348695464     78.19%     78.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                62319751     13.97%     92.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20089385      4.50%     96.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12491604      2.80%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1649485      0.37%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  398899      0.09%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  310648      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     221      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           445955466                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        3359756                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2046251                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30064967                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.293458                       # Inst execution rate
system.cpu1.iew.exec_refs                    45223840                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11560256                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              281509661                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34263186                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100646                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2048000                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11966612                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          136306542                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33663584                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1972472                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            131855306                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1497586                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             10704534                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1957020                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             14675776                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        64481                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          921619                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        39616                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1460                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        10174                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4081887                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       838156                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1460                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       527376                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1518875                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 74569823                       # num instructions consuming a value
system.cpu1.iew.wb_count                    130505775                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.845796                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 63070895                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.290455                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     130560747                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               167334354                       # number of integer regfile reads
system.cpu1.int_regfile_writes               87836510                       # number of integer regfile writes
system.cpu1.ipc                              0.267303                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.267303                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200225      3.14%      3.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             83844210     62.65%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36241698     27.08%     92.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9541499      7.13%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             133827778                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2443719                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.018260                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 327186     13.39%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1770305     72.44%     85.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               346224     14.17%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             132071256                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         716183855                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    130505763                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        150410777                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 130005670                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                133827778                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300872                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14103135                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           129142                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           197                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5876800                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    445955466                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.300092                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.759871                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          360756157     80.90%     80.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           56252045     12.61%     93.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17621322      3.95%     97.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6095131      1.37%     98.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3583701      0.80%     99.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             674167      0.15%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             612206      0.14%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             217075      0.05%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             143662      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      445955466                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.297848                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13553238                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1421278                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34263186                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11966612                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     98                       # number of misc regfile reads
system.cpu1.numCycles                       449315222                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1915737231                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              312950182                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81713691                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14256159                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30657523                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6189820                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                54000                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            179015312                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             140660031                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           94703232                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 67986142                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              11084899                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1957020                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             32370055                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12989541                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       179015300                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         34544                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               612                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 28934000                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           612                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   576155402                       # The number of ROB reads
system.cpu1.rob.rob_writes                  275800976                       # The number of ROB writes
system.cpu1.timesIdled                          75849                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         10427667                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2784149                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            13799464                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              95493                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1003034                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11919876                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      23714120                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       316847                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       191103                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     61766998                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5432425                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    123533671                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5623528                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1182533916500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9232129                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3741929                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8052170                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              337                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            248                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2687182                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2687177                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9232134                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           102                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     35633408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               35633408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1002319040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1002319040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              530                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11920003                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11920003    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            11920003                       # Request fanout histogram
system.membus.respLayer1.occupancy        61718585646                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         41658363350                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1182533916500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1182533916500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1182533916500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1182533916500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1182533916500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1182533916500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1182533916500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1182533916500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1182533916500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1182533916500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    292785214.285714                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   392124167.026727                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        32000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    968678000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1180484420000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2049496500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1182533916500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    220891793                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       220891793                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    220891793                       # number of overall hits
system.cpu0.icache.overall_hits::total      220891793                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28538900                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28538900                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28538900                       # number of overall misses
system.cpu0.icache.overall_misses::total     28538900                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 376565758498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 376565758498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 376565758498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 376565758498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    249430693                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    249430693                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    249430693                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    249430693                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.114416                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.114416                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.114416                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.114416                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13194.823854                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13194.823854                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13194.823854                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13194.823854                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1767                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               45                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.266667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26434667                       # number of writebacks
system.cpu0.icache.writebacks::total         26434667                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2104200                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2104200                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2104200                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2104200                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26434700                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26434700                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26434700                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26434700                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 330489536998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 330489536998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 330489536998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 330489536998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.105980                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.105980                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.105980                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.105980                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12502.110370                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12502.110370                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12502.110370                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12502.110370                       # average overall mshr miss latency
system.cpu0.icache.replacements              26434667                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    220891793                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      220891793                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28538900                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28538900                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 376565758498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 376565758498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    249430693                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    249430693                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.114416                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.114416                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13194.823854                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13194.823854                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2104200                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2104200                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26434700                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26434700                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 330489536998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 330489536998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.105980                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.105980                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12502.110370                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12502.110370                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1182533916500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999960                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          247325061                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26434667                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.356088                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999960                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        525296085                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       525296085                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1182533916500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    519923203                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       519923203                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    519923203                       # number of overall hits
system.cpu0.dcache.overall_hits::total      519923203                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     49731669                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      49731669                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     49731669                       # number of overall misses
system.cpu0.dcache.overall_misses::total     49731669                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1360791718319                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1360791718319                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1360791718319                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1360791718319                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    569654872                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    569654872                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    569654872                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    569654872                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.087301                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.087301                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.087301                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.087301                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27362.679469                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27362.679469                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27362.679469                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27362.679469                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8851571                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       735558                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           221821                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6070                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    39.904116                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   121.179242                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32619494                       # number of writebacks
system.cpu0.dcache.writebacks::total         32619494                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     18020942                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     18020942                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     18020942                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     18020942                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31710727                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31710727                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31710727                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31710727                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 634036143998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 634036143998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 634036143998                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 634036143998                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.055667                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.055667                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.055667                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.055667                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19994.374270                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19994.374270                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19994.374270                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19994.374270                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32619494                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    379869632                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      379869632                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     38602441                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     38602441                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 924577566500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 924577566500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    418472073                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    418472073                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.092246                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.092246                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23951.272058                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23951.272058                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10699030                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10699030                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27903411                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27903411                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 506181206000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 506181206000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066679                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066679                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18140.477736                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18140.477736                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    140053571                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     140053571                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11129228                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11129228                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 436214151819                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 436214151819                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151182799                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151182799                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.073614                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.073614                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 39195.364837                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39195.364837                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7321912                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7321912                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3807316                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3807316                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 127854937998                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 127854937998                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025184                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025184                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 33581.383315                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33581.383315                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3046                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3046                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          887                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          887                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6629500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6629500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.225528                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.225528                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7474.069899                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7474.069899                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          873                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          873                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       662000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       662000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003560                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003560                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 47285.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 47285.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3716                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3716                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       613000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       613000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3861                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3861                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037555                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037555                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4227.586207                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4227.586207                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       468000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       468000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.037555                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037555                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3227.586207                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3227.586207                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1190625                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1190625                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       909657                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       909657                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  90500554500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  90500554500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100282                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100282                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.433112                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.433112                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 99488.658362                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 99488.658362                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       909657                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       909657                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  89590897500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  89590897500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.433112                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.433112                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 98488.658362                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 98488.658362                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1182533916500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999359                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          553741093                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32620147                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.975432                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999359                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1176146075                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1176146075                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1182533916500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26332635                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            30175486                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               64417                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              941123                       # number of demand (read+write) hits
system.l2.demand_hits::total                 57513661                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26332635                       # number of overall hits
system.l2.overall_hits::.cpu0.data           30175486                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              64417                       # number of overall hits
system.l2.overall_hits::.cpu1.data             941123                       # number of overall hits
system.l2.overall_hits::total                57513661                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            102065                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2443477                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             19587                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1684622                       # number of demand (read+write) misses
system.l2.demand_misses::total                4249751                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           102065                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2443477                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            19587                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1684622                       # number of overall misses
system.l2.overall_misses::total               4249751                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   9734138920                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 252900001309                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1900163980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 185323718389                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     449858022598                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   9734138920                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 252900001309                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1900163980                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 185323718389                       # number of overall miss cycles
system.l2.overall_miss_latency::total    449858022598                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26434700                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32618963                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           84004                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2625745                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             61763412                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26434700                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32618963                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          84004                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2625745                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            61763412                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003861                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.074910                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.233167                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.641579                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068807                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003861                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.074910                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.233167                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.641579                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068807                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 95371.958262                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103500.053943                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97011.486190                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110009.081200                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105855.148360                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 95371.958262                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103500.053943                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97011.486190                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110009.081200                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105855.148360                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             477233                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     12159                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      39.249363                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6253531                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3741929                       # number of writebacks
system.l2.writebacks::total                   3741929                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            639                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         290595                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            449                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         157368                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              449051                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           639                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        290595                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           449                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        157368                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             449051                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       101426                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2152882                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        19138                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1527254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3800700                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       101426                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2152882                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        19138                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1527254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8249172                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12049872                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8675277923                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 209748138894                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1679778983                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 156753595450                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 376856791250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8675277923                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 209748138894                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1679778983                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 156753595450                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 792361543484                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1169218334734                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003837                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.066001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.227822                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.581646                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.061536                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003837                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.066001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.227822                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.581646                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.195097                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 85533.077544                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97426.676842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87771.918853                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102637.541267                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99154.574486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 85533.077544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97426.676842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87771.918853                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102637.541267                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 96053.463728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97031.597907                       # average overall mshr miss latency
system.l2.replacements                       17267076                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8615477                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8615477                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8615477                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8615477                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     52835332                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         52835332                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     52835332                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     52835332                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8249172                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8249172                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 792361543484                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 792361543484                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 96053.463728                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96053.463728                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 53                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       541000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       151500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       692500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               66                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.842105                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.803030                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 16906.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7214.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13066.037736                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           32                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            53                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       644500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       413500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1058000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.842105                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.803030                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20140.625000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19690.476190                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19962.264151                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       100500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       120000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20100                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3011507                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           357274                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3368781                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1704488                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1219538                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2924026                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 175761671846                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 131170255909                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  306931927755                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4715995                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1576812                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6292807                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.361427                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.773420                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.464662                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103116.989880                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107557.333932                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104968.946157                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       161104                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        81273                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           242377                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1543384                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1138265                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2681649                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 146690861887                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 112065621935                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 258756483822                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.327266                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.721877                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.426145                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95044.954390                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98453.015717                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96491.555689                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26332635                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         64417                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26397052                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       102065                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        19587                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           121652                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   9734138920                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1900163980                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11634302900                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26434700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        84004                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26518704                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003861                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.233167                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004587                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 95371.958262                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97011.486190                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95635.936113                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          639                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          449                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1088                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       101426                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        19138                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       120564                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8675277923                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1679778983                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10355056906                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003837                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.227822                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004546                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 85533.077544                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87771.918853                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85888.465097                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     27163979                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       583849                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          27747828                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       738989                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       465084                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1204073                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  77138329463                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  54153462480                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 131291791943                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27902968                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1048933                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28951901                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.026484                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.443388                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.041589                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104383.596323                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 116438.025131                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109039.727610                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       129491                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        76095                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       205586                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       609498                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       388989                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       998487                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  63057277007                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  44687973515                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 107745250522                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.021843                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.370843                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.034488                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 103457.725878                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 114882.357894                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 107908.516107                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          125                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           60                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               185                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          114                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           59                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             173                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4474497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      3132497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7606994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          239                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          119                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           358                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.476987                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.495798                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.483240                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 39249.973684                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 53093.169492                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 43971.063584                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           40                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           32                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           72                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           74                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           27                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          101                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1466246                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       560498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2026744                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.309623                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.226891                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.282123                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19814.135135                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20759.185185                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20066.772277                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1182533916500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1182533916500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999936                       # Cycle average of tags in use
system.l2.tags.total_refs                   130883872                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  17267332                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.579855                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.199634                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.426012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.247413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.048822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.449244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.628812                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.409369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.069156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.160116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000763                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.022644                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.337950                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            55                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.859375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.140625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1002984652                       # Number of tag accesses
system.l2.tags.data_accesses               1002984652                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1182533916500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6491264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     138045632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1224896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      97897856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    519176192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          762835840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6491264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1224896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7716160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    239483456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       239483456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         101426                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2156963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          19139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1529654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8112128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11919310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3741929                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3741929                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5489284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        116737144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1035823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         82786510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    439037041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             645085802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5489284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1035823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6525107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      202517199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            202517199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      202517199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5489284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       116737144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1035823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        82786510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    439037041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            847603001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3719104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    101426.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2121432.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     19139.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1521589.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8107062.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005041906250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       227462                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       227462                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            20867557                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3505876                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11919311                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3741929                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11919311                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3741929                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  48663                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 22825                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            700511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            705175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            749964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            928747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            740663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            749390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            736982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            709333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            703318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            696753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           873280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           714071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           743837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           700145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           699840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           718639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            229426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            229938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            230103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            230014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            230417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           238942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           242242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           233567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           231836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232806                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 531528463307                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                59353240000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            754103113307                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44776.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63526.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        18                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8710363                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1715547                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              11919311                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3741929                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2125260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2175930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1425817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  971125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  541386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  467199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  413667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  369321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  328601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  296443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 383660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1244696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 473048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 190881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 158458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 133894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 106664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  57959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  22905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  77860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 144201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 187778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 212066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 227177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 236525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 243600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 250058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 255748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 263630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 255689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 254399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 249676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 240072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 235490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     41                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5163807                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    193.217768                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   124.897780                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.804618                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2308753     44.71%     44.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1907673     36.94%     81.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       282797      5.48%     87.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       137629      2.67%     89.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        93047      1.80%     91.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        72092      1.40%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        48041      0.93%     93.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        47287      0.92%     94.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       266488      5.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5163807                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       227462                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.187284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.718555                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    306.954030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       227457    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        227462                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       227462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.350322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.323588                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.996363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           195691     86.03%     86.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4262      1.87%     87.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16492      7.25%     95.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6194      2.72%     97.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2580      1.13%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1113      0.49%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              538      0.24%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              315      0.14%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              118      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               79      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               36      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               18      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               18      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        227462                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              759721472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3114432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238020928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               762835904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            239483456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       642.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       201.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    645.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    202.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1182533898500                       # Total gap between requests
system.mem_ctrls.avgGap                      75507.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6491264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    135771648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1224896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     97381696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    518851968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238020928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5489283.571005297825                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 114814168.207411408424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1035823.144612529199                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 82350023.657862678170                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 438762864.016340494156                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 201280423.909093022346                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       101426                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2156963                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        19139                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1529654                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8112129                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3741929                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4452846539                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 120230766234                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    873420287                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  93030666710                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 535515413537                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 28336611455245                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     43902.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55740.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45635.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60818.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66014.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7572728.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18407948160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           9784045095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         41768164620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9771098760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     93347835360.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     217995218070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     270518103840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       661592413905                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        559.470138                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 700908578565                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  39487240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 442138097935                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          18461690940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9812602470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         42988262100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9642483180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     93347835360.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     314907770040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     188907533760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       678068177850                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        573.402732                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 487623265843                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  39487240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 655423410657                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11265609058.823530                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   55986509370.777008                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     95.29%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        93000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 455635141000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   224957146500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 957576770000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1182533916500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     24750959                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        24750959                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     24750959                       # number of overall hits
system.cpu1.icache.overall_hits::total       24750959                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        92536                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         92536                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        92536                       # number of overall misses
system.cpu1.icache.overall_misses::total        92536                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3059763500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3059763500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3059763500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3059763500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     24843495                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     24843495                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     24843495                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     24843495                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003725                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003725                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003725                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003725                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 33065.655529                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 33065.655529                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 33065.655529                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 33065.655529                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        83973                       # number of writebacks
system.cpu1.icache.writebacks::total            83973                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8531                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8531                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8531                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8531                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        84005                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        84005                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        84005                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        84005                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2749495000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2749495000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2749495000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2749495000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003381                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003381                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003381                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003381                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 32730.135111                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 32730.135111                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 32730.135111                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 32730.135111                       # average overall mshr miss latency
system.cpu1.icache.replacements                 83973                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     24750959                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       24750959                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        92536                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        92536                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3059763500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3059763500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     24843495                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     24843495                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003725                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003725                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 33065.655529                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 33065.655529                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8531                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8531                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        84005                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        84005                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2749495000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2749495000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003381                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003381                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 32730.135111                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 32730.135111                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1182533916500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.222112                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           24482644                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            83973                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           291.553761                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        299592000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.222112                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975691                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975691                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         49770995                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        49770995                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1182533916500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     33603040                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        33603040                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     33603040                       # number of overall hits
system.cpu1.dcache.overall_hits::total       33603040                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7912297                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7912297                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7912297                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7912297                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 540713776981                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 540713776981                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 540713776981                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 540713776981                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41515337                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41515337                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41515337                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41515337                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.190587                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.190587                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.190587                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.190587                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68338.407542                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68338.407542                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68338.407542                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68338.407542                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3966320                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       901943                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            68465                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7296                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.932082                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   123.621573                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2625703                       # number of writebacks
system.cpu1.dcache.writebacks::total          2625703                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6057351                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6057351                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6057351                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6057351                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1854946                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1854946                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1854946                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1854946                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 128561867744                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 128561867744                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 128561867744                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 128561867744                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044681                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044681                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044681                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044681                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 69307.606660                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 69307.606660                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 69307.606660                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 69307.606660                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2625703                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     28252978                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       28252978                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4234353                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4234353                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 283743584000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 283743584000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32487331                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32487331                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.130339                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.130339                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 67009.903048                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 67009.903048                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3185052                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3185052                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1049301                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1049301                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  62592636000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  62592636000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032299                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032299                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 59651.745305                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 59651.745305                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5350062                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5350062                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3677944                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3677944                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 256970192981                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 256970192981                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9028006                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9028006                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.407393                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.407393                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69867.891676                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69867.891676                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2872299                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2872299                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       805645                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       805645                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  65969231744                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  65969231744                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.089238                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.089238                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 81883.747487                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 81883.747487                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          171                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          171                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7666500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7666500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.352577                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.352577                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44833.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44833.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          126                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          126                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3274500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3274500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.092784                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.092784                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 72766.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72766.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          346                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          346                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          105                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          105                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       557000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       557000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.232816                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.232816                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5304.761905                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5304.761905                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          104                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          104                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       454000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       454000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.230599                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.230599                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4365.384615                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4365.384615                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1328169                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1328169                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       771830                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       771830                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  72723801000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  72723801000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099999                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099999                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.367538                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.367538                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 94222.563259                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 94222.563259                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       771830                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       771830                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  71951971000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  71951971000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.367538                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.367538                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 93222.563259                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 93222.563259                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1182533916500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.315963                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           37556233                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2626665                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.298067                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        299603500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.315963                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.947374                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.947374                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89859238                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89859238                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1182533916500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          55471461                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12357406                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     53148360                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13525147                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13313191                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             349                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           248                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            597                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6293757                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6293757                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26518705                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28952757                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          358                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          358                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79304066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97859279                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       251982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7878527                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             185293854                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3383639424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4175261312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     10750528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    336092672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7905743936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        30582601                       # Total snoops (count)
system.tol2bus.snoopTraffic                 239599232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         92348834                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.066414                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.257181                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               86406656     93.57%     93.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5751075      6.23%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 191103      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           92348834                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       123532423989                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48934092717                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39684274418                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3943197668                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         126291429                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1247223977000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 662456                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707300                       # Number of bytes of host memory used
host_op_rate                                   664321                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2322.84                       # Real time elapsed on the host
host_tick_rate                               27849582                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1538776498                       # Number of instructions simulated
sim_ops                                    1543110711                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.064690                       # Number of seconds simulated
sim_ticks                                 64690060500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.620612                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               26480396                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            26581242                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3464059                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         32890170                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             23652                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          39382                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15730                       # Number of indirect misses.
system.cpu0.branchPred.lookups               33027051                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6921                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2085                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3404543                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  14218604                       # Number of branches committed
system.cpu0.commit.bw_lim_events               608114                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         132050                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       40968140                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            51809553                       # Number of instructions committed
system.cpu0.commit.committedOps              51873219                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    116064463                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.446935                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.036831                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     86035083     74.13%     74.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     19581408     16.87%     91.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      5955953      5.13%     96.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1500384      1.29%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1222558      1.05%     98.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       860005      0.74%     99.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       283122      0.24%     99.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        17836      0.02%     99.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       608114      0.52%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    116064463                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               41925                       # Number of function calls committed.
system.cpu0.commit.int_insts                 51753080                       # Number of committed integer instructions.
system.cpu0.commit.loads                     10940327                       # Number of loads committed
system.cpu0.commit.membars                      95561                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        95984      0.19%      0.19% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        35692330     68.81%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4619      0.01%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     69.01% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10942012     21.09%     90.10% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5134843      9.90%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         51873219                       # Class of committed instruction
system.cpu0.commit.refs                      16077477                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   51809553                       # Number of Instructions Simulated
system.cpu0.committedOps                     51873219                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.483270                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.483270                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             30236596                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                60493                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            24018430                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             104119718                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12603028                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 75858650                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3405769                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               134762                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1189773                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   33027051                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  8284733                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    109741331                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                77399                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          677                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     114902721                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 249                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          810                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                6930834                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.256706                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10085332                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          26504048                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.893093                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         123293816                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.935858                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.766486                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                33368855     27.06%     27.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                69448950     56.33%     83.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                16421406     13.32%     96.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3730737      3.03%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   75020      0.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   15978      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  163297      0.13%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   14844      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   54729      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           123293816                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1883                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1345                       # number of floating regfile writes
system.cpu0.idleCycles                        5363307                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3847673                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                22248914                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.638807                       # Inst execution rate
system.cpu0.iew.exec_refs                    26767680                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   8128656                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               15478579                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             18973347                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             80584                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2290577                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            10112421                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           92794215                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             18639024                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2601077                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             82187129                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                113216                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3395654                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3405769                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3627605                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        47269                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            6676                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          135                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          310                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      8033020                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4975271                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           310                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1703646                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2144027                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 42764528                       # num instructions consuming a value
system.cpu0.iew.wb_count                     78523942                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.751364                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 32131747                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.610335                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      80088776                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               120686856                       # number of integer regfile reads
system.cpu0.int_regfile_writes               49675187                       # number of integer regfile writes
system.cpu0.ipc                              0.402695                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.402695                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            97107      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             57171386     67.43%     67.54% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5760      0.01%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1395      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                850      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     67.55% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            18922190     22.32%     89.87% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8588159     10.13%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            423      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           274      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              84788206                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2238                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4451                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2186                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2377                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     332691                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003924                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 282923     85.04%     85.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   193      0.06%     85.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     32      0.01%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     85.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 25955      7.80%     92.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                23559      7.08%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               7      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              85021552                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         293454606                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     78521756                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        133713115                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  92554227                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 84788206                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             239988                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       40920998                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           256138                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        107938                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     19282331                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    123293816                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.687692                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.947592                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           65243202     52.92%     52.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           40752318     33.05%     85.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11840746      9.60%     95.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2766628      2.24%     97.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1932316      1.57%     99.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             342681      0.28%     99.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             316295      0.26%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              82967      0.07%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              16663      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      123293816                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.659025                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            94673                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            2752                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            18973347                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           10112421                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3221                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                       128657123                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      723002                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               20258885                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             32478523                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                711945                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                16094298                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               1639373                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                12479                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            148733934                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              99315620                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           60225699                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 72869156                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                667668                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3405769                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              3687357                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                27747180                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1967                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       148731967                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6978351                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             79040                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2972906                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         79102                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   208286060                       # The number of ROB reads
system.cpu0.rob.rob_writes                  192913302                       # The number of ROB writes
system.cpu0.timesIdled                          73658                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  989                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.496779                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               24962343                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            25088594                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2487285                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         28272719                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             16055                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          18121                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2066                       # Number of indirect misses.
system.cpu1.branchPred.lookups               28356940                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          777                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1565                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2476860                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  14060212                       # Number of branches committed
system.cpu1.commit.bw_lim_events               939109                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         136859                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       33569463                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            50293804                       # Number of instructions committed
system.cpu1.commit.committedOps              50360605                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    104561152                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.481638                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.157913                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     77258395     73.89%     73.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     17943244     17.16%     91.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4350768      4.16%     95.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1910617      1.83%     97.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       661300      0.63%     97.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1194577      1.14%     98.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       268977      0.26%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        34165      0.03%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       939109      0.90%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    104561152                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               10769                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50243950                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10825256                       # Number of loads committed
system.cpu1.commit.membars                     100445                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       100445      0.20%      0.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35211817     69.92%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10826821     21.50%     91.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4221102      8.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         50360605                       # Class of committed instruction
system.cpu1.commit.refs                      15047923                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   50293804                       # Number of Instructions Simulated
system.cpu1.committedOps                     50360605                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.218130                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.218130                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             28491335                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                10798                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            23008128                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              92127585                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11402669                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66929385                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2477357                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                22234                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1058188                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   28356940                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9568924                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     97840825                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                68062                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     100313151                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4975564                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.254190                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10030285                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          24978398                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.899200                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         110358934                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.911750                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.744950                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                31238662     28.31%     28.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                60735358     55.03%     83.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                15909751     14.42%     97.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2275322      2.06%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   46354      0.04%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    8071      0.01%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   66655      0.06%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   16807      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   61954      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           110358934                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1199238                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2797301                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                20764244                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.679269                       # Inst execution rate
system.cpu1.iew.exec_refs                    23877448                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6620195                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               14349197                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             17519080                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             67434                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1420955                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7797941                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           83880146                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17257253                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2025071                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             75778021                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                115251                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3095614                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2477357                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3301036                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        36035                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             161                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6693824                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3575274                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1001297                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1796004                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 40689488                       # num instructions consuming a value
system.cpu1.iew.wb_count                     73205565                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.744031                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30274259                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.656210                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      74388037                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               111334826                       # number of integer regfile reads
system.cpu1.int_regfile_writes               46948783                       # number of integer regfile writes
system.cpu1.ipc                              0.450830                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.450830                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           100942      0.13%      0.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             53420957     68.66%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 213      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            17486594     22.48%     91.27% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6794106      8.73%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              77803092                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     370236                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004759                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 345350     93.28%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     93.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 23511      6.35%     99.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1375      0.37%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              78072386                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         266559873                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     73205565                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        117399687                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  83658722                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 77803092                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             221424                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       33519541                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           224519                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         84565                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     13900429                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    110358934                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.705000                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.988967                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           58397560     52.92%     52.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           36030289     32.65%     85.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10564269      9.57%     95.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2276193      2.06%     97.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2253811      2.04%     99.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             330340      0.30%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             413555      0.37%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              75924      0.07%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              16993      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      110358934                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.697422                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           122595                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           17468                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            17519080                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7797941                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    497                       # number of misc regfile reads
system.cpu1.numCycles                       111558172                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17744895                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               18502051                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             32019084                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                511692                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13928012                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2152325                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                11074                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            131916915                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              88493613                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55216543                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 64908825                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                180769                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2477357                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              3422015                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                23197459                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       131916915                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       7120674                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             67501                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2659263                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         67965                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   187549225                       # The number of ROB reads
system.cpu1.rob.rob_writes                  173658691                       # The number of ROB writes
system.cpu1.timesIdled                          14663                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2086859                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                67393                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2185170                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                116490                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2316208                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4608335                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        38509                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        27887                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2126517                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1894970                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4253427                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1922857                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  64690060500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2146680                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       924700                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1367545                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2000                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1238                       # Transaction distribution
system.membus.trans_dist::ReadExReq            165480                       # Transaction distribution
system.membus.trans_dist::ReadExResp           165463                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2146677                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           695                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6920478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6920478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    207157952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               207157952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2633                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2316090                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2316090    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2316090                       # Request fanout histogram
system.membus.respLayer1.occupancy        11946523250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8782711812                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    64690060500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  64690060500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  64690060500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  64690060500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  64690060500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    64690060500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  64690060500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  64690060500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  64690060500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  64690060500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                186                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           93                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    3887607.526882                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   11236820.229923                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           93    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     67641500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             93                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    64328513000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    361547500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  64690060500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      8207416                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8207416                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      8207416                       # number of overall hits
system.cpu0.icache.overall_hits::total        8207416                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77315                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77315                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77315                       # number of overall misses
system.cpu0.icache.overall_misses::total        77315                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   4393005995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4393005995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   4393005995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4393005995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      8284731                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8284731                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      8284731                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8284731                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.009332                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.009332                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.009332                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.009332                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 56819.582164                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56819.582164                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 56819.582164                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56819.582164                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        14930                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              264                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.553030                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72017                       # number of writebacks
system.cpu0.icache.writebacks::total            72017                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5283                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5283                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5283                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5283                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72032                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72032                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72032                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72032                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4062164995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4062164995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4062164995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4062164995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.008695                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.008695                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.008695                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.008695                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 56393.894311                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56393.894311                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 56393.894311                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56393.894311                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72017                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      8207416                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8207416                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77315                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77315                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   4393005995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4393005995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      8284731                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8284731                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.009332                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.009332                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 56819.582164                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56819.582164                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5283                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5283                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72032                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72032                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4062164995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4062164995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.008695                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.008695                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 56393.894311                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56393.894311                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  64690060500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.996135                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8280878                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72063                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           114.911647                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.996135                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999879                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999879                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         16641493                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        16641493                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  64690060500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16191528                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16191528                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16191528                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16191528                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      7339561                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       7339561                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      7339561                       # number of overall misses
system.cpu0.dcache.overall_misses::total      7339561                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 395274048849                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 395274048849                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 395274048849                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 395274048849                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     23531089                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23531089                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     23531089                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23531089                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.311909                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.311909                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.311909                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.311909                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 53855.271296                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53855.271296                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 53855.271296                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53855.271296                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3523960                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        45691                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            56851                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            532                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    61.985893                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.885338                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1044129                       # number of writebacks
system.cpu0.dcache.writebacks::total          1044129                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6293454                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6293454                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6293454                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6293454                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1046107                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1046107                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1046107                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1046107                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  54980565486                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  54980565486                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  54980565486                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  54980565486                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044456                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044456                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044456                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044456                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 52557.305788                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52557.305788                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 52557.305788                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52557.305788                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1044129                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     12654393                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       12654393                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5774622                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5774622                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 317805048500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 317805048500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     18429015                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     18429015                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.313344                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.313344                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 55034.779506                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 55034.779506                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4985139                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4985139                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       789483                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       789483                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  43235414000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  43235414000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.042839                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.042839                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 54764.211516                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 54764.211516                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3537135                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3537135                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1564939                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1564939                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  77469000349                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  77469000349                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5102074                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5102074                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.306726                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.306726                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 49502.888195                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49502.888195                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1308315                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1308315                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       256624                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       256624                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  11745151486                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  11745151486                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.050298                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.050298                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45767.938642                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45767.938642                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        32770                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        32770                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          668                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          668                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     22816000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     22816000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        33438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        33438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.019977                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.019977                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 34155.688623                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 34155.688623                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          600                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          600                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           68                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           68                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1323000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1323000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002034                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002034                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 19455.882353                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19455.882353                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        32075                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        32075                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          907                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          907                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      8729500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      8729500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        32982                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        32982                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.027500                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027500                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9624.586549                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9624.586549                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          905                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          905                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7829500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7829500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.027439                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.027439                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8651.381215                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8651.381215                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        95500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        95500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        90500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        90500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1413                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1413                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          672                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          672                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      7959000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      7959000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2085                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2085                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.322302                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.322302                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 11843.750000                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 11843.750000                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          672                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          672                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      7287000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      7287000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.322302                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.322302                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 10843.750000                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 10843.750000                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  64690060500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.978509                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17306178                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1045746                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.549122                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.978509                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999328                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999328                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48244902                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48244902                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  64690060500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               30346                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              502487                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5969                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              488515                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1027317                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              30346                       # number of overall hits
system.l2.overall_hits::.cpu0.data             502487                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5969                       # number of overall hits
system.l2.overall_hits::.cpu1.data             488515                       # number of overall hits
system.l2.overall_hits::total                 1027317                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             41677                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            537954                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8689                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            504184                       # number of demand (read+write) misses
system.l2.demand_misses::total                1092504                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            41677                       # number of overall misses
system.l2.overall_misses::.cpu0.data           537954                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8689                       # number of overall misses
system.l2.overall_misses::.cpu1.data           504184                       # number of overall misses
system.l2.overall_misses::total               1092504                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3618744499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  47927329992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    800991999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  44799987993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      97147054483                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3618744499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  47927329992                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    800991999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  44799987993                       # number of overall miss cycles
system.l2.overall_miss_latency::total     97147054483                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72023                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1040441                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           14658                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          992699                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2119821                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72023                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1040441                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          14658                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         992699                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2119821                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.578662                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.517044                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.592782                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.507892                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.515376                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.578662                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.517044                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.592782                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.507892                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.515376                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86828.334549                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 89091.874012                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92184.601105                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 88856.425418                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88921.463430                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86828.334549                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 89091.874012                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92184.601105                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 88856.425418                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88921.463430                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               1785                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        40                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      44.625000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    540268                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              924700                       # number of writebacks
system.l2.writebacks::total                    924700                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1151                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         153547                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            251                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         142917                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              297866                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1151                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        153547                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           251                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        142917                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             297866                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        40526                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       384407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8438                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       361267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            794638                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        40526                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       384407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8438                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       361267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1528730                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2323368                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3140323001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  35707659497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    702695004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  33685221998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  73235899500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3140323001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  35707659497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    702695004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  33685221998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 121291731598                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 194527631098                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.562681                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.369465                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.575658                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.363924                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.374861                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.562681                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.369465                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.575658                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.363924                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.096021                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77489.093446                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92890.242626                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83277.435885                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93241.901414                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92162.594162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77489.093446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92890.242626                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83277.435885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93241.901414                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79341.500198                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83726.568971                       # average overall mshr miss latency
system.l2.replacements                        4197990                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       934083                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           934083                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       934083                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       934083                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1156513                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1156513                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1156513                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1156513                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1528730                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1528730                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 121291731598                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 121291731598                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79341.500198                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79341.500198                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              40                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   61                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           139                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           248                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                387                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1047500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1064000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2111500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          160                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          288                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              448                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.868750                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.861111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.863839                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7535.971223                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4290.322581                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5456.072351                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          139                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          247                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           386                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2782000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      4914000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      7696000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.868750                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.857639                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.861607                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20014.388489                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19894.736842                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19937.823834                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           166                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                184                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          120                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           55                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              175                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       824000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       238000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1062000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          286                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           73                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            359                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.419580                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.753425                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.487465                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6866.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4327.272727                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6068.571429                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          120                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           55                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          175                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2421500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1102000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3523500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.419580                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.753425                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.487465                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20179.166667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20036.363636                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20134.285714                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           147028                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           138058                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                285086                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         105907                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          82448                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              188355                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   9690424494                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   7643026495                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17333450989                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       252935                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       220506                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            473441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.418712                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.373904                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.397843                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 91499.376755                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 92701.175226                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92025.435953                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        18750                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         4755                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            23505                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        87157                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        77693                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         164850                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   7534906998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6558784996                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14093691994                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.344583                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.352340                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.348195                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86452.115126                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 84419.252648                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85494.036967                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         30346                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5969                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              36315                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        41677                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8689                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            50366                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3618744499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    800991999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4419736498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        14658                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          86681                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.578662                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.592782                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.581050                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86828.334549                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92184.601105                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87752.382520                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1151                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          251                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1402                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        40526                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8438                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        48964                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3140323001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    702695004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3843018005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.562681                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.575658                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.564876                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77489.093446                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83277.435885                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78486.602504                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       355459                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       350457                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            705916                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       432047                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       421736                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          853783                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  38236905498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  37156961498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  75393866996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       787506                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       772193                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1559699                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.548627                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.546154                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.547402                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 88501.726659                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 88104.789484                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88305.654945                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       134797                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       138162                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       272959                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       297250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       283574                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       580824                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  28172752499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27126437002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  55299189501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.377457                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.367232                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.372395                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94777.973083                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95659.111914                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95208.168913                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1417                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           67                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1484                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1536                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           62                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1598                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     61494500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       652000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     62146500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2953                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          129                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3082                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.520149                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.480620                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.518494                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 40035.481771                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 10516.129032                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 38890.175219                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          931                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            9                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          940                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          605                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           53                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          658                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     12347963                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1021999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     13369962                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.204876                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.410853                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.213498                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20409.856198                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19283                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20319.091185                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  64690060500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  64690060500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.997197                       # Cycle average of tags in use
system.l2.tags.total_refs                     5432076                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4200441                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.293216                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.300563                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.759741                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.586408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.129779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.961659                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    31.259048                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.364071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.011871                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.071663                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.061901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.488423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999956                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  37914825                       # Number of tag accesses
system.l2.tags.data_accesses                 37914825                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  64690060500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2594304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      24646080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        540032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      23127168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     97069312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          147976896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2594304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       540032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3134336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59180800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59180800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          40536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         385095                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8438                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         361362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1516708                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2312139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       924700                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             924700                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         40103595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        380987122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8347990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        357507287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1500529003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2287474998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     40103595                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8347990                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         48451586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      914836059                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            914836059                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      914836059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        40103595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       380987122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8347990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       357507287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1500529003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3202311057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    922916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     40537.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    381380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8438.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    359778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1514881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000066445250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        52309                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        52309                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4655306                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             875656                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2312140                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     924700                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2312140                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   924700                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   7126                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1784                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            139385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            152360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            141592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            139247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            161616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            145005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            145803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            135761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            144526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            136350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           167893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           144461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           139915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           134258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           136199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           140643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             55384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             55802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             54581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             60718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             58993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             58993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             57537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            60080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            61422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            56491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            56694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56366                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  70816649054                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11525070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            114035661554                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30722.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49472.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1858871                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  838580                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2312140                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               924700                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  449325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  461395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  397257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  316291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  232913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  157521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  102256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   69541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   45182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   28877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  17830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  11452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   6771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   3807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  36192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  51333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  54293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  56046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  57233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  58427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  59141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  61068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  66308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  56243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  55370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  54933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  54103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  53772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  53496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       530470                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    389.440247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   245.241744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   368.429085                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        87282     16.45%     16.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       195339     36.82%     53.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        69130     13.03%     66.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        31980      6.03%     72.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12318      2.32%     74.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7625      1.44%     76.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5613      1.06%     77.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4866      0.92%     78.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       116317     21.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       530470                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        52309                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.063201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.379208                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     35.120882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           2883      5.51%      5.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         21989     42.04%     47.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          7602     14.53%     62.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          9098     17.39%     79.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          7118     13.61%     93.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          1025      1.96%     95.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          614      1.17%     96.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          458      0.88%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          345      0.66%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159          267      0.51%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175          233      0.45%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191          126      0.24%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207          135      0.26%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           82      0.16%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           72      0.14%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           45      0.09%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271           33      0.06%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287           47      0.09%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303           39      0.07%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319           47      0.09%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335           15      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351           13      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            9      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::432-447            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         52309                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        52309                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.643484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.528037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.099481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            27479     52.53%     52.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1570      3.00%     55.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6881     13.15%     68.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6355     12.15%     80.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4393      8.40%     89.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             2635      5.04%     94.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             1441      2.75%     97.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              833      1.59%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              396      0.76%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              168      0.32%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              104      0.20%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               33      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               13      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         52309                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              147520896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  456064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59066432                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               147976960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59180800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2280.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       913.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2287.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    914.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   64690032000                       # Total gap between requests
system.mem_ctrls.avgGap                      19985.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2594368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     24408320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       540032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     23025792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     96952384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59066432                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 40104584.536599718034                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 377311751.006941795349                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8347990.337711928412                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 355940183.422768652439                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1498721492.152569770813                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 913068121.183779120445                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        40537                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       385095                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8438                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       361362                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1516708                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       924700                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1462130030                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  19784153278                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    352074415                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  18732263609                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  73705040222                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1598108449922                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36069.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51374.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41724.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51837.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48595.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1728245.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1893320940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1006312560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8169909300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2423082240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5106429120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      27718397190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1499174880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        47816626230                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        739.164964                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3530969327                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2160080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  58999011173                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1894277700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1006821090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8287890660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2394523620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5106429120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      25965255600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2975504640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47630702430                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        736.290893                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7218464113                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2160080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  55311516387                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                550                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          276                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    32286637.681159                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   55963269.264330                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          276    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        30000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    312233500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            276                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    55778948500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8911112000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  64690060500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9553392                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9553392                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9553392                       # number of overall hits
system.cpu1.icache.overall_hits::total        9553392                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        15531                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         15531                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        15531                       # number of overall misses
system.cpu1.icache.overall_misses::total        15531                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    961231999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    961231999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    961231999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    961231999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9568923                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9568923                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9568923                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9568923                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001623                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001623                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001623                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001623                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61891.185307                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61891.185307                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61891.185307                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61891.185307                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          317                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    28.818182                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14658                       # number of writebacks
system.cpu1.icache.writebacks::total            14658                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          873                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          873                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          873                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          873                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        14658                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14658                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        14658                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14658                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    889690499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    889690499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    889690499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    889690499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001532                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001532                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001532                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001532                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 60696.582003                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60696.582003                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 60696.582003                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60696.582003                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14658                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9553392                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9553392                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        15531                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        15531                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    961231999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    961231999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9568923                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9568923                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001623                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001623                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61891.185307                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61891.185307                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          873                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          873                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        14658                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14658                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    889690499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    889690499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001532                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001532                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 60696.582003                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60696.582003                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  64690060500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9920370                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14690                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           675.314500                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19152504                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19152504                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  64690060500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     14139376                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14139376                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     14139376                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14139376                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7105292                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7105292                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7105292                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7105292                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 383348009737                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 383348009737                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 383348009737                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 383348009737                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     21244668                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21244668                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     21244668                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21244668                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.334451                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.334451                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.334451                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.334451                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 53952.463845                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 53952.463845                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 53952.463845                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 53952.463845                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2738436                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        54459                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            38810                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            757                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.560062                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.940555                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       992081                       # number of writebacks
system.cpu1.dcache.writebacks::total           992081                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6110689                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6110689                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6110689                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6110689                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       994603                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       994603                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       994603                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       994603                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  51519789446                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  51519789446                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  51519789446                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  51519789446                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046817                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046817                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046817                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046817                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 51799.350541                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 51799.350541                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 51799.350541                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 51799.350541                       # average overall mshr miss latency
system.cpu1.dcache.replacements                992081                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11350505                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11350505                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5707413                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5707413                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 316298370000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 316298370000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     17057918                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17057918                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.334590                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.334590                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 55418.868409                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 55418.868409                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4933892                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4933892                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       773521                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       773521                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  42075619500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  42075619500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.045347                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.045347                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 54394.928515                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 54394.928515                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2788871                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2788871                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1397879                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1397879                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  67049639737                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  67049639737                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4186750                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4186750                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.333882                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.333882                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 47965.267192                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 47965.267192                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1176797                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1176797                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       221082                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       221082                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   9444169946                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   9444169946                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052805                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052805                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 42717.950561                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 42717.950561                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        34112                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        34112                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          405                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          405                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     29112000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     29112000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        34517                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        34517                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011733                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011733                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 71881.481481                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 71881.481481                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          181                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          181                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          224                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          224                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     14766000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     14766000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006490                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006490                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 65919.642857                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65919.642857                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        33807                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        33807                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          525                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          525                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      3841000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3841000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        34332                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        34332                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.015292                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.015292                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7316.190476                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7316.190476                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          525                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          525                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      3319000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3319000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.015292                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.015292                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6321.904762                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6321.904762                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        67500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        67500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        64500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        64500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          856                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            856                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          709                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          709                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      8185499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      8185499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1565                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1565                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.453035                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.453035                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 11545.132581                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 11545.132581                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          709                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          709                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      7476499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      7476499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.453035                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.453035                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 10545.132581                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 10545.132581                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  64690060500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.738718                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15207004                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           994715                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.287800                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.738718                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.991835                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.991835                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         43624850                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        43624850                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  64690060500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1649986                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1858783                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1188802                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3273290                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2430579                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2001                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1422                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3423                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           474013                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          474013                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         86689                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1563297                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3082                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3082                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       216071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3135722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        43974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2981340                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6377107                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9218560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    133412480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1876224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    127025920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              271533184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6635371                       # Total snoops (count)
system.tol2bus.snoopTraffic                  59448704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8759103                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.227472                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.426727                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6794538     77.57%     77.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1936678     22.11%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  27887      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8759103                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4249615466                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1567787199                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         108407775                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1493686308                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22134704                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
