{
  "module_name": "dal_asic_id.h",
  "hash_id": "f9039cb7e8584f3515fe6b02aba25cc7112a3ca07b92354892424caad48f3091",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/include/dal_asic_id.h",
  "human_readable_source": " \n\n#ifndef __DAL_ASIC_ID_H__\n#define __DAL_ASIC_ID_H__\n\n \n\n \n#define SI_TAHITI_P_A0    0x01\n#define SI_TAHITI_P_B0    0x05\n#define SI_TAHITI_P_B1    0x06\n#define SI_PITCAIRN_PM_A0 0x14\n#define SI_PITCAIRN_PM_A1 0x15\n#define SI_CAPEVERDE_M_A0 0x28\n#define SI_CAPEVERDE_M_A1 0x29\n#define SI_OLAND_M_A0     0x3C\n#define SI_HAINAN_V_A0    0x46\n\n#define SI_UNKNOWN        0xFF\n\n#define ASIC_REV_IS_TAHITI_P(rev) \\\n\t((rev >= SI_TAHITI_P_A0) && (rev < SI_PITCAIRN_PM_A0))\n\n#define ASIC_REV_IS_PITCAIRN_PM(rev) \\\n\t((rev >= SI_PITCAIRN_PM_A0) && (rev < SI_CAPEVERDE_M_A0))\n\n#define ASIC_REV_IS_CAPEVERDE_M(rev) \\\n\t((rev >= SI_CAPEVERDE_M_A0) && (rev < SI_OLAND_M_A0))\n\n#define ASIC_REV_IS_OLAND_M(rev) \\\n\t((rev >= SI_OLAND_M_A0) && (rev < SI_HAINAN_V_A0))\n\n#define ASIC_REV_IS_HAINAN_V(rev) \\\n\t((rev >= SI_HAINAN_V_A0) && (rev < SI_UNKNOWN))\n\n \n#define\tCI_BONAIRE_M_A0 0x14\n#define\tCI_BONAIRE_M_A1\t0x15\n#define\tCI_HAWAII_P_A0\t0x28\n\n#define CI_UNKNOWN\t0xFF\n\n#define ASIC_REV_IS_BONAIRE_M(rev) \\\n\t((rev >= CI_BONAIRE_M_A0) && (rev < CI_HAWAII_P_A0))\n\n#define ASIC_REV_IS_HAWAII_P(rev) \\\n\t(rev >= CI_HAWAII_P_A0)\n\n \n#define KV_SPECTRE_A0 0x01\n\n \n#define KV_SPOOKY_A0 0x41\n\n \n#define KB_KALINDI_A0 0x81\n\n \n#define KB_KALINDI_A1 0x82\n\n \n#define BV_KALINDI_A2 0x85\n\n \n#define ML_GODAVARI_A0 0xA1\n\n \n#define ML_GODAVARI_A1 0xA2\n\n#define KV_UNKNOWN 0xFF\n\n#define ASIC_REV_IS_KALINDI(rev) \\\n\t((rev >= KB_KALINDI_A0) && (rev < KV_UNKNOWN))\n\n#define ASIC_REV_IS_BHAVANI(rev) \\\n\t((rev >= BV_KALINDI_A2) && (rev < ML_GODAVARI_A0))\n\n#define ASIC_REV_IS_GODAVARI(rev) \\\n\t((rev >= ML_GODAVARI_A0) && (rev < KV_UNKNOWN))\n\n \n \n#define VI_TONGA_P_A0 20\n#define VI_TONGA_P_A1 21\n#define VI_FIJI_P_A0 60\n\n \n#define VI_POLARIS10_P_A0 80\n#define VI_POLARIS11_M_A0 90\n#define VI_POLARIS12_V_A0 100\n#define VI_VEGAM_A0 110\n\n#define VI_UNKNOWN 0xFF\n\n#define ASIC_REV_IS_TONGA_P(eChipRev) ((eChipRev >= VI_TONGA_P_A0) && \\\n\t\t(eChipRev < 40))\n#define ASIC_REV_IS_FIJI_P(eChipRev) ((eChipRev >= VI_FIJI_P_A0) && \\\n\t\t(eChipRev < 80))\n\n#define ASIC_REV_IS_POLARIS10_P(eChipRev) ((eChipRev >= VI_POLARIS10_P_A0) && \\\n\t\t(eChipRev < VI_POLARIS11_M_A0))\n#define ASIC_REV_IS_POLARIS11_M(eChipRev) ((eChipRev >= VI_POLARIS11_M_A0) &&  \\\n\t\t(eChipRev < VI_POLARIS12_V_A0))\n#define ASIC_REV_IS_POLARIS12_V(eChipRev) ((eChipRev >= VI_POLARIS12_V_A0) && \\\n\t\t(eChipRev < VI_VEGAM_A0))\n#define ASIC_REV_IS_VEGAM(eChipRev) (eChipRev >= VI_VEGAM_A0)\n\n \n#define CZ_CARRIZO_A0 0x01\n\n#define STONEY_A0 0x61\n#define CZ_UNKNOWN 0xFF\n\n#define ASIC_REV_IS_STONEY(rev) \\\n\t((rev >= STONEY_A0) && (rev < CZ_UNKNOWN))\n\n \n#define AI_UNKNOWN 0xFF\n\n#define AI_GREENLAND_P_A0 1\n#define AI_GREENLAND_P_A1 2\n#define AI_UNKNOWN 0xFF\n\n#define AI_VEGA12_P_A0 20\n#define AI_VEGA20_P_A0 40\n#define ASICREV_IS_GREENLAND_M(eChipRev)  (eChipRev < AI_VEGA12_P_A0)\n#define ASICREV_IS_GREENLAND_P(eChipRev)  (eChipRev < AI_VEGA12_P_A0)\n\n#define ASICREV_IS_VEGA12_P(eChipRev) ((eChipRev >= AI_VEGA12_P_A0) && (eChipRev < AI_VEGA20_P_A0))\n#define ASICREV_IS_VEGA20_P(eChipRev) ((eChipRev >= AI_VEGA20_P_A0) && (eChipRev < AI_UNKNOWN))\n\n \n#define INTERNAL_REV_RAVEN_A0             0x00     \n#define RAVEN_A0 0x01\n#define RAVEN_B0 0x21\n#define PICASSO_A0 0x41\n \n#define RAVEN2_A0 0x81\n#define RAVEN1_F0 0xF0\n#define RAVEN_UNKNOWN 0xFF\n#define RENOIR_A0 0x91\n#ifndef ASICREV_IS_RAVEN\n#define ASICREV_IS_RAVEN(eChipRev) ((eChipRev >= RAVEN_A0) && eChipRev < RAVEN_UNKNOWN)\n#endif\n#define PRID_DALI_DE 0xDE\n#define PRID_DALI_DF 0xDF\n#define PRID_DALI_E3 0xE3\n#define PRID_DALI_E4 0xE4\n\n#define PRID_POLLOCK_94 0x94\n#define PRID_POLLOCK_95 0x95\n#define PRID_POLLOCK_E9 0xE9\n#define PRID_POLLOCK_EA 0xEA\n#define PRID_POLLOCK_EB 0xEB\n\n#define ASICREV_IS_PICASSO(eChipRev) ((eChipRev >= PICASSO_A0) && (eChipRev < RAVEN2_A0))\n#ifndef ASICREV_IS_RAVEN2\n#define ASICREV_IS_RAVEN2(eChipRev) ((eChipRev >= RAVEN2_A0) && (eChipRev < RENOIR_A0))\n#endif\n#define ASICREV_IS_RV1_F0(eChipRev) ((eChipRev >= RAVEN1_F0) && (eChipRev < RAVEN_UNKNOWN))\n\n#define FAMILY_RV 142  \n\n\n#define FAMILY_NV 143  \n\nenum {\n\tNV_NAVI10_P_A0      = 1,\n\tNV_NAVI12_P_A0      = 10,\n\tNV_NAVI14_M_A0      = 20,\n\tNV_SIENNA_CICHLID_P_A0      = 40,\n\tNV_DIMGREY_CAVEFISH_P_A0      = 60,\n\tNV_BEIGE_GOBY_P_A0  = 70,\n\tNV_UNKNOWN          = 0xFF\n};\n\n#define ASICREV_IS_NAVI10_P(eChipRev)        (eChipRev < NV_NAVI12_P_A0)\n#define ASICREV_IS_NAVI12_P(eChipRev)        ((eChipRev >= NV_NAVI12_P_A0) && (eChipRev < NV_NAVI14_M_A0))\n#define ASICREV_IS_NAVI14_M(eChipRev)        ((eChipRev >= NV_NAVI14_M_A0) && (eChipRev < NV_UNKNOWN))\n#define ASICREV_IS_RENOIR(eChipRev) ((eChipRev >= RENOIR_A0) && (eChipRev < RAVEN1_F0))\n#define ASICREV_IS_SIENNA_CICHLID_P(eChipRev)        ((eChipRev >= NV_SIENNA_CICHLID_P_A0) && (eChipRev < NV_DIMGREY_CAVEFISH_P_A0))\n#define ASICREV_IS_DIMGREY_CAVEFISH_P(eChipRev)        ((eChipRev >= NV_DIMGREY_CAVEFISH_P_A0) && (eChipRev < NV_BEIGE_GOBY_P_A0))\n#define ASICREV_IS_BEIGE_GOBY_P(eChipRev)        ((eChipRev >= NV_BEIGE_GOBY_P_A0) && (eChipRev < NV_UNKNOWN))\n#define GREEN_SARDINE_A0 0xA1\n#ifndef ASICREV_IS_GREEN_SARDINE\n#define ASICREV_IS_GREEN_SARDINE(eChipRev) ((eChipRev >= GREEN_SARDINE_A0) && (eChipRev < 0xFF))\n#endif\n#define DEVICE_ID_NV_13FE 0x13FE  \n#define DEVICE_ID_NV_143F 0x143F\n#define FAMILY_VGH 144\n#define DEVICE_ID_VGH_163F 0x163F\n#define DEVICE_ID_VGH_1435 0x1435\n#define VANGOGH_A0 0x01\n#define VANGOGH_UNKNOWN 0xFF\n\n#ifndef ASICREV_IS_VANGOGH\n#define ASICREV_IS_VANGOGH(eChipRev) ((eChipRev >= VANGOGH_A0) && (eChipRev < VANGOGH_UNKNOWN))\n#endif\n\n#define FAMILY_YELLOW_CARP                     146\n#define YELLOW_CARP_A0 0x01\n#define YELLOW_CARP_B0 0x20\n#define YELLOW_CARP_UNKNOWN 0xFF\n\n#ifndef ASICREV_IS_YELLOW_CARP\n#define ASICREV_IS_YELLOW_CARP(eChipRev) ((eChipRev >= YELLOW_CARP_A0) && (eChipRev < YELLOW_CARP_UNKNOWN))\n#endif\n\n#define AMDGPU_FAMILY_GC_10_3_6                     149\n#define GC_10_3_6_A0            0x01\n#define GC_10_3_6_UNKNOWN       0xFF\n\n#define ASICREV_IS_GC_10_3_6(eChipRev) ((eChipRev >= GC_10_3_6_A0) && (eChipRev < GC_10_3_6_UNKNOWN))\n\n#define AMDGPU_FAMILY_GC_10_3_7                151\n#define GC_10_3_7_A0 0x01\n#define GC_10_3_7_UNKNOWN 0xFF\n\n#define ASICREV_IS_GC_10_3_7(eChipRev) ((eChipRev >= GC_10_3_7_A0) && (eChipRev < GC_10_3_7_UNKNOWN))\n\n#define AMDGPU_FAMILY_GC_11_0_0 145\n#define AMDGPU_FAMILY_GC_11_0_1 148\n#define AMDGPU_FAMILY_GC_11_5_0 150\n#define GC_11_0_0_A0 0x1\n#define GC_11_0_2_A0 0x10\n#define GC_11_0_3_A0 0x20\n#define GC_11_UNKNOWN 0xFF\n\n#define ASICREV_IS_GC_11_0_0(eChipRev) (eChipRev < GC_11_0_2_A0)\n#define ASICREV_IS_GC_11_0_2(eChipRev) (eChipRev >= GC_11_0_2_A0 && eChipRev < GC_11_0_3_A0)\n#define ASICREV_IS_GC_11_0_3(eChipRev) (eChipRev >= GC_11_0_3_A0 && eChipRev < GC_11_UNKNOWN)\n\n \n\n \n#define DEVICE_ID_SI_TAHITI_P_6780 0x6780\n#define DEVICE_ID_SI_PITCAIRN_PM_6800 0x6800\n#define DEVICE_ID_SI_PITCAIRN_PM_6808 0x6808\n#define DEVICE_ID_SI_CAPEVERDE_M_6820 0x6820\n#define DEVICE_ID_SI_CAPEVERDE_M_6828 0x6828\n#define DEVICE_ID_SI_OLAND_M_6600 0x6600\n#define DEVICE_ID_SI_OLAND_M_6608 0x6608\n#define DEVICE_ID_SI_HAINAN_V_6660 0x6660\n\n \n#define DEVICE_ID_KALINDI_9834 0x9834\n#define DEVICE_ID_TEMASH_9839 0x9839\n#define DEVICE_ID_TEMASH_983D 0x983D\n\n \n#define DEVICE_ID_RENOIR_1636 0x1636\n\n \n#define FAMILY_SI 110  \n#define FAMILY_CI 120  \n#define FAMILY_KV 125  \n#define FAMILY_VI 130  \n#define FAMILY_CZ 135  \n\n#define FAMILY_AI 141\n\n#define\tFAMILY_UNKNOWN 0xFF\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}