

================================================================
== Vivado HLS Report for 'getURtoUL'
================================================================
* Date:           Sat Mar  9 22:55:05 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        kociemba
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  12.00|    10.075|        1.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+-------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- memset_edge3   |    2|    2|         1|          -|          -|      3|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     12|    no    |
        | + Loop 2.1      |    ?|    ?|        37|          -|          -|      ?|    no    |
        |- Loop 3         |    ?|    ?|         ?|          -|          -|      2|    no    |
        | + Loop 3.1      |    ?|    ?|   2 ~ 6  |          -|          -|      ?|    no    |
        |  ++ Loop 3.1.1  |    0|    4|         2|          -|          -| 0 ~ 2 |    no    |
        +-----------------+-----+-----+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_s)
	3  / (tmp_s)
3 --> 
	4  / (!exitcond)
	43  / (exitcond)
4 --> 
	42  / (!tmp_243) | (tmp_i)
	5  / (tmp_243 & !tmp_i)
5 --> 
	6  / (!exitcond_i)
	42  / (exitcond_i)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	5  / true
42 --> 
	3  / true
43 --> 
	44  / (!tmp_244)
44 --> 
	47  / (tmp_248)
	45  / (!tmp_248)
45 --> 
	46  / (!exitcond1)
	44  / (exitcond1)
46 --> 
	45  / true
47 --> 
	43  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%edge3 = alloca i4"   --->   Operation 48 'alloca' 'edge3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%edge3_1 = alloca i4"   --->   Operation 49 'alloca' 'edge3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%edge3_2 = alloca i4"   --->   Operation 50 'alloca' 'edge3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.76ns)   --->   "br label %meminst"   --->   Operation 51 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.72>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%invdar = phi i2 [ 0, %0 ], [ %indvarinc, %meminst ]" [kociemba/cubiecube.c:544]   --->   Operation 52 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%edge3_load = load i4* %edge3"   --->   Operation 53 'load' 'edge3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%edge3_1_load = load i4* %edge3_1"   --->   Operation 54 'load' 'edge3_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%edge3_2_load = load i4* %edge3_2"   --->   Operation 55 'load' 'edge3_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.56ns)   --->   "%indvarinc = add i2 %invdar, 1" [kociemba/cubiecube.c:544]   --->   Operation 56 'add' 'indvarinc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.95ns)   --->   "%edge3_0_1 = call i4 @_ssdm_op_Mux.ap_auto.4i4.i2(i4 0, i4 %edge3_load, i4 %edge3_load, i4 %edge3_load, i2 %invdar)" [kociemba/cubiecube.c:544]   --->   Operation 57 'mux' 'edge3_0_1' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.95ns)   --->   "%edge3_1_1 = call i4 @_ssdm_op_Mux.ap_auto.4i4.i2(i4 %edge3_1_load, i4 0, i4 %edge3_1_load, i4 %edge3_1_load, i2 %invdar)" [kociemba/cubiecube.c:544]   --->   Operation 58 'mux' 'edge3_1_1' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.95ns)   --->   "%edge3_2_1 = call i4 @_ssdm_op_Mux.ap_auto.4i4.i2(i4 %edge3_2_load, i4 %edge3_2_load, i4 0, i4 0, i2 %invdar)" [kociemba/cubiecube.c:544]   --->   Operation 59 'mux' 'edge3_2_1' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.95ns)   --->   "%tmp_s = icmp eq i2 %invdar, -2" [kociemba/cubiecube.c:544]   --->   Operation 60 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memset_edge3_str) nounwind"   --->   Operation 61 'specloopname' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 62 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "store i4 %edge3_2_1, i4* %edge3_2" [kociemba/cubiecube.c:544]   --->   Operation 63 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "store i4 %edge3_1_1, i4* %edge3_1" [kociemba/cubiecube.c:544]   --->   Operation 64 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "store i4 %edge3_0_1, i4* %edge3" [kociemba/cubiecube.c:544]   --->   Operation 65 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader2.preheader, label %meminst" [kociemba/cubiecube.c:544]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%edge3_2_1_51 = alloca i4"   --->   Operation 67 'alloca' 'edge3_2_1_51' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%edge3_2_2 = alloca i4"   --->   Operation 68 'alloca' 'edge3_2_2' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%edge3_2_3 = alloca i4"   --->   Operation 69 'alloca' 'edge3_2_3' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%a = alloca i32"   --->   Operation 70 'alloca' 'a' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%x = alloca i32"   --->   Operation 71 'alloca' 'x' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.76ns)   --->   "store i32 0, i32* %x"   --->   Operation 72 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_2 : Operation 73 [1/1] (1.76ns)   --->   "store i32 0, i32* %a"   --->   Operation 73 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_2 : Operation 74 [1/1] (1.76ns)   --->   "store i4 %edge3_2_1, i4* %edge3_2_3" [kociemba/cubiecube.c:544]   --->   Operation 74 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_2 : Operation 75 [1/1] (1.76ns)   --->   "store i4 %edge3_1_1, i4* %edge3_2_2" [kociemba/cubiecube.c:544]   --->   Operation 75 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_2 : Operation 76 [1/1] (1.76ns)   --->   "store i4 %edge3_0_1, i4* %edge3_2_1_51" [kociemba/cubiecube.c:544]   --->   Operation 76 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_2 : Operation 77 [1/1] (1.76ns)   --->   "br label %.preheader2" [kociemba/cubiecube.c:546]   --->   Operation 77 'br' <Predicate = (tmp_s)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %.preheader2.preheader ], [ %j_4, %.preheader2.backedge ]"   --->   Operation 78 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%edge3_2_1_load = load i4* %edge3_2_1_51"   --->   Operation 79 'load' 'edge3_2_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%edge3_2_2_load = load i4* %edge3_2_2"   --->   Operation 80 'load' 'edge3_2_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%edge3_2_3_load = load i4* %edge3_2_3"   --->   Operation 81 'load' 'edge3_2_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%n_assign_cast6 = zext i4 %i to i32" [kociemba/cubiecube.c:546]   --->   Operation 82 'zext' 'n_assign_cast6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %i, -4" [kociemba/cubiecube.c:546]   --->   Operation 83 'icmp' 'exitcond' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 84 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.73ns)   --->   "%j_4 = add i4 %i, 1" [kociemba/cubiecube.c:546]   --->   Operation 85 'add' 'j_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader1.preheader, label %1" [kociemba/cubiecube.c:546]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_242 = zext i4 %i to i64" [kociemba/cubiecube.c:547]   --->   Operation 87 'zext' 'tmp_242' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%cubiecube_0_ep_addr = getelementptr [12 x i4]* %cubiecube_0_ep, i64 0, i64 %tmp_242" [kociemba/cubiecube.c:547]   --->   Operation 88 'getelementptr' 'cubiecube_0_ep_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 89 [2/2] (2.32ns)   --->   "%edge3_0 = load i4* %cubiecube_0_ep_addr, align 1" [kociemba/cubiecube.c:547]   --->   Operation 89 'load' 'edge3_0' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 12> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%temp = alloca i4"   --->   Operation 90 'alloca' 'temp' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%edge3_1_1_53 = alloca i4"   --->   Operation 91 'alloca' 'edge3_1_1_53' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%edge3_2_4 = alloca i4"   --->   Operation 92 'alloca' 'edge3_2_4' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.76ns)   --->   "store i4 %edge3_2_3_load, i4* %edge3_2_4"   --->   Operation 93 'store' <Predicate = (exitcond)> <Delay = 1.76>
ST_3 : Operation 94 [1/1] (1.76ns)   --->   "store i4 %edge3_2_2_load, i4* %edge3_1_1_53"   --->   Operation 94 'store' <Predicate = (exitcond)> <Delay = 1.76>
ST_3 : Operation 95 [1/1] (1.76ns)   --->   "store i4 %edge3_2_1_load, i4* %temp"   --->   Operation 95 'store' <Predicate = (exitcond)> <Delay = 1.76>
ST_3 : Operation 96 [1/1] (1.76ns)   --->   "br label %.preheader1" [kociemba/cubiecube.c:181->kociemba/cubiecube.c:557]   --->   Operation 96 'br' <Predicate = (exitcond)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 7.65>
ST_4 : Operation 97 [1/2] (2.32ns)   --->   "%edge3_0 = load i4* %cubiecube_0_ep_addr, align 1" [kociemba/cubiecube.c:547]   --->   Operation 97 'load' 'edge3_0' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 12> <RAM>
ST_4 : Operation 98 [1/1] (1.30ns)   --->   "%tmp_243 = icmp ult i4 %edge3_0, 3" [kociemba/cubiecube.c:547]   --->   Operation 98 'icmp' 'tmp_243' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %tmp_243, label %2, label %.preheader2.backedge" [kociemba/cubiecube.c:547]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%x_load = load i32* %x" [kociemba/cubiecube.c:548]   --->   Operation 100 'load' 'x_load' <Predicate = (tmp_243)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (2.55ns)   --->   "%x_1 = add nsw i32 %x_load, 1" [kociemba/cubiecube.c:548]   --->   Operation 101 'add' 'x_1' <Predicate = (tmp_243)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (2.47ns)   --->   "%tmp_i = icmp slt i32 %n_assign_cast6, %x_1" [kociemba/cubiecube.c:149->kociemba/cubiecube.c:548]   --->   Operation 102 'icmp' 'tmp_i' <Predicate = (tmp_243)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (1.76ns)   --->   "br i1 %tmp_i, label %Cnk.exit, label %3" [kociemba/cubiecube.c:149->kociemba/cubiecube.c:548]   --->   Operation 103 'br' <Predicate = (tmp_243)> <Delay = 1.76>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%p_lshr_f_i_cast = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %i, i32 1, i32 3)" [kociemba/cubiecube.c:151->kociemba/cubiecube.c:548]   --->   Operation 104 'partselect' 'p_lshr_f_i_cast' <Predicate = (tmp_243 & !tmp_i)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i3 %p_lshr_f_i_cast to i32" [kociemba/cubiecube.c:151->kociemba/cubiecube.c:548]   --->   Operation 105 'zext' 'tmp_i_cast' <Predicate = (tmp_243 & !tmp_i)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (2.47ns)   --->   "%tmp_363_i = icmp slt i32 %tmp_i_cast, %x_1" [kociemba/cubiecube.c:151->kociemba/cubiecube.c:548]   --->   Operation 106 'icmp' 'tmp_363_i' <Predicate = (tmp_243 & !tmp_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (2.55ns)   --->   "%k_assign_1 = sub nsw i32 %n_assign_cast6, %x_1" [kociemba/cubiecube.c:152->kociemba/cubiecube.c:548]   --->   Operation 107 'sub' 'k_assign_1' <Predicate = (tmp_243 & !tmp_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp_364_i)   --->   "%p_k_i = select i1 %tmp_363_i, i32 %k_assign_1, i32 %x_1" [kociemba/cubiecube.c:151->kociemba/cubiecube.c:548]   --->   Operation 108 'select' 'p_k_i' <Predicate = (tmp_243 & !tmp_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_364_i = add i32 %p_k_i, 1" [kociemba/cubiecube.c:153->kociemba/cubiecube.c:548]   --->   Operation 109 'add' 'tmp_364_i' <Predicate = (tmp_243 & !tmp_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (1.76ns)   --->   "br label %4" [kociemba/cubiecube.c:153->kociemba/cubiecube.c:548]   --->   Operation 110 'br' <Predicate = (tmp_243 & !tmp_i)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%j_i = phi i32 [ 1, %3 ], [ %j_5, %5 ]"   --->   Operation 111 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%i_i = phi i32 [ %n_assign_cast6, %3 ], [ %i_19, %5 ]"   --->   Operation 112 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%s_i = phi i32 [ 1, %3 ], [ %s_2, %5 ]"   --->   Operation 113 'phi' 's_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (2.47ns)   --->   "%exitcond_i = icmp eq i32 %j_i, %tmp_364_i" [kociemba/cubiecube.c:153->kociemba/cubiecube.c:548]   --->   Operation 114 'icmp' 'exitcond_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %Cnk.exit.loopexit, label %5" [kociemba/cubiecube.c:153->kociemba/cubiecube.c:548]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (8.51ns)   --->   "%s = mul nsw i32 %s_i, %i_i" [kociemba/cubiecube.c:154->kociemba/cubiecube.c:548]   --->   Operation 116 'mul' 's' <Predicate = (!exitcond_i)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (2.55ns)   --->   "%i_19 = add nsw i32 %i_i, -1" [kociemba/cubiecube.c:153->kociemba/cubiecube.c:548]   --->   Operation 117 'add' 'i_19' <Predicate = (!exitcond_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (1.76ns)   --->   "br label %Cnk.exit"   --->   Operation 118 'br' <Predicate = (exitcond_i)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 4.13>
ST_6 : Operation 119 [36/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 119 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (2.55ns)   --->   "%j_5 = add nsw i32 %j_i, 1" [kociemba/cubiecube.c:153->kociemba/cubiecube.c:548]   --->   Operation 120 'add' 'j_5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 121 [35/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 121 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.13>
ST_8 : Operation 122 [34/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 122 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 123 [33/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 123 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 124 [32/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 124 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 125 [31/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 125 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 126 [30/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 126 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 127 [29/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 127 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 128 [28/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 128 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.13>
ST_15 : Operation 129 [27/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 129 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.13>
ST_16 : Operation 130 [26/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 130 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.13>
ST_17 : Operation 131 [25/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 131 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.13>
ST_18 : Operation 132 [24/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 132 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.13>
ST_19 : Operation 133 [23/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 133 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.13>
ST_20 : Operation 134 [22/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 134 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.13>
ST_21 : Operation 135 [21/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 135 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 136 [20/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 136 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.13>
ST_23 : Operation 137 [19/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 137 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.13>
ST_24 : Operation 138 [18/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 138 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.13>
ST_25 : Operation 139 [17/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 139 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.13>
ST_26 : Operation 140 [16/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 140 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.13>
ST_27 : Operation 141 [15/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 141 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.13>
ST_28 : Operation 142 [14/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 142 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.13>
ST_29 : Operation 143 [13/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 143 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.13>
ST_30 : Operation 144 [12/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 144 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.13>
ST_31 : Operation 145 [11/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 145 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.13>
ST_32 : Operation 146 [10/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 146 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.13>
ST_33 : Operation 147 [9/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 147 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.13>
ST_34 : Operation 148 [8/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 148 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.13>
ST_35 : Operation 149 [7/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 149 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.13>
ST_36 : Operation 150 [6/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 150 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.13>
ST_37 : Operation 151 [5/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 151 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.13>
ST_38 : Operation 152 [4/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 152 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.13>
ST_39 : Operation 153 [3/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 153 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.13>
ST_40 : Operation 154 [2/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 154 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.13>
ST_41 : Operation 155 [1/36] (4.13ns)   --->   "%s_2 = sdiv i32 %s, %j_i" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 155 'sdiv' 's_2' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 156 [1/1] (0.00ns)   --->   "br label %4" [kociemba/cubiecube.c:153->kociemba/cubiecube.c:548]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>

State 42 <SV = 5> <Delay = 4.32>
ST_42 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node a_1)   --->   "%p_0_i = phi i32 [ 0, %2 ], [ %s_i, %Cnk.exit.loopexit ]" [kociemba/cubiecube.c:155->kociemba/cubiecube.c:548]   --->   Operation 157 'phi' 'p_0_i' <Predicate = (tmp_243)> <Delay = 0.00>
ST_42 : Operation 158 [1/1] (0.00ns)   --->   "%a_load_1 = load i32* %a" [kociemba/cubiecube.c:548]   --->   Operation 158 'load' 'a_load_1' <Predicate = (tmp_243)> <Delay = 0.00>
ST_42 : Operation 159 [1/1] (0.00ns)   --->   "%x_load_1 = load i32* %x"   --->   Operation 159 'load' 'x_load_1' <Predicate = (tmp_243)> <Delay = 0.00>
ST_42 : Operation 160 [1/1] (2.55ns) (out node of the LUT)   --->   "%a_1 = add nsw i32 %p_0_i, %a_load_1" [kociemba/cubiecube.c:548]   --->   Operation 160 'add' 'a_1' <Predicate = (tmp_243)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_265 = trunc i32 %x_load_1 to i2"   --->   Operation 161 'trunc' 'tmp_265' <Predicate = (tmp_243)> <Delay = 0.00>
ST_42 : Operation 162 [1/1] (1.13ns)   --->   "switch i2 %tmp_265, label %branch5 [
    i2 0, label %Cnk.exit..preheader2.backedge_crit_edge
    i2 1, label %branch4
  ]" [kociemba/cubiecube.c:549]   --->   Operation 162 'switch' <Predicate = (tmp_243)> <Delay = 1.13>
ST_42 : Operation 163 [1/1] (1.76ns)   --->   "store i32 %x_1, i32* %x" [kociemba/cubiecube.c:147->kociemba/cubiecube.c:548]   --->   Operation 163 'store' <Predicate = (tmp_243 & tmp_265 == 1)> <Delay = 1.76>
ST_42 : Operation 164 [1/1] (1.76ns)   --->   "store i32 %a_1, i32* %a" [kociemba/cubiecube.c:548]   --->   Operation 164 'store' <Predicate = (tmp_243 & tmp_265 == 1)> <Delay = 1.76>
ST_42 : Operation 165 [1/1] (1.76ns)   --->   "store i4 %edge3_0, i4* %edge3_2_2" [kociemba/cubiecube.c:549]   --->   Operation 165 'store' <Predicate = (tmp_243 & tmp_265 == 1)> <Delay = 1.76>
ST_42 : Operation 166 [1/1] (0.00ns)   --->   "br label %.preheader2.backedge" [kociemba/cubiecube.c:549]   --->   Operation 166 'br' <Predicate = (tmp_243 & tmp_265 == 1)> <Delay = 0.00>
ST_42 : Operation 167 [1/1] (1.76ns)   --->   "store i32 %x_1, i32* %x" [kociemba/cubiecube.c:549]   --->   Operation 167 'store' <Predicate = (tmp_243 & tmp_265 == 0)> <Delay = 1.76>
ST_42 : Operation 168 [1/1] (1.76ns)   --->   "store i32 %a_1, i32* %a" [kociemba/cubiecube.c:548]   --->   Operation 168 'store' <Predicate = (tmp_243 & tmp_265 == 0)> <Delay = 1.76>
ST_42 : Operation 169 [1/1] (1.76ns)   --->   "store i4 %edge3_0, i4* %edge3_2_1_51" [kociemba/cubiecube.c:549]   --->   Operation 169 'store' <Predicate = (tmp_243 & tmp_265 == 0)> <Delay = 1.76>
ST_42 : Operation 170 [1/1] (0.00ns)   --->   "br label %.preheader2.backedge" [kociemba/cubiecube.c:549]   --->   Operation 170 'br' <Predicate = (tmp_243 & tmp_265 == 0)> <Delay = 0.00>
ST_42 : Operation 171 [1/1] (1.76ns)   --->   "store i32 %x_1, i32* %x" [kociemba/cubiecube.c:147->kociemba/cubiecube.c:548]   --->   Operation 171 'store' <Predicate = (tmp_243 & tmp_265 != 0 & tmp_265 != 1)> <Delay = 1.76>
ST_42 : Operation 172 [1/1] (1.76ns)   --->   "store i32 %a_1, i32* %a" [kociemba/cubiecube.c:548]   --->   Operation 172 'store' <Predicate = (tmp_243 & tmp_265 != 0 & tmp_265 != 1)> <Delay = 1.76>
ST_42 : Operation 173 [1/1] (1.76ns)   --->   "store i4 %edge3_0, i4* %edge3_2_3" [kociemba/cubiecube.c:549]   --->   Operation 173 'store' <Predicate = (tmp_243 & tmp_265 != 0 & tmp_265 != 1)> <Delay = 1.76>
ST_42 : Operation 174 [1/1] (0.00ns)   --->   "br label %.preheader2.backedge" [kociemba/cubiecube.c:549]   --->   Operation 174 'br' <Predicate = (tmp_243 & tmp_265 != 0 & tmp_265 != 1)> <Delay = 0.00>
ST_42 : Operation 175 [1/1] (0.00ns)   --->   "br label %.preheader2"   --->   Operation 175 'br' <Predicate = true> <Delay = 0.00>

State 43 <SV = 3> <Delay = 4.62>
ST_43 : Operation 176 [1/1] (0.00ns)   --->   "%indvars_iv = phi i2 [ %indvars_iv_next, %7 ], [ -2, %.preheader1.preheader ]" [kociemba/cubiecube.c:552]   --->   Operation 176 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 177 [1/1] (0.00ns)   --->   "%r_assign = phi i2 [ %j, %7 ], [ -2, %.preheader1.preheader ]"   --->   Operation 177 'phi' 'r_assign' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 178 [1/1] (0.00ns)   --->   "%b = phi i32 [ %b_1, %7 ], [ 0, %.preheader1.preheader ]"   --->   Operation 178 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 179 [1/1] (0.00ns)   --->   "%j_1_cast5 = zext i2 %r_assign to i5" [kociemba/cubiecube.c:552]   --->   Operation 179 'zext' 'j_1_cast5' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 180 [1/1] (0.95ns)   --->   "%tmp_244 = icmp eq i2 %r_assign, 0" [kociemba/cubiecube.c:552]   --->   Operation 180 'icmp' 'tmp_244' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 181 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 181 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 182 [1/1] (0.00ns)   --->   "br i1 %tmp_244, label %8, label %.preheader.preheader" [kociemba/cubiecube.c:552]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 183 [1/1] (0.95ns)   --->   "%cond = icmp eq i2 %r_assign, 1" [kociemba/cubiecube.c:556]   --->   Operation 183 'icmp' 'cond' <Predicate = (!tmp_244)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 184 [1/1] (1.76ns)   --->   "br label %.preheader" [kociemba/cubiecube.c:556]   --->   Operation 184 'br' <Predicate = (!tmp_244)> <Delay = 1.76>
ST_43 : Operation 185 [1/1] (0.00ns)   --->   "%a_load = load i32* %a" [kociemba/cubiecube.c:562]   --->   Operation 185 'load' 'a_load' <Predicate = (tmp_244)> <Delay = 0.00>
ST_43 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node tmp_245)   --->   "%tmp = shl i32 %a_load, 3" [kociemba/cubiecube.c:562]   --->   Operation 186 'shl' 'tmp' <Predicate = (tmp_244)> <Delay = 0.00>
ST_43 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node tmp_245)   --->   "%tmp_262 = shl i32 %a_load, 1" [kociemba/cubiecube.c:562]   --->   Operation 187 'shl' 'tmp_262' <Predicate = (tmp_244)> <Delay = 0.00>
ST_43 : Operation 188 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_245 = sub i32 %tmp, %tmp_262" [kociemba/cubiecube.c:562]   --->   Operation 188 'sub' 'tmp_245' <Predicate = (tmp_244)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_263 = trunc i32 %b to i16" [kociemba/cubiecube.c:560]   --->   Operation 189 'trunc' 'tmp_263' <Predicate = (tmp_244)> <Delay = 0.00>
ST_43 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_264 = trunc i32 %tmp_245 to i16" [kociemba/cubiecube.c:562]   --->   Operation 190 'trunc' 'tmp_264' <Predicate = (tmp_244)> <Delay = 0.00>
ST_43 : Operation 191 [1/1] (2.07ns)   --->   "%tmp_247 = add i16 %tmp_264, %tmp_263" [kociemba/cubiecube.c:562]   --->   Operation 191 'add' 'tmp_247' <Predicate = (tmp_244)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 192 [1/1] (0.00ns)   --->   "ret i16 %tmp_247" [kociemba/cubiecube.c:562]   --->   Operation 192 'ret' <Predicate = (tmp_244)> <Delay = 0.00>

State 44 <SV = 4> <Delay = 10.0>
ST_44 : Operation 193 [1/1] (0.00ns)   --->   "%k = phi i32 [ 0, %.preheader.preheader ], [ %k_1, %rotateLeft_edge.1.exit ]"   --->   Operation 193 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 194 [1/1] (0.00ns)   --->   "%edge3_1_1_load = load i4* %edge3_1_1_53"   --->   Operation 194 'load' 'edge3_1_1_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 195 [1/1] (0.00ns)   --->   "%edge3_2_4_load = load i4* %edge3_2_4"   --->   Operation 195 'load' 'edge3_2_4_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node tmp_248)   --->   "%edge3_load_phi = select i1 %cond, i4 %edge3_1_1_load, i4 %edge3_2_4_load" [kociemba/cubiecube.c:556]   --->   Operation 196 'select' 'edge3_load_phi' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node tmp_248)   --->   "%tmp_284_cast = zext i4 %edge3_load_phi to i5" [kociemba/cubiecube.c:556]   --->   Operation 197 'zext' 'tmp_284_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 198 [1/1] (1.30ns) (out node of the LUT)   --->   "%tmp_248 = icmp eq i5 %tmp_284_cast, %j_1_cast5" [kociemba/cubiecube.c:556]   --->   Operation 198 'icmp' 'tmp_248' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 199 [1/1] (2.55ns)   --->   "%k_1 = add nsw i32 %k, 1" [kociemba/cubiecube.c:558]   --->   Operation 199 'add' 'k_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 200 [1/1] (0.00ns)   --->   "br i1 %tmp_248, label %7, label %branch3.i.preheader" [kociemba/cubiecube.c:556]   --->   Operation 200 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 201 [1/1] (1.76ns)   --->   "br label %branch3.i"   --->   Operation 201 'br' <Predicate = (!tmp_248)> <Delay = 1.76>
ST_44 : Operation 202 [1/1] (1.56ns)   --->   "%tmp_249 = add i2 %r_assign, 1" [kociemba/cubiecube.c:560]   --->   Operation 202 'add' 'tmp_249' <Predicate = (tmp_248)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_286_cast = zext i2 %tmp_249 to i32" [kociemba/cubiecube.c:560]   --->   Operation 203 'zext' 'tmp_286_cast' <Predicate = (tmp_248)> <Delay = 0.00>
ST_44 : Operation 204 [1/1] (8.51ns)   --->   "%tmp_250 = mul nsw i32 %tmp_286_cast, %b" [kociemba/cubiecube.c:560]   --->   Operation 204 'mul' 'tmp_250' <Predicate = (tmp_248)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 205 [1/1] (1.56ns)   --->   "%j = add i2 %r_assign, -1" [kociemba/cubiecube.c:552]   --->   Operation 205 'add' 'j' <Predicate = (tmp_248)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 5> <Delay = 2.79>
ST_45 : Operation 206 [1/1] (0.00ns)   --->   "%arr2_i = phi i4 [ %edge3_2_4_load, %branch3.i.preheader ], [ %arr2_i_be, %branch3.i.backedge ]" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:557]   --->   Operation 206 'phi' 'arr2_i' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 207 [1/1] (0.00ns)   --->   "%write_flag_i = phi i1 [ false, %branch3.i.preheader ], [ %write_flag_i_be, %branch3.i.backedge ]"   --->   Operation 207 'phi' 'write_flag_i' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 208 [1/1] (0.00ns)   --->   "%arr1_i = phi i4 [ %edge3_1_1_load, %branch3.i.preheader ], [ %arr1_i_be, %branch3.i.backedge ]" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:557]   --->   Operation 208 'phi' 'arr1_i' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 209 [1/1] (0.00ns)   --->   "%arr_i = phi i4 [ undef, %branch3.i.preheader ], [ %arr_i_be, %branch3.i.backedge ]" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:557]   --->   Operation 209 'phi' 'arr_i' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 210 [1/1] (0.00ns)   --->   "%i_i1 = phi i2 [ 0, %branch3.i.preheader ], [ %i_20, %branch3.i.backedge ]"   --->   Operation 210 'phi' 'i_i1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 211 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2, i64 0)"   --->   Operation 211 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 212 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %i_i1, %indvars_iv" [kociemba/cubiecube.c:186->kociemba/cubiecube.c:557]   --->   Operation 212 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 213 [1/1] (1.56ns)   --->   "%i_20 = add i2 %i_i1, 1" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:557]   --->   Operation 213 'add' 'i_20' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 214 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %rotateLeft_edge.1.exit, label %6" [kociemba/cubiecube.c:186->kociemba/cubiecube.c:557]   --->   Operation 214 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 215 [1/1] (0.95ns)   --->   "%cond_i = icmp eq i2 %i_i1, 0" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:557]   --->   Operation 215 'icmp' 'cond_i' <Predicate = (!exitcond1)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 216 [1/1] (1.02ns)   --->   "%arr_load_phi_i = select i1 %cond_i, i4 %arr1_i, i4 %arr2_i" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:557]   --->   Operation 216 'select' 'arr_load_phi_i' <Predicate = (!exitcond1)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 217 [1/1] (1.76ns)   --->   "switch i2 %i_i1, label %branch5.i [
    i2 0, label %branch3.i.backedge
    i2 1, label %branch4.i
  ]" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:557]   --->   Operation 217 'switch' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_45 : Operation 218 [1/1] (1.76ns)   --->   "br label %branch3.i.backedge" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:557]   --->   Operation 218 'br' <Predicate = (!exitcond1 & i_i1 == 1)> <Delay = 1.76>
ST_45 : Operation 219 [1/1] (1.76ns)   --->   "br label %branch3.i.backedge" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:557]   --->   Operation 219 'br' <Predicate = (!exitcond1 & i_i1 != 0 & i_i1 != 1)> <Delay = 1.76>
ST_45 : Operation 220 [1/1] (0.00ns)   --->   "%temp_load = load i4* %temp" [kociemba/cubiecube.c:189->kociemba/cubiecube.c:557]   --->   Operation 220 'load' 'temp_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_45 : Operation 221 [1/1] (1.02ns)   --->   "%edge3_2_56 = select i1 %cond, i4 %arr2_i, i4 %temp_load" [kociemba/cubiecube.c:556]   --->   Operation 221 'select' 'edge3_2_56' <Predicate = (exitcond1)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 222 [1/1] (1.02ns)   --->   "%edge3_1_57 = select i1 %cond, i4 %temp_load, i4 %arr1_i" [kociemba/cubiecube.c:556]   --->   Operation 222 'select' 'edge3_1_57' <Predicate = (exitcond1)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 223 [1/1] (1.02ns)   --->   "%edge3_0_1_58 = select i1 %write_flag_i, i4 %arr_i, i4 %temp_load" [kociemba/cubiecube.c:189->kociemba/cubiecube.c:557]   --->   Operation 223 'select' 'edge3_0_1_58' <Predicate = (exitcond1)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 224 [1/1] (1.76ns)   --->   "store i4 %edge3_2_56, i4* %edge3_2_4" [kociemba/cubiecube.c:557]   --->   Operation 224 'store' <Predicate = (exitcond1)> <Delay = 1.76>
ST_45 : Operation 225 [1/1] (1.76ns)   --->   "store i4 %edge3_1_57, i4* %edge3_1_1_53" [kociemba/cubiecube.c:557]   --->   Operation 225 'store' <Predicate = (exitcond1)> <Delay = 1.76>
ST_45 : Operation 226 [1/1] (1.76ns)   --->   "store i4 %edge3_0_1_58, i4* %temp" [kociemba/cubiecube.c:557]   --->   Operation 226 'store' <Predicate = (exitcond1)> <Delay = 1.76>
ST_45 : Operation 227 [1/1] (0.00ns)   --->   "br label %.preheader" [kociemba/cubiecube.c:559]   --->   Operation 227 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 46 <SV = 6> <Delay = 0.00>
ST_46 : Operation 228 [1/1] (0.00ns)   --->   "%arr2_i_be = phi i4 [ %arr_load_phi_i, %branch5.i ], [ %arr2_i, %branch4.i ], [ %arr2_i, %6 ]" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:557]   --->   Operation 228 'phi' 'arr2_i_be' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 229 [1/1] (0.00ns)   --->   "%write_flag_i_be = phi i1 [ %write_flag_i, %branch5.i ], [ %write_flag_i, %branch4.i ], [ true, %6 ]"   --->   Operation 229 'phi' 'write_flag_i_be' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 230 [1/1] (0.00ns)   --->   "%arr1_i_be = phi i4 [ %arr1_i, %branch5.i ], [ %arr_load_phi_i, %branch4.i ], [ %arr1_i, %6 ]" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:557]   --->   Operation 230 'phi' 'arr1_i_be' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 231 [1/1] (0.00ns)   --->   "%arr_i_be = phi i4 [ %arr_i, %branch5.i ], [ %arr_i, %branch4.i ], [ %arr_load_phi_i, %6 ]" [kociemba/cubiecube.c:187->kociemba/cubiecube.c:557]   --->   Operation 231 'phi' 'arr_i_be' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 232 [1/1] (0.00ns)   --->   "br label %branch3.i"   --->   Operation 232 'br' <Predicate = true> <Delay = 0.00>

State 47 <SV = 5> <Delay = 2.55>
ST_47 : Operation 233 [1/1] (2.55ns)   --->   "%b_1 = add nsw i32 %k, %tmp_250" [kociemba/cubiecube.c:560]   --->   Operation 233 'add' 'b_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 234 [1/1] (1.56ns)   --->   "%indvars_iv_next = add i2 %indvars_iv, -1" [kociemba/cubiecube.c:552]   --->   Operation 234 'add' 'indvars_iv_next' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 235 [1/1] (0.00ns)   --->   "br label %.preheader1" [kociemba/cubiecube.c:552]   --->   Operation 235 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cubiecube_0_ep]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
edge3               (alloca           ) [ 001000000000000000000000000000000000000000000000]
edge3_1             (alloca           ) [ 001000000000000000000000000000000000000000000000]
edge3_2             (alloca           ) [ 001000000000000000000000000000000000000000000000]
StgValue_51         (br               ) [ 011000000000000000000000000000000000000000000000]
invdar              (phi              ) [ 001000000000000000000000000000000000000000000000]
edge3_load          (load             ) [ 000000000000000000000000000000000000000000000000]
edge3_1_load        (load             ) [ 000000000000000000000000000000000000000000000000]
edge3_2_load        (load             ) [ 000000000000000000000000000000000000000000000000]
indvarinc           (add              ) [ 011000000000000000000000000000000000000000000000]
edge3_0_1           (mux              ) [ 000000000000000000000000000000000000000000000000]
edge3_1_1           (mux              ) [ 000000000000000000000000000000000000000000000000]
edge3_2_1           (mux              ) [ 000000000000000000000000000000000000000000000000]
tmp_s               (icmp             ) [ 001000000000000000000000000000000000000000000000]
empty               (specloopname     ) [ 000000000000000000000000000000000000000000000000]
empty_50            (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
StgValue_63         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_64         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_65         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_66         (br               ) [ 011000000000000000000000000000000000000000000000]
edge3_2_1_51        (alloca           ) [ 001111111111111111111111111111111111111111100000]
edge3_2_2           (alloca           ) [ 001111111111111111111111111111111111111111100000]
edge3_2_3           (alloca           ) [ 001111111111111111111111111111111111111111100000]
a                   (alloca           ) [ 001111111111111111111111111111111111111111111111]
x                   (alloca           ) [ 001111111111111111111111111111111111111111100000]
StgValue_72         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_73         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_74         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_75         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_76         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_77         (br               ) [ 001111111111111111111111111111111111111111100000]
i                   (phi              ) [ 000110000000000000000000000000000000000000000000]
edge3_2_1_load      (load             ) [ 000000000000000000000000000000000000000000000000]
edge3_2_2_load      (load             ) [ 000000000000000000000000000000000000000000000000]
edge3_2_3_load      (load             ) [ 000000000000000000000000000000000000000000000000]
n_assign_cast6      (zext             ) [ 000011111111111111111111111111111111111111000000]
exitcond            (icmp             ) [ 000111111111111111111111111111111111111111100000]
empty_52            (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
j_4                 (add              ) [ 001111111111111111111111111111111111111111100000]
StgValue_86         (br               ) [ 000000000000000000000000000000000000000000000000]
tmp_242             (zext             ) [ 000000000000000000000000000000000000000000000000]
cubiecube_0_ep_addr (getelementptr    ) [ 000010000000000000000000000000000000000000000000]
temp                (alloca           ) [ 000111111111111111111111111111111111111111111111]
edge3_1_1_53        (alloca           ) [ 000111111111111111111111111111111111111111111111]
edge3_2_4           (alloca           ) [ 000111111111111111111111111111111111111111111111]
StgValue_93         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_94         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_95         (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_96         (br               ) [ 000111111111111111111111111111111111111111111111]
edge3_0             (load             ) [ 000001111111111111111111111111111111111111100000]
tmp_243             (icmp             ) [ 000111111111111111111111111111111111111111100000]
StgValue_99         (br               ) [ 000000000000000000000000000000000000000000000000]
x_load              (load             ) [ 000000000000000000000000000000000000000000000000]
x_1                 (add              ) [ 000001111111111111111111111111111111111111100000]
tmp_i               (icmp             ) [ 000111111111111111111111111111111111111111100000]
StgValue_103        (br               ) [ 000111111111111111111111111111111111111111100000]
p_lshr_f_i_cast     (partselect       ) [ 000000000000000000000000000000000000000000000000]
tmp_i_cast          (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_363_i           (icmp             ) [ 000000000000000000000000000000000000000000000000]
k_assign_1          (sub              ) [ 000000000000000000000000000000000000000000000000]
p_k_i               (select           ) [ 000000000000000000000000000000000000000000000000]
tmp_364_i           (add              ) [ 000001111111111111111111111111111111111111000000]
StgValue_110        (br               ) [ 000111111111111111111111111111111111111111100000]
j_i                 (phi              ) [ 000001111111111111111111111111111111111111000000]
i_i                 (phi              ) [ 000001000000000000000000000000000000000000000000]
s_i                 (phi              ) [ 000111000000000000000000000000000000000000100000]
exitcond_i          (icmp             ) [ 000111111111111111111111111111111111111111100000]
StgValue_115        (br               ) [ 000000000000000000000000000000000000000000000000]
s                   (mul              ) [ 000000111111111111111111111111111111111111000000]
i_19                (add              ) [ 000111111111111111111111111111111111111111100000]
StgValue_118        (br               ) [ 000111111111111111111111111111111111111111100000]
j_5                 (add              ) [ 000111011111111111111111111111111111111111100000]
s_2                 (sdiv             ) [ 000111111111111111111111111111111111111111100000]
StgValue_156        (br               ) [ 000111111111111111111111111111111111111111100000]
p_0_i               (phi              ) [ 000000000000000000000000000000000000000000100000]
a_load_1            (load             ) [ 000000000000000000000000000000000000000000000000]
x_load_1            (load             ) [ 000000000000000000000000000000000000000000000000]
a_1                 (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_265             (trunc            ) [ 000111111111111111111111111111111111111111100000]
StgValue_162        (switch           ) [ 000000000000000000000000000000000000000000000000]
StgValue_163        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_164        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_165        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_166        (br               ) [ 000000000000000000000000000000000000000000000000]
StgValue_167        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_168        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_169        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_170        (br               ) [ 000000000000000000000000000000000000000000000000]
StgValue_171        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_172        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_173        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_174        (br               ) [ 000000000000000000000000000000000000000000000000]
StgValue_175        (br               ) [ 001111111111111111111111111111111111111111100000]
indvars_iv          (phi              ) [ 000000000000000000000000000000000000000000011111]
r_assign            (phi              ) [ 000000000000000000000000000000000000000000011110]
b                   (phi              ) [ 000000000000000000000000000000000000000000011110]
j_1_cast5           (zext             ) [ 000000000000000000000000000000000000000000001110]
tmp_244             (icmp             ) [ 000000000000000000000000000000000000000000011111]
empty_54            (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
StgValue_182        (br               ) [ 000000000000000000000000000000000000000000000000]
cond                (icmp             ) [ 000000000000000000000000000000000000000000001110]
StgValue_184        (br               ) [ 000000000000000000000000000000000000000000011111]
a_load              (load             ) [ 000000000000000000000000000000000000000000000000]
tmp                 (shl              ) [ 000000000000000000000000000000000000000000000000]
tmp_262             (shl              ) [ 000000000000000000000000000000000000000000000000]
tmp_245             (sub              ) [ 000000000000000000000000000000000000000000000000]
tmp_263             (trunc            ) [ 000000000000000000000000000000000000000000000000]
tmp_264             (trunc            ) [ 000000000000000000000000000000000000000000000000]
tmp_247             (add              ) [ 000000000000000000000000000000000000000000000000]
StgValue_192        (ret              ) [ 000000000000000000000000000000000000000000000000]
k                   (phi              ) [ 000000000000000000000000000000000000000000001001]
edge3_1_1_load      (load             ) [ 000000000000000000000000000000000000000000011111]
edge3_2_4_load      (load             ) [ 000000000000000000000000000000000000000000011111]
edge3_load_phi      (select           ) [ 000000000000000000000000000000000000000000000000]
tmp_284_cast        (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_248             (icmp             ) [ 000000000000000000000000000000000000000000011111]
k_1                 (add              ) [ 000000000000000000000000000000000000000000011111]
StgValue_200        (br               ) [ 000000000000000000000000000000000000000000000000]
StgValue_201        (br               ) [ 000000000000000000000000000000000000000000011111]
tmp_249             (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_286_cast        (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_250             (mul              ) [ 000000000000000000000000000000000000000000000001]
j                   (add              ) [ 000100000000000000000000000000000000000000010001]
arr2_i              (phi              ) [ 000000000000000000000000000000000000000000000110]
write_flag_i        (phi              ) [ 000000000000000000000000000000000000000000000110]
arr1_i              (phi              ) [ 000000000000000000000000000000000000000000000110]
arr_i               (phi              ) [ 000000000000000000000000000000000000000000000110]
i_i1                (phi              ) [ 000000000000000000000000000000000000000000011111]
empty_55            (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
exitcond1           (icmp             ) [ 000000000000000000000000000000000000000000011111]
i_20                (add              ) [ 000000000000000000000000000000000000000000011111]
StgValue_214        (br               ) [ 000000000000000000000000000000000000000000000000]
cond_i              (icmp             ) [ 000000000000000000000000000000000000000000000000]
arr_load_phi_i      (select           ) [ 000000000000000000000000000000000000000000011111]
StgValue_217        (switch           ) [ 000000000000000000000000000000000000000000011111]
StgValue_218        (br               ) [ 000000000000000000000000000000000000000000011111]
StgValue_219        (br               ) [ 000000000000000000000000000000000000000000011111]
temp_load           (load             ) [ 000000000000000000000000000000000000000000000000]
edge3_2_56          (select           ) [ 000000000000000000000000000000000000000000000000]
edge3_1_57          (select           ) [ 000000000000000000000000000000000000000000000000]
edge3_0_1_58        (select           ) [ 000000000000000000000000000000000000000000000000]
StgValue_224        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_225        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_226        (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_227        (br               ) [ 000000000000000000000000000000000000000000011111]
arr2_i_be           (phi              ) [ 000000000000000000000000000000000000000000011111]
write_flag_i_be     (phi              ) [ 000000000000000000000000000000000000000000011111]
arr1_i_be           (phi              ) [ 000000000000000000000000000000000000000000011111]
arr_i_be            (phi              ) [ 000000000000000000000000000000000000000000011111]
StgValue_232        (br               ) [ 000000000000000000000000000000000000000000011111]
b_1                 (add              ) [ 000100000000000000000000000000000000000000011111]
indvars_iv_next     (add              ) [ 000100000000000000000000000000000000000000011111]
StgValue_235        (br               ) [ 000100000000000000000000000000000000000000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cubiecube_0_ep">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cubiecube_0_ep"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i4.i2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_edge3_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="edge3_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge3/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="edge3_1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge3_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="edge3_2_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge3_2/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="edge3_2_1_51_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge3_2_1_51/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="edge3_2_2_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge3_2_2/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="edge3_2_3_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge3_2_3/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="a_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="x_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="temp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="edge3_1_1_53_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge3_1_1_53/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="edge3_2_4_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="edge3_2_4/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="cubiecube_0_ep_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cubiecube_0_ep_addr/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="0"/>
<pin id="103" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge3_0/3 "/>
</bind>
</comp>

<comp id="107" class="1005" name="invdar_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="2" slack="1"/>
<pin id="109" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="invdar (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="invdar_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="2" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="i_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="1"/>
<pin id="120" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="i_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="130" class="1005" name="j_i_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="j_i_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="32" slack="1"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/5 "/>
</bind>
</comp>

<comp id="142" class="1005" name="i_i_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_i_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="2"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="32" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/5 "/>
</bind>
</comp>

<comp id="151" class="1005" name="s_i_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_i (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="s_i_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="32" slack="1"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_i/5 "/>
</bind>
</comp>

<comp id="163" class="1005" name="p_0_i_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="2"/>
<pin id="165" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_0_i (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="p_0_i_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="2"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="32" slack="1"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_i/42 "/>
</bind>
</comp>

<comp id="175" class="1005" name="indvars_iv_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="1"/>
<pin id="177" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="indvars_iv_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="2" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="2" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/43 "/>
</bind>
</comp>

<comp id="187" class="1005" name="r_assign_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="1"/>
<pin id="189" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_assign (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="r_assign_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="2" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_assign/43 "/>
</bind>
</comp>

<comp id="199" class="1005" name="b_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="b_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="1" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b/43 "/>
</bind>
</comp>

<comp id="211" class="1005" name="k_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="k_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="32" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/44 "/>
</bind>
</comp>

<comp id="223" class="1005" name="arr2_i_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="1"/>
<pin id="225" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr2_i (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="arr2_i_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="4" slack="1"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arr2_i/45 "/>
</bind>
</comp>

<comp id="233" class="1005" name="write_flag_i_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="write_flag_i (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="write_flag_i_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="1" slack="1"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag_i/45 "/>
</bind>
</comp>

<comp id="245" class="1005" name="arr1_i_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="1"/>
<pin id="247" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr1_i (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="arr1_i_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="4" slack="1"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arr1_i/45 "/>
</bind>
</comp>

<comp id="255" class="1005" name="arr_i_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="1"/>
<pin id="257" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_i (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="arr_i_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="4" slack="1"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arr_i/45 "/>
</bind>
</comp>

<comp id="267" class="1005" name="i_i1_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="2" slack="1"/>
<pin id="269" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_i1 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="i_i1_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="2" slack="0"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i1/45 "/>
</bind>
</comp>

<comp id="278" class="1005" name="arr2_i_be_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="1"/>
<pin id="280" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr2_i_be (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="arr2_i_be_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="4" slack="1"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="4" bw="4" slack="1"/>
<pin id="288" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="6" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arr2_i_be/46 "/>
</bind>
</comp>

<comp id="293" class="1005" name="write_flag_i_be_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="write_flag_i_be (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="write_flag_i_be_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="1" slack="1"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="4" bw="1" slack="1"/>
<pin id="304" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag_i_be/46 "/>
</bind>
</comp>

<comp id="310" class="1005" name="arr1_i_be_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="1"/>
<pin id="312" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr1_i_be (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="arr1_i_be_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="1"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="4" slack="1"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="4" bw="4" slack="1"/>
<pin id="320" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="6" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arr1_i_be/46 "/>
</bind>
</comp>

<comp id="325" class="1005" name="arr_i_be_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="1"/>
<pin id="327" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_i_be (phireg) "/>
</bind>
</comp>

<comp id="329" class="1004" name="arr_i_be_phi_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="1"/>
<pin id="331" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="4" slack="1"/>
<pin id="333" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="4" bw="4" slack="1"/>
<pin id="335" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="6" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arr_i_be/46 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_load_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="2"/>
<pin id="342" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/4 x_load_1/42 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_load_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="2"/>
<pin id="345" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load_1/42 a_load/43 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="2"/>
<pin id="348" dir="0" index="1" bw="32" slack="4"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_163/42 StgValue_167/42 StgValue_171/42 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="4"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_164/42 StgValue_168/42 StgValue_172/42 "/>
</bind>
</comp>

<comp id="354" class="1004" name="edge3_load_load_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="1"/>
<pin id="356" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge3_load/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="edge3_1_load_load_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="1"/>
<pin id="359" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge3_1_load/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="edge3_2_load_load_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="1"/>
<pin id="362" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge3_2_load/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="indvarinc_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="2" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="edge3_0_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="4" slack="0"/>
<pin id="373" dir="0" index="3" bw="4" slack="0"/>
<pin id="374" dir="0" index="4" bw="4" slack="0"/>
<pin id="375" dir="0" index="5" bw="2" slack="0"/>
<pin id="376" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="edge3_0_1/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="edge3_1_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="0" index="1" bw="4" slack="0"/>
<pin id="386" dir="0" index="2" bw="1" slack="0"/>
<pin id="387" dir="0" index="3" bw="4" slack="0"/>
<pin id="388" dir="0" index="4" bw="4" slack="0"/>
<pin id="389" dir="0" index="5" bw="2" slack="0"/>
<pin id="390" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="edge3_1_1/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="edge3_2_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="0"/>
<pin id="399" dir="0" index="1" bw="4" slack="0"/>
<pin id="400" dir="0" index="2" bw="4" slack="0"/>
<pin id="401" dir="0" index="3" bw="1" slack="0"/>
<pin id="402" dir="0" index="4" bw="1" slack="0"/>
<pin id="403" dir="0" index="5" bw="2" slack="0"/>
<pin id="404" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="edge3_2_1/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_s_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="2" slack="0"/>
<pin id="413" dir="0" index="1" bw="2" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="StgValue_63_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="0"/>
<pin id="419" dir="0" index="1" bw="4" slack="1"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_63/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="StgValue_64_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="0"/>
<pin id="424" dir="0" index="1" bw="4" slack="1"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_64/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="StgValue_65_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="0"/>
<pin id="429" dir="0" index="1" bw="4" slack="1"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_65/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="StgValue_72_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_72/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="StgValue_73_store_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_73/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="StgValue_74_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="0"/>
<pin id="444" dir="0" index="1" bw="4" slack="0"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_74/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="StgValue_75_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="4" slack="0"/>
<pin id="449" dir="0" index="1" bw="4" slack="0"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="StgValue_76_store_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="4" slack="0"/>
<pin id="454" dir="0" index="1" bw="4" slack="0"/>
<pin id="455" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_76/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="edge3_2_1_load_load_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="1"/>
<pin id="459" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge3_2_1_load/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="edge3_2_2_load_load_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="1"/>
<pin id="462" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge3_2_2_load/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="edge3_2_3_load_load_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="4" slack="1"/>
<pin id="465" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge3_2_3_load/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="n_assign_cast6_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="0"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_assign_cast6/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="exitcond_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="0"/>
<pin id="472" dir="0" index="1" bw="3" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="j_4_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_242_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="4" slack="0"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_242/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="StgValue_93_store_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="0"/>
<pin id="489" dir="0" index="1" bw="4" slack="0"/>
<pin id="490" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_93/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="StgValue_94_store_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="4" slack="0"/>
<pin id="494" dir="0" index="1" bw="4" slack="0"/>
<pin id="495" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_94/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="StgValue_95_store_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="0"/>
<pin id="499" dir="0" index="1" bw="4" slack="0"/>
<pin id="500" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_95/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_243_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="4" slack="0"/>
<pin id="504" dir="0" index="1" bw="3" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_243/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="x_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_i_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="4" slack="1"/>
<pin id="516" dir="0" index="1" bw="32" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="p_lshr_f_i_cast_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="3" slack="0"/>
<pin id="521" dir="0" index="1" bw="4" slack="1"/>
<pin id="522" dir="0" index="2" bw="1" slack="0"/>
<pin id="523" dir="0" index="3" bw="3" slack="0"/>
<pin id="524" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f_i_cast/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_i_cast_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="3" slack="0"/>
<pin id="531" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_363_i_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="3" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_363_i/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="k_assign_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="4" slack="1"/>
<pin id="541" dir="0" index="1" bw="32" slack="0"/>
<pin id="542" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="k_assign_1/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="p_k_i_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="0"/>
<pin id="547" dir="0" index="2" bw="32" slack="0"/>
<pin id="548" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_k_i/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_364_i_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_364_i/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="exitcond_i_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="1"/>
<pin id="561" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="s_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="0"/>
<pin id="565" dir="0" index="1" bw="32" slack="0"/>
<pin id="566" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="s/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="i_19_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_19/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="grp_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="0" index="1" bw="32" slack="1"/>
<pin id="578" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="s_2/6 "/>
</bind>
</comp>

<comp id="580" class="1004" name="j_5_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/6 "/>
</bind>
</comp>

<comp id="586" class="1004" name="a_1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_1/42 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_265_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_265/42 "/>
</bind>
</comp>

<comp id="597" class="1004" name="StgValue_165_store_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="4" slack="2"/>
<pin id="599" dir="0" index="1" bw="4" slack="4"/>
<pin id="600" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_165/42 "/>
</bind>
</comp>

<comp id="601" class="1004" name="StgValue_169_store_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="4" slack="2"/>
<pin id="603" dir="0" index="1" bw="4" slack="4"/>
<pin id="604" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_169/42 "/>
</bind>
</comp>

<comp id="605" class="1004" name="StgValue_173_store_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="4" slack="2"/>
<pin id="607" dir="0" index="1" bw="4" slack="4"/>
<pin id="608" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_173/42 "/>
</bind>
</comp>

<comp id="609" class="1004" name="j_1_cast5_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="2" slack="0"/>
<pin id="611" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast5/43 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_244_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="2" slack="0"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_244/43 "/>
</bind>
</comp>

<comp id="619" class="1004" name="cond_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="2" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/43 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="0" index="1" bw="3" slack="0"/>
<pin id="628" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp/43 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_262_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_262/43 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_245_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="0"/>
<pin id="639" dir="0" index="1" bw="32" slack="0"/>
<pin id="640" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_245/43 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_263_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_263/43 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_264_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_264/43 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_247_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="16" slack="0"/>
<pin id="653" dir="0" index="1" bw="16" slack="0"/>
<pin id="654" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_247/43 "/>
</bind>
</comp>

<comp id="657" class="1004" name="edge3_1_1_load_load_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="4" slack="2"/>
<pin id="659" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge3_1_1_load/44 "/>
</bind>
</comp>

<comp id="660" class="1004" name="edge3_2_4_load_load_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="4" slack="2"/>
<pin id="662" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="edge3_2_4_load/44 "/>
</bind>
</comp>

<comp id="663" class="1004" name="edge3_load_phi_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="1"/>
<pin id="665" dir="0" index="1" bw="4" slack="0"/>
<pin id="666" dir="0" index="2" bw="4" slack="0"/>
<pin id="667" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="edge3_load_phi/44 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_284_cast_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="4" slack="0"/>
<pin id="672" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_284_cast/44 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_248_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="4" slack="0"/>
<pin id="676" dir="0" index="1" bw="2" slack="1"/>
<pin id="677" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_248/44 "/>
</bind>
</comp>

<comp id="679" class="1004" name="k_1_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/44 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_249_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="2" slack="1"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_249/44 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_286_cast_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="2" slack="0"/>
<pin id="693" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_286_cast/44 "/>
</bind>
</comp>

<comp id="695" class="1004" name="tmp_250_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="2" slack="0"/>
<pin id="697" dir="0" index="1" bw="32" slack="1"/>
<pin id="698" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_250/44 "/>
</bind>
</comp>

<comp id="701" class="1004" name="j_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="2" slack="1"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/44 "/>
</bind>
</comp>

<comp id="707" class="1004" name="exitcond1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="2" slack="0"/>
<pin id="709" dir="0" index="1" bw="2" slack="2"/>
<pin id="710" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/45 "/>
</bind>
</comp>

<comp id="713" class="1004" name="i_20_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="2" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_20/45 "/>
</bind>
</comp>

<comp id="719" class="1004" name="cond_i_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="2" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond_i/45 "/>
</bind>
</comp>

<comp id="725" class="1004" name="arr_load_phi_i_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="4" slack="0"/>
<pin id="728" dir="0" index="2" bw="4" slack="0"/>
<pin id="729" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="arr_load_phi_i/45 "/>
</bind>
</comp>

<comp id="733" class="1004" name="temp_load_load_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="4" slack="3"/>
<pin id="735" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_load/45 "/>
</bind>
</comp>

<comp id="736" class="1004" name="edge3_2_56_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="2"/>
<pin id="738" dir="0" index="1" bw="4" slack="0"/>
<pin id="739" dir="0" index="2" bw="4" slack="0"/>
<pin id="740" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="edge3_2_56/45 "/>
</bind>
</comp>

<comp id="743" class="1004" name="edge3_1_57_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="2"/>
<pin id="745" dir="0" index="1" bw="4" slack="0"/>
<pin id="746" dir="0" index="2" bw="4" slack="0"/>
<pin id="747" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="edge3_1_57/45 "/>
</bind>
</comp>

<comp id="750" class="1004" name="edge3_0_1_58_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="4" slack="0"/>
<pin id="753" dir="0" index="2" bw="4" slack="0"/>
<pin id="754" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="edge3_0_1_58/45 "/>
</bind>
</comp>

<comp id="758" class="1004" name="StgValue_224_store_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="4" slack="0"/>
<pin id="760" dir="0" index="1" bw="4" slack="3"/>
<pin id="761" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_224/45 "/>
</bind>
</comp>

<comp id="763" class="1004" name="StgValue_225_store_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="4" slack="0"/>
<pin id="765" dir="0" index="1" bw="4" slack="3"/>
<pin id="766" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_225/45 "/>
</bind>
</comp>

<comp id="768" class="1004" name="StgValue_226_store_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="4" slack="0"/>
<pin id="770" dir="0" index="1" bw="4" slack="3"/>
<pin id="771" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_226/45 "/>
</bind>
</comp>

<comp id="773" class="1004" name="b_1_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="1"/>
<pin id="775" dir="0" index="1" bw="32" slack="1"/>
<pin id="776" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_1/47 "/>
</bind>
</comp>

<comp id="778" class="1004" name="indvars_iv_next_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="2" slack="2"/>
<pin id="780" dir="0" index="1" bw="1" slack="0"/>
<pin id="781" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next/47 "/>
</bind>
</comp>

<comp id="784" class="1005" name="edge3_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="4" slack="1"/>
<pin id="786" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="edge3 "/>
</bind>
</comp>

<comp id="790" class="1005" name="edge3_1_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="4" slack="1"/>
<pin id="792" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="edge3_1 "/>
</bind>
</comp>

<comp id="796" class="1005" name="edge3_2_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="4" slack="1"/>
<pin id="798" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="edge3_2 "/>
</bind>
</comp>

<comp id="802" class="1005" name="indvarinc_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="2" slack="0"/>
<pin id="804" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc "/>
</bind>
</comp>

<comp id="810" class="1005" name="edge3_2_1_51_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="4" slack="0"/>
<pin id="812" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="edge3_2_1_51 "/>
</bind>
</comp>

<comp id="817" class="1005" name="edge3_2_2_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="4" slack="0"/>
<pin id="819" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="edge3_2_2 "/>
</bind>
</comp>

<comp id="824" class="1005" name="edge3_2_3_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="4" slack="0"/>
<pin id="826" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="edge3_2_3 "/>
</bind>
</comp>

<comp id="831" class="1005" name="a_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="0"/>
<pin id="833" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="838" class="1005" name="x_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="0"/>
<pin id="840" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="845" class="1005" name="n_assign_cast6_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="1"/>
<pin id="847" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_assign_cast6 "/>
</bind>
</comp>

<comp id="855" class="1005" name="j_4_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="4" slack="0"/>
<pin id="857" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="860" class="1005" name="cubiecube_0_ep_addr_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="4" slack="1"/>
<pin id="862" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cubiecube_0_ep_addr "/>
</bind>
</comp>

<comp id="865" class="1005" name="temp_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="4" slack="0"/>
<pin id="867" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="872" class="1005" name="edge3_1_1_53_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="4" slack="0"/>
<pin id="874" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="edge3_1_1_53 "/>
</bind>
</comp>

<comp id="879" class="1005" name="edge3_2_4_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="4" slack="0"/>
<pin id="881" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="edge3_2_4 "/>
</bind>
</comp>

<comp id="886" class="1005" name="edge3_0_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="4" slack="2"/>
<pin id="888" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="edge3_0 "/>
</bind>
</comp>

<comp id="893" class="1005" name="tmp_243_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="2"/>
<pin id="895" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_243 "/>
</bind>
</comp>

<comp id="897" class="1005" name="x_1_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="2"/>
<pin id="899" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="905" class="1005" name="tmp_364_i_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="1"/>
<pin id="907" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_364_i "/>
</bind>
</comp>

<comp id="913" class="1005" name="s_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="1"/>
<pin id="915" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="918" class="1005" name="i_19_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="0"/>
<pin id="920" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_19 "/>
</bind>
</comp>

<comp id="923" class="1005" name="j_5_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="1"/>
<pin id="925" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="928" class="1005" name="s_2_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="1"/>
<pin id="930" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_2 "/>
</bind>
</comp>

<comp id="936" class="1005" name="j_1_cast5_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="5" slack="1"/>
<pin id="938" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_1_cast5 "/>
</bind>
</comp>

<comp id="944" class="1005" name="cond_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="1"/>
<pin id="946" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond "/>
</bind>
</comp>

<comp id="951" class="1005" name="edge3_1_1_load_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="4" slack="1"/>
<pin id="953" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="edge3_1_1_load "/>
</bind>
</comp>

<comp id="956" class="1005" name="edge3_2_4_load_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="4" slack="1"/>
<pin id="958" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="edge3_2_4_load "/>
</bind>
</comp>

<comp id="964" class="1005" name="k_1_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="0"/>
<pin id="966" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="969" class="1005" name="tmp_250_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="1"/>
<pin id="971" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_250 "/>
</bind>
</comp>

<comp id="974" class="1005" name="j_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="2" slack="1"/>
<pin id="976" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="982" class="1005" name="i_20_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="2" slack="0"/>
<pin id="984" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_20 "/>
</bind>
</comp>

<comp id="987" class="1005" name="arr_load_phi_i_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="4" slack="1"/>
<pin id="989" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_load_phi_i "/>
</bind>
</comp>

<comp id="994" class="1005" name="b_1_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="1"/>
<pin id="996" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_1 "/>
</bind>
</comp>

<comp id="999" class="1005" name="indvars_iv_next_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="2" slack="1"/>
<pin id="1001" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="2" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="122" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="134" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="155" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="151" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="178"><net_src comp="12" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="186"><net_src comp="179" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="198"><net_src comp="191" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="202"><net_src comp="22" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="210"><net_src comp="203" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="215" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="232"><net_src comp="226" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="236"><net_src comp="44" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="237" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="254"><net_src comp="248" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="258"><net_src comp="46" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="259" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="270"><net_src comp="4" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="278" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="290"><net_src comp="223" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="223" pin="1"/><net_sink comp="282" pin=4"/></net>

<net id="292"><net_src comp="282" pin="6"/><net_sink comp="278" pin=0"/></net>

<net id="296"><net_src comp="48" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="306"><net_src comp="233" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="233" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="308"><net_src comp="293" pin="1"/><net_sink comp="298" pin=4"/></net>

<net id="309"><net_src comp="298" pin="6"/><net_sink comp="293" pin=0"/></net>

<net id="313"><net_src comp="310" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="322"><net_src comp="245" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="245" pin="1"/><net_sink comp="314" pin=4"/></net>

<net id="324"><net_src comp="314" pin="6"/><net_sink comp="310" pin=0"/></net>

<net id="328"><net_src comp="325" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="337"><net_src comp="255" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="255" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="339"><net_src comp="329" pin="6"/><net_sink comp="325" pin=0"/></net>

<net id="367"><net_src comp="111" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="6" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="377"><net_src comp="8" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="10" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="354" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="380"><net_src comp="354" pin="1"/><net_sink comp="369" pin=3"/></net>

<net id="381"><net_src comp="354" pin="1"/><net_sink comp="369" pin=4"/></net>

<net id="382"><net_src comp="111" pin="4"/><net_sink comp="369" pin=5"/></net>

<net id="391"><net_src comp="8" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="357" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="10" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="394"><net_src comp="357" pin="1"/><net_sink comp="383" pin=3"/></net>

<net id="395"><net_src comp="357" pin="1"/><net_sink comp="383" pin=4"/></net>

<net id="396"><net_src comp="111" pin="4"/><net_sink comp="383" pin=5"/></net>

<net id="405"><net_src comp="8" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="360" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="360" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="408"><net_src comp="10" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="409"><net_src comp="10" pin="0"/><net_sink comp="397" pin=4"/></net>

<net id="410"><net_src comp="111" pin="4"/><net_sink comp="397" pin=5"/></net>

<net id="415"><net_src comp="111" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="12" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="397" pin="6"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="383" pin="6"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="369" pin="6"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="22" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="22" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="397" pin="6"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="383" pin="6"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="369" pin="6"/><net_sink comp="452" pin=0"/></net>

<net id="469"><net_src comp="122" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="122" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="24" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="122" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="28" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="122" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="491"><net_src comp="463" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="496"><net_src comp="460" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="501"><net_src comp="457" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="506"><net_src comp="101" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="32" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="340" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="2" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="508" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="525"><net_src comp="34" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="118" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="527"><net_src comp="2" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="528"><net_src comp="36" pin="0"/><net_sink comp="519" pin=3"/></net>

<net id="532"><net_src comp="519" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="529" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="508" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="508" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="533" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="539" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="508" pin="2"/><net_sink comp="544" pin=2"/></net>

<net id="556"><net_src comp="544" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="2" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="134" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="155" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="145" pin="4"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="145" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="38" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="130" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="584"><net_src comp="130" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="2" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="167" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="343" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="592"><net_src comp="586" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="596"><net_src comp="340" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="612"><net_src comp="191" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="617"><net_src comp="191" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="4" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="191" pin="4"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="6" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="343" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="36" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="343" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="2" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="625" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="631" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="646"><net_src comp="203" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="637" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="655"><net_src comp="647" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="643" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="668"><net_src comp="657" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="669"><net_src comp="660" pin="1"/><net_sink comp="663" pin=2"/></net>

<net id="673"><net_src comp="663" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="678"><net_src comp="670" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="683"><net_src comp="215" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="2" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="187" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="6" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="694"><net_src comp="685" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="699"><net_src comp="691" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="199" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="187" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="42" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="271" pin="4"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="175" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="271" pin="4"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="6" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="271" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="4" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="719" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="248" pin="4"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="226" pin="4"/><net_sink comp="725" pin=2"/></net>

<net id="741"><net_src comp="226" pin="4"/><net_sink comp="736" pin=1"/></net>

<net id="742"><net_src comp="733" pin="1"/><net_sink comp="736" pin=2"/></net>

<net id="748"><net_src comp="733" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="749"><net_src comp="248" pin="4"/><net_sink comp="743" pin=2"/></net>

<net id="755"><net_src comp="237" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="756"><net_src comp="259" pin="4"/><net_sink comp="750" pin=1"/></net>

<net id="757"><net_src comp="733" pin="1"/><net_sink comp="750" pin=2"/></net>

<net id="762"><net_src comp="736" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="767"><net_src comp="743" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="772"><net_src comp="750" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="777"><net_src comp="211" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="782"><net_src comp="175" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="42" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="787"><net_src comp="50" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="793"><net_src comp="54" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="799"><net_src comp="58" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="805"><net_src comp="363" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="813"><net_src comp="62" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="816"><net_src comp="810" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="820"><net_src comp="66" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="823"><net_src comp="817" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="827"><net_src comp="70" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="830"><net_src comp="824" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="834"><net_src comp="74" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="836"><net_src comp="831" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="837"><net_src comp="831" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="841"><net_src comp="78" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="844"><net_src comp="838" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="848"><net_src comp="466" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="851"><net_src comp="845" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="858"><net_src comp="476" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="863"><net_src comp="94" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="868"><net_src comp="82" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="870"><net_src comp="865" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="871"><net_src comp="865" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="875"><net_src comp="86" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="878"><net_src comp="872" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="882"><net_src comp="90" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="885"><net_src comp="879" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="889"><net_src comp="101" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="892"><net_src comp="886" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="896"><net_src comp="502" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="508" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="908"><net_src comp="552" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="916"><net_src comp="563" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="921"><net_src comp="569" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="926"><net_src comp="580" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="931"><net_src comp="575" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="939"><net_src comp="609" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="947"><net_src comp="619" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="949"><net_src comp="944" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="950"><net_src comp="944" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="954"><net_src comp="657" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="959"><net_src comp="660" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="967"><net_src comp="679" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="972"><net_src comp="695" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="977"><net_src comp="701" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="985"><net_src comp="713" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="990"><net_src comp="725" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="992"><net_src comp="987" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="993"><net_src comp="987" pin="1"/><net_sink comp="329" pin=4"/></net>

<net id="997"><net_src comp="773" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1002"><net_src comp="778" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="179" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: getURtoUL : cubiecube_0_ep | {3 4 }
  - Chain level:
	State 1
	State 2
		indvarinc : 1
		edge3_0_1 : 1
		edge3_1_1 : 1
		edge3_2_1 : 1
		tmp_s : 1
		StgValue_63 : 2
		StgValue_64 : 2
		StgValue_65 : 2
		StgValue_66 : 2
		StgValue_72 : 1
		StgValue_73 : 1
		StgValue_74 : 2
		StgValue_75 : 2
		StgValue_76 : 2
	State 3
		n_assign_cast6 : 1
		exitcond : 1
		j_4 : 1
		StgValue_86 : 2
		tmp_242 : 1
		cubiecube_0_ep_addr : 2
		edge3_0 : 3
		StgValue_93 : 1
		StgValue_94 : 1
		StgValue_95 : 1
	State 4
		tmp_243 : 1
		StgValue_99 : 2
		x_1 : 1
		tmp_i : 2
		StgValue_103 : 3
		tmp_i_cast : 1
		tmp_363_i : 2
		k_assign_1 : 2
		p_k_i : 3
		tmp_364_i : 4
	State 5
		exitcond_i : 1
		StgValue_115 : 2
		s : 1
		i_19 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
		a_1 : 1
		tmp_265 : 1
		StgValue_162 : 2
		StgValue_164 : 2
		StgValue_168 : 2
		StgValue_172 : 2
	State 43
		j_1_cast5 : 1
		tmp_244 : 1
		StgValue_182 : 2
		cond : 1
		tmp : 1
		tmp_262 : 1
		tmp_245 : 1
		tmp_263 : 1
		tmp_264 : 2
		tmp_247 : 3
		StgValue_192 : 4
	State 44
		edge3_load_phi : 1
		tmp_284_cast : 2
		tmp_248 : 3
		k_1 : 1
		StgValue_200 : 4
		tmp_286_cast : 1
		tmp_250 : 2
	State 45
		exitcond1 : 1
		i_20 : 1
		StgValue_214 : 2
		cond_i : 1
		arr_load_phi_i : 2
		StgValue_217 : 1
		edge3_2_56 : 1
		edge3_1_57 : 1
		edge3_0_1_58 : 1
		StgValue_224 : 2
		StgValue_225 : 2
		StgValue_226 : 2
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   sdiv   |       grp_fu_575       |    0    |   394   |   238   |
|----------|------------------------|---------|---------|---------|
|          |    indvarinc_fu_363    |    0    |    0    |    10   |
|          |       j_4_fu_476       |    0    |    0    |    13   |
|          |       x_1_fu_508       |    0    |    0    |    39   |
|          |    tmp_364_i_fu_552    |    0    |    0    |    39   |
|          |       i_19_fu_569      |    0    |    0    |    39   |
|          |       j_5_fu_580       |    0    |    0    |    39   |
|    add   |       a_1_fu_586       |    0    |    0    |    39   |
|          |     tmp_247_fu_651     |    0    |    0    |    23   |
|          |       k_1_fu_679       |    0    |    0    |    39   |
|          |     tmp_249_fu_685     |    0    |    0    |    10   |
|          |        j_fu_701        |    0    |    0    |    10   |
|          |       i_20_fu_713      |    0    |    0    |    10   |
|          |       b_1_fu_773       |    0    |    0    |    39   |
|          | indvars_iv_next_fu_778 |    0    |    0    |    10   |
|----------|------------------------|---------|---------|---------|
|          |      tmp_s_fu_411      |    0    |    0    |    8    |
|          |     exitcond_fu_470    |    0    |    0    |    9    |
|          |     tmp_243_fu_502     |    0    |    0    |    9    |
|          |      tmp_i_fu_514      |    0    |    0    |    18   |
|          |    tmp_363_i_fu_533    |    0    |    0    |    18   |
|   icmp   |    exitcond_i_fu_558   |    0    |    0    |    18   |
|          |     tmp_244_fu_613     |    0    |    0    |    8    |
|          |       cond_fu_619      |    0    |    0    |    8    |
|          |     tmp_248_fu_674     |    0    |    0    |    9    |
|          |    exitcond1_fu_707    |    0    |    0    |    8    |
|          |      cond_i_fu_719     |    0    |    0    |    8    |
|----------|------------------------|---------|---------|---------|
|    sub   |    k_assign_1_fu_539   |    0    |    0    |    39   |
|          |     tmp_245_fu_637     |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|          |    edge3_0_1_fu_369    |    0    |    0    |    21   |
|    mux   |    edge3_1_1_fu_383    |    0    |    0    |    21   |
|          |    edge3_2_1_fu_397    |    0    |    0    |    21   |
|----------|------------------------|---------|---------|---------|
|          |      p_k_i_fu_544      |    0    |    0    |    32   |
|          |  edge3_load_phi_fu_663 |    0    |    0    |    4    |
|  select  |  arr_load_phi_i_fu_725 |    0    |    0    |    4    |
|          |    edge3_2_56_fu_736   |    0    |    0    |    4    |
|          |    edge3_1_57_fu_743   |    0    |    0    |    4    |
|          |   edge3_0_1_58_fu_750  |    0    |    0    |    4    |
|----------|------------------------|---------|---------|---------|
|    mul   |        s_fu_563        |    3    |    0    |    20   |
|          |     tmp_250_fu_695     |    3    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|          |  n_assign_cast6_fu_466 |    0    |    0    |    0    |
|          |     tmp_242_fu_482     |    0    |    0    |    0    |
|   zext   |    tmp_i_cast_fu_529   |    0    |    0    |    0    |
|          |    j_1_cast5_fu_609    |    0    |    0    |    0    |
|          |   tmp_284_cast_fu_670  |    0    |    0    |    0    |
|          |   tmp_286_cast_fu_691  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect| p_lshr_f_i_cast_fu_519 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     tmp_265_fu_593     |    0    |    0    |    0    |
|   trunc  |     tmp_263_fu_643     |    0    |    0    |    0    |
|          |     tmp_264_fu_647     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|    shl   |       tmp_fu_625       |    0    |    0    |    0    |
|          |     tmp_262_fu_631     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    6    |   394   |   951   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|         a_reg_831         |   32   |
|     arr1_i_be_reg_310     |    4   |
|       arr1_i_reg_245      |    4   |
|     arr2_i_be_reg_278     |    4   |
|       arr2_i_reg_223      |    4   |
|      arr_i_be_reg_325     |    4   |
|       arr_i_reg_255       |    4   |
|   arr_load_phi_i_reg_987  |    4   |
|        b_1_reg_994        |   32   |
|         b_reg_199         |   32   |
|        cond_reg_944       |    1   |
|cubiecube_0_ep_addr_reg_860|    4   |
|      edge3_0_reg_886      |    4   |
|    edge3_1_1_53_reg_872   |    4   |
|   edge3_1_1_load_reg_951  |    4   |
|      edge3_1_reg_790      |    4   |
|    edge3_2_1_51_reg_810   |    4   |
|     edge3_2_2_reg_817     |    4   |
|     edge3_2_3_reg_824     |    4   |
|   edge3_2_4_load_reg_956  |    4   |
|     edge3_2_4_reg_879     |    4   |
|      edge3_2_reg_796      |    4   |
|       edge3_reg_784       |    4   |
|        i_19_reg_918       |   32   |
|        i_20_reg_982       |    2   |
|        i_i1_reg_267       |    2   |
|        i_i_reg_142        |   32   |
|         i_reg_118         |    4   |
|     indvarinc_reg_802     |    2   |
|  indvars_iv_next_reg_999  |    2   |
|     indvars_iv_reg_175    |    2   |
|       invdar_reg_107      |    2   |
|     j_1_cast5_reg_936     |    5   |
|        j_4_reg_855        |    4   |
|        j_5_reg_923        |   32   |
|        j_i_reg_130        |   32   |
|         j_reg_974         |    2   |
|        k_1_reg_964        |   32   |
|         k_reg_211         |   32   |
|   n_assign_cast6_reg_845  |   32   |
|       p_0_i_reg_163       |   32   |
|      r_assign_reg_187     |    2   |
|        s_2_reg_928        |   32   |
|        s_i_reg_151        |   32   |
|         s_reg_913         |   32   |
|        temp_reg_865       |    4   |
|      tmp_243_reg_893      |    1   |
|      tmp_250_reg_969      |   32   |
|     tmp_364_i_reg_905     |   32   |
|  write_flag_i_be_reg_293  |    1   |
|    write_flag_i_reg_233   |    1   |
|        x_1_reg_897        |   32   |
|         x_reg_838         |   32   |
+---------------------------+--------+
|           Total           |   689  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_101    |  p0  |   2  |   4  |    8   ||    9    |
|        i_reg_118        |  p0  |   2  |   4  |    8   ||    9    |
|       j_i_reg_130       |  p0  |   2  |  32  |   64   ||    9    |
|       s_i_reg_151       |  p0  |   2  |  32  |   64   ||    9    |
|    indvars_iv_reg_175   |  p0  |   2  |   2  |    4   ||    9    |
|     r_assign_reg_187    |  p0  |   2  |   2  |    4   ||    9    |
|        b_reg_199        |  p0  |   2  |  32  |   64   ||    9    |
|        k_reg_211        |  p0  |   2  |  32  |   64   ||    9    |
|   write_flag_i_reg_233  |  p0  |   2  |   1  |    2   ||    9    |
|      arr_i_reg_255      |  p0  |   2  |   4  |    8   ||    9    |
| write_flag_i_be_reg_293 |  p0  |   2  |   1  |    2   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   292  ||  19.459 ||    99   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   394  |   951  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   99   |
|  Register |    -   |    -   |   689  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   19   |  1083  |  1050  |
+-----------+--------+--------+--------+--------+
