Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec 14 14:01:56 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.348    -7566.734                   1344                 8973       -0.065       -0.429                     12                 8973        2.750        0.000                       0                  3324  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk               -6.348    -7566.734                   1344                 8973       -0.065       -0.429                     12                 8973        2.750        0.000                       0                  3324  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :         1344  Failing Endpoints,  Worst Slack       -6.348ns,  Total Violation    -7566.734ns
Hold  :           12  Failing Endpoints,  Worst Slack       -0.065ns,  Total Violation       -0.429ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.348ns  (required time - arrival time)
  Source:                 dut/input_i_reg[4]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            dut/acs_47/sm_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        16.230ns  (logic 6.846ns (42.181%)  route 9.384ns (57.819%))
  Logic Levels:           21  (CARRY4=12 LUT2=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3323, estimated)     1.560     5.068    dut/clk_100mhz_IBUF_BUFG
    SLICE_X15Y18         FDRE                                         r  dut/input_i_reg[4]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  dut/input_i_reg[4]_replica_3/Q
                         net (fo=36, estimated)       0.874     6.398    dut/bmu_inst[1].bmu_j/input_i_reg_n_0_[4]_repN_3_alias
    SLICE_X15Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.522 r  dut/bmu_inst[1].bmu_j/met_out1__0_carry__0_i_3__1/O
                         net (fo=2, estimated)        0.440     6.962    dut/bmu_inst[1].bmu_j/met_out1__0_carry__0_i_3__1_n_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.086 r  dut/bmu_inst[1].bmu_j/met_out1__0_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     7.086    dut/bmu_inst[1].bmu_j/met_out1__0_carry__0_i_7__1_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.619 r  dut/bmu_inst[1].bmu_j/met_out1__0_carry__0/CO[3]
                         net (fo=1, estimated)        0.000     7.619    dut/bmu_inst[1].bmu_j/met_out1__0_carry__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.838 r  dut/bmu_inst[1].bmu_j/met_out1__0_carry__1/O[0]
                         net (fo=3, estimated)        0.948     8.786    dut/bmu_inst[1].bmu_j/met_out1__0_carry__1_n_7
    SLICE_X30Y20         LUT4 (Prop_lut4_I1_O)        0.295     9.081 r  dut/bmu_inst[1].bmu_j/met_out1__58_carry__0_i_10__1/O
                         net (fo=3, estimated)        0.923    10.004    dut/bmu_inst[1].bmu_j/met_out1__58_carry__0_i_10__1_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.128 r  dut/bmu_inst[1].bmu_j/met_out1__58_carry__0_i_5__1/O
                         net (fo=1, routed)           0.000    10.128    dut/bmu_inst[1].bmu_j/met_out1__58_carry__0_i_5__1_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.529 r  dut/bmu_inst[1].bmu_j/met_out1__58_carry__0/CO[3]
                         net (fo=1, estimated)        0.000    10.529    dut/bmu_inst[1].bmu_j/met_out1__58_carry__0_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.751 r  dut/bmu_inst[1].bmu_j/met_out1__58_carry__1/O[0]
                         net (fo=4, estimated)        0.972    11.723    dut/bmu_inst[1].bmu_j/met_out1__58_carry__1_n_7
    SLICE_X44Y21         LUT2 (Prop_lut2_I0_O)        0.299    12.022 r  dut/bmu_inst[1].bmu_j/sm_out[15]_i_16/O
                         net (fo=1, routed)           0.000    12.022    dut/bmu_inst[1].bmu_j/sm_out[15]_i_16_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.572 r  dut/bmu_inst[1].bmu_j/sm_out_reg[15]_i_4/CO[3]
                         net (fo=1, estimated)        0.000    12.572    dut/bmu_inst[1].bmu_j/sm_out_reg[15]_i_4_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.906 r  dut/bmu_inst[1].bmu_j/sm_out_reg[19]_i_7__0/O[1]
                         net (fo=128, estimated)      1.895    14.801    dut/bmu_inst[1].bmu_j/sm_out_reg[19]_i_7__0_n_6
    SLICE_X10Y21         LUT2 (Prop_lut2_I0_O)        0.303    15.104 r  dut/bmu_inst[1].bmu_j/sm_out[15]_i_8__36/O
                         net (fo=1, routed)           0.000    15.104    dut/bmu_inst[1].bmu_j/sm_out[15]_i_8__36_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.480 r  dut/bmu_inst[1].bmu_j/sm_out_reg[15]_i_3__36/CO[3]
                         net (fo=1, estimated)        0.000    15.480    dut/bmu_inst[1].bmu_j/sm_out_reg[15]_i_3__36_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.719 f  dut/bmu_inst[1].bmu_j/sm_out_reg[19]_i_4__36/O[2]
                         net (fo=5, estimated)        1.538    17.257    dut/bmu_inst[1].bmu_j/acs_47/sm_out5[18]
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.301    17.558 r  dut/bmu_inst[1].bmu_j/sm_out[19]_i_17__35/O
                         net (fo=1, routed)           0.000    17.558    dut/bmu_inst[1].bmu_j/sm_out[19]_i_17__35_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    18.049 f  dut/bmu_inst[1].bmu_j/sm_out_reg[19]_i_5__36/CO[1]
                         net (fo=40, estimated)       0.767    18.816    dut/bmu_inst[1].bmu_j/sm_out_reg[19]_i_5__36_n_2
    SLICE_X30Y20         LUT6 (Prop_lut6_I5_O)        0.329    19.145 r  dut/bmu_inst[1].bmu_j/sm_out[19]_i_70__36/O
                         net (fo=1, estimated)        0.330    19.475    dut/bmu_inst[1].bmu_j/sm_out[19]_i_70__36_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.001 r  dut/bmu_inst[1].bmu_j/sm_out_reg[19]_i_42__34/CO[3]
                         net (fo=1, estimated)        0.000    20.001    dut/bmu_inst[1].bmu_j/sm_out_reg[19]_i_42__34_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.115 r  dut/bmu_inst[1].bmu_j/sm_out_reg[19]_i_19__34/CO[3]
                         net (fo=1, estimated)        0.000    20.115    dut/bmu_inst[1].bmu_j/sm_out_reg[19]_i_19__34_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.272 r  dut/bmu_inst[1].bmu_j/sm_out_reg[19]_i_6__36/CO[1]
                         net (fo=21, estimated)       0.697    20.969    dut/bmu_inst[1].bmu_j/sm_out[19]_i_23__36_0[0]
    SLICE_X40Y20         LUT5 (Prop_lut5_I4_O)        0.329    21.298 r  dut/bmu_inst[1].bmu_j/sm_out[15]_i_1__36/O
                         net (fo=1, routed)           0.000    21.298    dut/acs_47/sm_out_reg[19]_1[15]
    SLICE_X40Y20         FDRE                                         r  dut/acs_47/sm_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3323, estimated)     1.439    14.774    dut/acs_47/clk_100mhz_IBUF_BUFG
    SLICE_X40Y20         FDRE                                         r  dut/acs_47/sm_out_reg[15]/C
                         clock pessimism              0.181    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X40Y20         FDRE (Setup_fdre_C_D)        0.031    14.950    dut/acs_47/sm_out_reg[15]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -21.298    
  -------------------------------------------------------------------
                         slack                                 -6.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.065ns  (arrival time - required time)
  Source:                 dut/tbu_inst/din_w_reg[15][13]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            dut/tbu_inst/rows_0[15].store_row/BRAM_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.681%)  route 0.266ns (65.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.040    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.066 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3323, estimated)     0.564     1.630    dut/tbu_inst/clk_100mhz_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  dut/tbu_inst/din_w_reg[15][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.141     1.771 r  dut/tbu_inst/din_w_reg[15][13]/Q
                         net (fo=10, estimated)       0.266     2.036    dut/tbu_inst/rows_0[15].store_row/BRAM_reg_2[3]
    RAMB18_X2Y18         RAMB18E1                                     r  dut/tbu_inst/rows_0[15].store_row/BRAM_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.271    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3323, estimated)     0.880     2.180    dut/tbu_inst/rows_0[15].store_row/clk_100mhz_IBUF_BUFG
    RAMB18_X2Y18         RAMB18E1                                     r  dut/tbu_inst/rows_0[15].store_row/BRAM_reg/CLKBWRCLK
                         clock pessimism             -0.234     1.946    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.155     2.101    dut/tbu_inst/rows_0[15].store_row/BRAM_reg
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                 -0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y17  dut/tbu_inst/rows_0[0].store_row/BRAM_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X60Y5   dut/tbu_inst/filo_buff_last_state_reg_0_31_0_5/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X60Y5   dut/tbu_inst/filo_buff_last_state_reg_0_31_0_5/DP/CLK



