#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jun 11 13:07:44 2021
# Process ID: 327951
# Current directory: /home/selena/Documents/UWTopMetalDrone
# Command line: vivado
# Log file: /home/selena/Documents/UWTopMetalDrone/vivado.log
# Journal file: /home/selena/Documents/UWTopMetalDrone/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/selena/Documents/UWTopMetalSequencer/UWTopMetalSequencer.xpr
launch_simulation
source topMetalSequencer_tb.tcl
run 20ms
close_sim
launch_simulation
source topMetalSequencer_tb.tcl
run 20ms
restart
run 10ms
close_sim
launch_simulation
source topMetalSequencer_tb.tcl
run 10ms
restart
run 10ms
close_sim
launch_simulation
source topMetalSequencer_tb.tcl
run 10m
run 10ms
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
open_hw_manager
connect_hw_server -url localhost:3121 -allow_non_jtag
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183ACA722A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183ACA722A]
open_hw_target
set_property PROGRAM.FILE {/home/selena/Documents/UWTopMetalSequencer/UWTopMetalSequencer.runs/impl_1/topMetalSequencerLeader.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {/home/selena/Documents/UWTopMetalSequencer/UWTopMetalSequencer.runs/impl_1/topMetalSequencerLeader.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {/home/selena/Documents/UWTopMetalSequencer/UWTopMetalSequencer.runs/impl_1/topMetalSequencerLeader.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ila_tx"}]]
close_sim
launch_simulation
launch_simulation
launch_simulation
source topMetalSequencer_tb.tcl
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {/home/selena/Documents/UWTopMetalSequencer/UWTopMetalSequencer.runs/impl_1/topMetalSequencerLeader.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {/home/selena/Documents/UWTopMetalSequencer/UWTopMetalSequencer.runs/impl_1/topMetalSequencerLeader.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/selena/Documents/UWTopMetalSequencer/UWTopMetalSequencer.runs/impl_1/topMetalSequencerLeader.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {/home/selena/Documents/UWTopMetalSequencer/UWTopMetalSequencer.runs/impl_1/topMetalSequencerLeader.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {/home/selena/Documents/UWTopMetalSequencer/UWTopMetalSequencer.runs/impl_1/topMetalSequencerLeader.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/selena/Documents/UWTopMetalSequencer/UWTopMetalSequencer.runs/impl_1/topMetalSequencerLeader.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name mask_mem
set_property -dict [list CONFIG.Component_Name {mask_mem} CONFIG.Write_Width_A {1} CONFIG.Write_Depth_A {8192} CONFIG.Read_Width_A {1} CONFIG.Write_Width_B {1} CONFIG.Read_Width_B {1}] [get_ips mask_mem]
generate_target {instantiation_template} [get_files /home/selena/Documents/UWTopMetalSequencer/UWTopMetalSequencer.srcs/sources_1/ip/mask_mem/mask_mem.xci]
generate_target all [get_files  /home/selena/Documents/UWTopMetalSequencer/UWTopMetalSequencer.srcs/sources_1/ip/mask_mem/mask_mem.xci]
catch { config_ip_cache -export [get_ips -all mask_mem] }
export_ip_user_files -of_objects [get_files /home/selena/Documents/UWTopMetalSequencer/UWTopMetalSequencer.srcs/sources_1/ip/mask_mem/mask_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/selena/Documents/UWTopMetalSequencer/UWTopMetalSequencer.srcs/sources_1/ip/mask_mem/mask_mem.xci]
launch_runs -jobs 8 mask_mem_synth_1
export_simulation -of_objects [get_files /home/selena/Documents/UWTopMetalSequencer/UWTopMetalSequencer.srcs/sources_1/ip/mask_mem/mask_mem.xci] -directory /home/selena/Documents/UWTopMetalSequencer/UWTopMetalSequencer.ip_user_files/sim_scripts -ip_user_files_dir /home/selena/Documents/UWTopMetalSequencer/UWTopMetalSequencer.ip_user_files -ipstatic_source_dir /home/selena/Documents/UWTopMetalSequencer/UWTopMetalSequencer.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/selena/Documents/UWTopMetalSequencer/UWTopMetalSequencer.cache/compile_simlib/modelsim} {questa=/home/selena/Documents/UWTopMetalSequencer/UWTopMetalSequencer.cache/compile_simlib/questa} {ies=/home/selena/Documents/UWTopMetalSequencer/UWTopMetalSequencer.cache/compile_simlib/ies} {xcelium=/home/selena/Documents/UWTopMetalSequencer/UWTopMetalSequencer.cache/compile_simlib/xcelium} {vcs=/home/selena/Documents/UWTopMetalSequencer/UWTopMetalSequencer.cache/compile_simlib/vcs} {riviera=/home/selena/Documents/UWTopMetalSequencer/UWTopMetalSequencer.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Operating_Mode_A {WRITE_FIRST}] [get_ips mask_mem]
close_sim
