
main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00019370  00000000  00000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000da8  40000000  00019370  00028000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00004800  40000da8  40000da8  00028da8  2**2
                  ALLOC
  3 .stack        00001980  40005600  40005600  00028db0  2**4
                  CONTENTS
  4 .comment      000007ce  00000000  00000000  0002a730  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 000004f0  00000000  00000000  0002af00  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00001dd1  00000000  00000000  0002b3f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00009de2  00000000  00000000  0002d1c1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000019bf  00000000  00000000  00036fa3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000029b0  00000000  00000000  00038962  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000013bc  00000000  00000000  0003b314  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00001b08  00000000  00000000  0003c6d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00002a9c  00000000  00000000  0003e1d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000358  00000000  00000000  00040c74  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__Vectors>:
// Exception Vectors
// Mapped to Address 0.
// Absolute addressing mode must be used.

__Vectors:        LDR     PC,Reset_Addr         
       0:	e59ff018 	ldr	pc, [pc, #24]	; 20 <T_Bit>
                LDR     PC,Undef_Addr
       4:	e59ff018 	ldr	pc, [pc, #24]	; 24 <PLLCFG_Val>
                LDR     PC,SWI_Addr
       8:	e59ff018 	ldr	pc, [pc, #24]	; 28 <SWI_Addr>
                LDR     PC,PAbt_Addr
       c:	e59ff018 	ldr	pc, [pc, #24]	; 2c <PAbt_Addr>
                LDR     PC,DAbt_Addr
      10:	e59ff018 	ldr	pc, [pc, #24]	; 30 <VIC_vect_offs>
                NOP                            /* Reserved Vector */
      14:	e1a00000 	nop			(mov r0,r0)
//                LDR     PC,IRQ_Addr
//                LDR     PC,[PC, #-0x0FF0]      /* Vector from VicVectAddr */
                LDR     PC,IRQ_Wrapper_Addr
      18:	e59ff018 	ldr	pc, [pc, #24]	; 38 <IRQ_Wrapper_Addr>
                LDR     PC,FIQ_Addr
      1c:	e59ff018 	ldr	pc, [pc, #24]	; 3c <FIQ_Addr>

00000020 <Reset_Addr>:
      20:	00000168 	andeq	r0, r0, r8, ror #2

00000024 <Undef_Addr>:
      24:	00000040 	andeq	r0, r0, r0, asr #32

00000028 <SWI_Addr>:
      28:	00000098 	muleq	r0, r8, r0

0000002c <PAbt_Addr>:
      2c:	00000044 	andeq	r0, r0, r4, asr #32

00000030 <DAbt_Addr>:
      30:	00000048 	andeq	r0, r0, r8, asr #32
      34:	00000000 	andeq	r0, r0, r0

00000038 <IRQ_Wrapper_Addr>:
      38:	00000050 	andeq	r0, r0, r0, asr r0

0000003c <FIQ_Addr>:
      3c:	0000004c 	andeq	r0, r0, ip, asr #32

00000040 <Undef_Handler>:

Reset_Addr:       .word     Reset_Handler
Undef_Addr:       .word     Undef_Handler
// SWI_Addr:         .word     SWI_Handler
// SWI_Wrapper_Addr: .word     SWI_Wrapper
SWI_Addr:         .word     SoftwareInterrupt      /* in swi_handler.S */
PAbt_Addr:        .word     PAbt_Handler
DAbt_Addr:        .word     DAbt_Handler
                  .word     0                      /* Reserved Address */
// IRQ_Addr:         .word     __IRQ_Handler
IRQ_Wrapper_Addr: .word    __IRQ_Wrapper
FIQ_Addr:         .word     FIQ_Handler

Undef_Handler:  B       Undef_Handler
      40:	eafffffe 	b	40 <F_Bit>

00000044 <PAbt_Handler>:
/* SWI_Handler:    B       SWI_Handler */
PAbt_Handler:   B       PAbt_Handler
      44:	eafffffe 	b	44 <PAbt_Handler>

00000048 <DAbt_Handler>:
DAbt_Handler:   B       DAbt_Handler
      48:	eafffffe 	b	48 <DAbt_Handler>

0000004c <FIQ_Handler>:
/* IRQ_Handler:    B       IRQ_Handler */
FIQ_Handler:    B       FIQ_Handler
      4c:	eafffffe 	b	4c <FIQ_Handler>

00000050 <__IRQ_Wrapper>:

.size   __Vectors, . - __Vectors



.arm
.section .init, "ax"

.if (VECTREMAPPED)
/* mthomas: Dummy used during startup - mind the nops since the 
   flash-utility will overwrite the "reserved vector"-address
   with the checksum */
				B Reset_Handler
				NOP
				NOP
				NOP
				NOP
				NOP  /* Reserved Address */
				NOP
				NOP
.endif

.arm
.section .init, "ax"
.global __startup
.func __startup
__startup:

Reset_Handler:  

.if (VPBDIV_SETUP)
                LDR     R0, =VPBDIV
                LDR     R1, =VPBDIV_Val
                STR     R1, [R0]
.endif


.if (PLL_SETUP)
                LDR     R0, =PLL_BASE
                MOV     R1, #0xAA
                MOV     R2, #0x55

// Configure and Enable PLL
                MOV     R3, #PLLCFG_Val
                STR     R3, [R0, #PLLCFG_OFS] 
                MOV     R3, #PLLCON_PLLE
                STR     R3, [R0, #PLLCON_OFS]
                STR     R1, [R0, #PLLFEED_OFS]
                STR     R2, [R0, #PLLFEED_OFS]

// Wait until PLL Locked
PLL_Loop:       LDR     R3, [R0, #PLLSTAT_OFS]
                ANDS    R3, R3, #PLLSTAT_PLOCK
                BEQ     PLL_Loop

// Switch to PLL Clock
                MOV     R3, #(PLLCON_PLLE | PLLCON_PLLC)
                STR     R3, [R0, #PLLCON_OFS]
                STR     R1, [R0, #PLLFEED_OFS]
                STR     R2, [R0, #PLLFEED_OFS]
.endif


.if (MAM_SETUP)
                LDR     R0, =MAM_BASE
                MOV     R1, #MAMTIM_Val
                STR     R1, [R0, #MAMTIM_OFS] 
                MOV     R1, #MAMCR_Val
                STR     R1, [R0, #MAMCR_OFS] 
.endif


// Memory Mapping
                .set MEMMAP, 0xE01FC040  /* Memory Mapping Control */

.if (REMAP)
                LDR     R0, =MEMMAP
.if     (EXTMEM_MODE)                
                MOV     R1, #3
.elseif (RAM_MODE) || (VECTREMAPPED)
.print "MEMMAP to 2 on init"
                MOV     R1, #2
.else
                MOV     R1, #1
.endif
                STR     R1, [R0]
.endif

// Setup Stack for each mode
                LDR     R0, =Top_Stack

// Enter Undefined Instruction Mode and set its Stack Pointer
                MSR     CPSR_c, #Mode_UND|I_Bit|F_Bit
                MOV     SP, R0
                SUB     R0, R0, #UND_Stack_Size

// Enter Abort Mode and set its Stack Pointer
                MSR     CPSR_c, #Mode_ABT|I_Bit|F_Bit
                MOV     SP, R0
                SUB     R0, R0, #ABT_Stack_Size

// Enter FIQ Mode and set its Stack Pointer
                MSR     CPSR_c, #Mode_FIQ|I_Bit|F_Bit
                MOV     SP, R0
                SUB     R0, R0, #FIQ_Stack_Size

// Enter IRQ Mode and set its Stack Pointer
                MSR     CPSR_c, #Mode_IRQ|I_Bit|F_Bit
                MOV     SP, R0
                SUB     R0, R0, #IRQ_Stack_Size

// Enter Supervisor Mode and set its Stack Pointer
                MSR     CPSR_c, #Mode_SVC|I_Bit|F_Bit
                MOV     SP, R0
                SUB     R0, R0, #SVC_Stack_Size

// Enter User Mode and set its Stack Pointer
                MSR     CPSR_c, #Mode_USR /* Interrupts enabled */
//				MSR     CPSR_c, #Mode_USR|I_Bit|F_Bit /* Interrupts disabled */
                MOV     SP, R0


.if (RAM_MODE==0)
/* Relocate .data section (Copy from ROM to RAM) */
                LDR     R1, =_etext 
                LDR     R2, =_data 
                LDR     R3, =_edata 
                CMP     R2, R3
                BEQ     DataIsEmpty
LoopRel:        CMP     R2, R3 
                LDRLO   R0, [R1], #4 
                STRLO   R0, [R2], #4 
                BLO     LoopRel 
DataIsEmpty:
.endif
 
/* Clear .bss section (Zero init) */
                MOV     R0, #0 
                LDR     R1, =__bss_start__ 
                LDR     R2, =__bss_end__ 
                CMP     R1,R2
                BEQ     BSSIsEmpty
LoopZI:         CMP     R1, R2 
                STRLO   R0, [R1], #4 
                BLO     LoopZI 
BSSIsEmpty:


// call C++ constructors of global objects
		LDR 	r0, =__ctors_start__
		LDR 	r1, =__ctors_end__
ctor_loop:
		CMP 	r0, r1
		BEQ 	ctor_end
		LDR 	r2, [r0], #4
		STMFD 	sp!, {r0-r1}
		MOV 	lr, pc
		MOV 	pc, r2
		LDMFD 	sp!, {r0-r1}
		B 		ctor_loop
ctor_end:

// Enter the C code
                //LDR     R0,=INIT
                LDR     R0,=main
                TST     R0,#1             // Bit-0 set: main is Thumb
                LDREQ   LR,=__exit_ARM    // ARM Mode
                LDRNE   LR,=__exit_THUMB  // Thumb Mode
                BX      R0

.size   __startup, . - __startup
.endfunc

.arm
.global __exit_ARM
.func __exit_ARM
__exit_ARM:
                B       __exit_ARM
.size   __exit_ARM, . - __exit_ARM
.endfunc

.thumb
.global __exit_THUMB
.func __exit_THUMB
__exit_THUMB:
                B       __exit_THUMB
.size   __exit_THUMB, . - __exit_THUMB
.endfunc


/* mthomas: the following code is inspired by various examples and
   documents from ARM, Atmel, Anglia Designs and others */


.text
.arm

.if (VECTREMAPPED)
.print "Handlers in section .vectmapped -> .data"
.section .vectmapped, "ax"
.else
.print "Handlers in section .vectorg -> .code/.text"
.section .vectorg, "ax"
.endif

.set VIC_base_addr, 0xFFFFF000
.set VIC_vect_offs, 0x30

        .arm
        .global __IRQ_Wrapper
        .func   __IRQ_Wrapper
__IRQ_Wrapper:
/*- Manage Exception Entry  */
/*- Adjust and save LR_irq in IRQ stack  */
            sub         lr, lr, #4
      50:	e24ee004 	sub	lr, lr, #4	; 0x4
            stmfd       sp!, {lr}
      54:	e92d4000 	stmdb	sp!, {lr}

/*- Save SPSR need to be saved for nested interrupt */
            mrs         r14, SPSR
      58:	e14fe000 	mrs	lr, SPSR
            stmfd       sp!, {r14}
      5c:	e92d4000 	stmdb	sp!, {lr}

/*- Save and r0 in IRQ stack  */
            stmfd       sp!, {r0}
      60:	e92d0001 	stmdb	sp!, {r0}

/*- Write in the IVR to support Protect Mode  */
/*- No effect in Normal Mode  */
/*- De-assert the NIRQ and clear the source in Protect Mode */
/* R14 = LR */
            ldr         r14, =VIC_base_addr
      64:	e59fe028 	ldr	lr, [pc, #40]	; 94 <.text+0x94>
            ldr         r0 , [r14, #VIC_vect_offs]
      68:	e59e0030 	ldr	r0, [lr, #48]
            /*str         r14, [r14, #VIC_vect_offs]*/

/*- Enable Interrupt and Switch in Supervisor Mode */
            msr         CPSR_c, #I_Bit | Mode_SVC
      6c:	e321f093 	msr	CPSR_c, #147	; 0x93

/*- Save scratch/used registers and LR in User Stack */
            /*stmfd       sp!, { r1-r3, r12, r14}*/
            stmfd       sp!, { r1-r12, r14 }
      70:	e92d5ffe 	stmdb	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}

/*- Branch to the routine pointed by the VIC-Vector-Address  */
            mov         r14, pc
      74:	e1a0e00f 	mov	lr, pc
            bx          r0
      78:	e12fff10 	bx	r0
/*- Restore scratch/used registers and LR from User Stack*/
            /* ldmia       sp!, { r1-r3, r12, r14} */
            ldmia       sp!, { r1-r12, r14 }
      7c:	e8bd5ffe 	ldmia	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}

/*- Disable Interrupt and switch back in IRQ mode */
            msr         CPSR_c, #I_Bit | Mode_IRQ
      80:	e321f092 	msr	CPSR_c, #146	; 0x92

#if 0
/* VICVectAddr=0 is already done in the ISRs of the Philips-Examples 
   so commented out here */
/*- Mark the End of Interrupt on the VIC */
            ldr         r14, =VIC_base_addr
            str         r14, [r14, #VIC_vect_offs]
#endif

/*- Restore SPSR_irq and r0 from IRQ stack */
            ldmia       sp!, {r0}
      84:	e8bd0001 	ldmia	sp!, {r0}

/*- Restore SPSR_irq and r0 from IRQ stack */
            ldmia       sp!, {r14}
      88:	e8bd4000 	ldmia	sp!, {lr}
            msr         SPSR_cxsf, r14
      8c:	e16ff00e 	msr	SPSR_fsxc, lr

/*- Restore adjusted  LR_irq from IRQ stack directly in the PC */
            ldmia       sp!, {pc}^
      90:	e8fd8000 	ldmia	sp!, {pc}^
      94:	fffff000 	undefined instruction 0xfffff000

00000098 <SoftwareInterrupt>:
.global SoftwareInterrupt
.func   SoftwareInterrupt
SoftwareInterrupt:
SWI_HandlerMT:
	STMFD   sp!, {r4, lr}      /* store regs. */
      98:	e92d4010 	stmdb	sp!, {r4, lr}
	MRS     r4, spsr
      9c:	e14f4000 	mrs	r4, SPSR
	TST     r4, #T_Bit             /* test for thumb */
      a0:	e3140020 	tst	r4, #32	; 0x20
	LDRNEH  r4, [lr, #-2]          /* NE->thumb - get swi instruction code */
      a4:	115e40b2 	ldrneh	r4, [lr, #-2]
	BICNE   r4, r4, #0xff00        /* NE->thumb - clear top 8 bits leaving swi "comment field"=number */
      a8:	13c44cff 	bicne	r4, r4, #65280	; 0xff00
	LDREQ   r4, [lr, #-4]          /* EQ->arm - get swi instruction code */
      ac:	051e4004 	ldreq	r4, [lr, #-4]
	BICEQ   r4, r4, #0xff000000    /* EQ->arm - clear top 8 bits leaving swi "comment field"=number */
      b0:	03c444ff 	biceq	r4, r4, #-16777216	; 0xff000000
	CMP     r4, #MAX_SWI           /* range-check */
      b4:	e3540006 	cmp	r4, #6	; 0x6
	LDRLS   pc, [pc, r4, LSL #2]   /* jump to routine if <= MAX (LS) */
      b8:	979ff104 	ldrls	pc, [pc, r4, lsl #2]

000000bc <SWIOutOfRange>:
SWIOutOfRange:
	B       SWIOutOfRange
      bc:	eafffffe 	b	bc <SWIOutOfRange>

000000c0 <SwiTableStart>:
      c0:	000000dc 	ldreqd	r0, [r0], -ip
      c4:	000000ec 	andeq	r0, r0, ip, ror #1
      c8:	000000fc 	streqd	r0, [r0], -ip
      cc:	00000110 	andeq	r0, r0, r0, lsl r1
      d0:	00000124 	andeq	r0, r0, r4, lsr #2
      d4:	0000012c 	andeq	r0, r0, ip, lsr #2
      d8:	00000148 	andeq	r0, r0, r8, asr #2

000000dc <IRQDisable>:

/* Jump-Table */
SwiTableStart:
	.word IRQDisable	// 0
	.word IRQEnable		// 1
	.word FIQDisable	// 2
	.word FIQEnable		// 3
	.word CPSRget		// 4
	.word IRQRestore	// 5
	.word FIQRestore	// 6
SwiTableEnd:
.set MAX_SWI, ((SwiTableEnd-SwiTableStart)/4)-1

IRQDisable:
	MRS     r0, SPSR                        /* Get SPSR = return value */
      dc:	e14f0000 	mrs	r0, SPSR
	ORR     r4, r0, #I_Bit                  /* I_Bit set */
      e0:	e3804080 	orr	r4, r0, #128	; 0x80
	MSR     SPSR_c, r4                      /* Set SPSR */
      e4:	e161f004 	msr	SPSR_c, r4
	B       EndofSWI
      e8:	ea00001d 	b	164 <EndofSWI>

000000ec <IRQEnable>:

IRQEnable:
	MRS     r0, SPSR                        /* Get SPSR = return value */
      ec:	e14f0000 	mrs	r0, SPSR
	BIC     r4, r0, #I_Bit                  /* I_Bit clear */
      f0:	e3c04080 	bic	r4, r0, #128	; 0x80
	MSR     SPSR_c, r4                      /* Set SPSR */
      f4:	e161f004 	msr	SPSR_c, r4
	B       EndofSWI                       
      f8:	ea000019 	b	164 <EndofSWI>

000000fc <FIQDisable>:

FIQDisable:
	MRS     r0, SPSR
      fc:	e14f0000 	mrs	r0, SPSR
	ORR     r4, r0, #F_Bit
     100:	e3804040 	orr	r4, r0, #64	; 0x40
	AND     r0, r0, #F_Bit
     104:	e2000040 	and	r0, r0, #64	; 0x40
	MSR     SPSR_c, r4
     108:	e161f004 	msr	SPSR_c, r4
	B       EndofSWI
     10c:	ea000014 	b	164 <EndofSWI>

00000110 <FIQEnable>:

FIQEnable:
	MRS     r0, SPSR
     110:	e14f0000 	mrs	r0, SPSR
	BIC     r4, r0, #F_Bit
     114:	e3c04040 	bic	r4, r0, #64	; 0x40
	AND     r0, r0, #F_Bit
     118:	e2000040 	and	r0, r0, #64	; 0x40
	MSR     SPSR_c, r4
     11c:	e161f004 	msr	SPSR_c, r4
	B       EndofSWI
     120:	ea00000f 	b	164 <EndofSWI>

00000124 <CPSRget>:

CPSRget:
	// LDR r0, =0xdeadbeef
	MRS     r0, SPSR                        /* Get SPSR */
     124:	e14f0000 	mrs	r0, SPSR
	B       EndofSWI                       
     128:	ea00000d 	b	164 <EndofSWI>

0000012c <IRQRestore>:

IRQRestore:
	MRS     r4, SPSR                        /* Get SPSR */
     12c:	e14f4000 	mrs	r4, SPSR
	AND     r0, r0, #I_Bit
     130:	e2000080 	and	r0, r0, #128	; 0x80
	TST     r0, #I_Bit             /* Test input for I_Bit */
     134:	e3100080 	tst	r0, #128	; 0x80
	BICEQ   r4, r4, #I_Bit
     138:	03c44080 	biceq	r4, r4, #128	; 0x80
	ORRNE   r4, r4, #I_Bit
     13c:	13844080 	orrne	r4, r4, #128	; 0x80
	MSR     SPSR_c, r4
     140:	e161f004 	msr	SPSR_c, r4
	B       EndofSWI
     144:	ea000006 	b	164 <EndofSWI>

00000148 <FIQRestore>:

FIQRestore:
	MRS     r4, SPSR                        /* Get SPSR */
     148:	e14f4000 	mrs	r4, SPSR
	AND     r0, r0, #F_Bit
     14c:	e2000040 	and	r0, r0, #64	; 0x40
	TST     r0, #F_Bit             /* Test input for F_Bit */
     150:	e3100040 	tst	r0, #64	; 0x40
	BICEQ   r4, r4, #F_Bit
     154:	03c44040 	biceq	r4, r4, #64	; 0x40
	ORRNE   r4, r4, #F_Bit
     158:	13844040 	orrne	r4, r4, #64	; 0x40
	MSR     SPSR_c, r4
     15c:	e161f004 	msr	SPSR_c, r4
	B       EndofSWI
     160:	eaffffff 	b	164 <EndofSWI>

00000164 <EndofSWI>:

EndofSWI:
	LDMFD   sp!, {r4,pc}^
     164:	e8fd8010 	ldmia	sp!, {r4, pc}^

00000168 <__startup>:
     168:	e59f0128 	ldr	r0, [pc, #296]	; 298 <.text+0x298>
     16c:	e3a01000 	mov	r1, #0	; 0x0
     170:	e5801000 	str	r1, [r0]
     174:	e59f0120 	ldr	r0, [pc, #288]	; 29c <.text+0x29c>
     178:	e3a010aa 	mov	r1, #170	; 0xaa
     17c:	e3a02055 	mov	r2, #85	; 0x55
     180:	e3a03024 	mov	r3, #36	; 0x24
     184:	e5803004 	str	r3, [r0, #4]
     188:	e3a03001 	mov	r3, #1	; 0x1
     18c:	e5803000 	str	r3, [r0]
     190:	e580100c 	str	r1, [r0, #12]
     194:	e580200c 	str	r2, [r0, #12]

00000198 <PLL_Loop>:
     198:	e5903008 	ldr	r3, [r0, #8]
     19c:	e2133b01 	ands	r3, r3, #1024	; 0x400
     1a0:	0afffffc 	beq	198 <PLL_Loop>
     1a4:	e3a03003 	mov	r3, #3	; 0x3
     1a8:	e5803000 	str	r3, [r0]
     1ac:	e580100c 	str	r1, [r0, #12]
     1b0:	e580200c 	str	r2, [r0, #12]
     1b4:	e59f00e4 	ldr	r0, [pc, #228]	; 2a0 <.text+0x2a0>
     1b8:	e3a01004 	mov	r1, #4	; 0x4
     1bc:	e5801004 	str	r1, [r0, #4]
     1c0:	e3a01002 	mov	r1, #2	; 0x2
     1c4:	e5801000 	str	r1, [r0]
     1c8:	e59f00d4 	ldr	r0, [pc, #212]	; 2a4 <.text+0x2a4>
     1cc:	e321f0db 	msr	CPSR_c, #219	; 0xdb
     1d0:	e1a0d000 	mov	sp, r0
     1d4:	e2400080 	sub	r0, r0, #128	; 0x80
     1d8:	e321f0d7 	msr	CPSR_c, #215	; 0xd7
     1dc:	e1a0d000 	mov	sp, r0
     1e0:	e2400080 	sub	r0, r0, #128	; 0x80
     1e4:	e321f0d1 	msr	CPSR_c, #209	; 0xd1
     1e8:	e1a0d000 	mov	sp, r0
     1ec:	e2400080 	sub	r0, r0, #128	; 0x80
     1f0:	e321f0d2 	msr	CPSR_c, #210	; 0xd2
     1f4:	e1a0d000 	mov	sp, r0
     1f8:	e2400b02 	sub	r0, r0, #2048	; 0x800
     1fc:	e321f0d3 	msr	CPSR_c, #211	; 0xd3
     200:	e1a0d000 	mov	sp, r0
     204:	e2400b02 	sub	r0, r0, #2048	; 0x800
     208:	e321f010 	msr	CPSR_c, #16	; 0x10
     20c:	e1a0d000 	mov	sp, r0
     210:	e59f1090 	ldr	r1, [pc, #144]	; 2a8 <.text+0x2a8>
     214:	e59f2090 	ldr	r2, [pc, #144]	; 2ac <.text+0x2ac>
     218:	e59f3090 	ldr	r3, [pc, #144]	; 2b0 <.text+0x2b0>
     21c:	e1520003 	cmp	r2, r3
     220:	0a000003 	beq	234 <DataIsEmpty>

00000224 <LoopRel>:
     224:	e1520003 	cmp	r2, r3
     228:	34910004 	ldrcc	r0, [r1], #4
     22c:	34820004 	strcc	r0, [r2], #4
     230:	3afffffb 	bcc	224 <LoopRel>

00000234 <DataIsEmpty>:
     234:	e3a00000 	mov	r0, #0	; 0x0
     238:	e59f1074 	ldr	r1, [pc, #116]	; 2b4 <.text+0x2b4>
     23c:	e59f2074 	ldr	r2, [pc, #116]	; 2b8 <.text+0x2b8>
     240:	e1510002 	cmp	r1, r2
     244:	0a000002 	beq	254 <BSSIsEmpty>

00000248 <LoopZI>:
     248:	e1510002 	cmp	r1, r2
     24c:	34810004 	strcc	r0, [r1], #4
     250:	3afffffc 	bcc	248 <LoopZI>

00000254 <BSSIsEmpty>:
     254:	e59f0060 	ldr	r0, [pc, #96]	; 2bc <.text+0x2bc>
     258:	e59f1060 	ldr	r1, [pc, #96]	; 2c0 <.text+0x2c0>

0000025c <ctor_loop>:
     25c:	e1500001 	cmp	r0, r1
     260:	0a000005 	beq	27c <ctor_end>
     264:	e4902004 	ldr	r2, [r0], #4
     268:	e92d0003 	stmdb	sp!, {r0, r1}
     26c:	e1a0e00f 	mov	lr, pc
     270:	e1a0f002 	mov	pc, r2
     274:	e8bd0003 	ldmia	sp!, {r0, r1}
     278:	eafffff7 	b	25c <ctor_loop>

0000027c <ctor_end>:
     27c:	e59f0040 	ldr	r0, [pc, #64]	; 2c4 <.text+0x2c4>
     280:	e3100001 	tst	r0, #1	; 0x1
     284:	059fe03c 	ldreq	lr, [pc, #60]	; 2c8 <.text+0x2c8>
     288:	159fe03c 	ldrne	lr, [pc, #60]	; 2cc <.text+0x2cc>
     28c:	e12fff10 	bx	r0

00000290 <__exit_ARM>:
     290:	eafffffe 	b	290 <__exit_ARM>

00000294 <__exit_THUMB>:
     294:	e7fe      	b.n	294 <__exit_THUMB>
     296:	0000      	lsls	r0, r0, #0
     298:	c100      	stmia	r1!, {}
     29a:	e01f      	b.n	2dc <FiqRestore+0x4>
     29c:	c080      	stmia	r0!, {r7}
     29e:	e01f      	b.n	2e0 <IntGetCPSR>
     2a0:	c000      	stmia	r0!, {}
     2a2:	e01f      	b.n	2e4 <IntGetCPSR+0x4>
     2a4:	6f80      	ldr	r0, [r0, #120]
     2a6:	4000      	ands	r0, r0
     2a8:	9370      	str	r3, [sp, #448]
     2aa:	0001      	lsls	r1, r0, #0
     2ac:	0000      	lsls	r0, r0, #0
     2ae:	4000      	ands	r0, r0
     2b0:	0da8      	lsrs	r0, r5, #22
     2b2:	4000      	ands	r0, r0
     2b4:	0da8      	lsrs	r0, r5, #22
     2b6:	4000      	ands	r0, r0
     2b8:	55a8      	strb	r0, [r5, r6]
     2ba:	4000      	ands	r0, r0
     2bc:	9370      	str	r3, [sp, #448]
     2be:	0001      	lsls	r1, r0, #0
     2c0:	9370      	str	r3, [sp, #448]
     2c2:	0001      	lsls	r1, r0, #0
     2c4:	6098      	str	r0, [r3, #8]
     2c6:	0000      	lsls	r0, r0, #0
     2c8:	0290      	lsls	r0, r2, #10
     2ca:	0000      	lsls	r0, r0, #0
     2cc:	0294      	lsls	r4, r2, #10
	...

000002d0 <IntRestore>:
.endfunc


/**********************************************************************
 *  Call SWI to restore IRQ
 *  Function : void IntEnable(uint32_t)
 *  Parameters:      None
 *  input  :         newstate
 *                   if I_bit in newstate cleared->IRQ on  -> clear I_BIT
 *                   if I_bit in newstate set    ->IRQ off -> set I_Bit
 *  output :         None
 **********************************************************************/
.arm
.text
.section .text, "ax"
.global IntRestore
.func   IntRestore
IntRestore:
		SWI     SWI_IRQ_REST
     2d0:	ef000005 	svc	0x00000005
		BX      lr
     2d4:	e12fff1e 	bx	lr

000002d8 <FiqRestore>:
.endfunc

/**********************************************************************
 *  Call SWI to restore FIQ
 *  Function : void IntEnable(uint32_t)
 *  Parameters:      None
 *  input  :         newstate
 *                   if F_bit in newstate cleared->FIQ on  -> clear F_BIT
 *                   if F_bit in newstate set    ->FIQ off -> set F_Bit
 *  output :         None
 **********************************************************************/
.arm
.text
.section .text, "ax"
.global FiqRestore
.func   FiqRestore
FiqRestore:
		SWI     SWI_FIQ_REST
     2d8:	ef000006 	svc	0x00000006
		BX      lr
     2dc:	e12fff1e 	bx	lr

000002e0 <IntGetCPSR>:
.endfunc

/**********************************************************************
 *  Call SWI to read IRQ/FIQ-status
 *  Function : uint32_t IntEnable(void)
 *  Parameters:      None
 *  input  :         None
 *  output :         CPSR (SPSR_SVC)
 **********************************************************************/
.arm
.text
.section .text, "ax"
.global IntGetCPSR
.func   IntGetCPSR
IntGetCPSR:
		SWI     SWI_GET_CPSR
     2e0:	ef000004 	svc	0x00000004
		BX      lr
     2e4:	e12fff1e 	bx	lr

000002e8 <IntEnable>:
.endfunc

/**********************************************************************
 *  Call SWI to enable IRQ
 *  Function : uint32_t IntEnable(void)
 *  Parameters:      None
 *  input  :         None
 *  output :         previous status
 *                   I_Bit clear if IRQs were enabled
 *                   I_Bit set   if IRQs were disabled
 **********************************************************************/
.arm
.text
.section .text, "ax"
.global IntEnable
.func   IntEnable
IntEnable:
        SWI     SWI_IRQ_EN
     2e8:	ef000001 	svc	0x00000001
        BX      lr
     2ec:	e12fff1e 	bx	lr

000002f0 <IntDisable>:
.endfunc /* end of IntEnable */

/**********************************************************************
 *  Call SWI to disable IRQ
 *  Function : uint32_t IntDisable(void)
 *  Parameters     : None
 *  input          : None
 *  output :         previous status
 *                   I_Bit clear if IRQs were enabled
 *                   I_Bit set   if IRQs were disabled
 **********************************************************************/
.arm
.global IntDisable
.section .text, "ax"
.func   IntDisable
IntDisable:
        SWI     SWI_IRQ_DIS
     2f0:	ef000000 	svc	0x00000000
        BX      lr
     2f4:	e12fff1e 	bx	lr

000002f8 <FiqEnable>:
.endfunc /* end of IntDisable */

/**********************************************************************
 *  Call SWI to enable FIQ
 *  Function : uint32_t FiqEnable(void)
 *  Parameters:      None
 *  input  :         None
 *  output :         previous status
 *                   F_Bit clear if FIQs were enabled
 *                   F_Bit set   if FIQs were disabled
 **********************************************************************/
.arm
.text
.section .text, "ax"
.global FiqEnable
.func   FiqEnable
FiqEnable:
        SWI     SWI_FIQ_EN
     2f8:	ef000003 	svc	0x00000003
        BX      lr
     2fc:	e12fff1e 	bx	lr

00000300 <FiqDisable>:
.endfunc

/**********************************************************************
 *  Call SWI to disable FIQ
 *  Function : uint32_t FiqDisable(void)
 *  Parameters     : None
 *  input          : None
 *  output :         previous status
 *                   F_Bit clear if FIQs were enabled
 *                   F_Bit set   if FIQs were disabled
 **********************************************************************/
.arm
.global FiqDisable
.section .text, "ax"
.func   FiqDisable
FiqDisable:
        SWI     SWI_FIQ_DIS
     300:	ef000002 	svc	0x00000002
        BX      lr
     304:	e12fff1e 	bx	lr

00000308 <LL_write_ctrl_data>:
	SPIWRData[1] = '*';

	spi_chksum = 0xAAAA;

	if (!page) {
     308:	e31000ff 	tst	r0, #255	; 0xff
     30c:	e92d4030 	stmdb	sp!, {r4, r5, lr}
     310:	e59fc0f8 	ldr	ip, [pc, #248]	; 410 <.text+0x410>
     314:	e59f50f8 	ldr	r5, [pc, #248]	; 414 <.text+0x414>
     318:	e3e03c55 	mvn	r3, #21760	; 0x5500
		for (i = 2; i < 40; i++) {
     31c:	159f00f4 	ldrne	r0, [pc, #244]	; 418 <.text+0x418>
     320:	e3a0102a 	mov	r1, #42	; 0x2a
     324:	e2433055 	sub	r3, r3, #85	; 0x55
     328:	e3a0203e 	mov	r2, #62	; 0x3e
     32c:	e5c51001 	strb	r1, [r5, #1]
     330:	e5c52000 	strb	r2, [r5]
     334:	e1cc30b0 	strh	r3, [ip]
     338:	11a01005 	movne	r1, r5
     33c:	1280e014 	addne	lr, r0, #20	; 0x14
     340:	1a000019 	bne	3ac <LL_write_ctrl_data+0xa4>
     344:	e59f00cc 	ldr	r0, [pc, #204]	; 418 <.text+0x418>
     348:	e1a01005 	mov	r1, r5
     34c:	e280e026 	add	lr, r0, #38	; 0x26
			SPIWRData[i] = *dataptr++;
     350:	e4d02001 	ldrb	r2, [r0], #1
			spi_chksum += SPIWRData[i];
     354:	e1dc30b0 	ldrh	r3, [ip]
     358:	e0833002 	add	r3, r3, r2
     35c:	e1a03803 	mov	r3, r3, lsl #16
     360:	e1a03823 	mov	r3, r3, lsr #16
     364:	e15e0000 	cmp	lr, r0
     368:	e5c12002 	strb	r2, [r1, #2]
     36c:	e1cc30b0 	strh	r3, [ip]
     370:	e2811001 	add	r1, r1, #1	; 0x1
     374:	1afffff5 	bne	350 <LL_write_ctrl_data+0x48>
		}
	} else {
		for (i = 2; i < 22; i++) {
			SPIWRData[i] = *dataptr++;
			spi_chksum += SPIWRData[i];
		}
		dataptr += 18;
		for (i = 22; i < 40; i++) {
			SPIWRData[i] = *dataptr++;
			spi_chksum += SPIWRData[i];
		}
	}

	SPIWRData[40] = spi_chksum; //chksum LSB
     378:	e1dc00b0 	ldrh	r0, [ip]
	SPIWRData[41] = (spi_chksum >> 8); //chksum MSB
     37c:	e1dc30b0 	ldrh	r3, [ip]
     380:	e1a03423 	mov	r3, r3, lsr #8
     384:	e5c53029 	strb	r3, [r5, #41]

	SPIWR_num_bytes = 42;
     388:	e59f308c 	ldr	r3, [pc, #140]	; 41c <.text+0x41c>
     38c:	e3a0202a 	mov	r2, #42	; 0x2a
     390:	e5832000 	str	r2, [r3]
	data_sent_to_LL = 0;
     394:	e59f3084 	ldr	r3, [pc, #132]	; 420 <.text+0x420>
     398:	e3a01000 	mov	r1, #0	; 0x0
     39c:	e5c31000 	strb	r1, [r3]
     3a0:	e5c50028 	strb	r0, [r5, #40]
}
     3a4:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
     3a8:	e12fff1e 	bx	lr
     3ac:	e4d02001 	ldrb	r2, [r0], #1
     3b0:	e1dc30b0 	ldrh	r3, [ip]
     3b4:	e0833002 	add	r3, r3, r2
     3b8:	e1a03803 	mov	r3, r3, lsl #16
     3bc:	e1a03823 	mov	r3, r3, lsr #16
     3c0:	e150000e 	cmp	r0, lr
     3c4:	e5c12002 	strb	r2, [r1, #2]
     3c8:	e1cc30b0 	strh	r3, [ip]
     3cc:	e2811001 	add	r1, r1, #1	; 0x1
     3d0:	1afffff5 	bne	3ac <LL_write_ctrl_data+0xa4>
     3d4:	e59fe038 	ldr	lr, [pc, #56]	; 414 <.text+0x414>
     3d8:	e2804025 	add	r4, r0, #37	; 0x25
     3dc:	e2801013 	add	r1, r0, #19	; 0x13
     3e0:	e5512001 	ldrb	r2, [r1, #-1]
     3e4:	e1dc30b0 	ldrh	r3, [ip]
     3e8:	e0833002 	add	r3, r3, r2
     3ec:	e1a03803 	mov	r3, r3, lsl #16
     3f0:	e2811001 	add	r1, r1, #1	; 0x1
     3f4:	e1a03823 	mov	r3, r3, lsr #16
     3f8:	e1510004 	cmp	r1, r4
     3fc:	e5ce2016 	strb	r2, [lr, #22]
     400:	e1cc30b0 	strh	r3, [ip]
     404:	e28ee001 	add	lr, lr, #1	; 0x1
     408:	1afffff4 	bne	3e0 <LL_write_ctrl_data+0xd8>
     40c:	eaffffd9 	b	378 <LL_write_ctrl_data+0x70>
     410:	40000dba 	strmih	r0, [r0], -sl
     414:	40004fac 	andmi	r4, r0, ip, lsr #31
     418:	40001fc0 	andmi	r1, r0, r0, asr #31
     41c:	40004fa4 	andmi	r4, r0, r4, lsr #31
     420:	4000002a 	andmi	r0, r0, sl, lsr #32

00000424 <HL2LL_write_cycle>:
     424:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     428:	e59f38c4 	ldr	r3, [pc, #2244]	; cf4 <.text+0xcf4>
     42c:	e5d30000 	ldrb	r0, [r3]
     430:	e3500000 	cmp	r0, #0	; 0x0
     434:	e24dd010 	sub	sp, sp, #16	; 0x10
     438:	0a00005c 	beq	5b0 <HL2LL_write_cycle+0x18c>
     43c:	e59f38b4 	ldr	r3, [pc, #2228]	; cf8 <.text+0xcf8>
     440:	e59f88b4 	ldr	r8, [pc, #2228]	; cfc <.text+0xcfc>
     444:	e5932000 	ldr	r2, [r3]
     448:	e5d89000 	ldrb	r9, [r8]
     44c:	e59fb8ac 	ldr	fp, [pc, #2220]	; d00 <.text+0xd00>
     450:	e3520000 	cmp	r2, #0	; 0x0
     454:	e59f28a8 	ldr	r2, [pc, #2216]	; d04 <.text+0xd04>
     458:	13893008 	orrne	r3, r9, #8	; 0x8
     45c:	e1cb90b0 	strh	r9, [fp]
     460:	11cb30b0 	strneh	r3, [fp]
     464:	e5d23001 	ldrb	r3, [r2, #1]
     468:	e3530000 	cmp	r3, #0	; 0x0
     46c:	11db30b0 	ldrneh	r3, [fp]
     470:	01db30b0 	ldreqh	r3, [fp]
     474:	13833143 	orrne	r3, r3, #-1073741808	; 0xc0000010
     478:	03c33010 	biceq	r3, r3, #16	; 0x10
     47c:	138335ff 	orrne	r3, r3, #1069547520	; 0x3fc00000
     480:	01a03883 	moveq	r3, r3, lsl #17
     484:	138339fe 	orrne	r3, r3, #4161536	; 0x3f8000
     488:	01a038a3 	moveq	r3, r3, lsr #17
     48c:	11cb30b0 	strneh	r3, [fp]
     490:	01cb30b0 	streqh	r3, [fp]
     494:	e5d23002 	ldrb	r3, [r2, #2]
     498:	e3530000 	cmp	r3, #0	; 0x0
     49c:	11db30b0 	ldrneh	r3, [fp]
     4a0:	01db30b0 	ldreqh	r3, [fp]
     4a4:	13833c01 	orrne	r3, r3, #256	; 0x100
     4a8:	03c33c01 	biceq	r3, r3, #256	; 0x100
     4ac:	11cb30b0 	strneh	r3, [fp]
     4b0:	01cb30b0 	streqh	r3, [fp]
     4b4:	e5d23000 	ldrb	r3, [r2]
     4b8:	e3530000 	cmp	r3, #0	; 0x0
     4bc:	0a00003e 	beq	5bc <HL2LL_write_cycle+0x198>
     4c0:	e3530001 	cmp	r3, #1	; 0x1
     4c4:	0a00008e 	beq	704 <.text+0x704>
     4c8:	e3530002 	cmp	r3, #2	; 0x2
     4cc:	0a000075 	beq	6a8 <.text+0x6a8>
     4d0:	e3530003 	cmp	r3, #3	; 0x3
     4d4:	0a00013b 	beq	9c8 <IRQ_Stack_Size+0x1c8>
     4d8:	e1db30b0 	ldrh	r3, [fp]
     4dc:	e3590000 	cmp	r9, #0	; 0x0
     4e0:	e3c330e0 	bic	r3, r3, #224	; 0xe0
     4e4:	e1cb30b0 	strh	r3, [fp]
     4e8:	0a000044 	beq	600 <HL2LL_write_cycle+0x1dc>
     4ec:	e59f1814 	ldr	r1, [pc, #2068]	; d08 <.text+0xd08>
     4f0:	e5d13000 	ldrb	r3, [r1]
     4f4:	e20300ff 	and	r0, r3, #255	; 0xff
     4f8:	e59f380c 	ldr	r3, [pc, #2060]	; d0c <.text+0xd0c>
     4fc:	e59f280c 	ldr	r2, [pc, #2060]	; d10 <.text+0xd10>
     500:	e1d3c0b2 	ldrh	ip, [r3, #2]
     504:	e1cbc3b2 	strh	ip, [fp, #50]
     508:	e1d2c2b4 	ldrh	ip, [r2, #36]
     50c:	e1cbc2bc 	strh	ip, [fp, #44]
     510:	e1d2c1b8 	ldrh	ip, [r2, #24]
     514:	e1d330b0 	ldrh	r3, [r3]
     518:	e1cbc2b6 	strh	ip, [fp, #38]
     51c:	e1d2c1bc 	ldrh	ip, [r2, #28]
     520:	e1d222b0 	ldrh	r2, [r2, #32]
     524:	e3500001 	cmp	r0, #1	; 0x1
     528:	e1cbc2b8 	strh	ip, [fp, #40]
     52c:	e1cb22ba 	strh	r2, [fp, #42]
     530:	e1cb33b0 	strh	r3, [fp, #48]
     534:	e59fe7c4 	ldr	lr, [pc, #1988]	; d00 <.text+0xd00>
     538:	0a00007e 	beq	738 <.text+0x738>
     53c:	e5d13000 	ldrb	r3, [r1]
     540:	e3530002 	cmp	r3, #2	; 0x2
     544:	0a000066 	beq	6e4 <.text+0x6e4>
     548:	e59f47c4 	ldr	r4, [pc, #1988]	; d14 <.text+0xd14>
     54c:	e5d43000 	ldrb	r3, [r4]
     550:	e20300ff 	and	r0, r3, #255	; 0xff
     554:	e3500001 	cmp	r0, #1	; 0x1
     558:	0a00012f 	beq	a1c <IRQ_Stack_Size+0x21c>
     55c:	e5d43000 	ldrb	r3, [r4]
     560:	e3530002 	cmp	r3, #2	; 0x2
     564:	0a00013a 	beq	a54 <IRQ_Stack_Size+0x254>
     568:	e59f17a8 	ldr	r1, [pc, #1960]	; d18 <.text+0xd18>
     56c:	e5d13000 	ldrb	r3, [r1]
     570:	e3530000 	cmp	r3, #0	; 0x0
     574:	159f37a0 	ldrne	r3, [pc, #1952]	; d1c <.text+0xd1c>
     578:	15d32000 	ldrneb	r2, [r3]
     57c:	13a03002 	movne	r3, #2	; 0x2
     580:	11ce23b6 	strneh	r2, [lr, #54]
     584:	13a02018 	movne	r2, #24	; 0x18
     588:	15c13000 	strneb	r3, [r1]
     58c:	15ce2034 	strneb	r2, [lr, #52]
     590:	05ce3035 	streqb	r3, [lr, #53]
     594:	01ce33b6 	streqh	r3, [lr, #54]
     598:	05ce3034 	streqb	r3, [lr, #52]
     59c:	e1a00009 	mov	r0, r9
     5a0:	ebffff58 	bl	308 <LL_write_ctrl_data>
     5a4:	e3a03000 	mov	r3, #0	; 0x0
     5a8:	e5c83000 	strb	r3, [r8]
     5ac:	e3a00001 	mov	r0, #1	; 0x1
     5b0:	e28dd010 	add	sp, sp, #16	; 0x10
     5b4:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     5b8:	e12fff1e 	bx	lr
     5bc:	e1db30b0 	ldrh	r3, [fp]
     5c0:	e59f1758 	ldr	r1, [pc, #1880]	; d20 <.text+0xd20>
     5c4:	e3833080 	orr	r3, r3, #128	; 0x80
     5c8:	e1cb30b0 	strh	r3, [fp]
     5cc:	e5d12008 	ldrb	r2, [r1, #8]
     5d0:	e59fb728 	ldr	fp, [pc, #1832]	; d00 <.text+0xd00>
     5d4:	e1a02402 	mov	r2, r2, lsl #8
     5d8:	e1a0000b 	mov	r0, fp
     5dc:	e281c008 	add	ip, r1, #8	; 0x8
     5e0:	e4d13001 	ldrb	r3, [r1], #1
     5e4:	e151000c 	cmp	r1, ip
     5e8:	e5c0300c 	strb	r3, [r0, #12]
     5ec:	e2800001 	add	r0, r0, #1	; 0x1
     5f0:	1afffffa 	bne	5e0 <HL2LL_write_cycle+0x1bc>
     5f4:	e1cb20b2 	strh	r2, [fp, #2]
     5f8:	e3590000 	cmp	r9, #0	; 0x0
     5fc:	1affffba 	bne	4ec <HL2LL_write_cycle+0xc8>
     600:	e1db30b0 	ldrh	r3, [fp]
     604:	e3130008 	tst	r3, #8	; 0x8
     608:	e59f56f0 	ldr	r5, [pc, #1776]	; d00 <.text+0xd00>
     60c:	1a000010 	bne	654 <.text+0x654>
     610:	e59f670c 	ldr	r6, [pc, #1804]	; d24 <.text+0xd24>
     614:	e5d63000 	ldrb	r3, [r6]
     618:	e3530001 	cmp	r3, #1	; 0x1
     61c:	e1c592b4 	strh	r9, [r5, #36]
     620:	e1a07009 	mov	r7, r9
     624:	0a00011c 	beq	a9c <IRQ_Stack_Size+0x29c>
     628:	e59fa6f8 	ldr	sl, [pc, #1784]	; d28 <.text+0xd28>
     62c:	e5da3000 	ldrb	r3, [sl]
     630:	e3530005 	cmp	r3, #5	; 0x5
     634:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
     638:	ea000014 	b	690 <.text+0x690>
     63c:	00000754 	andeq	r0, r0, r4, asr r7
     640:	0000079c 	muleq	r0, ip, r7
     644:	000007c8 	andeq	r0, r0, r8, asr #15
     648:	00000820 	andeq	r0, r0, r0, lsr #16
     64c:	00000874 	andeq	r0, r0, r4, ror r8
     650:	000008c8 	andeq	r0, r0, r8, asr #17
     654:	e59f36b4 	ldr	r3, [pc, #1716]	; d10 <.text+0xd10>
     658:	e5932000 	ldr	r2, [r3]
     65c:	e5931004 	ldr	r1, [r3, #4]
     660:	e5930008 	ldr	r0, [r3, #8]
     664:	e1d3c2b8 	ldrh	ip, [r3, #40]
     668:	e5852014 	str	r2, [r5, #20]
     66c:	e5851018 	str	r1, [r5, #24]
     670:	e1d321b0 	ldrh	r2, [r3, #16]
     674:	e1d310bc 	ldrh	r1, [r3, #12]
     678:	e1d331b4 	ldrh	r3, [r3, #20]
     67c:	e1c5c2b4 	strh	ip, [r5, #36]
     680:	e585001c 	str	r0, [r5, #28]
     684:	e1c512b0 	strh	r1, [r5, #32]
     688:	e1c522b2 	strh	r2, [r5, #34]
     68c:	e1c532be 	strh	r3, [r5, #46]
     690:	e5d80000 	ldrb	r0, [r8]
     694:	ebffff1b 	bl	308 <LL_write_ctrl_data>
     698:	e3a03001 	mov	r3, #1	; 0x1
     69c:	e1a00003 	mov	r0, r3
     6a0:	e5c83000 	strb	r3, [r8]
     6a4:	eaffffc1 	b	5b0 <HL2LL_write_cycle+0x18c>
     6a8:	e59f267c 	ldr	r2, [pc, #1660]	; d2c <.text+0xd2c>
     6ac:	e1db30b0 	ldrh	r3, [fp]
     6b0:	e1d210b6 	ldrh	r1, [r2, #6]
     6b4:	e3c330e0 	bic	r3, r3, #224	; 0xe0
     6b8:	e1d2c0b0 	ldrh	ip, [r2]
     6bc:	e1cb30b0 	strh	r3, [fp]
     6c0:	e1cb10ba 	strh	r1, [fp, #10]
     6c4:	e1d230b8 	ldrh	r3, [r2, #8]
     6c8:	e1d210b2 	ldrh	r1, [r2, #2]
     6cc:	e1d220b4 	ldrh	r2, [r2, #4]
     6d0:	e1cb30b2 	strh	r3, [fp, #2]
     6d4:	e1cbc0b4 	strh	ip, [fp, #4]
     6d8:	e1cb10b6 	strh	r1, [fp, #6]
     6dc:	e1cb20b8 	strh	r2, [fp, #8]
     6e0:	eaffffc4 	b	5f8 <HL2LL_write_cycle+0x1d4>
     6e4:	e2833001 	add	r3, r3, #1	; 0x1
     6e8:	e59f2640 	ldr	r2, [pc, #1600]	; d30 <.text+0xd30>
     6ec:	e5c13000 	strb	r3, [r1]
     6f0:	e5923000 	ldr	r3, [r2]
     6f4:	e3a02012 	mov	r2, #18	; 0x12
     6f8:	e1ce33b6 	strh	r3, [lr, #54]
     6fc:	e5ce2034 	strb	r2, [lr, #52]
     700:	eaffffa5 	b	59c <HL2LL_write_cycle+0x178>
     704:	e59f3628 	ldr	r3, [pc, #1576]	; d34 <.text+0xd34>
     708:	e1db20b0 	ldrh	r2, [fp]
     70c:	e5d3e003 	ldrb	lr, [r3, #3]
     710:	e5d31000 	ldrb	r1, [r3]
     714:	e5d30001 	ldrb	r0, [r3, #1]
     718:	e5d3c002 	ldrb	ip, [r3, #2]
     71c:	e3822020 	orr	r2, r2, #32	; 0x20
     720:	e1cb20b0 	strh	r2, [fp]
     724:	e5cb100c 	strb	r1, [fp, #12]
     728:	e5cb000d 	strb	r0, [fp, #13]
     72c:	e5cbc00e 	strb	ip, [fp, #14]
     730:	e5cbe00f 	strb	lr, [fp, #15]
     734:	eaffffaf 	b	5f8 <HL2LL_write_cycle+0x1d4>
     738:	e3a03002 	mov	r3, #2	; 0x2
     73c:	e5c13000 	strb	r3, [r1]
     740:	e59f25f0 	ldr	r2, [pc, #1520]	; d38 <.text+0xd38>
     744:	e5923000 	ldr	r3, [r2]
     748:	e5ce0034 	strb	r0, [lr, #52]
     74c:	e1ce33b6 	strh	r3, [lr, #54]
     750:	eaffff91 	b	59c <HL2LL_write_cycle+0x178>
     754:	e3a0c0a0 	mov	ip, #160	; 0xa0
     758:	e59f15dc 	ldr	r1, [pc, #1500]	; d3c <.text+0xd3c>
     75c:	e3a02004 	mov	r2, #4	; 0x4
     760:	e1cbc2b4 	strh	ip, [fp, #36]
     764:	e59f05d4 	ldr	r0, [pc, #1492]	; d40 <.text+0xd40>
     768:	eb006011 	bl	187b4 <__memcpy_from_arm>
     76c:	e59f15d0 	ldr	r1, [pc, #1488]	; d44 <.text+0xd44>
     770:	e3a02004 	mov	r2, #4	; 0x4
     774:	e59f05cc 	ldr	r0, [pc, #1484]	; d48 <.text+0xd48>
     778:	eb00600d 	bl	187b4 <__memcpy_from_arm>
     77c:	e59f05c8 	ldr	r0, [pc, #1480]	; d4c <.text+0xd4c>
     780:	e59f15c8 	ldr	r1, [pc, #1480]	; d50 <.text+0xd50>
     784:	e3a02002 	mov	r2, #2	; 0x2
     788:	eb006009 	bl	187b4 <__memcpy_from_arm>
     78c:	e5da3000 	ldrb	r3, [sl]
     790:	e2833001 	add	r3, r3, #1	; 0x1
     794:	e5ca3000 	strb	r3, [sl]
     798:	eaffffbc 	b	690 <.text+0x690>
     79c:	e59f35b0 	ldr	r3, [pc, #1456]	; d54 <.text+0xd54>
     7a0:	e59f25b0 	ldr	r2, [pc, #1456]	; d58 <.text+0xd58>
     7a4:	e5d31000 	ldrb	r1, [r3]
     7a8:	e5d23000 	ldrb	r3, [r2]
     7ac:	e1cb12b0 	strh	r1, [fp, #32]
     7b0:	e3a02002 	mov	r2, #2	; 0x2
     7b4:	e3a010a3 	mov	r1, #163	; 0xa3
     7b8:	e1cb32b2 	strh	r3, [fp, #34]
     7bc:	e5ca2000 	strb	r2, [sl]
     7c0:	e1cb12b4 	strh	r1, [fp, #36]
     7c4:	eaffffb1 	b	690 <.text+0x690>
     7c8:	e59f558c 	ldr	r5, [pc, #1420]	; d5c <.text+0xd5c>
     7cc:	e5d52000 	ldrb	r2, [r5]
     7d0:	e0823102 	add	r3, r2, r2, lsl #2
     7d4:	e59f4584 	ldr	r4, [pc, #1412]	; d60 <.text+0xd60>
     7d8:	e0823083 	add	r3, r2, r3, lsl #1
     7dc:	e1a03083 	mov	r3, r3, lsl #1
     7e0:	e7d3c004 	ldrb	ip, [r3, r4]
     7e4:	e35c0000 	cmp	ip, #0	; 0x0
     7e8:	e0831004 	add	r1, r3, r4
     7ec:	1a0000f8 	bne	bd4 <IRQ_Stack_Size+0x3d4>
     7f0:	e2823001 	add	r3, r2, #1	; 0x1
     7f4:	e20330ff 	and	r3, r3, #255	; 0xff
     7f8:	e353000f 	cmp	r3, #15	; 0xf
     7fc:	e5c53000 	strb	r3, [r5]
     800:	e3a03003 	mov	r3, #3	; 0x3
     804:	e5ca3000 	strb	r3, [sl]
     808:	e59f2554 	ldr	r2, [pc, #1364]	; d64 <.text+0xd64>
     80c:	e59f3554 	ldr	r3, [pc, #1364]	; d68 <.text+0xd68>
     810:	05c5c000 	streqb	ip, [r5]
     814:	e5c2c000 	strb	ip, [r2]
     818:	e5c3c000 	strb	ip, [r3]
     81c:	eaffff9b 	b	690 <.text+0x690>
     820:	e3a0c0a4 	mov	ip, #164	; 0xa4
     824:	e1cbc2b4 	strh	ip, [fp, #36]
     828:	e59f153c 	ldr	r1, [pc, #1340]	; d6c <.text+0xd6c>
     82c:	e3a02004 	mov	r2, #4	; 0x4
     830:	e59f0508 	ldr	r0, [pc, #1288]	; d40 <.text+0xd40>
     834:	eb005fde 	bl	187b4 <__memcpy_from_arm>
     838:	e59f1530 	ldr	r1, [pc, #1328]	; d70 <.text+0xd70>
     83c:	e3a02004 	mov	r2, #4	; 0x4
     840:	e59f0500 	ldr	r0, [pc, #1280]	; d48 <.text+0xd48>
     844:	eb005fda 	bl	187b4 <__memcpy_from_arm>
     848:	e59f1524 	ldr	r1, [pc, #1316]	; d74 <.text+0xd74>
     84c:	e3a02004 	mov	r2, #4	; 0x4
     850:	e59f0520 	ldr	r0, [pc, #1312]	; d78 <.text+0xd78>
     854:	eb005fd6 	bl	187b4 <__memcpy_from_arm>
     858:	e59f151c 	ldr	r1, [pc, #1308]	; d7c <.text+0xd7c>
     85c:	e3a02002 	mov	r2, #2	; 0x2
     860:	e59f04e4 	ldr	r0, [pc, #1252]	; d4c <.text+0xd4c>
     864:	eb005fd2 	bl	187b4 <__memcpy_from_arm>
     868:	e59f0510 	ldr	r0, [pc, #1296]	; d80 <.text+0xd80>
     86c:	e59f1510 	ldr	r1, [pc, #1296]	; d84 <.text+0xd84>
     870:	eaffffc3 	b	784 <.text+0x784>
     874:	e3a030a7 	mov	r3, #167	; 0xa7
     878:	e1cb32b4 	strh	r3, [fp, #36]
     87c:	e59f1504 	ldr	r1, [pc, #1284]	; d88 <.text+0xd88>
     880:	e3a02004 	mov	r2, #4	; 0x4
     884:	e59f04b4 	ldr	r0, [pc, #1204]	; d40 <.text+0xd40>
     888:	eb005fc9 	bl	187b4 <__memcpy_from_arm>
     88c:	e59f14f8 	ldr	r1, [pc, #1272]	; d8c <.text+0xd8c>
     890:	e3a02004 	mov	r2, #4	; 0x4
     894:	e59f04ac 	ldr	r0, [pc, #1196]	; d48 <.text+0xd48>
     898:	eb005fc5 	bl	187b4 <__memcpy_from_arm>
     89c:	e59f14ec 	ldr	r1, [pc, #1260]	; d90 <.text+0xd90>
     8a0:	e3a02004 	mov	r2, #4	; 0x4
     8a4:	e59f04cc 	ldr	r0, [pc, #1228]	; d78 <.text+0xd78>
     8a8:	eb005fc1 	bl	187b4 <__memcpy_from_arm>
     8ac:	e59f14e0 	ldr	r1, [pc, #1248]	; d94 <.text+0xd94>
     8b0:	e3a02002 	mov	r2, #2	; 0x2
     8b4:	e59f0490 	ldr	r0, [pc, #1168]	; d4c <.text+0xd4c>
     8b8:	eb005fbd 	bl	187b4 <__memcpy_from_arm>
     8bc:	e59f04bc 	ldr	r0, [pc, #1212]	; d80 <.text+0xd80>
     8c0:	e59f14d0 	ldr	r1, [pc, #1232]	; d98 <.text+0xd98>
     8c4:	eaffffae 	b	784 <.text+0x784>
     8c8:	e59f9498 	ldr	r9, [pc, #1176]	; d68 <.text+0xd68>
     8cc:	e5d9c000 	ldrb	ip, [r9]
     8d0:	e08c108c 	add	r1, ip, ip, lsl #1
     8d4:	e0813101 	add	r3, r1, r1, lsl #2
     8d8:	e59f5480 	ldr	r5, [pc, #1152]	; d60 <.text+0xd60>
     8dc:	e0811083 	add	r1, r1, r3, lsl #1
     8e0:	e1a01081 	mov	r1, r1, lsl #1
     8e4:	e58bc01c 	str	ip, [fp, #28]
     8e8:	e0813005 	add	r3, r1, r5
     8ec:	e2832026 	add	r2, r3, #38	; 0x26
     8f0:	e2833010 	add	r3, r3, #16	; 0x10
     8f4:	e5d34003 	ldrb	r4, [r3, #3]
     8f8:	e5d20003 	ldrb	r0, [r2, #3]
     8fc:	e5d3e002 	ldrb	lr, [r3, #2]
     900:	e5d2c002 	ldrb	ip, [r2, #2]
     904:	e5d36004 	ldrb	r6, [r3, #4]
     908:	e5d27004 	ldrb	r7, [r2, #4]
     90c:	e18ee404 	orr	lr, lr, r4, lsl #8
     910:	e18cc400 	orr	ip, ip, r0, lsl #8
     914:	e5d34005 	ldrb	r4, [r3, #5]
     918:	e5d20005 	ldrb	r0, [r2, #5]
     91c:	e18ee806 	orr	lr, lr, r6, lsl #16
     920:	e18cc807 	orr	ip, ip, r7, lsl #16
     924:	e18ccc00 	orr	ip, ip, r0, lsl #24
     928:	e18eec04 	orr	lr, lr, r4, lsl #24
     92c:	e3a030a2 	mov	r3, #162	; 0xa2
     930:	e0811005 	add	r1, r1, r5
     934:	e2811040 	add	r1, r1, #64	; 0x40
     938:	e3a02002 	mov	r2, #2	; 0x2
     93c:	e58bc018 	str	ip, [fp, #24]
     940:	e58be014 	str	lr, [fp, #20]
     944:	e1cb32b4 	strh	r3, [fp, #36]
     948:	e59f0430 	ldr	r0, [pc, #1072]	; d80 <.text+0xd80>
     94c:	eb005f98 	bl	187b4 <__memcpy_from_arm>
     950:	e5d93000 	ldrb	r3, [r9]
     954:	e0833283 	add	r3, r3, r3, lsl #5
     958:	e0855083 	add	r5, r5, r3, lsl #1
     95c:	e3a02002 	mov	r2, #2	; 0x2
     960:	e285103e 	add	r1, r5, #62	; 0x3e
     964:	e59f03e0 	ldr	r0, [pc, #992]	; d4c <.text+0xd4c>
     968:	eb005f91 	bl	187b4 <__memcpy_from_arm>
     96c:	e5d93000 	ldrb	r3, [r9]
     970:	e2833001 	add	r3, r3, #1	; 0x1
     974:	e20330ff 	and	r3, r3, #255	; 0xff
     978:	e59f241c 	ldr	r2, [pc, #1052]	; d9c <.text+0xd9c>
     97c:	e3530005 	cmp	r3, #5	; 0x5
     980:	e5c93000 	strb	r3, [r9]
     984:	02433005 	subeq	r3, r3, #5	; 0x5
     988:	05c93000 	streqb	r3, [r9]
     98c:	e5d23000 	ldrb	r3, [r2]
     990:	e3530000 	cmp	r3, #0	; 0x0
     994:	13a03000 	movne	r3, #0	; 0x0
     998:	15c23000 	strneb	r3, [r2]
     99c:	13a02003 	movne	r2, #3	; 0x3
     9a0:	15ca2000 	strneb	r2, [sl]
     9a4:	e59f23b8 	ldr	r2, [pc, #952]	; d64 <.text+0xd64>
     9a8:	e5d23000 	ldrb	r3, [r2]
     9ac:	e2833001 	add	r3, r3, #1	; 0x1
     9b0:	e20330ff 	and	r3, r3, #255	; 0xff
     9b4:	e353004b 	cmp	r3, #75	; 0x4b
     9b8:	e5c23000 	strb	r3, [r2]
     9bc:	0243304b 	subeq	r3, r3, #75	; 0x4b
     9c0:	05ca3000 	streqb	r3, [sl]
     9c4:	eaffff31 	b	690 <.text+0x690>
     9c8:	e59fc3d0 	ldr	ip, [pc, #976]	; da0 <.text+0xda0>
     9cc:	e1db30b0 	ldrh	r3, [fp]
     9d0:	e5dc2000 	ldrb	r2, [ip]
     9d4:	e59fa324 	ldr	sl, [pc, #804]	; d00 <.text+0xd00>
     9d8:	e3833040 	orr	r3, r3, #64	; 0x40
     9dc:	e3520000 	cmp	r2, #0	; 0x0
     9e0:	e1cb30b0 	strh	r3, [fp]
     9e4:	05da3002 	ldreqb	r3, [sl, #2]
     9e8:	01ca30b2 	streqh	r3, [sl, #2]
     9ec:	0affff01 	beq	5f8 <HL2LL_write_cycle+0x1d4>
     9f0:	e59f33ac 	ldr	r3, [pc, #940]	; da4 <.text+0xda4>
     9f4:	e5d31000 	ldrb	r1, [r3]
     9f8:	e3510001 	cmp	r1, #1	; 0x1
     9fc:	0a000054 	beq	b54 <IRQ_Stack_Size+0x354>
     a00:	e5da3002 	ldrb	r3, [sl, #2]
     a04:	e59fc394 	ldr	ip, [pc, #916]	; da0 <.text+0xda0>
     a08:	e1833401 	orr	r3, r3, r1, lsl #8
     a0c:	e3a02000 	mov	r2, #0	; 0x0
     a10:	e1ca30b2 	strh	r3, [sl, #2]
     a14:	e5cc2000 	strb	r2, [ip]
     a18:	eafffef6 	b	5f8 <HL2LL_write_cycle+0x1d4>
     a1c:	e59f1384 	ldr	r1, [pc, #900]	; da8 <.text+0xda8>
     a20:	e3a03002 	mov	r3, #2	; 0x2
     a24:	e4d12001 	ldrb	r2, [r1], #1
     a28:	e5c43000 	strb	r3, [r4]
     a2c:	e59f3378 	ldr	r3, [pc, #888]	; dac <.text+0xdac>
     a30:	e5ce2035 	strb	r2, [lr, #53]
     a34:	e59f2374 	ldr	r2, [pc, #884]	; db0 <.text+0xdb0>
     a38:	e5831000 	str	r1, [r3]
     a3c:	e3a03005 	mov	r3, #5	; 0x5
     a40:	e3a01000 	mov	r1, #0	; 0x0
     a44:	e1c200b0 	strh	r0, [r2]
     a48:	e5ce3034 	strb	r3, [lr, #52]
     a4c:	e1ce13b6 	strh	r1, [lr, #54]
     a50:	eafffed1 	b	59c <HL2LL_write_cycle+0x178>
     a54:	e59fc354 	ldr	ip, [pc, #852]	; db0 <.text+0xdb0>
     a58:	e1dc30b0 	ldrh	r3, [ip]
     a5c:	e59f0348 	ldr	r0, [pc, #840]	; dac <.text+0xdac>
     a60:	e3a02005 	mov	r2, #5	; 0x5
     a64:	e1ce33b6 	strh	r3, [lr, #54]
     a68:	e2833001 	add	r3, r3, #1	; 0x1
     a6c:	e5ce2034 	strb	r2, [lr, #52]
     a70:	e1a03803 	mov	r3, r3, lsl #16
     a74:	e5902000 	ldr	r2, [r0]
     a78:	e1a03823 	mov	r3, r3, lsr #16
     a7c:	e4d21001 	ldrb	r1, [r2], #1
     a80:	e3530053 	cmp	r3, #83	; 0x53
     a84:	e1cc30b0 	strh	r3, [ip]
     a88:	02433050 	subeq	r3, r3, #80	; 0x50
     a8c:	e5ce1035 	strb	r1, [lr, #53]
     a90:	e5802000 	str	r2, [r0]
     a94:	05c43000 	streqb	r3, [r4]
     a98:	eafffebf 	b	59c <HL2LL_write_cycle+0x178>
     a9c:	e59fa2b8 	ldr	sl, [pc, #696]	; d5c <.text+0xd5c>
     aa0:	e5da3000 	ldrb	r3, [sl]
     aa4:	e59f42b4 	ldr	r4, [pc, #692]	; d60 <.text+0xd60>
     aa8:	e0832103 	add	r2, r3, r3, lsl #2
     aac:	e0833082 	add	r3, r3, r2, lsl #1
     ab0:	e7d4c083 	ldrb	ip, [r4, r3, lsl #1]
     ab4:	e0841083 	add	r1, r4, r3, lsl #1
     ab8:	e3a030a6 	mov	r3, #166	; 0xa6
     abc:	e281100b 	add	r1, r1, #11	; 0xb
     ac0:	e3a02004 	mov	r2, #4	; 0x4
     ac4:	e585c01c 	str	ip, [r5, #28]
     ac8:	e1c532b4 	strh	r3, [r5, #36]
     acc:	e2850014 	add	r0, r5, #20	; 0x14
     ad0:	e5c69000 	strb	r9, [r6]
     ad4:	eb005f36 	bl	187b4 <__memcpy_from_arm>
     ad8:	e5da1000 	ldrb	r1, [sl]
     adc:	e0813101 	add	r3, r1, r1, lsl #2
     ae0:	e0813083 	add	r3, r1, r3, lsl #1
     ae4:	e0844083 	add	r4, r4, r3, lsl #1
     ae8:	e2842010 	add	r2, r4, #16	; 0x10
     aec:	e5d20003 	ldrb	r0, [r2, #3]
     af0:	e5d23002 	ldrb	r3, [r2, #2]
     af4:	e5d2c004 	ldrb	ip, [r2, #4]
     af8:	e2811001 	add	r1, r1, #1	; 0x1
     afc:	e5d2e005 	ldrb	lr, [r2, #5]
     b00:	e20110ff 	and	r1, r1, #255	; 0xff
     b04:	e1833400 	orr	r3, r3, r0, lsl #8
     b08:	e5d4200f 	ldrb	r2, [r4, #15]
     b0c:	e5d40010 	ldrb	r0, [r4, #16]
     b10:	e351000f 	cmp	r1, #15	; 0xf
     b14:	e5ca1000 	strb	r1, [sl]
     b18:	e183380c 	orr	r3, r3, ip, lsl #16
     b1c:	e59f1204 	ldr	r1, [pc, #516]	; d28 <.text+0xd28>
     b20:	e1833c0e 	orr	r3, r3, lr, lsl #24
     b24:	e5853018 	str	r3, [r5, #24]
     b28:	e5d13000 	ldrb	r3, [r1]
     b2c:	e2833001 	add	r3, r3, #1	; 0x1
     b30:	e1c522b0 	strh	r2, [r5, #32]
     b34:	e5c13000 	strb	r3, [r1]
     b38:	e59f2224 	ldr	r2, [pc, #548]	; d64 <.text+0xd64>
     b3c:	e59f3224 	ldr	r3, [pc, #548]	; d68 <.text+0xd68>
     b40:	e1c502b2 	strh	r0, [r5, #34]
     b44:	05ca9000 	streqb	r9, [sl]
     b48:	e5c29000 	strb	r9, [r2]
     b4c:	e5c39000 	strb	r9, [r3]
     b50:	eafffece 	b	690 <.text+0x690>
     b54:	e3520001 	cmp	r2, #1	; 0x1
     b58:	0a00003d 	beq	c54 <IRQ_Stack_Size+0x454>
     b5c:	e3520002 	cmp	r2, #2	; 0x2
     b60:	1afffea4 	bne	5f8 <HL2LL_write_cycle+0x1d4>
     b64:	e59f3234 	ldr	r3, [pc, #564]	; da0 <.text+0xda0>
     b68:	e3a0c000 	mov	ip, #0	; 0x0
     b6c:	e5da2002 	ldrb	r2, [sl, #2]
     b70:	e59f123c 	ldr	r1, [pc, #572]	; db4 <.text+0xdb4>
     b74:	e5c3c000 	strb	ip, [r3]
     b78:	e59f3238 	ldr	r3, [pc, #568]	; db8 <.text+0xdb8>
     b7c:	e3822c82 	orr	r2, r2, #33280	; 0x8200
     b80:	e5915000 	ldr	r5, [r1]
     b84:	e5d1e005 	ldrb	lr, [r1, #5]
     b88:	e5d14004 	ldrb	r4, [r1, #4]
     b8c:	e1c3c0b0 	strh	ip, [r3]
     b90:	e1ca20b2 	strh	r2, [sl, #2]
     b94:	e1d130b8 	ldrh	r3, [r1, #8]
     b98:	e1d120b6 	ldrh	r2, [r1, #6]
     b9c:	e1d110ba 	ldrh	r1, [r1, #10]
     ba0:	e5cae00d 	strb	lr, [sl, #13]
     ba4:	e5ca400e 	strb	r4, [sl, #14]
     ba8:	e5ca500f 	strb	r5, [sl, #15]
     bac:	e5cac013 	strb	ip, [sl, #19]
     bb0:	e1ca20b4 	strh	r2, [sl, #4]
     bb4:	e1cac0b6 	strh	ip, [sl, #6]
     bb8:	e1ca30ba 	strh	r3, [sl, #10]
     bbc:	e1ca10b8 	strh	r1, [sl, #8]
     bc0:	e5cac00c 	strb	ip, [sl, #12]
     bc4:	e5cac010 	strb	ip, [sl, #16]
     bc8:	e5cac011 	strb	ip, [sl, #17]
     bcc:	e5cac012 	strb	ip, [sl, #18]
     bd0:	eafffe88 	b	5f8 <HL2LL_write_cycle+0x1d4>
     bd4:	e3a030a1 	mov	r3, #161	; 0xa1
     bd8:	e58bc01c 	str	ip, [fp, #28]
     bdc:	e2811001 	add	r1, r1, #1	; 0x1
     be0:	e3a02004 	mov	r2, #4	; 0x4
     be4:	e1cb32b4 	strh	r3, [fp, #36]
     be8:	e59f0150 	ldr	r0, [pc, #336]	; d40 <.text+0xd40>
     bec:	eb005ef0 	bl	187b4 <__memcpy_from_arm>
     bf0:	e5d51000 	ldrb	r1, [r5]
     bf4:	e0813101 	add	r3, r1, r1, lsl #2
     bf8:	e0811083 	add	r1, r1, r3, lsl #1
     bfc:	e0841081 	add	r1, r4, r1, lsl #1
     c00:	e2811005 	add	r1, r1, #5	; 0x5
     c04:	e3a02004 	mov	r2, #4	; 0x4
     c08:	e59f0138 	ldr	r0, [pc, #312]	; d48 <.text+0xd48>
     c0c:	eb005ee8 	bl	187b4 <__memcpy_from_arm>
     c10:	e5d51000 	ldrb	r1, [r5]
     c14:	e0813101 	add	r3, r1, r1, lsl #2
     c18:	e0811083 	add	r1, r1, r3, lsl #1
     c1c:	e0841081 	add	r1, r4, r1, lsl #1
     c20:	e3a02002 	mov	r2, #2	; 0x2
     c24:	e2811009 	add	r1, r1, #9	; 0x9
     c28:	e59f011c 	ldr	r0, [pc, #284]	; d4c <.text+0xd4c>
     c2c:	eb005ee0 	bl	187b4 <__memcpy_from_arm>
     c30:	e5d53000 	ldrb	r3, [r5]
     c34:	e0832103 	add	r2, r3, r3, lsl #2
     c38:	e0833082 	add	r3, r3, r2, lsl #1
     c3c:	e0843083 	add	r3, r4, r3, lsl #1
     c40:	e5d32011 	ldrb	r2, [r3, #17]
     c44:	e3a03001 	mov	r3, #1	; 0x1
     c48:	e1cb22b2 	strh	r2, [fp, #34]
     c4c:	e5c63000 	strb	r3, [r6]
     c50:	eafffe8e 	b	690 <.text+0x690>
     c54:	e59f3158 	ldr	r3, [pc, #344]	; db4 <.text+0xdb4>
     c58:	e2830014 	add	r0, r3, #20	; 0x14
     c5c:	e8901001 	ldmia	r0, {r0, ip}
     c60:	e283500c 	add	r5, r3, #12	; 0xc
     c64:	e8950060 	ldmia	r5, {r5, r6}
     c68:	e1a03c4c 	mov	r3, ip, asr #24
     c6c:	e58d3008 	str	r3, [sp, #8]
     c70:	e1a01846 	mov	r1, r6, asr #16
     c74:	e1a03440 	mov	r3, r0, asr #8
     c78:	e58d100c 	str	r1, [sp, #12]
     c7c:	e58d3004 	str	r3, [sp, #4]
     c80:	e1a01c40 	mov	r1, r0, asr #24
     c84:	e1a03840 	mov	r3, r0, asr #16
     c88:	e58d3000 	str	r3, [sp]
     c8c:	e5da2002 	ldrb	r2, [sl, #2]
     c90:	e5ca1013 	strb	r1, [sl, #19]
     c94:	e59f1104 	ldr	r1, [pc, #260]	; da0 <.text+0xda0>
     c98:	e3a03002 	mov	r3, #2	; 0x2
     c9c:	e5c13000 	strb	r3, [r1]
     ca0:	e3822c81 	orr	r2, r2, #33024	; 0x8100
     ca4:	e1a0e44c 	mov	lr, ip, asr #8
     ca8:	e1a0484c 	mov	r4, ip, asr #16
     cac:	e1ca20b2 	strh	r2, [sl, #2]
     cb0:	e59d200c 	ldr	r2, [sp, #12]
     cb4:	e5cae00d 	strb	lr, [sl, #13]
     cb8:	e5ca400e 	strb	r4, [sl, #14]
     cbc:	e59d3008 	ldr	r3, [sp, #8]
     cc0:	e5ca300f 	strb	r3, [sl, #15]
     cc4:	e59d1004 	ldr	r1, [sp, #4]
     cc8:	e5ca1011 	strb	r1, [sl, #17]
     ccc:	e1ca20b8 	strh	r2, [sl, #8]
     cd0:	e59d2000 	ldr	r2, [sp]
     cd4:	e1a07845 	mov	r7, r5, asr #16
     cd8:	e1ca70b6 	strh	r7, [sl, #6]
     cdc:	e5ca2012 	strb	r2, [sl, #18]
     ce0:	e1ca50b4 	strh	r5, [sl, #4]
     ce4:	e1ca60ba 	strh	r6, [sl, #10]
     ce8:	e5cac00c 	strb	ip, [sl, #12]
     cec:	e5ca0010 	strb	r0, [sl, #16]
     cf0:	eafffe40 	b	5f8 <HL2LL_write_cycle+0x1d4>
     cf4:	4000002a 	andmi	r0, r0, sl, lsr #32
     cf8:	40000dcc 	andmi	r0, r0, ip, asr #27
     cfc:	40000dc9 	andmi	r0, r0, r9, asr #27
     d00:	40001fc0 	andmi	r1, r0, r0, asr #31
     d04:	40002088 	andmi	r2, r0, r8, lsl #1
     d08:	40001280 	andmi	r1, r0, r0, lsl #5
     d0c:	40004e34 	andmi	r4, r0, r4, lsr lr
     d10:	40002014 	andmi	r2, r0, r4, lsl r0
     d14:	40000db2 	strmih	r0, [r0], -r2
     d18:	40000dd2 	ldrmid	r0, [r0], -r2
     d1c:	40002134 	andmi	r2, r0, r4, lsr r1
     d20:	4000207c 	andmi	r2, r0, ip, ror r0
     d24:	40000dc8 	andmi	r0, r0, r8, asr #27
     d28:	40000dbf 	strmih	r0, [r0], -pc
     d2c:	4000206c 	andmi	r2, r0, ip, rrx
     d30:	4000127c 	andmi	r1, r0, ip, ror r2
     d34:	40002078 	andmi	r2, r0, r8, ror r0
     d38:	40001278 	andmi	r1, r0, r8, ror r2
     d3c:	40005242 	andmi	r5, r0, r2, asr #4
     d40:	40001fd4 	ldrmid	r1, [r0], -r4
     d44:	40005246 	andmi	r5, r0, r6, asr #4
     d48:	40001fd8 	ldrmid	r1, [r0], -r8
     d4c:	40001fe0 	andmi	r1, r0, r0, ror #31
     d50:	4000524a 	andmi	r5, r0, sl, asr #4
     d54:	40001230 	andmi	r1, r0, r0, lsr r2
     d58:	40001231 	andmi	r1, r0, r1, lsr r2
     d5c:	40000dbe 	strmih	r0, [r0], -lr
     d60:	400050f8 	strmid	r5, [r0], -r8
     d64:	40000dbc 	strmih	r0, [r0], -ip
     d68:	40000dbd 	strmih	r0, [r0], -sp
     d6c:	400050d8 	ldrmid	r5, [r0], -r8
     d70:	400050dc 	ldrmid	r5, [r0], -ip
     d74:	400050e0 	andmi	r5, r0, r0, ror #1
     d78:	40001fdc 	ldrmid	r1, [r0], -ip
     d7c:	400050e4 	andmi	r5, r0, r4, ror #1
     d80:	40001fe2 	andmi	r1, r0, r2, ror #31
     d84:	400050e6 	andmi	r5, r0, r6, ror #1
     d88:	400050e8 	andmi	r5, r0, r8, ror #1
     d8c:	400050ec 	andmi	r5, r0, ip, ror #1
     d90:	400050f0 	strmid	r5, [r0], -r0
     d94:	400050f4 	strmid	r5, [r0], -r4
     d98:	400050f6 	strmid	r5, [r0], -r6
     d9c:	40001232 	andmi	r1, r0, r2, lsr r2
     da0:	40000dab 	andmi	r0, r0, fp, lsr #27
     da4:	40000daa 	andmi	r0, r0, sl, lsr #27
     da8:	40004d7a 	andmi	r4, r0, sl, ror sp
     dac:	40000dc4 	andmi	r0, r0, r4, asr #27
     db0:	40000dc0 	andmi	r0, r0, r0, asr #27
     db4:	40001ff8 	strmid	r1, [r0], -r8
     db8:	40000dae 	andmi	r0, r0, lr, lsr #27

00000dbc <SSP_data_distribution_HL>:
     dbc:	e92d45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
     dc0:	e59f632c 	ldr	r6, [pc, #812]	; 10f4 <.text+0x10f4>
     dc4:	e1d630b0 	ldrh	r3, [r6]
     dc8:	e3130008 	tst	r3, #8	; 0x8
     dcc:	e2037003 	and	r7, r3, #3	; 0x3
     dd0:	159f3320 	ldrne	r3, [pc, #800]	; 10f8 <.text+0x10f8>
     dd4:	13a02000 	movne	r2, #0	; 0x0
     dd8:	15832000 	strne	r2, [r3]
     ddc:	e1d610b6 	ldrh	r1, [r6, #6]
     de0:	e1d630f2 	ldrsh	r3, [r6, #2]
     de4:	e1d620f4 	ldrsh	r2, [r6, #4]
     de8:	e59f530c 	ldr	r5, [pc, #780]	; 10fc <.text+0x10fc>
     dec:	e59f430c 	ldr	r4, [pc, #780]	; 1100 <.text+0x1100>
     df0:	e1d600f8 	ldrsh	r0, [r6, #8]
     df4:	e1d6c0fa 	ldrsh	ip, [r6, #10]
     df8:	e1d6e0fc 	ldrsh	lr, [r6, #12]
     dfc:	e0833103 	add	r3, r3, r3, lsl #2
     e00:	e0822102 	add	r2, r2, r2, lsl #2
     e04:	e0811101 	add	r1, r1, r1, lsl #2
     e08:	e1a03083 	mov	r3, r3, lsl #1
     e0c:	e1a02082 	mov	r2, r2, lsl #1
     e10:	e1a01081 	mov	r1, r1, lsl #1
     e14:	e3570000 	cmp	r7, #0	; 0x0
     e18:	e584301c 	str	r3, [r4, #28]
     e1c:	e5842020 	str	r2, [r4, #32]
     e20:	e5841024 	str	r1, [r4, #36]
     e24:	e5840028 	str	r0, [r4, #40]
     e28:	e584c02c 	str	ip, [r4, #44]
     e2c:	e584e030 	str	lr, [r4, #48]
     e30:	e5853000 	str	r3, [r5]
     e34:	e5852004 	str	r2, [r5, #4]
     e38:	e5851008 	str	r1, [r5, #8]
     e3c:	e585000c 	str	r0, [r5, #12]
     e40:	e585c010 	str	ip, [r5, #16]
     e44:	e585e014 	str	lr, [r5, #20]
     e48:	e1a08005 	mov	r8, r5
     e4c:	e1a0a004 	mov	sl, r4
     e50:	1a000026 	bne	ef0 <SSP_data_distribution_HL+0x134>
     e54:	e59f02a8 	ldr	r0, [pc, #680]	; 1104 <.text+0x1104>
     e58:	e1a01004 	mov	r1, r4
     e5c:	e1a02006 	mov	r2, r6
     e60:	e286c008 	add	ip, r6, #8	; 0x8
     e64:	e1a0e006 	mov	lr, r6
     e68:	e5d2300e 	ldrb	r3, [r2, #14]
     e6c:	e2822001 	add	r2, r2, #1	; 0x1
     e70:	e1a03203 	mov	r3, r3, lsl #4
     e74:	e152000c 	cmp	r2, ip
     e78:	e1c130bc 	strh	r3, [r1, #12]
     e7c:	e0c030b2 	strh	r3, [r0], #2
     e80:	e2811002 	add	r1, r1, #2	; 0x2
     e84:	1afffff7 	bne	e68 <SSP_data_distribution_HL+0xac>
     e88:	e1de32f4 	ldrsh	r3, [lr, #36]
     e8c:	e1de22f0 	ldrsh	r2, [lr, #32]
     e90:	e1de12f2 	ldrsh	r1, [lr, #34]
     e94:	e0833103 	add	r3, r3, r3, lsl #2
     e98:	e0822102 	add	r2, r2, r2, lsl #2
     e9c:	e0811101 	add	r1, r1, r1, lsl #2
     ea0:	e1a03883 	mov	r3, r3, lsl #17
     ea4:	e1a00823 	mov	r0, r3, lsr #16
     ea8:	e1a02882 	mov	r2, r2, lsl #17
     eac:	e1a01881 	mov	r1, r1, lsl #17
     eb0:	e1a0c822 	mov	ip, r2, lsr #16
     eb4:	e1a01821 	mov	r1, r1, lsr #16
     eb8:	e3500000 	cmp	r0, #0	; 0x0
     ebc:	e1c801bc 	strh	r0, [r8, #28]
     ec0:	e1c8c1b8 	strh	ip, [r8, #24]
     ec4:	e1c811ba 	strh	r1, [r8, #26]
     ec8:	1a00003a 	bne	fb8 <.text+0xfb8>
     ecc:	e2862018 	add	r2, r6, #24	; 0x18
     ed0:	e892000c 	ldmia	r2, {r2, r3}
     ed4:	e58a3090 	str	r3, [sl, #144]
     ed8:	e1cac3b4 	strh	ip, [sl, #52]
     edc:	e1ca13b6 	strh	r1, [sl, #54]
     ee0:	e1ca03b8 	strh	r0, [sl, #56]
     ee4:	e58a208c 	str	r2, [sl, #140]
     ee8:	e8bd45f0 	ldmia	sp!, {r4, r5, r6, r7, r8, sl, lr}
     eec:	e12fff1e 	bx	lr
     ef0:	e3570001 	cmp	r7, #1	; 0x1
     ef4:	0a000037 	beq	fd8 <.text+0xfd8>
     ef8:	e3570002 	cmp	r7, #2	; 0x2
     efc:	1afffff9 	bne	ee8 <SSP_data_distribution_HL+0x12c>
     f00:	e1d634f6 	ldrsh	r3, [r6, #70]
     f04:	e59fc1fc 	ldr	ip, [pc, #508]	; 1108 <.text+0x1108>
     f08:	e5853038 	str	r3, [r5, #56]
     f0c:	e5843044 	str	r3, [r4, #68]
     f10:	e1d635b2 	ldrh	r3, [r6, #82]
     f14:	e1c430b0 	strh	r3, [r4]
     f18:	e1dc30b0 	ldrh	r3, [ip]
     f1c:	e1c430b6 	strh	r3, [r4, #6]
     f20:	e1dc30b6 	ldrh	r3, [ip, #6]
     f24:	e1c430b4 	strh	r3, [r4, #4]
     f28:	e1dc31b2 	ldrh	r3, [ip, #18]
     f2c:	e1d625ba 	ldrh	r2, [r6, #90]
     f30:	e1c430b8 	strh	r3, [r4, #8]
     f34:	e1dc30b4 	ldrh	r3, [ip, #4]
     f38:	e212e001 	ands	lr, r2, #1	; 0x1
     f3c:	e1c430ba 	strh	r3, [r4, #10]
     f40:	e1a02802 	mov	r2, r2, lsl #16
     f44:	13a03001 	movne	r3, #1	; 0x1
     f48:	15c43002 	strneb	r3, [r4, #2]
     f4c:	e1a038c2 	mov	r3, r2, asr #17
     f50:	e1d614f2 	ldrsh	r1, [r6, #66]
     f54:	e1d604f4 	ldrsh	r0, [r6, #68]
     f58:	e203307f 	and	r3, r3, #127	; 0x7f
     f5c:	e2433001 	sub	r3, r3, #1	; 0x1
     f60:	e584103c 	str	r1, [r4, #60]
     f64:	e5840040 	str	r0, [r4, #64]
     f68:	e5851030 	str	r1, [r5, #48]
     f6c:	e5850034 	str	r0, [r5, #52]
     f70:	05c4e002 	streqb	lr, [r4, #2]
     f74:	e353000d 	cmp	r3, #13	; 0xd
     f78:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
     f7c:	eaffffd9 	b	ee8 <SSP_data_distribution_HL+0x12c>
     f80:	00001028 	andeq	r1, r0, r8, lsr #32
     f84:	00000ee8 	andeq	r0, r0, r8, ror #29
     f88:	00000ee8 	andeq	r0, r0, r8, ror #29
     f8c:	00000ee8 	andeq	r0, r0, r8, ror #29
     f90:	00000ee8 	andeq	r0, r0, r8, ror #29
     f94:	00001034 	andeq	r1, r0, r4, lsr r0
     f98:	00001044 	andeq	r1, r0, r4, asr #32
     f9c:	00001054 	andeq	r1, r0, r4, asr r0
     fa0:	00000ee8 	andeq	r0, r0, r8, ror #29
     fa4:	00000ee8 	andeq	r0, r0, r8, ror #29
     fa8:	00000ee8 	andeq	r0, r0, r8, ror #29
     fac:	00001064 	andeq	r1, r0, r4, rrx
     fb0:	00001084 	andeq	r1, r0, r4, lsl #1
     fb4:	000010b4 	streqh	r1, [r0], -r4
     fb8:	e59f214c 	ldr	r2, [pc, #332]	; 110c <.text+0x110c>
     fbc:	e5d23000 	ldrb	r3, [r2]
     fc0:	e3530009 	cmp	r3, #9	; 0x9
     fc4:	95d23000 	ldrlsb	r3, [r2]
     fc8:	92833001 	addls	r3, r3, #1	; 0x1
     fcc:	920330ff 	andls	r3, r3, #255	; 0xff
     fd0:	95c23000 	strlsb	r3, [r2]
     fd4:	eaffffbc 	b	ecc <SSP_data_distribution_HL+0x110>
     fd8:	e1d634f0 	ldrsh	r3, [r6, #64]
     fdc:	e5853050 	str	r3, [r5, #80]
     fe0:	e5843088 	str	r3, [r4, #136]
     fe4:	e1d633b8 	ldrh	r3, [r6, #56]
     fe8:	e596203c 	ldr	r2, [r6, #60]
     fec:	e1c439b4 	strh	r3, [r4, #148]
     ff0:	e1d633ba 	ldrh	r3, [r6, #58]
     ff4:	e5842084 	str	r2, [r4, #132]
     ff8:	e585204c 	str	r2, [r5, #76]
     ffc:	e1c439b6 	strh	r3, [r4, #150]
    1000:	e1a00004 	mov	r0, r4
    1004:	e3a01000 	mov	r1, #0	; 0x0
    1008:	e0813006 	add	r3, r1, r6
    100c:	e5d32030 	ldrb	r2, [r3, #48]
    1010:	e2811001 	add	r1, r1, #1	; 0x1
    1014:	e3510006 	cmp	r1, #6	; 0x6
    1018:	e5c02048 	strb	r2, [r0, #72]
    101c:	e2800001 	add	r0, r0, #1	; 0x1
    1020:	1afffff8 	bne	1008 <.text+0x1008>
    1024:	eaffffaf 	b	ee8 <SSP_data_distribution_HL+0x12c>
    1028:	e1d665b4 	ldrh	r6, [r6, #84]
    102c:	e1cc60b6 	strh	r6, [ip, #6]
    1030:	eaffffac 	b	ee8 <SSP_data_distribution_HL+0x12c>
    1034:	e59f30d4 	ldr	r3, [pc, #212]	; 1110 <.text+0x1110>
    1038:	e1d665b4 	ldrh	r6, [r6, #84]
    103c:	e1c360b0 	strh	r6, [r3]
    1040:	eaffffa8 	b	ee8 <SSP_data_distribution_HL+0x12c>
    1044:	e59f30c8 	ldr	r3, [pc, #200]	; 1114 <.text+0x1114>
    1048:	e1d665b4 	ldrh	r6, [r6, #84]
    104c:	e1c360b0 	strh	r6, [r3]
    1050:	eaffffa4 	b	ee8 <SSP_data_distribution_HL+0x12c>
    1054:	e1d625b4 	ldrh	r2, [r6, #84]
    1058:	e59f30b8 	ldr	r3, [pc, #184]	; 1118 <.text+0x1118>
    105c:	e5c32000 	strb	r2, [r3]
    1060:	eaffffa0 	b	ee8 <SSP_data_distribution_HL+0x12c>
    1064:	e1d625f4 	ldrsh	r2, [r6, #84]
    1068:	e3520001 	cmp	r2, #1	; 0x1
    106c:	1affff9d 	bne	ee8 <SSP_data_distribution_HL+0x12c>
    1070:	e59f10a4 	ldr	r1, [pc, #164]	; 111c <.text+0x111c>
    1074:	e5d13000 	ldrb	r3, [r1]
    1078:	e3530000 	cmp	r3, #0	; 0x0
    107c:	05c12000 	streqb	r2, [r1]
    1080:	eaffff98 	b	ee8 <SSP_data_distribution_HL+0x12c>
    1084:	e59f4094 	ldr	r4, [pc, #148]	; 1120 <.text+0x1120>
    1088:	e1d605b4 	ldrh	r0, [r6, #84]
    108c:	e5d42000 	ldrb	r2, [r4]
    1090:	e1a03800 	mov	r3, r0, lsl #16
    1094:	e1520843 	cmp	r2, r3, asr #16
    1098:	0a000003 	beq	10ac <.text+0x10ac>
    109c:	e20000ff 	and	r0, r0, #255	; 0xff
    10a0:	eb00270b 	bl	acd4 <jetiSetKeyChanged>
    10a4:	e59f3048 	ldr	r3, [pc, #72]	; 10f4 <.text+0x10f4>
    10a8:	e1d305b4 	ldrh	r0, [r3, #84]
    10ac:	e5c40000 	strb	r0, [r4]
    10b0:	eaffff8c 	b	ee8 <SSP_data_distribution_HL+0x12c>
    10b4:	e59fc068 	ldr	ip, [pc, #104]	; 1124 <.text+0x1124>
    10b8:	e5dc3000 	ldrb	r3, [ip]
    10bc:	e3530002 	cmp	r3, #2	; 0x2
    10c0:	11d625b4 	ldrneh	r2, [r6, #84]
    10c4:	159f305c 	ldrne	r3, [pc, #92]	; 1128 <.text+0x1128>
    10c8:	15c32000 	strneb	r2, [r3]
    10cc:	1affff85 	bne	ee8 <SSP_data_distribution_HL+0x12c>
    10d0:	e59f2050 	ldr	r2, [pc, #80]	; 1128 <.text+0x1128>
    10d4:	e1d635f4 	ldrsh	r3, [r6, #84]
    10d8:	e5d21000 	ldrb	r1, [r2]
    10dc:	e1530001 	cmp	r3, r1
    10e0:	13a03001 	movne	r3, #1	; 0x1
    10e4:	03a03000 	moveq	r3, #0	; 0x0
    10e8:	15cc3000 	strneb	r3, [ip]
    10ec:	05cc3000 	streqb	r3, [ip]
    10f0:	eaffff7c 	b	ee8 <SSP_data_distribution_HL+0x12c>
    10f4:	40001f64 	andmi	r1, r0, r4, ror #30
    10f8:	40000dcc 	andmi	r0, r0, ip, asr #27
    10fc:	40004dd8 	ldrmid	r4, [r0], -r8
    1100:	4000209c 	mulmi	r0, ip, r0
    1104:	4000208c 	andmi	r2, r0, ip, lsl #1
    1108:	40004e34 	andmi	r4, r0, r4, lsr lr
    110c:	40000e98 	mulmi	r0, r8, lr
    1110:	40000dae 	andmi	r0, r0, lr, lsr #27
    1114:	40000db0 	strmih	r0, [r0], -r0
    1118:	40000dac 	andmi	r0, r0, ip, lsr #27
    111c:	40000e99 	mulmi	r0, r9, lr
    1120:	40000dca 	andmi	r0, r0, sl, asr #27
    1124:	40000dd2 	ldrmid	r0, [r0], -r2
    1128:	40002134 	andmi	r2, r0, r4, lsr r1

0000112c <SSP_rx_handler_HL>:

inline void SSP_rx_handler_HL(unsigned char SPI_rxdata) //rx_handler @ high-level processor
{
    112c:	e92d47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	static volatile unsigned char SPI_syncstate = 0;
	static volatile unsigned char SPI_rxcount = 0;
	static volatile unsigned char *SPI_rxptr;
	static volatile unsigned char incoming_page;

	//receive handler
	if (SPI_syncstate == 0) {
    1130:	e59f2484 	ldr	r2, [pc, #1156]	; 15bc <.text+0x15bc>
    1134:	e5d23000 	ldrb	r3, [r2]
    1138:	e20330ff 	and	r3, r3, #255	; 0xff
    113c:	e3530000 	cmp	r3, #0	; 0x0
    1140:	e20000ff 	and	r0, r0, #255	; 0xff
    1144:	e1a06002 	mov	r6, r2
    1148:	1a000004 	bne	1160 <SSP_rx_handler_HL+0x34>
		if (SPI_rxdata == '>')
    114c:	e350003e 	cmp	r0, #62	; 0x3e
    1150:	0a000011 	beq	119c <SSP_rx_handler_HL+0x70>
			SPI_syncstate++;
		else
			SPI_syncstate = 0;
	} else if (SPI_syncstate == 1) {
		if (SPI_rxdata == '*') {
			SPI_syncstate++;
			SPI_rxptr = (unsigned char *) &LL_1khz_attitude_data;
			SPI_rxcount = 40;
		} else
			SPI_syncstate = 0;
	} else if (SPI_syncstate == 2) {
		if (SPI_rxcount == 26) //14 bytes transmitted => select 500Hz page
		{
			incoming_page = LL_1khz_attitude_data.system_flags & 0x03; //system flags were already received
			if (incoming_page == 1)
				SPI_rxptr += 26;
			else if (incoming_page == 2)
				SPI_rxptr += 52;
		}
		SPI_rxcount--;
		*SPI_rxptr = SPI_rxdata;
		SPI_rxptr++;
		if (SPI_rxcount == 0) {
			SPI_syncstate++;
		}
	} else if (SPI_syncstate == 3) {
		if (SPI_rxdata == '<') //last byte ok => data should be valid
		{
			SSP_data_distribution_HL(); //only distribute data to other structs, if it was received correctly
			//ack data receiption
		}
		SPI_syncstate = 0;
	} else
		SPI_syncstate = 0;
    1154:	e5c23000 	strb	r3, [r2]
}
    1158:	e8bd47f0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    115c:	e12fff1e 	bx	lr
    1160:	e5d23000 	ldrb	r3, [r2]
    1164:	e3530001 	cmp	r3, #1	; 0x1
    1168:	0a000010 	beq	11b0 <SSP_rx_handler_HL+0x84>
    116c:	e5d23000 	ldrb	r3, [r2]
    1170:	e3530002 	cmp	r3, #2	; 0x2
    1174:	0a00001c 	beq	11ec <SSP_rx_handler_HL+0xc0>
    1178:	e5d23000 	ldrb	r3, [r2]
    117c:	e3530003 	cmp	r3, #3	; 0x3
    1180:	13a03000 	movne	r3, #0	; 0x0
    1184:	1afffff2 	bne	1154 <SSP_rx_handler_HL+0x28>
    1188:	e350003c 	cmp	r0, #60	; 0x3c
    118c:	0a000039 	beq	1278 <SSP_rx_handler_HL+0x14c>
    1190:	e3a03000 	mov	r3, #0	; 0x0
    1194:	e5c63000 	strb	r3, [r6]
    1198:	eaffffee 	b	1158 <SSP_rx_handler_HL+0x2c>
    119c:	e5d23000 	ldrb	r3, [r2]
    11a0:	e2833001 	add	r3, r3, #1	; 0x1
    11a4:	e20330ff 	and	r3, r3, #255	; 0xff
    11a8:	e5c23000 	strb	r3, [r2]
    11ac:	eaffffe9 	b	1158 <SSP_rx_handler_HL+0x2c>
    11b0:	e350002a 	cmp	r0, #42	; 0x2a
    11b4:	13a03000 	movne	r3, #0	; 0x0
    11b8:	15c23000 	strneb	r3, [r2]
    11bc:	1affffe5 	bne	1158 <SSP_rx_handler_HL+0x2c>
    11c0:	e5d23000 	ldrb	r3, [r2]
    11c4:	e2833001 	add	r3, r3, #1	; 0x1
    11c8:	e20330ff 	and	r3, r3, #255	; 0xff
    11cc:	e5c23000 	strb	r3, [r2]
    11d0:	e59f33e8 	ldr	r3, [pc, #1000]	; 15c0 <.text+0x15c0>
    11d4:	e59f23e8 	ldr	r2, [pc, #1000]	; 15c4 <.text+0x15c4>
    11d8:	e5832000 	str	r2, [r3]
    11dc:	e59f33e4 	ldr	r3, [pc, #996]	; 15c8 <.text+0x15c8>
    11e0:	e3a01028 	mov	r1, #40	; 0x28
    11e4:	e5c31000 	strb	r1, [r3]
    11e8:	eaffffda 	b	1158 <SSP_rx_handler_HL+0x2c>
    11ec:	e59fc3d4 	ldr	ip, [pc, #980]	; 15c8 <.text+0x15c8>
    11f0:	e5dc3000 	ldrb	r3, [ip]
    11f4:	e353001a 	cmp	r3, #26	; 0x1a
    11f8:	0a00000e 	beq	1238 <SSP_rx_handler_HL+0x10c>
    11fc:	e59f13bc 	ldr	r1, [pc, #956]	; 15c0 <.text+0x15c0>
    1200:	e5dc3000 	ldrb	r3, [ip]
    1204:	e5912000 	ldr	r2, [r1]
    1208:	e2433001 	sub	r3, r3, #1	; 0x1
    120c:	e20330ff 	and	r3, r3, #255	; 0xff
    1210:	e5cc3000 	strb	r3, [ip]
    1214:	e4c20001 	strb	r0, [r2], #1
    1218:	e5dc3000 	ldrb	r3, [ip]
    121c:	e3530000 	cmp	r3, #0	; 0x0
    1220:	e5812000 	str	r2, [r1]
    1224:	05d63000 	ldreqb	r3, [r6]
    1228:	02833001 	addeq	r3, r3, #1	; 0x1
    122c:	020330ff 	andeq	r3, r3, #255	; 0xff
    1230:	05c63000 	streqb	r3, [r6]
    1234:	eaffffc7 	b	1158 <SSP_rx_handler_HL+0x2c>
    1238:	e59f3384 	ldr	r3, [pc, #900]	; 15c4 <.text+0x15c4>
    123c:	e1d320b0 	ldrh	r2, [r3]
    1240:	e59f1384 	ldr	r1, [pc, #900]	; 15cc <.text+0x15cc>
    1244:	e2022003 	and	r2, r2, #3	; 0x3
    1248:	e5c12000 	strb	r2, [r1]
    124c:	e5d13000 	ldrb	r3, [r1]
    1250:	e3530001 	cmp	r3, #1	; 0x1
    1254:	0a0000b6 	beq	1534 <.text+0x1534>
    1258:	e5d13000 	ldrb	r3, [r1]
    125c:	e3530002 	cmp	r3, #2	; 0x2
    1260:	1affffe5 	bne	11fc <SSP_rx_handler_HL+0xd0>
    1264:	e59f1354 	ldr	r1, [pc, #852]	; 15c0 <.text+0x15c0>
    1268:	e5913000 	ldr	r3, [r1]
    126c:	e2833034 	add	r3, r3, #52	; 0x34
    1270:	e5813000 	str	r3, [r1]
    1274:	eaffffe1 	b	1200 <SSP_rx_handler_HL+0xd4>
    1278:	e59f7344 	ldr	r7, [pc, #836]	; 15c4 <.text+0x15c4>
    127c:	e1d730b0 	ldrh	r3, [r7]
    1280:	e3130008 	tst	r3, #8	; 0x8
    1284:	e2038003 	and	r8, r3, #3	; 0x3
    1288:	159f3340 	ldrne	r3, [pc, #832]	; 15d0 <.text+0x15d0>
    128c:	13a02000 	movne	r2, #0	; 0x0
    1290:	15832000 	strne	r2, [r3]
    1294:	e1d710b6 	ldrh	r1, [r7, #6]
    1298:	e1d730f2 	ldrsh	r3, [r7, #2]
    129c:	e1d720f4 	ldrsh	r2, [r7, #4]
    12a0:	e59f532c 	ldr	r5, [pc, #812]	; 15d4 <.text+0x15d4>
    12a4:	e59f432c 	ldr	r4, [pc, #812]	; 15d8 <.text+0x15d8>
    12a8:	e1d700f8 	ldrsh	r0, [r7, #8]
    12ac:	e1d7c0fa 	ldrsh	ip, [r7, #10]
    12b0:	e1d7e0fc 	ldrsh	lr, [r7, #12]
    12b4:	e0833103 	add	r3, r3, r3, lsl #2
    12b8:	e0822102 	add	r2, r2, r2, lsl #2
    12bc:	e0811101 	add	r1, r1, r1, lsl #2
    12c0:	e1a03083 	mov	r3, r3, lsl #1
    12c4:	e1a02082 	mov	r2, r2, lsl #1
    12c8:	e1a01081 	mov	r1, r1, lsl #1
    12cc:	e3580000 	cmp	r8, #0	; 0x0
    12d0:	e584301c 	str	r3, [r4, #28]
    12d4:	e5842020 	str	r2, [r4, #32]
    12d8:	e5841024 	str	r1, [r4, #36]
    12dc:	e5840028 	str	r0, [r4, #40]
    12e0:	e584c02c 	str	ip, [r4, #44]
    12e4:	e584e030 	str	lr, [r4, #48]
    12e8:	e5853000 	str	r3, [r5]
    12ec:	e5852004 	str	r2, [r5, #4]
    12f0:	e5851008 	str	r1, [r5, #8]
    12f4:	e585000c 	str	r0, [r5, #12]
    12f8:	e585c010 	str	ip, [r5, #16]
    12fc:	e585e014 	str	lr, [r5, #20]
    1300:	e1a09005 	mov	r9, r5
    1304:	e1a0a004 	mov	sl, r4
    1308:	1a00002c 	bne	13c0 <SSP_rx_handler_HL+0x294>
    130c:	e59f02c8 	ldr	r0, [pc, #712]	; 15dc <.text+0x15dc>
    1310:	e1a01004 	mov	r1, r4
    1314:	e1a02007 	mov	r2, r7
    1318:	e287c008 	add	ip, r7, #8	; 0x8
    131c:	e1a0e007 	mov	lr, r7
    1320:	e5d2300e 	ldrb	r3, [r2, #14]
    1324:	e2822001 	add	r2, r2, #1	; 0x1
    1328:	e1a03203 	mov	r3, r3, lsl #4
    132c:	e15c0002 	cmp	ip, r2
    1330:	e1c130bc 	strh	r3, [r1, #12]
    1334:	e0c030b2 	strh	r3, [r0], #2
    1338:	e2811002 	add	r1, r1, #2	; 0x2
    133c:	1afffff7 	bne	1320 <SSP_rx_handler_HL+0x1f4>
    1340:	e1de32f4 	ldrsh	r3, [lr, #36]
    1344:	e1de22f0 	ldrsh	r2, [lr, #32]
    1348:	e1de12f2 	ldrsh	r1, [lr, #34]
    134c:	e0833103 	add	r3, r3, r3, lsl #2
    1350:	e0822102 	add	r2, r2, r2, lsl #2
    1354:	e0811101 	add	r1, r1, r1, lsl #2
    1358:	e1a03883 	mov	r3, r3, lsl #17
    135c:	e1a00823 	mov	r0, r3, lsr #16
    1360:	e1a02882 	mov	r2, r2, lsl #17
    1364:	e1a01881 	mov	r1, r1, lsl #17
    1368:	e1a0c822 	mov	ip, r2, lsr #16
    136c:	e1a01821 	mov	r1, r1, lsr #16
    1370:	e3500000 	cmp	r0, #0	; 0x0
    1374:	e1c901bc 	strh	r0, [r9, #28]
    1378:	e1c9c1b8 	strh	ip, [r9, #24]
    137c:	e1c911ba 	strh	r1, [r9, #26]
    1380:	0a000006 	beq	13a0 <SSP_rx_handler_HL+0x274>
    1384:	e59f2254 	ldr	r2, [pc, #596]	; 15e0 <.text+0x15e0>
    1388:	e5d23000 	ldrb	r3, [r2]
    138c:	e3530009 	cmp	r3, #9	; 0x9
    1390:	95d23000 	ldrlsb	r3, [r2]
    1394:	92833001 	addls	r3, r3, #1	; 0x1
    1398:	920330ff 	andls	r3, r3, #255	; 0xff
    139c:	95c23000 	strlsb	r3, [r2]
    13a0:	e2872018 	add	r2, r7, #24	; 0x18
    13a4:	e892000c 	ldmia	r2, {r2, r3}
    13a8:	e58a3090 	str	r3, [sl, #144]
    13ac:	e1cac3b4 	strh	ip, [sl, #52]
    13b0:	e1ca13b6 	strh	r1, [sl, #54]
    13b4:	e1ca03b8 	strh	r0, [sl, #56]
    13b8:	e58a208c 	str	r2, [sl, #140]
    13bc:	eaffff73 	b	1190 <SSP_rx_handler_HL+0x64>
    13c0:	e3580001 	cmp	r8, #1	; 0x1
    13c4:	0a00005f 	beq	1548 <.text+0x1548>
    13c8:	e3580002 	cmp	r8, #2	; 0x2
    13cc:	1affff6f 	bne	1190 <SSP_rx_handler_HL+0x64>
    13d0:	e1d734f6 	ldrsh	r3, [r7, #70]
    13d4:	e59fc208 	ldr	ip, [pc, #520]	; 15e4 <.text+0x15e4>
    13d8:	e5853038 	str	r3, [r5, #56]
    13dc:	e5843044 	str	r3, [r4, #68]
    13e0:	e1d735b2 	ldrh	r3, [r7, #82]
    13e4:	e1c430b0 	strh	r3, [r4]
    13e8:	e1dc30b0 	ldrh	r3, [ip]
    13ec:	e1c430b6 	strh	r3, [r4, #6]
    13f0:	e1dc30b6 	ldrh	r3, [ip, #6]
    13f4:	e1c430b4 	strh	r3, [r4, #4]
    13f8:	e1dc31b2 	ldrh	r3, [ip, #18]
    13fc:	e1d725ba 	ldrh	r2, [r7, #90]
    1400:	e1c430b8 	strh	r3, [r4, #8]
    1404:	e1dc30b4 	ldrh	r3, [ip, #4]
    1408:	e212e001 	ands	lr, r2, #1	; 0x1
    140c:	e1c430ba 	strh	r3, [r4, #10]
    1410:	e1a02802 	mov	r2, r2, lsl #16
    1414:	13a03001 	movne	r3, #1	; 0x1
    1418:	15c43002 	strneb	r3, [r4, #2]
    141c:	e1a038c2 	mov	r3, r2, asr #17
    1420:	e1d714f2 	ldrsh	r1, [r7, #66]
    1424:	e1d704f4 	ldrsh	r0, [r7, #68]
    1428:	e203307f 	and	r3, r3, #127	; 0x7f
    142c:	e2433001 	sub	r3, r3, #1	; 0x1
    1430:	e584103c 	str	r1, [r4, #60]
    1434:	e5840040 	str	r0, [r4, #64]
    1438:	e5851030 	str	r1, [r5, #48]
    143c:	e5850034 	str	r0, [r5, #52]
    1440:	05c4e002 	streqb	lr, [r4, #2]
    1444:	e353000d 	cmp	r3, #13	; 0xd
    1448:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    144c:	eaffff4f 	b	1190 <SSP_rx_handler_HL+0x64>
    1450:	00001488 	andeq	r1, r0, r8, lsl #9
    1454:	00001190 	muleq	r0, r0, r1
    1458:	00001190 	muleq	r0, r0, r1
    145c:	00001190 	muleq	r0, r0, r1
    1460:	00001190 	muleq	r0, r0, r1
    1464:	00001494 	muleq	r0, r4, r4
    1468:	000014a4 	andeq	r1, r0, r4, lsr #9
    146c:	000014b4 	streqh	r1, [r0], -r4
    1470:	00001190 	muleq	r0, r0, r1
    1474:	00001190 	muleq	r0, r0, r1
    1478:	00001190 	muleq	r0, r0, r1
    147c:	000014c4 	andeq	r1, r0, r4, asr #9
    1480:	000014e4 	andeq	r1, r0, r4, ror #9
    1484:	00001514 	andeq	r1, r0, r4, lsl r5
    1488:	e1d775b4 	ldrh	r7, [r7, #84]
    148c:	e1cc70b6 	strh	r7, [ip, #6]
    1490:	eaffff3e 	b	1190 <SSP_rx_handler_HL+0x64>
    1494:	e59f314c 	ldr	r3, [pc, #332]	; 15e8 <.text+0x15e8>
    1498:	e1d775b4 	ldrh	r7, [r7, #84]
    149c:	e1c370b0 	strh	r7, [r3]
    14a0:	eaffff3a 	b	1190 <SSP_rx_handler_HL+0x64>
    14a4:	e59f3140 	ldr	r3, [pc, #320]	; 15ec <.text+0x15ec>
    14a8:	e1d775b4 	ldrh	r7, [r7, #84]
    14ac:	e1c370b0 	strh	r7, [r3]
    14b0:	eaffff36 	b	1190 <SSP_rx_handler_HL+0x64>
    14b4:	e1d725b4 	ldrh	r2, [r7, #84]
    14b8:	e59f3130 	ldr	r3, [pc, #304]	; 15f0 <.text+0x15f0>
    14bc:	e5c32000 	strb	r2, [r3]
    14c0:	eaffff32 	b	1190 <SSP_rx_handler_HL+0x64>
    14c4:	e1d725f4 	ldrsh	r2, [r7, #84]
    14c8:	e3520001 	cmp	r2, #1	; 0x1
    14cc:	1affff2f 	bne	1190 <SSP_rx_handler_HL+0x64>
    14d0:	e59f111c 	ldr	r1, [pc, #284]	; 15f4 <.text+0x15f4>
    14d4:	e5d13000 	ldrb	r3, [r1]
    14d8:	e3530000 	cmp	r3, #0	; 0x0
    14dc:	05c12000 	streqb	r2, [r1]
    14e0:	eaffff2a 	b	1190 <SSP_rx_handler_HL+0x64>
    14e4:	e59f410c 	ldr	r4, [pc, #268]	; 15f8 <.text+0x15f8>
    14e8:	e1d705b4 	ldrh	r0, [r7, #84]
    14ec:	e5d42000 	ldrb	r2, [r4]
    14f0:	e1a03800 	mov	r3, r0, lsl #16
    14f4:	e1520843 	cmp	r2, r3, asr #16
    14f8:	0a000003 	beq	150c <.text+0x150c>
    14fc:	e20000ff 	and	r0, r0, #255	; 0xff
    1500:	eb0025f3 	bl	acd4 <jetiSetKeyChanged>
    1504:	e59f30b8 	ldr	r3, [pc, #184]	; 15c4 <.text+0x15c4>
    1508:	e1d305b4 	ldrh	r0, [r3, #84]
    150c:	e5c40000 	strb	r0, [r4]
    1510:	eaffff1e 	b	1190 <SSP_rx_handler_HL+0x64>
    1514:	e59f00e0 	ldr	r0, [pc, #224]	; 15fc <.text+0x15fc>
    1518:	e5d03000 	ldrb	r3, [r0]
    151c:	e3530002 	cmp	r3, #2	; 0x2
    1520:	0a00001c 	beq	1598 <.text+0x1598>
    1524:	e1d725b4 	ldrh	r2, [r7, #84]
    1528:	e59f30d0 	ldr	r3, [pc, #208]	; 1600 <.text+0x1600>
    152c:	e5c32000 	strb	r2, [r3]
    1530:	eaffff16 	b	1190 <SSP_rx_handler_HL+0x64>
    1534:	e59f1084 	ldr	r1, [pc, #132]	; 15c0 <.text+0x15c0>
    1538:	e5913000 	ldr	r3, [r1]
    153c:	e283301a 	add	r3, r3, #26	; 0x1a
    1540:	e5813000 	str	r3, [r1]
    1544:	eaffff2d 	b	1200 <SSP_rx_handler_HL+0xd4>
    1548:	e1d734f0 	ldrsh	r3, [r7, #64]
    154c:	e5853050 	str	r3, [r5, #80]
    1550:	e5843088 	str	r3, [r4, #136]
    1554:	e1d733b8 	ldrh	r3, [r7, #56]
    1558:	e597203c 	ldr	r2, [r7, #60]
    155c:	e1c439b4 	strh	r3, [r4, #148]
    1560:	e1d733ba 	ldrh	r3, [r7, #58]
    1564:	e5842084 	str	r2, [r4, #132]
    1568:	e585204c 	str	r2, [r5, #76]
    156c:	e1c439b6 	strh	r3, [r4, #150]
    1570:	e1a00004 	mov	r0, r4
    1574:	e3a01000 	mov	r1, #0	; 0x0
    1578:	e0813007 	add	r3, r1, r7
    157c:	e5d32030 	ldrb	r2, [r3, #48]
    1580:	e2811001 	add	r1, r1, #1	; 0x1
    1584:	e3510006 	cmp	r1, #6	; 0x6
    1588:	e5c02048 	strb	r2, [r0, #72]
    158c:	e2800001 	add	r0, r0, #1	; 0x1
    1590:	1afffff8 	bne	1578 <.text+0x1578>
    1594:	eafffefd 	b	1190 <SSP_rx_handler_HL+0x64>
    1598:	e59f2060 	ldr	r2, [pc, #96]	; 1600 <.text+0x1600>
    159c:	e1d735f4 	ldrsh	r3, [r7, #84]
    15a0:	e5d21000 	ldrb	r1, [r2]
    15a4:	e1530001 	cmp	r3, r1
    15a8:	13a03001 	movne	r3, #1	; 0x1
    15ac:	03a03000 	moveq	r3, #0	; 0x0
    15b0:	15c03000 	strneb	r3, [r0]
    15b4:	05c03000 	streqb	r3, [r0]
    15b8:	eafffef4 	b	1190 <SSP_rx_handler_HL+0x64>
    15bc:	40000db9 	strmih	r0, [r0], -r9
    15c0:	40000db4 	strmih	r0, [r0], -r4
    15c4:	40001f64 	andmi	r1, r0, r4, ror #30
    15c8:	40000db8 	strmih	r0, [r0], -r8
    15cc:	40000db3 	strmih	r0, [r0], -r3
    15d0:	40000dcc 	andmi	r0, r0, ip, asr #27
    15d4:	40004dd8 	ldrmid	r4, [r0], -r8
    15d8:	4000209c 	mulmi	r0, ip, r0
    15dc:	4000208c 	andmi	r2, r0, ip, lsl #1
    15e0:	40000e98 	mulmi	r0, r8, lr
    15e4:	40004e34 	andmi	r4, r0, r4, lsr lr
    15e8:	40000dae 	andmi	r0, r0, lr, lsr #27
    15ec:	40000db0 	strmih	r0, [r0], -r0
    15f0:	40000dac 	andmi	r0, r0, ip, lsr #27
    15f4:	40000e99 	mulmi	r0, r9, lr
    15f8:	40000dca 	andmi	r0, r0, sl, asr #27
    15fc:	40000dd2 	ldrmid	r0, [r0], -r2
    1600:	40002134 	andmi	r2, r0, r4, lsr r1

00001604 <fast_abs>:
{

	if(x>0) return x; else return (-x);

}
    1604:	e3500000 	cmp	r0, #0	; 0x0
    1608:	b2600000 	rsblt	r0, r0, #0	; 0x0
    160c:	e12fff1e 	bx	lr

00001610 <fast_sqrt>:

int fast_sqrt(int x)
{
	int l=0,r=0;
	l=x;
	while(fast_abs(l-r)>1){
    1610:	e0203fc0 	eor	r3, r0, r0, asr #31
    1614:	e0433fc0 	sub	r3, r3, r0, asr #31
    1618:	e3530001 	cmp	r3, #1	; 0x1
    161c:	e92d4030 	stmdb	sp!, {r4, r5, lr}
    1620:	e1a05000 	mov	r5, r0
    1624:	d1a04000 	movle	r4, r0
    1628:	da00000b 	ble	165c <fast_sqrt+0x4c>
    162c:	e1a04000 	mov	r4, r0
		r=x/l;
    1630:	e1a01004 	mov	r1, r4
    1634:	e1a00005 	mov	r0, r5
    1638:	eb005c60 	bl	187c0 <____divsi3_from_arm>
		l=(l+r)/2;
    163c:	e0843000 	add	r3, r4, r0
    1640:	e0833fa3 	add	r3, r3, r3, lsr #31
    1644:	e1a040c3 	mov	r4, r3, asr #1
    1648:	e0600004 	rsb	r0, r0, r4
    164c:	e3500000 	cmp	r0, #0	; 0x0
    1650:	b2600000 	rsblt	r0, r0, #0	; 0x0
    1654:	e3500001 	cmp	r0, #1	; 0x1
    1658:	cafffff4 	bgt	1630 <fast_sqrt+0x20>
	}
	return(l);
}
    165c:	e1a00004 	mov	r0, r4
    1660:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
    1664:	e12fff1e 	bx	lr

00001668 <xy2latlon>:

unsigned int gpsDataOkTrigger=0;

void xy2latlon(double lat0, double lon0, double X, double Y, double *lat, double *lon)	//X: East, Y: North in m; lat0,lon0: Reference coordinates; lat,lon: current GPS measurement
{
    1668:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        *lat=lat0+Y/MEAN_EARTH_DIAMETER*360./PI;
    166c:	e59f40f4 	ldr	r4, [pc, #244]	; 1768 <.text+0x1768>
    1670:	e3a06101 	mov	r6, #1073741824	; 0x40000000
    1674:	e24dd008 	sub	sp, sp, #8	; 0x8
    1678:	e3a05101 	mov	r5, #1073741824	; 0x40000000
    167c:	e2866876 	add	r6, r6, #7733248	; 0x760000
    1680:	e28f80d0 	add	r8, pc, #208	; 0xd0
    1684:	e8980300 	ldmia	r8, {r8, r9}
    1688:	e1a0a000 	mov	sl, r0
    168c:	e1a0b001 	mov	fp, r1
    1690:	e88d000c 	stmia	sp, {r2, r3}
    1694:	e28d0034 	add	r0, sp, #52	; 0x34
    1698:	e8900003 	ldmia	r0, {r0, r1}
    169c:	e1a02004 	mov	r2, r4
    16a0:	e1a03005 	mov	r3, r5
    16a4:	e2866902 	add	r6, r6, #32768	; 0x8000
    16a8:	e3a07000 	mov	r7, #0	; 0x0
    16ac:	eb003e4d 	bl	10fe8 <__aeabi_ddiv>
    16b0:	e1a02006 	mov	r2, r6
    16b4:	e1a03007 	mov	r3, r7
    16b8:	eb003da6 	bl	10d58 <__aeabi_dmul>
    16bc:	e1a02008 	mov	r2, r8
    16c0:	e1a03009 	mov	r3, r9
    16c4:	eb003e47 	bl	10fe8 <__aeabi_ddiv>
    16c8:	e1a0200a 	mov	r2, sl
    16cc:	e1a0300b 	mov	r3, fp
    16d0:	eb003c97 	bl	10934 <__adddf3>
    16d4:	e59d303c 	ldr	r3, [sp, #60]
    16d8:	e8830003 	stmia	r3, {r0, r1}
        *lon=lon0+X/MEAN_EARTH_DIAMETER*360./PI/cos(lat0*UMR);
    16dc:	e1a02004 	mov	r2, r4
    16e0:	e1a03005 	mov	r3, r5
    16e4:	e28d002c 	add	r0, sp, #44	; 0x2c
    16e8:	e8900003 	ldmia	r0, {r0, r1}
    16ec:	eb003e3d 	bl	10fe8 <__aeabi_ddiv>
    16f0:	e1a02006 	mov	r2, r6
    16f4:	e1a03007 	mov	r3, r7
    16f8:	eb003d96 	bl	10d58 <__aeabi_dmul>
    16fc:	e1a02008 	mov	r2, r8
    1700:	e1a03009 	mov	r3, r9
    1704:	eb003e37 	bl	10fe8 <__aeabi_ddiv>
    1708:	e28f2050 	add	r2, pc, #80	; 0x50
    170c:	e892000c 	ldmia	r2, {r2, r3}
    1710:	e1a04000 	mov	r4, r0
    1714:	e1a05001 	mov	r5, r1
    1718:	e1a0000a 	mov	r0, sl
    171c:	e1a0100b 	mov	r1, fp
    1720:	eb003d8c 	bl	10d58 <__aeabi_dmul>
    1724:	eb005c28 	bl	187cc <__cos_from_arm>
    1728:	e1a02000 	mov	r2, r0
    172c:	e1a03001 	mov	r3, r1
    1730:	e1a00004 	mov	r0, r4
    1734:	e1a01005 	mov	r1, r5
    1738:	eb003e2a 	bl	10fe8 <__aeabi_ddiv>
    173c:	e89d000c 	ldmia	sp, {r2, r3}
    1740:	eb003c7b 	bl	10934 <__adddf3>
    1744:	e59d3040 	ldr	r3, [sp, #64]
    1748:	e8830003 	stmia	r3, {r0, r1}
}
    174c:	e28dd008 	add	sp, sp, #8	; 0x8
    1750:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1754:	e12fff1e 	bx	lr
    1758:	400921fb 	strmid	r2, [r9], -fp
    175c:	54442d18 	strplb	r2, [r4], #-3352
    1760:	3f91df46 	svccc	0x0091df46
    1764:	a2529d39 	subges	r9, r2, #3648	; 0xe40
    1768:	416854a6 	cmnmi	r8, r6, lsr #9

0000176c <SDK_SetEmergencyMode>:
 *
 * Sets emergency mode on LowLevel processor. Select one of the EM_ defines as mode option. See EM_ defines for details
 */

void SDK_SetEmergencyMode(unsigned char mode) {
    176c:	e20000ff 	and	r0, r0, #255	; 0xff
	if ((mode != EM_SAVE_EXTENDED_WAITING_TIME) && (mode != EM_SAVE) && (mode
    1770:	e2403001 	sub	r3, r0, #1	; 0x1
    1774:	e3500008 	cmp	r0, #8	; 0x8
    1778:	13530001 	cmpne	r3, #1	; 0x1
    177c:	9a000001 	bls	1788 <SDK_SetEmergencyMode+0x1c>
    1780:	e3500004 	cmp	r0, #4	; 0x4
    1784:	112fff1e 	bxne	lr
			!= EM_RETURN_AT_MISSION_SUMMIT) && (mode
			!= EM_RETURN_AT_PREDEFINED_HEIGHT))
		return;
	emergencyMode = mode;
    1788:	e59f3010 	ldr	r3, [pc, #16]	; 17a0 <.text+0x17a0>
    178c:	e5c30000 	strb	r0, [r3]
	emergencyModeUpdate = 1;
    1790:	e59f300c 	ldr	r3, [pc, #12]	; 17a4 <.text+0x17a4>
    1794:	e3a02001 	mov	r2, #1	; 0x1
    1798:	e5c32000 	strb	r2, [r3]
    179c:	e12fff1e 	bx	lr
    17a0:	40002134 	andmi	r2, r0, r4, lsr r1
    17a4:	40000dd2 	ldrmid	r0, [r0], -r2

000017a8 <SDK_EXAMPLE_direct_individual_motor_commands>:
}

/*
 * the following example shows the direct motor command usage by mapping the stick directly to the motor outputs (do NOT try to fly ;-) )
 */
void SDK_EXAMPLE_direct_individual_motor_commands(void)
{

	WO_SDK.ctrl_mode=0x00;	//0x00: direct individual motor control: individual commands for motors 0..3
							//0x01: direct motor control using standard output mapping: commands are interpreted as pitch, roll, yaw and thrust inputs; no attitude controller active
							//0x02: attitude and throttle control: commands are input for standard attitude controller
							//0x03: GPS waypoint control

	WO_SDK.ctrl_enabled=1;  //0: disable control by HL processor
							//1: enable control by HL processor

	WO_SDK.disable_motor_onoff_by_stick=0;

	unsigned int i;

	//scale throttle stick to [0..200] and map it to all motors
	WO_Direct_Individual_Motor_Control.motor[0]=RO_ALL_Data.channel[2]/21;
    17a8:	e59f00b0 	ldr	r0, [pc, #176]	; 1860 <.text+0x1860>
    17ac:	e59f20b0 	ldr	r2, [pc, #176]	; 1864 <.text+0x1864>
    17b0:	e1d031b0 	ldrh	r3, [r0, #16]
    17b4:	e081c392 	umull	ip, r1, r2, r3
    17b8:	e0613003 	rsb	r3, r1, r3
	WO_Direct_Individual_Motor_Control.motor[1]=RO_ALL_Data.channel[2]/21;
	WO_Direct_Individual_Motor_Control.motor[2]=RO_ALL_Data.channel[2]/21;
	WO_Direct_Individual_Motor_Control.motor[3]=RO_ALL_Data.channel[2]/21;
	WO_Direct_Individual_Motor_Control.motor[4]=RO_ALL_Data.channel[2]/21;
	WO_Direct_Individual_Motor_Control.motor[5]=RO_ALL_Data.channel[2]/21;

	if (RO_ALL_Data.channel[6]>2500)
    17bc:	e1d0c1b8 	ldrh	ip, [r0, #24]
    17c0:	e08110a3 	add	r1, r1, r3, lsr #1
    17c4:	e3a03d27 	mov	r3, #2496	; 0x9c0
    17c8:	e59f0098 	ldr	r0, [pc, #152]	; 1868 <.text+0x1868>
    17cc:	e59f2098 	ldr	r2, [pc, #152]	; 186c <.text+0x186c>
    17d0:	e2833004 	add	r3, r3, #4	; 0x4
    17d4:	e1a01221 	mov	r1, r1, lsr #4
    17d8:	e20110ff 	and	r1, r1, #255	; 0xff
    17dc:	e15c0003 	cmp	ip, r3
    17e0:	e3a03000 	mov	r3, #0	; 0x0
    17e4:	e3a0c001 	mov	ip, #1	; 0x1
    17e8:	e5c23002 	strb	r3, [r2, #2]
    17ec:	e5c01005 	strb	r1, [r0, #5]
    17f0:	e5c23000 	strb	r3, [r2]
    17f4:	e5c2c001 	strb	ip, [r2, #1]
    17f8:	e5c01000 	strb	r1, [r0]
    17fc:	e5c01001 	strb	r1, [r0, #1]
    1800:	e5c01002 	strb	r1, [r0, #2]
    1804:	e5c01003 	strb	r1, [r0, #3]
    1808:	e5c01004 	strb	r1, [r0, #4]
	{
		WO_Direct_Individual_Motor_Control.motorReverseMask=0x01; //invert motor 0 if AUX switch is enabled
		//limit inverted speed (IMPORTANT! THIS IS NOT DONE AUTOMATICALLY!)
		if (WO_Direct_Individual_Motor_Control.motor[0]>80)
			WO_Direct_Individual_Motor_Control.motor[0]=80;
	}else
		WO_Direct_Individual_Motor_Control.motorReverseMask=0x00;
    180c:	95c03008 	strlsb	r3, [r0, #8]
    1810:	9a000004 	bls	1828 <SDK_EXAMPLE_direct_individual_motor_commands+0x80>
    1814:	e5d03000 	ldrb	r3, [r0]
    1818:	e3530050 	cmp	r3, #80	; 0x50
    181c:	83a03050 	movhi	r3, #80	; 0x50
    1820:	e5c0c008 	strb	ip, [r0, #8]
    1824:	85c03000 	strhib	r3, [r0]
    1828:	e59f2038 	ldr	r2, [pc, #56]	; 1868 <.text+0x1868>
    182c:	e3a00001 	mov	r0, #1	; 0x1
    1830:	e2821006 	add	r1, r2, #6	; 0x6
    1834:	e3e0c037 	mvn	ip, #55	; 0x37


	//make sure commands are never 0 so that motors will always keep spinning
    //also make sure that commands stay within range
    for(i=0;i<6;i++)
    {
    	if(!WO_Direct_Individual_Motor_Control.motor[i]) WO_Direct_Individual_Motor_Control.motor[i]=1;
    1838:	e5d23000 	ldrb	r3, [r2]
    183c:	e3530000 	cmp	r3, #0	; 0x0
    1840:	05c20000 	streqb	r0, [r2]
    1844:	0a000001 	beq	1850 <SDK_EXAMPLE_direct_individual_motor_commands+0xa8>
    	else if (WO_Direct_Individual_Motor_Control.motor[i]>200) WO_Direct_Individual_Motor_Control.motor[i]=200;
    1848:	e35300c8 	cmp	r3, #200	; 0xc8
    184c:	85c2c000 	strhib	ip, [r2]
    1850:	e2822001 	add	r2, r2, #1	; 0x1
    1854:	e1520001 	cmp	r2, r1
    1858:	1afffff6 	bne	1838 <SDK_EXAMPLE_direct_individual_motor_commands+0x90>
    }
}
    185c:	e12fff1e 	bx	lr
    1860:	4000209c 	mulmi	r0, ip, r0
    1864:	86186187 	ldrhi	r6, [r8], -r7, lsl #3
    1868:	4000207c 	andmi	r2, r0, ip, ror r0
    186c:	40002088 	andmi	r2, r0, r8, lsl #1

00001870 <SDK_EXAMPLE_direct_motor_commands_with_standard_output_mapping>:


void SDK_EXAMPLE_direct_motor_commands_with_standard_output_mapping(void)
{
	WO_SDK.ctrl_mode=0x01;	//0x00: direct individual motor control: individual commands for motors 0..3
							//0x01: direct motor control using standard output mapping: commands are interpreted as pitch, roll, yaw and thrust inputs; no attitude controller active
							//0x02: attitude and throttle control: commands are input for standard attitude controller
							//0x03: GPS waypoint control

	WO_SDK.ctrl_enabled=1;  //0: disable control by HL processor
							//1: enable control by HL processor

	/*
	 *  Stick commands directly mapped to motors, NO attitude control! Do NOT try to fly!
	 * */

	WO_Direct_Motor_Control.pitch=(4095-RO_ALL_Data.channel[0])/21;
    1870:	e59f3094 	ldr	r3, [pc, #148]	; 190c <.text+0x190c>
    1874:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
	WO_Direct_Motor_Control.roll=RO_ALL_Data.channel[1]/21;
	WO_Direct_Motor_Control.thrust=RO_ALL_Data.channel[2]/21;
    1878:	e1d3c1b0 	ldrh	ip, [r3, #16]
    187c:	e59f408c 	ldr	r4, [pc, #140]	; 1910 <.text+0x1910>
    1880:	e1d300be 	ldrh	r0, [r3, #14]
    1884:	e1d360bc 	ldrh	r6, [r3, #12]
	WO_Direct_Motor_Control.yaw=(4095-RO_ALL_Data.channel[3])/21;
    1888:	e1d311b2 	ldrh	r1, [r3, #18]
    188c:	e3a02eff 	mov	r2, #4080	; 0xff0
    1890:	e0853c94 	umull	r3, r5, r4, ip
    1894:	e3a035c3 	mov	r3, #817889280	; 0x30c00000
    1898:	e08e7094 	umull	r7, lr, r4, r0
    189c:	e282200f 	add	r2, r2, #15	; 0xf
    18a0:	e2833bc3 	add	r3, r3, #199680	; 0x30c00
    18a4:	e0611002 	rsb	r1, r1, r2
    18a8:	e2833031 	add	r3, r3, #49	; 0x31
    18ac:	e0662002 	rsb	r2, r6, r2
    18b0:	e0c64193 	smull	r4, r6, r3, r1
    18b4:	e0c47293 	smull	r7, r4, r3, r2
    18b8:	e06e0000 	rsb	r0, lr, r0
    18bc:	e065c00c 	rsb	ip, r5, ip
    18c0:	e59f304c 	ldr	r3, [pc, #76]	; 1914 <.text+0x1914>
    18c4:	e08ee0a0 	add	lr, lr, r0, lsr #1
    18c8:	e08550ac 	add	r5, r5, ip, lsr #1
    18cc:	e1a02fc2 	mov	r2, r2, asr #31
    18d0:	e59fc040 	ldr	ip, [pc, #64]	; 1918 <.text+0x1918>
    18d4:	e1a01fc1 	mov	r1, r1, asr #31
    18d8:	e3a00001 	mov	r0, #1	; 0x1
    18dc:	e0622144 	rsb	r2, r2, r4, asr #2
    18e0:	e0611146 	rsb	r1, r1, r6, asr #2
    18e4:	e1a0e22e 	mov	lr, lr, lsr #4
    18e8:	e1a05225 	mov	r5, r5, lsr #4
    18ec:	e5cc0001 	strb	r0, [ip, #1]
    18f0:	e5c31002 	strb	r1, [r3, #2]
    18f4:	e5c32000 	strb	r2, [r3]
    18f8:	e5c3e001 	strb	lr, [r3, #1]
    18fc:	e5c35003 	strb	r5, [r3, #3]
    1900:	e5cc0000 	strb	r0, [ip]

}
    1904:	e8bd40f0 	ldmia	sp!, {r4, r5, r6, r7, lr}
    1908:	e12fff1e 	bx	lr
    190c:	4000209c 	mulmi	r0, ip, r0
    1910:	86186187 	ldrhi	r6, [r8], -r7, lsl #3
    1914:	40002078 	andmi	r2, r0, r8, ror r0
    1918:	40002088 	andmi	r2, r0, r8, lsl #1

0000191c <SDK_EXAMPLE_attitude_commands>:


void SDK_EXAMPLE_attitude_commands(void)
{
	WO_SDK.ctrl_mode=0x02;	//0x00: direct individual motor control: individual commands for motors 0..3
    191c:	e59f1024 	ldr	r1, [pc, #36]	; 1948 <.text+0x1948>
							//0x01: direct motor control using standard output mapping: commands are interpreted as pitch, roll, yaw and thrust inputs; no attitude controller active
							//0x02: attitude and throttle control: commands are input for standard attitude controller
							//0x03: GPS waypoint control

	WO_SDK.ctrl_enabled=1;  //0: disable control by HL processor
							//1: enable control by HL processor

	//with this example the UAV will go to ~10% throttle when SDK control is activated
	WO_CTRL_Input.ctrl=0x08;	//0x08: enable throttle control by HL. Height control and GPS are deactivated!!
    1920:	e59f0024 	ldr	r0, [pc, #36]	; 194c <.text+0x194c>
    1924:	e3a03001 	mov	r3, #1	; 0x1
    1928:	e5c13001 	strb	r3, [r1, #1]
								//pitch, roll and yaw are still commanded via the remote control

	WO_CTRL_Input.thrust=400;	//10% throttle command
    192c:	e3a03e19 	mov	r3, #400	; 0x190
    1930:	e3a02002 	mov	r2, #2	; 0x2
    1934:	e1c030b6 	strh	r3, [r0, #6]
    1938:	e3a03008 	mov	r3, #8	; 0x8
    193c:	e5c12000 	strb	r2, [r1]
    1940:	e1c030b8 	strh	r3, [r0, #8]


}
    1944:	e12fff1e 	bx	lr
    1948:	40002088 	andmi	r2, r0, r8, lsl #1
    194c:	4000206c 	andmi	r2, r0, ip, rrx

00001950 <SDK_EXAMPLE_turn_motors_on>:



/* This function demonstrates a simple waypoint command generation. The switch on Channel 7 is used
 * to activate a 15m by 15m square. Therefore a waypoint is calculated from the current position and
 * height and is transmitted to the low level processor. The waypoint status is monitored to switch to
 * the next waypoint after the current one is reached.
 *
 * wpCtrlWpCmd is used to send a command to the low level processor. Different options like waypoint, launch, land, come home, set home
 * are available. See LL_HL_comm.h for WP_CMD_* defines
 *
 * wpCtrlWpCmdUpdated has to be set to 1 to send the command. When the cmd is sent it is set back to 0 automatically
 *
 * wpCtrlAckTrigger is set to 1 when the LL accepts the waypoint
 *
 * wpCtrlNavStatus gives you a navigation status. See WP_NAVSTAT_* defines in SDK.h for options
 *
 * wpCtrlDistToWp gives you the current distance to the current waypoint in dm (= 10 cm)
 */
void SDK_EXAMPLE_gps_waypoint_control()
{
	static unsigned char wpExampleState=0;
	static double originLat,originLon;


	WO_SDK.ctrl_mode=0x03;

	WO_SDK.ctrl_enabled=1;  //0: disable control by HL processor
							//1: enable control by HL processor

	switch (wpExampleState)
	{
		//prior to start, the lever on channel 7 has to be in "OFF" position
		case 0:
		if ((RO_ALL_Data.channel[6]<1600) || (wpExampleActive))
			wpExampleState=1;
		break;

		case 1:
		if ((RO_ALL_Data.channel[6]>2400) || (wpExampleActive))
		{
			double lat,lon;
			//lever was set to "ON" state -> calculate and send first waypoint and switch state

			//fill waypoint structure
			wpToLL.max_speed=100;
			wpToLL.pos_acc=3000; 	//3m accuracy
			wpToLL.time=400; 		//4 seconds waiting time at each waypoint
			wpToLL.wp_activated=1;

			//see LL_HL_comm.h for WPPROP defines
			wpToLL.properties=WPPROP_ABSCOORDS|WPPROP_AUTOMATICGOTO|WPPROP_HEIGHTENABLED|WPPROP_YAWENABLED;

			//use current height and yaw
			wpToLL.yaw=RO_ALL_Data.angle_yaw; //use current yaw
			wpToLL.height=RO_ALL_Data.fusion_height; //use current height

			originLat=(double)GPS_Data.latitude/10000000.0;
			originLon=(double)GPS_Data.longitude/10000000.0;

			//calculate a position 15m north of us
			xy2latlon(originLat,originLon,0.0,15.0,&lat,&lon);

			wpToLL.X=lon*10000000;
			wpToLL.Y=lat*10000000;

			//calc chksum
			wpToLL.chksum = 0xAAAA
									+ wpToLL.yaw
									+ wpToLL.height
									+ wpToLL.time
									+ wpToLL.X
									+ wpToLL.Y
									+ wpToLL.max_speed
									+ wpToLL.pos_acc
									+ wpToLL.properties
									+ wpToLL.wp_activated;

			//send waypoint
			wpCtrlAckTrigger=0;
			wpCtrlWpCmd=WP_CMD_SINGLE_WP;
			wpCtrlWpCmdUpdated=1;
			wpExampleWpNr=0;
			wpExampleState=2;

		}
		break;

		case 2:
			//wait until cmd is processed and sent to LL processor
			if ((wpCtrlWpCmdUpdated==0) && (wpCtrlAckTrigger))
			{
				//check if waypoint was reached and wait time is over
				if (wpCtrlNavStatus&(WP_NAVSTAT_REACHED_POS_TIME))
				{
					//new waypoint
					double lat,lon;

					//fill waypoint structure
					wpToLL.max_speed=100;
					wpToLL.pos_acc=3000; //3m accuracy
					wpToLL.time=400; //4 seconds wait time
					wpToLL.wp_activated=1;

					//see LL_HL_comm.h for WPPROP defines
					wpToLL.properties=WPPROP_ABSCOORDS|WPPROP_AUTOMATICGOTO|WPPROP_HEIGHTENABLED|WPPROP_YAWENABLED;

					//use current height and yaw
					wpToLL.yaw=RO_ALL_Data.angle_yaw; //use current yaw
					wpToLL.height=RO_ALL_Data.fusion_height; //use current height

					//calculate a position 15m north and 15m east of origin
					xy2latlon(originLat,originLon,15.0,15.0,&lat,&lon);

					wpToLL.X=lon*10000000;
					wpToLL.Y=lat*10000000;

					//calc chksum
					wpToLL.chksum = 0xAAAA
											+ wpToLL.yaw
											+ wpToLL.height
											+ wpToLL.time
											+ wpToLL.X
											+ wpToLL.Y
											+ wpToLL.max_speed
											+ wpToLL.pos_acc
											+ wpToLL.properties
											+ wpToLL.wp_activated;
					//send waypoint
					wpCtrlAckTrigger=0;
					wpCtrlWpCmd=WP_CMD_SINGLE_WP;
					wpCtrlWpCmdUpdated=1;
					wpExampleWpNr++;

					wpExampleState=3;
				}

				if (wpCtrlNavStatus&WP_NAVSTAT_PILOT_ABORT)
				{
					wpExampleActive=0;
					wpExampleState=0;
				}


			}
			if ((RO_ALL_Data.channel[6]<1600) && (wpExampleActive==0))
						wpExampleState=0;
		break;

		case 3:
			//wait until cmd is processed and sent to LL processor
			if ((wpCtrlWpCmdUpdated==0) && (wpCtrlAckTrigger))
			{
				//check if waypoint was reached and wait time is over
				if (wpCtrlNavStatus&(WP_NAVSTAT_REACHED_POS_TIME))
				{
					//new waypoint
					double lat,lon;

					//fill waypoint structure
					wpToLL.max_speed=100;
					wpToLL.pos_acc=3000; //3m accuracy
					wpToLL.time=400; //4 seconds wait time
					wpToLL.wp_activated=1;

					//see LL_HL_comm.h for WPPROP defines
					wpToLL.properties=WPPROP_ABSCOORDS|WPPROP_AUTOMATICGOTO|WPPROP_HEIGHTENABLED|WPPROP_YAWENABLED;

					//use current height and yaw
					wpToLL.yaw=RO_ALL_Data.angle_yaw; //use current yaw
					wpToLL.height=RO_ALL_Data.fusion_height; //use current height

					//calculate a position 15m east of origin
					xy2latlon(originLat,originLon,15.0,0.0,&lat,&lon);

					wpToLL.X=lon*10000000;
					wpToLL.Y=lat*10000000;

					//calc chksum
					wpToLL.chksum = 0xAAAA
											+ wpToLL.yaw
											+ wpToLL.height
											+ wpToLL.time
											+ wpToLL.X
											+ wpToLL.Y
											+ wpToLL.max_speed
											+ wpToLL.pos_acc
											+ wpToLL.properties
											+ wpToLL.wp_activated;

					//send waypoint
					wpCtrlAckTrigger=0;
					wpCtrlWpCmd=WP_CMD_SINGLE_WP;
					wpCtrlWpCmdUpdated=1;
					wpExampleWpNr++;

					wpExampleState=4;
				}

				if (wpCtrlNavStatus&WP_NAVSTAT_PILOT_ABORT)
				{
					wpExampleActive=0;
					wpExampleState=0;
				}


			}
			if ((RO_ALL_Data.channel[6]<1600) && (wpExampleActive==0))
						wpExampleState=0;
		break;

		case 4:
			//wait until cmd is processed and sent to LL processor
			if ((wpCtrlWpCmdUpdated==0) && (wpCtrlAckTrigger))
			{
				//check if waypoint was reached and wait time is over
				if (wpCtrlNavStatus&(WP_NAVSTAT_REACHED_POS_TIME))
				{

					//fill waypoint structure
					wpToLL.max_speed=100;
					wpToLL.pos_acc=3000; //3m accuracy
					wpToLL.time=400; //4 seconds wait time
					wpToLL.wp_activated=1;

					//see LL_HL_comm.h for WPPROP defines
					wpToLL.properties=WPPROP_ABSCOORDS|WPPROP_AUTOMATICGOTO|WPPROP_HEIGHTENABLED|WPPROP_YAWENABLED;

					//use current height and yaw
					wpToLL.yaw=RO_ALL_Data.angle_yaw; //use current yaw
					wpToLL.height=RO_ALL_Data.fusion_height; //use current height

					//go to the beginning

					wpToLL.X=originLon*10000000;
					wpToLL.Y=originLat*10000000;

					//calc chksum
					wpToLL.chksum = 0xAAAA
											+ wpToLL.yaw
											+ wpToLL.height
											+ wpToLL.time
											+ wpToLL.X
											+ wpToLL.Y
											+ wpToLL.max_speed
											+ wpToLL.pos_acc
											+ wpToLL.properties
											+ wpToLL.wp_activated;

					//send waypoint
					wpCtrlAckTrigger=0;
					wpCtrlWpCmd=WP_CMD_SINGLE_WP;
					wpCtrlWpCmdUpdated=1;

					wpExampleWpNr++;

					wpExampleState=0;
					wpExampleActive=0;
				}

				if (wpCtrlNavStatus&WP_NAVSTAT_PILOT_ABORT)
				{
					wpExampleActive=0;
					wpExampleState=0;
				}


			}
			if ((RO_ALL_Data.channel[6]<1600) && (wpExampleActive==0))
						wpExampleState=0;
		break;

		default:
			wpExampleState=0;
		break;
	}

}

int SDK_EXAMPLE_turn_motors_on(void) //hold throttle stick down and yaw stick fully left to turn motors on
{
	static int timeout=0;

	WO_SDK.ctrl_mode=0x02;	//0x00: direct individual motor control: individual commands for motors 0..3
							//0x01: direct motor control using standard output mapping: commands are interpreted as pitch, roll, yaw and thrust inputs; no attitude controller active
							//0x02: attitude and throttle control: commands are input for standard attitude controller
							//0x03: GPS waypoint control

	WO_SDK.ctrl_enabled=1;  //0: disable control by HL processor
							//1: enable control by HL processor

	WO_SDK.disable_motor_onoff_by_stick=0; //make sure stick command is accepted

	if(++timeout>=1000)
    1950:	e59f007c 	ldr	r0, [pc, #124]	; 19d4 <.text+0x19d4>
    1954:	e5903000 	ldr	r3, [r0]
    1958:	e59f2078 	ldr	r2, [pc, #120]	; 19d8 <.text+0x19d8>
    195c:	e283c001 	add	ip, r3, #1	; 0x1
    1960:	e92d4010 	stmdb	sp!, {r4, lr}
    1964:	e3a01001 	mov	r1, #1	; 0x1
    1968:	e3a0e000 	mov	lr, #0	; 0x0
    196c:	e35c0ffa 	cmp	ip, #1000	; 0x3e8
    1970:	e3a03002 	mov	r3, #2	; 0x2
    1974:	e580c000 	str	ip, [r0]
	{
		timeout=0;
    1978:	e1a04001 	mov	r4, r1
    197c:	e5c23000 	strb	r3, [r2]
    1980:	e5c2e002 	strb	lr, [r2, #2]
    1984:	e5c21001 	strb	r1, [r2, #1]
    1988:	a580e000 	strge	lr, [r0]
    198c:	aa00000d 	bge	19c8 <SDK_EXAMPLE_turn_motors_on+0x78>
		return(1); //1 => start sequence completed => motors running => user can stop calling this function
	}
	else if(timeout>500) //neutral stick command for 500 ms
	{
		WO_CTRL_Input.ctrl=0x0C;	//0x0C: enable throttle control and yaw control
		WO_CTRL_Input.thrust=0;
		WO_CTRL_Input.yaw=0;
		return(0);
	}
	else //hold stick command for 500 ms
	{
		WO_CTRL_Input.ctrl=0x0C;	//0x0C: enable throttle control and yaw control
    1990:	e59f1044 	ldr	r1, [pc, #68]	; 19dc <.text+0x19dc>
		WO_CTRL_Input.thrust=0;
		WO_CTRL_Input.yaw=-2047;
    1994:	e3e03e7f 	mvn	r3, #2032	; 0x7f0
    1998:	e35c0f7d 	cmp	ip, #500	; 0x1f4
    199c:	e243300e 	sub	r3, r3, #14	; 0xe
    19a0:	d1c130b4 	strleh	r3, [r1, #4]
    19a4:	c3a0300c 	movgt	r3, #12	; 0xc
    19a8:	d3a0300c 	movle	r3, #12	; 0xc
    19ac:	c1c1e0b4 	strgth	lr, [r1, #4]
    19b0:	c1c130b8 	strgth	r3, [r1, #8]
    19b4:	c1c1e0b6 	strgth	lr, [r1, #6]
    19b8:	d1c1e0b6 	strleh	lr, [r1, #6]
    19bc:	d1c130b8 	strleh	r3, [r1, #8]
    19c0:	e1a0400e 	mov	r4, lr
    19c4:	d1a0400e 	movle	r4, lr
		return(0);
	}

}
    19c8:	e1a00004 	mov	r0, r4
    19cc:	e8bd4010 	ldmia	sp!, {r4, lr}
    19d0:	e12fff1e 	bx	lr
    19d4:	40000dd8 	ldrmid	r0, [r0], -r8
    19d8:	40002088 	andmi	r2, r0, r8, lsl #1
    19dc:	4000206c 	andmi	r2, r0, ip, rrx

000019e0 <SDK_EXAMPLE_turn_motors_off>:

int SDK_EXAMPLE_turn_motors_off(void) //hold throttle stick down and yaw stick fully right to turn motors off
{
	static int timeout=0;

	WO_SDK.ctrl_mode=0x02;	//0x00: direct individual motor control: individual commands for motors 0..3
							//0x01: direct motor control using standard output mapping: commands are interpreted as pitch, roll, yaw and thrust inputs; no attitude controller active
							//0x02: attitude and throttle control: commands are input for standard attitude controller
							//0x03: GPS waypoint control

	WO_SDK.ctrl_enabled=1;  //0: disable control by HL processor
							//1: enable control by HL processor

	WO_SDK.disable_motor_onoff_by_stick=0; //make sure stick command is accepted

	if(++timeout>=1000)
    19e0:	e59f007c 	ldr	r0, [pc, #124]	; 1a64 <.text+0x1a64>
    19e4:	e5903000 	ldr	r3, [r0]
    19e8:	e59f2078 	ldr	r2, [pc, #120]	; 1a68 <.text+0x1a68>
    19ec:	e283c001 	add	ip, r3, #1	; 0x1
    19f0:	e92d4010 	stmdb	sp!, {r4, lr}
    19f4:	e3a01001 	mov	r1, #1	; 0x1
    19f8:	e3a0e000 	mov	lr, #0	; 0x0
    19fc:	e35c0ffa 	cmp	ip, #1000	; 0x3e8
    1a00:	e3a03002 	mov	r3, #2	; 0x2
    1a04:	e580c000 	str	ip, [r0]
	{
		timeout=0;
    1a08:	e1a04001 	mov	r4, r1
    1a0c:	e5c23000 	strb	r3, [r2]
    1a10:	e5c2e002 	strb	lr, [r2, #2]
    1a14:	e5c21001 	strb	r1, [r2, #1]
    1a18:	a580e000 	strge	lr, [r0]
    1a1c:	aa00000d 	bge	1a58 <SDK_EXAMPLE_turn_motors_off+0x78>
		return(1); //1 => stop sequence completed => motors turned off => user can stop calling this function
	}
	else if(timeout>500) //neutral stick command for 500 ms
	{
		WO_CTRL_Input.ctrl=0x0C;	//0x0C: enable throttle control and yaw control
		WO_CTRL_Input.thrust=0;
		WO_CTRL_Input.yaw=0;
		return(0);
	}
	else //hold stick command for 500 ms
	{
		WO_CTRL_Input.ctrl=0x0C;	//0x0C: enable throttle control and yaw control
    1a20:	e59f2044 	ldr	r2, [pc, #68]	; 1a6c <.text+0x1a6c>
    1a24:	e35c0f7d 	cmp	ip, #500	; 0x1f4
    1a28:	e1a03002 	mov	r3, r2
		WO_CTRL_Input.thrust=0;
		WO_CTRL_Input.yaw=2047;
    1a2c:	d3e03b3e 	mvnle	r3, #63488	; 0xf800
    1a30:	c1c2e0b4 	strgth	lr, [r2, #4]
    1a34:	d1c230b4 	strleh	r3, [r2, #4]
    1a38:	c3a0200c 	movgt	r2, #12	; 0xc
    1a3c:	d3a0300c 	movle	r3, #12	; 0xc
    1a40:	c1c320b8 	strgth	r2, [r3, #8]
    1a44:	c1c3e0b6 	strgth	lr, [r3, #6]
    1a48:	d1c2e0b6 	strleh	lr, [r2, #6]
    1a4c:	d1c230b8 	strleh	r3, [r2, #8]
    1a50:	e1a0400e 	mov	r4, lr
    1a54:	d1a0400e 	movle	r4, lr
		return(0);
	}
}
    1a58:	e1a00004 	mov	r0, r4
    1a5c:	e8bd4010 	ldmia	sp!, {r4, lr}
    1a60:	e12fff1e 	bx	lr
    1a64:	40000dd4 	ldrmid	r0, [r0], -r4
    1a68:	40002088 	andmi	r2, r0, r8, lsl #1
    1a6c:	4000206c 	andmi	r2, r0, ip, rrx

00001a70 <SDK_EXAMPLE_gps_waypoint_control>:
    1a70:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1a74:	e59f9664 	ldr	r9, [pc, #1636]	; 20e0 <.text+0x20e0>
    1a78:	e59f1664 	ldr	r1, [pc, #1636]	; 20e4 <.text+0x20e4>
    1a7c:	e5d90000 	ldrb	r0, [r9]
    1a80:	e3a03001 	mov	r3, #1	; 0x1
    1a84:	e3a02003 	mov	r2, #3	; 0x3
    1a88:	e24dd034 	sub	sp, sp, #52	; 0x34
    1a8c:	e5c13001 	strb	r3, [r1, #1]
    1a90:	e5c12000 	strb	r2, [r1]
    1a94:	e3500004 	cmp	r0, #4	; 0x4
    1a98:	979ff100 	ldrls	pc, [pc, r0, lsl #2]
    1a9c:	ea000004 	b	1ab4 <.text+0x1ab4>
    1aa0:	00001e24 	andeq	r1, r0, r4, lsr #28
    1aa4:	00001c34 	andeq	r1, r0, r4, lsr ip
    1aa8:	00001de0 	andeq	r1, r0, r0, ror #27
    1aac:	00001bf0 	streqd	r1, [r0], -r0
    1ab0:	00001ac8 	andeq	r1, r0, r8, asr #21
    1ab4:	e3a03000 	mov	r3, #0	; 0x0
    1ab8:	e5c93000 	strb	r3, [r9]
    1abc:	e28dd034 	add	sp, sp, #52	; 0x34
    1ac0:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1ac4:	e12fff1e 	bx	lr
    1ac8:	e59fb618 	ldr	fp, [pc, #1560]	; 20e8 <.text+0x20e8>
    1acc:	e5dba000 	ldrb	sl, [fp]
    1ad0:	e35a0000 	cmp	sl, #0	; 0x0
    1ad4:	1a000040 	bne	1bdc <.text+0x1bdc>
    1ad8:	e59f260c 	ldr	r2, [pc, #1548]	; 20ec <.text+0x20ec>
    1adc:	e5d23000 	ldrb	r3, [r2]
    1ae0:	e3530000 	cmp	r3, #0	; 0x0
    1ae4:	0a00003c 	beq	1bdc <.text+0x1bdc>
    1ae8:	e59f3600 	ldr	r3, [pc, #1536]	; 20f0 <.text+0x20f0>
    1aec:	e1d370b0 	ldrh	r7, [r3]
    1af0:	e3170002 	tst	r7, #2	; 0x2
    1af4:	0a000034 	beq	1bcc <.text+0x1bcc>
    1af8:	e59f55f4 	ldr	r5, [pc, #1524]	; 20f4 <.text+0x20f4>
    1afc:	e59f35f4 	ldr	r3, [pc, #1524]	; 20f8 <.text+0x20f8>
    1b00:	e3a0c064 	mov	ip, #100	; 0x64
    1b04:	e5936024 	ldr	r6, [r3, #36]
    1b08:	e5934084 	ldr	r4, [r3, #132]
    1b0c:	e59f15e8 	ldr	r1, [pc, #1512]	; 20fc <.text+0x20fc>
    1b10:	e5c5c005 	strb	ip, [r5, #5]
    1b14:	e3a0eebb 	mov	lr, #2992	; 0xbb0
    1b18:	e24cc04d 	sub	ip, ip, #77	; 0x4d
    1b1c:	e28ee008 	add	lr, lr, #8	; 0x8
    1b20:	e3a08001 	mov	r8, #1	; 0x1
    1b24:	e5c5c004 	strb	ip, [r5, #4]
    1b28:	e3a0ce19 	mov	ip, #400	; 0x190
    1b2c:	e891000c 	ldmia	r1, {r2, r3}
    1b30:	e1c5c0b6 	strh	ip, [r5, #6]
    1b34:	e1c5e0b8 	strh	lr, [r5, #8]
    1b38:	e5856014 	str	r6, [r5, #20]
    1b3c:	e5854018 	str	r4, [r5, #24]
    1b40:	e59f05b8 	ldr	r0, [pc, #1464]	; 2100 <.text+0x2100>
    1b44:	e3a01000 	mov	r1, #0	; 0x0
    1b48:	e5858000 	str	r8, [r5]
    1b4c:	eb003c81 	bl	10d58 <__aeabi_dmul>
    1b50:	eb003df7 	bl	11334 <__aeabi_d2iz>
    1b54:	e58d0020 	str	r0, [sp, #32]
    1b58:	e59de020 	ldr	lr, [sp, #32]
    1b5c:	e59f15a0 	ldr	r1, [pc, #1440]	; 2104 <.text+0x2104>
    1b60:	e585e00c 	str	lr, [r5, #12]
    1b64:	e891000c 	ldmia	r1, {r2, r3}
    1b68:	e59f0590 	ldr	r0, [pc, #1424]	; 2100 <.text+0x2100>
    1b6c:	e3a01000 	mov	r1, #0	; 0x0
    1b70:	eb003c78 	bl	10d58 <__aeabi_dmul>
    1b74:	eb003dee 	bl	11334 <__aeabi_d2iz>
    1b78:	e59f2588 	ldr	r2, [pc, #1416]	; 2108 <.text+0x2108>
    1b7c:	e5d23000 	ldrb	r3, [r2]
    1b80:	e2866e19 	add	r6, r6, #400	; 0x190
    1b84:	e59d1020 	ldr	r1, [sp, #32]
    1b88:	e0833008 	add	r3, r3, r8
    1b8c:	e0844006 	add	r4, r4, r6
    1b90:	e5c23000 	strb	r3, [r2]
    1b94:	e0844001 	add	r4, r4, r1
    1b98:	e59f254c 	ldr	r2, [pc, #1356]	; 20ec <.text+0x20ec>
    1b9c:	e2444c49 	sub	r4, r4, #18688	; 0x4900
    1ba0:	e2444022 	sub	r4, r4, #34	; 0x22
    1ba4:	e5c2a000 	strb	sl, [r2]
    1ba8:	e59f355c 	ldr	r3, [pc, #1372]	; 210c <.text+0x210c>
    1bac:	e59f255c 	ldr	r2, [pc, #1372]	; 2110 <.text+0x2110>
    1bb0:	e0804004 	add	r4, r0, r4
    1bb4:	e1c540ba 	strh	r4, [r5, #10]
    1bb8:	e5cb8000 	strb	r8, [fp]
    1bbc:	e5c38000 	strb	r8, [r3]
    1bc0:	e5c2a000 	strb	sl, [r2]
    1bc4:	e5850010 	str	r0, [r5, #16]
    1bc8:	e5c9a000 	strb	sl, [r9]
    1bcc:	e3170008 	tst	r7, #8	; 0x8
    1bd0:	159f3538 	ldrne	r3, [pc, #1336]	; 2110 <.text+0x2110>
    1bd4:	15c9a000 	strneb	sl, [r9]
    1bd8:	15c3a000 	strneb	sl, [r3]
    1bdc:	e59f4514 	ldr	r4, [pc, #1300]	; 20f8 <.text+0x20f8>
    1be0:	e1d431b8 	ldrh	r3, [r4, #24]
    1be4:	e3530d19 	cmp	r3, #1600	; 0x640
    1be8:	3a00000c 	bcc	1c20 <.text+0x1c20>
    1bec:	eaffffb2 	b	1abc <.text+0x1abc>
    1bf0:	e59fa4f0 	ldr	sl, [pc, #1264]	; 20e8 <.text+0x20e8>
    1bf4:	e5da8000 	ldrb	r8, [sl]
    1bf8:	e3580000 	cmp	r8, #0	; 0x0
    1bfc:	1a000003 	bne	1c10 <.text+0x1c10>
    1c00:	e59fb4e4 	ldr	fp, [pc, #1252]	; 20ec <.text+0x20ec>
    1c04:	e5db3000 	ldrb	r3, [fp]
    1c08:	e3530000 	cmp	r3, #0	; 0x0
    1c0c:	1a00008f 	bne	1e50 <.text+0x1e50>
    1c10:	e59f14e0 	ldr	r1, [pc, #1248]	; 20f8 <.text+0x20f8>
    1c14:	e1d131b8 	ldrh	r3, [r1, #24]
    1c18:	e3530d19 	cmp	r3, #1600	; 0x640
    1c1c:	2affffa6 	bcs	1abc <.text+0x1abc>
    1c20:	e59f34e8 	ldr	r3, [pc, #1256]	; 2110 <.text+0x2110>
    1c24:	e5d33000 	ldrb	r3, [r3]
    1c28:	e3530000 	cmp	r3, #0	; 0x0
    1c2c:	0affffa1 	beq	1ab8 <.text+0x1ab8>
    1c30:	eaffffa1 	b	1abc <.text+0x1abc>
    1c34:	e59f14bc 	ldr	r1, [pc, #1212]	; 20f8 <.text+0x20f8>
    1c38:	e1d131b8 	ldrh	r3, [r1, #24]
    1c3c:	e3530e96 	cmp	r3, #2400	; 0x960
    1c40:	8a000003 	bhi	1c54 <.text+0x1c54>
    1c44:	e59f34c4 	ldr	r3, [pc, #1220]	; 2110 <.text+0x2110>
    1c48:	e5d32000 	ldrb	r2, [r3]
    1c4c:	e3520000 	cmp	r2, #0	; 0x0
    1c50:	0affff99 	beq	1abc <.text+0x1abc>
    1c54:	e59f6498 	ldr	r6, [pc, #1176]	; 20f4 <.text+0x20f4>
    1c58:	e591c084 	ldr	ip, [r1, #132]
    1c5c:	e5911024 	ldr	r1, [r1, #36]
    1c60:	e59f44ac 	ldr	r4, [pc, #1196]	; 2114 <.text+0x2114>
    1c64:	e3a03064 	mov	r3, #100	; 0x64
    1c68:	e3a02ebb 	mov	r2, #2992	; 0xbb0
    1c6c:	e2822008 	add	r2, r2, #8	; 0x8
    1c70:	e3a0a001 	mov	sl, #1	; 0x1
    1c74:	e5c63005 	strb	r3, [r6, #5]
    1c78:	e5861014 	str	r1, [r6, #20]
    1c7c:	e243304d 	sub	r3, r3, #77	; 0x4d
    1c80:	e3a01e19 	mov	r1, #400	; 0x190
    1c84:	e5940000 	ldr	r0, [r4]
    1c88:	e586c018 	str	ip, [r6, #24]
    1c8c:	e1c620b8 	strh	r2, [r6, #8]
    1c90:	e5c63004 	strb	r3, [r6, #4]
    1c94:	e1c610b6 	strh	r1, [r6, #6]
    1c98:	e586a000 	str	sl, [r6]
    1c9c:	eb003bf2 	bl	10c6c <__aeabi_i2d>
    1ca0:	e59f2458 	ldr	r2, [pc, #1112]	; 2100 <.text+0x2100>
    1ca4:	e3a03000 	mov	r3, #0	; 0x0
    1ca8:	eb003cce 	bl	10fe8 <__aeabi_ddiv>
    1cac:	e58d0018 	str	r0, [sp, #24]
    1cb0:	e58d101c 	str	r1, [sp, #28]
    1cb4:	e59f3448 	ldr	r3, [pc, #1096]	; 2104 <.text+0x2104>
    1cb8:	e5940004 	ldr	r0, [r4, #4]
    1cbc:	e28d4018 	add	r4, sp, #24	; 0x18
    1cc0:	e8940030 	ldmia	r4, {r4, r5}
    1cc4:	e8830030 	stmia	r3, {r4, r5}
    1cc8:	eb003be7 	bl	10c6c <__aeabi_i2d>
    1ccc:	e59f242c 	ldr	r2, [pc, #1068]	; 2100 <.text+0x2100>
    1cd0:	e3a03000 	mov	r3, #0	; 0x0
    1cd4:	eb003cc3 	bl	10fe8 <__aeabi_ddiv>
    1cd8:	e59fc41c 	ldr	ip, [pc, #1052]	; 20fc <.text+0x20fc>
    1cdc:	e1a04000 	mov	r4, r0
    1ce0:	e1a05001 	mov	r5, r1
    1ce4:	e88c0030 	stmia	ip, {r4, r5}
    1ce8:	e1a02004 	mov	r2, r4
    1cec:	e1a03005 	mov	r3, r5
    1cf0:	e3a04000 	mov	r4, #0	; 0x0
    1cf4:	e3a05000 	mov	r5, #0	; 0x0
    1cf8:	e88d0030 	stmia	sp, {r4, r5}
    1cfc:	e3a04101 	mov	r4, #1073741824	; 0x40000000
    1d00:	e28dc02c 	add	ip, sp, #44	; 0x2c
    1d04:	e28de024 	add	lr, sp, #36	; 0x24
    1d08:	e28d0018 	add	r0, sp, #24	; 0x18
    1d0c:	e8900003 	ldmia	r0, {r0, r1}
    1d10:	e284482e 	add	r4, r4, #3014656	; 0x2e0000
    1d14:	e3a05000 	mov	r5, #0	; 0x0
    1d18:	e58dc014 	str	ip, [sp, #20]
    1d1c:	e58de010 	str	lr, [sp, #16]
    1d20:	e58d4008 	str	r4, [sp, #8]
    1d24:	e58d500c 	str	r5, [sp, #12]
    1d28:	ebfffe4e 	bl	1668 <xy2latlon>
    1d2c:	e28d202c 	add	r2, sp, #44	; 0x2c
    1d30:	e892000c 	ldmia	r2, {r2, r3}
    1d34:	e59f03c4 	ldr	r0, [pc, #964]	; 2100 <.text+0x2100>
    1d38:	e3a01000 	mov	r1, #0	; 0x0
    1d3c:	eb003c05 	bl	10d58 <__aeabi_dmul>
    1d40:	eb003d7b 	bl	11334 <__aeabi_d2iz>
    1d44:	e1a04000 	mov	r4, r0
    1d48:	e28d2024 	add	r2, sp, #36	; 0x24
    1d4c:	e892000c 	ldmia	r2, {r2, r3}
    1d50:	e59f03a8 	ldr	r0, [pc, #936]	; 2100 <.text+0x2100>
    1d54:	e3a01000 	mov	r1, #0	; 0x0
    1d58:	e586400c 	str	r4, [r6, #12]
    1d5c:	eb003bfd 	bl	10d58 <__aeabi_dmul>
    1d60:	eb003d73 	bl	11334 <__aeabi_d2iz>
    1d64:	e1d620b6 	ldrh	r2, [r6, #6]
    1d68:	e5963014 	ldr	r3, [r6, #20]
    1d6c:	e5961018 	ldr	r1, [r6, #24]
    1d70:	e0833002 	add	r3, r3, r2
    1d74:	e0811003 	add	r1, r1, r3
    1d78:	e5d6c005 	ldrb	ip, [r6, #5]
    1d7c:	e0811004 	add	r1, r1, r4
    1d80:	e5d63004 	ldrb	r3, [r6, #4]
    1d84:	e08cc001 	add	ip, ip, r1
    1d88:	e1d620b8 	ldrh	r2, [r6, #8]
    1d8c:	e5961000 	ldr	r1, [r6]
    1d90:	e083300c 	add	r3, r3, ip
    1d94:	e0802002 	add	r2, r0, r2
    1d98:	e2433c55 	sub	r3, r3, #21760	; 0x5500
    1d9c:	e0822001 	add	r2, r2, r1
    1da0:	e2433056 	sub	r3, r3, #86	; 0x56
    1da4:	e0822003 	add	r2, r2, r3
    1da8:	e59f3338 	ldr	r3, [pc, #824]	; 20e8 <.text+0x20e8>
    1dac:	e1c620ba 	strh	r2, [r6, #10]
    1db0:	e59f2350 	ldr	r2, [pc, #848]	; 2108 <.text+0x2108>
    1db4:	e3a01000 	mov	r1, #0	; 0x0
    1db8:	e5c3a000 	strb	sl, [r3]
    1dbc:	e3a03002 	mov	r3, #2	; 0x2
    1dc0:	e5c21000 	strb	r1, [r2]
    1dc4:	e5c93000 	strb	r3, [r9]
    1dc8:	e59f231c 	ldr	r2, [pc, #796]	; 20ec <.text+0x20ec>
    1dcc:	e59f3338 	ldr	r3, [pc, #824]	; 210c <.text+0x210c>
    1dd0:	e5c21000 	strb	r1, [r2]
    1dd4:	e5c3a000 	strb	sl, [r3]
    1dd8:	e5860010 	str	r0, [r6, #16]
    1ddc:	eaffff36 	b	1abc <.text+0x1abc>
    1de0:	e59fa300 	ldr	sl, [pc, #768]	; 20e8 <.text+0x20e8>
    1de4:	e5da8000 	ldrb	r8, [sl]
    1de8:	e3580000 	cmp	r8, #0	; 0x0
    1dec:	1affff87 	bne	1c10 <.text+0x1c10>
    1df0:	e59fb2f4 	ldr	fp, [pc, #756]	; 20ec <.text+0x20ec>
    1df4:	e5db3000 	ldrb	r3, [fp]
    1df8:	e3530000 	cmp	r3, #0	; 0x0
    1dfc:	0affff83 	beq	1c10 <.text+0x1c10>
    1e00:	e59f52e8 	ldr	r5, [pc, #744]	; 20f0 <.text+0x20f0>
    1e04:	e1d5c0b0 	ldrh	ip, [r5]
    1e08:	e31c0002 	tst	ip, #2	; 0x2
    1e0c:	1a000064 	bne	1fa4 <.text+0x1fa4>
    1e10:	e31c0008 	tst	ip, #8	; 0x8
    1e14:	159f32f4 	ldrne	r3, [pc, #756]	; 2110 <.text+0x2110>
    1e18:	15c98000 	strneb	r8, [r9]
    1e1c:	15c38000 	strneb	r8, [r3]
    1e20:	eaffff7a 	b	1c10 <.text+0x1c10>
    1e24:	e59f32cc 	ldr	r3, [pc, #716]	; 20f8 <.text+0x20f8>
    1e28:	e1d321b8 	ldrh	r2, [r3, #24]
    1e2c:	e3520d19 	cmp	r2, #1600	; 0x640
    1e30:	3a000003 	bcc	1e44 <.text+0x1e44>
    1e34:	e59f32d4 	ldr	r3, [pc, #724]	; 2110 <.text+0x2110>
    1e38:	e5d32000 	ldrb	r2, [r3]
    1e3c:	e3520000 	cmp	r2, #0	; 0x0
    1e40:	0affff1d 	beq	1abc <.text+0x1abc>
    1e44:	e3a03001 	mov	r3, #1	; 0x1
    1e48:	e5c93000 	strb	r3, [r9]
    1e4c:	eaffff1a 	b	1abc <.text+0x1abc>
    1e50:	e59f2298 	ldr	r2, [pc, #664]	; 20f0 <.text+0x20f0>
    1e54:	e1d2c0b0 	ldrh	ip, [r2]
    1e58:	e31c0002 	tst	ip, #2	; 0x2
    1e5c:	0affffeb 	beq	1e10 <.text+0x1e10>
    1e60:	e59f329c 	ldr	r3, [pc, #668]	; 2104 <.text+0x2104>
    1e64:	e59fc290 	ldr	ip, [pc, #656]	; 20fc <.text+0x20fc>
    1e68:	e59f6288 	ldr	r6, [pc, #648]	; 20f8 <.text+0x20f8>
    1e6c:	e59f4280 	ldr	r4, [pc, #640]	; 20f4 <.text+0x20f4>
    1e70:	e8930003 	ldmia	r3, {r0, r1}
    1e74:	e5965024 	ldr	r5, [r6, #36]
    1e78:	e89c000c 	ldmia	ip, {r2, r3}
    1e7c:	e3a0eebb 	mov	lr, #2992	; 0xbb0
    1e80:	e3a0c064 	mov	ip, #100	; 0x64
    1e84:	e5966084 	ldr	r6, [r6, #132]
    1e88:	e5c4c005 	strb	ip, [r4, #5]
    1e8c:	e28ee008 	add	lr, lr, #8	; 0x8
    1e90:	e24cc04d 	sub	ip, ip, #77	; 0x4d
    1e94:	e1c4e0b8 	strh	lr, [r4, #8]
    1e98:	e5c4c004 	strb	ip, [r4, #4]
    1e9c:	e5845014 	str	r5, [r4, #20]
    1ea0:	e28dc024 	add	ip, sp, #36	; 0x24
    1ea4:	e28de02c 	add	lr, sp, #44	; 0x2c
    1ea8:	e3a05101 	mov	r5, #1073741824	; 0x40000000
    1eac:	e5846018 	str	r6, [r4, #24]
    1eb0:	e285582e 	add	r5, r5, #3014656	; 0x2e0000
    1eb4:	e58dc010 	str	ip, [sp, #16]
    1eb8:	e58de014 	str	lr, [sp, #20]
    1ebc:	e3a0ce19 	mov	ip, #400	; 0x190
    1ec0:	e3a0e001 	mov	lr, #1	; 0x1
    1ec4:	e3a06000 	mov	r6, #0	; 0x0
    1ec8:	e1c4c0b6 	strh	ip, [r4, #6]
    1ecc:	e584e000 	str	lr, [r4]
    1ed0:	e88d0060 	stmia	sp, {r5, r6}
    1ed4:	e3a05000 	mov	r5, #0	; 0x0
    1ed8:	e3a06000 	mov	r6, #0	; 0x0
    1edc:	e58d5008 	str	r5, [sp, #8]
    1ee0:	e58d600c 	str	r6, [sp, #12]
    1ee4:	ebfffddf 	bl	1668 <xy2latlon>
    1ee8:	e28d202c 	add	r2, sp, #44	; 0x2c
    1eec:	e892000c 	ldmia	r2, {r2, r3}
    1ef0:	e59f0208 	ldr	r0, [pc, #520]	; 2100 <.text+0x2100>
    1ef4:	e3a01000 	mov	r1, #0	; 0x0
    1ef8:	eb003b96 	bl	10d58 <__aeabi_dmul>
    1efc:	eb003d0c 	bl	11334 <__aeabi_d2iz>
    1f00:	e1a05000 	mov	r5, r0
    1f04:	e28d2024 	add	r2, sp, #36	; 0x24
    1f08:	e892000c 	ldmia	r2, {r2, r3}
    1f0c:	e584500c 	str	r5, [r4, #12]
    1f10:	e59f01e8 	ldr	r0, [pc, #488]	; 2100 <.text+0x2100>
    1f14:	e3a01000 	mov	r1, #0	; 0x0
    1f18:	eb003b8e 	bl	10d58 <__aeabi_dmul>
    1f1c:	eb003d04 	bl	11334 <__aeabi_d2iz>
    1f20:	e1d410b6 	ldrh	r1, [r4, #6]
    1f24:	e5943014 	ldr	r3, [r4, #20]
    1f28:	e5942018 	ldr	r2, [r4, #24]
    1f2c:	e0833001 	add	r3, r3, r1
    1f30:	e0822003 	add	r2, r2, r3
    1f34:	e5d4c005 	ldrb	ip, [r4, #5]
    1f38:	e0822005 	add	r2, r2, r5
    1f3c:	e5d41004 	ldrb	r1, [r4, #4]
    1f40:	e08cc002 	add	ip, ip, r2
    1f44:	e1d430b8 	ldrh	r3, [r4, #8]
    1f48:	e59f51b8 	ldr	r5, [pc, #440]	; 2108 <.text+0x2108>
    1f4c:	e081100c 	add	r1, r1, ip
    1f50:	e594e000 	ldr	lr, [r4]
    1f54:	e0803003 	add	r3, r0, r3
    1f58:	e2411c55 	sub	r1, r1, #21760	; 0x5500
    1f5c:	e5d52000 	ldrb	r2, [r5]
    1f60:	e083300e 	add	r3, r3, lr
    1f64:	e2411056 	sub	r1, r1, #86	; 0x56
    1f68:	e59f6180 	ldr	r6, [pc, #384]	; 20f0 <.text+0x20f0>
    1f6c:	e0833001 	add	r3, r3, r1
    1f70:	e2822001 	add	r2, r2, #1	; 0x1
    1f74:	e1c430ba 	strh	r3, [r4, #10]
    1f78:	e1d6c0b0 	ldrh	ip, [r6]
    1f7c:	e59f3188 	ldr	r3, [pc, #392]	; 210c <.text+0x210c>
    1f80:	e3a0e001 	mov	lr, #1	; 0x1
    1f84:	e5c52000 	strb	r2, [r5]
    1f88:	e3a02004 	mov	r2, #4	; 0x4
    1f8c:	e5cae000 	strb	lr, [sl]
    1f90:	e5cb8000 	strb	r8, [fp]
    1f94:	e5c3e000 	strb	lr, [r3]
    1f98:	e5c92000 	strb	r2, [r9]
    1f9c:	e5840010 	str	r0, [r4, #16]
    1fa0:	eaffff9a 	b	1e10 <.text+0x1e10>
    1fa4:	e59f3158 	ldr	r3, [pc, #344]	; 2104 <.text+0x2104>
    1fa8:	e59fc14c 	ldr	ip, [pc, #332]	; 20fc <.text+0x20fc>
    1fac:	e59f4140 	ldr	r4, [pc, #320]	; 20f4 <.text+0x20f4>
    1fb0:	e59f6140 	ldr	r6, [pc, #320]	; 20f8 <.text+0x20f8>
    1fb4:	e8930003 	ldmia	r3, {r0, r1}
    1fb8:	e3a0eebb 	mov	lr, #2992	; 0xbb0
    1fbc:	e89c000c 	ldmia	ip, {r2, r3}
    1fc0:	e3a0c064 	mov	ip, #100	; 0x64
    1fc4:	e5965024 	ldr	r5, [r6, #36]
    1fc8:	e5c4c005 	strb	ip, [r4, #5]
    1fcc:	e5966084 	ldr	r6, [r6, #132]
    1fd0:	e28ee008 	add	lr, lr, #8	; 0x8
    1fd4:	e24cc04d 	sub	ip, ip, #77	; 0x4d
    1fd8:	e1c4e0b8 	strh	lr, [r4, #8]
    1fdc:	e5c4c004 	strb	ip, [r4, #4]
    1fe0:	e28de024 	add	lr, sp, #36	; 0x24
    1fe4:	e28dc02c 	add	ip, sp, #44	; 0x2c
    1fe8:	e5845014 	str	r5, [r4, #20]
    1fec:	e5846018 	str	r6, [r4, #24]
    1ff0:	e3a05101 	mov	r5, #1073741824	; 0x40000000
    1ff4:	e58dc010 	str	ip, [sp, #16]
    1ff8:	e58de014 	str	lr, [sp, #20]
    1ffc:	e3a0ce19 	mov	ip, #400	; 0x190
    2000:	e3a0e001 	mov	lr, #1	; 0x1
    2004:	e1c4c0b6 	strh	ip, [r4, #6]
    2008:	e584e000 	str	lr, [r4]
    200c:	e285582e 	add	r5, r5, #3014656	; 0x2e0000
    2010:	e3a06000 	mov	r6, #0	; 0x0
    2014:	e88d0060 	stmia	sp, {r5, r6}
    2018:	e58d5008 	str	r5, [sp, #8]
    201c:	e58d600c 	str	r6, [sp, #12]
    2020:	ebfffd90 	bl	1668 <xy2latlon>
    2024:	e28d2024 	add	r2, sp, #36	; 0x24
    2028:	e892000c 	ldmia	r2, {r2, r3}
    202c:	e59f00cc 	ldr	r0, [pc, #204]	; 2100 <.text+0x2100>
    2030:	e3a01000 	mov	r1, #0	; 0x0
    2034:	eb003b47 	bl	10d58 <__aeabi_dmul>
    2038:	eb003cbd 	bl	11334 <__aeabi_d2iz>
    203c:	e1a05000 	mov	r5, r0
    2040:	e28d202c 	add	r2, sp, #44	; 0x2c
    2044:	e892000c 	ldmia	r2, {r2, r3}
    2048:	e584500c 	str	r5, [r4, #12]
    204c:	e59f00ac 	ldr	r0, [pc, #172]	; 2100 <.text+0x2100>
    2050:	e3a01000 	mov	r1, #0	; 0x0
    2054:	eb003b3f 	bl	10d58 <__aeabi_dmul>
    2058:	eb003cb5 	bl	11334 <__aeabi_d2iz>
    205c:	e1d410b6 	ldrh	r1, [r4, #6]
    2060:	e5943014 	ldr	r3, [r4, #20]
    2064:	e5942018 	ldr	r2, [r4, #24]
    2068:	e0833001 	add	r3, r3, r1
    206c:	e0822003 	add	r2, r2, r3
    2070:	e5d4c005 	ldrb	ip, [r4, #5]
    2074:	e0822005 	add	r2, r2, r5
    2078:	e5d41004 	ldrb	r1, [r4, #4]
    207c:	e08cc002 	add	ip, ip, r2
    2080:	e1d430b8 	ldrh	r3, [r4, #8]
    2084:	e59f507c 	ldr	r5, [pc, #124]	; 2108 <.text+0x2108>
    2088:	e081100c 	add	r1, r1, ip
    208c:	e594e000 	ldr	lr, [r4]
    2090:	e0803003 	add	r3, r0, r3
    2094:	e2411c55 	sub	r1, r1, #21760	; 0x5500
    2098:	e5d52000 	ldrb	r2, [r5]
    209c:	e083300e 	add	r3, r3, lr
    20a0:	e2411056 	sub	r1, r1, #86	; 0x56
    20a4:	e59f6044 	ldr	r6, [pc, #68]	; 20f0 <.text+0x20f0>
    20a8:	e0833001 	add	r3, r3, r1
    20ac:	e2822001 	add	r2, r2, #1	; 0x1
    20b0:	e1c430ba 	strh	r3, [r4, #10]
    20b4:	e1d6c0b0 	ldrh	ip, [r6]
    20b8:	e59f304c 	ldr	r3, [pc, #76]	; 210c <.text+0x210c>
    20bc:	e3a0e001 	mov	lr, #1	; 0x1
    20c0:	e5c52000 	strb	r2, [r5]
    20c4:	e3a02003 	mov	r2, #3	; 0x3
    20c8:	e5cae000 	strb	lr, [sl]
    20cc:	e5cb8000 	strb	r8, [fp]
    20d0:	e5c3e000 	strb	lr, [r3]
    20d4:	e5c92000 	strb	r2, [r9]
    20d8:	e5840010 	str	r0, [r4, #16]
    20dc:	eaffff4b 	b	1e10 <.text+0x1e10>
    20e0:	40000dec 	andmi	r0, r0, ip, ror #27
    20e4:	40002088 	andmi	r2, r0, r8, lsl #1
    20e8:	40000dab 	andmi	r0, r0, fp, lsr #27
    20ec:	40000dac 	andmi	r0, r0, ip, lsr #27
    20f0:	40000dae 	andmi	r0, r0, lr, lsr #27
    20f4:	40001ff8 	strmid	r1, [r0], -r8
    20f8:	4000209c 	mulmi	r0, ip, r0
    20fc:	40000ddc 	ldrmid	r0, [r0], -ip
    2100:	416312d0 	ldrmid	r1, [r3, #-32]!
    2104:	40000de4 	andmi	r0, r0, r4, ror #27
    2108:	40000dd0 	ldrmid	r0, [r0], -r0
    210c:	40000daa 	andmi	r0, r0, sl, lsr #27
    2110:	40000dd1 	ldrmid	r0, [r0], -r1
    2114:	40002014 	andmi	r2, r0, r4, lsl r0

00002118 <SDK_mainloop>:
    2118:	e52de004 	str	lr, [sp, #-4]!
    211c:	eb0028b7 	bl	c400 <lab>
    2120:	e49de004 	ldr	lr, [sp], #4
    2124:	e12fff1e 	bx	lr

00002128 <SDK_jetiAscTecExampleUpdateDisplay>:
#include "system.h"
#include <string.h>


void SDK_jetiAscTecExampleUpdateDisplay(unsigned char state) {
    2128:	e92d4010 	stmdb	sp!, {r4, lr}
    212c:	e20000ff 	and	r0, r0, #255	; 0xff
    2130:	e24dd020 	sub	sp, sp, #32	; 0x20
	char text[31];
	switch (state) {
    2134:	e3500006 	cmp	r0, #6	; 0x6
    2138:	979ff100 	ldrls	pc, [pc, r0, lsl #2]
    213c:	ea000010 	b	2184 <.text+0x2184>
    2140:	00002190 	muleq	r0, r0, r1
    2144:	0000215c 	andeq	r2, r0, ip, asr r1
    2148:	0000220c 	andeq	r2, r0, ip, lsl #4
    214c:	00002200 	andeq	r2, r0, r0, lsl #4
    2150:	000021f4 	streqd	r2, [r0], -r4
    2154:	000021e8 	andeq	r2, r0, r8, ror #3
    2158:	000021ac 	andeq	r2, r0, ip, lsr #3
	//				Line	   11111111111111112222222222222222
	case 0:
#ifndef MATLAB
		if (RO_ALL_Data.flying)
			jetiSetTextDisplay("<-Waypoint Test  EmergencyMode->");
		else
#endif
			jetiSetTextDisplay("AscTec JetiTest  EmergencyMode->");
		break;
	case 1:
		if (emergencyMode == EM_SAVE)
    215c:	e59f30e4 	ldr	r3, [pc, #228]	; 2248 <.text+0x2248>
    2160:	e5d33000 	ldrb	r3, [r3]
    2164:	e3530001 	cmp	r3, #1	; 0x1
    2168:	0a000030 	beq	2230 <.text+0x2230>
			jetiSetTextDisplay("Current EmMode<>Direct Landing");
		else if (emergencyMode == EM_SAVE_EXTENDED_WAITING_TIME)
    216c:	e3530002 	cmp	r3, #2	; 0x2
    2170:	0a000031 	beq	223c <.text+0x223c>
			jetiSetTextDisplay("Current EmMode<>Wait&Land");
		else if (emergencyMode == EM_RETURN_AT_MISSION_SUMMIT)
    2174:	e3530008 	cmp	r3, #8	; 0x8
    2178:	0a000029 	beq	2224 <.text+0x2224>
			jetiSetTextDisplay("Current EmMode<>Come Home High");
		else
			jetiSetTextDisplay("Current EmMode<>Come Home ");
    217c:	e59f00c8 	ldr	r0, [pc, #200]	; 224c <.text+0x224c>
    2180:	eb002621 	bl	ba0c <jetiSetTextDisplay>
		break;
	case 2:
		jetiSetTextDisplay("EmMode v=Set  <>Direct Landing");
		break;
	case 3:
		jetiSetTextDisplay("EmMode v=Set  <>Wait&Land");
		break;
	case 4:
		jetiSetTextDisplay("EmMode v=Set  <>Come Home     ");
		break;
	case 5:
		jetiSetTextDisplay("EmMode v=Set  <>Come Home High");
		break;
	case 6:
		sprintf(&text,"WP Act. v=Stop <>WP# %2i Dist: %2im",wpExampleWpNr,wpCtrlDistToWp/10);
		jetiSetTextDisplay((unsigned char *)&text);
		break;
	}
}
    2184:	e28dd020 	add	sp, sp, #32	; 0x20
    2188:	e8bd4010 	ldmia	sp!, {r4, lr}
    218c:	e12fff1e 	bx	lr
    2190:	e59f30b8 	ldr	r3, [pc, #184]	; 2250 <.text+0x2250>
    2194:	e5d32002 	ldrb	r2, [r3, #2]
    2198:	e3520000 	cmp	r2, #0	; 0x0
    219c:	0a00001d 	beq	2218 <.text+0x2218>
    21a0:	e59f00ac 	ldr	r0, [pc, #172]	; 2254 <.text+0x2254>
    21a4:	eb002618 	bl	ba0c <jetiSetTextDisplay>
    21a8:	eafffff5 	b	2184 <.text+0x2184>
    21ac:	e59f30a4 	ldr	r3, [pc, #164]	; 2258 <.text+0x2258>
    21b0:	e59f20a4 	ldr	r2, [pc, #164]	; 225c <.text+0x225c>
    21b4:	e1d310b0 	ldrh	r1, [r3]
    21b8:	e0830192 	umull	r0, r3, r2, r1
    21bc:	e59f109c 	ldr	r1, [pc, #156]	; 2260 <.text+0x2260>
    21c0:	e28d4001 	add	r4, sp, #1	; 0x1
    21c4:	e1a03683 	mov	r3, r3, lsl #13
    21c8:	e5d12000 	ldrb	r2, [r1]
    21cc:	e1a03823 	mov	r3, r3, lsr #16
    21d0:	e1a00004 	mov	r0, r4
    21d4:	e59f1088 	ldr	r1, [pc, #136]	; 2264 <.text+0x2264>
    21d8:	eb00597e 	bl	187d8 <__sprintf_from_arm>
    21dc:	e1a00004 	mov	r0, r4
    21e0:	eb002609 	bl	ba0c <jetiSetTextDisplay>
    21e4:	eaffffe6 	b	2184 <.text+0x2184>
    21e8:	e59f0078 	ldr	r0, [pc, #120]	; 2268 <.text+0x2268>
    21ec:	eb002606 	bl	ba0c <jetiSetTextDisplay>
    21f0:	eaffffe3 	b	2184 <.text+0x2184>
    21f4:	e59f0070 	ldr	r0, [pc, #112]	; 226c <.text+0x226c>
    21f8:	eb002603 	bl	ba0c <jetiSetTextDisplay>
    21fc:	eaffffe0 	b	2184 <.text+0x2184>
    2200:	e59f0068 	ldr	r0, [pc, #104]	; 2270 <.text+0x2270>
    2204:	eb002600 	bl	ba0c <jetiSetTextDisplay>
    2208:	eaffffdd 	b	2184 <.text+0x2184>
    220c:	e59f0060 	ldr	r0, [pc, #96]	; 2274 <.text+0x2274>
    2210:	eb0025fd 	bl	ba0c <jetiSetTextDisplay>
    2214:	eaffffda 	b	2184 <.text+0x2184>
    2218:	e59f0058 	ldr	r0, [pc, #88]	; 2278 <.text+0x2278>
    221c:	eb0025fa 	bl	ba0c <jetiSetTextDisplay>
    2220:	eaffffd7 	b	2184 <.text+0x2184>
    2224:	e59f0050 	ldr	r0, [pc, #80]	; 227c <.text+0x227c>
    2228:	eb0025f7 	bl	ba0c <jetiSetTextDisplay>
    222c:	eaffffd4 	b	2184 <.text+0x2184>
    2230:	e59f0048 	ldr	r0, [pc, #72]	; 2280 <.text+0x2280>
    2234:	eb0025f4 	bl	ba0c <jetiSetTextDisplay>
    2238:	eaffffd1 	b	2184 <.text+0x2184>
    223c:	e59f0040 	ldr	r0, [pc, #64]	; 2284 <.text+0x2284>
    2240:	eb0025f1 	bl	ba0c <jetiSetTextDisplay>
    2244:	eaffffce 	b	2184 <.text+0x2184>
    2248:	40002134 	andmi	r2, r0, r4, lsr r1
    224c:	00019198 	muleq	r1, r8, r1
    2250:	4000209c 	mulmi	r0, ip, r0
    2254:	000190f4 	streqd	r9, [r1], -r4
    2258:	40000db0 	strmih	r0, [r0], -r0
    225c:	cccccccd 	stcgtl	12, cr12, [ip], {205}
    2260:	40000dd0 	ldrmid	r0, [r0], -r0
    2264:	00019230 	andeq	r9, r1, r0, lsr r2
    2268:	00019210 	andeq	r9, r1, r0, lsl r2
    226c:	000191f0 	streqd	r9, [r1], -r0
    2270:	000191d4 	ldreqd	r9, [r1], -r4
    2274:	000191b4 	streqh	r9, [r1], -r4
    2278:	00019118 	andeq	r9, r1, r8, lsl r1
    227c:	00019178 	andeq	r9, r1, r8, ror r1
    2280:	0001913c 	andeq	r9, r1, ip, lsr r1
    2284:	0001915c 	andeq	r9, r1, ip, asr r1

00002288 <SDK_jetiAscTecExampleInit>:

void SDK_jetiAscTecExampleKeyChange(unsigned char key) {
	static unsigned char displayState = 0;

	switch (displayState) {
	case 0:
		switch (key) {
		case JETI_KEY_UP:
			break;
		case JETI_KEY_DOWN:
			break;
		case JETI_KEY_LEFT:
			if (RO_ALL_Data.flying)
			{
				wpExampleActive=1;
				displayState=6;
			}
			break;
		case JETI_KEY_RIGHT:
			displayState++;
			break;
		}
		break;

	case 1:
		switch (key) {
		case JETI_KEY_UP:
			break;
		case JETI_KEY_DOWN:
			break;
		case JETI_KEY_LEFT:
			displayState = 0;
			break;
		case JETI_KEY_RIGHT:
			displayState++;
			break;
		}
		break;

	case 2:
		switch (key) {
		case JETI_KEY_UP:
			break;
		case JETI_KEY_DOWN:
			SDK_SetEmergencyMode(EM_SAVE);
			displayState = 0;
			break;
		case JETI_KEY_LEFT:
			displayState = 5;
			break;
		case JETI_KEY_RIGHT:
			displayState++;
			break;
		}
		break;

	case 3:
		switch (key) {
		case JETI_KEY_UP:
			break;
		case JETI_KEY_DOWN:
			SDK_SetEmergencyMode(EM_SAVE_EXTENDED_WAITING_TIME);
			displayState = 0;
			break;
		case JETI_KEY_LEFT:
			displayState--;
			break;
		case JETI_KEY_RIGHT:
			displayState++;
			break;
		}
		break;
	case 4:
		switch (key) {
		case JETI_KEY_UP:
			break;
		case JETI_KEY_DOWN:
			SDK_SetEmergencyMode(EM_RETURN_AT_PREDEFINED_HEIGHT);
			displayState = 0;
			break;
		case JETI_KEY_LEFT:
			displayState--;
			break;
		case JETI_KEY_RIGHT:
			displayState++;
			break;
		}
		break;

	case 5:
		switch (key) {
		case JETI_KEY_UP:
			break;
		case JETI_KEY_DOWN:
			SDK_SetEmergencyMode(EM_RETURN_AT_MISSION_SUMMIT);
			displayState = 0;
			break;
		case JETI_KEY_LEFT:
			displayState--;
			break;
		case JETI_KEY_RIGHT:
			displayState = 2;
			break;
		}
		break;


	case 6:
		//switch back when waypoint example is finished
		if (wpExampleActive==0)
			displayState = 0;

		switch (key) {
		case JETI_KEY_UP:
			break;
		case JETI_KEY_DOWN:
			displayState = 0;
			wpExampleActive=0;
			break;
		case JETI_KEY_LEFT:
			break;
		case JETI_KEY_RIGHT:
			break;
		}
		break;
	}

	SDK_jetiAscTecExampleUpdateDisplay(displayState);
}

void SDK_jetiAscTecExampleInit(void) {
    2288:	e92d4010 	stmdb	sp!, {r4, lr}
	jetiSetDeviceName("AscTec SDK");
    228c:	e59f01d0 	ldr	r0, [pc, #464]	; 2464 <.text+0x2464>
	jetiSetTextDisplay("AscTec Example  ->more Infos");
	jetiInitValue(0, "Pitch", "");
    2290:	e59f41d0 	ldr	r4, [pc, #464]	; 2468 <.text+0x2468>
    2294:	eb0022e0 	bl	ae1c <jetiSetDeviceName>
    2298:	e59f01cc 	ldr	r0, [pc, #460]	; 246c <.text+0x246c>
    229c:	eb0025da 	bl	ba0c <jetiSetTextDisplay>
    22a0:	e1a02004 	mov	r2, r4
    22a4:	e59f11c4 	ldr	r1, [pc, #452]	; 2470 <.text+0x2470>
    22a8:	e3a00000 	mov	r0, #0	; 0x0
    22ac:	eb002629 	bl	bb58 <jetiInitValue>
	jetiSetDecimalPoint(0, 2);
    22b0:	e3a01002 	mov	r1, #2	; 0x2
    22b4:	e3a00000 	mov	r0, #0	; 0x0
    22b8:	eb002346 	bl	afd8 <jetiSetDecimalPoint>
	jetiInitValue(1, "Roll", "");
    22bc:	e1a02004 	mov	r2, r4
    22c0:	e59f11ac 	ldr	r1, [pc, #428]	; 2474 <.text+0x2474>
    22c4:	e3a00001 	mov	r0, #1	; 0x1
    22c8:	eb002622 	bl	bb58 <jetiInitValue>
	jetiSetDecimalPoint(1, 2);
    22cc:	e3a01002 	mov	r1, #2	; 0x2
    22d0:	e3a00001 	mov	r0, #1	; 0x1
    22d4:	eb00233f 	bl	afd8 <jetiSetDecimalPoint>
	jetiInitValue(2, "Yaw", "");
    22d8:	e1a02004 	mov	r2, r4
    22dc:	e59f1194 	ldr	r1, [pc, #404]	; 2478 <.text+0x2478>
    22e0:	e3a00002 	mov	r0, #2	; 0x2
    22e4:	eb00261b 	bl	bb58 <jetiInitValue>
	jetiSetDecimalPoint(2, 2);
    22e8:	e3a00002 	mov	r0, #2	; 0x2
    22ec:	e1a01000 	mov	r1, r0
    22f0:	eb002338 	bl	afd8 <jetiSetDecimalPoint>
	jetiInitValue(3, "Height", "m");
	jetiSetDecimalPoint(3, 2);
	jetiInitValue(4, "FlightMode", "");
    22f4:	e59f4180 	ldr	r4, [pc, #384]	; 247c <.text+0x247c>
    22f8:	e59f2180 	ldr	r2, [pc, #384]	; 2480 <.text+0x2480>
    22fc:	e59f1180 	ldr	r1, [pc, #384]	; 2484 <.text+0x2484>
    2300:	e3a00003 	mov	r0, #3	; 0x3
    2304:	eb002613 	bl	bb58 <jetiInitValue>
    2308:	e3a01002 	mov	r1, #2	; 0x2
    230c:	e3a00003 	mov	r0, #3	; 0x3
    2310:	eb002330 	bl	afd8 <jetiSetDecimalPoint>
    2314:	e1a02004 	mov	r2, r4
    2318:	e59f1168 	ldr	r1, [pc, #360]	; 2488 <.text+0x2488>
    231c:	e3a00004 	mov	r0, #4	; 0x4
    2320:	eb00260c 	bl	bb58 <jetiInitValue>
	jetiInitValue(5, "Speed", "m/s");
    2324:	e59f2160 	ldr	r2, [pc, #352]	; 248c <.text+0x248c>
    2328:	e59f1160 	ldr	r1, [pc, #352]	; 2490 <.text+0x2490>
    232c:	e3a00005 	mov	r0, #5	; 0x5
    2330:	eb002608 	bl	bb58 <jetiInitValue>
	jetiSetDecimalPoint(5, 1);
    2334:	e3a01001 	mov	r1, #1	; 0x1
    2338:	e3a00005 	mov	r0, #5	; 0x5
    233c:	eb002325 	bl	afd8 <jetiSetDecimalPoint>
	jetiInitValue(6, "GPS", "%");
    2340:	e59f114c 	ldr	r1, [pc, #332]	; 2494 <.text+0x2494>
    2344:	e59f214c 	ldr	r2, [pc, #332]	; 2498 <.text+0x2498>
    2348:	e3a00006 	mov	r0, #6	; 0x6
    234c:	eb002601 	bl	bb58 <jetiInitValue>
	jetiInitValue(7, "BAT", "V");
    2350:	e59f2144 	ldr	r2, [pc, #324]	; 249c <.text+0x249c>
    2354:	e59f1144 	ldr	r1, [pc, #324]	; 24a0 <.text+0x24a0>
    2358:	e3a00007 	mov	r0, #7	; 0x7
    235c:	eb0025fd 	bl	bb58 <jetiInitValue>
	jetiSetDecimalPoint(7, 2);
    2360:	e3a01002 	mov	r1, #2	; 0x2
    2364:	e3a00007 	mov	r0, #7	; 0x7
    2368:	eb00231a 	bl	afd8 <jetiSetDecimalPoint>
	jetiInitValue(8, "CPU Time", "us"); //TODO Einheit checken!
    236c:	e59f1130 	ldr	r1, [pc, #304]	; 24a4 <.text+0x24a4>
    2370:	e59f2130 	ldr	r2, [pc, #304]	; 24a8 <.text+0x24a8>
    2374:	e3a00008 	mov	r0, #8	; 0x8
    2378:	eb0025f6 	bl	bb58 <jetiInitValue>
	jetiInitValue(9, "Lat", "");
    237c:	e1a02004 	mov	r2, r4
    2380:	e59f1124 	ldr	r1, [pc, #292]	; 24ac <.text+0x24ac>
    2384:	e3a00009 	mov	r0, #9	; 0x9
    2388:	eb0025f2 	bl	bb58 <jetiInitValue>
	jetiInitValue(10, "Lon", "");
    238c:	e1a02004 	mov	r2, r4
    2390:	e59f1118 	ldr	r1, [pc, #280]	; 24b0 <.text+0x24b0>
    2394:	e3a0000a 	mov	r0, #10	; 0xa
    2398:	eb0025ee 	bl	bb58 <jetiInitValue>
	jetiInitValue(11, "LatRem", "");
    239c:	e1a02004 	mov	r2, r4
    23a0:	e59f110c 	ldr	r1, [pc, #268]	; 24b4 <.text+0x24b4>
    23a4:	e3a0000b 	mov	r0, #11	; 0xb
    23a8:	eb0025ea 	bl	bb58 <jetiInitValue>
	jetiInitValue(12, "LonRem", "");
    23ac:	e1a02004 	mov	r2, r4
    23b0:	e59f1100 	ldr	r1, [pc, #256]	; 24b8 <.text+0x24b8>
    23b4:	e3a0000c 	mov	r0, #12	; 0xc
    23b8:	eb0025e6 	bl	bb58 <jetiInitValue>
	jetiSetValue14B(0, 0);
    23bc:	e3a00000 	mov	r0, #0	; 0x0
    23c0:	e1a01000 	mov	r1, r0
    23c4:	eb002443 	bl	b4d8 <jetiSetValue14B>
	jetiSetValue14B(1, 0);
    23c8:	e3a01000 	mov	r1, #0	; 0x0
    23cc:	e3a00001 	mov	r0, #1	; 0x1
    23d0:	eb002440 	bl	b4d8 <jetiSetValue14B>
	jetiSetValue22B(2, 0);
    23d4:	e3a01000 	mov	r1, #0	; 0x0
    23d8:	e3a00002 	mov	r0, #2	; 0x2
    23dc:	eb002383 	bl	b1f0 <jetiSetValue22B>
	jetiSetValue22B(3, 0);
    23e0:	e3a01000 	mov	r1, #0	; 0x0
    23e4:	e3a00003 	mov	r0, #3	; 0x3
    23e8:	eb002380 	bl	b1f0 <jetiSetValue22B>
	jetiSetValue6B(4, 0);
    23ec:	e3a01000 	mov	r1, #0	; 0x0
    23f0:	e3a00004 	mov	r0, #4	; 0x4
    23f4:	eb0023db 	bl	b368 <jetiSetValue6B>
	jetiSetValue14B(5, 0);
    23f8:	e3a01000 	mov	r1, #0	; 0x0
    23fc:	e3a00005 	mov	r0, #5	; 0x5
    2400:	eb002434 	bl	b4d8 <jetiSetValue14B>
	jetiSetValue14B(6, 0);
    2404:	e3a01000 	mov	r1, #0	; 0x0
    2408:	e3a00006 	mov	r0, #6	; 0x6
    240c:	eb002431 	bl	b4d8 <jetiSetValue14B>
	jetiSetValue22B(7, 0);
    2410:	e3a01000 	mov	r1, #0	; 0x0
    2414:	e3a00007 	mov	r0, #7	; 0x7
    2418:	eb002374 	bl	b1f0 <jetiSetValue22B>
	jetiSetValue14B(8, 0);
    241c:	e3a01000 	mov	r1, #0	; 0x0
    2420:	e3a00008 	mov	r0, #8	; 0x8
    2424:	eb00242b 	bl	b4d8 <jetiSetValue14B>
	jetiSetValue14B(9, 0);
    2428:	e3a01000 	mov	r1, #0	; 0x0
    242c:	e3a00009 	mov	r0, #9	; 0x9
    2430:	eb002428 	bl	b4d8 <jetiSetValue14B>
	jetiSetValue14B(10, 0);
    2434:	e3a01000 	mov	r1, #0	; 0x0
    2438:	e3a0000a 	mov	r0, #10	; 0xa
    243c:	eb002425 	bl	b4d8 <jetiSetValue14B>
	jetiSetValue22B(11, 0);
    2440:	e3a01000 	mov	r1, #0	; 0x0
    2444:	e3a0000b 	mov	r0, #11	; 0xb
    2448:	eb002368 	bl	b1f0 <jetiSetValue22B>
	jetiSetValue22B(12, 0);
    244c:	e3a01000 	mov	r1, #0	; 0x0
    2450:	e3a0000c 	mov	r0, #12	; 0xc
    2454:	eb002365 	bl	b1f0 <jetiSetValue22B>

	SDK_jetiAscTecExampleUpdateDisplay(0);
    2458:	e3a00000 	mov	r0, #0	; 0x0
}
    245c:	e8bd4010 	ldmia	sp!, {r4, lr}
    2460:	eaffff30 	b	2128 <SDK_jetiAscTecExampleUpdateDisplay>
    2464:	00019254 	andeq	r9, r1, r4, asr r2
    2468:	00019288 	andeq	r9, r1, r8, lsl #5
    246c:	00019260 	andeq	r9, r1, r0, ror #4
    2470:	00019280 	andeq	r9, r1, r0, lsl #5
    2474:	0001928c 	andeq	r9, r1, ip, lsl #5
    2478:	00019294 	muleq	r1, r4, r2
    247c:	00019114 	andeq	r9, r1, r4, lsl r1
    2480:	000192a0 	andeq	r9, r1, r0, lsr #5
    2484:	00019298 	muleq	r1, r8, r2
    2488:	000192a4 	andeq	r9, r1, r4, lsr #5
    248c:	000190b8 	streqh	r9, [r1], -r8
    2490:	000190b0 	streqh	r9, [r1], -r0
    2494:	000190bc 	streqh	r9, [r1], -ip
    2498:	000190c0 	andeq	r9, r1, r0, asr #1
    249c:	000190c8 	andeq	r9, r1, r8, asr #1
    24a0:	000190c4 	andeq	r9, r1, r4, asr #1
    24a4:	000190cc 	andeq	r9, r1, ip, asr #1
    24a8:	000190d8 	ldreqd	r9, [r1], -r8
    24ac:	000190dc 	ldreqd	r9, [r1], -ip
    24b0:	000190e0 	andeq	r9, r1, r0, ror #1
    24b4:	000190e4 	andeq	r9, r1, r4, ror #1
    24b8:	000190ec 	andeq	r9, r1, ip, ror #1

000024bc <SDK_jetiAscTecExampleKeyChange>:
    24bc:	e92d4010 	stmdb	sp!, {r4, lr}
    24c0:	e59f4184 	ldr	r4, [pc, #388]	; 264c <.text+0x264c>
    24c4:	e5d43000 	ldrb	r3, [r4]
    24c8:	e20000ff 	and	r0, r0, #255	; 0xff
    24cc:	e3530006 	cmp	r3, #6	; 0x6
    24d0:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    24d4:	ea00000f 	b	2518 <.text+0x2518>
    24d8:	00002524 	andeq	r2, r0, r4, lsr #10
    24dc:	000025cc 	andeq	r2, r0, ip, asr #11
    24e0:	000025a8 	andeq	r2, r0, r8, lsr #11
    24e4:	000025e8 	andeq	r2, r0, r8, ror #11
    24e8:	00002584 	andeq	r2, r0, r4, lsl #11
    24ec:	00002560 	andeq	r2, r0, r0, ror #10
    24f0:	0000253c 	andeq	r2, r0, ip, lsr r5
    24f4:	e59f3154 	ldr	r3, [pc, #340]	; 2650 <.text+0x2650>
    24f8:	e5d32002 	ldrb	r2, [r3, #2]
    24fc:	e3520000 	cmp	r2, #0	; 0x0
    2500:	0a000004 	beq	2518 <.text+0x2518>
    2504:	e59f2148 	ldr	r2, [pc, #328]	; 2654 <.text+0x2654>
    2508:	e3a03001 	mov	r3, #1	; 0x1
    250c:	e3a01006 	mov	r1, #6	; 0x6
    2510:	e5c23000 	strb	r3, [r2]
    2514:	e5c41000 	strb	r1, [r4]
    2518:	e5d40000 	ldrb	r0, [r4]
    251c:	e8bd4010 	ldmia	sp!, {r4, lr}
    2520:	eaffff00 	b	2128 <SDK_jetiAscTecExampleUpdateDisplay>
    2524:	e3500007 	cmp	r0, #7	; 0x7
    2528:	0afffff1 	beq	24f4 <.text+0x24f4>
    252c:	e350000e 	cmp	r0, #14	; 0xe
    2530:	03a03001 	moveq	r3, #1	; 0x1
    2534:	05c43000 	streqb	r3, [r4]
    2538:	eafffff6 	b	2518 <.text+0x2518>
    253c:	e59f2110 	ldr	r2, [pc, #272]	; 2654 <.text+0x2654>
    2540:	e5d23000 	ldrb	r3, [r2]
    2544:	e3530000 	cmp	r3, #0	; 0x0
    2548:	05c43000 	streqb	r3, [r4]
    254c:	e350000b 	cmp	r0, #11	; 0xb
    2550:	03a03000 	moveq	r3, #0	; 0x0
    2554:	05c23000 	streqb	r3, [r2]
    2558:	05c43000 	streqb	r3, [r4]
    255c:	eaffffed 	b	2518 <.text+0x2518>
    2560:	e350000b 	cmp	r0, #11	; 0xb
    2564:	0a000026 	beq	2604 <.text+0x2604>
    2568:	e350000e 	cmp	r0, #14	; 0xe
    256c:	0a00001a 	beq	25dc <.text+0x25dc>
    2570:	e3500007 	cmp	r0, #7	; 0x7
    2574:	1affffe7 	bne	2518 <.text+0x2518>
    2578:	e3a03004 	mov	r3, #4	; 0x4
    257c:	e5c43000 	strb	r3, [r4]
    2580:	eaffffe4 	b	2518 <.text+0x2518>
    2584:	e350000b 	cmp	r0, #11	; 0xb
    2588:	0a00002a 	beq	2638 <.text+0x2638>
    258c:	e350000e 	cmp	r0, #14	; 0xe
    2590:	0a00000a 	beq	25c0 <.text+0x25c0>
    2594:	e3500007 	cmp	r0, #7	; 0x7
    2598:	1affffde 	bne	2518 <.text+0x2518>
    259c:	e3a03003 	mov	r3, #3	; 0x3
    25a0:	e5c43000 	strb	r3, [r4]
    25a4:	eaffffdb 	b	2518 <.text+0x2518>
    25a8:	e350000b 	cmp	r0, #11	; 0xb
    25ac:	0a00001e 	beq	262c <.text+0x262c>
    25b0:	e350000e 	cmp	r0, #14	; 0xe
    25b4:	0afffff8 	beq	259c <.text+0x259c>
    25b8:	e3500007 	cmp	r0, #7	; 0x7
    25bc:	1affffd5 	bne	2518 <.text+0x2518>
    25c0:	e3a03005 	mov	r3, #5	; 0x5
    25c4:	e5c43000 	strb	r3, [r4]
    25c8:	eaffffd2 	b	2518 <.text+0x2518>
    25cc:	e3500007 	cmp	r0, #7	; 0x7
    25d0:	0a00000d 	beq	260c <.text+0x260c>
    25d4:	e350000e 	cmp	r0, #14	; 0xe
    25d8:	1affffce 	bne	2518 <.text+0x2518>
    25dc:	e3a03002 	mov	r3, #2	; 0x2
    25e0:	e5c43000 	strb	r3, [r4]
    25e4:	eaffffcb 	b	2518 <.text+0x2518>
    25e8:	e350000b 	cmp	r0, #11	; 0xb
    25ec:	0a000009 	beq	2618 <.text+0x2618>
    25f0:	e350000e 	cmp	r0, #14	; 0xe
    25f4:	0affffdf 	beq	2578 <.text+0x2578>
    25f8:	e3500007 	cmp	r0, #7	; 0x7
    25fc:	1affffc5 	bne	2518 <.text+0x2518>
    2600:	eafffff5 	b	25dc <.text+0x25dc>
    2604:	e3a00008 	mov	r0, #8	; 0x8
    2608:	ebfffc57 	bl	176c <SDK_SetEmergencyMode>
    260c:	e3a03000 	mov	r3, #0	; 0x0
    2610:	e5c43000 	strb	r3, [r4]
    2614:	eaffffbf 	b	2518 <.text+0x2518>
    2618:	e3a00002 	mov	r0, #2	; 0x2
    261c:	ebfffc52 	bl	176c <SDK_SetEmergencyMode>
    2620:	e3a03000 	mov	r3, #0	; 0x0
    2624:	e5c43000 	strb	r3, [r4]
    2628:	eaffffba 	b	2518 <.text+0x2518>
    262c:	e3a00001 	mov	r0, #1	; 0x1
    2630:	ebfffc4d 	bl	176c <SDK_SetEmergencyMode>
    2634:	eafffff4 	b	260c <.text+0x260c>
    2638:	e3a00004 	mov	r0, #4	; 0x4
    263c:	ebfffc4a 	bl	176c <SDK_SetEmergencyMode>
    2640:	e3a03000 	mov	r3, #0	; 0x0
    2644:	e5c43000 	strb	r3, [r4]
    2648:	eaffffb2 	b	2518 <.text+0x2518>
    264c:	40000df2 	strmid	r0, [r0], -r2
    2650:	4000209c 	mulmi	r0, ip, r0
    2654:	40000dd1 	ldrmid	r0, [r0], -r1

00002658 <SDK_jetiAscTecExampleRun>:

void SDK_jetiAscTecExampleRun(void) {
    2658:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
	int speed;
	int gps_quality;
	unsigned char key;
	static unsigned char first = 0;
	//counter for updating the jeti display regularly
	static unsigned char jetiDisplayUpdateCnt=0;

	if (!first) {
    265c:	e59f2288 	ldr	r2, [pc, #648]	; 28ec <.text+0x28ec>
    2660:	e5d23000 	ldrb	r3, [r2]
    2664:	e3530000 	cmp	r3, #0	; 0x0
    2668:	0a000097 	beq	28cc <SDK_jetiAscTecExampleRun+0x274>
		first = 1;
		SDK_jetiAscTecExampleInit();
	}

	jetiSetValue14B(0, LL_1khz_attitude_data.angle_pitch);
    266c:	e59f727c 	ldr	r7, [pc, #636]	; 28f0 <.text+0x28f0>
    2670:	e3a00000 	mov	r0, #0	; 0x0
    2674:	e1d710f2 	ldrsh	r1, [r7, #2]
    2678:	eb002396 	bl	b4d8 <jetiSetValue14B>
	jetiSetValue14B(1, LL_1khz_attitude_data.angle_roll);
    267c:	e1d710f4 	ldrsh	r1, [r7, #4]
    2680:	e3a00001 	mov	r0, #1	; 0x1
    2684:	eb002393 	bl	b4d8 <jetiSetValue14B>
	jetiSetValue22B(2, LL_1khz_attitude_data.angle_yaw);
    2688:	e1d710b6 	ldrh	r1, [r7, #6]
    268c:	e3a00002 	mov	r0, #2	; 0x2
    2690:	eb0022d6 	bl	b1f0 <jetiSetValue22B>
	jetiSetValue22B(3, LL_1khz_attitude_data.height / 10);
    2694:	e59f5258 	ldr	r5, [pc, #600]	; 28f4 <.text+0x28f4>
    2698:	e597103c 	ldr	r1, [r7, #60]
    269c:	e0c30195 	smull	r0, r3, r5, r1


	jetiSetValue14B(9, GPS_Data.latitude/10000000);
    26a0:	e59f6250 	ldr	r6, [pc, #592]	; 28f8 <.text+0x28f8>
    26a4:	e1a01fc1 	mov	r1, r1, asr #31
    26a8:	e0611143 	rsb	r1, r1, r3, asr #2
    26ac:	e3a00003 	mov	r0, #3	; 0x3
    26b0:	eb0022ce 	bl	b1f0 <jetiSetValue22B>
    26b4:	e59f4240 	ldr	r4, [pc, #576]	; 28fc <.text+0x28fc>
    26b8:	e5961000 	ldr	r1, [r6]
    26bc:	e0c32194 	smull	r2, r3, r4, r1
    26c0:	e1a01fc1 	mov	r1, r1, asr #31
    26c4:	e0611b43 	rsb	r1, r1, r3, asr #22
    26c8:	e3a00009 	mov	r0, #9	; 0x9
    26cc:	eb002381 	bl	b4d8 <jetiSetValue14B>
	jetiSetValue14B(10, GPS_Data.longitude/10000000);
    26d0:	e5961004 	ldr	r1, [r6, #4]
    26d4:	e0c30194 	smull	r0, r3, r4, r1
    26d8:	e1a01fc1 	mov	r1, r1, asr #31
    26dc:	e0611b43 	rsb	r1, r1, r3, asr #22
    26e0:	e3a0000a 	mov	r0, #10	; 0xa
    26e4:	eb00237b 	bl	b4d8 <jetiSetValue14B>
	jetiSetValue22B(11, (GPS_Data.latitude/10)%1000000);
    26e8:	e5962000 	ldr	r2, [r6]
    26ec:	e0c31295 	smull	r1, r3, r5, r2
    26f0:	e59f4208 	ldr	r4, [pc, #520]	; 2900 <.text+0x2900>
    26f4:	e1a02fc2 	mov	r2, r2, asr #31
    26f8:	e0622143 	rsb	r2, r2, r3, asr #2
    26fc:	e0c03294 	smull	r3, r0, r4, r2
    2700:	e1a01fc2 	mov	r1, r2, asr #31
    2704:	e0611940 	rsb	r1, r1, r0, asr #18
    2708:	e0613281 	rsb	r3, r1, r1, lsl #5
    270c:	e0633303 	rsb	r3, r3, r3, lsl #6
    2710:	e0811183 	add	r1, r1, r3, lsl #3
    2714:	e0421301 	sub	r1, r2, r1, lsl #6
    2718:	e3a0000b 	mov	r0, #11	; 0xb
    271c:	eb0022b3 	bl	b1f0 <jetiSetValue22B>
	jetiSetValue22B(12, (GPS_Data.longitude/10)%1000000);
    2720:	e5962004 	ldr	r2, [r6, #4]
    2724:	e0c30295 	smull	r0, r3, r5, r2
    2728:	e1a02fc2 	mov	r2, r2, asr #31
    272c:	e0622143 	rsb	r2, r2, r3, asr #2
    2730:	e0c01294 	smull	r1, r0, r4, r2
    2734:	e1a01fc2 	mov	r1, r2, asr #31
    2738:	e0611940 	rsb	r1, r1, r0, asr #18
    273c:	e0613281 	rsb	r3, r1, r1, lsl #5
    2740:	e0633303 	rsb	r3, r3, r3, lsl #6
    2744:	e0811183 	add	r1, r1, r3, lsl #3
    2748:	e0421301 	sub	r1, r2, r1, lsl #6
    274c:	e3a0000c 	mov	r0, #12	; 0xc
    2750:	eb0022a6 	bl	b1f0 <jetiSetValue22B>

	if ((LL_1khz_attitude_data.flightMode & FM_POS) && ((GPS_Data.status & 0xFF) == 3))
    2754:	e1d725b2 	ldrh	r2, [r7, #82]
    2758:	e3120004 	tst	r2, #4	; 0x4
    275c:	0a000002 	beq	276c <SDK_jetiAscTecExampleRun+0x114>
    2760:	e5d63028 	ldrb	r3, [r6, #40]
    2764:	e3530003 	cmp	r3, #3	; 0x3
    2768:	0a00005b 	beq	28dc <SDK_jetiAscTecExampleRun+0x284>
		jetiSetValue6B(4, 2);
	else if (LL_1khz_attitude_data.flightMode & FM_HEIGHT)
    276c:	e2121002 	ands	r1, r2, #2	; 0x2
    2770:	0a00003d 	beq	286c <SDK_jetiAscTecExampleRun+0x214>
		jetiSetValue6B(4, 1);
    2774:	e3a01001 	mov	r1, #1	; 0x1
    2778:	e3a00004 	mov	r0, #4	; 0x4
    277c:	eb0022f9 	bl	b368 <jetiSetValue6B>
	else
		jetiSetValue6B(4, 0);

	speed = fast_sqrt(GPS_Data.speed_x * GPS_Data.speed_x + GPS_Data.speed_y
    2780:	e5963010 	ldr	r3, [r6, #16]
    2784:	e0010393 	mul	r1, r3, r3
    2788:	e596200c 	ldr	r2, [r6, #12]
    278c:	e0201292 	mla	r0, r2, r2, r1
    2790:	ebfffb9e 	bl	1610 <fast_sqrt>
			* GPS_Data.speed_y);
	speed /= 100;
	jetiSetValue14B(5, speed);
    2794:	e59f3168 	ldr	r3, [pc, #360]	; 2904 <.text+0x2904>
    2798:	e0c12093 	smull	r2, r1, r3, r0
    279c:	e1a00fc0 	mov	r0, r0, asr #31
    27a0:	e06012c1 	rsb	r1, r0, r1, asr #5
    27a4:	e3a00005 	mov	r0, #5	; 0x5
    27a8:	eb00234a 	bl	b4d8 <jetiSetValue14B>

	if (((GPS_Data.status & 0xFF) != 3) || (GPS_Data.numSV < 3)
    27ac:	e5d63028 	ldrb	r3, [r6, #40]
    27b0:	e3530003 	cmp	r3, #3	; 0x3
    27b4:	e59f213c 	ldr	r2, [pc, #316]	; 28f8 <.text+0x28f8>
    27b8:	0a00002e 	beq	2878 <SDK_jetiAscTecExampleRun+0x220>
			|| (GPS_Data.horizontal_accuracy > 10000))
		gps_quality = 0;
	else
		gps_quality = 100 - ((GPS_Data.horizontal_accuracy - 1500) / 85);
	if (gps_quality > 100)
    27bc:	e3a01000 	mov	r1, #0	; 0x0
		gps_quality = 100;

	jetiSetValue14B(6, gps_quality);
    27c0:	e3a00006 	mov	r0, #6	; 0x6
    27c4:	eb002343 	bl	b4d8 <jetiSetValue14B>
	jetiSetValue22B(7, LL_1khz_attitude_data.battery_voltage1 / 10);
    27c8:	e1d714fe 	ldrsh	r1, [r7, #78]
    27cc:	e59f3120 	ldr	r3, [pc, #288]	; 28f4 <.text+0x28f4>
    27d0:	e0c20193 	smull	r0, r2, r3, r1
    27d4:	e1a01fc1 	mov	r1, r1, asr #31
    27d8:	e0611142 	rsb	r1, r1, r2, asr #2
    27dc:	e1a01801 	mov	r1, r1, lsl #16
    27e0:	e1a01841 	mov	r1, r1, asr #16
    27e4:	e3a00007 	mov	r0, #7	; 0x7
    27e8:	eb002280 	bl	b1f0 <jetiSetValue22B>
	if ((LL_1khz_attitude_data.battery_voltage1 < 10500)
    27ec:	e1d734be 	ldrh	r3, [r7, #78]
    27f0:	e2433d4e 	sub	r3, r3, #4992	; 0x1380
    27f4:	e2433009 	sub	r3, r3, #9	; 0x9
    27f8:	e3a02d55 	mov	r2, #5440	; 0x1540
    27fc:	e282203a 	add	r2, r2, #58	; 0x3a
    2800:	e1a03803 	mov	r3, r3, lsl #16
    2804:	e1520823 	cmp	r2, r3, lsr #16
    2808:	3a00002b 	bcc	28bc <SDK_jetiAscTecExampleRun+0x264>
			&& (LL_1khz_attitude_data.battery_voltage1 > 5000))
		jetiSetAlarm('U', 0);
    280c:	e3a01000 	mov	r1, #0	; 0x0
    2810:	e3a00055 	mov	r0, #85	; 0x55
    2814:	eb002157 	bl	ad78 <jetiSetAlarm>
	else
		jetiSetAlarm(0, 0);

	jetiSetValue14B(8, HL_Status.cpu_load);
    2818:	e59f30e8 	ldr	r3, [pc, #232]	; 2908 <.text+0x2908>
    281c:	e3a00008 	mov	r0, #8	; 0x8
    2820:	e1d311f2 	ldrsh	r1, [r3, #18]
    2824:	eb00232b 	bl	b4d8 <jetiSetValue14B>

	key=jetiCheckForKeyChange();
    2828:	eb00213a 	bl	ad18 <jetiCheckForKeyChange>
	jetiDisplayUpdateCnt++;
    282c:	e59f40d8 	ldr	r4, [pc, #216]	; 290c <.text+0x290c>
    2830:	e5d42000 	ldrb	r2, [r4]
    2834:	e2822001 	add	r2, r2, #1	; 0x1
	if ((jetiDisplayUpdateCnt==20) || (key))
    2838:	e2503000 	subs	r3, r0, #0	; 0x0
    283c:	13a03001 	movne	r3, #1	; 0x1
    2840:	e20220ff 	and	r2, r2, #255	; 0xff
    2844:	e3520014 	cmp	r2, #20	; 0x14
    2848:	03833001 	orreq	r3, r3, #1	; 0x1
    284c:	e3530000 	cmp	r3, #0	; 0x0
    2850:	e5c42000 	strb	r2, [r4]
    2854:	0a000002 	beq	2864 <SDK_jetiAscTecExampleRun+0x20c>
	{
		SDK_jetiAscTecExampleKeyChange(key);
    2858:	ebffff17 	bl	24bc <SDK_jetiAscTecExampleKeyChange>
		jetiDisplayUpdateCnt=0;
    285c:	e3a03000 	mov	r3, #0	; 0x0
    2860:	e5c43000 	strb	r3, [r4]
	}
}
    2864:	e8bd40f0 	ldmia	sp!, {r4, r5, r6, r7, lr}
    2868:	e12fff1e 	bx	lr
    286c:	e3a00004 	mov	r0, #4	; 0x4
    2870:	eb0022bc 	bl	b368 <jetiSetValue6B>
    2874:	eaffffc1 	b	2780 <SDK_jetiAscTecExampleRun+0x128>
    2878:	e5923024 	ldr	r3, [r2, #36]
    287c:	e3530002 	cmp	r3, #2	; 0x2
    2880:	9affffcd 	bls	27bc <SDK_jetiAscTecExampleRun+0x164>
    2884:	e5922018 	ldr	r2, [r2, #24]
    2888:	e3a03c27 	mov	r3, #9984	; 0x2700
    288c:	e2833010 	add	r3, r3, #16	; 0x10
    2890:	e1520003 	cmp	r2, r3
    2894:	8affffc8 	bhi	27bc <SDK_jetiAscTecExampleRun+0x164>
    2898:	e2423e5d 	sub	r3, r2, #1488	; 0x5d0
    289c:	e59f106c 	ldr	r1, [pc, #108]	; 2910 <.text+0x2910>
    28a0:	e243300c 	sub	r3, r3, #12	; 0xc
    28a4:	e0820391 	umull	r0, r2, r1, r3
    28a8:	e1a02322 	mov	r2, r2, lsr #6
    28ac:	e2621064 	rsb	r1, r2, #100	; 0x64
    28b0:	e3510064 	cmp	r1, #100	; 0x64
    28b4:	c3a01064 	movgt	r1, #100	; 0x64
    28b8:	eaffffc0 	b	27c0 <SDK_jetiAscTecExampleRun+0x168>
    28bc:	e3a00000 	mov	r0, #0	; 0x0
    28c0:	e1a01000 	mov	r1, r0
    28c4:	eb00212b 	bl	ad78 <jetiSetAlarm>
    28c8:	eaffffd2 	b	2818 <SDK_jetiAscTecExampleRun+0x1c0>
    28cc:	e2833001 	add	r3, r3, #1	; 0x1
    28d0:	e5c23000 	strb	r3, [r2]
    28d4:	ebfffe6b 	bl	2288 <SDK_jetiAscTecExampleInit>
    28d8:	eaffff63 	b	266c <SDK_jetiAscTecExampleRun+0x14>
    28dc:	e3a01002 	mov	r1, #2	; 0x2
    28e0:	e3a00004 	mov	r0, #4	; 0x4
    28e4:	eb00229f 	bl	b368 <jetiSetValue6B>
    28e8:	eaffffa4 	b	2780 <SDK_jetiAscTecExampleRun+0x128>
    28ec:	40000df1 	strmid	r0, [r0], -r1
    28f0:	40001f64 	andmi	r1, r0, r4, ror #30
    28f4:	66666667 	strvsbt	r6, [r6], -r7, ror #12
    28f8:	40002014 	andmi	r2, r0, r4, lsl r0
    28fc:	6b5fca6b 	blvs	17f52b0 <__ctors_end__+0x17dbf40>
    2900:	431bde83 	tstmi	fp, #2096	; 0x830
    2904:	51eb851f 	mvnpl	r8, pc, lsl r5
    2908:	40004e34 	andmi	r4, r0, r4, lsr lr
    290c:	40000df0 	strmid	r0, [r0], -r0
    2910:	c0c0c0c1 	sbcgt	ip, r0, r1, asr #1

00002914 <buzzer>:

void buzzer(unsigned char offon)
{

	if(offon)	//beeper on
    2914:	e31000ff 	tst	r0, #255	; 0xff
	{
		IOSET1 = (1<<17);
	}
	else
	{
		IOCLR1 = (1<<17);
    2918:	e3a0120e 	mov	r1, #-536870912	; 0xe0000000
    291c:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    2920:	e281190a 	add	r1, r1, #163840	; 0x28000
    2924:	e282290a 	add	r2, r2, #163840	; 0x28000
    2928:	13a03802 	movne	r3, #131072	; 0x20000
    292c:	03a03802 	moveq	r3, #131072	; 0x20000
    2930:	15823014 	strne	r3, [r2, #20]
    2934:	0581301c 	streq	r3, [r1, #28]
    2938:	e12fff1e 	bx	lr

0000293c <buzzer_handler>:
    293c:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
    2940:	e59f6574 	ldr	r6, [pc, #1396]	; 2ebc <.text+0x2ebc>
    2944:	e1d630b0 	ldrh	r3, [r6]
    2948:	e2833001 	add	r3, r3, #1	; 0x1
    294c:	e59f456c 	ldr	r4, [pc, #1388]	; 2ec0 <.text+0x2ec0>
    2950:	e1a03803 	mov	r3, r3, lsl #16
    2954:	e1a03823 	mov	r3, r3, lsr #16
    2958:	e35300c7 	cmp	r3, #199	; 0xc7
    295c:	e1c630b0 	strh	r3, [r6]
    2960:	e5943000 	ldr	r3, [r4]
    2964:	83a02000 	movhi	r2, #0	; 0x0
    2968:	e2833001 	add	r3, r3, #1	; 0x1
    296c:	81c620b0 	strhih	r2, [r6]
    2970:	e3530064 	cmp	r3, #100	; 0x64
    2974:	e1a0e000 	mov	lr, r0
    2978:	e5843000 	str	r3, [r4]
    297c:	159f5540 	ldrne	r5, [pc, #1344]	; 2ec4 <.text+0x2ec4>
    2980:	159fc540 	ldrne	ip, [pc, #1344]	; 2ec8 <.text+0x2ec8>
    2984:	0a00012f 	beq	2e48 <buzzer_handler+0x50c>
    2988:	e1dc10b0 	ldrh	r1, [ip]
    298c:	e1d530b0 	ldrh	r3, [r5]
    2990:	e151000e 	cmp	r1, lr
    2994:	21a00001 	movcs	r0, r1
    2998:	31a0000e 	movcc	r0, lr
    299c:	e1500003 	cmp	r0, r3
    29a0:	2a00006b 	bcs	2b54 <buzzer_handler+0x218>
    29a4:	e59f2520 	ldr	r2, [pc, #1312]	; 2ecc <.text+0x2ecc>
    29a8:	e5923000 	ldr	r3, [r2]
    29ac:	e35300c7 	cmp	r3, #199	; 0xc7
    29b0:	c59f3518 	ldrgt	r3, [pc, #1304]	; 2ed0 <.text+0x2ed0>
    29b4:	d2833001 	addle	r3, r3, #1	; 0x1
    29b8:	c3a02001 	movgt	r2, #1	; 0x1
    29bc:	d5823000 	strle	r3, [r2]
    29c0:	c5c32000 	strgtb	r2, [r3]
    29c4:	da000068 	ble	2b6c <buzzer_handler+0x230>
    29c8:	e59f3504 	ldr	r3, [pc, #1284]	; 2ed4 <.text+0x2ed4>
    29cc:	e0610000 	rsb	r0, r1, r0
    29d0:	e5931000 	ldr	r1, [r3]
    29d4:	eb005782 	bl	187e4 <____udivsi3_from_arm>
    29d8:	e5943000 	ldr	r3, [r4]
    29dc:	e1530000 	cmp	r3, r0
    29e0:	83a01010 	movhi	r1, #16	; 0x10
    29e4:	81a00001 	movhi	r0, r1
    29e8:	93a01000 	movls	r1, #0	; 0x0
    29ec:	93a00010 	movls	r0, #16	; 0x10
    29f0:	e59f34e0 	ldr	r3, [pc, #1248]	; 2ed8 <.text+0x2ed8>
    29f4:	e5d37000 	ldrb	r7, [r3]
    29f8:	e3170002 	tst	r7, #2	; 0x2
    29fc:	059f24d8 	ldreq	r2, [pc, #1240]	; 2edc <.text+0x2edc>
    2a00:	0a000009 	beq	2a2c <buzzer_handler+0xf0>
    2a04:	e59f34d4 	ldr	r3, [pc, #1236]	; 2ee0 <.text+0x2ee0>
    2a08:	e5d32028 	ldrb	r2, [r3, #40]
    2a0c:	e3520003 	cmp	r2, #3	; 0x3
    2a10:	0a000120 	beq	2e98 <buzzer_handler+0x55c>
    2a14:	e59f24c0 	ldr	r2, [pc, #1216]	; 2edc <.text+0x2edc>
    2a18:	e5d23013 	ldrb	r3, [r2, #19]
    2a1c:	e35300c8 	cmp	r3, #200	; 0xc8
    2a20:	8a000116 	bhi	2e80 <buzzer_handler+0x544>
    2a24:	e3c11c01 	bic	r1, r1, #256	; 0x100
    2a28:	e3c00c01 	bic	r0, r0, #256	; 0x100
    2a2c:	e1d235b2 	ldrh	r3, [r2, #82]
    2a30:	e1a04803 	mov	r4, r3, lsl #16
    2a34:	e1a0c824 	mov	ip, r4, lsr #16
    2a38:	e31c0c02 	tst	ip, #512	; 0x200
    2a3c:	0a000003 	beq	2a50 <buzzer_handler+0x114>
    2a40:	e59f349c 	ldr	r3, [pc, #1180]	; 2ee4 <.text+0x2ee4>
    2a44:	e5d32000 	ldrb	r2, [r3]
    2a48:	e3520000 	cmp	r2, #0	; 0x0
    2a4c:	1a00009a 	bne	2cbc <buzzer_handler+0x380>
    2a50:	e3c00002 	bic	r0, r0, #2	; 0x2
    2a54:	e3c11002 	bic	r1, r1, #2	; 0x2
    2a58:	e31c0b01 	tst	ip, #1024	; 0x400
    2a5c:	0a000003 	beq	2a70 <buzzer_handler+0x134>
    2a60:	e59f347c 	ldr	r3, [pc, #1148]	; 2ee4 <.text+0x2ee4>
    2a64:	e5d32000 	ldrb	r2, [r3]
    2a68:	e3520000 	cmp	r2, #0	; 0x0
    2a6c:	1a000084 	bne	2c84 <buzzer_handler+0x348>
    2a70:	e3c00004 	bic	r0, r0, #4	; 0x4
    2a74:	e3c11004 	bic	r1, r1, #4	; 0x4
    2a78:	e31c0b02 	tst	ip, #2048	; 0x800
    2a7c:	0a000003 	beq	2a90 <buzzer_handler+0x154>
    2a80:	e59f345c 	ldr	r3, [pc, #1116]	; 2ee4 <.text+0x2ee4>
    2a84:	e5d32000 	ldrb	r2, [r3]
    2a88:	e3520000 	cmp	r2, #0	; 0x0
    2a8c:	1a00006a 	bne	2c3c <buzzer_handler+0x300>
    2a90:	e3c0e008 	bic	lr, r0, #8	; 0x8
    2a94:	e3c10008 	bic	r0, r1, #8	; 0x8
    2a98:	e31c0010 	tst	ip, #16	; 0x10
    2a9c:	0a000003 	beq	2ab0 <buzzer_handler+0x174>
    2aa0:	e59f343c 	ldr	r3, [pc, #1084]	; 2ee4 <.text+0x2ee4>
    2aa4:	e5d32000 	ldrb	r2, [r3]
    2aa8:	e3520000 	cmp	r2, #0	; 0x0
    2aac:	1a00003e 	bne	2bac <buzzer_handler+0x270>
    2ab0:	e3cee020 	bic	lr, lr, #32	; 0x20
    2ab4:	e3c00020 	bic	r0, r0, #32	; 0x20
    2ab8:	e31c0901 	tst	ip, #16384	; 0x4000
    2abc:	0a000003 	beq	2ad0 <buzzer_handler+0x194>
    2ac0:	e59f341c 	ldr	r3, [pc, #1052]	; 2ee4 <.text+0x2ee4>
    2ac4:	e5d32000 	ldrb	r2, [r3]
    2ac8:	e3520000 	cmp	r2, #0	; 0x0
    2acc:	1a000084 	bne	2ce4 <buzzer_handler+0x3a8>
    2ad0:	e3cec040 	bic	ip, lr, #64	; 0x40
    2ad4:	e3c00040 	bic	r0, r0, #64	; 0x40
    2ad8:	e3540000 	cmp	r4, #0	; 0x0
    2adc:	ba0000b5 	blt	2db8 <buzzer_handler+0x47c>
    2ae0:	e3cc5080 	bic	r5, ip, #128	; 0x80
    2ae4:	e3c04080 	bic	r4, r0, #128	; 0x80
    2ae8:	e3170001 	tst	r7, #1	; 0x1
    2aec:	0a000006 	beq	2b0c <buzzer_handler+0x1d0>
    2af0:	e59f33ec 	ldr	r3, [pc, #1004]	; 2ee4 <.text+0x2ee4>
    2af4:	e5d32000 	ldrb	r2, [r3]
    2af8:	e20200ff 	and	r0, r2, #255	; 0xff
    2afc:	e3500000 	cmp	r0, #0	; 0x0
    2b00:	13c44001 	bicne	r4, r4, #1	; 0x1
    2b04:	13c55001 	bicne	r5, r5, #1	; 0x1
    2b08:	0a000091 	beq	2d54 <buzzer_handler+0x418>
    2b0c:	e3a02000 	mov	r2, #0	; 0x0
    2b10:	e3a01001 	mov	r1, #1	; 0x1
    2b14:	e1a03211 	mov	r3, r1, lsl r2
    2b18:	e1150003 	tst	r5, r3
    2b1c:	e2822001 	add	r2, r2, #1	; 0x1
    2b20:	1a000005 	bne	2b3c <buzzer_handler+0x200>
    2b24:	e3520009 	cmp	r2, #9	; 0x9
    2b28:	0a000004 	beq	2b40 <buzzer_handler+0x204>
    2b2c:	e1a03211 	mov	r3, r1, lsl r2
    2b30:	e1150003 	tst	r5, r3
    2b34:	e2822001 	add	r2, r2, #1	; 0x1
    2b38:	0afffff9 	beq	2b24 <buzzer_handler+0x1e8>
    2b3c:	e0044003 	and	r4, r4, r3
    2b40:	e3540000 	cmp	r4, #0	; 0x0
    2b44:	0a00000f 	beq	2b88 <buzzer_handler+0x24c>
    2b48:	e3a00001 	mov	r0, #1	; 0x1
    2b4c:	e8bd40f0 	ldmia	sp!, {r4, r5, r6, r7, lr}
    2b50:	eaffff6f 	b	2914 <buzzer>
    2b54:	e59f2370 	ldr	r2, [pc, #880]	; 2ecc <.text+0x2ecc>
    2b58:	e5923000 	ldr	r3, [r2]
    2b5c:	e353000a 	cmp	r3, #10	; 0xa
    2b60:	c2433002 	subgt	r3, r3, #2	; 0x2
    2b64:	c5823000 	strgt	r3, [r2]
    2b68:	da000009 	ble	2b94 <buzzer_handler+0x258>
    2b6c:	e59f335c 	ldr	r3, [pc, #860]	; 2ed0 <.text+0x2ed0>
    2b70:	e5d32000 	ldrb	r2, [r3]
    2b74:	e3520000 	cmp	r2, #0	; 0x0
    2b78:	01a01002 	moveq	r1, r2
    2b7c:	01a00001 	moveq	r0, r1
    2b80:	0affff9a 	beq	29f0 <buzzer_handler+0xb4>
    2b84:	eaffff8f 	b	29c8 <buzzer_handler+0x8c>
    2b88:	e1a00004 	mov	r0, r4
    2b8c:	e8bd40f0 	ldmia	sp!, {r4, r5, r6, r7, lr}
    2b90:	eaffff5f 	b	2914 <buzzer>
    2b94:	e3a02000 	mov	r2, #0	; 0x0
    2b98:	e59f3330 	ldr	r3, [pc, #816]	; 2ed0 <.text+0x2ed0>
    2b9c:	e1a01002 	mov	r1, r2
    2ba0:	e1a00002 	mov	r0, r2
    2ba4:	e5c32000 	strb	r2, [r3]
    2ba8:	eaffff90 	b	29f0 <buzzer_handler+0xb4>
    2bac:	e59f2334 	ldr	r2, [pc, #820]	; 2ee8 <.text+0x2ee8>
    2bb0:	e1d230b0 	ldrh	r3, [r2]
    2bb4:	e3530e19 	cmp	r3, #400	; 0x190
    2bb8:	e2833001 	add	r3, r3, #1	; 0x1
    2bbc:	e1c230b0 	strh	r3, [r2]
    2bc0:	2affffba 	bcs	2ab0 <buzzer_handler+0x174>
    2bc4:	e1d610b0 	ldrh	r1, [r6]
    2bc8:	e59f231c 	ldr	r2, [pc, #796]	; 2eec <.text+0x2eec>
    2bcc:	e0835192 	umull	r5, r3, r2, r1
    2bd0:	e1a032a3 	mov	r3, r3, lsr #5
    2bd4:	e0833103 	add	r3, r3, r3, lsl #2
    2bd8:	e0833103 	add	r3, r3, r3, lsl #2
    2bdc:	e0411103 	sub	r1, r1, r3, lsl #2
    2be0:	e1a01801 	mov	r1, r1, lsl #16
    2be4:	e1a01821 	mov	r1, r1, lsr #16
    2be8:	e3510004 	cmp	r1, #4	; 0x4
    2bec:	e38ee020 	orr	lr, lr, #32	; 0x20
    2bf0:	9a00000f 	bls	2c34 <buzzer_handler+0x2f8>
    2bf4:	e3510009 	cmp	r1, #9	; 0x9
    2bf8:	9affffad 	bls	2ab4 <buzzer_handler+0x178>
    2bfc:	e351000e 	cmp	r1, #14	; 0xe
    2c00:	9a00000b 	bls	2c34 <buzzer_handler+0x2f8>
    2c04:	e3510013 	cmp	r1, #19	; 0x13
    2c08:	9affffa9 	bls	2ab4 <buzzer_handler+0x178>
    2c0c:	e3510018 	cmp	r1, #24	; 0x18
    2c10:	9a000007 	bls	2c34 <buzzer_handler+0x2f8>
    2c14:	e351001d 	cmp	r1, #29	; 0x1d
    2c18:	9affffa5 	bls	2ab4 <buzzer_handler+0x178>
    2c1c:	e3510022 	cmp	r1, #34	; 0x22
    2c20:	9a000003 	bls	2c34 <buzzer_handler+0x2f8>
    2c24:	e3510027 	cmp	r1, #39	; 0x27
    2c28:	9affffa1 	bls	2ab4 <buzzer_handler+0x178>
    2c2c:	e351002c 	cmp	r1, #44	; 0x2c
    2c30:	8affff9f 	bhi	2ab4 <buzzer_handler+0x178>
    2c34:	e3800020 	orr	r0, r0, #32	; 0x20
    2c38:	eaffff9e 	b	2ab8 <buzzer_handler+0x17c>
    2c3c:	e1d630b0 	ldrh	r3, [r6]
    2c40:	e3530086 	cmp	r3, #134	; 0x86
    2c44:	e380e008 	orr	lr, r0, #8	; 0x8
    2c48:	9a00000b 	bls	2c7c <buzzer_handler+0x340>
    2c4c:	e353008b 	cmp	r3, #139	; 0x8b
    2c50:	9affff8f 	bls	2a94 <buzzer_handler+0x158>
    2c54:	e3530090 	cmp	r3, #144	; 0x90
    2c58:	9a000007 	bls	2c7c <buzzer_handler+0x340>
    2c5c:	e3530095 	cmp	r3, #149	; 0x95
    2c60:	9affff8b 	bls	2a94 <buzzer_handler+0x158>
    2c64:	e353009a 	cmp	r3, #154	; 0x9a
    2c68:	9a000003 	bls	2c7c <buzzer_handler+0x340>
    2c6c:	e353009f 	cmp	r3, #159	; 0x9f
    2c70:	9affff87 	bls	2a94 <buzzer_handler+0x158>
    2c74:	e35300a4 	cmp	r3, #164	; 0xa4
    2c78:	8affff85 	bhi	2a94 <buzzer_handler+0x158>
    2c7c:	e3810008 	orr	r0, r1, #8	; 0x8
    2c80:	eaffff84 	b	2a98 <buzzer_handler+0x15c>
    2c84:	e1d630b0 	ldrh	r3, [r6]
    2c88:	e3530090 	cmp	r3, #144	; 0x90
    2c8c:	e3800004 	orr	r0, r0, #4	; 0x4
    2c90:	9a000007 	bls	2cb4 <buzzer_handler+0x378>
    2c94:	e3530095 	cmp	r3, #149	; 0x95
    2c98:	9affff75 	bls	2a74 <buzzer_handler+0x138>
    2c9c:	e353009a 	cmp	r3, #154	; 0x9a
    2ca0:	9a000003 	bls	2cb4 <buzzer_handler+0x378>
    2ca4:	e353009f 	cmp	r3, #159	; 0x9f
    2ca8:	9affff71 	bls	2a74 <buzzer_handler+0x138>
    2cac:	e35300a4 	cmp	r3, #164	; 0xa4
    2cb0:	8affff6f 	bhi	2a74 <buzzer_handler+0x138>
    2cb4:	e3811004 	orr	r1, r1, #4	; 0x4
    2cb8:	eaffff6e 	b	2a78 <buzzer_handler+0x13c>
    2cbc:	e1d630b0 	ldrh	r3, [r6]
    2cc0:	e353009a 	cmp	r3, #154	; 0x9a
    2cc4:	e3800002 	orr	r0, r0, #2	; 0x2
    2cc8:	9a000003 	bls	2cdc <buzzer_handler+0x3a0>
    2ccc:	e353009f 	cmp	r3, #159	; 0x9f
    2cd0:	9affff5f 	bls	2a54 <buzzer_handler+0x118>
    2cd4:	e35300a4 	cmp	r3, #164	; 0xa4
    2cd8:	8affff5d 	bhi	2a54 <buzzer_handler+0x118>
    2cdc:	e3811002 	orr	r1, r1, #2	; 0x2
    2ce0:	eaffff5c 	b	2a58 <buzzer_handler+0x11c>
    2ce4:	e59f2204 	ldr	r2, [pc, #516]	; 2ef0 <.text+0x2ef0>
    2ce8:	e1d230b0 	ldrh	r3, [r2]
    2cec:	e3530e19 	cmp	r3, #400	; 0x190
    2cf0:	e2833001 	add	r3, r3, #1	; 0x1
    2cf4:	e1c230b0 	strh	r3, [r2]
    2cf8:	2affff74 	bcs	2ad0 <buzzer_handler+0x194>
    2cfc:	e1d610b0 	ldrh	r1, [r6]
    2d00:	e59f21e4 	ldr	r2, [pc, #484]	; 2eec <.text+0x2eec>
    2d04:	e083c192 	umull	ip, r3, r2, r1
    2d08:	e1a032a3 	mov	r3, r3, lsr #5
    2d0c:	e0833103 	add	r3, r3, r3, lsl #2
    2d10:	e0833103 	add	r3, r3, r3, lsl #2
    2d14:	e0411103 	sub	r1, r1, r3, lsl #2
    2d18:	e1a01801 	mov	r1, r1, lsl #16
    2d1c:	e1a01821 	mov	r1, r1, lsr #16
    2d20:	e3510004 	cmp	r1, #4	; 0x4
    2d24:	e38ec040 	orr	ip, lr, #64	; 0x40
    2d28:	9a000007 	bls	2d4c <buzzer_handler+0x410>
    2d2c:	e3510009 	cmp	r1, #9	; 0x9
    2d30:	9affff67 	bls	2ad4 <buzzer_handler+0x198>
    2d34:	e351000e 	cmp	r1, #14	; 0xe
    2d38:	9a000003 	bls	2d4c <buzzer_handler+0x410>
    2d3c:	e3510013 	cmp	r1, #19	; 0x13
    2d40:	9affff63 	bls	2ad4 <buzzer_handler+0x198>
    2d44:	e3510018 	cmp	r1, #24	; 0x18
    2d48:	8affff61 	bhi	2ad4 <buzzer_handler+0x198>
    2d4c:	e3800040 	orr	r0, r0, #64	; 0x40
    2d50:	eaffff60 	b	2ad8 <buzzer_handler+0x19c>
    2d54:	e1d610b0 	ldrh	r1, [r6]
    2d58:	e59f218c 	ldr	r2, [pc, #396]	; 2eec <.text+0x2eec>
    2d5c:	e083c192 	umull	ip, r3, r2, r1
    2d60:	e1a032a3 	mov	r3, r3, lsr #5
    2d64:	e0833103 	add	r3, r3, r3, lsl #2
    2d68:	e0833103 	add	r3, r3, r3, lsl #2
    2d6c:	e0411103 	sub	r1, r1, r3, lsl #2
    2d70:	e1a01801 	mov	r1, r1, lsl #16
    2d74:	e1a01821 	mov	r1, r1, lsr #16
    2d78:	e3510004 	cmp	r1, #4	; 0x4
    2d7c:	e3855001 	orr	r5, r5, #1	; 0x1
    2d80:	9a000048 	bls	2ea8 <buzzer_handler+0x56c>
    2d84:	e3510009 	cmp	r1, #9	; 0x9
    2d88:	9a000005 	bls	2da4 <buzzer_handler+0x468>
    2d8c:	e351000e 	cmp	r1, #14	; 0xe
    2d90:	9a000044 	bls	2ea8 <buzzer_handler+0x56c>
    2d94:	e351001d 	cmp	r1, #29	; 0x1d
    2d98:	9a000001 	bls	2da4 <buzzer_handler+0x468>
    2d9c:	e3510022 	cmp	r1, #34	; 0x22
    2da0:	9a000040 	bls	2ea8 <buzzer_handler+0x56c>
    2da4:	e1a01000 	mov	r1, r0
    2da8:	e1a02000 	mov	r2, r0
    2dac:	e3c44001 	bic	r4, r4, #1	; 0x1
    2db0:	eb001a3e 	bl	96b0 <I2C1_setRGBLed>
    2db4:	eaffff54 	b	2b0c <buzzer_handler+0x1d0>
    2db8:	e59f3124 	ldr	r3, [pc, #292]	; 2ee4 <.text+0x2ee4>
    2dbc:	e5d32000 	ldrb	r2, [r3]
    2dc0:	e3520000 	cmp	r2, #0	; 0x0
    2dc4:	0affff45 	beq	2ae0 <buzzer_handler+0x1a4>
    2dc8:	e59f2124 	ldr	r2, [pc, #292]	; 2ef4 <.text+0x2ef4>
    2dcc:	e1d230b0 	ldrh	r3, [r2]
    2dd0:	e3530e19 	cmp	r3, #400	; 0x190
    2dd4:	e2833001 	add	r3, r3, #1	; 0x1
    2dd8:	e1c230b0 	strh	r3, [r2]
    2ddc:	2affff3f 	bcs	2ae0 <buzzer_handler+0x1a4>
    2de0:	e1d610b0 	ldrh	r1, [r6]
    2de4:	e59f2100 	ldr	r2, [pc, #256]	; 2eec <.text+0x2eec>
    2de8:	e083e192 	umull	lr, r3, r2, r1
    2dec:	e1a032a3 	mov	r3, r3, lsr #5
    2df0:	e0833103 	add	r3, r3, r3, lsl #2
    2df4:	e0833103 	add	r3, r3, r3, lsl #2
    2df8:	e0411103 	sub	r1, r1, r3, lsl #2
    2dfc:	e1a01801 	mov	r1, r1, lsl #16
    2e00:	e1a01821 	mov	r1, r1, lsr #16
    2e04:	e3510004 	cmp	r1, #4	; 0x4
    2e08:	e38c5080 	orr	r5, ip, #128	; 0x80
    2e0c:	9a00000b 	bls	2e40 <buzzer_handler+0x504>
    2e10:	e3510009 	cmp	r1, #9	; 0x9
    2e14:	9affff32 	bls	2ae4 <buzzer_handler+0x1a8>
    2e18:	e351000e 	cmp	r1, #14	; 0xe
    2e1c:	9a000007 	bls	2e40 <buzzer_handler+0x504>
    2e20:	e3510013 	cmp	r1, #19	; 0x13
    2e24:	9affff2e 	bls	2ae4 <buzzer_handler+0x1a8>
    2e28:	e3510018 	cmp	r1, #24	; 0x18
    2e2c:	9a000003 	bls	2e40 <buzzer_handler+0x504>
    2e30:	e351001d 	cmp	r1, #29	; 0x1d
    2e34:	9affff2a 	bls	2ae4 <buzzer_handler+0x1a8>
    2e38:	e3510022 	cmp	r1, #34	; 0x22
    2e3c:	8affff28 	bhi	2ae4 <buzzer_handler+0x1a8>
    2e40:	e3804080 	orr	r4, r0, #128	; 0x80
    2e44:	eaffff27 	b	2ae8 <buzzer_handler+0x1ac>
    2e48:	e59f5074 	ldr	r5, [pc, #116]	; 2ec4 <.text+0x2ec4>
    2e4c:	e59fc074 	ldr	ip, [pc, #116]	; 2ec8 <.text+0x2ec8>
    2e50:	e1d530b0 	ldrh	r3, [r5]
    2e54:	e1dc20b0 	ldrh	r2, [ip]
    2e58:	e59f108c 	ldr	r1, [pc, #140]	; 2eec <.text+0x2eec>
    2e5c:	e0623003 	rsb	r3, r2, r3
    2e60:	e0c02391 	smull	r2, r0, r1, r3
    2e64:	e1a03fc3 	mov	r3, r3, asr #31
    2e68:	e59f2064 	ldr	r2, [pc, #100]	; 2ed4 <.text+0x2ed4>
    2e6c:	e06332c0 	rsb	r3, r3, r0, asr #5
    2e70:	e3a01000 	mov	r1, #0	; 0x0
    2e74:	e5823000 	str	r3, [r2]
    2e78:	e5841000 	str	r1, [r4]
    2e7c:	eafffec1 	b	2988 <buzzer_handler+0x4c>
    2e80:	e1d630b0 	ldrh	r3, [r6]
    2e84:	e3530004 	cmp	r3, #4	; 0x4
    2e88:	e3800c01 	orr	r0, r0, #256	; 0x100
    2e8c:	93811c01 	orrls	r1, r1, #256	; 0x100
    2e90:	83c11c01 	bichi	r1, r1, #256	; 0x100
    2e94:	eafffee4 	b	2a2c <buzzer_handler+0xf0>
    2e98:	e59f203c 	ldr	r2, [pc, #60]	; 2edc <.text+0x2edc>
    2e9c:	e3c11c01 	bic	r1, r1, #256	; 0x100
    2ea0:	e3c00c01 	bic	r0, r0, #256	; 0x100
    2ea4:	eafffee0 	b	2a2c <buzzer_handler+0xf0>
    2ea8:	e1a01000 	mov	r1, r0
    2eac:	e3a020ff 	mov	r2, #255	; 0xff
    2eb0:	e3844001 	orr	r4, r4, #1	; 0x1
    2eb4:	eb0019fd 	bl	96b0 <I2C1_setRGBLed>
    2eb8:	eaffff13 	b	2b0c <buzzer_handler+0x1d0>
    2ebc:	40000e00 	andmi	r0, r0, r0, lsl #28
    2ec0:	40000dfc 	strmid	r0, [r0], -ip
    2ec4:	40000002 	andmi	r0, r0, r2
    2ec8:	40000004 	andmi	r0, r0, r4
    2ecc:	40000df8 	strmid	r0, [r0], -r8
    2ed0:	40000df4 	strmid	r0, [r0], -r4
    2ed4:	40000008 	andmi	r0, r0, r8
    2ed8:	40000000 	andmi	r0, r0, r0
    2edc:	40001f64 	andmi	r1, r0, r4, ror #30
    2ee0:	40002014 	andmi	r2, r0, r4, lsl r0
    2ee4:	40000e98 	mulmi	r0, r8, lr
    2ee8:	40000e02 	andmi	r0, r0, r2, lsl #28
    2eec:	51eb851f 	mvnpl	r8, pc, lsl r5
    2ef0:	40000e06 	andmi	r0, r0, r6, lsl #28
    2ef4:	40000e04 	andmi	r0, r0, r4, lsl #28

00002ef8 <lpc_aci_WriteParatoFlash>:
	content[para_load].next_side=1;
}

short lpc_aci_WriteParatoFlash(void)
{
    2ef8:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    2efc:	e24dd008 	sub	sp, sp, #8	; 0x8
	unsigned int command_ee,response_ee[2];
	//erase eeprom
	ee_erase(command_ee,response_ee);
    2f00:	e1a0100d 	mov	r1, sp
    2f04:	eb002396 	bl	bd64 <ee_erase>
    2f08:	e3a05f7d 	mov	r5, #500	; 0x1f4
    2f0c:	e59f4048 	ldr	r4, [pc, #72]	; 2f5c <.text+0x2f5c>
    2f10:	e1a0600d 	mov	r6, sp
    2f14:	e2855001 	add	r5, r5, #1	; 0x1

	int para_load = 0;
	unsigned char next_side_byte = 0;

	while((!next_side_byte)){
		command_ee=(unsigned int) (&content[0]);
		ee_write(command_ee,response_ee);
    2f18:	e59f003c 	ldr	r0, [pc, #60]	; 2f5c <.text+0x2f5c>
    2f1c:	e1a0100d 	mov	r1, sp
    2f20:	eb0023de 	bl	bea0 <ee_write>
		if(response_ee[0]==501) return 501;
    2f24:	e59d0000 	ldr	r0, [sp]
    2f28:	e1500005 	cmp	r0, r5
    2f2c:	0a000007 	beq	2f50 <lpc_aci_WriteParatoFlash+0x58>
		next_side_byte = content[para_load].next_side;
    2f30:	e5d430ff 	ldrb	r3, [r4, #255]
    2f34:	e3530000 	cmp	r3, #0	; 0x0
    2f38:	e2844c01 	add	r4, r4, #256	; 0x100
    2f3c:	0afffff5 	beq	2f18 <lpc_aci_WriteParatoFlash+0x20>
		para_load++;
	}

	return anz_param_saved;
    2f40:	e59f2018 	ldr	r2, [pc, #24]	; 2f60 <.text+0x2f60>
    2f44:	e5923000 	ldr	r3, [r2]
    2f48:	e1a03803 	mov	r3, r3, lsl #16
    2f4c:	e1a00843 	mov	r0, r3, asr #16
}
    2f50:	e28dd008 	add	sp, sp, #8	; 0x8
    2f54:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
    2f58:	e12fff1e 	bx	lr
    2f5c:	40002138 	andmi	r2, r0, r8, lsr r1
    2f60:	40000e08 	andmi	r0, r0, r8, lsl #28

00002f64 <lpc_aci_SavePara>:
    2f64:	e59f1128 	ldr	r1, [pc, #296]	; 3094 <.text+0x3094>
    2f68:	e5913000 	ldr	r3, [r1]
    2f6c:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2f70:	e59f9120 	ldr	r9, [pc, #288]	; 3098 <.text+0x3098>
    2f74:	e3530000 	cmp	r3, #0	; 0x0
    2f78:	e3a00000 	mov	r0, #0	; 0x0
    2f7c:	e5890000 	str	r0, [r9]
    2f80:	d59fb114 	ldrle	fp, [pc, #276]	; 309c <.text+0x309c>
    2f84:	d1a02000 	movle	r2, r0
    2f88:	da000034 	ble	3060 <lpc_aci_SavePara+0xfc>
    2f8c:	e59fa10c 	ldr	sl, [pc, #268]	; 30a0 <.text+0x30a0>
    2f90:	e5da300e 	ldrb	r3, [sl, #14]
    2f94:	e1a03123 	mov	r3, r3, lsr #2
    2f98:	e35300f9 	cmp	r3, #249	; 0xf9
    2f9c:	c59fb0f8 	ldrgt	fp, [pc, #248]	; 309c <.text+0x309c>
    2fa0:	ca000036 	bgt	3080 <lpc_aci_SavePara+0x11c>
    2fa4:	e59fb0f0 	ldr	fp, [pc, #240]	; 309c <.text+0x309c>
    2fa8:	e1a06000 	mov	r6, r0
    2fac:	e1a0800a 	mov	r8, sl
    2fb0:	e1a07000 	mov	r7, r0
    2fb4:	ea000003 	b	2fc8 <lpc_aci_SavePara+0x64>
    2fb8:	e5d33021 	ldrb	r3, [r3, #33]
    2fbc:	e0863123 	add	r3, r6, r3, lsr #2
    2fc0:	e35300f9 	cmp	r3, #249	; 0xf9
    2fc4:	ca00002c 	bgt	307c <lpc_aci_SavePara+0x118>
    2fc8:	e0874187 	add	r4, r7, r7, lsl #3
    2fcc:	e0874084 	add	r4, r7, r4, lsl #1
    2fd0:	e084500a 	add	r5, r4, sl
    2fd4:	e1a01005 	mov	r1, r5
    2fd8:	e086000b 	add	r0, r6, fp
    2fdc:	e3a02002 	mov	r2, #2	; 0x2
    2fe0:	e084400a 	add	r4, r4, sl
    2fe4:	eb0055f2 	bl	187b4 <__memcpy_from_arm>
    2fe8:	e5d4200e 	ldrb	r2, [r4, #14]
    2fec:	e2863002 	add	r3, r6, #2	; 0x2
    2ff0:	e7c3200b 	strb	r2, [r3, fp]
    2ff4:	e285500c 	add	r5, r5, #12	; 0xc
    2ff8:	e5d53004 	ldrb	r3, [r5, #4]
    2ffc:	e5d51003 	ldrb	r1, [r5, #3]
    3000:	e5d50005 	ldrb	r0, [r5, #5]
    3004:	e1811403 	orr	r1, r1, r3, lsl #8
    3008:	e5d8200e 	ldrb	r2, [r8, #14]
    300c:	e5d5c006 	ldrb	ip, [r5, #6]
    3010:	e1811800 	orr	r1, r1, r0, lsl #16
    3014:	e2864003 	add	r4, r6, #3	; 0x3
    3018:	e1811c0c 	orr	r1, r1, ip, lsl #24
    301c:	e1a02122 	mov	r2, r2, lsr #2
    3020:	e084000b 	add	r0, r4, fp
    3024:	eb0055e2 	bl	187b4 <__memcpy_from_arm>
    3028:	e59f1064 	ldr	r1, [pc, #100]	; 3094 <.text+0x3094>
    302c:	e5993000 	ldr	r3, [r9]
    3030:	e5912000 	ldr	r2, [r1]
    3034:	e2877001 	add	r7, r7, #1	; 0x1
    3038:	e5d8100e 	ldrb	r1, [r8, #14]
    303c:	e2833001 	add	r3, r3, #1	; 0x1
    3040:	e1520007 	cmp	r2, r7
    3044:	e5893000 	str	r3, [r9]
    3048:	e0846121 	add	r6, r4, r1, lsr #2
    304c:	e1a03008 	mov	r3, r8
    3050:	e2888013 	add	r8, r8, #19	; 0x13
    3054:	caffffd7 	bgt	2fb8 <lpc_aci_SavePara+0x54>
    3058:	e20600ff 	and	r0, r6, #255	; 0xff
    305c:	e3a02000 	mov	r2, #0	; 0x0
    3060:	e08b3402 	add	r3, fp, r2, lsl #8
    3064:	e28330fc 	add	r3, r3, #252	; 0xfc
    3068:	e3a02001 	mov	r2, #1	; 0x1
    306c:	e5c32003 	strb	r2, [r3, #3]
    3070:	e5c30002 	strb	r0, [r3, #2]
    3074:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3078:	e12fff1e 	bx	lr
    307c:	e20600ff 	and	r0, r6, #255	; 0xff
    3080:	e3a03000 	mov	r3, #0	; 0x0
    3084:	e3a02001 	mov	r2, #1	; 0x1
    3088:	e5cb30ff 	strb	r3, [fp, #255]
    308c:	e5cb00fe 	strb	r0, [fp, #254]
    3090:	eafffff2 	b	3060 <lpc_aci_SavePara+0xfc>
    3094:	40000e14 	andmi	r0, r0, r4, lsl lr
    3098:	40000e08 	andmi	r0, r0, r8, lsl #28
    309c:	40002138 	andmi	r2, r0, r8, lsr r1
    30a0:	40002800 	andmi	r2, r0, r0, lsl #16

000030a4 <lpc_aci_ReadParafromFlash>:
    30a4:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    30a8:	e24dd010 	sub	sp, sp, #16	; 0x10
    30ac:	e28d1004 	add	r1, sp, #4	; 0x4
    30b0:	e3a00000 	mov	r0, #0	; 0x0
    30b4:	eb002426 	bl	c154 <ee_readn>
    30b8:	e3a02c01 	mov	r2, #256	; 0x100
    30bc:	e59f017c 	ldr	r0, [pc, #380]	; 3240 <.text+0x3240>
    30c0:	e59d1008 	ldr	r1, [sp, #8]
    30c4:	eb0055ba 	bl	187b4 <__memcpy_from_arm>
    30c8:	e59f2170 	ldr	r2, [pc, #368]	; 3240 <.text+0x3240>
    30cc:	e5d200ff 	ldrb	r0, [r2, #255]
    30d0:	e3500001 	cmp	r0, #1	; 0x1
    30d4:	93a03000 	movls	r3, #0	; 0x0
    30d8:	958d3000 	strls	r3, [sp]
    30dc:	91a07002 	movls	r7, r2
    30e0:	91a0b003 	movls	fp, r3
    30e4:	9a00000c 	bls	311c <lpc_aci_ReadParafromFlash+0x78>
    30e8:	e28dd010 	add	sp, sp, #16	; 0x10
    30ec:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    30f0:	e12fff1e 	bx	lr
    30f4:	e5dde00f 	ldrb	lr, [sp, #15]
    30f8:	e5d730fe 	ldrb	r3, [r7, #254]
    30fc:	e085512e 	add	r5, r5, lr, lsr #2
    3100:	e1530005 	cmp	r3, r5
    3104:	ca00000d 	bgt	3140 <lpc_aci_ReadParafromFlash+0x9c>
    3108:	e5d930ff 	ldrb	r3, [r9, #255]
    310c:	e3530000 	cmp	r3, #0	; 0x0
    3110:	e2877c01 	add	r7, r7, #256	; 0x100
    3114:	1a000045 	bne	3230 <lpc_aci_ReadParafromFlash+0x18c>
    3118:	e28bb001 	add	fp, fp, #1	; 0x1
    311c:	e5d730fe 	ldrb	r3, [r7, #254]
    3120:	e3530000 	cmp	r3, #0	; 0x0
    3124:	e1a09007 	mov	r9, r7
    3128:	dafffff6 	ble	3108 <lpc_aci_ReadParafromFlash+0x64>
    312c:	e59f210c 	ldr	r2, [pc, #268]	; 3240 <.text+0x3240>
    3130:	e59f810c 	ldr	r8, [pc, #268]	; 3244 <.text+0x3244>
    3134:	e3a05000 	mov	r5, #0	; 0x0
    3138:	e28da00c 	add	sl, sp, #12	; 0xc
    313c:	e082640b 	add	r6, r2, fp, lsl #8
    3140:	e0861005 	add	r1, r6, r5
    3144:	e3a02002 	mov	r2, #2	; 0x2
    3148:	e1a0000a 	mov	r0, sl
    314c:	eb005598 	bl	187b4 <__memcpy_from_arm>
    3150:	e2853002 	add	r3, r5, #2	; 0x2
    3154:	e5984000 	ldr	r4, [r8]
    3158:	e7d62003 	ldrb	r2, [r6, r3]
    315c:	e3540000 	cmp	r4, #0	; 0x0
    3160:	e5cd200f 	strb	r2, [sp, #15]
    3164:	e2855003 	add	r5, r5, #3	; 0x3
    3168:	daffffe1 	ble	30f4 <lpc_aci_ReadParafromFlash+0x50>
    316c:	e59fc0d4 	ldr	ip, [pc, #212]	; 3248 <.text+0x3248>
    3170:	e5dc3000 	ldrb	r3, [ip]
    3174:	e5dc2001 	ldrb	r2, [ip, #1]
    3178:	e1dde0fc 	ldrsh	lr, [sp, #12]
    317c:	e1833402 	orr	r3, r3, r2, lsl #8
    3180:	e15e0003 	cmp	lr, r3
    3184:	03a01000 	moveq	r1, #0	; 0x0
    3188:	01a00001 	moveq	r0, r1
    318c:	0a00000e 	beq	31cc <lpc_aci_ReadParafromFlash+0x128>
    3190:	e3a01000 	mov	r1, #0	; 0x0
    3194:	ea000004 	b	31ac <lpc_aci_ReadParafromFlash+0x108>
    3198:	e7d3300c 	ldrb	r3, [r3, ip]
    319c:	e5d22001 	ldrb	r2, [r2, #1]
    31a0:	e1833402 	orr	r3, r3, r2, lsl #8
    31a4:	e153000e 	cmp	r3, lr
    31a8:	0a000007 	beq	31cc <lpc_aci_ReadParafromFlash+0x128>
    31ac:	e2811001 	add	r1, r1, #1	; 0x1
    31b0:	e1a00181 	mov	r0, r1, lsl #3
    31b4:	e0803001 	add	r3, r0, r1
    31b8:	e0813083 	add	r3, r1, r3, lsl #1
    31bc:	e1510004 	cmp	r1, r4
    31c0:	e083200c 	add	r2, r3, ip
    31c4:	1afffff3 	bne	3198 <lpc_aci_ReadParafromFlash+0xf4>
    31c8:	eaffffc9 	b	30f4 <lpc_aci_ReadParafromFlash+0x50>
    31cc:	e0803001 	add	r3, r0, r1
    31d0:	e0813083 	add	r3, r1, r3, lsl #1
    31d4:	e083300c 	add	r3, r3, ip
    31d8:	e5d3200e 	ldrb	r2, [r3, #14]
    31dc:	e5dde00f 	ldrb	lr, [sp, #15]
    31e0:	e15e0002 	cmp	lr, r2
    31e4:	1affffc3 	bne	30f8 <lpc_aci_ReadParafromFlash+0x54>
    31e8:	e283300c 	add	r3, r3, #12	; 0xc
    31ec:	e5d32004 	ldrb	r2, [r3, #4]
    31f0:	e5d30003 	ldrb	r0, [r3, #3]
    31f4:	e5d3c005 	ldrb	ip, [r3, #5]
    31f8:	e5d31006 	ldrb	r1, [r3, #6]
    31fc:	e1800402 	orr	r0, r0, r2, lsl #8
    3200:	e180080c 	orr	r0, r0, ip, lsl #16
    3204:	e1a0212e 	mov	r2, lr, lsr #2
    3208:	e1800c01 	orr	r0, r0, r1, lsl #24
    320c:	e0861005 	add	r1, r6, r5
    3210:	eb005567 	bl	187b4 <__memcpy_from_arm>
    3214:	e59d2000 	ldr	r2, [sp]
    3218:	e2823001 	add	r3, r2, #1	; 0x1
    321c:	e1a03803 	mov	r3, r3, lsl #16
    3220:	e5dde00f 	ldrb	lr, [sp, #15]
    3224:	e1a03823 	mov	r3, r3, lsr #16
    3228:	e58d3000 	str	r3, [sp]
    322c:	eaffffb1 	b	30f8 <lpc_aci_ReadParafromFlash+0x54>
    3230:	e59d2000 	ldr	r2, [sp]
    3234:	e1a03802 	mov	r3, r2, lsl #16
    3238:	e1a00843 	mov	r0, r3, asr #16
    323c:	eaffffa9 	b	30e8 <lpc_aci_ReadParafromFlash+0x44>
    3240:	40002138 	andmi	r2, r0, r8, lsr r1
    3244:	40000e14 	andmi	r0, r0, r4, lsl lr
    3248:	40002800 	andmi	r2, r0, r0, lsl #16

0000324c <lpc_aci_init>:
    324c:	e52de004 	str	lr, [sp, #-4]!
    3250:	e59f3030 	ldr	r3, [pc, #48]	; 3288 <.text+0x3288>
    3254:	e3e01000 	mvn	r1, #0	; 0x0
    3258:	e28320fe 	add	r2, r3, #254	; 0xfe
    325c:	e4c31001 	strb	r1, [r3], #1
    3260:	e1530002 	cmp	r3, r2
    3264:	1afffffc 	bne	325c <lpc_aci_init+0x10>
    3268:	e59f001c 	ldr	r0, [pc, #28]	; 328c <.text+0x328c>
    326c:	eb0001f3 	bl	3a40 <aciSetSaveParaCallback>
    3270:	e59f0018 	ldr	r0, [pc, #24]	; 3290 <.text+0x3290>
    3274:	eb0001ed 	bl	3a30 <aciSetReadParafromFlashCallback>
    3278:	e59f0014 	ldr	r0, [pc, #20]	; 3294 <.text+0x3294>
    327c:	eb0001f3 	bl	3a50 <aciSetWriteParatoFlashCallback>
    3280:	e49de004 	ldr	lr, [sp], #4
    3284:	e12fff1e 	bx	lr
    3288:	40002138 	andmi	r2, r0, r8, lsr r1
    328c:	00002f64 	andeq	r2, r0, r4, ror #30
    3290:	000030a4 	andeq	r3, r0, r4, lsr #1
    3294:	00002ef8 	streqd	r2, [r0], -r8

00003298 <aciInit>:
{
	int i=0;
	int z=0;

	aciListVarCount = 0;
    3298:	e59f30f8 	ldr	r3, [pc, #248]	; 3398 <.text+0x3398>
    329c:	e3a01000 	mov	r1, #0	; 0x0
	aciListCmdCount = 0;
    32a0:	e59f20f4 	ldr	r2, [pc, #244]	; 339c <.text+0x339c>
    32a4:	e5831000 	str	r1, [r3]
	aciListParCount = 0;
    32a8:	e59f30f0 	ldr	r3, [pc, #240]	; 33a0 <.text+0x33a0>
    32ac:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    32b0:	e5821000 	str	r1, [r2]
    32b4:	e1a00800 	mov	r0, r0, lsl #16
    32b8:	e59f20e4 	ldr	r2, [pc, #228]	; 33a4 <.text+0x33a4>
    32bc:	e59f50e4 	ldr	r5, [pc, #228]	; 33a8 <.text+0x33a8>
    32c0:	e59f40e4 	ldr	r4, [pc, #228]	; 33ac <.text+0x33ac>
    32c4:	e59fe0e4 	ldr	lr, [pc, #228]	; 33b0 <.text+0x33b0>
    32c8:	e59fc0e4 	ldr	ip, [pc, #228]	; 33b4 <.text+0x33b4>
    32cc:	e5831000 	str	r1, [r3]
    32d0:	e1a0b820 	mov	fp, r0, lsr #16
    32d4:	e1a03001 	mov	r3, r1

    for (i=0;i<MAX_VAR_PACKETS;i++)
    {
        aciCmdPacketContentBufferValid[i]=0;
    32d8:	e7c13005 	strb	r3, [r1, r5]
        aciCmdPacketContentBufferInvalidCnt[i]=0;
    32dc:	e7c13004 	strb	r3, [r1, r4]
        aciParPacketContentBufferValid[i]=0;
    32e0:	e7c1300e 	strb	r3, [r1, lr]
        aciParPacketContentBufferInvalidCnt[i]=0;
    32e4:	e7c1300c 	strb	r3, [r1, ip]
    32e8:	e2811001 	add	r1, r1, #1	; 0x1
    	aciVarPacketContentBufferLength[i] = 0;
    32ec:	e3a00000 	mov	r0, #0	; 0x0
    32f0:	e3510003 	cmp	r1, #3	; 0x3
    32f4:	e0c200b2 	strh	r0, [r2], #2
    32f8:	1afffff6 	bne	32d8 <aciInit+0x40>
    32fc:	e59f90b4 	ldr	r9, [pc, #180]	; 33b8 <.text+0x33b8>
    3300:	e59f80b4 	ldr	r8, [pc, #180]	; 33bc <.text+0x33bc>
    3304:	e59fa0b4 	ldr	sl, [pc, #180]	; 33c0 <.text+0x33c0>
    3308:	e59f70b4 	ldr	r7, [pc, #180]	; 33c4 <.text+0x33c4>
    330c:	e59f50b4 	ldr	r5, [pc, #180]	; 33c8 <.text+0x33c8>
    3310:	e59f60b4 	ldr	r6, [pc, #180]	; 33cc <.text+0x33cc>
    }


	for (z=0;z<MAX_VAR_PACKETS;z++)
	{
		for (i=0;i<MEMPACKET_MAX_VARS;i++)
		{
			aciVarPacketSelect[z][i]=ID_NONE;
			aciVarPacketPtrList[z][i]=NULL;
			aciVarPacketTypeList[z][i]=0;
		}
		aciVarPacketMagicCode[z]=0;
		aciVarPacketSelectLength[z]=0;
		aciCmdPacketMagicCode[z]=0;
	}

	for (i=0;i<ACI_TX_RINGBUFFER_SIZE;i++) {
		aciSendSingleBuffer[i] = 0;
		aciSendSingleId[i] = 0;
		aciSendSingleVarType[i] = 0;
	}

	aciEngineRate = callsPerSecond;

}
    3314:	e3a04000 	mov	r4, #0	; 0x0
    3318:	e0870384 	add	r0, r7, r4, lsl #7
    331c:	e085e404 	add	lr, r5, r4, lsl #8
    3320:	e086c304 	add	ip, r6, r4, lsl #6
    3324:	e3a03000 	mov	r3, #0	; 0x0
    3328:	e2833001 	add	r3, r3, #1	; 0x1
    332c:	e3a02000 	mov	r2, #0	; 0x0
    3330:	e3530040 	cmp	r3, #64	; 0x40
    3334:	e0c020b2 	strh	r2, [r0], #2
    3338:	e48e2004 	str	r2, [lr], #4
    333c:	e4cc2001 	strb	r2, [ip], #1
    3340:	1afffff8 	bne	3328 <aciInit+0x90>
    3344:	e7c4200a 	strb	r2, [r4, sl]
    3348:	e7c42009 	strb	r2, [r4, r9]
    334c:	e7c42008 	strb	r2, [r4, r8]
    3350:	e2844001 	add	r4, r4, #1	; 0x1
    3354:	e3540003 	cmp	r4, #3	; 0x3
    3358:	1affffee 	bne	3318 <aciInit+0x80>
    335c:	e59f106c 	ldr	r1, [pc, #108]	; 33d0 <.text+0x33d0>
    3360:	e59fe06c 	ldr	lr, [pc, #108]	; 33d4 <.text+0x33d4>
    3364:	e59fc06c 	ldr	ip, [pc, #108]	; 33d8 <.text+0x33d8>
    3368:	e1a03002 	mov	r3, r2
    336c:	e7c3200e 	strb	r2, [r3, lr]
    3370:	e7c3200c 	strb	r2, [r3, ip]
    3374:	e2833001 	add	r3, r3, #1	; 0x1
    3378:	e3a00000 	mov	r0, #0	; 0x0
    337c:	e35300a0 	cmp	r3, #160	; 0xa0
    3380:	e0c100b2 	strh	r0, [r1], #2
    3384:	1afffff8 	bne	336c <aciInit+0xd4>
    3388:	e59f304c 	ldr	r3, [pc, #76]	; 33dc <.text+0x33dc>
    338c:	e583b000 	str	fp, [r3]
    3390:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3394:	e12fff1e 	bx	lr
    3398:	40000e0c 	andmi	r0, r0, ip, lsl #28
    339c:	40000e10 	andmi	r0, r0, r0, lsl lr
    33a0:	40000e14 	andmi	r0, r0, r4, lsl lr
    33a4:	4000465a 	andmi	r4, r0, sl, asr r6
    33a8:	40004be7 	andmi	r4, r0, r7, ror #23
    33ac:	40004656 	andmi	r4, r0, r6, asr r6
    33b0:	400042be 	strmih	r4, [r0], -lr
    33b4:	40004be4 	andmi	r4, r0, r4, ror #23
    33b8:	40000e18 	andmi	r0, r0, r8, lsl lr
    33bc:	40004bf6 	strmid	r4, [r0], -r6
    33c0:	40000e2e 	andmi	r0, r0, lr, lsr #28
    33c4:	40004bfa 	strmid	r4, [r0], -sl
    33c8:	40004350 	andmi	r4, r0, r0, asr r3
    33cc:	40003ccc 	andmi	r3, r0, ip, asr #25
    33d0:	40002238 	andmi	r2, r0, r8, lsr r2
    33d4:	40002d36 	andmi	r2, r0, r6, lsr sp
    33d8:	40004a16 	andmi	r4, r0, r6, lsl sl
    33dc:	40000014 	andmi	r0, r0, r4, lsl r0

000033e0 <aciSetStartTxCallback>:

void aciSendSingleWithAck(short i)
{
	short notzero_i = i+1;
	unsigned char varType = aciSendSingleVarType[i];
	unsigned char buffer[5+(varType>>2)];

	memcpy(&buffer[0],&notzero_i,2);
	memcpy(&buffer[2],&aciSendSingleId[i],2);
	memcpy(&buffer[4],&varType,1);
	memcpy(&buffer[5],&aciSendSingleBuffer[aciSendSingleBufferCnt[i]],varType>>2);
	aciSendSingleStatus[i]++;

	aciTxSendPacket(ACIMT_SINGLESEND,buffer,5+(varType>>2));

}

void aciSingleSend(void * ptr, unsigned char varType, unsigned short id, char with_ack) {
	if(!varType || !id) return;
	if((aciSendSingleNextBufferCount+(varType>>2))>MAX_VARIABLE_LIST*8) return;

	unsigned char buffer[5+(varType>>2)];
	int i;
	int use_i = -1;
	short zero = 0;

	if(with_ack) {
		for(i=0;i<MAX_VARIABLE_LIST;i++) {
			if((use_i==-1) && (aciSendSingleStatus[i]==0)) use_i=i;
		}
		if(use_i==-1) return; // security-if

		aciSendSingleStatus[use_i] = 1;
		aciSendSingleId[use_i] = id;
		aciSendSingleVarType[use_i] = varType;
		memcpy(&aciSendSingleBuffer[aciSendSingleNextBufferCount],ptr,varType>>2);
		aciSendSingleBufferCnt[use_i]=aciSendSingleNextBufferCount;
		aciSendSingleNextBufferCount+=varType>>2;
		aciSendSingleCount++;
	} else {
		memcpy(&buffer[0],&zero,2);
		memcpy(&buffer[2],&id,2);
		memcpy(&buffer[4],&varType,1);
		memcpy(&buffer[5],ptr,varType>>2);
		aciTxSendPacket(ACIMT_SINGLESEND,buffer,5+(varType>>2));
	}
}

/* published Variable. Variable has to be global! **/
void aciPublishVariableInt(void * ptr, unsigned char varType, unsigned short id, char * name, char * description, char * unit) {
	if (aciListVarCount==MAX_VARIABLE_LIST) return;

	aciListVar[aciListVarCount].id= id;
	aciListVar[aciListVarCount].varType = varType;
	aciListVar[aciListVarCount].name = name;
	aciListVar[aciListVarCount].description = description;
	aciListVar[aciListVarCount].unit = unit;
	aciListVar[aciListVarCount].ptrToVar = (void*) ptr;

	aciMagicCodeVar = aciUpdateCrc16(aciMagicCodeVar,&id,2);
	aciMagicCodeVar = aciUpdateCrc16(aciMagicCodeVar,&varType,1);

	aciListVarCount++;
}


/* published Command. Command has to be global! **/
void aciPublishCommandInt(void * ptr, unsigned char varType, unsigned short id, char * name, char * description, char * unit)
{
	if (aciListCmdCount==MAX_PARAMETER_LIST) return;

	aciListCmd[aciListCmdCount].id= id;
	aciListCmd[aciListCmdCount].varType = varType;
	aciListCmd[aciListCmdCount].name = name;
	aciListCmd[aciListCmdCount].description = description;
	aciListCmd[aciListCmdCount].unit = unit;
	aciListCmd[aciListCmdCount].ptrToVar = (void*) ptr;

	aciMagicCodeCmd = aciUpdateCrc16(aciMagicCodeCmd,&id,2);
	aciMagicCodeCmd = aciUpdateCrc16(aciMagicCodeCmd,&varType,1);

	aciListCmdCount++;
}

/** published Parameter. Parameter has to be global! **/
void aciPublishParameterInt(void * ptr, unsigned char varType, unsigned short id, char * name, char * description, char * unit)
{
	if (aciListParCount==MAX_PARAMETER_LIST) return;

	aciListPar[aciListParCount].id= id;
	aciListPar[aciListParCount].varType = varType;
	aciListPar[aciListParCount].name = name;
	aciListPar[aciListParCount].description = description;
	aciListPar[aciListParCount].unit = unit;
	aciListPar[aciListParCount].ptrToVar = (void*) ptr;

	aciMagicCodePar = aciUpdateCrc16(aciMagicCodePar,&id,2);
	aciMagicCodePar = aciUpdateCrc16(aciMagicCodePar,&varType,1);

	aciListParCount++;
}

void aciSendVar(void)
{
	short i=0;
	short j=0;
	short ii=0;
	short z = 0;
	 for (i=0;i<MAX_VAR_PACKETS;i++)
//	short i=2;
	 {

		//handle variable packet generation and triggering
		if (!aciVarPacketTransmissionRate[i]) {
		//	continue;
		}
		else  {
			unsigned short packetSize;

			//generate packet and send it

			//if packet was changed, update pointer table and size
			if (aciVarPacketUpdated[i]) {

				unsigned short currentPos = 0;

				//reset update flag
				aciVarPacketUpdated[i] = 0;

				for (j=0;j<aciVarPacketSelectLength[i];j++)
				{

					unsigned short id;

					id=aciVarPacketSelect[i][j];

					for(ii=0;ii<aciListVarCount;ii++) {
						if (aciListVar[ii].id==id)
						{
							aciVarPacketPtrList[i][currentPos] = aciListVar[ii].ptrToVar;
							aciVarPacketTypeList[i][currentPos++] =	aciListVar[ii].varType;
							break;
						}
					}
				}
				aciVarPacketNumberOfVars[i] = currentPos;

				//get packet size
				packetSize = 0;
				for (z = 0; z < MEMPACKET_MAX_VARS; z++) {
					if (aciVarPacketPtrList[i][z] == NULL
						)
						break;
					packetSize += aciVarPacketTypeList[i][z] >> 2;
				}
				aciVarPacketCurrentSize[i] = packetSize;
				aciVarPacketContentBufferLength[i] = packetSize;
			}

			//check for free space in ring buffer
			else if ((aciVarPacketNumberOfVars[i])&&(aciVarPacketCurrentSize[i] + 10 < aciTxRingBufferGetFreeSpace())&&(!aciInhibitPacketTransmission)&&(aciVarPacketTransmissionRate[i]<aciEngineRateCounter[i])) {

				unsigned char startstring[3] = { '!', '#', '!' };
				unsigned char messageType = ACIMT_VARPACKET+i;
				unsigned short crc = 0xFF;
				unsigned short psize=aciVarPacketCurrentSize[i]+1;

				aciEngineRateCounter[i]=1;

				//add header to ringbuffer
				aciTxRingBufferAddData(&startstring, 3);

				//add message type to ringbuffer
				aciTxRingBufferAddData(&messageType, 1);
				crc=aciUpdateCrc16(crc,&messageType,1);


				//add data size to ringbuffer
				aciTxRingBufferAddData(&psize, 2);
				crc=aciUpdateCrc16(crc,&psize,2);


				aciTxRingBufferAddData(&aciVarPacketMagicCode[i],1);
				crc=aciUpdateCrc16(crc,&aciVarPacketMagicCode[i],1);

				aciTxRingBufferAddData(aciVarPacketContentBuffer[i],aciVarPacketContentBufferLength[i]);
				crc=aciUpdateCrc16(crc,&aciVarPacketContentBuffer[i][0],aciVarPacketContentBufferLength[i]);

				//add CRC to ringbuffer
				aciTxRingBufferAddData(&crc, 2);

			}
		}
	 }
}

void aciSyncVar(void) {
	short i = 0;
	int z = 0;
	for (i = 0; i < MAX_VAR_PACKETS; i++)
		if (aciVarPacketNumberOfVars[i]) {
			short cnt = 0;
			for (z = 0; z < aciVarPacketNumberOfVars[i]; z++) {
				memcpy(&aciVarPacketContentBuffer[i][cnt], aciVarPacketPtrList[i][z], aciVarPacketTypeList[i][z] >> 2);
				cnt += aciVarPacketTypeList[i][z] >> 2;

			}
		}
}

void aciSyncCmd(void) {

	short j = 0;
	short i = 0;
	short k = 0;
	for (j = 0; j < MAX_VAR_PACKETS; j++)
		if (aciCmdPacketReceived[j]) {
			short cnt = 0;
			for (i = 0; i < aciCmdPacketSelectLength[j]; i++) {
				for (k =0; k < aciListCmdCount;k++)  {
					if (aciListCmd[k].id == aciCmdPacketSelect[j][i]) {
						memcpy(aciListCmd[k].ptrToVar, &aciCmdPacketContentBuffer[j][cnt], aciListCmd[k].varType >> 2);
						cnt += aciListCmd[k].varType >> 2;
						break;
					}
				}
			}
			aciCmdPacketReceived[j]=0;
		}
}

void aciSyncPar(void) {

	short j = 0;
	short i = 0;
	short k = 0;
	for (j = 0; j < MAX_VAR_PACKETS; j++)
		if (aciParamPacketReceived[j]) {
			short cnt = 0;
			for (i = 0; i < aciParPacketSelectLength[j]; i++) {
				for (k =0; k < aciListParCount;k++)  {
					if (aciListPar[k].id == aciParPacketSelect[j][i]) {
						memcpy(aciListPar[k].ptrToVar, &aciParPacketContentBuffer[j][cnt], aciListPar[k].varType >> 2);
						cnt += aciListPar[k].varType >> 2;
						break;
					}
				}
			}
			aciParamPacketReceived[j]=0;
		}

}

/** handles all data processing. Has to be called a specified number of times per second. See aciSetEngineRate(); **/
void aciEngine(void)
{
	int i=0;

	//handle heart beat

	aciHeartBeatCnt++;


	if (aciHeartBeatCnt>=aciHeartBeatTimeout)
	{
		//stop transmitting packets
		aciHeartBeatCnt=0;
		aciInhibitPacketTransmission=1;
	}

	if (!aciInhibitPacketTransmission)
	{
		aciSendVar();
	}

	for(i=0;i<MAX_VAR_PACKETS;i++)
		{
		aciEngineRateCounter[i]++;
		if(aciEngineRateCounter[i]>(5*aciEngineRate)) aciEngineRateCounter[i]=0;
		}

	if (aciParamSaveIt && (aciWriteParatoFlashCallback)) {
		short output;
		output = aciWriteParatoFlashCallback();
		aciParamSaveIt = 0;
		aciTxSendPacket(ACIMT_SAVEPARAM,&output,2);
	}

	if(aciSendSingleCount) {
//		unsigned short temp_singleCount = 0;

		for(i=0;i<MAX_VARIABLE_LIST;i++) {
			if(aciSendSingleStatus[i]==0) continue;
			else if(aciSendSingleStatus[i]==1) {
				aciSendSingleWithAck(i);
			} else {
				if(aciSendSingleStatus[i]==(aciEngineRate+2)) {
					aciSendSingleStatus[i]=1;
				} else aciSendSingleStatus[i]++;
			}
		}
	} else aciSendSingleNextBufferCount=0;
}

/*
 * ACI RX Part
 *
 *
 *
 */

unsigned char aciRxDataBuffer[ACI_RX_BUFFER_SIZE];
unsigned short aciRxDataCnt;

void aciRxHandleMessage(unsigned char messagetype, unsigned short length)
{
	short i=0;
	int z=0;
	int k=0;

	unsigned char packetSelect;
	short i_single ;
	struct ACI_INFO aciInfo;
	unsigned char c[2];
	unsigned char switch_type;
	short output;
	if((messagetype>ACIMT_UPDATEVARPACKET) && (messagetype<ACIMT_UPDATEVARPACKET+0x0f)) switch_type = ACIMT_UPDATEVARPACKET;
	else if((messagetype>ACIMT_UPDATECMDPACKET) && (messagetype<ACIMT_UPDATECMDPACKET+0x0f)) switch_type = ACIMT_UPDATECMDPACKET;
	else if((messagetype>ACIMT_UPDATEPARAMPACKET) &&(messagetype<ACIMT_UPDATEPARAMPACKET+0x0f)) switch_type = ACIMT_UPDATEPARAMPACKET;
	else if((messagetype>ACIMT_CMDPACKET) && (messagetype<ACIMT_CMDPACKET+0x0f)) switch_type = ACIMT_CMDPACKET;
	else if((messagetype>ACIMT_PARAMPACKET) && (messagetype<ACIMT_PARAMPACKET+0x0f)) switch_type = ACIMT_PARAMPACKET;
	else switch_type=messagetype;

	switch (switch_type)
	{
	case ACIMT_INFO_REQUEST:
		aciInfo.verMajor=ACI_VER_MAJOR;
		aciInfo.verMinor=ACI_VER_MINOR;
		aciInfo.maxDescLength=MAX_DESC_LENGTH;
		aciInfo.maxNameLength=MAX_NAME_LENGTH;
		aciInfo.maxUnitLength=MAX_UNIT_LENGTH;
		aciInfo.maxVarPackets=MAX_VAR_PACKETS;
		aciInfo.memPacketMaxVars=MEMPACKET_MAX_VARS;
		aciInfo.flags=0;
		for (i=0;i<8;i++)
			aciInfo.dummy[i]=0;
		aciTxSendPacket(ACIMT_INFO_REPLY,&aciInfo,sizeof(aciInfo));

	break;
	case ACIMT_REQUESTVARTABLEENTRIES:
		for (i=0;i<length/2;i++)
		{
			unsigned short selectedId;
			unsigned char idFound=0;

			selectedId=(aciRxDataBuffer[i*2+1]<<8)|aciRxDataBuffer[i*2];
			//determine no of entries in var table
			for(k=0;k<aciListVarCount;k++) {
				if (selectedId==aciListVar[k].id)
				{
					idFound=1;
					break;
				}
			}
			if ((idFound))
				{
					//before we send the data, the strings have to be copied from flash to memory
					struct ACI_MEM_TABLE_ENTRY_WITH_STRINGS tableEntry;

					if (strlen(aciListVar[k].name)>MAX_NAME_LENGTH)
					{
						memcpy(&(tableEntry.name[0]),aciListVar[k].name,MAX_NAME_LENGTH);
						tableEntry.name[MAX_NAME_LENGTH-1]=0;
					}else
						strcpy(&(tableEntry.name[0]),aciListVar[k].name);

					if (strlen(aciListVar[k].description)>MAX_DESC_LENGTH)
					{
						memcpy(&(tableEntry.description[0]),aciListVar[k].description,MAX_NAME_LENGTH);
						tableEntry.description[MAX_DESC_LENGTH-1]=0;
					}else
						strcpy(&(tableEntry.description[0]),aciListVar[k].description);

					if (strlen(aciListVar[k].unit)>MAX_UNIT_LENGTH)
					{
						memcpy(&(tableEntry.unit[0]),aciListVar[k].unit,MAX_UNIT_LENGTH);
						tableEntry.unit[MAX_UNIT_LENGTH-1]=0;
					}else
						strcpy(&(tableEntry.unit[0]),aciListVar[k].unit);

					tableEntry.id=aciListVar[k].id;
					tableEntry.varType=aciListVar[k].varType;
					tableEntry.ptrToVar=NULL;
					aciTxSendPacket(ACIMT_SENDVARTABLEENTRY,&tableEntry,sizeof (struct ACI_MEM_TABLE_ENTRY_WITH_STRINGS)-sizeof(tableEntry.ptrToVar));

				}else
					aciTxSendPacket(ACIMT_SENDVARTABLEENTRYINVALID,&selectedId,2);

		}

	break;
	case ACIMT_GETVARTABLEINFO:
	{
		unsigned short idList[aciListVarCount*2+2];
		unsigned short cnt=1;

		idList[0]=(unsigned short)aciListVarCount;

		for(k=0;k<aciListVarCount;k++)
				idList[cnt++]=aciListVar[k].id;

		//send no of entries
		aciTxSendPacket(ACIMT_SENDVARTABLEINFO,&idList[0],aciListVarCount*2+2);
	}
	break;
	case ACIMT_UPDATEVARPACKET:
			packetSelect=messagetype-ACIMT_UPDATEVARPACKET;
			aciInhibitPacketTransmission=0;
			if (packetSelect>=MAX_VAR_PACKETS)
				break;
			if (length>MEMPACKET_MAX_VARS*2+1)
			{
				c[0]=ACIMT_UPDATEVARPACKET+packetSelect;
				c[1]=ACI_ACK_PACKET_TOO_LONG;
				aciTxSendPacket(ACIMT_ACK,&c[0],2);
				break;
			}

			for (i=0;i<MEMPACKET_MAX_VARS;i++)
			{
				aciVarPacketSelect[packetSelect][i]=ID_NONE;
				aciVarPacketPtrList[packetSelect][i]=NULL;
				aciVarPacketTypeList[packetSelect][i]=0;
			}
			aciVarPacketMagicCode[packetSelect]=aciRxDataBuffer[0];
			memcpy(&aciVarPacketSelect[packetSelect],&aciRxDataBuffer[1],length-1);
			aciVarPacketSelectLength[packetSelect]=(length-1)/2;
			aciVarPacketContentBufferLength[packetSelect] = aciVarPacketSelectLength[packetSelect];
			aciVarPacketUpdated[packetSelect]=1;
			c[0]=ACIMT_UPDATEVARPACKET+packetSelect;
			c[1]=ACI_ACK_OK;
			aciTxSendPacket(ACIMT_ACK,&c[0],2);

		break;

	case ACIMT_REQUESTCMDTABLEENTRIES:
		for (i=0;i<length/2;i++)
		{
			unsigned short selectedId;
			unsigned char  idFound=0;

			selectedId=(aciRxDataBuffer[i*2+1]<<8)|aciRxDataBuffer[i*2];
			//determine no of entries in var table
			for(k=0;k<aciListCmdCount;k++) {
					if (selectedId==aciListCmd[k].id)
					{
						idFound=1;
						break;
					}
			}
			if ((idFound))
				{
					//before we send the data, the strings have to be copied from flash to memory
					struct ACI_MEM_TABLE_ENTRY_WITH_STRINGS tableEntry;

					if (strlen(aciListCmd[k].name)>MAX_NAME_LENGTH)
					{
						memcpy(&(tableEntry.name[0]),aciListCmd[k].name,MAX_NAME_LENGTH);
						tableEntry.name[MAX_NAME_LENGTH-1]=0;
					} else
						strcpy(&(tableEntry.name[0]),aciListCmd[k].name);

					if (strlen(aciListCmd[k].description)>MAX_DESC_LENGTH)
					{
						memcpy(&(tableEntry.description[0]),aciListCmd[k].description,MAX_NAME_LENGTH);
						tableEntry.description[MAX_DESC_LENGTH-1]=0;
					}else
						strcpy(&(tableEntry.description[0]),aciListCmd[k].description);

					if (strlen(aciListCmd[k].unit)>MAX_UNIT_LENGTH)
					{
						memcpy(&(tableEntry.unit[0]),aciListCmd[k].unit,MAX_UNIT_LENGTH);
						tableEntry.unit[MAX_UNIT_LENGTH-1]=0;
					}else
						strcpy(&(tableEntry.unit[0]),aciListCmd[k].unit);

					tableEntry.id=aciListCmd[k].id;
					tableEntry.varType=aciListCmd[k].varType;
					tableEntry.ptrToVar=NULL;
					aciTxSendPacket(ACIMT_SENDCMDTABLEENTRY,&tableEntry,sizeof (struct ACI_MEM_TABLE_ENTRY_WITH_STRINGS)-sizeof(tableEntry.ptrToVar));

				}else
					aciTxSendPacket(ACIMT_SENDCMDTABLEENTRYINVALID,&selectedId,2);

		}

	break;
	case ACIMT_GETCMDTABLEINFO:
	{
		unsigned short idList[aciListCmdCount*2+2];
		unsigned short cnt=1;

		idList[0]=aciListCmdCount;

		for(k=0;k<aciListCmdCount;k++) {
			idList[cnt++]=aciListCmd[k].id;
		}
		//send no of entries
		aciTxSendPacket(ACIMT_SENDCMDTABLEINFO,&idList[0],aciListCmdCount*2+2);
	}
	break;
	case ACIMT_UPDATECMDPACKET:
			packetSelect=messagetype-ACIMT_UPDATECMDPACKET;
			if (packetSelect>=MAX_VAR_PACKETS)
				break;
			if (length>MEMPACKET_MAX_VARS*2+1)
			{
				c[0]=ACIMT_UPDATECMDPACKET+packetSelect;
				c[1]=ACI_ACK_PACKET_TOO_LONG;
				aciTxSendPacket(ACIMT_ACK,&c[0],2);
				break;
			}

			aciCmdPacketMagicCode[packetSelect]=aciRxDataBuffer[0];
			aciCmdPacketWithACK[packetSelect]=aciRxDataBuffer[1];
			memcpy(&aciCmdPacketSelect[packetSelect], &aciRxDataBuffer[2],length - 2);
			short cnta = 0;
			for (i = 0; i < (length - 2) / 2; i++) {
				for(k=0;k<aciListCmdCount;k++) {
					if (aciListCmd[k].id
							== aciCmdPacketSelect[packetSelect][i]) {
						cnta += aciListCmd[k].varType >> 2;
						break;
					}
				}

			}
	     	if(cnta==0) break;
			aciCmdPacketContentBufferLength[packetSelect] = cnta;
			aciCmdPacketSelectLength[packetSelect]=(length-2)/2;
			c[0]=ACIMT_UPDATECMDPACKET+packetSelect;
			c[1]=ACI_ACK_OK;
			aciTxSendPacket(ACIMT_ACK,&c[0],2);

		break;
	case ACIMT_UPDATEPARAMPACKET:

				packetSelect=messagetype-ACIMT_UPDATEPARAMPACKET;
				unsigned char temp_buffer[MEMPACKET_MAX_VARS*16];
				if (packetSelect>=MAX_VAR_PACKETS)
					break;
				if (length>MEMPACKET_MAX_VARS*2+1)
				{
					c[0]=ACIMT_UPDATEPARAMPACKET+packetSelect;
					c[1]=ACI_ACK_PACKET_TOO_LONG;
					aciTxSendPacket(ACIMT_ACK,&c[0],2);
					break;
				}

				aciParPacketMagicCode[packetSelect]=aciRxDataBuffer[0];
				memcpy(&aciParPacketSelect[packetSelect],&aciRxDataBuffer[1],length-1);

				temp_buffer[0]=ACIMT_UPDATEPARAMPACKET+packetSelect;
				temp_buffer[1]=ACI_ACK_OK;
				short cunt = 0;
				for (i = 0; i < (length - 1) / 2; i++) {
					for (k=0;k<aciListParCount;k++) {
						if (aciListPar[k].id == aciParPacketSelect[packetSelect][i]) {
							memcpy(&temp_buffer[cunt+2],aciListPar[k].ptrToVar,aciListPar[k].varType >> 2);
							cunt += aciListPar[k].varType >> 2;
							break;
						}
					}
				}
				aciParPacketContentBufferLength[packetSelect]=cunt;
				aciParPacketSelectLength[packetSelect]=(length-1)/2;
//				c[0]=ACIMT_UPDATEPARAMPACKET+packetSelect;
//				c[1]=ACI_ACK_OK;
//				aciTxSendPacket(ACI_DBG,&temp_buffer[2],2);
//				aciTxSendPacket(ACI_DBG,&temp_buffer[4],2);
				aciTxSendPacket(ACIMT_ACK,&temp_buffer[0],2+cunt);

			break;

    case ACIMT_CMDPACKET:
         //check magic code to see that the packet fits the desired configuration

         packetSelect=messagetype-ACIMT_CMDPACKET;
//     	aciTxSendPacket(ACI_DBG, &aciCmdPacketContentBufferLength[packetSelect], 2);
//     	aciTxSendPacket(ACI_DBG, &length, 2);
         if (packetSelect>=MAX_VAR_PACKETS)
            break;
         if (((aciCmdPacketContentBufferLength[packetSelect]==length-1))) //aciCmdPacketMagicCode[packetSelect]==aciRxDataBuffer[0]) &&
         {
        	memcpy(&aciCmdPacketContentBuffer[packetSelect][0],&aciRxDataBuffer[1],length-1);
        	aciCmdPacketReceived[packetSelect]=1;
			if (aciCmdPacketWithACK[packetSelect]) {
				c[0] = ACIMT_CMDACK + packetSelect;
				aciTxSendPacket(ACIMT_ACK, &c[0], 1);
			}
			aciCmdPacketContentBufferValid[packetSelect] = 1;
			aciCmdPacketContentBufferInvalidCnt[packetSelect] = 0;

		} else {
			aciCmdPacketContentBufferValid[packetSelect] = 0;
			aciCmdPacketContentBufferInvalidCnt[packetSelect]++;
         }
    break;

    // Parameter
    case ACIMT_REQUESTPARAMTABLEENTRIES:
    		for (i=0;i<length/2;i++)
    		{
    			unsigned short selectedId;
    			unsigned char  idFound=0;
    			k=0;

    			selectedId=(aciRxDataBuffer[i*2+1]<<8)|aciRxDataBuffer[i*2];
    			//determine no of entries in param table
    			for(k=0;k<aciListParCount;k++) {
    							if (selectedId==aciListPar[k].id)
    							{
    								idFound=1;
    								break;
    							}
    						}
    			if ((idFound))
    				{
    					//before we send the data, the strings have to be copied from flash to memory
    					struct ACI_MEM_TABLE_ENTRY_WITH_STRINGS tableEntry;

    					if (strlen(aciListPar[k].name)>MAX_NAME_LENGTH)
    					{
    						memcpy(&(tableEntry.name[0]),aciListPar[k].name,MAX_NAME_LENGTH);
    						tableEntry.name[MAX_NAME_LENGTH-1]=0;
    					} else
    						strcpy(&(tableEntry.name[0]),aciListPar[k].name);

    					if (strlen(aciListPar[k].description)>MAX_DESC_LENGTH)
    					{
    						memcpy(&(tableEntry.description[0]),aciListPar[k].description,MAX_NAME_LENGTH);
    						tableEntry.description[MAX_DESC_LENGTH-1]=0;
    					} else
    						strcpy(&(tableEntry.description[0]),aciListPar[k].description);

    					if (strlen(aciListPar[k].unit)>MAX_UNIT_LENGTH)
    					{
    						memcpy(&(tableEntry.unit[0]),aciListPar[k].unit,MAX_UNIT_LENGTH);
    						tableEntry.unit[MAX_UNIT_LENGTH-1]=0;
    					}else
    						strcpy(&(tableEntry.unit[0]),aciListPar[k].unit);

    					tableEntry.id=aciListPar[k].id;
    					tableEntry.varType=aciListPar[k].varType;
    					tableEntry.ptrToVar=NULL;
    					aciTxSendPacket(ACIMT_SENDPARAMTABLEENTRY,&tableEntry,sizeof (struct ACI_MEM_TABLE_ENTRY_WITH_STRINGS)-sizeof(tableEntry.ptrToVar));

    				}else
    					aciTxSendPacket(ACIMT_SENDPARAMTABLEENTRYINVALID,&selectedId,2);

    		}

    	break;
    	case ACIMT_GETPARAMTABLEINFO:
    	{
    		unsigned short idList[aciListParCount*2+2];
    		unsigned short cnt=1;
    		k = 0;

    		//determine no of entries in cmd table
    		idList[0]=aciListParCount;

    		for(k=0;k<aciListParCount;k++)  {
    			idList[cnt++]=aciListPar[k].id;
    		}

    		//send no of entries
    		aciTxSendPacket(ACIMT_SENDPARAMTABLEINFO,&idList[0],aciListParCount*2+2);

    	}
    	break;
    	case ACIMT_PARAM:
    		/* FOR ONLY ONE PARAMETER ID */
		if (length == 2) {
			unsigned short id;
			unsigned char sendbuffer[30];
			unsigned char newlen = 0;
			k = 0;
			id = (aciRxDataBuffer[1] << 8) | aciRxDataBuffer[0];
			//determine no of entries in cmd table
			for(k=0;k<aciListParCount;k++) {
				if(aciListPar[k].id==id)
				{
					newlen=(aciListPar[k].varType>>2)+2;
					memcpy(&sendbuffer[0], &id, 2);
					memcpy(&sendbuffer[2], aciListPar[k].ptrToVar, newlen-2);
					break;
				}
			}

			if (newlen==0) {
				sendbuffer[0]=0x00;
				aciTxSendPacket(ACIMT_PARAM, &sendbuffer[0], 1);
				break;
			}
			aciTxSendPacket(ACIMT_PARAM, &sendbuffer[0], newlen);
		}
		break;


    	case ACIMT_PARAMPACKET:
    		//check magic code to see that the packet fits the desired configuration
    		packetSelect=messagetype-ACIMT_PARAMPACKET;
    		if (packetSelect>=MAX_VAR_PACKETS)
    			break;
    		if ((aciParPacketMagicCode[packetSelect]==aciRxDataBuffer[0])) // && (aciParPacketContentBufferLength[packetSelect]==length-1))
    		{
    			memcpy(&aciParPacketContentBuffer[packetSelect][0],&aciRxDataBuffer[1],length-1);
    			aciParamPacketReceived[packetSelect]=1;
    			c[0]=ACIMT_PARAMPACKET+packetSelect;
    			aciTxSendPacket(ACIMT_ACK,&c[0],1);
    			aciParPacketContentBufferValid[packetSelect] = 1;
    			aciParPacketContentBufferInvalidCnt[packetSelect] = 0;
    		}
    		else {
    			aciParPacketContentBufferValid[packetSelect] = 0;
    			aciParPacketContentBufferInvalidCnt[packetSelect]++;
    		}
    		break;

	case ACIMT_CHANGEPACKETRATE:
		aciInhibitPacketTransmission=0;

		if (length==sizeof(aciVarPacketTransmissionRate))
		{
			for(i=0;i<(sizeof(aciVarPacketTransmissionRate)/2);i++) {
				aciVarPacketTransmissionRate[i]=(aciRxDataBuffer[i*2+1]<<8) | (aciRxDataBuffer[i*2]);
			}
		}
	break;
	case ACIMT_GETPACKETRATE:
		aciTxSendPacket(ACIMT_PACKETRATEINFO,&aciVarPacketTransmissionRate[0],sizeof(aciVarPacketTransmissionRate));
	break;
	case ACIMT_HEARBEAT:
		aciInhibitPacketTransmission=0;
		aciHeartBeatCnt=0;
	break;
	case ACIMT_GETHEARTBEATTIMEOUT:
		aciTxSendPacket(ACIMT_SENDHEARBEATTIMEOUT,&aciHeartBeatTimeout,2);
	break;
	case ACIMT_SETHEARTBEATTIMEOUT:
		if (length==2)
			memcpy(&aciHeartBeatTimeout,&aciRxDataBuffer[0],2);
	break;
	case ACIMT_MAGICCODES:
		{
			unsigned char temp_buffer[12];
			memcpy(&temp_buffer[0], &aciMagicCodeVar,2);
			memcpy(&temp_buffer[2], &aciMagicCodeCmd,2);
			memcpy(&temp_buffer[4], &aciMagicCodePar,2);
			memcpy(&temp_buffer[6], &aciListVarCount,2);
			memcpy(&temp_buffer[8], &aciListCmdCount,2);
			memcpy(&temp_buffer[10], &aciListParCount,2);
			aciTxSendPacket(ACIMT_MAGICCODES,&temp_buffer[0],12);
		}
		break;
	case ACIMT_RESETREMOTE:
		//reset var packet content
		for (z=0;z<MAX_VAR_PACKETS;z++)
			{
				for (i=0;i<MEMPACKET_MAX_VARS;i++)
				{
					aciVarPacketSelect[z][i]=ID_NONE;
					aciVarPacketPtrList[z][i]=NULL;
					aciVarPacketTypeList[z][i]=0;
				}
				aciVarPacketMagicCode[z]=0;
				aciVarPacketSelectLength[z]=0;
			}
		aciInhibitPacketTransmission=0;
		aciHeartBeatCnt=0;

	break;
	case ACIMT_SAVEPARAM:
		if (aciSaveParaCallback) {
			aciSaveParaCallback();
			aciParamSaveIt = 1;
		}
		break;

	case ACIMT_LOADPARAM:
		if (aciReadParafromFlashCallback) {
			output = aciReadParafromFlashCallback();
			aciTxSendPacket(ACIMT_LOADPARAM, &output, 2);
		}
		break;

	case ACIMT_SINGLESEND: // ACK
		//if(length>0) {
			i_single = (aciRxDataBuffer[1]<<8)|aciRxDataBuffer[0];
			i_single=i_single-1;
			if(i<MAX_VARIABLE_LIST) aciSendSingleStatus[i_single]=0;
		//}
		break;

	case ACIMT_SINGLEREQ:
		if(length>1) {
			char idFound=0;
			unsigned char temp_buffer[512];

			i_single = (aciRxDataBuffer[1]<<8)|aciRxDataBuffer[0];
			for(k=0;k<aciListVarCount;k++) {
				if (i_single==aciListVar[k].id)
				{
					idFound=1;
					break;
				}
			}
//
			if (idFound)
			{
				memcpy(&temp_buffer[0],&(aciListVar[k].id),2);
				memcpy(&temp_buffer[2],&(aciListVar[k].varType),1);
				memcpy(&temp_buffer[3],aciListVar[k].ptrToVar, (aciListVar[k].varType)>>2);
				aciTxSendPacket(ACIMT_SINGLEREQ,&temp_buffer[0],3+((aciListVar[k].varType)>>2));
//
			}
//			else
//				aciTxSendPacket(ACIMT_SENDVARTABLEENTRYINVALID,&selectedId,2);
		}
		break;
	}
}

void aciReceiveHandler(unsigned char rxByte)
{
	static unsigned char aciRxState=ARS_IDLE;
	static unsigned char aciRxMessageType;
	static unsigned short aciRxLength;
	static unsigned short aciRxCrc;
	static unsigned short aciRxReceivedCrc;


	switch (aciRxState)
	{
	case ARS_IDLE:
		if (rxByte=='!')
			aciRxState=ARS_STARTBYTE1;
		break;
	case ARS_STARTBYTE1:
		if (rxByte=='#')
			aciRxState=ARS_STARTBYTE2;
		else
			aciRxState=ARS_IDLE;

		break;
	case ARS_STARTBYTE2:
		if (rxByte=='!')
			aciRxState=ARS_MESSAGETYPE;
		else
			aciRxState=ARS_IDLE;
		break;
	case ARS_MESSAGETYPE:
		aciRxMessageType=rxByte;
		aciRxCrc=0xff;
		aciRxCrc=aciCrcUpdate(aciRxCrc,rxByte);
		aciRxState=ARS_LENGTH1;

		break;
	case ARS_LENGTH1:
		aciRxLength=rxByte;
		aciRxCrc=aciCrcUpdate(aciRxCrc,rxByte);
		aciRxState=ARS_LENGTH2;
		break;
	case ARS_LENGTH2:
		aciRxLength|=rxByte<<8;
		if (aciRxLength>ACI_RX_BUFFER_SIZE)
			aciRxState=ARS_IDLE;
		else
		{
			aciRxCrc=aciCrcUpdate(aciRxCrc,rxByte);
			aciRxDataCnt=0;
			if (aciRxLength)
				aciRxState=ARS_DATA;
			else
				aciRxState=ARS_CRC1;
		}
		break;
	case ARS_DATA:
		aciRxCrc=aciCrcUpdate(aciRxCrc,rxByte);
		aciRxDataBuffer[aciRxDataCnt++]=rxByte;
		if (aciRxDataCnt==aciRxLength)
			aciRxState=ARS_CRC1;
		break;
	case ARS_CRC1:
		aciRxReceivedCrc=rxByte;
		aciRxState=ARS_CRC2;
		break;
	case ARS_CRC2:
		aciRxReceivedCrc|=rxByte<<8;
		if (aciRxReceivedCrc==aciRxCrc)
		{
			aciRxHandleMessage(aciRxMessageType,aciRxLength);
		}
		aciRxState=ARS_IDLE;

		break;

	}

}
/*
 *
 * ACI TX Ringbuffer
 *
 */

void aciSetStartTxCallback(void (*aciStartTxCallback_func)(unsigned char))
{
	aciStartTxCallback=aciStartTxCallback_func;
    33e0:	e59f3004 	ldr	r3, [pc, #4]	; 33ec <.text+0x33ec>
    33e4:	e5830000 	str	r0, [r3]
}
    33e8:	e12fff1e 	bx	lr
    33ec:	40004a60 	andmi	r4, r0, r0, ror #20

000033f0 <aciTxRingBufferReset>:


void aciTxSendPacket(unsigned char aciMessageType, void * data, unsigned short cnt)
{
	unsigned char startstring[3] = { '!', '#', '!' };
	unsigned short crc = 0xFF;

	if (cnt + 10 >= aciTxRingBufferGetFreeSpace())
		return;

	//add header to ringbuffer
	aciTxRingBufferAddData(&startstring, 3);

	//add message type to ringbuffer
	aciTxRingBufferAddData(&aciMessageType, 1);
	crc=aciUpdateCrc16(crc,&aciMessageType,1);

	//add data size to ringbuffer
	aciTxRingBufferAddData(&cnt, 2);
	crc=aciUpdateCrc16(crc,&cnt,2);

	aciTxRingBufferAddData(data,cnt);
	crc=aciUpdateCrc16(crc,data,cnt);

	//add CRC to ringbuffer
	aciTxRingBufferAddData(&crc, 2);

}

void aciTxRingBufferReset(void)
{
	aciTxRingBufferWritePtr=0;
    33f0:	e59f3010 	ldr	r3, [pc, #16]	; 3408 <.text+0x3408>
	aciTxRingBufferReadPtr=0;
    33f4:	e59f2010 	ldr	r2, [pc, #16]	; 340c <.text+0x340c>
    33f8:	e3a01000 	mov	r1, #0	; 0x0
    33fc:	e1c310b0 	strh	r1, [r3]
    3400:	e5c21000 	strb	r1, [r2]
}
    3404:	e12fff1e 	bx	lr
    3408:	40000e54 	andmi	r0, r0, r4, asr lr
    340c:	40000e56 	andmi	r0, r0, r6, asr lr

00003410 <aciTxRingBufferGetFreeSpace>:

unsigned short aciTxRingBufferGetFreeSpace(void)
{

	if (aciTxRingBufferWritePtr>=aciTxRingBufferReadPtr)
    3410:	e59f3030 	ldr	r3, [pc, #48]	; 3448 <.text+0x3448>
    3414:	e59f2030 	ldr	r2, [pc, #48]	; 344c <.text+0x344c>
    3418:	e5d30000 	ldrb	r0, [r3]
    341c:	e1d210b0 	ldrh	r1, [r2]
		return (ACI_TX_RINGBUFFER_SIZE-aciTxRingBufferWritePtr+aciTxRingBufferReadPtr-1);
    3420:	e0613000 	rsb	r3, r1, r0
	else
		return (aciTxRingBufferReadPtr-aciTxRingBufferWritePtr-1);
    3424:	e0612000 	rsb	r2, r1, r0
    3428:	e283309f 	add	r3, r3, #159	; 0x9f
    342c:	e2422001 	sub	r2, r2, #1	; 0x1
    3430:	e1500001 	cmp	r0, r1
    3434:	e1a03803 	mov	r3, r3, lsl #16
    3438:	e1a02802 	mov	r2, r2, lsl #16
    343c:	e1a00823 	mov	r0, r3, lsr #16
    3440:	81a00822 	movhi	r0, r2, lsr #16


}
    3444:	e12fff1e 	bx	lr
    3448:	40000e56 	andmi	r0, r0, r6, asr lr
    344c:	40000e54 	andmi	r0, r0, r4, asr lr

00003450 <aciTxRingBufferByteAvailable>:

void aciTxRingBufferAddData(void * ptr, unsigned short size)
{
        unsigned char * ptrToChr=(unsigned char *)ptr;
        unsigned char triggerSend=0;

     if (!size)
    	 return;
	if (aciTxRingBufferGetFreeSpace()<size)
		return;

	if (aciTxRingBufferGetFreeSpace()==(ACI_TX_RINGBUFFER_SIZE-1))
		triggerSend=1;

	//check if data fits in without overflow of the write pointer
	if (ACI_TX_RINGBUFFER_SIZE-aciTxRingBufferWritePtr>size)
	{
		//it does. Copy everything at ones
		memcpy(&aciTxRingBuffer[aciTxRingBufferWritePtr],ptrToChr,size);
		aciTxRingBufferWritePtr+=size;
	}  else  {
		//it does not. We need two steps
		//copy to the end of the buffer
		memcpy(&aciTxRingBuffer[aciTxRingBufferWritePtr],ptrToChr,ACI_TX_RINGBUFFER_SIZE-aciTxRingBufferWritePtr);
                memcpy(&aciTxRingBuffer[0],ptrToChr+(ACI_TX_RINGBUFFER_SIZE-aciTxRingBufferWritePtr),size-(ACI_TX_RINGBUFFER_SIZE-aciTxRingBufferWritePtr));

		//increase and overflow correctly
		aciTxRingBufferWritePtr+=size;
		aciTxRingBufferWritePtr%=ACI_TX_RINGBUFFER_SIZE;

	}

	if ((triggerSend) && (aciStartTxCallback))
	{
		//get one byte from ringbuffer
		unsigned char byte=aciTxRingBufferGetNextByte();
		aciStartTxCallback(byte);
	}
}

unsigned char aciTxRingBufferByteAvailable(void)
{
    3450:	e52de004 	str	lr, [sp, #-4]!
	if (aciTxRingBufferGetFreeSpace()==ACI_TX_RINGBUFFER_SIZE-1)
    3454:	ebffffed 	bl	3410 <aciTxRingBufferGetFreeSpace>
		return 0;
	else
		return 1;
}
    3458:	e250009f 	subs	r0, r0, #159	; 0x9f
    345c:	13a00001 	movne	r0, #1	; 0x1
    3460:	e49de004 	ldr	lr, [sp], #4
    3464:	e12fff1e 	bx	lr

00003468 <aciTxRingBufferGetNextByte>:

unsigned char aciTxRingBufferGetNextByte(void)
{
    3468:	e52de004 	str	lr, [sp, #-4]!

	unsigned char byte;

	if (!aciTxRingBufferByteAvailable())
    346c:	ebfffff7 	bl	3450 <aciTxRingBufferByteAvailable>
    3470:	e3500000 	cmp	r0, #0	; 0x0
		return 0;

	byte=aciTxRingBuffer[aciTxRingBufferReadPtr];
    3474:	e59fc038 	ldr	ip, [pc, #56]	; 34b4 <.text+0x34b4>
    3478:	0a00000b 	beq	34ac <aciTxRingBufferGetNextByte+0x44>
    347c:	e5dc0000 	ldrb	r0, [ip]
	aciTxRingBufferReadPtr++;
	aciTxRingBufferReadPtr%=ACI_TX_RINGBUFFER_SIZE;
    3480:	e59f2030 	ldr	r2, [pc, #48]	; 34b8 <.text+0x34b8>
    3484:	e2801001 	add	r1, r0, #1	; 0x1
    3488:	e20110ff 	and	r1, r1, #255	; 0xff
    348c:	e083e192 	umull	lr, r3, r2, r1
    3490:	e1a033a3 	mov	r3, r3, lsr #7
    3494:	e0833103 	add	r3, r3, r3, lsl #2
    3498:	e0411283 	sub	r1, r1, r3, lsl #5
    349c:	e59f3018 	ldr	r3, [pc, #24]	; 34bc <.text+0x34bc>
    34a0:	e7d32000 	ldrb	r2, [r3, r0]
    34a4:	e5cc1000 	strb	r1, [ip]

	return byte;
    34a8:	e1a00002 	mov	r0, r2
}
    34ac:	e49de004 	ldr	lr, [sp], #4
    34b0:	e12fff1e 	bx	lr
    34b4:	40000e56 	andmi	r0, r0, r6, asr lr
    34b8:	cccccccd 	stcgtl	12, cr12, [ip], {205}
    34bc:	40003c2c 	andmi	r3, r0, ip, lsr #24

000034c0 <aciCrcUpdate>:

/*
 *
 * ACI Helper functions
 *
 *
 */

unsigned short aciCrcUpdate (unsigned short crc, unsigned char data)
     {
    34c0:	e1a00800 	mov	r0, r0, lsl #16
         data ^= (crc & 0xff);
    34c4:	e0211820 	eor	r1, r1, r0, lsr #16
    34c8:	e20110ff 	and	r1, r1, #255	; 0xff
         data ^= data << 4;
    34cc:	e0211201 	eor	r1, r1, r1, lsl #4
    34d0:	e20110ff 	and	r1, r1, #255	; 0xff

         return ((((unsigned short )data << 8) | ((crc>>8)&0xff)) ^ (unsigned char )(data >> 4)
    34d4:	e1a03181 	mov	r3, r1, lsl #3
    34d8:	e1a00c20 	mov	r0, r0, lsr #24
    34dc:	e0233221 	eor	r3, r3, r1, lsr #4
    34e0:	e1800401 	orr	r0, r0, r1, lsl #8
                 ^ ((unsigned short )data << 3));
     }
    34e4:	e0200003 	eor	r0, r0, r3
    34e8:	e12fff1e 	bx	lr

000034ec <aciUpdateCrc16>:

unsigned short aciUpdateCrc16(unsigned short crc, void * data, unsigned short cnt)
{
    34ec:	e1a02802 	mov	r2, r2, lsl #16
    34f0:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    34f4:	e1a06822 	mov	r6, r2, lsr #16
    34f8:	e1a00800 	mov	r0, r0, lsl #16
	int i=0;
	unsigned short crcNew=crc;
	unsigned char * chrData=(unsigned char *)data;

	for (i=0;i<cnt;i++)
    34fc:	e3560000 	cmp	r6, #0	; 0x0
    3500:	e1a05001 	mov	r5, r1
    3504:	e1a00820 	mov	r0, r0, lsr #16
    3508:	da000005 	ble	3524 <aciUpdateCrc16+0x38>
    350c:	e3a04000 	mov	r4, #0	; 0x0
		crcNew=aciCrcUpdate(crcNew,chrData[i]);
    3510:	e7d41005 	ldrb	r1, [r4, r5]
    3514:	e2844001 	add	r4, r4, #1	; 0x1
    3518:	ebffffe8 	bl	34c0 <aciCrcUpdate>
    351c:	e1560004 	cmp	r6, r4
    3520:	1afffffa 	bne	3510 <aciUpdateCrc16+0x24>

	return crcNew;
}
    3524:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
    3528:	e12fff1e 	bx	lr

0000352c <aciPublishParameterInt>:
    352c:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3530:	e59f5194 	ldr	r5, [pc, #404]	; 36cc <.text+0x36cc>
    3534:	e595e000 	ldr	lr, [r5]
    3538:	e59f5190 	ldr	r5, [pc, #400]	; 36d0 <.text+0x36d0>
    353c:	e08ec18e 	add	ip, lr, lr, lsl #3
    3540:	e24dd048 	sub	sp, sp, #72	; 0x48
    3544:	e08ec08c 	add	ip, lr, ip, lsl #1
    3548:	e08c4005 	add	r4, ip, r5
    354c:	e59d706c 	ldr	r7, [sp, #108]
    3550:	e58dc03c 	str	ip, [sp, #60]
    3554:	e35e0032 	cmp	lr, #50	; 0x32
    3558:	e1a0cc23 	mov	ip, r3, lsr #24
    355c:	e1a0e423 	mov	lr, r3, lsr #8
    3560:	e1a05003 	mov	r5, r3
    3564:	e1a03823 	mov	r3, r3, lsr #16
    3568:	e59d8070 	ldr	r8, [sp, #112]
    356c:	e58dc030 	str	ip, [sp, #48]
    3570:	e58de038 	str	lr, [sp, #56]
    3574:	e1a0cc20 	mov	ip, r0, lsr #24
    3578:	e1a0e420 	mov	lr, r0, lsr #8
    357c:	e58d3034 	str	r3, [sp, #52]
    3580:	e1a03820 	mov	r3, r0, lsr #16
    3584:	e58dc00c 	str	ip, [sp, #12]
    3588:	e58de014 	str	lr, [sp, #20]
    358c:	e1a0cc27 	mov	ip, r7, lsr #24
    3590:	e1a0e427 	mov	lr, r7, lsr #8
    3594:	e58d3010 	str	r3, [sp, #16]
    3598:	e1a03827 	mov	r3, r7, lsr #16
    359c:	e58dc024 	str	ip, [sp, #36]
    35a0:	e58de02c 	str	lr, [sp, #44]
    35a4:	e58d3028 	str	r3, [sp, #40]
    35a8:	e1a0cc28 	mov	ip, r8, lsr #24
    35ac:	e1a0e428 	mov	lr, r8, lsr #8
    35b0:	e1a03828 	mov	r3, r8, lsr #16
    35b4:	e1cd24b0 	strh	r2, [sp, #64]
    35b8:	e5cd1044 	strb	r1, [sp, #68]
    35bc:	e284b00c 	add	fp, r4, #12	; 0xc
    35c0:	e284a004 	add	sl, r4, #4	; 0x4
    35c4:	e2849008 	add	r9, r4, #8	; 0x8
    35c8:	e3a02002 	mov	r2, #2	; 0x2
    35cc:	e28d1040 	add	r1, sp, #64	; 0x40
    35d0:	e1a06000 	mov	r6, r0
    35d4:	e58dc018 	str	ip, [sp, #24]
    35d8:	e58de020 	str	lr, [sp, #32]
    35dc:	e58d301c 	str	r3, [sp, #28]
    35e0:	0a000036 	beq	36c0 <aciPublishParameterInt+0x194>
    35e4:	e5ddc040 	ldrb	ip, [sp, #64]
    35e8:	e5dde041 	ldrb	lr, [sp, #65]
    35ec:	e58dc008 	str	ip, [sp, #8]
    35f0:	e5dd3044 	ldrb	r3, [sp, #68]
    35f4:	e59fc0d8 	ldr	ip, [pc, #216]	; 36d4 <.text+0x36d4>
    35f8:	e88d4008 	stmia	sp, {r3, lr}
    35fc:	e1dc00b0 	ldrh	r0, [ip]
    3600:	e59de03c 	ldr	lr, [sp, #60]
    3604:	e59dc008 	ldr	ip, [sp, #8]
    3608:	e59f30c0 	ldr	r3, [pc, #192]	; 36d0 <.text+0x36d0>
    360c:	e7cec003 	strb	ip, [lr, r3]
    3610:	e59de004 	ldr	lr, [sp, #4]
    3614:	e5c4e001 	strb	lr, [r4, #1]
    3618:	e59d3000 	ldr	r3, [sp]
    361c:	e5c4300e 	strb	r3, [r4, #14]
    3620:	e59dc038 	ldr	ip, [sp, #56]
    3624:	e5c4c003 	strb	ip, [r4, #3]
    3628:	e59de034 	ldr	lr, [sp, #52]
    362c:	e5c4e004 	strb	lr, [r4, #4]
    3630:	e59d3030 	ldr	r3, [sp, #48]
    3634:	e5c45002 	strb	r5, [r4, #2]
    3638:	e5c43005 	strb	r3, [r4, #5]
    363c:	e59d5024 	ldr	r5, [sp, #36]
    3640:	e5ca5005 	strb	r5, [sl, #5]
    3644:	e59dc02c 	ldr	ip, [sp, #44]
    3648:	e5cac003 	strb	ip, [sl, #3]
    364c:	e59de028 	ldr	lr, [sp, #40]
    3650:	e5ca7002 	strb	r7, [sl, #2]
    3654:	e5cae004 	strb	lr, [sl, #4]
    3658:	e59d3018 	ldr	r3, [sp, #24]
    365c:	e5c93005 	strb	r3, [r9, #5]
    3660:	e59d5020 	ldr	r5, [sp, #32]
    3664:	e5c95003 	strb	r5, [r9, #3]
    3668:	e59dc01c 	ldr	ip, [sp, #28]
    366c:	e5c9c004 	strb	ip, [r9, #4]
    3670:	e5c98002 	strb	r8, [r9, #2]
    3674:	e59de00c 	ldr	lr, [sp, #12]
    3678:	e5cbe006 	strb	lr, [fp, #6]
    367c:	e59d3014 	ldr	r3, [sp, #20]
    3680:	e5cb3004 	strb	r3, [fp, #4]
    3684:	e59d5010 	ldr	r5, [sp, #16]
    3688:	e5cb6003 	strb	r6, [fp, #3]
    368c:	e5cb5005 	strb	r5, [fp, #5]
    3690:	ebffff95 	bl	34ec <aciUpdateCrc16>
    3694:	e59fc038 	ldr	ip, [pc, #56]	; 36d4 <.text+0x36d4>
    3698:	e3a02001 	mov	r2, #1	; 0x1
    369c:	e28d1044 	add	r1, sp, #68	; 0x44
    36a0:	e1cc00b0 	strh	r0, [ip]
    36a4:	ebffff90 	bl	34ec <aciUpdateCrc16>
    36a8:	e59fe01c 	ldr	lr, [pc, #28]	; 36cc <.text+0x36cc>
    36ac:	e59e3000 	ldr	r3, [lr]
    36b0:	e59f201c 	ldr	r2, [pc, #28]	; 36d4 <.text+0x36d4>
    36b4:	e2833001 	add	r3, r3, #1	; 0x1
    36b8:	e1c200b0 	strh	r0, [r2]
    36bc:	e58e3000 	str	r3, [lr]
    36c0:	e28dd048 	add	sp, sp, #72	; 0x48
    36c4:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    36c8:	e12fff1e 	bx	lr
    36cc:	40000e14 	andmi	r0, r0, r4, lsl lr
    36d0:	40002800 	andmi	r2, r0, r0, lsl #16
    36d4:	4000001e 	andmi	r0, r0, lr, lsl r0

000036d8 <aciPublishCommandInt>:
    36d8:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    36dc:	e59f5194 	ldr	r5, [pc, #404]	; 3878 <.text+0x3878>
    36e0:	e595e000 	ldr	lr, [r5]
    36e4:	e59f5190 	ldr	r5, [pc, #400]	; 387c <.text+0x387c>
    36e8:	e08ec18e 	add	ip, lr, lr, lsl #3
    36ec:	e24dd048 	sub	sp, sp, #72	; 0x48
    36f0:	e08ec08c 	add	ip, lr, ip, lsl #1
    36f4:	e08c4005 	add	r4, ip, r5
    36f8:	e59d706c 	ldr	r7, [sp, #108]
    36fc:	e58dc03c 	str	ip, [sp, #60]
    3700:	e35e0032 	cmp	lr, #50	; 0x32
    3704:	e1a0cc23 	mov	ip, r3, lsr #24
    3708:	e1a0e423 	mov	lr, r3, lsr #8
    370c:	e1a05003 	mov	r5, r3
    3710:	e1a03823 	mov	r3, r3, lsr #16
    3714:	e59d8070 	ldr	r8, [sp, #112]
    3718:	e58dc030 	str	ip, [sp, #48]
    371c:	e58de038 	str	lr, [sp, #56]
    3720:	e1a0cc20 	mov	ip, r0, lsr #24
    3724:	e1a0e420 	mov	lr, r0, lsr #8
    3728:	e58d3034 	str	r3, [sp, #52]
    372c:	e1a03820 	mov	r3, r0, lsr #16
    3730:	e58dc00c 	str	ip, [sp, #12]
    3734:	e58de014 	str	lr, [sp, #20]
    3738:	e1a0cc27 	mov	ip, r7, lsr #24
    373c:	e1a0e427 	mov	lr, r7, lsr #8
    3740:	e58d3010 	str	r3, [sp, #16]
    3744:	e1a03827 	mov	r3, r7, lsr #16
    3748:	e58dc024 	str	ip, [sp, #36]
    374c:	e58de02c 	str	lr, [sp, #44]
    3750:	e58d3028 	str	r3, [sp, #40]
    3754:	e1a0cc28 	mov	ip, r8, lsr #24
    3758:	e1a0e428 	mov	lr, r8, lsr #8
    375c:	e1a03828 	mov	r3, r8, lsr #16
    3760:	e1cd24b0 	strh	r2, [sp, #64]
    3764:	e5cd1044 	strb	r1, [sp, #68]
    3768:	e284b00c 	add	fp, r4, #12	; 0xc
    376c:	e284a004 	add	sl, r4, #4	; 0x4
    3770:	e2849008 	add	r9, r4, #8	; 0x8
    3774:	e3a02002 	mov	r2, #2	; 0x2
    3778:	e28d1040 	add	r1, sp, #64	; 0x40
    377c:	e1a06000 	mov	r6, r0
    3780:	e58dc018 	str	ip, [sp, #24]
    3784:	e58de020 	str	lr, [sp, #32]
    3788:	e58d301c 	str	r3, [sp, #28]
    378c:	0a000036 	beq	386c <aciPublishCommandInt+0x194>
    3790:	e5ddc040 	ldrb	ip, [sp, #64]
    3794:	e5dde041 	ldrb	lr, [sp, #65]
    3798:	e58dc008 	str	ip, [sp, #8]
    379c:	e5dd3044 	ldrb	r3, [sp, #68]
    37a0:	e59fc0d8 	ldr	ip, [pc, #216]	; 3880 <.text+0x3880>
    37a4:	e88d4008 	stmia	sp, {r3, lr}
    37a8:	e1dc00b0 	ldrh	r0, [ip]
    37ac:	e59de03c 	ldr	lr, [sp, #60]
    37b0:	e59dc008 	ldr	ip, [sp, #8]
    37b4:	e59f30c0 	ldr	r3, [pc, #192]	; 387c <.text+0x387c>
    37b8:	e7cec003 	strb	ip, [lr, r3]
    37bc:	e59de004 	ldr	lr, [sp, #4]
    37c0:	e5c4e001 	strb	lr, [r4, #1]
    37c4:	e59d3000 	ldr	r3, [sp]
    37c8:	e5c4300e 	strb	r3, [r4, #14]
    37cc:	e59dc038 	ldr	ip, [sp, #56]
    37d0:	e5c4c003 	strb	ip, [r4, #3]
    37d4:	e59de034 	ldr	lr, [sp, #52]
    37d8:	e5c4e004 	strb	lr, [r4, #4]
    37dc:	e59d3030 	ldr	r3, [sp, #48]
    37e0:	e5c45002 	strb	r5, [r4, #2]
    37e4:	e5c43005 	strb	r3, [r4, #5]
    37e8:	e59d5024 	ldr	r5, [sp, #36]
    37ec:	e5ca5005 	strb	r5, [sl, #5]
    37f0:	e59dc02c 	ldr	ip, [sp, #44]
    37f4:	e5cac003 	strb	ip, [sl, #3]
    37f8:	e59de028 	ldr	lr, [sp, #40]
    37fc:	e5ca7002 	strb	r7, [sl, #2]
    3800:	e5cae004 	strb	lr, [sl, #4]
    3804:	e59d3018 	ldr	r3, [sp, #24]
    3808:	e5c93005 	strb	r3, [r9, #5]
    380c:	e59d5020 	ldr	r5, [sp, #32]
    3810:	e5c95003 	strb	r5, [r9, #3]
    3814:	e59dc01c 	ldr	ip, [sp, #28]
    3818:	e5c9c004 	strb	ip, [r9, #4]
    381c:	e5c98002 	strb	r8, [r9, #2]
    3820:	e59de00c 	ldr	lr, [sp, #12]
    3824:	e5cbe006 	strb	lr, [fp, #6]
    3828:	e59d3014 	ldr	r3, [sp, #20]
    382c:	e5cb3004 	strb	r3, [fp, #4]
    3830:	e59d5010 	ldr	r5, [sp, #16]
    3834:	e5cb6003 	strb	r6, [fp, #3]
    3838:	e5cb5005 	strb	r5, [fp, #5]
    383c:	ebffff2a 	bl	34ec <aciUpdateCrc16>
    3840:	e59fc038 	ldr	ip, [pc, #56]	; 3880 <.text+0x3880>
    3844:	e3a02001 	mov	r2, #1	; 0x1
    3848:	e28d1044 	add	r1, sp, #68	; 0x44
    384c:	e1cc00b0 	strh	r0, [ip]
    3850:	ebffff25 	bl	34ec <aciUpdateCrc16>
    3854:	e59fe01c 	ldr	lr, [pc, #28]	; 3878 <.text+0x3878>
    3858:	e59e3000 	ldr	r3, [lr]
    385c:	e59f201c 	ldr	r2, [pc, #28]	; 3880 <.text+0x3880>
    3860:	e2833001 	add	r3, r3, #1	; 0x1
    3864:	e1c200b0 	strh	r0, [r2]
    3868:	e58e3000 	str	r3, [lr]
    386c:	e28dd048 	add	sp, sp, #72	; 0x48
    3870:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3874:	e12fff1e 	bx	lr
    3878:	40000e10 	andmi	r0, r0, r0, lsl lr
    387c:	40004660 	andmi	r4, r0, r0, ror #12
    3880:	4000001c 	andmi	r0, r0, ip, lsl r0

00003884 <aciPublishVariableInt>:
    3884:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3888:	e59f5194 	ldr	r5, [pc, #404]	; 3a24 <.text+0x3a24>
    388c:	e595e000 	ldr	lr, [r5]
    3890:	e59f5190 	ldr	r5, [pc, #400]	; 3a28 <.text+0x3a28>
    3894:	e08ec18e 	add	ip, lr, lr, lsl #3
    3898:	e24dd048 	sub	sp, sp, #72	; 0x48
    389c:	e08ec08c 	add	ip, lr, ip, lsl #1
    38a0:	e08c4005 	add	r4, ip, r5
    38a4:	e59d706c 	ldr	r7, [sp, #108]
    38a8:	e58dc03c 	str	ip, [sp, #60]
    38ac:	e35e0046 	cmp	lr, #70	; 0x46
    38b0:	e1a0cc23 	mov	ip, r3, lsr #24
    38b4:	e1a0e423 	mov	lr, r3, lsr #8
    38b8:	e1a05003 	mov	r5, r3
    38bc:	e1a03823 	mov	r3, r3, lsr #16
    38c0:	e59d8070 	ldr	r8, [sp, #112]
    38c4:	e58dc030 	str	ip, [sp, #48]
    38c8:	e58de038 	str	lr, [sp, #56]
    38cc:	e1a0cc20 	mov	ip, r0, lsr #24
    38d0:	e1a0e420 	mov	lr, r0, lsr #8
    38d4:	e58d3034 	str	r3, [sp, #52]
    38d8:	e1a03820 	mov	r3, r0, lsr #16
    38dc:	e58dc00c 	str	ip, [sp, #12]
    38e0:	e58de014 	str	lr, [sp, #20]
    38e4:	e1a0cc27 	mov	ip, r7, lsr #24
    38e8:	e1a0e427 	mov	lr, r7, lsr #8
    38ec:	e58d3010 	str	r3, [sp, #16]
    38f0:	e1a03827 	mov	r3, r7, lsr #16
    38f4:	e58dc024 	str	ip, [sp, #36]
    38f8:	e58de02c 	str	lr, [sp, #44]
    38fc:	e58d3028 	str	r3, [sp, #40]
    3900:	e1a0cc28 	mov	ip, r8, lsr #24
    3904:	e1a0e428 	mov	lr, r8, lsr #8
    3908:	e1a03828 	mov	r3, r8, lsr #16
    390c:	e1cd24b0 	strh	r2, [sp, #64]
    3910:	e5cd1044 	strb	r1, [sp, #68]
    3914:	e284b00c 	add	fp, r4, #12	; 0xc
    3918:	e284a004 	add	sl, r4, #4	; 0x4
    391c:	e2849008 	add	r9, r4, #8	; 0x8
    3920:	e3a02002 	mov	r2, #2	; 0x2
    3924:	e28d1040 	add	r1, sp, #64	; 0x40
    3928:	e1a06000 	mov	r6, r0
    392c:	e58dc018 	str	ip, [sp, #24]
    3930:	e58de020 	str	lr, [sp, #32]
    3934:	e58d301c 	str	r3, [sp, #28]
    3938:	0a000036 	beq	3a18 <aciPublishVariableInt+0x194>
    393c:	e5ddc040 	ldrb	ip, [sp, #64]
    3940:	e5dde041 	ldrb	lr, [sp, #65]
    3944:	e58dc008 	str	ip, [sp, #8]
    3948:	e5dd3044 	ldrb	r3, [sp, #68]
    394c:	e59fc0d8 	ldr	ip, [pc, #216]	; 3a2c <.text+0x3a2c>
    3950:	e88d4008 	stmia	sp, {r3, lr}
    3954:	e1dc00b0 	ldrh	r0, [ip]
    3958:	e59de03c 	ldr	lr, [sp, #60]
    395c:	e59dc008 	ldr	ip, [sp, #8]
    3960:	e59f30c0 	ldr	r3, [pc, #192]	; 3a28 <.text+0x3a28>
    3964:	e7cec003 	strb	ip, [lr, r3]
    3968:	e59de004 	ldr	lr, [sp, #4]
    396c:	e5c4e001 	strb	lr, [r4, #1]
    3970:	e59d3000 	ldr	r3, [sp]
    3974:	e5c4300e 	strb	r3, [r4, #14]
    3978:	e59dc038 	ldr	ip, [sp, #56]
    397c:	e5c4c003 	strb	ip, [r4, #3]
    3980:	e59de034 	ldr	lr, [sp, #52]
    3984:	e5c4e004 	strb	lr, [r4, #4]
    3988:	e59d3030 	ldr	r3, [sp, #48]
    398c:	e5c45002 	strb	r5, [r4, #2]
    3990:	e5c43005 	strb	r3, [r4, #5]
    3994:	e59d5024 	ldr	r5, [sp, #36]
    3998:	e5ca5005 	strb	r5, [sl, #5]
    399c:	e59dc02c 	ldr	ip, [sp, #44]
    39a0:	e5cac003 	strb	ip, [sl, #3]
    39a4:	e59de028 	ldr	lr, [sp, #40]
    39a8:	e5ca7002 	strb	r7, [sl, #2]
    39ac:	e5cae004 	strb	lr, [sl, #4]
    39b0:	e59d3018 	ldr	r3, [sp, #24]
    39b4:	e5c93005 	strb	r3, [r9, #5]
    39b8:	e59d5020 	ldr	r5, [sp, #32]
    39bc:	e5c95003 	strb	r5, [r9, #3]
    39c0:	e59dc01c 	ldr	ip, [sp, #28]
    39c4:	e5c9c004 	strb	ip, [r9, #4]
    39c8:	e5c98002 	strb	r8, [r9, #2]
    39cc:	e59de00c 	ldr	lr, [sp, #12]
    39d0:	e5cbe006 	strb	lr, [fp, #6]
    39d4:	e59d3014 	ldr	r3, [sp, #20]
    39d8:	e5cb3004 	strb	r3, [fp, #4]
    39dc:	e59d5010 	ldr	r5, [sp, #16]
    39e0:	e5cb6003 	strb	r6, [fp, #3]
    39e4:	e5cb5005 	strb	r5, [fp, #5]
    39e8:	ebfffebf 	bl	34ec <aciUpdateCrc16>
    39ec:	e59fc038 	ldr	ip, [pc, #56]	; 3a2c <.text+0x3a2c>
    39f0:	e3a02001 	mov	r2, #1	; 0x1
    39f4:	e28d1044 	add	r1, sp, #68	; 0x44
    39f8:	e1cc00b0 	strh	r0, [ip]
    39fc:	ebfffeba 	bl	34ec <aciUpdateCrc16>
    3a00:	e59fe01c 	ldr	lr, [pc, #28]	; 3a24 <.text+0x3a24>
    3a04:	e59e3000 	ldr	r3, [lr]
    3a08:	e59f201c 	ldr	r2, [pc, #28]	; 3a2c <.text+0x3a2c>
    3a0c:	e2833001 	add	r3, r3, #1	; 0x1
    3a10:	e1c200b0 	strh	r0, [r2]
    3a14:	e58e3000 	str	r3, [lr]
    3a18:	e28dd048 	add	sp, sp, #72	; 0x48
    3a1c:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3a20:	e12fff1e 	bx	lr
    3a24:	40000e0c 	andmi	r0, r0, ip, lsl #28
    3a28:	40003d8c 	andmi	r3, r0, ip, lsl #27
    3a2c:	4000001a 	andmi	r0, r0, sl, lsl r0

00003a30 <aciSetReadParafromFlashCallback>:

void aciSetReadParafromFlashCallback(short (*aciReadParafromFlashCallback_func)(void))
{
	aciReadParafromFlashCallback = aciReadParafromFlashCallback_func;
    3a30:	e59f3004 	ldr	r3, [pc, #4]	; 3a3c <.text+0x3a3c>
    3a34:	e5830000 	str	r0, [r3]
}
    3a38:	e12fff1e 	bx	lr
    3a3c:	40000e68 	andmi	r0, r0, r8, ror #28

00003a40 <aciSetSaveParaCallback>:

void aciSetSaveParaCallback(void (*aciSaveParaCallback_func)(void))
{
	aciSaveParaCallback=aciSaveParaCallback_func;
    3a40:	e59f3004 	ldr	r3, [pc, #4]	; 3a4c <.text+0x3a4c>
    3a44:	e5830000 	str	r0, [r3]
}
    3a48:	e12fff1e 	bx	lr
    3a4c:	40000e6c 	andmi	r0, r0, ip, ror #28

00003a50 <aciSetWriteParatoFlashCallback>:

void aciSetWriteParatoFlashCallback(short (*aciWriteParatoFlashCallback_func)(void))
{
	aciWriteParatoFlashCallback=aciWriteParatoFlashCallback_func;
    3a50:	e59f3004 	ldr	r3, [pc, #4]	; 3a5c <.text+0x3a5c>
    3a54:	e5830000 	str	r0, [r3]
}
    3a58:	e12fff1e 	bx	lr
    3a5c:	40000e70 	andmi	r0, r0, r0, ror lr

00003a60 <aciTxRingBufferAddData>:
    3a60:	e1a01801 	mov	r1, r1, lsl #16
    3a64:	e92d41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3a68:	e1b04821 	movs	r4, r1, lsr #16
    3a6c:	e1a05000 	mov	r5, r0
    3a70:	1a000001 	bne	3a7c <aciTxRingBufferAddData+0x1c>
    3a74:	e8bd41f0 	ldmia	sp!, {r4, r5, r6, r7, r8, lr}
    3a78:	e12fff1e 	bx	lr
    3a7c:	ebfffe63 	bl	3410 <aciTxRingBufferGetFreeSpace>
    3a80:	e1540000 	cmp	r4, r0
    3a84:	e59f60b8 	ldr	r6, [pc, #184]	; 3b44 <.text+0x3b44>
    3a88:	e1a07000 	mov	r7, r0
    3a8c:	8afffff8 	bhi	3a74 <aciTxRingBufferAddData+0x14>
    3a90:	e1d630b0 	ldrh	r3, [r6]
    3a94:	e59f80ac 	ldr	r8, [pc, #172]	; 3b48 <.text+0x3b48>
    3a98:	e263c0a0 	rsb	ip, r3, #160	; 0xa0
    3a9c:	e15c0004 	cmp	ip, r4
    3aa0:	e1a01005 	mov	r1, r5
    3aa4:	e1a02004 	mov	r2, r4
    3aa8:	e0830008 	add	r0, r3, r8
    3aac:	da00000e 	ble	3aec <aciTxRingBufferAddData+0x8c>
    3ab0:	eb00533f 	bl	187b4 <__memcpy_from_arm>
    3ab4:	e1d630b0 	ldrh	r3, [r6]
    3ab8:	e0843003 	add	r3, r4, r3
    3abc:	e1c630b0 	strh	r3, [r6]
    3ac0:	e357009f 	cmp	r7, #159	; 0x9f
    3ac4:	e59f4080 	ldr	r4, [pc, #128]	; 3b4c <.text+0x3b4c>
    3ac8:	1affffe9 	bne	3a74 <aciTxRingBufferAddData+0x14>
    3acc:	e5943000 	ldr	r3, [r4]
    3ad0:	e3530000 	cmp	r3, #0	; 0x0
    3ad4:	0affffe6 	beq	3a74 <aciTxRingBufferAddData+0x14>
    3ad8:	ebfffe62 	bl	3468 <aciTxRingBufferGetNextByte>
    3adc:	e594c000 	ldr	ip, [r4]
    3ae0:	e1a0e00f 	mov	lr, pc
    3ae4:	e12fff1c 	bx	ip
    3ae8:	eaffffe1 	b	3a74 <aciTxRingBufferAddData+0x14>
    3aec:	e1a0200c 	mov	r2, ip
    3af0:	e0830008 	add	r0, r3, r8
    3af4:	e1a01005 	mov	r1, r5
    3af8:	eb00532d 	bl	187b4 <__memcpy_from_arm>
    3afc:	e1d620b0 	ldrh	r2, [r6]
    3b00:	e0621005 	rsb	r1, r2, r5
    3b04:	e0842002 	add	r2, r4, r2
    3b08:	e28110a0 	add	r1, r1, #160	; 0xa0
    3b0c:	e24220a0 	sub	r2, r2, #160	; 0xa0
    3b10:	e1a00008 	mov	r0, r8
    3b14:	eb005326 	bl	187b4 <__memcpy_from_arm>
    3b18:	e1d620b0 	ldrh	r2, [r6]
    3b1c:	e0842002 	add	r2, r4, r2
    3b20:	e1a02802 	mov	r2, r2, lsl #16
    3b24:	e59f1024 	ldr	r1, [pc, #36]	; 3b50 <.text+0x3b50>
    3b28:	e1a02822 	mov	r2, r2, lsr #16
    3b2c:	e0830291 	umull	r0, r3, r1, r2
    3b30:	e1a033a3 	mov	r3, r3, lsr #7
    3b34:	e0833103 	add	r3, r3, r3, lsl #2
    3b38:	e0422283 	sub	r2, r2, r3, lsl #5
    3b3c:	e1c620b0 	strh	r2, [r6]
    3b40:	eaffffde 	b	3ac0 <aciTxRingBufferAddData+0x60>
    3b44:	40000e54 	andmi	r0, r0, r4, asr lr
    3b48:	40003c2c 	andmi	r3, r0, ip, lsr #24
    3b4c:	40004a60 	andmi	r4, r0, r0, ror #20
    3b50:	cccccccd 	stcgtl	12, cr12, [ip], {205}

00003b54 <aciTxSendPacket>:
    3b54:	e92d41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3b58:	e24dd010 	sub	sp, sp, #16	; 0x10
    3b5c:	e28d500b 	add	r5, sp, #11	; 0xb
    3b60:	e5cd0004 	strb	r0, [sp, #4]
    3b64:	e1cd20b0 	strh	r2, [sp]
    3b68:	e1a06001 	mov	r6, r1
    3b6c:	e3a02003 	mov	r2, #3	; 0x3
    3b70:	e59f10b0 	ldr	r1, [pc, #176]	; 3c28 <.text+0x3c28>
    3b74:	e1a00005 	mov	r0, r5
    3b78:	eb00530d 	bl	187b4 <__memcpy_from_arm>
    3b7c:	e3a030ff 	mov	r3, #255	; 0xff
    3b80:	e1cd30be 	strh	r3, [sp, #14]
    3b84:	ebfffe21 	bl	3410 <aciTxRingBufferGetFreeSpace>
    3b88:	e1dd40b0 	ldrh	r4, [sp]
    3b8c:	e284400a 	add	r4, r4, #10	; 0xa
    3b90:	e1540000 	cmp	r4, r0
    3b94:	e28d7004 	add	r7, sp, #4	; 0x4
    3b98:	e1a0800d 	mov	r8, sp
    3b9c:	e3a01003 	mov	r1, #3	; 0x3
    3ba0:	e1a00005 	mov	r0, r5
    3ba4:	aa00001c 	bge	3c1c <aciTxSendPacket+0xc8>
    3ba8:	ebffffac 	bl	3a60 <aciTxRingBufferAddData>
    3bac:	e1a00007 	mov	r0, r7
    3bb0:	e3a01001 	mov	r1, #1	; 0x1
    3bb4:	ebffffa9 	bl	3a60 <aciTxRingBufferAddData>
    3bb8:	e3a02001 	mov	r2, #1	; 0x1
    3bbc:	e1a01007 	mov	r1, r7
    3bc0:	e1dd00be 	ldrh	r0, [sp, #14]
    3bc4:	ebfffe48 	bl	34ec <aciUpdateCrc16>
    3bc8:	e3a01002 	mov	r1, #2	; 0x2
    3bcc:	e1cd00be 	strh	r0, [sp, #14]
    3bd0:	e1a0000d 	mov	r0, sp
    3bd4:	ebffffa1 	bl	3a60 <aciTxRingBufferAddData>
    3bd8:	e3a02002 	mov	r2, #2	; 0x2
    3bdc:	e1a0100d 	mov	r1, sp
    3be0:	e1dd00be 	ldrh	r0, [sp, #14]
    3be4:	ebfffe40 	bl	34ec <aciUpdateCrc16>
    3be8:	e1dd10b0 	ldrh	r1, [sp]
    3bec:	e1cd00be 	strh	r0, [sp, #14]
    3bf0:	e1a00006 	mov	r0, r6
    3bf4:	ebffff99 	bl	3a60 <aciTxRingBufferAddData>
    3bf8:	e1a01006 	mov	r1, r6
    3bfc:	e1dd00be 	ldrh	r0, [sp, #14]
    3c00:	e1dd20b0 	ldrh	r2, [sp]
    3c04:	ebfffe38 	bl	34ec <aciUpdateCrc16>
    3c08:	e28d3010 	add	r3, sp, #16	; 0x10
    3c0c:	e16300b2 	strh	r0, [r3, #-2]!
    3c10:	e3a01002 	mov	r1, #2	; 0x2
    3c14:	e1a00003 	mov	r0, r3
    3c18:	ebffff90 	bl	3a60 <aciTxRingBufferAddData>
    3c1c:	e28dd010 	add	sp, sp, #16	; 0x10
    3c20:	e8bd41f0 	ldmia	sp!, {r4, r5, r6, r7, r8, lr}
    3c24:	e12fff1e 	bx	lr
    3c28:	000188bc 	streqh	r8, [r1], -ip

00003c2c <aciSendVar>:
    3c2c:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3c30:	e59f03bc 	ldr	r0, [pc, #956]	; 3ff4 <.text+0x3ff4>
    3c34:	e59f13bc 	ldr	r1, [pc, #956]	; 3ff8 <.text+0x3ff8>
    3c38:	e59f23bc 	ldr	r2, [pc, #956]	; 3ffc <.text+0x3ffc>
    3c3c:	e24dd034 	sub	sp, sp, #52	; 0x34
    3c40:	e59f33b8 	ldr	r3, [pc, #952]	; 4000 <.text+0x4000>
    3c44:	e58d000c 	str	r0, [sp, #12]
    3c48:	e58d1010 	str	r1, [sp, #16]
    3c4c:	e58d2014 	str	r2, [sp, #20]
    3c50:	e59fc3ac 	ldr	ip, [pc, #940]	; 4004 <.text+0x4004>
    3c54:	e59f03ac 	ldr	r0, [pc, #940]	; 4008 <.text+0x4008>
    3c58:	e59f13ac 	ldr	r1, [pc, #940]	; 400c <.text+0x400c>
    3c5c:	e59f23ac 	ldr	r2, [pc, #940]	; 4010 <.text+0x4010>
    3c60:	e58d3018 	str	r3, [sp, #24]
    3c64:	e3a03000 	mov	r3, #0	; 0x0
    3c68:	e58dc01c 	str	ip, [sp, #28]
    3c6c:	e58d0020 	str	r0, [sp, #32]
    3c70:	e58d1024 	str	r1, [sp, #36]
    3c74:	e58d2000 	str	r2, [sp]
    3c78:	e58d3008 	str	r3, [sp, #8]
    3c7c:	e59dc00c 	ldr	ip, [sp, #12]
    3c80:	e1dc40b0 	ldrh	r4, [ip]
    3c84:	e3540000 	cmp	r4, #0	; 0x0
    3c88:	0a000054 	beq	3de0 <aciSendVar+0x1b4>
    3c8c:	e59d0024 	ldr	r0, [sp, #36]
    3c90:	e1d030b0 	ldrh	r3, [r0]
    3c94:	e3530000 	cmp	r3, #0	; 0x0
    3c98:	0a000089 	beq	3ec4 <aciSendVar+0x298>
    3c9c:	e59f3370 	ldr	r3, [pc, #880]	; 4014 <.text+0x4014>
    3ca0:	e59d1008 	ldr	r1, [sp, #8]
    3ca4:	e7d10003 	ldrb	r0, [r1, r3]
    3ca8:	e59d2024 	ldr	r2, [sp, #36]
    3cac:	e3500000 	cmp	r0, #0	; 0x0
    3cb0:	e3a03000 	mov	r3, #0	; 0x0
    3cb4:	e1c230b0 	strh	r3, [r2]
    3cb8:	d3a0a000 	movle	sl, #0	; 0x0
    3cbc:	d1a08301 	movle	r8, r1, lsl #6
    3cc0:	da00002b 	ble	3d74 <aciSendVar+0x148>
    3cc4:	e59dc008 	ldr	ip, [sp, #8]
    3cc8:	e59f5348 	ldr	r5, [pc, #840]	; 4018 <.text+0x4018>
    3ccc:	e2809001 	add	r9, r0, #1	; 0x1
    3cd0:	e59f0344 	ldr	r0, [pc, #836]	; 401c <.text+0x401c>
    3cd4:	e1a0830c 	mov	r8, ip, lsl #6
    3cd8:	e5d51000 	ldrb	r1, [r5]
    3cdc:	e5d52001 	ldrb	r2, [r5, #1]
    3ce0:	e59f3338 	ldr	r3, [pc, #824]	; 4020 <.text+0x4020>
    3ce4:	e0880000 	add	r0, r8, r0
    3ce8:	e3a0a000 	mov	sl, #0	; 0x0
    3cec:	e58d0004 	str	r0, [sp, #4]
    3cf0:	e5936000 	ldr	r6, [r3]
    3cf4:	e181b402 	orr	fp, r1, r2, lsl #8
    3cf8:	e1a0300a 	mov	r3, sl
    3cfc:	e3a07001 	mov	r7, #1	; 0x1
    3d00:	e0883003 	add	r3, r8, r3
    3d04:	e59f1318 	ldr	r1, [pc, #792]	; 4024 <.text+0x4024>
    3d08:	e1a03083 	mov	r3, r3, lsl #1
    3d0c:	e3560000 	cmp	r6, #0	; 0x0
    3d10:	e193e0b1 	ldrh	lr, [r3, r1]
    3d14:	da000012 	ble	3d64 <aciSendVar+0x138>
    3d18:	e15b000e 	cmp	fp, lr
    3d1c:	03a00000 	moveq	r0, #0	; 0x0
    3d20:	01a01000 	moveq	r1, r0
    3d24:	0a00004d 	beq	3e60 <aciSendVar+0x234>
    3d28:	e3a0c001 	mov	ip, #1	; 0x1
    3d2c:	ea000004 	b	3d44 <aciSendVar+0x118>
    3d30:	e7d33005 	ldrb	r3, [r3, r5]
    3d34:	e5d22001 	ldrb	r2, [r2, #1]
    3d38:	e1833402 	orr	r3, r3, r2, lsl #8
    3d3c:	e15e0003 	cmp	lr, r3
    3d40:	0a000046 	beq	3e60 <aciSendVar+0x234>
    3d44:	e1a0118c 	mov	r1, ip, lsl #3
    3d48:	e081300c 	add	r3, r1, ip
    3d4c:	e08c3083 	add	r3, ip, r3, lsl #1
    3d50:	e15c0006 	cmp	ip, r6
    3d54:	e1a0000c 	mov	r0, ip
    3d58:	e0832005 	add	r2, r3, r5
    3d5c:	e28cc001 	add	ip, ip, #1	; 0x1
    3d60:	1afffff2 	bne	3d30 <aciSendVar+0x104>
    3d64:	e1a03007 	mov	r3, r7
    3d68:	e2877001 	add	r7, r7, #1	; 0x1
    3d6c:	e1570009 	cmp	r7, r9
    3d70:	1affffe2 	bne	3d00 <aciSendVar+0xd4>
    3d74:	e59d0018 	ldr	r0, [sp, #24]
    3d78:	e59f129c 	ldr	r1, [pc, #668]	; 401c <.text+0x401c>
    3d7c:	e1c0a0b0 	strh	sl, [r0]
    3d80:	e59f32a0 	ldr	r3, [pc, #672]	; 4028 <.text+0x4028>
    3d84:	e59d0008 	ldr	r0, [sp, #8]
    3d88:	e3a0c000 	mov	ip, #0	; 0x0
    3d8c:	e0882001 	add	r2, r8, r1
    3d90:	e1a0e00c 	mov	lr, ip
    3d94:	e0831400 	add	r1, r3, r0, lsl #8
    3d98:	ea000005 	b	3db4 <aciSendVar+0x188>
    3d9c:	e4d23001 	ldrb	r3, [r2], #1
    3da0:	e08c3123 	add	r3, ip, r3, lsr #2
    3da4:	e1a03803 	mov	r3, r3, lsl #16
    3da8:	e3500501 	cmp	r0, #4194304	; 0x400000
    3dac:	e1a0c823 	mov	ip, r3, lsr #16
    3db0:	0a000006 	beq	3dd0 <aciSendVar+0x1a4>
    3db4:	e28e3001 	add	r3, lr, #1	; 0x1
    3db8:	e1a00803 	mov	r0, r3, lsl #16
    3dbc:	e5913000 	ldr	r3, [r1]
    3dc0:	e3530000 	cmp	r3, #0	; 0x0
    3dc4:	e1a0e820 	mov	lr, r0, lsr #16
    3dc8:	e2811004 	add	r1, r1, #4	; 0x4
    3dcc:	1afffff2 	bne	3d9c <aciSendVar+0x170>
    3dd0:	e59d1014 	ldr	r1, [sp, #20]
    3dd4:	e59d2010 	ldr	r2, [sp, #16]
    3dd8:	e1c1c0b0 	strh	ip, [r1]
    3ddc:	e1c2c0b0 	strh	ip, [r2]
    3de0:	e59dc008 	ldr	ip, [sp, #8]
    3de4:	e59d0000 	ldr	r0, [sp]
    3de8:	e28d100c 	add	r1, sp, #12	; 0xc
    3dec:	e8910006 	ldmia	r1, {r1, r2}
    3df0:	e28cc001 	add	ip, ip, #1	; 0x1
    3df4:	e2800001 	add	r0, r0, #1	; 0x1
    3df8:	e2811002 	add	r1, r1, #2	; 0x2
    3dfc:	e2822002 	add	r2, r2, #2	; 0x2
    3e00:	e59d3014 	ldr	r3, [sp, #20]
    3e04:	e58dc008 	str	ip, [sp, #8]
    3e08:	e35c0003 	cmp	ip, #3	; 0x3
    3e0c:	e58d0000 	str	r0, [sp]
    3e10:	e59dc018 	ldr	ip, [sp, #24]
    3e14:	e59d001c 	ldr	r0, [sp, #28]
    3e18:	e58d100c 	str	r1, [sp, #12]
    3e1c:	e58d2010 	str	r2, [sp, #16]
    3e20:	e28d1020 	add	r1, sp, #32	; 0x20
    3e24:	e8910006 	ldmia	r1, {r1, r2}
    3e28:	e2833002 	add	r3, r3, #2	; 0x2
    3e2c:	e28cc002 	add	ip, ip, #2	; 0x2
    3e30:	e2800004 	add	r0, r0, #4	; 0x4
    3e34:	e2811e23 	add	r1, r1, #560	; 0x230
    3e38:	e2822002 	add	r2, r2, #2	; 0x2
    3e3c:	e58d3014 	str	r3, [sp, #20]
    3e40:	e58dc018 	str	ip, [sp, #24]
    3e44:	e58d001c 	str	r0, [sp, #28]
    3e48:	e58d1020 	str	r1, [sp, #32]
    3e4c:	e58d2024 	str	r2, [sp, #36]
    3e50:	1affff89 	bne	3c7c <aciSendVar+0x50>
    3e54:	e28dd034 	add	sp, sp, #52	; 0x34
    3e58:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3e5c:	e12fff1e 	bx	lr
    3e60:	e0811000 	add	r1, r1, r0
    3e64:	e0801081 	add	r1, r0, r1, lsl #1
    3e68:	e0811005 	add	r1, r1, r5
    3e6c:	e281200c 	add	r2, r1, #12	; 0xc
    3e70:	e5d20004 	ldrb	r0, [r2, #4]
    3e74:	e5d23003 	ldrb	r3, [r2, #3]
    3e78:	e5d24005 	ldrb	r4, [r2, #5]
    3e7c:	e1833400 	orr	r3, r3, r0, lsl #8
    3e80:	e28ac001 	add	ip, sl, #1	; 0x1
    3e84:	e5d20006 	ldrb	r0, [r2, #6]
    3e88:	e5d1e00e 	ldrb	lr, [r1, #14]
    3e8c:	e59d2004 	ldr	r2, [sp, #4]
    3e90:	e1a0c80c 	mov	ip, ip, lsl #16
    3e94:	e7c2e00a 	strb	lr, [r2, sl]
    3e98:	e1833804 	orr	r3, r3, r4, lsl #16
    3e9c:	e088200a 	add	r2, r8, sl
    3ea0:	e1a0a82c 	mov	sl, ip, lsr #16
    3ea4:	e59fc17c 	ldr	ip, [pc, #380]	; 4028 <.text+0x4028>
    3ea8:	e1833c00 	orr	r3, r3, r0, lsl #24
    3eac:	e78c3102 	str	r3, [ip, r2, lsl #2]
    3eb0:	e1a03007 	mov	r3, r7
    3eb4:	e2877001 	add	r7, r7, #1	; 0x1
    3eb8:	e1570009 	cmp	r7, r9
    3ebc:	1affff8f 	bne	3d00 <aciSendVar+0xd4>
    3ec0:	eaffffab 	b	3d74 <aciSendVar+0x148>
    3ec4:	e59dc018 	ldr	ip, [sp, #24]
    3ec8:	e1dc30b0 	ldrh	r3, [ip]
    3ecc:	e3530000 	cmp	r3, #0	; 0x0
    3ed0:	0affffc2 	beq	3de0 <aciSendVar+0x1b4>
    3ed4:	ebfffd4d 	bl	3410 <aciTxRingBufferGetFreeSpace>
    3ed8:	e59d1010 	ldr	r1, [sp, #16]
    3edc:	e1d150b0 	ldrh	r5, [r1]
    3ee0:	e285300a 	add	r3, r5, #10	; 0xa
    3ee4:	e1530000 	cmp	r3, r0
    3ee8:	aaffffbc 	bge	3de0 <aciSendVar+0x1b4>
    3eec:	e59f3138 	ldr	r3, [pc, #312]	; 402c <.text+0x402c>
    3ef0:	e5d32000 	ldrb	r2, [r3]
    3ef4:	e3520000 	cmp	r2, #0	; 0x0
    3ef8:	1affffb8 	bne	3de0 <aciSendVar+0x1b4>
    3efc:	e59d201c 	ldr	r2, [sp, #28]
    3f00:	e5923000 	ldr	r3, [r2]
    3f04:	e1540003 	cmp	r4, r3
    3f08:	2affffb4 	bcs	3de0 <aciSendVar+0x1b4>
    3f0c:	e28d402b 	add	r4, sp, #43	; 0x2b
    3f10:	e3a02003 	mov	r2, #3	; 0x3
    3f14:	e59f1114 	ldr	r1, [pc, #276]	; 4030 <.text+0x4030>
    3f18:	e1a00004 	mov	r0, r4
    3f1c:	eb005224 	bl	187b4 <__memcpy_from_arm>
    3f20:	e59dc008 	ldr	ip, [sp, #8]
    3f24:	e24c3070 	sub	r3, ip, #112	; 0x70
    3f28:	e5cd3033 	strb	r3, [sp, #51]
    3f2c:	e59d301c 	ldr	r3, [sp, #28]
    3f30:	e3a0c001 	mov	ip, #1	; 0x1
    3f34:	e2852001 	add	r2, r5, #1	; 0x1
    3f38:	e583c000 	str	ip, [r3]
    3f3c:	e1a00004 	mov	r0, r4
    3f40:	e1cd22be 	strh	r2, [sp, #46]
    3f44:	e28d4033 	add	r4, sp, #51	; 0x33
    3f48:	e3a020ff 	mov	r2, #255	; 0xff
    3f4c:	e3a01003 	mov	r1, #3	; 0x3
    3f50:	e1cd23b0 	strh	r2, [sp, #48]
    3f54:	ebfffec1 	bl	3a60 <aciTxRingBufferAddData>
    3f58:	e1a00004 	mov	r0, r4
    3f5c:	e3a01001 	mov	r1, #1	; 0x1
    3f60:	ebfffebe 	bl	3a60 <aciTxRingBufferAddData>
    3f64:	e1a01004 	mov	r1, r4
    3f68:	e3a02001 	mov	r2, #1	; 0x1
    3f6c:	e1dd03b0 	ldrh	r0, [sp, #48]
    3f70:	ebfffd5d 	bl	34ec <aciUpdateCrc16>
    3f74:	e28d402e 	add	r4, sp, #46	; 0x2e
    3f78:	e1cd03b0 	strh	r0, [sp, #48]
    3f7c:	e3a01002 	mov	r1, #2	; 0x2
    3f80:	e1a00004 	mov	r0, r4
    3f84:	ebfffeb5 	bl	3a60 <aciTxRingBufferAddData>
    3f88:	e1a01004 	mov	r1, r4
    3f8c:	e3a02002 	mov	r2, #2	; 0x2
    3f90:	e1dd03b0 	ldrh	r0, [sp, #48]
    3f94:	ebfffd54 	bl	34ec <aciUpdateCrc16>
    3f98:	e3a01001 	mov	r1, #1	; 0x1
    3f9c:	e1cd03b0 	strh	r0, [sp, #48]
    3fa0:	e59d0000 	ldr	r0, [sp]
    3fa4:	ebfffead 	bl	3a60 <aciTxRingBufferAddData>
    3fa8:	e3a02001 	mov	r2, #1	; 0x1
    3fac:	e59d1000 	ldr	r1, [sp]
    3fb0:	e1dd03b0 	ldrh	r0, [sp, #48]
    3fb4:	ebfffd4c 	bl	34ec <aciUpdateCrc16>
    3fb8:	e1cd03b0 	strh	r0, [sp, #48]
    3fbc:	e59d0014 	ldr	r0, [sp, #20]
    3fc0:	e1d010b0 	ldrh	r1, [r0]
    3fc4:	e59d0020 	ldr	r0, [sp, #32]
    3fc8:	ebfffea4 	bl	3a60 <aciTxRingBufferAddData>
    3fcc:	e59d3014 	ldr	r3, [sp, #20]
    3fd0:	e59d1020 	ldr	r1, [sp, #32]
    3fd4:	e1dd03b0 	ldrh	r0, [sp, #48]
    3fd8:	e1d320b0 	ldrh	r2, [r3]
    3fdc:	ebfffd42 	bl	34ec <aciUpdateCrc16>
    3fe0:	e3a01002 	mov	r1, #2	; 0x2
    3fe4:	e1cd03b0 	strh	r0, [sp, #48]
    3fe8:	e28d0030 	add	r0, sp, #48	; 0x30
    3fec:	ebfffe9b 	bl	3a60 <aciTxRingBufferAddData>
    3ff0:	eaffff7a 	b	3de0 <aciSendVar+0x1b4>
    3ff4:	4000000c 	andmi	r0, r0, ip
    3ff8:	40000e1c 	andmi	r0, r0, ip, lsl lr
    3ffc:	4000465a 	andmi	r4, r0, sl, asr r6
    4000:	40000e22 	andmi	r0, r0, r2, lsr #28
    4004:	40000e48 	andmi	r0, r0, r8, asr #28
    4008:	4000341c 	andmi	r3, r0, ip, lsl r4
    400c:	40000e28 	andmi	r0, r0, r8, lsr #28
    4010:	40000e18 	andmi	r0, r0, r8, lsl lr
    4014:	40004bf6 	strmid	r4, [r0], -r6
    4018:	40003d8c 	andmi	r3, r0, ip, lsl #27
    401c:	40003ccc 	andmi	r3, r0, ip, asr #25
    4020:	40000e0c 	andmi	r0, r0, ip, lsl #28
    4024:	40004bfa 	strmid	r4, [r0], -sl
    4028:	40004350 	andmi	r4, r0, r0, asr r3
    402c:	40000e5a 	andmi	r0, r0, sl, asr lr
    4030:	000188bf 	streqh	r8, [r1], -pc

00004034 <aciSyncPar>:
    4034:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4038:	e59f216c 	ldr	r2, [pc, #364]	; 41ac <.text+0x41ac>
    403c:	e24dd004 	sub	sp, sp, #4	; 0x4
    4040:	e3a08000 	mov	r8, #0	; 0x0
    4044:	e58d2000 	str	r2, [sp]
    4048:	e59f9160 	ldr	r9, [pc, #352]	; 41b0 <.text+0x41b0>
    404c:	e1a0b008 	mov	fp, r8
    4050:	e59d2000 	ldr	r2, [sp]
    4054:	e5d23000 	ldrb	r3, [r2]
    4058:	e3530000 	cmp	r3, #0	; 0x0
    405c:	0a00002b 	beq	4110 <aciSyncPar+0xdc>
    4060:	e5d96000 	ldrb	r6, [r9]
    4064:	e3560000 	cmp	r6, #0	; 0x0
    4068:	c3a03000 	movgt	r3, #0	; 0x0
    406c:	c1a07003 	movgt	r7, r3
    4070:	c3a0a001 	movgt	sl, #1	; 0x1
    4074:	da000022 	ble	4104 <aciSyncPar+0xd0>
    4078:	e59f2134 	ldr	r2, [pc, #308]	; 41b4 <.text+0x41b4>
    407c:	e5925000 	ldr	r5, [r2]
    4080:	e3550000 	cmp	r5, #0	; 0x0
    4084:	da00001a 	ble	40f4 <aciSyncPar+0xc0>
    4088:	e59fc128 	ldr	ip, [pc, #296]	; 41b8 <.text+0x41b8>
    408c:	e0832308 	add	r2, r3, r8, lsl #6
    4090:	e59f3124 	ldr	r3, [pc, #292]	; 41bc <.text+0x41bc>
    4094:	e1a02082 	mov	r2, r2, lsl #1
    4098:	e5dc1000 	ldrb	r1, [ip]
    409c:	e5dc0001 	ldrb	r0, [ip, #1]
    40a0:	e192e0b3 	ldrh	lr, [r2, r3]
    40a4:	e1811400 	orr	r1, r1, r0, lsl #8
    40a8:	e151000e 	cmp	r1, lr
    40ac:	03a01000 	moveq	r1, #0	; 0x0
    40b0:	01a04001 	moveq	r4, r1
    40b4:	0a000020 	beq	413c <aciSyncPar+0x108>
    40b8:	e3a00001 	mov	r0, #1	; 0x1
    40bc:	ea000004 	b	40d4 <aciSyncPar+0xa0>
    40c0:	e7d3300c 	ldrb	r3, [r3, ip]
    40c4:	e5d22001 	ldrb	r2, [r2, #1]
    40c8:	e1833402 	orr	r3, r3, r2, lsl #8
    40cc:	e153000e 	cmp	r3, lr
    40d0:	0a000019 	beq	413c <aciSyncPar+0x108>
    40d4:	e1a04180 	mov	r4, r0, lsl #3
    40d8:	e1a01000 	mov	r1, r0
    40dc:	e0843000 	add	r3, r4, r0
    40e0:	e0803083 	add	r3, r0, r3, lsl #1
    40e4:	e1550001 	cmp	r5, r1
    40e8:	e083200c 	add	r2, r3, ip
    40ec:	e2800001 	add	r0, r0, #1	; 0x1
    40f0:	1afffff2 	bne	40c0 <aciSyncPar+0x8c>
    40f4:	e15a0006 	cmp	sl, r6
    40f8:	e1a0300a 	mov	r3, sl
    40fc:	e28aa001 	add	sl, sl, #1	; 0x1
    4100:	baffffdc 	blt	4078 <aciSyncPar+0x44>
    4104:	e59d2000 	ldr	r2, [sp]
    4108:	e3a03000 	mov	r3, #0	; 0x0
    410c:	e5c23000 	strb	r3, [r2]
    4110:	e59d3000 	ldr	r3, [sp]
    4114:	e2888001 	add	r8, r8, #1	; 0x1
    4118:	e2833001 	add	r3, r3, #1	; 0x1
    411c:	e3580003 	cmp	r8, #3	; 0x3
    4120:	e58d3000 	str	r3, [sp]
    4124:	e2899001 	add	r9, r9, #1	; 0x1
    4128:	e28bbe19 	add	fp, fp, #400	; 0x190
    412c:	1affffc7 	bne	4050 <aciSyncPar+0x1c>
    4130:	e28dd004 	add	sp, sp, #4	; 0x4
    4134:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4138:	e12fff1e 	bx	lr
    413c:	e0844001 	add	r4, r4, r1
    4140:	e0814084 	add	r4, r1, r4, lsl #1
    4144:	e084400c 	add	r4, r4, ip
    4148:	e284300c 	add	r3, r4, #12	; 0xc
    414c:	e5d32004 	ldrb	r2, [r3, #4]
    4150:	e5d30003 	ldrb	r0, [r3, #3]
    4154:	e5d3c005 	ldrb	ip, [r3, #5]
    4158:	e5d3e006 	ldrb	lr, [r3, #6]
    415c:	e1800402 	orr	r0, r0, r2, lsl #8
    4160:	e59f3058 	ldr	r3, [pc, #88]	; 41c0 <.text+0x41c0>
    4164:	e5d4200e 	ldrb	r2, [r4, #14]
    4168:	e1a01807 	mov	r1, r7, lsl #16
    416c:	e180080c 	orr	r0, r0, ip, lsl #16
    4170:	e08b1841 	add	r1, fp, r1, asr #16
    4174:	e0811003 	add	r1, r1, r3
    4178:	e1800c0e 	orr	r0, r0, lr, lsl #24
    417c:	e1a02122 	mov	r2, r2, lsr #2
    4180:	eb00518b 	bl	187b4 <__memcpy_from_arm>
    4184:	e5d4300e 	ldrb	r3, [r4, #14]
    4188:	e5d96000 	ldrb	r6, [r9]
    418c:	e0873123 	add	r3, r7, r3, lsr #2
    4190:	e1a03803 	mov	r3, r3, lsl #16
    4194:	e15a0006 	cmp	sl, r6
    4198:	e1a07823 	mov	r7, r3, lsr #16
    419c:	e1a0300a 	mov	r3, sl
    41a0:	e28aa001 	add	sl, sl, #1	; 0x1
    41a4:	baffffb3 	blt	4078 <aciSyncPar+0x44>
    41a8:	eaffffd5 	b	4104 <aciSyncPar+0xd0>
    41ac:	40000e40 	andmi	r0, r0, r0, asr #28
    41b0:	40002f66 	andmi	r2, r0, r6, ror #30
    41b4:	40000e14 	andmi	r0, r0, r4, lsl lr
    41b8:	40002800 	andmi	r2, r0, r0, lsl #16
    41bc:	40002bb6 	strmih	r2, [r0], -r6
    41c0:	400022c4 	andmi	r2, r0, r4, asr #5

000041c4 <aciSyncCmd>:
    41c4:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    41c8:	e59f216c 	ldr	r2, [pc, #364]	; 433c <.text+0x433c>
    41cc:	e24dd004 	sub	sp, sp, #4	; 0x4
    41d0:	e3a08000 	mov	r8, #0	; 0x0
    41d4:	e58d2000 	str	r2, [sp]
    41d8:	e59f9160 	ldr	r9, [pc, #352]	; 4340 <.text+0x4340>
    41dc:	e1a0b008 	mov	fp, r8
    41e0:	e59d2000 	ldr	r2, [sp]
    41e4:	e5d23000 	ldrb	r3, [r2]
    41e8:	e3530000 	cmp	r3, #0	; 0x0
    41ec:	0a00002b 	beq	42a0 <aciSyncCmd+0xdc>
    41f0:	e5d96000 	ldrb	r6, [r9]
    41f4:	e3560000 	cmp	r6, #0	; 0x0
    41f8:	c3a03000 	movgt	r3, #0	; 0x0
    41fc:	c1a07003 	movgt	r7, r3
    4200:	c3a0a001 	movgt	sl, #1	; 0x1
    4204:	da000022 	ble	4294 <aciSyncCmd+0xd0>
    4208:	e59f2134 	ldr	r2, [pc, #308]	; 4344 <.text+0x4344>
    420c:	e5925000 	ldr	r5, [r2]
    4210:	e3550000 	cmp	r5, #0	; 0x0
    4214:	da00001a 	ble	4284 <aciSyncCmd+0xc0>
    4218:	e59fc128 	ldr	ip, [pc, #296]	; 4348 <.text+0x4348>
    421c:	e0832308 	add	r2, r3, r8, lsl #6
    4220:	e59f3124 	ldr	r3, [pc, #292]	; 434c <.text+0x434c>
    4224:	e1a02082 	mov	r2, r2, lsl #1
    4228:	e5dc1000 	ldrb	r1, [ip]
    422c:	e5dc0001 	ldrb	r0, [ip, #1]
    4230:	e192e0b3 	ldrh	lr, [r2, r3]
    4234:	e1811400 	orr	r1, r1, r0, lsl #8
    4238:	e151000e 	cmp	r1, lr
    423c:	03a01000 	moveq	r1, #0	; 0x0
    4240:	01a04001 	moveq	r4, r1
    4244:	0a000020 	beq	42cc <aciSyncCmd+0x108>
    4248:	e3a00001 	mov	r0, #1	; 0x1
    424c:	ea000004 	b	4264 <aciSyncCmd+0xa0>
    4250:	e7d3300c 	ldrb	r3, [r3, ip]
    4254:	e5d22001 	ldrb	r2, [r2, #1]
    4258:	e1833402 	orr	r3, r3, r2, lsl #8
    425c:	e153000e 	cmp	r3, lr
    4260:	0a000019 	beq	42cc <aciSyncCmd+0x108>
    4264:	e1a04180 	mov	r4, r0, lsl #3
    4268:	e1a01000 	mov	r1, r0
    426c:	e0843000 	add	r3, r4, r0
    4270:	e0803083 	add	r3, r0, r3, lsl #1
    4274:	e1550001 	cmp	r5, r1
    4278:	e083200c 	add	r2, r3, ip
    427c:	e2800001 	add	r0, r0, #1	; 0x1
    4280:	1afffff2 	bne	4250 <aciSyncCmd+0x8c>
    4284:	e15a0006 	cmp	sl, r6
    4288:	e1a0300a 	mov	r3, sl
    428c:	e28aa001 	add	sl, sl, #1	; 0x1
    4290:	baffffdc 	blt	4208 <aciSyncCmd+0x44>
    4294:	e59d2000 	ldr	r2, [sp]
    4298:	e3a03000 	mov	r3, #0	; 0x0
    429c:	e5c23000 	strb	r3, [r2]
    42a0:	e59d3000 	ldr	r3, [sp]
    42a4:	e2888001 	add	r8, r8, #1	; 0x1
    42a8:	e2833001 	add	r3, r3, #1	; 0x1
    42ac:	e3580003 	cmp	r8, #3	; 0x3
    42b0:	e58d3000 	str	r3, [sp]
    42b4:	e2899001 	add	r9, r9, #1	; 0x1
    42b8:	e28bbe19 	add	fp, fp, #400	; 0x190
    42bc:	1affffc7 	bne	41e0 <aciSyncCmd+0x1c>
    42c0:	e28dd004 	add	sp, sp, #4	; 0x4
    42c4:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    42c8:	e12fff1e 	bx	lr
    42cc:	e0844001 	add	r4, r4, r1
    42d0:	e0814084 	add	r4, r1, r4, lsl #1
    42d4:	e084400c 	add	r4, r4, ip
    42d8:	e284300c 	add	r3, r4, #12	; 0xc
    42dc:	e5d32004 	ldrb	r2, [r3, #4]
    42e0:	e5d30003 	ldrb	r0, [r3, #3]
    42e4:	e5d3c005 	ldrb	ip, [r3, #5]
    42e8:	e5d3e006 	ldrb	lr, [r3, #6]
    42ec:	e1800402 	orr	r0, r0, r2, lsl #8
    42f0:	e59f3058 	ldr	r3, [pc, #88]	; 4350 <.text+0x4350>
    42f4:	e5d4200e 	ldrb	r2, [r4, #14]
    42f8:	e1a01807 	mov	r1, r7, lsl #16
    42fc:	e180080c 	orr	r0, r0, ip, lsl #16
    4300:	e08b1841 	add	r1, fp, r1, asr #16
    4304:	e0811003 	add	r1, r1, r3
    4308:	e1800c0e 	orr	r0, r0, lr, lsl #24
    430c:	e1a02122 	mov	r2, r2, lsr #2
    4310:	eb005127 	bl	187b4 <__memcpy_from_arm>
    4314:	e5d4300e 	ldrb	r3, [r4, #14]
    4318:	e5d96000 	ldrb	r6, [r9]
    431c:	e0873123 	add	r3, r7, r3, lsr #2
    4320:	e1a03803 	mov	r3, r3, lsl #16
    4324:	e15a0006 	cmp	sl, r6
    4328:	e1a07823 	mov	r7, r3, lsr #16
    432c:	e1a0300a 	mov	r3, sl
    4330:	e28aa001 	add	sl, sl, #1	; 0x1
    4334:	baffffb3 	blt	4208 <aciSyncCmd+0x44>
    4338:	eaffffd5 	b	4294 <aciSyncCmd+0xd0>
    433c:	40000e37 	andmi	r0, r0, r7, lsr lr
    4340:	40002f69 	andmi	r2, r0, r9, ror #30
    4344:	40000e10 	andmi	r0, r0, r0, lsl lr
    4348:	40004660 	andmi	r4, r0, r0, ror #12
    434c:	40003aac 	andmi	r3, r0, ip, lsr #21
    4350:	40002f6c 	andmi	r2, r0, ip, ror #30

00004354 <aciSyncVar>:
    4354:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4358:	e3a09000 	mov	r9, #0	; 0x0
    435c:	e59f8084 	ldr	r8, [pc, #132]	; 43e8 <.text+0x43e8>
    4360:	e1a0a009 	mov	sl, r9
    4364:	e1d830b0 	ldrh	r3, [r8]
    4368:	e3530000 	cmp	r3, #0	; 0x0
    436c:	0a000016 	beq	43cc <aciSyncVar+0x78>
    4370:	da000015 	ble	43cc <aciSyncVar+0x78>
    4374:	e59f3070 	ldr	r3, [pc, #112]	; 43ec <.text+0x43ec>
    4378:	e59f2070 	ldr	r2, [pc, #112]	; 43f0 <.text+0x43f0>
    437c:	e3a06000 	mov	r6, #0	; 0x0
    4380:	e59fb06c 	ldr	fp, [pc, #108]	; 43f4 <.text+0x43f4>
    4384:	e0837409 	add	r7, r3, r9, lsl #8
    4388:	e0824309 	add	r4, r2, r9, lsl #6
    438c:	e1a05006 	mov	r5, r6
    4390:	e5d42000 	ldrb	r2, [r4]
    4394:	e1a00805 	mov	r0, r5, lsl #16
    4398:	e08a0840 	add	r0, sl, r0, asr #16
    439c:	e1a02122 	mov	r2, r2, lsr #2
    43a0:	e08b0000 	add	r0, fp, r0
    43a4:	e4971004 	ldr	r1, [r7], #4
    43a8:	eb005101 	bl	187b4 <__memcpy_from_arm>
    43ac:	e4d43001 	ldrb	r3, [r4], #1
    43b0:	e1d820b0 	ldrh	r2, [r8]
    43b4:	e0853123 	add	r3, r5, r3, lsr #2
    43b8:	e2866001 	add	r6, r6, #1	; 0x1
    43bc:	e1a03803 	mov	r3, r3, lsl #16
    43c0:	e1520006 	cmp	r2, r6
    43c4:	e1a05823 	mov	r5, r3, lsr #16
    43c8:	cafffff0 	bgt	4390 <aciSyncVar+0x3c>
    43cc:	e2899001 	add	r9, r9, #1	; 0x1
    43d0:	e3590003 	cmp	r9, #3	; 0x3
    43d4:	e2888002 	add	r8, r8, #2	; 0x2
    43d8:	e28aae23 	add	sl, sl, #560	; 0x230
    43dc:	1affffe0 	bne	4364 <aciSyncVar+0x10>
    43e0:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    43e4:	e12fff1e 	bx	lr
    43e8:	40000e22 	andmi	r0, r0, r2, lsr #28
    43ec:	40004350 	andmi	r4, r0, r0, asr r3
    43f0:	40003ccc 	andmi	r3, r0, ip, asr #25
    43f4:	4000341c 	andmi	r3, r0, ip, lsl r4

000043f8 <aciRxHandleMessage>:
    43f8:	e1a0c00d 	mov	ip, sp
    43fc:	e92ddff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
    4400:	e20050ff 	and	r5, r0, #255	; 0xff
    4404:	e24dde6d 	sub	sp, sp, #1744	; 0x6d0
    4408:	e2453011 	sub	r3, r5, #17	; 0x11
    440c:	e24cb004 	sub	fp, ip, #4	; 0x4
    4410:	e24dd008 	sub	sp, sp, #8	; 0x8
    4414:	e1a01801 	mov	r1, r1, lsl #16
    4418:	e353000d 	cmp	r3, #13	; 0xd
    441c:	e1a04821 	mov	r4, r1, lsr #16
    4420:	9a000050 	bls	4568 <aciRxHandleMessage+0x170>
    4424:	e2453031 	sub	r3, r5, #49	; 0x31
    4428:	e353000d 	cmp	r3, #13	; 0xd
    442c:	8a000081 	bhi	4638 <aciRxHandleMessage+0x240>
    4430:	e2453030 	sub	r3, r5, #48	; 0x30
    4434:	e20360ff 	and	r6, r3, #255	; 0xff
    4438:	e3560002 	cmp	r6, #2	; 0x2
    443c:	8a000046 	bhi	455c <aciRxHandleMessage+0x164>
    4440:	e3540081 	cmp	r4, #129	; 0x81
    4444:	8286c030 	addhi	ip, r6, #48	; 0x30
    4448:	8a00010e 	bhi	4888 <aciRxHandleMessage+0x490>
    444c:	e59f1f98 	ldr	r1, [pc, #3992]	; 53ec <.text+0x53ec>
    4450:	e2444002 	sub	r4, r4, #2	; 0x2
    4454:	e5d15001 	ldrb	r5, [r1, #1]
    4458:	e5d1e000 	ldrb	lr, [r1]
    445c:	e59f3f8c 	ldr	r3, [pc, #3980]	; 53f0 <.text+0x53f0>
    4460:	e59fcf8c 	ldr	ip, [pc, #3980]	; 53f4 <.text+0x53f4>
    4464:	e59f9f8c 	ldr	r9, [pc, #3980]	; 53f8 <.text+0x53f8>
    4468:	e1a02004 	mov	r2, r4
    446c:	e0844fa4 	add	r4, r4, r4, lsr #31
    4470:	e7cc5006 	strb	r5, [ip, r6]
    4474:	e2811002 	add	r1, r1, #2	; 0x2
    4478:	e0890386 	add	r0, r9, r6, lsl #7
    447c:	e7c3e006 	strb	lr, [r3, r6]
    4480:	e1a050c4 	mov	r5, r4, asr #1
    4484:	eb0050ca 	bl	187b4 <__memcpy_from_arm>
    4488:	e3550000 	cmp	r5, #0	; 0x0
    448c:	da000032 	ble	455c <aciRxHandleMessage+0x164>
    4490:	e59f4f64 	ldr	r4, [pc, #3940]	; 53fc <.text+0x53fc>
    4494:	e59f3f64 	ldr	r3, [pc, #3940]	; 5400 <.text+0x5400>
    4498:	e5d41000 	ldrb	r1, [r4]
    449c:	e5d42001 	ldrb	r2, [r4, #1]
    44a0:	e3a08000 	mov	r8, #0	; 0x0
    44a4:	e593e000 	ldr	lr, [r3]
    44a8:	e181a402 	orr	sl, r1, r2, lsl #8
    44ac:	e1a03008 	mov	r3, r8
    44b0:	e1a07008 	mov	r7, r8
    44b4:	e35e0000 	cmp	lr, #0	; 0x0
    44b8:	da000014 	ble	4510 <aciRxHandleMessage+0x118>
    44bc:	e0833306 	add	r3, r3, r6, lsl #6
    44c0:	e1a03083 	mov	r3, r3, lsl #1
    44c4:	e193c0b9 	ldrh	ip, [r3, r9]
    44c8:	e15a000c 	cmp	sl, ip
    44cc:	03a01000 	moveq	r1, #0	; 0x0
    44d0:	01a00001 	moveq	r0, r1
    44d4:	0a0000f3 	beq	48a8 <aciRxHandleMessage+0x4b0>
    44d8:	e3a01000 	mov	r1, #0	; 0x0
    44dc:	ea000004 	b	44f4 <aciRxHandleMessage+0xfc>
    44e0:	e7d33004 	ldrb	r3, [r3, r4]
    44e4:	e5d22001 	ldrb	r2, [r2, #1]
    44e8:	e1833402 	orr	r3, r3, r2, lsl #8
    44ec:	e153000c 	cmp	r3, ip
    44f0:	0a0000ec 	beq	48a8 <aciRxHandleMessage+0x4b0>
    44f4:	e2811001 	add	r1, r1, #1	; 0x1
    44f8:	e1a00181 	mov	r0, r1, lsl #3
    44fc:	e0803001 	add	r3, r0, r1
    4500:	e0813083 	add	r3, r1, r3, lsl #1
    4504:	e151000e 	cmp	r1, lr
    4508:	e0832004 	add	r2, r3, r4
    450c:	1afffff3 	bne	44e0 <aciRxHandleMessage+0xe8>
    4510:	e2873001 	add	r3, r7, #1	; 0x1
    4514:	e1550003 	cmp	r5, r3
    4518:	e1a07003 	mov	r7, r3
    451c:	1affffe4 	bne	44b4 <aciRxHandleMessage+0xbc>
    4520:	e3580000 	cmp	r8, #0	; 0x0
    4524:	0a00000c 	beq	455c <aciRxHandleMessage+0x164>
    4528:	e59f3ed4 	ldr	r3, [pc, #3796]	; 5404 <.text+0x5404>
    452c:	e59fced4 	ldr	ip, [pc, #3796]	; 5408 <.text+0x5408>
    4530:	e1a0e086 	mov	lr, r6, lsl #1
    4534:	e2864030 	add	r4, r6, #48	; 0x30
    4538:	e18e80b3 	strh	r8, [lr, r3]
    453c:	e3a000a0 	mov	r0, #160	; 0xa0
    4540:	e3a03001 	mov	r3, #1	; 0x1
    4544:	e24b102a 	sub	r1, fp, #42	; 0x2a
    4548:	e3a02002 	mov	r2, #2	; 0x2
    454c:	e7cc5006 	strb	r5, [ip, r6]
    4550:	e54b402a 	strb	r4, [fp, #-42]
    4554:	e54b3029 	strb	r3, [fp, #-41]
    4558:	ebfffd7d 	bl	3b54 <aciTxSendPacket>
    455c:	e24bd028 	sub	sp, fp, #40	; 0x28
    4560:	e89d6ff0 	ldmia	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
    4564:	e12fff1e 	bx	lr
    4568:	e2453010 	sub	r3, r5, #16	; 0x10
    456c:	e20370ff 	and	r7, r3, #255	; 0xff
    4570:	e59f3f1c 	ldr	r3, [pc, #3868]	; 5494 <.text+0x5494>
    4574:	e3a02000 	mov	r2, #0	; 0x0
    4578:	e3570002 	cmp	r7, #2	; 0x2
    457c:	e5c32000 	strb	r2, [r3]
    4580:	8afffff5 	bhi	455c <aciRxHandleMessage+0x164>
    4584:	e3540081 	cmp	r4, #129	; 0x81
    4588:	8a0000bd 	bhi	4884 <aciRxHandleMessage+0x48c>
    458c:	e59f5efc 	ldr	r5, [pc, #3836]	; 5490 <.text+0x5490>
    4590:	e59f3eec 	ldr	r3, [pc, #3820]	; 5484 <.text+0x5484>
    4594:	e59f6ee4 	ldr	r6, [pc, #3812]	; 5480 <.text+0x5480>
    4598:	e1a00387 	mov	r0, r7, lsl #7
    459c:	e0831407 	add	r1, r3, r7, lsl #8
    45a0:	e085c307 	add	ip, r5, r7, lsl #6
    45a4:	e0803006 	add	r3, r0, r6
    45a8:	e1a05002 	mov	r5, r2
    45ac:	e1a0e002 	mov	lr, r2
    45b0:	e7c2e00c 	strb	lr, [r2, ip]
    45b4:	e2822001 	add	r2, r2, #1	; 0x1
    45b8:	e3a08000 	mov	r8, #0	; 0x0
    45bc:	e3520040 	cmp	r2, #64	; 0x40
    45c0:	e0c380b2 	strh	r8, [r3], #2
    45c4:	e4815004 	str	r5, [r1], #4
    45c8:	1afffff8 	bne	45b0 <aciRxHandleMessage+0x1b8>
    45cc:	e59f1e18 	ldr	r1, [pc, #3608]	; 53ec <.text+0x53ec>
    45d0:	e59f3eb4 	ldr	r3, [pc, #3764]	; 548c <.text+0x548c>
    45d4:	e4d1c001 	ldrb	ip, [r1], #1
    45d8:	e2444001 	sub	r4, r4, #1	; 0x1
    45dc:	e7c3c007 	strb	ip, [r3, r7]
    45e0:	e1a02004 	mov	r2, r4
    45e4:	e0800006 	add	r0, r0, r6
    45e8:	e0844fa4 	add	r4, r4, r4, lsr #31
    45ec:	eb005070 	bl	187b4 <__memcpy_from_arm>
    45f0:	e1a040c4 	mov	r4, r4, asr #1
    45f4:	e59f3e10 	ldr	r3, [pc, #3600]	; 540c <.text+0x540c>
    45f8:	e20440ff 	and	r4, r4, #255	; 0xff
    45fc:	e1a0e087 	mov	lr, r7, lsl #1
    4600:	e18e40b3 	strh	r4, [lr, r3]
    4604:	e59fce04 	ldr	ip, [pc, #3588]	; 5410 <.text+0x5410>
    4608:	e59f3e78 	ldr	r3, [pc, #3704]	; 5488 <.text+0x5488>
    460c:	e3a05001 	mov	r5, #1	; 0x1
    4610:	e2876010 	add	r6, r7, #16	; 0x10
    4614:	e3a000a0 	mov	r0, #160	; 0xa0
    4618:	e24b102a 	sub	r1, fp, #42	; 0x2a
    461c:	e3a02002 	mov	r2, #2	; 0x2
    4620:	e18e50bc 	strh	r5, [lr, ip]
    4624:	e7c34007 	strb	r4, [r3, r7]
    4628:	e54b602a 	strb	r6, [fp, #-42]
    462c:	e54b5029 	strb	r5, [fp, #-41]
    4630:	ebfffd47 	bl	3b54 <aciTxSendPacket>
    4634:	eaffffc8 	b	455c <aciRxHandleMessage+0x164>
    4638:	e2453061 	sub	r3, r5, #97	; 0x61
    463c:	e353000d 	cmp	r3, #13	; 0xd
    4640:	8a00004c 	bhi	4778 <aciRxHandleMessage+0x380>
    4644:	e2453060 	sub	r3, r5, #96	; 0x60
    4648:	e20350ff 	and	r5, r3, #255	; 0xff
    464c:	e3550002 	cmp	r5, #2	; 0x2
    4650:	8affffc1 	bhi	455c <aciRxHandleMessage+0x164>
    4654:	e3540081 	cmp	r4, #129	; 0x81
    4658:	8285c060 	addhi	ip, r5, #96	; 0x60
    465c:	8a000089 	bhi	4888 <aciRxHandleMessage+0x490>
    4660:	e59f1d84 	ldr	r1, [pc, #3460]	; 53ec <.text+0x53ec>
    4664:	e59f2da8 	ldr	r2, [pc, #3496]	; 5414 <.text+0x5414>
    4668:	e59f3da8 	ldr	r3, [pc, #3496]	; 5418 <.text+0x5418>
    466c:	e4d1c001 	ldrb	ip, [r1], #1
    4670:	e2444001 	sub	r4, r4, #1	; 0x1
    4674:	e0820385 	add	r0, r2, r5, lsl #7
    4678:	e1a02004 	mov	r2, r4
    467c:	e0844fa4 	add	r4, r4, r4, lsr #31
    4680:	e7c3c005 	strb	ip, [r3, r5]
    4684:	e1a0a0c4 	mov	sl, r4, asr #1
    4688:	eb005049 	bl	187b4 <__memcpy_from_arm>
    468c:	e35a0000 	cmp	sl, #0	; 0x0
    4690:	e2853060 	add	r3, r5, #96	; 0x60
    4694:	e54b36f8 	strb	r3, [fp, #-1784]
    4698:	e3a02001 	mov	r2, #1	; 0x1
    469c:	c3a03000 	movgt	r3, #0	; 0x0
    46a0:	c24b9e6f 	subgt	r9, fp, #1776	; 0x6f0
    46a4:	e54b26f7 	strb	r2, [fp, #-1783]
    46a8:	c1a06003 	movgt	r6, r3
    46ac:	c1a07003 	movgt	r7, r3
    46b0:	c2499008 	subgt	r9, r9, #8	; 0x8
    46b4:	da0000e4 	ble	4a4c <aciRxHandleMessage+0x654>
    46b8:	e59f8d5c 	ldr	r8, [pc, #3420]	; 541c <.text+0x541c>
    46bc:	e598c000 	ldr	ip, [r8]
    46c0:	e35c0000 	cmp	ip, #0	; 0x0
    46c4:	da000019 	ble	4730 <aciRxHandleMessage+0x338>
    46c8:	e59f8d50 	ldr	r8, [pc, #3408]	; 5420 <.text+0x5420>
    46cc:	e0833305 	add	r3, r3, r5, lsl #6
    46d0:	e59fed3c 	ldr	lr, [pc, #3388]	; 5414 <.text+0x5414>
    46d4:	e5d81001 	ldrb	r1, [r8, #1]
    46d8:	e1a03083 	mov	r3, r3, lsl #1
    46dc:	e5d82000 	ldrb	r2, [r8]
    46e0:	e19300be 	ldrh	r0, [r3, lr]
    46e4:	e1822401 	orr	r2, r2, r1, lsl #8
    46e8:	e1520000 	cmp	r2, r0
    46ec:	03a01000 	moveq	r1, #0	; 0x0
    46f0:	01a04001 	moveq	r4, r1
    46f4:	0a00009b 	beq	4968 <aciRxHandleMessage+0x570>
    46f8:	e3a01000 	mov	r1, #0	; 0x0
    46fc:	ea000004 	b	4714 <aciRxHandleMessage+0x31c>
    4700:	e7d33008 	ldrb	r3, [r3, r8]
    4704:	e5d22001 	ldrb	r2, [r2, #1]
    4708:	e1833402 	orr	r3, r3, r2, lsl #8
    470c:	e1530000 	cmp	r3, r0
    4710:	0a000094 	beq	4968 <aciRxHandleMessage+0x570>
    4714:	e2811001 	add	r1, r1, #1	; 0x1
    4718:	e1a04181 	mov	r4, r1, lsl #3
    471c:	e0843001 	add	r3, r4, r1
    4720:	e0813083 	add	r3, r1, r3, lsl #1
    4724:	e151000c 	cmp	r1, ip
    4728:	e0832008 	add	r2, r3, r8
    472c:	1afffff3 	bne	4700 <aciRxHandleMessage+0x308>
    4730:	e2873001 	add	r3, r7, #1	; 0x1
    4734:	e15a0003 	cmp	sl, r3
    4738:	e1a07003 	mov	r7, r3
    473c:	1affffdd 	bne	46b8 <aciRxHandleMessage+0x2c0>
    4740:	e1a02806 	mov	r2, r6, lsl #16
    4744:	e2823802 	add	r3, r2, #131072	; 0x20000
    4748:	e1a03823 	mov	r3, r3, lsr #16
    474c:	e1a04822 	mov	r4, r2, lsr #16
    4750:	e59fcccc 	ldr	ip, [pc, #3276]	; 5424 <.text+0x5424>
    4754:	e1a02003 	mov	r2, r3
    4758:	e1a03085 	mov	r3, r5, lsl #1
    475c:	e18340bc 	strh	r4, [r3, ip]
    4760:	e59f4cc0 	ldr	r4, [pc, #3264]	; 5428 <.text+0x5428>
    4764:	e1a01009 	mov	r1, r9
    4768:	e3a000a0 	mov	r0, #160	; 0xa0
    476c:	e7c4a005 	strb	sl, [r4, r5]
    4770:	ebfffcf7 	bl	3b54 <aciTxSendPacket>
    4774:	eaffff78 	b	455c <aciRxHandleMessage+0x164>
    4778:	e2453041 	sub	r3, r5, #65	; 0x41
    477c:	e353000d 	cmp	r3, #13	; 0xd
    4780:	9a000050 	bls	48c8 <aciRxHandleMessage+0x4d0>
    4784:	e2453071 	sub	r3, r5, #113	; 0x71
    4788:	e353000d 	cmp	r3, #13	; 0xd
    478c:	9a000063 	bls	4920 <aciRxHandleMessage+0x528>
    4790:	e3550024 	cmp	r5, #36	; 0x24
    4794:	0a000094 	beq	49ec <aciRxHandleMessage+0x5f4>
    4798:	8a000088 	bhi	49c0 <aciRxHandleMessage+0x5c8>
    479c:	e3550007 	cmp	r5, #7	; 0x7
    47a0:	0a000142 	beq	4cb0 <aciRxHandleMessage+0x8b8>
    47a4:	8a0000f1 	bhi	4b70 <aciRxHandleMessage+0x778>
    47a8:	e3550003 	cmp	r5, #3	; 0x3
    47ac:	0a00028e 	beq	51ec <aciRxHandleMessage+0xdf4>
    47b0:	8a000208 	bhi	4fd8 <aciRxHandleMessage+0xbe0>
    47b4:	e3550001 	cmp	r5, #1	; 0x1
    47b8:	0a0002db 	beq	532c <aciRxHandleMessage+0xf34>
    47bc:	e3550002 	cmp	r5, #2	; 0x2
    47c0:	1affff65 	bne	455c <aciRxHandleMessage+0x164>
    47c4:	e1a018a1 	mov	r1, r1, lsr #17
    47c8:	e3510000 	cmp	r1, #0	; 0x0
    47cc:	daffff62 	ble	455c <aciRxHandleMessage+0x164>
    47d0:	e2811001 	add	r1, r1, #1	; 0x1
    47d4:	e59fac10 	ldr	sl, [pc, #3088]	; 53ec <.text+0x53ec>
    47d8:	e59f9c20 	ldr	r9, [pc, #3104]	; 5400 <.text+0x5400>
    47dc:	e50b1700 	str	r1, [fp, #-1792]
    47e0:	e3a02000 	mov	r2, #0	; 0x0
    47e4:	e3a08001 	mov	r8, #1	; 0x1
    47e8:	e1a02082 	mov	r2, r2, lsl #1
    47ec:	e082300a 	add	r3, r2, sl
    47f0:	e5d30001 	ldrb	r0, [r3, #1]
    47f4:	e7da1002 	ldrb	r1, [sl, r2]
    47f8:	e599c000 	ldr	ip, [r9]
    47fc:	e1811400 	orr	r1, r1, r0, lsl #8
    4800:	e35c0000 	cmp	ip, #0	; 0x0
    4804:	e14b12be 	strh	r1, [fp, #-46]
    4808:	da000013 	ble	485c <aciRxHandleMessage+0x464>
    480c:	e59f4be8 	ldr	r4, [pc, #3048]	; 53fc <.text+0x53fc>
    4810:	e5d43000 	ldrb	r3, [r4]
    4814:	e5d42001 	ldrb	r2, [r4, #1]
    4818:	e1833402 	orr	r3, r3, r2, lsl #8
    481c:	e1510003 	cmp	r1, r3
    4820:	13a06000 	movne	r6, #0	; 0x0
    4824:	11a00006 	movne	r0, r6
    4828:	1a000005 	bne	4844 <aciRxHandleMessage+0x44c>
    482c:	ea000196 	b	4e8c <aciRxHandleMessage+0xa94>
    4830:	e5d32001 	ldrb	r2, [r3, #1]
    4834:	e7d03004 	ldrb	r3, [r0, r4]
    4838:	e1833402 	orr	r3, r3, r2, lsl #8
    483c:	e1510003 	cmp	r1, r3
    4840:	0a000193 	beq	4e94 <aciRxHandleMessage+0xa9c>
    4844:	e2866001 	add	r6, r6, #1	; 0x1
    4848:	e2800013 	add	r0, r0, #19	; 0x13
    484c:	e156000c 	cmp	r6, ip
    4850:	e1a07186 	mov	r7, r6, lsl #3
    4854:	e0803004 	add	r3, r0, r4
    4858:	1afffff4 	bne	4830 <aciRxHandleMessage+0x438>
    485c:	e3a00085 	mov	r0, #133	; 0x85
    4860:	e24b102e 	sub	r1, fp, #46	; 0x2e
    4864:	e3a02002 	mov	r2, #2	; 0x2
    4868:	ebfffcb9 	bl	3b54 <aciTxSendPacket>
    486c:	e51be700 	ldr	lr, [fp, #-1792]
    4870:	e1a02008 	mov	r2, r8
    4874:	e2888001 	add	r8, r8, #1	; 0x1
    4878:	e15e0008 	cmp	lr, r8
    487c:	1affffd9 	bne	47e8 <aciRxHandleMessage+0x3f0>
    4880:	eaffff35 	b	455c <aciRxHandleMessage+0x164>
    4884:	e287c010 	add	ip, r7, #16	; 0x10
    4888:	e3e0300e 	mvn	r3, #14	; 0xe
    488c:	e3a000a0 	mov	r0, #160	; 0xa0
    4890:	e24b102a 	sub	r1, fp, #42	; 0x2a
    4894:	e3a02002 	mov	r2, #2	; 0x2
    4898:	e54bc02a 	strb	ip, [fp, #-42]
    489c:	e54b3029 	strb	r3, [fp, #-41]
    48a0:	ebfffcab 	bl	3b54 <aciTxSendPacket>
    48a4:	eaffff2c 	b	455c <aciRxHandleMessage+0x164>
    48a8:	e0803001 	add	r3, r0, r1
    48ac:	e0813083 	add	r3, r1, r3, lsl #1
    48b0:	e0833004 	add	r3, r3, r4
    48b4:	e5d3200e 	ldrb	r2, [r3, #14]
    48b8:	e0882122 	add	r2, r8, r2, lsr #2
    48bc:	e1a02802 	mov	r2, r2, lsl #16
    48c0:	e1a08822 	mov	r8, r2, lsr #16
    48c4:	eaffff11 	b	4510 <aciRxHandleMessage+0x118>
    48c8:	e2453040 	sub	r3, r5, #64	; 0x40
    48cc:	e20350ff 	and	r5, r3, #255	; 0xff
    48d0:	e3550002 	cmp	r5, #2	; 0x2
    48d4:	8affff20 	bhi	455c <aciRxHandleMessage+0x164>
    48d8:	e59f2b24 	ldr	r2, [pc, #2852]	; 5404 <.text+0x5404>
    48dc:	e1a03085 	mov	r3, r5, lsl #1
    48e0:	e19320b2 	ldrh	r2, [r3, r2]
    48e4:	e2441001 	sub	r1, r4, #1	; 0x1
    48e8:	e1520001 	cmp	r2, r1
    48ec:	0a000043 	beq	4a00 <aciRxHandleMessage+0x608>
    48f0:	e59f2b34 	ldr	r2, [pc, #2868]	; 542c <.text+0x542c>
    48f4:	e7d23005 	ldrb	r3, [r2, r5]
    48f8:	e2833001 	add	r3, r3, #1	; 0x1
    48fc:	e7c23005 	strb	r3, [r2, r5]
    4900:	e59f3b28 	ldr	r3, [pc, #2856]	; 5430 <.text+0x5430>
    4904:	e3a01000 	mov	r1, #0	; 0x0
    4908:	e7c31005 	strb	r1, [r3, r5]
    490c:	eaffff12 	b	455c <aciRxHandleMessage+0x164>
    4910:	e3550060 	cmp	r5, #96	; 0x60
    4914:	0affff4a 	beq	4644 <aciRxHandleMessage+0x24c>
    4918:	e3550070 	cmp	r5, #112	; 0x70
    491c:	1affff0e 	bne	455c <aciRxHandleMessage+0x164>
    4920:	e2453070 	sub	r3, r5, #112	; 0x70
    4924:	e20350ff 	and	r5, r3, #255	; 0xff
    4928:	e3550002 	cmp	r5, #2	; 0x2
    492c:	8affff0a 	bhi	455c <aciRxHandleMessage+0x164>
    4930:	e59fcab4 	ldr	ip, [pc, #2740]	; 53ec <.text+0x53ec>
    4934:	e59f3adc 	ldr	r3, [pc, #2780]	; 5418 <.text+0x5418>
    4938:	e5dc2000 	ldrb	r2, [ip]
    493c:	e7d31005 	ldrb	r1, [r3, r5]
    4940:	e1510002 	cmp	r1, r2
    4944:	0a0000c3 	beq	4c58 <aciRxHandleMessage+0x860>
    4948:	e59f2ae4 	ldr	r2, [pc, #2788]	; 5434 <.text+0x5434>
    494c:	e7d23005 	ldrb	r3, [r2, r5]
    4950:	e2833001 	add	r3, r3, #1	; 0x1
    4954:	e7c23005 	strb	r3, [r2, r5]
    4958:	e59f3ad8 	ldr	r3, [pc, #2776]	; 5438 <.text+0x5438>
    495c:	e3a01000 	mov	r1, #0	; 0x0
    4960:	e7c31005 	strb	r1, [r3, r5]
    4964:	eafffefc 	b	455c <aciRxHandleMessage+0x164>
    4968:	e0844001 	add	r4, r4, r1
    496c:	e0814084 	add	r4, r1, r4, lsl #1
    4970:	e0844008 	add	r4, r4, r8
    4974:	e284300c 	add	r3, r4, #12	; 0xc
    4978:	e5d32004 	ldrb	r2, [r3, #4]
    497c:	e5d31003 	ldrb	r1, [r3, #3]
    4980:	e5d3c005 	ldrb	ip, [r3, #5]
    4984:	e5d3e006 	ldrb	lr, [r3, #6]
    4988:	e1811402 	orr	r1, r1, r2, lsl #8
    498c:	e1a00806 	mov	r0, r6, lsl #16
    4990:	e5d4200e 	ldrb	r2, [r4, #14]
    4994:	e181180c 	orr	r1, r1, ip, lsl #16
    4998:	e0890840 	add	r0, r9, r0, asr #16
    499c:	e1811c0e 	orr	r1, r1, lr, lsl #24
    49a0:	e2800002 	add	r0, r0, #2	; 0x2
    49a4:	e1a02122 	mov	r2, r2, lsr #2
    49a8:	eb004f81 	bl	187b4 <__memcpy_from_arm>
    49ac:	e5d4300e 	ldrb	r3, [r4, #14]
    49b0:	e0863123 	add	r3, r6, r3, lsr #2
    49b4:	e1a03803 	mov	r3, r3, lsl #16
    49b8:	e1a06823 	mov	r6, r3, lsr #16
    49bc:	eaffff5b 	b	4730 <aciRxHandleMessage+0x338>
    49c0:	e3550089 	cmp	r5, #137	; 0x89
    49c4:	0a000080 	beq	4bcc <aciRxHandleMessage+0x7d4>
    49c8:	8a000024 	bhi	4a60 <aciRxHandleMessage+0x668>
    49cc:	e3550040 	cmp	r5, #64	; 0x40
    49d0:	0affffbc 	beq	48c8 <aciRxHandleMessage+0x4d0>
    49d4:	8affffcd 	bhi	4910 <aciRxHandleMessage+0x518>
    49d8:	e3550025 	cmp	r5, #37	; 0x25
    49dc:	0a000337 	beq	56c0 <.text+0x56c0>
    49e0:	e3550030 	cmp	r5, #48	; 0x30
    49e4:	1afffedc 	bne	455c <aciRxHandleMessage+0x164>
    49e8:	eafffe90 	b	4430 <aciRxHandleMessage+0x38>
    49ec:	e3a000a2 	mov	r0, #162	; 0xa2
    49f0:	e59f1a44 	ldr	r1, [pc, #2628]	; 543c <.text+0x543c>
    49f4:	e3a02002 	mov	r2, #2	; 0x2
    49f8:	ebfffc55 	bl	3b54 <aciTxSendPacket>
    49fc:	eafffed6 	b	455c <aciRxHandleMessage+0x164>
    4a00:	e59f3a38 	ldr	r3, [pc, #2616]	; 5440 <.text+0x5440>
    4a04:	e0850105 	add	r0, r5, r5, lsl #2
    4a08:	e0800100 	add	r0, r0, r0, lsl #2
    4a0c:	e0830200 	add	r0, r3, r0, lsl #4
    4a10:	e59f1a2c 	ldr	r1, [pc, #2604]	; 5444 <.text+0x5444>
    4a14:	eb004f66 	bl	187b4 <__memcpy_from_arm>
    4a18:	e59f39d4 	ldr	r3, [pc, #2516]	; 53f4 <.text+0x53f4>
    4a1c:	e7d32005 	ldrb	r2, [r3, r5]
    4a20:	e59f3a20 	ldr	r3, [pc, #2592]	; 5448 <.text+0x5448>
    4a24:	e3a04001 	mov	r4, #1	; 0x1
    4a28:	e3520000 	cmp	r2, #0	; 0x0
    4a2c:	e7c34005 	strb	r4, [r3, r5]
    4a30:	1a0000c2 	bne	4d40 <aciRxHandleMessage+0x948>
    4a34:	e59f29f0 	ldr	r2, [pc, #2544]	; 542c <.text+0x542c>
    4a38:	e59f19f0 	ldr	r1, [pc, #2544]	; 5430 <.text+0x5430>
    4a3c:	e3a03000 	mov	r3, #0	; 0x0
    4a40:	e7c23005 	strb	r3, [r2, r5]
    4a44:	e7c14005 	strb	r4, [r1, r5]
    4a48:	eafffec3 	b	455c <aciRxHandleMessage+0x164>
    4a4c:	e24b9e6f 	sub	r9, fp, #1776	; 0x6f0
    4a50:	e3a04000 	mov	r4, #0	; 0x0
    4a54:	e3a03002 	mov	r3, #2	; 0x2
    4a58:	e2499008 	sub	r9, r9, #8	; 0x8
    4a5c:	eaffff3b 	b	4750 <aciRxHandleMessage+0x358>
    4a60:	e35500a5 	cmp	r5, #165	; 0xa5
    4a64:	0a0000ec 	beq	4e1c <aciRxHandleMessage+0xa24>
    4a68:	8a0000cb 	bhi	4d9c <aciRxHandleMessage+0x9a4>
    4a6c:	e35500a3 	cmp	r5, #163	; 0xa3
    4a70:	0a0002eb 	beq	5624 <.text+0x5624>
    4a74:	e35500a4 	cmp	r5, #164	; 0xa4
    4a78:	1afffeb7 	bne	455c <aciRxHandleMessage+0x164>
    4a7c:	e3540001 	cmp	r4, #1	; 0x1
    4a80:	9afffeb5 	bls	455c <aciRxHandleMessage+0x164>
    4a84:	e59f39c0 	ldr	r3, [pc, #2496]	; 544c <.text+0x544c>
    4a88:	e593e000 	ldr	lr, [r3]
    4a8c:	e59f2958 	ldr	r2, [pc, #2392]	; 53ec <.text+0x53ec>
    4a90:	e35e0000 	cmp	lr, #0	; 0x0
    4a94:	e5d21000 	ldrb	r1, [r2]
    4a98:	e5d23001 	ldrb	r3, [r2, #1]
    4a9c:	dafffeae 	ble	455c <aciRxHandleMessage+0x164>
    4aa0:	e59f99a8 	ldr	r9, [pc, #2472]	; 5450 <.text+0x5450>
    4aa4:	e1813403 	orr	r3, r1, r3, lsl #8
    4aa8:	e5d92000 	ldrb	r2, [r9]
    4aac:	e5d91001 	ldrb	r1, [r9, #1]
    4ab0:	e1a03803 	mov	r3, r3, lsl #16
    4ab4:	e1822401 	orr	r2, r2, r1, lsl #8
    4ab8:	e1a0c843 	mov	ip, r3, asr #16
    4abc:	e152000c 	cmp	r2, ip
    4ac0:	13a01000 	movne	r1, #0	; 0x0
    4ac4:	11a00001 	movne	r0, r1
    4ac8:	0a0002d2 	beq	5618 <.text+0x5618>
    4acc:	e2811001 	add	r1, r1, #1	; 0x1
    4ad0:	e2800013 	add	r0, r0, #19	; 0x13
    4ad4:	e15e0001 	cmp	lr, r1
    4ad8:	e1a04181 	mov	r4, r1, lsl #3
    4adc:	e0803009 	add	r3, r0, r9
    4ae0:	0afffe9d 	beq	455c <aciRxHandleMessage+0x164>
    4ae4:	e5d32001 	ldrb	r2, [r3, #1]
    4ae8:	e7d03009 	ldrb	r3, [r0, r9]
    4aec:	e1833402 	orr	r3, r3, r2, lsl #8
    4af0:	e15c0003 	cmp	ip, r3
    4af4:	1afffff4 	bne	4acc <aciRxHandleMessage+0x6d4>
    4af8:	e0844001 	add	r4, r4, r1
    4afc:	e0814084 	add	r4, r1, r4, lsl #1
    4b00:	e0845009 	add	r5, r4, r9
    4b04:	e24b6fbe 	sub	r6, fp, #760	; 0x2f8
    4b08:	e1a01005 	mov	r1, r5
    4b0c:	e1a00006 	mov	r0, r6
    4b10:	e3a02002 	mov	r2, #2	; 0x2
    4b14:	eb004f26 	bl	187b4 <__memcpy_from_arm>
    4b18:	e285300c 	add	r3, r5, #12	; 0xc
    4b1c:	e5d32004 	ldrb	r2, [r3, #4]
    4b20:	e5d31003 	ldrb	r1, [r3, #3]
    4b24:	e5d30005 	ldrb	r0, [r3, #5]
    4b28:	e5d3c006 	ldrb	ip, [r3, #6]
    4b2c:	e1811402 	orr	r1, r1, r2, lsl #8
    4b30:	e5d5200e 	ldrb	r2, [r5, #14]
    4b34:	e1811800 	orr	r1, r1, r0, lsl #16
    4b38:	e1a03002 	mov	r3, r2
    4b3c:	e1811c0c 	orr	r1, r1, ip, lsl #24
    4b40:	e1a02122 	mov	r2, r2, lsr #2
    4b44:	e2860003 	add	r0, r6, #3	; 0x3
    4b48:	e54b32f6 	strb	r3, [fp, #-758]
    4b4c:	eb004f18 	bl	187b4 <__memcpy_from_arm>
    4b50:	e5d5200e 	ldrb	r2, [r5, #14]
    4b54:	e1a02122 	mov	r2, r2, lsr #2
    4b58:	e1a01006 	mov	r1, r6
    4b5c:	e2822003 	add	r2, r2, #3	; 0x3
    4b60:	e3a000a4 	mov	r0, #164	; 0xa4
    4b64:	e0844009 	add	r4, r4, r9
    4b68:	ebfffbf9 	bl	3b54 <aciTxSendPacket>
    4b6c:	eafffe7a 	b	455c <aciRxHandleMessage+0x164>
    4b70:	e3550021 	cmp	r5, #33	; 0x21
    4b74:	0a000083 	beq	4d88 <aciRxHandleMessage+0x990>
    4b78:	8a000077 	bhi	4d5c <aciRxHandleMessage+0x964>
    4b7c:	e3550010 	cmp	r5, #16	; 0x10
    4b80:	0afffe78 	beq	4568 <aciRxHandleMessage+0x170>
    4b84:	e3550020 	cmp	r5, #32	; 0x20
    4b88:	1afffe73 	bne	455c <aciRxHandleMessage+0x164>
    4b8c:	e59f3900 	ldr	r3, [pc, #2304]	; 5494 <.text+0x5494>
    4b90:	e3a02000 	mov	r2, #0	; 0x0
    4b94:	e3540006 	cmp	r4, #6	; 0x6
    4b98:	e5c32000 	strb	r2, [r3]
    4b9c:	1afffe6e 	bne	455c <aciRxHandleMessage+0x164>
    4ba0:	e59f189c 	ldr	r1, [pc, #2204]	; 5444 <.text+0x5444>
    4ba4:	e59f08a8 	ldr	r0, [pc, #2216]	; 5454 <.text+0x5454>
    4ba8:	e281c006 	add	ip, r1, #6	; 0x6
    4bac:	e5d12000 	ldrb	r2, [r1]
    4bb0:	e5513001 	ldrb	r3, [r1, #-1]
    4bb4:	e2811002 	add	r1, r1, #2	; 0x2
    4bb8:	e1833402 	orr	r3, r3, r2, lsl #8
    4bbc:	e151000c 	cmp	r1, ip
    4bc0:	e0c030b2 	strh	r3, [r0], #2
    4bc4:	1afffff8 	bne	4bac <aciRxHandleMessage+0x7b4>
    4bc8:	eafffe63 	b	455c <aciRxHandleMessage+0x164>
    4bcc:	e3540002 	cmp	r4, #2	; 0x2
    4bd0:	1afffe61 	bne	455c <aciRxHandleMessage+0x164>
    4bd4:	e59f1810 	ldr	r1, [pc, #2064]	; 53ec <.text+0x53ec>
    4bd8:	e59f383c 	ldr	r3, [pc, #2108]	; 541c <.text+0x541c>
    4bdc:	e5d10000 	ldrb	r0, [r1]
    4be0:	e593c000 	ldr	ip, [r3]
    4be4:	e5d12001 	ldrb	r2, [r1, #1]
    4be8:	e35c0000 	cmp	ip, #0	; 0x0
    4bec:	e1800402 	orr	r0, r0, r2, lsl #8
    4bf0:	e14b02be 	strh	r0, [fp, #-46]
    4bf4:	da000015 	ble	4c50 <aciRxHandleMessage+0x858>
    4bf8:	e59f8820 	ldr	r8, [pc, #2080]	; 5420 <.text+0x5420>
    4bfc:	e5d83000 	ldrb	r3, [r8]
    4c00:	e5d82001 	ldrb	r2, [r8, #1]
    4c04:	e1833402 	orr	r3, r3, r2, lsl #8
    4c08:	e1530000 	cmp	r3, r0
    4c0c:	03a01000 	moveq	r1, #0	; 0x0
    4c10:	01a04001 	moveq	r4, r1
    4c14:	0a0002c6 	beq	5734 <.text+0x5734>
    4c18:	e3a01000 	mov	r1, #0	; 0x0
    4c1c:	ea000004 	b	4c34 <aciRxHandleMessage+0x83c>
    4c20:	e7d33008 	ldrb	r3, [r3, r8]
    4c24:	e5d22001 	ldrb	r2, [r2, #1]
    4c28:	e1833402 	orr	r3, r3, r2, lsl #8
    4c2c:	e1500003 	cmp	r0, r3
    4c30:	0a0002bf 	beq	5734 <.text+0x5734>
    4c34:	e2811001 	add	r1, r1, #1	; 0x1
    4c38:	e1a04181 	mov	r4, r1, lsl #3
    4c3c:	e0843001 	add	r3, r4, r1
    4c40:	e0813083 	add	r3, r1, r3, lsl #1
    4c44:	e15c0001 	cmp	ip, r1
    4c48:	e0832008 	add	r2, r3, r8
    4c4c:	1afffff3 	bne	4c20 <aciRxHandleMessage+0x828>
    4c50:	e24b6071 	sub	r6, fp, #113	; 0x71
    4c54:	ea0002ce 	b	5794 <.text+0x5794>
    4c58:	e59f37f8 	ldr	r3, [pc, #2040]	; 5458 <.text+0x5458>
    4c5c:	e0850105 	add	r0, r5, r5, lsl #2
    4c60:	e0800100 	add	r0, r0, r0, lsl #2
    4c64:	e28c1001 	add	r1, ip, #1	; 0x1
    4c68:	e2442001 	sub	r2, r4, #1	; 0x1
    4c6c:	e0830200 	add	r0, r3, r0, lsl #4
    4c70:	eb004ecf 	bl	187b4 <__memcpy_from_arm>
    4c74:	e59f37e0 	ldr	r3, [pc, #2016]	; 545c <.text+0x545c>
    4c78:	e3a04001 	mov	r4, #1	; 0x1
    4c7c:	e285c070 	add	ip, r5, #112	; 0x70
    4c80:	e24b102a 	sub	r1, fp, #42	; 0x2a
    4c84:	e1a02004 	mov	r2, r4
    4c88:	e7c34005 	strb	r4, [r3, r5]
    4c8c:	e3a000a0 	mov	r0, #160	; 0xa0
    4c90:	e54bc02a 	strb	ip, [fp, #-42]
    4c94:	ebfffbae 	bl	3b54 <aciTxSendPacket>
    4c98:	e59f3794 	ldr	r3, [pc, #1940]	; 5434 <.text+0x5434>
    4c9c:	e59f2794 	ldr	r2, [pc, #1940]	; 5438 <.text+0x5438>
    4ca0:	e3a01000 	mov	r1, #0	; 0x0
    4ca4:	e7c31005 	strb	r1, [r3, r5]
    4ca8:	e7c24005 	strb	r4, [r2, r5]
    4cac:	eafffe2a 	b	455c <aciRxHandleMessage+0x164>
    4cb0:	e59f3764 	ldr	r3, [pc, #1892]	; 541c <.text+0x541c>
    4cb4:	e5930000 	ldr	r0, [r3]
    4cb8:	e1a06080 	mov	r6, r0, lsl #1
    4cbc:	e1a03086 	mov	r3, r6, lsl #1
    4cc0:	e2833008 	add	r3, r3, #8	; 0x8
    4cc4:	e1a0700d 	mov	r7, sp
    4cc8:	e063d00d 	rsb	sp, r3, sp
    4ccc:	e1a0212d 	mov	r2, sp, lsr #2
    4cd0:	e1a0c102 	mov	ip, r2, lsl #2
    4cd4:	e3500000 	cmp	r0, #0	; 0x0
    4cd8:	e1cc00b0 	strh	r0, [ip]
    4cdc:	da00000f 	ble	4d20 <aciRxHandleMessage+0x928>
    4ce0:	e3a04000 	mov	r4, #0	; 0x0
    4ce4:	e59f8734 	ldr	r8, [pc, #1844]	; 5420 <.text+0x5420>
    4ce8:	e3a05001 	mov	r5, #1	; 0x1
    4cec:	e1a0e004 	mov	lr, r4
    4cf0:	e08e3008 	add	r3, lr, r8
    4cf4:	e5d31001 	ldrb	r1, [r3, #1]
    4cf8:	e7de2008 	ldrb	r2, [lr, r8]
    4cfc:	e1a03805 	mov	r3, r5, lsl #16
    4d00:	e2844001 	add	r4, r4, #1	; 0x1
    4d04:	e1822401 	orr	r2, r2, r1, lsl #8
    4d08:	e1a037a3 	mov	r3, r3, lsr #15
    4d0c:	e1500004 	cmp	r0, r4
    4d10:	e18320bc 	strh	r2, [r3, ip]
    4d14:	e28ee013 	add	lr, lr, #19	; 0x13
    4d18:	e2855001 	add	r5, r5, #1	; 0x1
    4d1c:	1afffff3 	bne	4cf0 <aciRxHandleMessage+0x8f8>
    4d20:	e2862002 	add	r2, r6, #2	; 0x2
    4d24:	e1a02802 	mov	r2, r2, lsl #16
    4d28:	e1a0100c 	mov	r1, ip
    4d2c:	e1a02822 	mov	r2, r2, lsr #16
    4d30:	e3a00086 	mov	r0, #134	; 0x86
    4d34:	ebfffb86 	bl	3b54 <aciTxSendPacket>
    4d38:	e1a0d007 	mov	sp, r7
    4d3c:	eafffe06 	b	455c <aciRxHandleMessage+0x164>
    4d40:	e2853050 	add	r3, r5, #80	; 0x50
    4d44:	e3a000a0 	mov	r0, #160	; 0xa0
    4d48:	e24b102a 	sub	r1, fp, #42	; 0x2a
    4d4c:	e1a02004 	mov	r2, r4
    4d50:	e54b302a 	strb	r3, [fp, #-42]
    4d54:	ebfffb7e 	bl	3b54 <aciTxSendPacket>
    4d58:	eaffff35 	b	4a34 <aciRxHandleMessage+0x63c>
    4d5c:	e3550022 	cmp	r5, #34	; 0x22
    4d60:	0a00023a 	beq	5650 <.text+0x5650>
    4d64:	e3550023 	cmp	r5, #35	; 0x23
    4d68:	1afffdfb 	bne	455c <aciRxHandleMessage+0x164>
    4d6c:	e3540002 	cmp	r4, #2	; 0x2
    4d70:	1afffdf9 	bne	455c <aciRxHandleMessage+0x164>
    4d74:	e1a02004 	mov	r2, r4
    4d78:	e59f166c 	ldr	r1, [pc, #1644]	; 53ec <.text+0x53ec>
    4d7c:	e59f06b8 	ldr	r0, [pc, #1720]	; 543c <.text+0x543c>
    4d80:	eb004e8b 	bl	187b4 <__memcpy_from_arm>
    4d84:	eafffdf4 	b	455c <aciRxHandleMessage+0x164>
    4d88:	e3a000a1 	mov	r0, #161	; 0xa1
    4d8c:	e59f16c0 	ldr	r1, [pc, #1728]	; 5454 <.text+0x5454>
    4d90:	e3a02006 	mov	r2, #6	; 0x6
    4d94:	ebfffb6e 	bl	3b54 <aciTxSendPacket>
    4d98:	eafffdef 	b	455c <aciRxHandleMessage+0x164>
    4d9c:	e35500f2 	cmp	r5, #242	; 0xf2
    4da0:	0a00023c 	beq	5698 <.text+0x5698>
    4da4:	e35500f3 	cmp	r5, #243	; 0xf3
    4da8:	0a00022e 	beq	5668 <.text+0x5668>
    4dac:	e35500f0 	cmp	r5, #240	; 0xf0
    4db0:	1afffde9 	bne	455c <aciRxHandleMessage+0x164>
    4db4:	e3a02000 	mov	r2, #0	; 0x0
    4db8:	e3a01040 	mov	r1, #64	; 0x40
    4dbc:	e3a00020 	mov	r0, #32	; 0x20
    4dc0:	e3a03001 	mov	r3, #1	; 0x1
    4dc4:	e54b3053 	strb	r3, [fp, #-83]
    4dc8:	e54b004f 	strb	r0, [fp, #-79]
    4dcc:	e2833002 	add	r3, r3, #2	; 0x2
    4dd0:	e54b104d 	strb	r1, [fp, #-77]
    4dd4:	e54b2052 	strb	r2, [fp, #-82]
    4dd8:	e54b1050 	strb	r1, [fp, #-80]
    4ddc:	e54b0051 	strb	r0, [fp, #-81]
    4de0:	e54b204c 	strb	r2, [fp, #-76]
    4de4:	e54b204b 	strb	r2, [fp, #-75]
    4de8:	e54b304e 	strb	r3, [fp, #-78]
    4dec:	e1a0c002 	mov	ip, r2
    4df0:	e24b304b 	sub	r3, fp, #75	; 0x4b
    4df4:	e28cc001 	add	ip, ip, #1	; 0x1
    4df8:	e35c0008 	cmp	ip, #8	; 0x8
    4dfc:	e5c32001 	strb	r2, [r3, #1]
    4e00:	e5e32002 	strb	r2, [r3, #2]!
    4e04:	1afffffa 	bne	4df4 <aciRxHandleMessage+0x9fc>
    4e08:	e3a000f1 	mov	r0, #241	; 0xf1
    4e0c:	e24b1053 	sub	r1, fp, #83	; 0x53
    4e10:	e3a02019 	mov	r2, #25	; 0x19
    4e14:	ebfffb4e 	bl	3b54 <aciTxSendPacket>
    4e18:	eafffdcf 	b	455c <aciRxHandleMessage+0x164>
    4e1c:	e59f363c 	ldr	r3, [pc, #1596]	; 5460 <.text+0x5460>
    4e20:	e1d330b0 	ldrh	r3, [r3]
    4e24:	e24b0038 	sub	r0, fp, #56	; 0x38
    4e28:	e59f1634 	ldr	r1, [pc, #1588]	; 5464 <.text+0x5464>
    4e2c:	e3a02002 	mov	r2, #2	; 0x2
    4e30:	e14b33ba 	strh	r3, [fp, #-58]
    4e34:	eb004e5e 	bl	187b4 <__memcpy_from_arm>
    4e38:	e24b0036 	sub	r0, fp, #54	; 0x36
    4e3c:	e59f1624 	ldr	r1, [pc, #1572]	; 5468 <.text+0x5468>
    4e40:	e3a02002 	mov	r2, #2	; 0x2
    4e44:	eb004e5a 	bl	187b4 <__memcpy_from_arm>
    4e48:	e24b0034 	sub	r0, fp, #52	; 0x34
    4e4c:	e59f15f8 	ldr	r1, [pc, #1528]	; 544c <.text+0x544c>
    4e50:	e3a02002 	mov	r2, #2	; 0x2
    4e54:	eb004e56 	bl	187b4 <__memcpy_from_arm>
    4e58:	e24b0032 	sub	r0, fp, #50	; 0x32
    4e5c:	e59f159c 	ldr	r1, [pc, #1436]	; 5400 <.text+0x5400>
    4e60:	e3a02002 	mov	r2, #2	; 0x2
    4e64:	eb004e52 	bl	187b4 <__memcpy_from_arm>
    4e68:	e24b0030 	sub	r0, fp, #48	; 0x30
    4e6c:	e3a02002 	mov	r2, #2	; 0x2
    4e70:	e59f15a4 	ldr	r1, [pc, #1444]	; 541c <.text+0x541c>
    4e74:	eb004e4e 	bl	187b4 <__memcpy_from_arm>
    4e78:	e1a00005 	mov	r0, r5
    4e7c:	e24b103a 	sub	r1, fp, #58	; 0x3a
    4e80:	e3a0200c 	mov	r2, #12	; 0xc
    4e84:	ebfffb32 	bl	3b54 <aciTxSendPacket>
    4e88:	eafffdb3 	b	455c <aciRxHandleMessage+0x164>
    4e8c:	e3a06000 	mov	r6, #0	; 0x0
    4e90:	e1a07006 	mov	r7, r6
    4e94:	e0873006 	add	r3, r7, r6
    4e98:	e0863083 	add	r3, r6, r3, lsl #1
    4e9c:	e0833004 	add	r3, r3, r4
    4ea0:	e5d32002 	ldrb	r2, [r3, #2]
    4ea4:	e5d31003 	ldrb	r1, [r3, #3]
    4ea8:	e5d3c004 	ldrb	ip, [r3, #4]
    4eac:	e5d30005 	ldrb	r0, [r3, #5]
    4eb0:	e1822401 	orr	r2, r2, r1, lsl #8
    4eb4:	e182280c 	orr	r2, r2, ip, lsl #16
    4eb8:	e1825c00 	orr	r5, r2, r0, lsl #24
    4ebc:	e1a00005 	mov	r0, r5
    4ec0:	eb004e4a 	bl	187f0 <__strlen_from_arm>
    4ec4:	e3500020 	cmp	r0, #32	; 0x20
    4ec8:	9a000113 	bls	531c <aciRxHandleMessage+0xf24>
    4ecc:	e1a01005 	mov	r1, r5
    4ed0:	e24b00f6 	sub	r0, fp, #246	; 0xf6
    4ed4:	e3a02020 	mov	r2, #32	; 0x20
    4ed8:	eb004e35 	bl	187b4 <__memcpy_from_arm>
    4edc:	e3a03000 	mov	r3, #0	; 0x0
    4ee0:	e54b30d7 	strb	r3, [fp, #-215]
    4ee4:	e0873006 	add	r3, r7, r6
    4ee8:	e0863083 	add	r3, r6, r3, lsl #1
    4eec:	e0833004 	add	r3, r3, r4
    4ef0:	e2833004 	add	r3, r3, #4	; 0x4
    4ef4:	e5d32002 	ldrb	r2, [r3, #2]
    4ef8:	e5d31003 	ldrb	r1, [r3, #3]
    4efc:	e5d3c004 	ldrb	ip, [r3, #4]
    4f00:	e5d30005 	ldrb	r0, [r3, #5]
    4f04:	e1822401 	orr	r2, r2, r1, lsl #8
    4f08:	e182280c 	orr	r2, r2, ip, lsl #16
    4f0c:	e1825c00 	orr	r5, r2, r0, lsl #24
    4f10:	e1a00005 	mov	r0, r5
    4f14:	eb004e35 	bl	187f0 <__strlen_from_arm>
    4f18:	e3500040 	cmp	r0, #64	; 0x40
    4f1c:	9a0000fa 	bls	530c <aciRxHandleMessage+0xf14>
    4f20:	e1a01005 	mov	r1, r5
    4f24:	e24b00d6 	sub	r0, fp, #214	; 0xd6
    4f28:	e3a02020 	mov	r2, #32	; 0x20
    4f2c:	eb004e20 	bl	187b4 <__memcpy_from_arm>
    4f30:	e3a03000 	mov	r3, #0	; 0x0
    4f34:	e54b3097 	strb	r3, [fp, #-151]
    4f38:	e0873006 	add	r3, r7, r6
    4f3c:	e0863083 	add	r3, r6, r3, lsl #1
    4f40:	e0833004 	add	r3, r3, r4
    4f44:	e2833008 	add	r3, r3, #8	; 0x8
    4f48:	e5d32002 	ldrb	r2, [r3, #2]
    4f4c:	e5d31003 	ldrb	r1, [r3, #3]
    4f50:	e5d3c004 	ldrb	ip, [r3, #4]
    4f54:	e5d30005 	ldrb	r0, [r3, #5]
    4f58:	e1822401 	orr	r2, r2, r1, lsl #8
    4f5c:	e182280c 	orr	r2, r2, ip, lsl #16
    4f60:	e1825c00 	orr	r5, r2, r0, lsl #24
    4f64:	e1a00005 	mov	r0, r5
    4f68:	eb004e20 	bl	187f0 <__strlen_from_arm>
    4f6c:	e3500020 	cmp	r0, #32	; 0x20
    4f70:	9a000213 	bls	57c4 <.text+0x57c4>
    4f74:	e1a01005 	mov	r1, r5
    4f78:	e24b0096 	sub	r0, fp, #150	; 0x96
    4f7c:	e3a02020 	mov	r2, #32	; 0x20
    4f80:	eb004e0b 	bl	187b4 <__memcpy_from_arm>
    4f84:	e3a03000 	mov	r3, #0	; 0x0
    4f88:	e54b3077 	strb	r3, [fp, #-119]
    4f8c:	e0873006 	add	r3, r7, r6
    4f90:	e0863083 	add	r3, r6, r3, lsl #1
    4f94:	e0832004 	add	r2, r3, r4
    4f98:	e7d3c004 	ldrb	ip, [r3, r4]
    4f9c:	e5d21001 	ldrb	r1, [r2, #1]
    4fa0:	e51b4074 	ldr	r4, [fp, #-116]
    4fa4:	e5d2e00e 	ldrb	lr, [r2, #14]
    4fa8:	e18cc401 	orr	ip, ip, r1, lsl #8
    4fac:	e20444ff 	and	r4, r4, #-16777216	; 0xff000000
    4fb0:	e3a03000 	mov	r3, #0	; 0x0
    4fb4:	e3a00084 	mov	r0, #132	; 0x84
    4fb8:	e24b10f8 	sub	r1, fp, #248	; 0xf8
    4fbc:	e3a02083 	mov	r2, #131	; 0x83
    4fc0:	e14bcfb8 	strh	ip, [fp, #-248]
    4fc4:	e54be076 	strb	lr, [fp, #-118]
    4fc8:	e54b3075 	strb	r3, [fp, #-117]
    4fcc:	e50b4074 	str	r4, [fp, #-116]
    4fd0:	ebfffadf 	bl	3b54 <aciTxSendPacket>
    4fd4:	eafffe24 	b	486c <aciRxHandleMessage+0x474>
    4fd8:	e3550004 	cmp	r5, #4	; 0x4
    4fdc:	0a0000a6 	beq	527c <aciRxHandleMessage+0xe84>
    4fe0:	e3550005 	cmp	r5, #5	; 0x5
    4fe4:	1afffd5c 	bne	455c <aciRxHandleMessage+0x164>
    4fe8:	e1a018a1 	mov	r1, r1, lsr #17
    4fec:	e3510000 	cmp	r1, #0	; 0x0
    4ff0:	c59fa3f4 	ldrgt	sl, [pc, #1012]	; 53ec <.text+0x53ec>
    4ff4:	c2819001 	addgt	r9, r1, #1	; 0x1
    4ff8:	c3a02000 	movgt	r2, #0	; 0x0
    4ffc:	c3a07001 	movgt	r7, #1	; 0x1
    5000:	dafffd55 	ble	455c <aciRxHandleMessage+0x164>
    5004:	e1a02082 	mov	r2, r2, lsl #1
    5008:	e082300a 	add	r3, r2, sl
    500c:	e7da1002 	ldrb	r1, [sl, r2]
    5010:	e59f2404 	ldr	r2, [pc, #1028]	; 541c <.text+0x541c>
    5014:	e5d30001 	ldrb	r0, [r3, #1]
    5018:	e592c000 	ldr	ip, [r2]
    501c:	e1811400 	orr	r1, r1, r0, lsl #8
    5020:	e35c0000 	cmp	ip, #0	; 0x0
    5024:	e14b12be 	strh	r1, [fp, #-46]
    5028:	da000013 	ble	507c <aciRxHandleMessage+0xc84>
    502c:	e59f83ec 	ldr	r8, [pc, #1004]	; 5420 <.text+0x5420>
    5030:	e5d83000 	ldrb	r3, [r8]
    5034:	e5d82001 	ldrb	r2, [r8, #1]
    5038:	e1833402 	orr	r3, r3, r2, lsl #8
    503c:	e1530001 	cmp	r3, r1
    5040:	13a05000 	movne	r5, #0	; 0x0
    5044:	11a00005 	movne	r0, r5
    5048:	1a000005 	bne	5064 <aciRxHandleMessage+0xc6c>
    504c:	ea000013 	b	50a0 <aciRxHandleMessage+0xca8>
    5050:	e5d32001 	ldrb	r2, [r3, #1]
    5054:	e7d03008 	ldrb	r3, [r0, r8]
    5058:	e1833402 	orr	r3, r3, r2, lsl #8
    505c:	e1510003 	cmp	r1, r3
    5060:	0a000010 	beq	50a8 <aciRxHandleMessage+0xcb0>
    5064:	e2855001 	add	r5, r5, #1	; 0x1
    5068:	e2800013 	add	r0, r0, #19	; 0x13
    506c:	e15c0005 	cmp	ip, r5
    5070:	e1a06185 	mov	r6, r5, lsl #3
    5074:	e0803008 	add	r3, r0, r8
    5078:	1afffff4 	bne	5050 <aciRxHandleMessage+0xc58>
    507c:	e3a00088 	mov	r0, #136	; 0x88
    5080:	e24b102e 	sub	r1, fp, #46	; 0x2e
    5084:	e3a02002 	mov	r2, #2	; 0x2
    5088:	ebfffab1 	bl	3b54 <aciTxSendPacket>
    508c:	e1a02007 	mov	r2, r7
    5090:	e2877001 	add	r7, r7, #1	; 0x1
    5094:	e1590007 	cmp	r9, r7
    5098:	1affffd9 	bne	5004 <aciRxHandleMessage+0xc0c>
    509c:	eafffd2e 	b	455c <aciRxHandleMessage+0x164>
    50a0:	e3a05000 	mov	r5, #0	; 0x0
    50a4:	e1a06005 	mov	r6, r5
    50a8:	e0863005 	add	r3, r6, r5
    50ac:	e0853083 	add	r3, r5, r3, lsl #1
    50b0:	e0833008 	add	r3, r3, r8
    50b4:	e5d32002 	ldrb	r2, [r3, #2]
    50b8:	e5d31003 	ldrb	r1, [r3, #3]
    50bc:	e5d3c004 	ldrb	ip, [r3, #4]
    50c0:	e5d30005 	ldrb	r0, [r3, #5]
    50c4:	e1822401 	orr	r2, r2, r1, lsl #8
    50c8:	e182280c 	orr	r2, r2, ip, lsl #16
    50cc:	e1824c00 	orr	r4, r2, r0, lsl #24
    50d0:	e1a00004 	mov	r0, r4
    50d4:	eb004dc5 	bl	187f0 <__strlen_from_arm>
    50d8:	e3500020 	cmp	r0, #32	; 0x20
    50dc:	9a0001c4 	bls	57f4 <.text+0x57f4>
    50e0:	e1a01004 	mov	r1, r4
    50e4:	e24b00f6 	sub	r0, fp, #246	; 0xf6
    50e8:	e3a02020 	mov	r2, #32	; 0x20
    50ec:	eb004db0 	bl	187b4 <__memcpy_from_arm>
    50f0:	e3a03000 	mov	r3, #0	; 0x0
    50f4:	e54b30d7 	strb	r3, [fp, #-215]
    50f8:	e0863005 	add	r3, r6, r5
    50fc:	e0853083 	add	r3, r5, r3, lsl #1
    5100:	e0833008 	add	r3, r3, r8
    5104:	e2833004 	add	r3, r3, #4	; 0x4
    5108:	e5d32002 	ldrb	r2, [r3, #2]
    510c:	e5d31003 	ldrb	r1, [r3, #3]
    5110:	e5d3c004 	ldrb	ip, [r3, #4]
    5114:	e5d30005 	ldrb	r0, [r3, #5]
    5118:	e1822401 	orr	r2, r2, r1, lsl #8
    511c:	e182280c 	orr	r2, r2, ip, lsl #16
    5120:	e1824c00 	orr	r4, r2, r0, lsl #24
    5124:	e1a00004 	mov	r0, r4
    5128:	eb004db0 	bl	187f0 <__strlen_from_arm>
    512c:	e3500040 	cmp	r0, #64	; 0x40
    5130:	9a0001ab 	bls	57e4 <.text+0x57e4>
    5134:	e1a01004 	mov	r1, r4
    5138:	e24b00d6 	sub	r0, fp, #214	; 0xd6
    513c:	e3a02020 	mov	r2, #32	; 0x20
    5140:	eb004d9b 	bl	187b4 <__memcpy_from_arm>
    5144:	e3a03000 	mov	r3, #0	; 0x0
    5148:	e54b3097 	strb	r3, [fp, #-151]
    514c:	e0863005 	add	r3, r6, r5
    5150:	e0853083 	add	r3, r5, r3, lsl #1
    5154:	e0833008 	add	r3, r3, r8
    5158:	e2833008 	add	r3, r3, #8	; 0x8
    515c:	e5d32002 	ldrb	r2, [r3, #2]
    5160:	e5d31003 	ldrb	r1, [r3, #3]
    5164:	e5d3c004 	ldrb	ip, [r3, #4]
    5168:	e5d30005 	ldrb	r0, [r3, #5]
    516c:	e1822401 	orr	r2, r2, r1, lsl #8
    5170:	e182280c 	orr	r2, r2, ip, lsl #16
    5174:	e1824c00 	orr	r4, r2, r0, lsl #24
    5178:	e1a00004 	mov	r0, r4
    517c:	eb004d9b 	bl	187f0 <__strlen_from_arm>
    5180:	e3500020 	cmp	r0, #32	; 0x20
    5184:	9a000192 	bls	57d4 <.text+0x57d4>
    5188:	e1a01004 	mov	r1, r4
    518c:	e24b0096 	sub	r0, fp, #150	; 0x96
    5190:	e3a02020 	mov	r2, #32	; 0x20
    5194:	eb004d86 	bl	187b4 <__memcpy_from_arm>
    5198:	e3a03000 	mov	r3, #0	; 0x0
    519c:	e54b3077 	strb	r3, [fp, #-119]
    51a0:	e0863005 	add	r3, r6, r5
    51a4:	e0853083 	add	r3, r5, r3, lsl #1
    51a8:	e0832008 	add	r2, r3, r8
    51ac:	e7d3c008 	ldrb	ip, [r3, r8]
    51b0:	e5d21001 	ldrb	r1, [r2, #1]
    51b4:	e51b4074 	ldr	r4, [fp, #-116]
    51b8:	e5d2e00e 	ldrb	lr, [r2, #14]
    51bc:	e18cc401 	orr	ip, ip, r1, lsl #8
    51c0:	e20444ff 	and	r4, r4, #-16777216	; 0xff000000
    51c4:	e3a03000 	mov	r3, #0	; 0x0
    51c8:	e3a00087 	mov	r0, #135	; 0x87
    51cc:	e24b10f8 	sub	r1, fp, #248	; 0xf8
    51d0:	e3a02083 	mov	r2, #131	; 0x83
    51d4:	e14bcfb8 	strh	ip, [fp, #-248]
    51d8:	e54be076 	strb	lr, [fp, #-118]
    51dc:	e54b3075 	strb	r3, [fp, #-117]
    51e0:	e50b4074 	str	r4, [fp, #-116]
    51e4:	ebfffa5a 	bl	3b54 <aciTxSendPacket>
    51e8:	eaffffa7 	b	508c <aciRxHandleMessage+0xc94>
    51ec:	e59f3258 	ldr	r3, [pc, #600]	; 544c <.text+0x544c>
    51f0:	e5930000 	ldr	r0, [r3]
    51f4:	e1a06080 	mov	r6, r0, lsl #1
    51f8:	e1a03086 	mov	r3, r6, lsl #1
    51fc:	e2833008 	add	r3, r3, #8	; 0x8
    5200:	e1a0700d 	mov	r7, sp
    5204:	e063d00d 	rsb	sp, r3, sp
    5208:	e1a0212d 	mov	r2, sp, lsr #2
    520c:	e1a0c102 	mov	ip, r2, lsl #2
    5210:	e3500000 	cmp	r0, #0	; 0x0
    5214:	e1cc00b0 	strh	r0, [ip]
    5218:	da00000f 	ble	525c <aciRxHandleMessage+0xe64>
    521c:	e3a04000 	mov	r4, #0	; 0x0
    5220:	e59f9228 	ldr	r9, [pc, #552]	; 5450 <.text+0x5450>
    5224:	e3a05001 	mov	r5, #1	; 0x1
    5228:	e1a0e004 	mov	lr, r4
    522c:	e08e3009 	add	r3, lr, r9
    5230:	e5d31001 	ldrb	r1, [r3, #1]
    5234:	e7de2009 	ldrb	r2, [lr, r9]
    5238:	e1a03805 	mov	r3, r5, lsl #16
    523c:	e2844001 	add	r4, r4, #1	; 0x1
    5240:	e1822401 	orr	r2, r2, r1, lsl #8
    5244:	e1a037a3 	mov	r3, r3, lsr #15
    5248:	e1500004 	cmp	r0, r4
    524c:	e18320bc 	strh	r2, [r3, ip]
    5250:	e28ee013 	add	lr, lr, #19	; 0x13
    5254:	e2855001 	add	r5, r5, #1	; 0x1
    5258:	1afffff3 	bne	522c <aciRxHandleMessage+0xe34>
    525c:	e2862002 	add	r2, r6, #2	; 0x2
    5260:	e1a02802 	mov	r2, r2, lsl #16
    5264:	e1a0100c 	mov	r1, ip
    5268:	e1a02822 	mov	r2, r2, lsr #16
    526c:	e3a00080 	mov	r0, #128	; 0x80
    5270:	ebfffa37 	bl	3b54 <aciTxSendPacket>
    5274:	e1a0d007 	mov	sp, r7
    5278:	eafffcb7 	b	455c <aciRxHandleMessage+0x164>
    527c:	e59f317c 	ldr	r3, [pc, #380]	; 5400 <.text+0x5400>
    5280:	e5930000 	ldr	r0, [r3]
    5284:	e1a07080 	mov	r7, r0, lsl #1
    5288:	e1a03087 	mov	r3, r7, lsl #1
    528c:	e2833008 	add	r3, r3, #8	; 0x8
    5290:	e1a0800d 	mov	r8, sp
    5294:	e063d00d 	rsb	sp, r3, sp
    5298:	e1a0212d 	mov	r2, sp, lsr #2
    529c:	e1a0c102 	mov	ip, r2, lsl #2
    52a0:	e3500000 	cmp	r0, #0	; 0x0
    52a4:	e1cc00b0 	strh	r0, [ip]
    52a8:	da00000f 	ble	52ec <aciRxHandleMessage+0xef4>
    52ac:	e3a05000 	mov	r5, #0	; 0x0
    52b0:	e59f4144 	ldr	r4, [pc, #324]	; 53fc <.text+0x53fc>
    52b4:	e3a06001 	mov	r6, #1	; 0x1
    52b8:	e1a0e005 	mov	lr, r5
    52bc:	e08e3004 	add	r3, lr, r4
    52c0:	e5d31001 	ldrb	r1, [r3, #1]
    52c4:	e7de2004 	ldrb	r2, [lr, r4]
    52c8:	e1a03806 	mov	r3, r6, lsl #16
    52cc:	e2855001 	add	r5, r5, #1	; 0x1
    52d0:	e1822401 	orr	r2, r2, r1, lsl #8
    52d4:	e1a037a3 	mov	r3, r3, lsr #15
    52d8:	e1500005 	cmp	r0, r5
    52dc:	e18320bc 	strh	r2, [r3, ip]
    52e0:	e28ee013 	add	lr, lr, #19	; 0x13
    52e4:	e2866001 	add	r6, r6, #1	; 0x1
    52e8:	1afffff3 	bne	52bc <aciRxHandleMessage+0xec4>
    52ec:	e2872002 	add	r2, r7, #2	; 0x2
    52f0:	e1a02802 	mov	r2, r2, lsl #16
    52f4:	e1a0100c 	mov	r1, ip
    52f8:	e1a02822 	mov	r2, r2, lsr #16
    52fc:	e3a00083 	mov	r0, #131	; 0x83
    5300:	ebfffa13 	bl	3b54 <aciTxSendPacket>
    5304:	e1a0d008 	mov	sp, r8
    5308:	eafffc93 	b	455c <aciRxHandleMessage+0x164>
    530c:	e1a01005 	mov	r1, r5
    5310:	e24b00d6 	sub	r0, fp, #214	; 0xd6
    5314:	eb004d38 	bl	187fc <__strcpy_from_arm>
    5318:	eaffff06 	b	4f38 <aciRxHandleMessage+0xb40>
    531c:	e1a01005 	mov	r1, r5
    5320:	e24b00f6 	sub	r0, fp, #246	; 0xf6
    5324:	eb004d34 	bl	187fc <__strcpy_from_arm>
    5328:	eafffeed 	b	4ee4 <aciRxHandleMessage+0xaec>
    532c:	e1a018a1 	mov	r1, r1, lsr #17
    5330:	e3510000 	cmp	r1, #0	; 0x0
    5334:	dafffc88 	ble	455c <aciRxHandleMessage+0x164>
    5338:	e2811001 	add	r1, r1, #1	; 0x1
    533c:	e59fa0a8 	ldr	sl, [pc, #168]	; 53ec <.text+0x53ec>
    5340:	e59f8104 	ldr	r8, [pc, #260]	; 544c <.text+0x544c>
    5344:	e50b16fc 	str	r1, [fp, #-1788]
    5348:	e1a07005 	mov	r7, r5
    534c:	e3a02000 	mov	r2, #0	; 0x0
    5350:	e1a02082 	mov	r2, r2, lsl #1
    5354:	e082300a 	add	r3, r2, sl
    5358:	e5d30001 	ldrb	r0, [r3, #1]
    535c:	e7da1002 	ldrb	r1, [sl, r2]
    5360:	e598c000 	ldr	ip, [r8]
    5364:	e1810400 	orr	r0, r1, r0, lsl #8
    5368:	e35c0000 	cmp	ip, #0	; 0x0
    536c:	e14b02be 	strh	r0, [fp, #-46]
    5370:	da000013 	ble	53c4 <aciRxHandleMessage+0xfcc>
    5374:	e59f90d4 	ldr	r9, [pc, #212]	; 5450 <.text+0x5450>
    5378:	e5d93000 	ldrb	r3, [r9]
    537c:	e5d92001 	ldrb	r2, [r9, #1]
    5380:	e1833402 	orr	r3, r3, r2, lsl #8
    5384:	e1500003 	cmp	r0, r3
    5388:	13a05000 	movne	r5, #0	; 0x0
    538c:	11a01005 	movne	r1, r5
    5390:	1a000005 	bne	53ac <aciRxHandleMessage+0xfb4>
    5394:	ea000040 	b	549c <.text+0x549c>
    5398:	e5d32001 	ldrb	r2, [r3, #1]
    539c:	e7d13009 	ldrb	r3, [r1, r9]
    53a0:	e1833402 	orr	r3, r3, r2, lsl #8
    53a4:	e1500003 	cmp	r0, r3
    53a8:	0a00003d 	beq	54a4 <.text+0x54a4>
    53ac:	e2855001 	add	r5, r5, #1	; 0x1
    53b0:	e2811013 	add	r1, r1, #19	; 0x13
    53b4:	e155000c 	cmp	r5, ip
    53b8:	e1a06185 	mov	r6, r5, lsl #3
    53bc:	e0813009 	add	r3, r1, r9
    53c0:	1afffff4 	bne	5398 <aciRxHandleMessage+0xfa0>
    53c4:	e3a00082 	mov	r0, #130	; 0x82
    53c8:	e24b102e 	sub	r1, fp, #46	; 0x2e
    53cc:	e3a02002 	mov	r2, #2	; 0x2
    53d0:	ebfff9df 	bl	3b54 <aciTxSendPacket>
    53d4:	e51b16fc 	ldr	r1, [fp, #-1788]
    53d8:	e1a02007 	mov	r2, r7
    53dc:	e2877001 	add	r7, r7, #1	; 0x1
    53e0:	e1570001 	cmp	r7, r1
    53e4:	1affffd9 	bne	5350 <aciRxHandleMessage+0xf58>
    53e8:	eafffc5b 	b	455c <aciRxHandleMessage+0x164>
    53ec:	40004a64 	andmi	r4, r0, r4, ror #20
    53f0:	40000e2e 	andmi	r0, r0, lr, lsr #28
    53f4:	40000e31 	andmi	r0, r0, r1, lsr lr
    53f8:	40003aac 	andmi	r3, r0, ip, lsr #21
    53fc:	40004660 	andmi	r4, r0, r0, ror #12
    5400:	40000e10 	andmi	r0, r0, r0, lsl lr
    5404:	40004bf0 	strmid	r4, [r0], -r0
    5408:	40002f69 	andmi	r2, r0, r9, ror #30
    540c:	4000465a 	andmi	r4, r0, sl, asr r6
    5410:	40000e28 	andmi	r0, r0, r8, lsr #28
    5414:	40002bb6 	strmih	r2, [r0], -r6
    5418:	40000e3a 	andmi	r0, r0, sl, lsr lr
    541c:	40000e14 	andmi	r0, r0, r4, lsl lr
    5420:	40002800 	andmi	r2, r0, r0, lsl #16
    5424:	40004650 	andmi	r4, r0, r0, asr r6
    5428:	40002f66 	andmi	r2, r0, r6, ror #30
    542c:	40004656 	andmi	r4, r0, r6, asr r6
    5430:	40004be7 	andmi	r4, r0, r7, ror #23
    5434:	40004be4 	andmi	r4, r0, r4, ror #23
    5438:	400042be 	strmih	r4, [r0], -lr
    543c:	40000018 	andmi	r0, r0, r8, lsl r0
    5440:	40002f6c 	andmi	r2, r0, ip, ror #30
    5444:	40004a65 	andmi	r4, r0, r5, ror #20
    5448:	40000e37 	andmi	r0, r0, r7, lsr lr
    544c:	40000e0c 	andmi	r0, r0, ip, lsl #28
    5450:	40003d8c 	andmi	r3, r0, ip, lsl #27
    5454:	4000000c 	andmi	r0, r0, ip
    5458:	400022c4 	andmi	r2, r0, r4, asr #5
    545c:	40000e40 	andmi	r0, r0, r0, asr #28
    5460:	4000001a 	andmi	r0, r0, sl, lsl r0
    5464:	4000001c 	andmi	r0, r0, ip, lsl r0
    5468:	4000001e 	andmi	r0, r0, lr, lsl r0
    546c:	40004a64 	andmi	r4, r0, r4, ror #20
    5470:	400042c2 	andmi	r4, r0, r2, asr #5
    5474:	40000e68 	andmi	r0, r0, r8, ror #28
    5478:	40000e6c 	andmi	r0, r0, ip, ror #28
    547c:	40000e46 	andmi	r0, r0, r6, asr #28
    5480:	40004bfa 	strmid	r4, [r0], -sl
    5484:	40004350 	andmi	r4, r0, r0, asr r3
    5488:	40004bf6 	strmid	r4, [r0], -r6
    548c:	40000e18 	andmi	r0, r0, r8, lsl lr
    5490:	40003ccc 	andmi	r3, r0, ip, asr #25
    5494:	40000e5a 	andmi	r0, r0, sl, asr lr
    5498:	40000e58 	andmi	r0, r0, r8, asr lr
    549c:	e3a05000 	mov	r5, #0	; 0x0
    54a0:	e1a06005 	mov	r6, r5
    54a4:	e0863005 	add	r3, r6, r5
    54a8:	e0853083 	add	r3, r5, r3, lsl #1
    54ac:	e0833009 	add	r3, r3, r9
    54b0:	e5d32002 	ldrb	r2, [r3, #2]
    54b4:	e5d31003 	ldrb	r1, [r3, #3]
    54b8:	e5d3c004 	ldrb	ip, [r3, #4]
    54bc:	e5d30005 	ldrb	r0, [r3, #5]
    54c0:	e1822401 	orr	r2, r2, r1, lsl #8
    54c4:	e182280c 	orr	r2, r2, ip, lsl #16
    54c8:	e1824c00 	orr	r4, r2, r0, lsl #24
    54cc:	e1a00004 	mov	r0, r4
    54d0:	eb004cc6 	bl	187f0 <__strlen_from_arm>
    54d4:	e3500020 	cmp	r0, #32	; 0x20
    54d8:	9a000042 	bls	55e8 <.text+0x55e8>
    54dc:	e1a01004 	mov	r1, r4
    54e0:	e24b00f6 	sub	r0, fp, #246	; 0xf6
    54e4:	e3a02020 	mov	r2, #32	; 0x20
    54e8:	eb004cb1 	bl	187b4 <__memcpy_from_arm>
    54ec:	e3a03000 	mov	r3, #0	; 0x0
    54f0:	e54b30d7 	strb	r3, [fp, #-215]
    54f4:	e0863005 	add	r3, r6, r5
    54f8:	e0853083 	add	r3, r5, r3, lsl #1
    54fc:	e0833009 	add	r3, r3, r9
    5500:	e2833004 	add	r3, r3, #4	; 0x4
    5504:	e5d32002 	ldrb	r2, [r3, #2]
    5508:	e5d31003 	ldrb	r1, [r3, #3]
    550c:	e5d3c004 	ldrb	ip, [r3, #4]
    5510:	e5d30005 	ldrb	r0, [r3, #5]
    5514:	e1822401 	orr	r2, r2, r1, lsl #8
    5518:	e182280c 	orr	r2, r2, ip, lsl #16
    551c:	e1824c00 	orr	r4, r2, r0, lsl #24
    5520:	e1a00004 	mov	r0, r4
    5524:	eb004cb1 	bl	187f0 <__strlen_from_arm>
    5528:	e3500040 	cmp	r0, #64	; 0x40
    552c:	9a000035 	bls	5608 <.text+0x5608>
    5530:	e1a01004 	mov	r1, r4
    5534:	e24b00d6 	sub	r0, fp, #214	; 0xd6
    5538:	e3a02020 	mov	r2, #32	; 0x20
    553c:	eb004c9c 	bl	187b4 <__memcpy_from_arm>
    5540:	e3a03000 	mov	r3, #0	; 0x0
    5544:	e54b3097 	strb	r3, [fp, #-151]
    5548:	e0863005 	add	r3, r6, r5
    554c:	e0853083 	add	r3, r5, r3, lsl #1
    5550:	e0833009 	add	r3, r3, r9
    5554:	e2833008 	add	r3, r3, #8	; 0x8
    5558:	e5d32002 	ldrb	r2, [r3, #2]
    555c:	e5d31003 	ldrb	r1, [r3, #3]
    5560:	e5d3c004 	ldrb	ip, [r3, #4]
    5564:	e5d30005 	ldrb	r0, [r3, #5]
    5568:	e1822401 	orr	r2, r2, r1, lsl #8
    556c:	e182280c 	orr	r2, r2, ip, lsl #16
    5570:	e1824c00 	orr	r4, r2, r0, lsl #24
    5574:	e1a00004 	mov	r0, r4
    5578:	eb004c9c 	bl	187f0 <__strlen_from_arm>
    557c:	e3500020 	cmp	r0, #32	; 0x20
    5580:	9a00001c 	bls	55f8 <.text+0x55f8>
    5584:	e1a01004 	mov	r1, r4
    5588:	e24b0096 	sub	r0, fp, #150	; 0x96
    558c:	e3a02020 	mov	r2, #32	; 0x20
    5590:	eb004c87 	bl	187b4 <__memcpy_from_arm>
    5594:	e3a03000 	mov	r3, #0	; 0x0
    5598:	e54b3077 	strb	r3, [fp, #-119]
    559c:	e0863005 	add	r3, r6, r5
    55a0:	e0853083 	add	r3, r5, r3, lsl #1
    55a4:	e0832009 	add	r2, r3, r9
    55a8:	e7d3c009 	ldrb	ip, [r3, r9]
    55ac:	e5d21001 	ldrb	r1, [r2, #1]
    55b0:	e51b4074 	ldr	r4, [fp, #-116]
    55b4:	e5d2e00e 	ldrb	lr, [r2, #14]
    55b8:	e18cc401 	orr	ip, ip, r1, lsl #8
    55bc:	e20444ff 	and	r4, r4, #-16777216	; 0xff000000
    55c0:	e3a03000 	mov	r3, #0	; 0x0
    55c4:	e3a00081 	mov	r0, #129	; 0x81
    55c8:	e24b10f8 	sub	r1, fp, #248	; 0xf8
    55cc:	e3a02083 	mov	r2, #131	; 0x83
    55d0:	e14bcfb8 	strh	ip, [fp, #-248]
    55d4:	e54be076 	strb	lr, [fp, #-118]
    55d8:	e54b3075 	strb	r3, [fp, #-117]
    55dc:	e50b4074 	str	r4, [fp, #-116]
    55e0:	ebfff95b 	bl	3b54 <aciTxSendPacket>
    55e4:	eaffff7a 	b	53d4 <aciRxHandleMessage+0xfdc>
    55e8:	e1a01004 	mov	r1, r4
    55ec:	e24b00f6 	sub	r0, fp, #246	; 0xf6
    55f0:	eb004c81 	bl	187fc <__strcpy_from_arm>
    55f4:	eaffffbe 	b	54f4 <.text+0x54f4>
    55f8:	e1a01004 	mov	r1, r4
    55fc:	e24b0096 	sub	r0, fp, #150	; 0x96
    5600:	eb004c7d 	bl	187fc <__strcpy_from_arm>
    5604:	eaffffe4 	b	559c <.text+0x559c>
    5608:	e1a01004 	mov	r1, r4
    560c:	e24b00d6 	sub	r0, fp, #214	; 0xd6
    5610:	eb004c79 	bl	187fc <__strcpy_from_arm>
    5614:	eaffffcb 	b	5548 <.text+0x5548>
    5618:	e3a01000 	mov	r1, #0	; 0x0
    561c:	e1a04001 	mov	r4, r1
    5620:	eafffd34 	b	4af8 <aciRxHandleMessage+0x700>
    5624:	e51f11c0 	ldr	r1, [pc, #-448]	; 546c <.text+0x546c>
    5628:	e5d12001 	ldrb	r2, [r1, #1]
    562c:	e5d13000 	ldrb	r3, [r1]
    5630:	e1833402 	orr	r3, r3, r2, lsl #8
    5634:	e2433001 	sub	r3, r3, #1	; 0x1
    5638:	e1a03803 	mov	r3, r3, lsl #16
    563c:	e51f21d4 	ldr	r2, [pc, #-468]	; 5470 <.text+0x5470>
    5640:	e1a037c3 	mov	r3, r3, asr #15
    5644:	e3a08000 	mov	r8, #0	; 0x0
    5648:	e18380b2 	strh	r8, [r3, r2]
    564c:	eafffbc2 	b	455c <aciRxHandleMessage+0x164>
    5650:	e51f21c0 	ldr	r2, [pc, #-448]	; 5498 <.text+0x5498>
    5654:	e51f11c8 	ldr	r1, [pc, #-456]	; 5494 <.text+0x5494>
    5658:	e3a03000 	mov	r3, #0	; 0x0
    565c:	e1c230b0 	strh	r3, [r2]
    5660:	e5c13000 	strb	r3, [r1]
    5664:	eafffbbc 	b	455c <aciRxHandleMessage+0x164>
    5668:	e51f31fc 	ldr	r3, [pc, #-508]	; 5474 <.text+0x5474>
    566c:	e5933000 	ldr	r3, [r3]
    5670:	e3530000 	cmp	r3, #0	; 0x0
    5674:	0afffbb8 	beq	455c <aciRxHandleMessage+0x164>
    5678:	e1a0e00f 	mov	lr, pc
    567c:	e12fff13 	bx	r3
    5680:	e24b102c 	sub	r1, fp, #44	; 0x2c
    5684:	e14b02bc 	strh	r0, [fp, #-44]
    5688:	e3a02002 	mov	r2, #2	; 0x2
    568c:	e1a00005 	mov	r0, r5
    5690:	ebfff92f 	bl	3b54 <aciTxSendPacket>
    5694:	eafffbb0 	b	455c <aciRxHandleMessage+0x164>
    5698:	e51f3228 	ldr	r3, [pc, #-552]	; 5478 <.text+0x5478>
    569c:	e5933000 	ldr	r3, [r3]
    56a0:	e3530000 	cmp	r3, #0	; 0x0
    56a4:	0afffbac 	beq	455c <aciRxHandleMessage+0x164>
    56a8:	e1a0e00f 	mov	lr, pc
    56ac:	e12fff13 	bx	r3
    56b0:	e51f323c 	ldr	r3, [pc, #-572]	; 547c <.text+0x547c>
    56b4:	e3a02001 	mov	r2, #1	; 0x1
    56b8:	e5c32000 	strb	r2, [r3]
    56bc:	eafffba6 	b	455c <aciRxHandleMessage+0x164>
    56c0:	e51f6248 	ldr	r6, [pc, #-584]	; 5480 <.text+0x5480>
    56c4:	e51fa248 	ldr	sl, [pc, #-584]	; 5484 <.text+0x5484>
    56c8:	e51f5240 	ldr	r5, [pc, #-576]	; 5490 <.text+0x5490>
    56cc:	e51f8248 	ldr	r8, [pc, #-584]	; 548c <.text+0x548c>
    56d0:	e51f7250 	ldr	r7, [pc, #-592]	; 5488 <.text+0x5488>
    56d4:	e3a02000 	mov	r2, #0	; 0x0
    56d8:	e0864382 	add	r4, r6, r2, lsl #7
    56dc:	e08ae402 	add	lr, sl, r2, lsl #8
    56e0:	e085c302 	add	ip, r5, r2, lsl #6
    56e4:	e3a03000 	mov	r3, #0	; 0x0
    56e8:	e2833001 	add	r3, r3, #1	; 0x1
    56ec:	e1a03803 	mov	r3, r3, lsl #16
    56f0:	e3a01000 	mov	r1, #0	; 0x0
    56f4:	e3530501 	cmp	r3, #4194304	; 0x400000
    56f8:	e0c410b2 	strh	r1, [r4], #2
    56fc:	e48e1004 	str	r1, [lr], #4
    5700:	e4cc1001 	strb	r1, [ip], #1
    5704:	e1a03823 	mov	r3, r3, lsr #16
    5708:	1afffff6 	bne	56e8 <.text+0x56e8>
    570c:	e7c21008 	strb	r1, [r2, r8]
    5710:	e7c21007 	strb	r1, [r2, r7]
    5714:	e2822001 	add	r2, r2, #1	; 0x1
    5718:	e3520003 	cmp	r2, #3	; 0x3
    571c:	1affffed 	bne	56d8 <.text+0x56d8>
    5720:	e51f3294 	ldr	r3, [pc, #-660]	; 5494 <.text+0x5494>
    5724:	e51f2294 	ldr	r2, [pc, #-660]	; 5498 <.text+0x5498>
    5728:	e5c31000 	strb	r1, [r3]
    572c:	e1c210b0 	strh	r1, [r2]
    5730:	eafffb89 	b	455c <aciRxHandleMessage+0x164>
    5734:	e0844001 	add	r4, r4, r1
    5738:	e0814084 	add	r4, r1, r4, lsl #1
    573c:	e0844008 	add	r4, r4, r8
    5740:	e5d4300e 	ldrb	r3, [r4, #14]
    5744:	e24b6071 	sub	r6, fp, #113	; 0x71
    5748:	e284400c 	add	r4, r4, #12	; 0xc
    574c:	e1a03123 	mov	r3, r3, lsr #2
    5750:	e3a02002 	mov	r2, #2	; 0x2
    5754:	e24b102e 	sub	r1, fp, #46	; 0x2e
    5758:	e1a00006 	mov	r0, r6
    575c:	e0835002 	add	r5, r3, r2
    5760:	eb004c13 	bl	187b4 <__memcpy_from_arm>
    5764:	e5d41003 	ldrb	r1, [r4, #3]
    5768:	e5d43004 	ldrb	r3, [r4, #4]
    576c:	e5d40005 	ldrb	r0, [r4, #5]
    5770:	e5d42006 	ldrb	r2, [r4, #6]
    5774:	e1811403 	orr	r1, r1, r3, lsl #8
    5778:	e1811800 	orr	r1, r1, r0, lsl #16
    577c:	e1811c02 	orr	r1, r1, r2, lsl #24
    5780:	e24b006f 	sub	r0, fp, #111	; 0x6f
    5784:	e2452002 	sub	r2, r5, #2	; 0x2
    5788:	eb004c09 	bl	187b4 <__memcpy_from_arm>
    578c:	e3550000 	cmp	r5, #0	; 0x0
    5790:	1a000006 	bne	57b0 <.text+0x57b0>
    5794:	e3a03000 	mov	r3, #0	; 0x0
    5798:	e1a01006 	mov	r1, r6
    579c:	e3a00089 	mov	r0, #137	; 0x89
    57a0:	e3a02001 	mov	r2, #1	; 0x1
    57a4:	e54b3071 	strb	r3, [fp, #-113]
    57a8:	ebfff8e9 	bl	3b54 <aciTxSendPacket>
    57ac:	eafffb6a 	b	455c <aciRxHandleMessage+0x164>
    57b0:	e1a01006 	mov	r1, r6
    57b4:	e1a02005 	mov	r2, r5
    57b8:	e3a00089 	mov	r0, #137	; 0x89
    57bc:	ebfff8e4 	bl	3b54 <aciTxSendPacket>
    57c0:	eafffb65 	b	455c <aciRxHandleMessage+0x164>
    57c4:	e1a01005 	mov	r1, r5
    57c8:	e24b0096 	sub	r0, fp, #150	; 0x96
    57cc:	eb004c0a 	bl	187fc <__strcpy_from_arm>
    57d0:	eafffded 	b	4f8c <aciRxHandleMessage+0xb94>
    57d4:	e1a01004 	mov	r1, r4
    57d8:	e24b0096 	sub	r0, fp, #150	; 0x96
    57dc:	eb004c06 	bl	187fc <__strcpy_from_arm>
    57e0:	eafffe6e 	b	51a0 <aciRxHandleMessage+0xda8>
    57e4:	e1a01004 	mov	r1, r4
    57e8:	e24b00d6 	sub	r0, fp, #214	; 0xd6
    57ec:	eb004c02 	bl	187fc <__strcpy_from_arm>
    57f0:	eafffe55 	b	514c <aciRxHandleMessage+0xd54>
    57f4:	e1a01004 	mov	r1, r4
    57f8:	e24b00f6 	sub	r0, fp, #246	; 0xf6
    57fc:	eb004bfe 	bl	187fc <__strcpy_from_arm>
    5800:	eafffe3c 	b	50f8 <aciRxHandleMessage+0xd00>

00005804 <aciReceiveHandler>:
    5804:	e92d40f0 	stmdb	sp!, {r4, r5, r6, r7, lr}
    5808:	e59f71b8 	ldr	r7, [pc, #440]	; 59c8 <.text+0x59c8>
    580c:	e5d73000 	ldrb	r3, [r7]
    5810:	e20060ff 	and	r6, r0, #255	; 0xff
    5814:	e3530008 	cmp	r3, #8	; 0x8
    5818:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    581c:	ea000012 	b	586c <.text+0x586c>
    5820:	00005874 	andeq	r5, r0, r4, ror r8
    5824:	0000599c 	muleq	r0, ip, r9
    5828:	00005988 	andeq	r5, r0, r8, lsl #19
    582c:	00005960 	andeq	r5, r0, r0, ror #18
    5830:	00005938 	andeq	r5, r0, r8, lsr r9
    5834:	000058e8 	andeq	r5, r0, r8, ror #17
    5838:	00005898 	muleq	r0, r8, r8
    583c:	00005884 	andeq	r5, r0, r4, lsl #17
    5840:	00005844 	andeq	r5, r0, r4, asr #16
    5844:	e59f0180 	ldr	r0, [pc, #384]	; 59cc <.text+0x59cc>
    5848:	e59f2180 	ldr	r2, [pc, #384]	; 59d0 <.text+0x59d0>
    584c:	e1d030b0 	ldrh	r3, [r0]
    5850:	e1d210b0 	ldrh	r1, [r2]
    5854:	e1833406 	orr	r3, r3, r6, lsl #8
    5858:	e1510003 	cmp	r1, r3
    585c:	e1c030b0 	strh	r3, [r0]
    5860:	0a000052 	beq	59b0 <.text+0x59b0>
    5864:	e3a03000 	mov	r3, #0	; 0x0
    5868:	e5c73000 	strb	r3, [r7]
    586c:	e8bd40f0 	ldmia	sp!, {r4, r5, r6, r7, lr}
    5870:	e12fff1e 	bx	lr
    5874:	e3560021 	cmp	r6, #33	; 0x21
    5878:	03a03001 	moveq	r3, #1	; 0x1
    587c:	05c73000 	streqb	r3, [r7]
    5880:	eafffff9 	b	586c <.text+0x586c>
    5884:	e59f3140 	ldr	r3, [pc, #320]	; 59cc <.text+0x59cc>
    5888:	e3a02008 	mov	r2, #8	; 0x8
    588c:	e1c360b0 	strh	r6, [r3]
    5890:	e5c72000 	strb	r2, [r7]
    5894:	eafffff4 	b	586c <.text+0x586c>
    5898:	e59f5130 	ldr	r5, [pc, #304]	; 59d0 <.text+0x59d0>
    589c:	e1a01006 	mov	r1, r6
    58a0:	e1d500b0 	ldrh	r0, [r5]
    58a4:	ebfff705 	bl	34c0 <aciCrcUpdate>
    58a8:	e59f4124 	ldr	r4, [pc, #292]	; 59d4 <.text+0x59d4>
    58ac:	e1d4c0b0 	ldrh	ip, [r4]
    58b0:	e59f3120 	ldr	r3, [pc, #288]	; 59d8 <.text+0x59d8>
    58b4:	e28c2001 	add	r2, ip, #1	; 0x1
    58b8:	e1d310b0 	ldrh	r1, [r3]
    58bc:	e1a02802 	mov	r2, r2, lsl #16
    58c0:	e1a02822 	mov	r2, r2, lsr #16
    58c4:	e59f3110 	ldr	r3, [pc, #272]	; 59dc <.text+0x59dc>
    58c8:	e1510002 	cmp	r1, r2
    58cc:	e1c500b0 	strh	r0, [r5]
    58d0:	e7c3600c 	strb	r6, [r3, ip]
    58d4:	e1c420b0 	strh	r2, [r4]
    58d8:	1affffe3 	bne	586c <.text+0x586c>
    58dc:	e3a03007 	mov	r3, #7	; 0x7
    58e0:	e5c73000 	strb	r3, [r7]
    58e4:	eaffffe0 	b	586c <.text+0x586c>
    58e8:	e59f30e8 	ldr	r3, [pc, #232]	; 59d8 <.text+0x59d8>
    58ec:	e1d310b0 	ldrh	r1, [r3]
    58f0:	e1812406 	orr	r2, r1, r6, lsl #8
    58f4:	e3520d06 	cmp	r2, #384	; 0x180
    58f8:	e1c320b0 	strh	r2, [r3]
    58fc:	e1815406 	orr	r5, r1, r6, lsl #8
    5900:	8affffd7 	bhi	5864 <.text+0x5864>
    5904:	e59f40c4 	ldr	r4, [pc, #196]	; 59d0 <.text+0x59d0>
    5908:	e1a01006 	mov	r1, r6
    590c:	e1d400b0 	ldrh	r0, [r4]
    5910:	ebfff6ea 	bl	34c0 <aciCrcUpdate>
    5914:	e59f30b8 	ldr	r3, [pc, #184]	; 59d4 <.text+0x59d4>
    5918:	e3550000 	cmp	r5, #0	; 0x0
    591c:	e3a02000 	mov	r2, #0	; 0x0
    5920:	e1c320b0 	strh	r2, [r3]
    5924:	13a03006 	movne	r3, #6	; 0x6
    5928:	e1c400b0 	strh	r0, [r4]
    592c:	15c73000 	strneb	r3, [r7]
    5930:	1affffcd 	bne	586c <.text+0x586c>
    5934:	eaffffe8 	b	58dc <.text+0x58dc>
    5938:	e59f3098 	ldr	r3, [pc, #152]	; 59d8 <.text+0x59d8>
    593c:	e59f408c 	ldr	r4, [pc, #140]	; 59d0 <.text+0x59d0>
    5940:	e1c360b0 	strh	r6, [r3]
    5944:	e1d400b0 	ldrh	r0, [r4]
    5948:	e1a01006 	mov	r1, r6
    594c:	ebfff6db 	bl	34c0 <aciCrcUpdate>
    5950:	e3a03005 	mov	r3, #5	; 0x5
    5954:	e1c400b0 	strh	r0, [r4]
    5958:	e5c73000 	strb	r3, [r7]
    595c:	eaffffc2 	b	586c <.text+0x586c>
    5960:	e59f3078 	ldr	r3, [pc, #120]	; 59e0 <.text+0x59e0>
    5964:	e1a01006 	mov	r1, r6
    5968:	e5c36000 	strb	r6, [r3]
    596c:	e3a000ff 	mov	r0, #255	; 0xff
    5970:	ebfff6d2 	bl	34c0 <aciCrcUpdate>
    5974:	e59f3054 	ldr	r3, [pc, #84]	; 59d0 <.text+0x59d0>
    5978:	e3a02004 	mov	r2, #4	; 0x4
    597c:	e1c300b0 	strh	r0, [r3]
    5980:	e5c72000 	strb	r2, [r7]
    5984:	eaffffb8 	b	586c <.text+0x586c>
    5988:	e3560021 	cmp	r6, #33	; 0x21
    598c:	03a03003 	moveq	r3, #3	; 0x3
    5990:	05c73000 	streqb	r3, [r7]
    5994:	1affffb2 	bne	5864 <.text+0x5864>
    5998:	eaffffb3 	b	586c <.text+0x586c>
    599c:	e3560023 	cmp	r6, #35	; 0x23
    59a0:	03a03002 	moveq	r3, #2	; 0x2
    59a4:	05c73000 	streqb	r3, [r7]
    59a8:	1affffad 	bne	5864 <.text+0x5864>
    59ac:	eaffffae 	b	586c <.text+0x586c>
    59b0:	e59f3028 	ldr	r3, [pc, #40]	; 59e0 <.text+0x59e0>
    59b4:	e59f201c 	ldr	r2, [pc, #28]	; 59d8 <.text+0x59d8>
    59b8:	e5d30000 	ldrb	r0, [r3]
    59bc:	e1d210b0 	ldrh	r1, [r2]
    59c0:	ebfffa8c 	bl	43f8 <aciRxHandleMessage>
    59c4:	eaffffa6 	b	5864 <.text+0x5864>
    59c8:	40000e7f 	andmi	r0, r0, pc, ror lr
    59cc:	40000e78 	andmi	r0, r0, r8, ror lr
    59d0:	40000e7a 	andmi	r0, r0, sl, ror lr
    59d4:	40004a5c 	andmi	r4, r0, ip, asr sl
    59d8:	40000e7c 	andmi	r0, r0, ip, ror lr
    59dc:	40004a64 	andmi	r4, r0, r4, ror #20
    59e0:	40000e7e 	andmi	r0, r0, lr, ror lr

000059e4 <aciSingleSend>:
    59e4:	e1a0c00d 	mov	ip, sp
    59e8:	e92dddf0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    59ec:	e24cb004 	sub	fp, ip, #4	; 0x4
    59f0:	e24dd00c 	sub	sp, sp, #12	; 0xc
    59f4:	e54b102c 	strb	r1, [fp, #-44]
    59f8:	e14b23b0 	strh	r2, [fp, #-48]
    59fc:	e55b502c 	ldrb	r5, [fp, #-44]
    5a00:	e15bc3b0 	ldrh	ip, [fp, #-48]
    5a04:	e35c0000 	cmp	ip, #0	; 0x0
    5a08:	13550000 	cmpne	r5, #0	; 0x0
    5a0c:	13a0e000 	movne	lr, #0	; 0x0
    5a10:	03a0e001 	moveq	lr, #1	; 0x1
    5a14:	e1a08000 	mov	r8, r0
    5a18:	e20310ff 	and	r1, r3, #255	; 0xff
    5a1c:	e1a0700d 	mov	r7, sp
    5a20:	0a000005 	beq	5a3c <aciSingleSend+0x58>
    5a24:	e59f613c 	ldr	r6, [pc, #316]	; 5b68 <.text+0x5b68>
    5a28:	e1d630b0 	ldrh	r3, [r6]
    5a2c:	e1a02125 	mov	r2, r5, lsr #2
    5a30:	e0833002 	add	r3, r3, r2
    5a34:	e3530e23 	cmp	r3, #560	; 0x230
    5a38:	da000003 	ble	5a4c <aciSingleSend+0x68>
    5a3c:	e1a0d007 	mov	sp, r7
    5a40:	e24bd024 	sub	sp, fp, #36	; 0x24
    5a44:	e89d6df0 	ldmia	sp, {r4, r5, r6, r7, r8, sl, fp, sp, lr}
    5a48:	e12fff1e 	bx	lr
    5a4c:	e282300b 	add	r3, r2, #11	; 0xb
    5a50:	e203307c 	and	r3, r3, #124	; 0x7c
    5a54:	e063d00d 	rsb	sp, r3, sp
    5a58:	e3510000 	cmp	r1, #0	; 0x0
    5a5c:	e1a0312d 	mov	r3, sp, lsr #2
    5a60:	e1a04103 	mov	r4, r3, lsl #2
    5a64:	e14be2b6 	strh	lr, [fp, #-38]
    5a68:	159fa0fc 	ldrne	sl, [pc, #252]	; 5b6c <.text+0x5b6c>
    5a6c:	11a0100e 	movne	r1, lr
    5a70:	0a000026 	beq	5b10 <aciSingleSend+0x12c>
    5a74:	e1a03081 	mov	r3, r1, lsl #1
    5a78:	e19320ba 	ldrh	r2, [r3, sl]
    5a7c:	e3520000 	cmp	r2, #0	; 0x0
    5a80:	01a0e001 	moveq	lr, r1
    5a84:	13e0e000 	mvnne	lr, #0	; 0x0
    5a88:	e2811001 	add	r1, r1, #1	; 0x1
    5a8c:	e3510045 	cmp	r1, #69	; 0x45
    5a90:	ca000004 	bgt	5aa8 <aciSingleSend+0xc4>
    5a94:	e37e0001 	cmn	lr, #1	; 0x1
    5a98:	0afffff5 	beq	5a74 <aciSingleSend+0x90>
    5a9c:	e2811001 	add	r1, r1, #1	; 0x1
    5aa0:	e3510045 	cmp	r1, #69	; 0x45
    5aa4:	dafffffa 	ble	5a94 <aciSingleSend+0xb0>
    5aa8:	e37e0001 	cmn	lr, #1	; 0x1
    5aac:	0affffe2 	beq	5a3c <aciSingleSend+0x58>
    5ab0:	e1d630b0 	ldrh	r3, [r6]
    5ab4:	e59f00b4 	ldr	r0, [pc, #180]	; 5b70 <.text+0x5b70>
    5ab8:	e0830000 	add	r0, r3, r0
    5abc:	e59f30b0 	ldr	r3, [pc, #176]	; 5b74 <.text+0x5b74>
    5ac0:	e1a0408e 	mov	r4, lr, lsl #1
    5ac4:	e184c0b3 	strh	ip, [r4, r3]
    5ac8:	e59fc0a8 	ldr	ip, [pc, #168]	; 5b78 <.text+0x5b78>
    5acc:	e3a03001 	mov	r3, #1	; 0x1
    5ad0:	e1a01008 	mov	r1, r8
    5ad4:	e1a02125 	mov	r2, r5, lsr #2
    5ad8:	e7cc500e 	strb	r5, [ip, lr]
    5adc:	e18430ba 	strh	r3, [r4, sl]
    5ae0:	eb004b33 	bl	187b4 <__memcpy_from_arm>
    5ae4:	e59fc090 	ldr	ip, [pc, #144]	; 5b7c <.text+0x5b7c>
    5ae8:	e1d600b0 	ldrh	r0, [r6]
    5aec:	e1dc10b0 	ldrh	r1, [ip]
    5af0:	e55b202c 	ldrb	r2, [fp, #-44]
    5af4:	e59f3084 	ldr	r3, [pc, #132]	; 5b80 <.text+0x5b80>
    5af8:	e0802122 	add	r2, r0, r2, lsr #2
    5afc:	e2811001 	add	r1, r1, #1	; 0x1
    5b00:	e18400b3 	strh	r0, [r4, r3]
    5b04:	e1c620b0 	strh	r2, [r6]
    5b08:	e1cc10b0 	strh	r1, [ip]
    5b0c:	eaffffca 	b	5a3c <aciSingleSend+0x58>
    5b10:	e24b1026 	sub	r1, fp, #38	; 0x26
    5b14:	e3a02002 	mov	r2, #2	; 0x2
    5b18:	e1a00004 	mov	r0, r4
    5b1c:	eb004b24 	bl	187b4 <__memcpy_from_arm>
    5b20:	e3a02002 	mov	r2, #2	; 0x2
    5b24:	e24b1030 	sub	r1, fp, #48	; 0x30
    5b28:	e0840002 	add	r0, r4, r2
    5b2c:	eb004b20 	bl	187b4 <__memcpy_from_arm>
    5b30:	e55b302c 	ldrb	r3, [fp, #-44]
    5b34:	e5c43004 	strb	r3, [r4, #4]
    5b38:	e55b202c 	ldrb	r2, [fp, #-44]
    5b3c:	e1a01008 	mov	r1, r8
    5b40:	e1a02122 	mov	r2, r2, lsr #2
    5b44:	e2840005 	add	r0, r4, #5	; 0x5
    5b48:	eb004b19 	bl	187b4 <__memcpy_from_arm>
    5b4c:	e55b202c 	ldrb	r2, [fp, #-44]
    5b50:	e1a02122 	mov	r2, r2, lsr #2
    5b54:	e1a01004 	mov	r1, r4
    5b58:	e2822005 	add	r2, r2, #5	; 0x5
    5b5c:	e3a000a3 	mov	r0, #163	; 0xa3
    5b60:	ebfff7fb 	bl	3b54 <aciTxSendPacket>
    5b64:	eaffffb4 	b	5a3c <aciSingleSend+0x58>
    5b68:	40000e76 	andmi	r0, r0, r6, ror lr
    5b6c:	400042c2 	andmi	r4, r0, r2, asr #5
    5b70:	40002d36 	andmi	r2, r0, r6, lsr sp
    5b74:	40002238 	andmi	r2, r0, r8, lsr r2
    5b78:	40004a16 	andmi	r4, r0, r6, lsl sl
    5b7c:	40000e74 	andmi	r0, r0, r4, ror lr
    5b80:	40002774 	andmi	r2, r0, r4, ror r7

00005b84 <aciSendSingleWithAck>:
    5b84:	e1a0c00d 	mov	ip, sp
    5b88:	e92dd9f0 	stmdb	sp!, {r4, r5, r6, r7, r8, fp, ip, lr, pc}
    5b8c:	e24cb004 	sub	fp, ip, #4	; 0x4
    5b90:	e1a0c800 	mov	ip, r0, lsl #16
    5b94:	e1a0c82c 	mov	ip, ip, lsr #16
    5b98:	e24dd004 	sub	sp, sp, #4	; 0x4
    5b9c:	e1a0580c 	mov	r5, ip, lsl #16
    5ba0:	e59f20b8 	ldr	r2, [pc, #184]	; 5c60 <.text+0x5c60>
    5ba4:	e1a05845 	mov	r5, r5, asr #16
    5ba8:	e7d27005 	ldrb	r7, [r2, r5]
    5bac:	e1a03127 	mov	r3, r7, lsr #2
    5bb0:	e283300b 	add	r3, r3, #11	; 0xb
    5bb4:	e203307c 	and	r3, r3, #124	; 0x7c
    5bb8:	e1a0800d 	mov	r8, sp
    5bbc:	e063d00d 	rsb	sp, r3, sp
    5bc0:	e1a0412d 	mov	r4, sp, lsr #2
    5bc4:	e1a04104 	mov	r4, r4, lsl #2
    5bc8:	e3a06002 	mov	r6, #2	; 0x2
    5bcc:	e28cc001 	add	ip, ip, #1	; 0x1
    5bd0:	e24b1024 	sub	r1, fp, #36	; 0x24
    5bd4:	e1a02006 	mov	r2, r6
    5bd8:	e1a00004 	mov	r0, r4
    5bdc:	e14bc2b4 	strh	ip, [fp, #-36]
    5be0:	e54b7021 	strb	r7, [fp, #-33]
    5be4:	eb004af2 	bl	187b4 <__memcpy_from_arm>
    5be8:	e59f1074 	ldr	r1, [pc, #116]	; 5c64 <.text+0x5c64>
    5bec:	e1a05085 	mov	r5, r5, lsl #1
    5bf0:	e0851001 	add	r1, r5, r1
    5bf4:	e1a02006 	mov	r2, r6
    5bf8:	e0840006 	add	r0, r4, r6
    5bfc:	eb004aec 	bl	187b4 <__memcpy_from_arm>
    5c00:	e55b3021 	ldrb	r3, [fp, #-33]
    5c04:	e59f205c 	ldr	r2, [pc, #92]	; 5c68 <.text+0x5c68>
    5c08:	e5c43004 	strb	r3, [r4, #4]
    5c0c:	e59f1058 	ldr	r1, [pc, #88]	; 5c6c <.text+0x5c6c>
    5c10:	e19530b2 	ldrh	r3, [r5, r2]
    5c14:	e55b2021 	ldrb	r2, [fp, #-33]
    5c18:	e0831001 	add	r1, r3, r1
    5c1c:	e1a02632 	mov	r2, r2, lsr r6
    5c20:	e2840005 	add	r0, r4, #5	; 0x5
    5c24:	eb004ae2 	bl	187b4 <__memcpy_from_arm>
    5c28:	e55b2021 	ldrb	r2, [fp, #-33]
    5c2c:	e1a02632 	mov	r2, r2, lsr r6
    5c30:	e59fc038 	ldr	ip, [pc, #56]	; 5c70 <.text+0x5c70>
    5c34:	e19530bc 	ldrh	r3, [r5, ip]
    5c38:	e2833001 	add	r3, r3, #1	; 0x1
    5c3c:	e1a01004 	mov	r1, r4
    5c40:	e2822005 	add	r2, r2, #5	; 0x5
    5c44:	e3a000a3 	mov	r0, #163	; 0xa3
    5c48:	e18530bc 	strh	r3, [r5, ip]
    5c4c:	ebfff7c0 	bl	3b54 <aciTxSendPacket>
    5c50:	e1a0d008 	mov	sp, r8
    5c54:	e24bd020 	sub	sp, fp, #32	; 0x20
    5c58:	e89d69f0 	ldmia	sp, {r4, r5, r6, r7, r8, fp, sp, lr}
    5c5c:	e12fff1e 	bx	lr
    5c60:	40004a16 	andmi	r4, r0, r6, lsl sl
    5c64:	40002238 	andmi	r2, r0, r8, lsr r2
    5c68:	40002774 	andmi	r2, r0, r4, ror r7
    5c6c:	40002d36 	andmi	r2, r0, r6, lsr sp
    5c70:	400042c2 	andmi	r4, r0, r2, asr #5

00005c74 <aciEngine>:
    5c74:	e59f0150 	ldr	r0, [pc, #336]	; 5dcc <.text+0x5dcc>
    5c78:	e1d030b0 	ldrh	r3, [r0]
    5c7c:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
    5c80:	e59f2148 	ldr	r2, [pc, #328]	; 5dd0 <.text+0x5dd0>
    5c84:	e2833001 	add	r3, r3, #1	; 0x1
    5c88:	e1a03803 	mov	r3, r3, lsl #16
    5c8c:	e1d210b0 	ldrh	r1, [r2]
    5c90:	e1a03823 	mov	r3, r3, lsr #16
    5c94:	e1510003 	cmp	r1, r3
    5c98:	e24dd004 	sub	sp, sp, #4	; 0x4
    5c9c:	e1c030b0 	strh	r3, [r0]
    5ca0:	8a000043 	bhi	5db4 <aciEngine+0x140>
    5ca4:	e59f3128 	ldr	r3, [pc, #296]	; 5dd4 <.text+0x5dd4>
    5ca8:	e3a02001 	mov	r2, #1	; 0x1
    5cac:	e5c32000 	strb	r2, [r3]
    5cb0:	e3a03000 	mov	r3, #0	; 0x0
    5cb4:	e1c030b0 	strh	r3, [r0]
    5cb8:	e59f6118 	ldr	r6, [pc, #280]	; 5dd8 <.text+0x5dd8>
    5cbc:	e59f2118 	ldr	r2, [pc, #280]	; 5ddc <.text+0x5ddc>
    5cc0:	e5963000 	ldr	r3, [r6]
    5cc4:	e282000c 	add	r0, r2, #12	; 0xc
    5cc8:	e0831103 	add	r1, r3, r3, lsl #2
    5ccc:	e5923000 	ldr	r3, [r2]
    5cd0:	e2833001 	add	r3, r3, #1	; 0x1
    5cd4:	e1530001 	cmp	r3, r1
    5cd8:	83a03000 	movhi	r3, #0	; 0x0
    5cdc:	e4823004 	str	r3, [r2], #4
    5ce0:	e1520000 	cmp	r2, r0
    5ce4:	1afffff8 	bne	5ccc <aciEngine+0x58>
    5ce8:	e59f40f0 	ldr	r4, [pc, #240]	; 5de0 <.text+0x5de0>
    5cec:	e5d43000 	ldrb	r3, [r4]
    5cf0:	e3530000 	cmp	r3, #0	; 0x0
    5cf4:	0a00000c 	beq	5d2c <aciEngine+0xb8>
    5cf8:	e59f30e4 	ldr	r3, [pc, #228]	; 5de4 <.text+0x5de4>
    5cfc:	e5933000 	ldr	r3, [r3]
    5d00:	e3530000 	cmp	r3, #0	; 0x0
    5d04:	0a000008 	beq	5d2c <aciEngine+0xb8>
    5d08:	e1a0e00f 	mov	lr, pc
    5d0c:	e12fff13 	bx	r3
    5d10:	e28d1004 	add	r1, sp, #4	; 0x4
    5d14:	e3a03000 	mov	r3, #0	; 0x0
    5d18:	e16100b2 	strh	r0, [r1, #-2]!
    5d1c:	e3a02002 	mov	r2, #2	; 0x2
    5d20:	e3a000f2 	mov	r0, #242	; 0xf2
    5d24:	e5c43000 	strb	r3, [r4]
    5d28:	ebfff789 	bl	3b54 <aciTxSendPacket>
    5d2c:	e59f30b4 	ldr	r3, [pc, #180]	; 5de8 <.text+0x5de8>
    5d30:	e1d320b0 	ldrh	r2, [r3]
    5d34:	e3520000 	cmp	r2, #0	; 0x0
    5d38:	059f30ac 	ldreq	r3, [pc, #172]	; 5dec <.text+0x5dec>
    5d3c:	01c320b0 	streqh	r2, [r3]
    5d40:	0a000018 	beq	5da8 <aciEngine+0x134>
    5d44:	e59f50a4 	ldr	r5, [pc, #164]	; 5df0 <.text+0x5df0>
    5d48:	e3a04000 	mov	r4, #0	; 0x0
    5d4c:	ea00000a 	b	5d7c <aciEngine+0x108>
    5d50:	e5963000 	ldr	r3, [r6]
    5d54:	e2833002 	add	r3, r3, #2	; 0x2
    5d58:	e1520003 	cmp	r2, r3
    5d5c:	e2823001 	add	r3, r2, #1	; 0x1
    5d60:	03a03001 	moveq	r3, #1	; 0x1
    5d64:	01c530b0 	streqh	r3, [r5]
    5d68:	11c530b0 	strneh	r3, [r5]
    5d6c:	e2844001 	add	r4, r4, #1	; 0x1
    5d70:	e3540046 	cmp	r4, #70	; 0x46
    5d74:	e2855002 	add	r5, r5, #2	; 0x2
    5d78:	0a00000a 	beq	5da8 <aciEngine+0x134>
    5d7c:	e1d520b0 	ldrh	r2, [r5]
    5d80:	e3520000 	cmp	r2, #0	; 0x0
    5d84:	0afffff8 	beq	5d6c <aciEngine+0xf8>
    5d88:	e3520001 	cmp	r2, #1	; 0x1
    5d8c:	e1a00004 	mov	r0, r4
    5d90:	1affffee 	bne	5d50 <aciEngine+0xdc>
    5d94:	e2844001 	add	r4, r4, #1	; 0x1
    5d98:	ebffff79 	bl	5b84 <aciSendSingleWithAck>
    5d9c:	e3540046 	cmp	r4, #70	; 0x46
    5da0:	e2855002 	add	r5, r5, #2	; 0x2
    5da4:	1afffff4 	bne	5d7c <aciEngine+0x108>
    5da8:	e28dd004 	add	sp, sp, #4	; 0x4
    5dac:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
    5db0:	e12fff1e 	bx	lr
    5db4:	e59f3018 	ldr	r3, [pc, #24]	; 5dd4 <.text+0x5dd4>
    5db8:	e5d32000 	ldrb	r2, [r3]
    5dbc:	e3520000 	cmp	r2, #0	; 0x0
    5dc0:	1affffbc 	bne	5cb8 <aciEngine+0x44>
    5dc4:	ebfff798 	bl	3c2c <aciSendVar>
    5dc8:	eaffffba 	b	5cb8 <aciEngine+0x44>
    5dcc:	40000e58 	andmi	r0, r0, r8, asr lr
    5dd0:	40000018 	andmi	r0, r0, r8, lsl r0
    5dd4:	40000e5a 	andmi	r0, r0, sl, asr lr
    5dd8:	40000014 	andmi	r0, r0, r4, lsl r0
    5ddc:	40000e48 	andmi	r0, r0, r8, asr #28
    5de0:	40000e46 	andmi	r0, r0, r6, asr #28
    5de4:	40000e70 	andmi	r0, r0, r0, ror lr
    5de8:	40000e74 	andmi	r0, r0, r4, ror lr
    5dec:	40000e76 	andmi	r0, r0, r6, ror lr
    5df0:	400042c2 	andmi	r4, r0, r2, asr #5

00005df4 <generateBuildInfo>:
 *  MODIFY THIS FUNCTION TO INCLUDE ALL IMPORTANT DEFINES OF A PROJECT
 */

void generateBuildInfo()
{
    5df4:	e92d4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5df8:	e24dd030 	sub	sp, sp, #48	; 0x30
	char months[12][3]={"Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dez"};
    5dfc:	e28d4001 	add	r4, sp, #1	; 0x1
    5e00:	e59f119c 	ldr	r1, [pc, #412]	; 5fa4 <.text+0x5fa4>
    5e04:	e3a02024 	mov	r2, #36	; 0x24
    5e08:	e1a00004 	mov	r0, r4
	    char dateStr[11]=__DATE__;
    5e0c:	e28d6025 	add	r6, sp, #37	; 0x25
    5e10:	eb004a67 	bl	187b4 <__memcpy_from_arm>
    5e14:	e1a00006 	mov	r0, r6
    5e18:	e59f1188 	ldr	r1, [pc, #392]	; 5fa8 <.text+0x5fa8>
    5e1c:	e3a0200b 	mov	r2, #11	; 0xb
    5e20:	eb004a63 	bl	187b4 <__memcpy_from_arm>
    5e24:	e59f5180 	ldr	r5, [pc, #384]	; 5fac <.text+0x5fac>
    5e28:	e3a00000 	mov	r0, #0	; 0x0
    5e2c:	e5dd7025 	ldrb	r7, [sp, #37]
    5e30:	e5dde026 	ldrb	lr, [sp, #38]
    5e34:	e5ddc027 	ldrb	ip, [sp, #39]
    5e38:	e1a0a000 	mov	sl, r0
    5e3c:	e1a09000 	mov	r9, r0
    5e40:	e1a0b000 	mov	fp, r0
    5e44:	e1a08000 	mov	r8, r0
    5e48:	ea000005 	b	5e64 <generateBuildInfo+0x70>
	    int m,d,y;
	    int i,z;


	    m=1;

	    for (z=0;z<11;z++)
	    {
	            int cnt=0;
	            for (i=0;i<3;i++)
	                    if (months[z][i]==dateStr[i])
	                            cnt++;
	            if (cnt==3)
    5e4c:	e3510003 	cmp	r1, #3	; 0x3
    5e50:	e2844003 	add	r4, r4, #3	; 0x3
    5e54:	0a000010 	beq	5e9c <generateBuildInfo+0xa8>
    5e58:	e2800001 	add	r0, r0, #1	; 0x1
    5e5c:	e350000b 	cmp	r0, #11	; 0xb
    5e60:	0a00000f 	beq	5ea4 <generateBuildInfo+0xb0>
    5e64:	e5d43000 	ldrb	r3, [r4]
    5e68:	e5d42001 	ldrb	r2, [r4, #1]
    5e6c:	e1530007 	cmp	r3, r7
    5e70:	13a01000 	movne	r1, #0	; 0x0
    5e74:	03a01001 	moveq	r1, #1	; 0x1
    5e78:	e5d43002 	ldrb	r3, [r4, #2]
    5e7c:	e152000e 	cmp	r2, lr
    5e80:	02811001 	addeq	r1, r1, #1	; 0x1
    5e84:	e153000c 	cmp	r3, ip
    5e88:	1affffef 	bne	5e4c <generateBuildInfo+0x58>
    5e8c:	e2811001 	add	r1, r1, #1	; 0x1
    5e90:	e3510003 	cmp	r1, #3	; 0x3
    5e94:	e2844003 	add	r4, r4, #3	; 0x3
    5e98:	1affffee 	bne	5e58 <generateBuildInfo+0x64>
	            {
	                    m=z+1;
    5e9c:	e2804001 	add	r4, r0, #1	; 0x1
    5ea0:	ea000000 	b	5ea8 <generateBuildInfo+0xb4>
    5ea4:	e3a04001 	mov	r4, #1	; 0x1
    5ea8:	e3a02000 	mov	r2, #0	; 0x0
    5eac:	e3a01030 	mov	r1, #48	; 0x30
	                    break;
	            }
	    }
	    for (z=0;z<11;z++)
	            if (dateStr[z]<48)
    5eb0:	e7d23006 	ldrb	r3, [r2, r6]
    5eb4:	e353002f 	cmp	r3, #47	; 0x2f
	                    dateStr[z]=48;
    5eb8:	97c21006 	strlsb	r1, [r2, r6]
    5ebc:	e2822001 	add	r2, r2, #1	; 0x1
    5ec0:	e352000b 	cmp	r2, #11	; 0xb
    5ec4:	1afffff9 	bne	5eb0 <generateBuildInfo+0xbc>



	    d=(dateStr[4]-48)*10+(dateStr[5]-48);
	    y=(dateStr[7]-48)*1000+(dateStr[8]-48)*100+(dateStr[9]-48)*10+(dateStr[10]-48);


	 buildInfo.build_date=y+m*10000+d*1000000;
    5ec8:	e5dd302d 	ldrb	r3, [sp, #45]
    5ecc:	e5dd102c 	ldrb	r1, [sp, #44]
    5ed0:	e0833103 	add	r3, r3, r3, lsl #2
    5ed4:	e5ddc029 	ldrb	ip, [sp, #41]
    5ed8:	e0612281 	rsb	r2, r1, r1, lsl #5
    5edc:	e0833103 	add	r3, r3, r3, lsl #2
    5ee0:	e5dd002a 	ldrb	r0, [sp, #42]
    5ee4:	e0811102 	add	r1, r1, r2, lsl #2
    5ee8:	e08cc10c 	add	ip, ip, ip, lsl #2
    5eec:	e5dde02f 	ldrb	lr, [sp, #47]
    5ef0:	e1a03103 	mov	r3, r3, lsl #2
    5ef4:	e5dd202e 	ldrb	r2, [sp, #46]
    5ef8:	e0833181 	add	r3, r3, r1, lsl #3
    5efc:	e080008c 	add	r0, r0, ip, lsl #1
    5f00:	e083300e 	add	r3, r3, lr
    5f04:	e2400e21 	sub	r0, r0, #528	; 0x210
    5f08:	e0822102 	add	r2, r2, r2, lsl #2
    5f0c:	e0833082 	add	r3, r3, r2, lsl #1
    5f10:	e0601280 	rsb	r1, r0, r0, lsl #5
    5f14:	e0611301 	rsb	r1, r1, r1, lsl #6
    5f18:	e2433a0d 	sub	r3, r3, #53248	; 0xd000
    5f1c:	e0642284 	rsb	r2, r4, r4, lsl #5
    5f20:	e0800181 	add	r0, r0, r1, lsl #3
    5f24:	e0842102 	add	r2, r4, r2, lsl #2
    5f28:	e2433050 	sub	r3, r3, #80	; 0x50
    5f2c:	e0833300 	add	r3, r3, r0, lsl #6
    5f30:	e0822102 	add	r2, r2, r2, lsl #2
    5f34:	e0833202 	add	r3, r3, r2, lsl #4
	 buildInfo.configuration=__BUILD_CONFIG;
	 buildInfo.build_number=0;
	 buildInfo.svn_modified=0;
	 buildInfo.svn_revision=0;
    5f38:	e3a01000 	mov	r1, #0	; 0x0
    5f3c:	e1a0e423 	mov	lr, r3, lsr #8
    5f40:	e1a0c823 	mov	ip, r3, lsr #16
    5f44:	e1a00c23 	mov	r0, r3, lsr #24
    5f48:	e3a02003 	mov	r2, #3	; 0x3
    5f4c:	e5c53004 	strb	r3, [r5, #4]
    5f50:	e5c52000 	strb	r2, [r5]
    5f54:	e5c51011 	strb	r1, [r5, #17]
    5f58:	e5c58010 	strb	r8, [r5, #16]
    5f5c:	e5c5b012 	strb	fp, [r5, #18]
    5f60:	e5c5900b 	strb	r9, [r5, #11]
    5f64:	e5c5a00a 	strb	sl, [r5, #10]
    5f68:	e5c51009 	strb	r1, [r5, #9]
    5f6c:	e5c51008 	strb	r1, [r5, #8]
    5f70:	e5c5100f 	strb	r1, [r5, #15]
    5f74:	e5c5100e 	strb	r1, [r5, #14]
    5f78:	e5c5100d 	strb	r1, [r5, #13]
    5f7c:	e5c5100c 	strb	r1, [r5, #12]
    5f80:	e5c50007 	strb	r0, [r5, #7]
    5f84:	e5c5c006 	strb	ip, [r5, #6]
    5f88:	e5c5e005 	strb	lr, [r5, #5]
    5f8c:	e5c51003 	strb	r1, [r5, #3]
    5f90:	e5c51002 	strb	r1, [r5, #2]
    5f94:	e5c51001 	strb	r1, [r5, #1]
	 buildInfo.version_major=__VERSION_MAJOR;
	 buildInfo.version_minor=__VERSION_MINOR;

}
    5f98:	e28dd030 	add	sp, sp, #48	; 0x30
    5f9c:	e8bd4ff0 	ldmia	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5fa0:	e12fff1e 	bx	lr
    5fa4:	000188c2 	andeq	r8, r1, r2, asr #17
    5fa8:	000192b0 	streqh	r9, [r1], -r0
    5fac:	40004d7a 	andmi	r4, r0, sl, ror sp

00005fb0 <timer0ISR>:
unsigned char PTU_cam_option_4_version=2;
unsigned short mainloop_overflows=0;

void timer0ISR(void) __irq
{
    5fb0:	e1a0c00d 	mov	ip, sp
    5fb4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    5fb8:	e24cb004 	sub	fp, ip, #4	; 0x4
  T0IR = 0x01;      //Clear the timer 0 interrupt
    5fbc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    5fc0:	e2833901 	add	r3, r3, #16384	; 0x4000
    5fc4:	e3a02001 	mov	r2, #1	; 0x1
    5fc8:	e5832000 	str	r2, [r3]
  IENABLE;
  trigger_cnt++;
    5fcc:	e59f30b4 	ldr	r3, [pc, #180]	; 6088 <.text+0x6088>
    5fd0:	e5933000 	ldr	r3, [r3]
    5fd4:	e2832001 	add	r2, r3, #1	; 0x1
    5fd8:	e59f30a8 	ldr	r3, [pc, #168]	; 6088 <.text+0x6088>
    5fdc:	e5832000 	str	r2, [r3]
  if(trigger_cnt==ControllerCyclesPerSecond)
    5fe0:	e59f30a0 	ldr	r3, [pc, #160]	; 6088 <.text+0x6088>
    5fe4:	e5933000 	ldr	r3, [r3]
    5fe8:	e3530ffa 	cmp	r3, #1000	; 0x3e8
    5fec:	1a000012 	bne	603c <timer0ISR+0x8c>
  {
  	trigger_cnt=0;
    5ff0:	e59f2090 	ldr	r2, [pc, #144]	; 6088 <.text+0x6088>
    5ff4:	e3a03000 	mov	r3, #0	; 0x0
    5ff8:	e5823000 	str	r3, [r2]
  	HL_Status.up_time++;
    5ffc:	e59f3088 	ldr	r3, [pc, #136]	; 608c <.text+0x608c>
    6000:	e1d330b4 	ldrh	r3, [r3, #4]
    6004:	e2833001 	add	r3, r3, #1	; 0x1
    6008:	e1a03803 	mov	r3, r3, lsl #16
    600c:	e1a02823 	mov	r2, r3, lsr #16
    6010:	e59f3074 	ldr	r3, [pc, #116]	; 608c <.text+0x608c>
    6014:	e1c320b4 	strh	r2, [r3, #4]
  	HL_Status.cpu_load=mainloop_cnt;
    6018:	e59f3070 	ldr	r3, [pc, #112]	; 6090 <.text+0x6090>
    601c:	e5933000 	ldr	r3, [r3]
    6020:	e1a03803 	mov	r3, r3, lsl #16
    6024:	e1a02823 	mov	r2, r3, lsr #16
    6028:	e59f305c 	ldr	r3, [pc, #92]	; 608c <.text+0x608c>
    602c:	e1c321b2 	strh	r2, [r3, #18]

  	mainloop_cnt=0;
    6030:	e59f2058 	ldr	r2, [pc, #88]	; 6090 <.text+0x6090>
    6034:	e3a03000 	mov	r3, #0	; 0x0
    6038:	e5823000 	str	r3, [r2]
  }

  if(mainloop_trigger<10) mainloop_trigger++;
    603c:	e59f3050 	ldr	r3, [pc, #80]	; 6094 <.text+0x6094>
    6040:	e5d33000 	ldrb	r3, [r3]
    6044:	e20330ff 	and	r3, r3, #255	; 0xff
    6048:	e3530009 	cmp	r3, #9	; 0x9
    604c:	8a000006 	bhi	606c <timer0ISR+0xbc>
    6050:	e59f303c 	ldr	r3, [pc, #60]	; 6094 <.text+0x6094>
    6054:	e5d33000 	ldrb	r3, [r3]
    6058:	e20330ff 	and	r3, r3, #255	; 0xff
    605c:	e2833001 	add	r3, r3, #1	; 0x1
    6060:	e20330ff 	and	r3, r3, #255	; 0xff
    6064:	e59f2028 	ldr	r2, [pc, #40]	; 6094 <.text+0x6094>
    6068:	e5c23000 	strb	r3, [r2]

  IDISABLE;
  VICVectAddr = 0;		// Acknowledge Interrupt
    606c:	e3a03000 	mov	r3, #0	; 0x0
    6070:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    6074:	e3a02000 	mov	r2, #0	; 0x0
    6078:	e5832000 	str	r2, [r3]
}
    607c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6080:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6084:	e12fff1e 	bx	lr
    6088:	40000e94 	mulmi	r0, r4, lr
    608c:	40004e34 	andmi	r4, r0, r4, lsr lr
    6090:	40000e88 	andmi	r0, r0, r8, lsl #29
    6094:	40000e8c 	andmi	r0, r0, ip, lsl #29

00006098 <main>:

/**********************************************************
                       MAIN
**********************************************************/
int	main (void) {
    6098:	e1a0c00d 	mov	ip, sp
    609c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    60a0:	e24cb004 	sub	fp, ip, #4	; 0x4
    60a4:	e24dd00c 	sub	sp, sp, #12	; 0xc

  static int vbat1; //battery_voltage (lowpass-filtered)
  unsigned int TimerT1, TimerT2;

  init();
    60a8:	eb000263 	bl	6a3c <init>
  buzzer(OFF);
    60ac:	e3a00000 	mov	r0, #0	; 0x0
    60b0:	ebfff217 	bl	2914 <buzzer>
  LL_write_init();
    60b4:	eb00102a 	bl	a164 <LL_write_init>

  //initialize AscTec Firefly LED fin on I2C1 (not necessary on AscTec Hummingbird or Pelican)
  I2C1Init();
    60b8:	eb000dbd 	bl	97b4 <I2C1Init>
  I2C1_setRGBLed(255,0,0);
    60bc:	e3a000ff 	mov	r0, #255	; 0xff
    60c0:	e3a01000 	mov	r1, #0	; 0x0
    60c4:	e3a02000 	mov	r2, #0	; 0x0
    60c8:	eb000d78 	bl	96b0 <I2C1_setRGBLed>

  ADC0triggerSampling(1<<VOLTAGE_1); //activate ADC sampling
    60cc:	e3a00004 	mov	r0, #4	; 0x4
    60d0:	eb000f65 	bl	9e6c <ADC0triggerSampling>

  generateBuildInfo();
    60d4:	ebffff46 	bl	5df4 <generateBuildInfo>

  HL_Status.up_time=0;
    60d8:	e59f3318 	ldr	r3, [pc, #792]	; 63f8 <.text+0x63f8>
    60dc:	e3a02000 	mov	r2, #0	; 0x0
    60e0:	e1c320b4 	strh	r2, [r3, #4]

  LED(1,ON);
    60e4:	e3a00001 	mov	r0, #1	; 0x1
    60e8:	e3a01001 	mov	r1, #1	; 0x1
    60ec:	eb00022f 	bl	69b0 <LED>

  ACISDK();	//AscTec Communication Interface: publish variables, set callbacks, etc.
    60f0:	eb0001ce 	bl	6830 <ACISDK>

  //update parameters stored by ACI:
  //...

  PTU_init();	//initialize camera PanTiltUnit
    60f4:	eb0010ac 	bl	a3ac <PTU_init>
    60f8:	eaffffff 	b	60fc <main+0x64>
#ifdef MATLAB
  //ee_read((unsigned int*)&matlab_params); //read params from eeprom
  onboard_matlab_initialize(); //initialize matlab code
#endif

  while(1)
  {
      if(mainloop_trigger)
    60fc:	e59f32f8 	ldr	r3, [pc, #760]	; 63fc <.text+0x63fc>
    6100:	e5d33000 	ldrb	r3, [r3]
    6104:	e20330ff 	and	r3, r3, #255	; 0xff
    6108:	e3530000 	cmp	r3, #0	; 0x0
    610c:	0afffffa 	beq	60fc <main+0x64>
      {
      	TimerT1 =  T0TC;
    6110:	e3a03901 	mov	r3, #16384	; 0x4000
    6114:	e283328e 	add	r3, r3, #-536870904	; 0xe0000008
    6118:	e5933000 	ldr	r3, [r3]
    611c:	e50b3014 	str	r3, [fp, #-20]
     	if(GPS_timeout<ControllerCyclesPerSecond) GPS_timeout++;
    6120:	e59f32d8 	ldr	r3, [pc, #728]	; 6400 <.text+0x6400>
    6124:	e5932000 	ldr	r2, [r3]
    6128:	e3a03ff9 	mov	r3, #996	; 0x3e4
    612c:	e2833003 	add	r3, r3, #3	; 0x3
    6130:	e1520003 	cmp	r2, r3
    6134:	8a000005 	bhi	6150 <main+0xb8>
    6138:	e59f32c0 	ldr	r3, [pc, #704]	; 6400 <.text+0x6400>
    613c:	e5933000 	ldr	r3, [r3]
    6140:	e2832001 	add	r2, r3, #1	; 0x1
    6144:	e59f32b4 	ldr	r3, [pc, #692]	; 6400 <.text+0x6400>
    6148:	e5832000 	str	r2, [r3]
    614c:	ea00000d 	b	6188 <main+0xf0>
	  	else if(GPS_timeout==ControllerCyclesPerSecond)
    6150:	e59f32a8 	ldr	r3, [pc, #680]	; 6400 <.text+0x6400>
    6154:	e5933000 	ldr	r3, [r3]
    6158:	e3530ffa 	cmp	r3, #1000	; 0x3e8
    615c:	1a000009 	bne	6188 <main+0xf0>
	  	{
  	 		GPS_timeout=ControllerCyclesPerSecond+1;
    6160:	e59f2298 	ldr	r2, [pc, #664]	; 6400 <.text+0x6400>
    6164:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    6168:	e2833001 	add	r3, r3, #1	; 0x1
    616c:	e5823000 	str	r3, [r2]
	  		GPS_Data.status=0;
    6170:	e59f228c 	ldr	r2, [pc, #652]	; 6404 <.text+0x6404>
    6174:	e3a03000 	mov	r3, #0	; 0x0
    6178:	e5823028 	str	r3, [r2, #40]
	  		GPS_Data.numSV=0;
    617c:	e59f2280 	ldr	r2, [pc, #640]	; 6404 <.text+0x6404>
    6180:	e3a03000 	mov	r3, #0	; 0x0
    6184:	e5823024 	str	r3, [r2, #36]
	  	}

        //battery monitoring
        ADC0getSamplingResults(0xFF,adcChannelValues);
    6188:	e3a000ff 	mov	r0, #255	; 0xff
    618c:	e59f1274 	ldr	r1, [pc, #628]	; 6408 <.text+0x6408>
    6190:	eb000f46 	bl	9eb0 <ADC0getSamplingResults>
        vbat1=(vbat1*14+(adcChannelValues[VOLTAGE_1]*9872/579))/15;	//voltage in mV
    6194:	e59f3270 	ldr	r3, [pc, #624]	; 640c <.text+0x640c>
    6198:	e5932000 	ldr	r2, [r3]
    619c:	e1a03002 	mov	r3, r2
    61a0:	e1a03183 	mov	r3, r3, lsl #3
    61a4:	e0623003 	rsb	r3, r2, r3
    61a8:	e1a03083 	mov	r3, r3, lsl #1
    61ac:	e1a00003 	mov	r0, r3
    61b0:	e59f3250 	ldr	r3, [pc, #592]	; 6408 <.text+0x6408>
    61b4:	e5931008 	ldr	r1, [r3, #8]
    61b8:	e1a02001 	mov	r2, r1
    61bc:	e1a02102 	mov	r2, r2, lsl #2
    61c0:	e0822001 	add	r2, r2, r1
    61c4:	e1a02082 	mov	r2, r2, lsl #1
    61c8:	e0822001 	add	r2, r2, r1
    61cc:	e1a03182 	mov	r3, r2, lsl #3
    61d0:	e0623003 	rsb	r3, r2, r3
    61d4:	e1a03183 	mov	r3, r3, lsl #3
    61d8:	e0833001 	add	r3, r3, r1
    61dc:	e1a03203 	mov	r3, r3, lsl #4
    61e0:	e1a02003 	mov	r2, r3
    61e4:	e3a032be 	mov	r3, #-536870901	; 0xe000000b
    61e8:	e2833626 	add	r3, r3, #39845888	; 0x2600000
    61ec:	e2833c63 	add	r3, r3, #25344	; 0x6300
    61f0:	e0831392 	umull	r1, r3, r2, r3
    61f4:	e1a034a3 	mov	r3, r3, lsr #9
    61f8:	e0802003 	add	r2, r0, r3
    61fc:	e59f320c 	ldr	r3, [pc, #524]	; 6410 <.text+0x6410>
    6200:	e0831392 	umull	r1, r3, r2, r3
    6204:	e1a031a3 	mov	r3, r3, lsr #3
    6208:	e1a02003 	mov	r2, r3
    620c:	e59f31f8 	ldr	r3, [pc, #504]	; 640c <.text+0x640c>
    6210:	e5832000 	str	r2, [r3]

		HL_Status.battery_voltage_1=vbat1;
    6214:	e59f31f0 	ldr	r3, [pc, #496]	; 640c <.text+0x640c>
    6218:	e5933000 	ldr	r3, [r3]
    621c:	e1a03803 	mov	r3, r3, lsl #16
    6220:	e1a02823 	mov	r2, r3, lsr #16
    6224:	e59f31cc 	ldr	r3, [pc, #460]	; 63f8 <.text+0x63f8>
    6228:	e1c320b0 	strh	r2, [r3]
        mainloop_cnt++;
    622c:	e59f31e0 	ldr	r3, [pc, #480]	; 6414 <.text+0x6414>
    6230:	e5933000 	ldr	r3, [r3]
    6234:	e2832001 	add	r2, r3, #1	; 0x1
    6238:	e59f31d4 	ldr	r3, [pc, #468]	; 6414 <.text+0x6414>
    623c:	e5832000 	str	r2, [r3]
		if(!(mainloop_cnt%10)) buzzer_handler(HL_Status.battery_voltage_1);
    6240:	e59f31cc 	ldr	r3, [pc, #460]	; 6414 <.text+0x6414>
    6244:	e5932000 	ldr	r2, [r3]
    6248:	e59f31c8 	ldr	r3, [pc, #456]	; 6418 <.text+0x6418>
    624c:	e0831392 	umull	r1, r3, r2, r3
    6250:	e1a031a3 	mov	r3, r3, lsr #3
    6254:	e50b3018 	str	r3, [fp, #-24]
    6258:	e51b3018 	ldr	r3, [fp, #-24]
    625c:	e1a03103 	mov	r3, r3, lsl #2
    6260:	e51b1018 	ldr	r1, [fp, #-24]
    6264:	e0833001 	add	r3, r3, r1
    6268:	e1a03083 	mov	r3, r3, lsl #1
    626c:	e0632002 	rsb	r2, r3, r2
    6270:	e50b2018 	str	r2, [fp, #-24]
    6274:	e51b3018 	ldr	r3, [fp, #-24]
    6278:	e3530000 	cmp	r3, #0	; 0x0
    627c:	1a000005 	bne	6298 <main+0x200>
    6280:	e59f3170 	ldr	r3, [pc, #368]	; 63f8 <.text+0x63f8>
    6284:	e1d330b0 	ldrh	r3, [r3]
    6288:	e1a03803 	mov	r3, r3, lsl #16
    628c:	e1a03843 	mov	r3, r3, asr #16
    6290:	e1a00003 	mov	r0, r3
    6294:	ebfff1a8 	bl	293c <buzzer_handler>

	    if(mainloop_trigger) mainloop_trigger--;
    6298:	e59f315c 	ldr	r3, [pc, #348]	; 63fc <.text+0x63fc>
    629c:	e5d33000 	ldrb	r3, [r3]
    62a0:	e20330ff 	and	r3, r3, #255	; 0xff
    62a4:	e3530000 	cmp	r3, #0	; 0x0
    62a8:	0a000006 	beq	62c8 <main+0x230>
    62ac:	e59f3148 	ldr	r3, [pc, #328]	; 63fc <.text+0x63fc>
    62b0:	e5d33000 	ldrb	r3, [r3]
    62b4:	e20330ff 	and	r3, r3, #255	; 0xff
    62b8:	e2433001 	sub	r3, r3, #1	; 0x1
    62bc:	e20330ff 	and	r3, r3, #255	; 0xff
    62c0:	e59f2134 	ldr	r2, [pc, #308]	; 63fc <.text+0x63fc>
    62c4:	e5c23000 	strb	r3, [r2]
        mainloop();
    62c8:	eb000054 	bl	6420 <mainloop>
        // CPU Usage calculation
        TimerT2 = T0TC;
    62cc:	e3a03901 	mov	r3, #16384	; 0x4000
    62d0:	e283328e 	add	r3, r3, #-536870904	; 0xe0000008
    62d4:	e5933000 	ldr	r3, [r3]
    62d8:	e50b3010 	str	r3, [fp, #-16]
        if (mainloop_trigger)
    62dc:	e59f3118 	ldr	r3, [pc, #280]	; 63fc <.text+0x63fc>
    62e0:	e5d33000 	ldrb	r3, [r3]
    62e4:	e20330ff 	and	r3, r3, #255	; 0xff
    62e8:	e3530000 	cmp	r3, #0	; 0x0
    62ec:	0a00000a 	beq	631c <main+0x284>
        {
        	HL_Status.cpu_load = 1000;
    62f0:	e59f2100 	ldr	r2, [pc, #256]	; 63f8 <.text+0x63f8>
    62f4:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    62f8:	e1c231b2 	strh	r3, [r2, #18]
        	mainloop_overflows++;
    62fc:	e59f3118 	ldr	r3, [pc, #280]	; 641c <.text+0x641c>
    6300:	e1d330b0 	ldrh	r3, [r3]
    6304:	e2833001 	add	r3, r3, #1	; 0x1
    6308:	e1a03803 	mov	r3, r3, lsl #16
    630c:	e1a02823 	mov	r2, r3, lsr #16
    6310:	e59f3104 	ldr	r3, [pc, #260]	; 641c <.text+0x641c>
    6314:	e1c320b0 	strh	r2, [r3]
    6318:	eaffff77 	b	60fc <main+0x64>
        }
        else if (TimerT2 < TimerT1)
    631c:	e51b2010 	ldr	r2, [fp, #-16]
    6320:	e51b3014 	ldr	r3, [fp, #-20]
    6324:	e1520003 	cmp	r2, r3
    6328:	2a00001b 	bcs	639c <main+0x304>
        	HL_Status.cpu_load = (T0MR0 - TimerT1 + TimerT2)*1000/T0MR0; // load = "timer cycles" / "timer cycles per controller cycle" * 1000
    632c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6330:	e2833901 	add	r3, r3, #16384	; 0x4000
    6334:	e2833018 	add	r3, r3, #24	; 0x18
    6338:	e5932000 	ldr	r2, [r3]
    633c:	e51b3014 	ldr	r3, [fp, #-20]
    6340:	e0632002 	rsb	r2, r3, r2
    6344:	e51b3010 	ldr	r3, [fp, #-16]
    6348:	e0822003 	add	r2, r2, r3
    634c:	e1a03002 	mov	r3, r2
    6350:	e1a03283 	mov	r3, r3, lsl #5
    6354:	e0623003 	rsb	r3, r2, r3
    6358:	e1a03103 	mov	r3, r3, lsl #2
    635c:	e0833002 	add	r3, r3, r2
    6360:	e1a03183 	mov	r3, r3, lsl #3
    6364:	e1a02003 	mov	r2, r3
    6368:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    636c:	e2833901 	add	r3, r3, #16384	; 0x4000
    6370:	e2833018 	add	r3, r3, #24	; 0x18
    6374:	e5933000 	ldr	r3, [r3]
    6378:	e1a00002 	mov	r0, r2
    637c:	e1a01003 	mov	r1, r3
    6380:	eb004917 	bl	187e4 <____udivsi3_from_arm>
    6384:	e1a03000 	mov	r3, r0
    6388:	e1a03803 	mov	r3, r3, lsl #16
    638c:	e1a02823 	mov	r2, r3, lsr #16
    6390:	e59f3060 	ldr	r3, [pc, #96]	; 63f8 <.text+0x63f8>
    6394:	e1c321b2 	strh	r2, [r3, #18]
    6398:	eaffff57 	b	60fc <main+0x64>
        else
        	HL_Status.cpu_load = (TimerT2 - TimerT1)*1000/T0MR0; // load = "timer cycles" / "timer cycles per controller cycle" * 1000
    639c:	e51b2010 	ldr	r2, [fp, #-16]
    63a0:	e51b3014 	ldr	r3, [fp, #-20]
    63a4:	e0632002 	rsb	r2, r3, r2
    63a8:	e1a03002 	mov	r3, r2
    63ac:	e1a03283 	mov	r3, r3, lsl #5
    63b0:	e0623003 	rsb	r3, r2, r3
    63b4:	e1a03103 	mov	r3, r3, lsl #2
    63b8:	e0833002 	add	r3, r3, r2
    63bc:	e1a03183 	mov	r3, r3, lsl #3
    63c0:	e1a02003 	mov	r2, r3
    63c4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    63c8:	e2833901 	add	r3, r3, #16384	; 0x4000
    63cc:	e2833018 	add	r3, r3, #24	; 0x18
    63d0:	e5933000 	ldr	r3, [r3]
    63d4:	e1a00002 	mov	r0, r2
    63d8:	e1a01003 	mov	r1, r3
    63dc:	eb004900 	bl	187e4 <____udivsi3_from_arm>
    63e0:	e1a03000 	mov	r3, r0
    63e4:	e1a03803 	mov	r3, r3, lsl #16
    63e8:	e1a02823 	mov	r2, r3, lsr #16
    63ec:	e59f3004 	ldr	r3, [pc, #4]	; 63f8 <.text+0x63f8>
    63f0:	e1c321b2 	strh	r2, [r3, #18]
      }

  }
    63f4:	eaffff40 	b	60fc <main+0x64>
    63f8:	40004e34 	andmi	r4, r0, r4, lsr lr
    63fc:	40000e8c 	andmi	r0, r0, ip, lsl #29
    6400:	40000e90 	mulmi	r0, r0, lr
    6404:	40002014 	andmi	r2, r0, r4, lsl r0
    6408:	40004f80 	andmi	r4, r0, r0, lsl #31
    640c:	40000e9c 	mulmi	r0, ip, lr
    6410:	88888889 	stmhiia	r8, {r0, r3, r7, fp, pc}
    6414:	40000e88 	andmi	r0, r0, r8, lsl #29
    6418:	cccccccd 	stcgtl	12, cr12, [ip], {205}
    641c:	40000e9a 	mulmi	r0, sl, lr

00006420 <mainloop>:
  return 0;
}


void mainloop(void) //mainloop is triggered at 1 kHz
{
    6420:	e1a0c00d 	mov	ip, sp
    6424:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6428:	e24cb004 	sub	fp, ip, #4	; 0x4
    642c:	e24dd00c 	sub	sp, sp, #12	; 0xc
    static unsigned char led_cnt=0, led_state=1;
    static int Firefly_led_fin_cnt=0;
	unsigned char t;

	//blink red led if no GPS lock available
	led_cnt++;
    6430:	e59f33bc 	ldr	r3, [pc, #956]	; 67f4 <.text+0x67f4>
    6434:	e5d33000 	ldrb	r3, [r3]
    6438:	e2833001 	add	r3, r3, #1	; 0x1
    643c:	e20330ff 	and	r3, r3, #255	; 0xff
    6440:	e59f23ac 	ldr	r2, [pc, #940]	; 67f4 <.text+0x67f4>
    6444:	e5c23000 	strb	r3, [r2]
	if((GPS_Data.status&0xFF)==0x03)
    6448:	e59f33a8 	ldr	r3, [pc, #936]	; 67f8 <.text+0x67f8>
    644c:	e5933028 	ldr	r3, [r3, #40]
    6450:	e20330ff 	and	r3, r3, #255	; 0xff
    6454:	e3530003 	cmp	r3, #3	; 0x3
    6458:	1a000003 	bne	646c <mainloop+0x4c>
	{
		LED(0,OFF);
    645c:	e3a00000 	mov	r0, #0	; 0x0
    6460:	e3a01000 	mov	r1, #0	; 0x0
    6464:	eb000151 	bl	69b0 <LED>
    6468:	ea000011 	b	64b4 <mainloop+0x94>
	}
	else
	{
	    if(led_cnt==150)
    646c:	e59f3380 	ldr	r3, [pc, #896]	; 67f4 <.text+0x67f4>
    6470:	e5d33000 	ldrb	r3, [r3]
    6474:	e3530096 	cmp	r3, #150	; 0x96
    6478:	1a000003 	bne	648c <mainloop+0x6c>
	    {
	      LED(0,ON);
    647c:	e3a00000 	mov	r0, #0	; 0x0
    6480:	e3a01001 	mov	r1, #1	; 0x1
    6484:	eb000149 	bl	69b0 <LED>
    6488:	ea000009 	b	64b4 <mainloop+0x94>
	    }
	    else if(led_cnt==200)
    648c:	e59f3360 	ldr	r3, [pc, #864]	; 67f4 <.text+0x67f4>
    6490:	e5d33000 	ldrb	r3, [r3]
    6494:	e35300c8 	cmp	r3, #200	; 0xc8
    6498:	1a000005 	bne	64b4 <mainloop+0x94>
	    {
	      led_cnt=0;
    649c:	e59f3350 	ldr	r3, [pc, #848]	; 67f4 <.text+0x67f4>
    64a0:	e3a02000 	mov	r2, #0	; 0x0
    64a4:	e5c32000 	strb	r2, [r3]
	      LED(0,OFF);
    64a8:	e3a00000 	mov	r0, #0	; 0x0
    64ac:	e3a01000 	mov	r1, #0	; 0x0
    64b0:	eb00013e 	bl	69b0 <LED>
	    }
	}


	//after first lock, determine magnetic inclination and declination
	if (SYSTEM_initialized)
    64b4:	e59f3340 	ldr	r3, [pc, #832]	; 67fc <.text+0x67fc>
    64b8:	e5d33000 	ldrb	r3, [r3]
    64bc:	e20330ff 	and	r3, r3, #255	; 0xff
    64c0:	e3530000 	cmp	r3, #0	; 0x0
    64c4:	0a000035 	beq	65a0 <mainloop+0x180>
	{
		if ((!declinationAvailable) && (GPS_Data.horizontal_accuracy<10000) && ((GPS_Data.status&0x03)==0x03)) //make sure GPS lock is valid
    64c8:	e59f3330 	ldr	r3, [pc, #816]	; 6800 <.text+0x6800>
    64cc:	e5d33000 	ldrb	r3, [r3]
    64d0:	e20330ff 	and	r3, r3, #255	; 0xff
    64d4:	e3530000 	cmp	r3, #0	; 0x0
    64d8:	1a000030 	bne	65a0 <mainloop+0x180>
    64dc:	e59f3314 	ldr	r3, [pc, #788]	; 67f8 <.text+0x67f8>
    64e0:	e5932018 	ldr	r2, [r3, #24]
    64e4:	e3a03c27 	mov	r3, #9984	; 0x2700
    64e8:	e283300f 	add	r3, r3, #15	; 0xf
    64ec:	e1520003 	cmp	r2, r3
    64f0:	8a00002a 	bhi	65a0 <mainloop+0x180>
    64f4:	e59f32fc 	ldr	r3, [pc, #764]	; 67f8 <.text+0x67f8>
    64f8:	e5933028 	ldr	r3, [r3, #40]
    64fc:	e2033003 	and	r3, r3, #3	; 0x3
    6500:	e3530003 	cmp	r3, #3	; 0x3
    6504:	1a000025 	bne	65a0 <mainloop+0x180>
		{
			int status;
			estimatedDeclination=getDeclination(GPS_Data.latitude,GPS_Data.longitude,GPS_Data.height/1000,2012,&status);
    6508:	e59f32e8 	ldr	r3, [pc, #744]	; 67f8 <.text+0x67f8>
    650c:	e5930000 	ldr	r0, [r3]
    6510:	e59f32e0 	ldr	r3, [pc, #736]	; 67f8 <.text+0x67f8>
    6514:	e593c004 	ldr	ip, [r3, #4]
    6518:	e59f32d8 	ldr	r3, [pc, #728]	; 67f8 <.text+0x67f8>
    651c:	e5931008 	ldr	r1, [r3, #8]
    6520:	e59f32dc 	ldr	r3, [pc, #732]	; 6804 <.text+0x6804>
    6524:	e0c32391 	smull	r2, r3, r1, r3
    6528:	e1a02343 	mov	r2, r3, asr #6
    652c:	e1a03fc1 	mov	r3, r1, asr #31
    6530:	e0632002 	rsb	r2, r3, r2
    6534:	e24b3014 	sub	r3, fp, #20	; 0x14
    6538:	e58d3000 	str	r3, [sp]
    653c:	e1a0100c 	mov	r1, ip
    6540:	e3a03e7d 	mov	r3, #2000	; 0x7d0
    6544:	e283300c 	add	r3, r3, #12	; 0xc
    6548:	eb003657 	bl	13eac <getDeclination>
    654c:	e1a02000 	mov	r2, r0
    6550:	e59f32b0 	ldr	r3, [pc, #688]	; 6808 <.text+0x6808>
    6554:	e5832000 	str	r2, [r3]
			if (estimatedDeclination<-32000) estimatedDeclination=-32000;
    6558:	e59f32a8 	ldr	r3, [pc, #680]	; 6808 <.text+0x6808>
    655c:	e5933000 	ldr	r3, [r3]
    6560:	e3730c7d 	cmn	r3, #32000	; 0x7d00
    6564:	aa000003 	bge	6578 <mainloop+0x158>
    6568:	e59f2298 	ldr	r2, [pc, #664]	; 6808 <.text+0x6808>
    656c:	e3a03483 	mov	r3, #-2097152000	; 0x83000000
    6570:	e1a03843 	mov	r3, r3, asr #16
    6574:	e5823000 	str	r3, [r2]
			if (estimatedDeclination>32000) estimatedDeclination=32000;
    6578:	e59f3288 	ldr	r3, [pc, #648]	; 6808 <.text+0x6808>
    657c:	e5933000 	ldr	r3, [r3]
    6580:	e3530c7d 	cmp	r3, #32000	; 0x7d00
    6584:	da000002 	ble	6594 <mainloop+0x174>
    6588:	e59f2278 	ldr	r2, [pc, #632]	; 6808 <.text+0x6808>
    658c:	e3a03c7d 	mov	r3, #32000	; 0x7d00
    6590:	e5823000 	str	r3, [r2]
			declinationAvailable=1;
    6594:	e59f3264 	ldr	r3, [pc, #612]	; 6800 <.text+0x6800>
    6598:	e3a02001 	mov	r2, #1	; 0x1
    659c:	e5c32000 	strb	r2, [r3]
		}
	}

	//toggle green LED and update SDK input struct when GPS data packet is received
    if (gpsLEDTrigger)
    65a0:	e59f3264 	ldr	r3, [pc, #612]	; 680c <.text+0x680c>
    65a4:	e5d33000 	ldrb	r3, [r3]
    65a8:	e3530000 	cmp	r3, #0	; 0x0
    65ac:	0a000047 	beq	66d0 <mainloop+0x2b0>
    {
		if(led_state)
    65b0:	e59f3258 	ldr	r3, [pc, #600]	; 6810 <.text+0x6810>
    65b4:	e5d33000 	ldrb	r3, [r3]
    65b8:	e3530000 	cmp	r3, #0	; 0x0
    65bc:	0a000006 	beq	65dc <mainloop+0x1bc>
		{
			led_state=0;
    65c0:	e59f3248 	ldr	r3, [pc, #584]	; 6810 <.text+0x6810>
    65c4:	e3a02000 	mov	r2, #0	; 0x0
    65c8:	e5c32000 	strb	r2, [r3]
			LED(1,OFF);
    65cc:	e3a00001 	mov	r0, #1	; 0x1
    65d0:	e3a01000 	mov	r1, #0	; 0x0
    65d4:	eb0000f5 	bl	69b0 <LED>
    65d8:	ea000005 	b	65f4 <mainloop+0x1d4>
		}
		else
		{
			LED(1,ON);
    65dc:	e3a00001 	mov	r0, #1	; 0x1
    65e0:	e3a01001 	mov	r1, #1	; 0x1
    65e4:	eb0000f1 	bl	69b0 <LED>
			led_state=1;
    65e8:	e59f3220 	ldr	r3, [pc, #544]	; 6810 <.text+0x6810>
    65ec:	e3a02001 	mov	r2, #1	; 0x1
    65f0:	e5c32000 	strb	r2, [r3]
		}

		RO_ALL_Data.GPS_height=GPS_Data.height;
    65f4:	e59f31fc 	ldr	r3, [pc, #508]	; 67f8 <.text+0x67f8>
    65f8:	e5932008 	ldr	r2, [r3, #8]
    65fc:	e59f3210 	ldr	r3, [pc, #528]	; 6814 <.text+0x6814>
    6600:	e5832058 	str	r2, [r3, #88]
		RO_ALL_Data.GPS_latitude=GPS_Data.latitude;
    6604:	e59f31ec 	ldr	r3, [pc, #492]	; 67f8 <.text+0x67f8>
    6608:	e5932000 	ldr	r2, [r3]
    660c:	e59f3200 	ldr	r3, [pc, #512]	; 6814 <.text+0x6814>
    6610:	e5832050 	str	r2, [r3, #80]
		RO_ALL_Data.GPS_longitude=GPS_Data.longitude;
    6614:	e59f31dc 	ldr	r3, [pc, #476]	; 67f8 <.text+0x67f8>
    6618:	e5932004 	ldr	r2, [r3, #4]
    661c:	e59f31f0 	ldr	r3, [pc, #496]	; 6814 <.text+0x6814>
    6620:	e5832054 	str	r2, [r3, #84]
		RO_ALL_Data.GPS_speed_x=GPS_Data.speed_x;
    6624:	e59f31cc 	ldr	r3, [pc, #460]	; 67f8 <.text+0x67f8>
    6628:	e593200c 	ldr	r2, [r3, #12]
    662c:	e59f31e0 	ldr	r3, [pc, #480]	; 6814 <.text+0x6814>
    6630:	e583205c 	str	r2, [r3, #92]
		RO_ALL_Data.GPS_speed_y=GPS_Data.speed_y;
    6634:	e59f31bc 	ldr	r3, [pc, #444]	; 67f8 <.text+0x67f8>
    6638:	e5932010 	ldr	r2, [r3, #16]
    663c:	e59f31d0 	ldr	r3, [pc, #464]	; 6814 <.text+0x6814>
    6640:	e5832060 	str	r2, [r3, #96]
		RO_ALL_Data.GPS_status=GPS_Data.status;
    6644:	e59f31ac 	ldr	r3, [pc, #428]	; 67f8 <.text+0x67f8>
    6648:	e5932028 	ldr	r2, [r3, #40]
    664c:	e59f31c0 	ldr	r3, [pc, #448]	; 6814 <.text+0x6814>
    6650:	e5832078 	str	r2, [r3, #120]
		RO_ALL_Data.GPS_sat_num=GPS_Data.numSV;
    6654:	e59f319c 	ldr	r3, [pc, #412]	; 67f8 <.text+0x67f8>
    6658:	e5932024 	ldr	r2, [r3, #36]
    665c:	e59f31b0 	ldr	r3, [pc, #432]	; 6814 <.text+0x6814>
    6660:	e5832074 	str	r2, [r3, #116]
		RO_ALL_Data.GPS_week=GPS_Time.week;
    6664:	e59f31ac 	ldr	r3, [pc, #428]	; 6818 <.text+0x6818>
    6668:	e1d320b4 	ldrh	r2, [r3, #4]
    666c:	e59f31a0 	ldr	r3, [pc, #416]	; 6814 <.text+0x6814>
    6670:	e1c328b0 	strh	r2, [r3, #128]
		RO_ALL_Data.GPS_time_of_week=GPS_Time.time_of_week;
    6674:	e59f319c 	ldr	r3, [pc, #412]	; 6818 <.text+0x6818>
    6678:	e5932000 	ldr	r2, [r3]
    667c:	e59f3190 	ldr	r3, [pc, #400]	; 6814 <.text+0x6814>
    6680:	e583207c 	str	r2, [r3, #124]
		RO_ALL_Data.GPS_heading=GPS_Data.heading;
    6684:	e59f316c 	ldr	r3, [pc, #364]	; 67f8 <.text+0x67f8>
    6688:	e5932014 	ldr	r2, [r3, #20]
    668c:	e59f3180 	ldr	r3, [pc, #384]	; 6814 <.text+0x6814>
    6690:	e5832064 	str	r2, [r3, #100]
		RO_ALL_Data.GPS_position_accuracy=GPS_Data.horizontal_accuracy;
    6694:	e59f315c 	ldr	r3, [pc, #348]	; 67f8 <.text+0x67f8>
    6698:	e5932018 	ldr	r2, [r3, #24]
    669c:	e59f3170 	ldr	r3, [pc, #368]	; 6814 <.text+0x6814>
    66a0:	e5832068 	str	r2, [r3, #104]
		RO_ALL_Data.GPS_speed_accuracy=GPS_Data.speed_accuracy;
    66a4:	e59f314c 	ldr	r3, [pc, #332]	; 67f8 <.text+0x67f8>
    66a8:	e5932020 	ldr	r2, [r3, #32]
    66ac:	e59f3160 	ldr	r3, [pc, #352]	; 6814 <.text+0x6814>
    66b0:	e5832070 	str	r2, [r3, #112]
		RO_ALL_Data.GPS_height_accuracy=GPS_Data.vertical_accuracy;
    66b4:	e59f313c 	ldr	r3, [pc, #316]	; 67f8 <.text+0x67f8>
    66b8:	e593201c 	ldr	r2, [r3, #28]
    66bc:	e59f3150 	ldr	r3, [pc, #336]	; 6814 <.text+0x6814>
    66c0:	e583206c 	str	r2, [r3, #108]

		gpsLEDTrigger=0;
    66c4:	e59f2140 	ldr	r2, [pc, #320]	; 680c <.text+0x680c>
    66c8:	e3a03000 	mov	r3, #0	; 0x0
    66cc:	e5c23000 	strb	r3, [r2]
    }

	//re-trigger UART-transmission if it was paused by modem CTS pin
	if(trigger_transmission)
    66d0:	e59f3144 	ldr	r3, [pc, #324]	; 681c <.text+0x681c>
    66d4:	e5d33000 	ldrb	r3, [r3]
    66d8:	e3530000 	cmp	r3, #0	; 0x0
    66dc:	0a000016 	beq	673c <mainloop+0x31c>
	{
		if(!(IOPIN0&(1<<CTS_RADIO)))
    66e0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    66e4:	e283390a 	add	r3, r3, #163840	; 0x28000
    66e8:	e5933000 	ldr	r3, [r3]
    66ec:	e2033501 	and	r3, r3, #4194304	; 0x400000
    66f0:	e3530000 	cmp	r3, #0	; 0x0
    66f4:	1a000010 	bne	673c <mainloop+0x31c>
	  	{
	  		trigger_transmission=0;
    66f8:	e59f211c 	ldr	r2, [pc, #284]	; 681c <.text+0x681c>
    66fc:	e3a03000 	mov	r3, #0	; 0x0
    6700:	e5c23000 	strb	r3, [r2]
		    if(ringbuffer(RBREAD, &t, 1))
    6704:	e24b300d 	sub	r3, fp, #13	; 0xd
    6708:	e3a00000 	mov	r0, #0	; 0x0
    670c:	e1a01003 	mov	r1, r3
    6710:	e3a02001 	mov	r2, #1	; 0x1
    6714:	eb0004e2 	bl	7aa4 <ringbuffer>
    6718:	e1a03000 	mov	r3, r0
    671c:	e3530000 	cmp	r3, #0	; 0x0
    6720:	0a000005 	beq	673c <mainloop+0x31c>
		    {
		      transmission_running=1;
    6724:	e59f20f4 	ldr	r2, [pc, #244]	; 6820 <.text+0x6820>
    6728:	e3a03001 	mov	r3, #1	; 0x1
    672c:	e5c23000 	strb	r3, [r2]
		      UARTWriteChar(t);
    6730:	e55b300d 	ldrb	r3, [fp, #-13]
    6734:	e1a00003 	mov	r0, r3
    6738:	eb000355 	bl	7494 <UARTWriteChar>
		    }
	  	}
	}

#ifdef MATLAB
	//re-trigger UART-transmission if it was paused by modem CTS pin
	if(trigger_transmission)
	{
		if(!(IOPIN0&(1<<CTS_RADIO)))
	  	{
	  		trigger_transmission=0;
		    if(UART_Matlab_fifo(RBREAD, &t, 1))
		    {
		      transmission_running=1;
		      UARTWriteChar(t);
		    }
	  	}
	}
#endif

	//send data packet as an example how to use HL_serial_0 (please refer to uart.c for details)
/*
    if(uart_cnt++==ControllerCyclesPerSecond/DataOutputsPerSecond)
    {
    	uart_cnt=0;
      	if((sizeof(RO_ALL_Data))<ringbuffer(RBFREE, 0, 0))
       	{
       		UART_SendPacket(&RO_ALL_Data, sizeof(RO_ALL_Data), PD_RO_ALL_DATA);
       	}
    }
*/
    //handle gps data reception
    uBloxReceiveEngine();
    673c:	eb003c22 	bl	157cc <uBloxReceiveEngine>

	//run SDK mainloop. Please put all your data handling / controller code in sdk.c
	SDK_mainloop();
    6740:	ebffee74 	bl	2118 <SDK_mainloop>

    //write data to transmit buffer for immediate transfer to LL processor
    HL2LL_write_cycle();
    6744:	ebffe736 	bl	424 <HL2LL_write_cycle>

    //control pan-tilt-unit ("cam option 4" @ AscTec Pelican and AscTec Firefly)
    PTU_update();
    6748:	eb000f5f 	bl	a4cc <PTU_update>

    //synchronize all variables, commands and parameters with ACI
    aciSyncVar();
    674c:	ebfff700 	bl	4354 <aciSyncVar>
    aciSyncCmd();
    6750:	ebfff69b 	bl	41c4 <aciSyncCmd>
    aciSyncPar();
    6754:	ebfff636 	bl	4034 <aciSyncPar>

    //run ACI engine
    aciEngine();
    6758:	ebfffd45 	bl	5c74 <aciEngine>

    //send buildinfo
    if ((SYSTEM_initialized) && (!transmitBuildInfoTrigger))
    675c:	e59f3098 	ldr	r3, [pc, #152]	; 67fc <.text+0x67fc>
    6760:	e5d33000 	ldrb	r3, [r3]
    6764:	e20330ff 	and	r3, r3, #255	; 0xff
    6768:	e3530000 	cmp	r3, #0	; 0x0
    676c:	0a000007 	beq	6790 <mainloop+0x370>
    6770:	e59f30ac 	ldr	r3, [pc, #172]	; 6824 <.text+0x6824>
    6774:	e5d33000 	ldrb	r3, [r3]
    6778:	e20330ff 	and	r3, r3, #255	; 0xff
    677c:	e3530000 	cmp	r3, #0	; 0x0
    6780:	1a000002 	bne	6790 <mainloop+0x370>
		transmitBuildInfoTrigger=1;
    6784:	e59f3098 	ldr	r3, [pc, #152]	; 6824 <.text+0x6824>
    6788:	e3a02001 	mov	r2, #1	; 0x1
    678c:	e5c32000 	strb	r2, [r3]

    //Firefly LED
    if (SYSTEM_initialized&&fireflyLedEnabled)
    6790:	e59f3064 	ldr	r3, [pc, #100]	; 67fc <.text+0x67fc>
    6794:	e5d33000 	ldrb	r3, [r3]
    6798:	e20330ff 	and	r3, r3, #255	; 0xff
    679c:	e3530000 	cmp	r3, #0	; 0x0
    67a0:	0a000010 	beq	67e8 <mainloop+0x3c8>
    67a4:	e59f307c 	ldr	r3, [pc, #124]	; 6828 <.text+0x6828>
    67a8:	e5d33000 	ldrb	r3, [r3]
    67ac:	e3530000 	cmp	r3, #0	; 0x0
    67b0:	0a00000c 	beq	67e8 <mainloop+0x3c8>
    {
    	if(++Firefly_led_fin_cnt==10)
    67b4:	e59f3070 	ldr	r3, [pc, #112]	; 682c <.text+0x682c>
    67b8:	e5933000 	ldr	r3, [r3]
    67bc:	e2832001 	add	r2, r3, #1	; 0x1
    67c0:	e59f3064 	ldr	r3, [pc, #100]	; 682c <.text+0x682c>
    67c4:	e5832000 	str	r2, [r3]
    67c8:	e59f305c 	ldr	r3, [pc, #92]	; 682c <.text+0x682c>
    67cc:	e5933000 	ldr	r3, [r3]
    67d0:	e353000a 	cmp	r3, #10	; 0xa
    67d4:	1a000003 	bne	67e8 <mainloop+0x3c8>
    	{
    		Firefly_led_fin_cnt=0;
    67d8:	e59f204c 	ldr	r2, [pc, #76]	; 682c <.text+0x682c>
    67dc:	e3a03000 	mov	r3, #0	; 0x0
    67e0:	e5823000 	str	r3, [r2]
    		fireFlyLedHandler();
    67e4:	eb0008e2 	bl	8b74 <fireFlyLedHandler>
    	}
    }

}
    67e8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    67ec:	e89d6800 	ldmia	sp, {fp, sp, lr}
    67f0:	e12fff1e 	bx	lr
    67f4:	40000ea4 	andmi	r0, r0, r4, lsr #29
    67f8:	40002014 	andmi	r2, r0, r4, lsl r0
    67fc:	40000e98 	mulmi	r0, r8, lr
    6800:	40001280 	andmi	r1, r0, r0, lsl #5
    6804:	10624dd3 	ldrned	r4, [r2], #-211
    6808:	40001278 	andmi	r1, r0, r8, ror r2
    680c:	40000da0 	andmi	r0, r0, r0, lsr #27
    6810:	40000022 	andmi	r0, r0, r2, lsr #32
    6814:	4000209c 	mulmi	r0, ip, r0
    6818:	40004dd0 	ldrmid	r4, [r0], -r0
    681c:	40000eac 	andmi	r0, r0, ip, lsr #29
    6820:	40000eaa 	andmi	r0, r0, sl, lsr #29
    6824:	40000db2 	strmih	r0, [r0], -r2
    6828:	40000e99 	mulmi	r0, r9, lr
    682c:	40000ea0 	andmi	r0, r0, r0, lsr #29

00006830 <ACISDK>:


void ACISDK(void)
{
    6830:	e1a0c00d 	mov	ip, sp
    6834:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6838:	e24cb004 	sub	fp, ip, #4	; 0x4
    683c:	e24dd008 	sub	sp, sp, #8	; 0x8
	aciInit(1000);
    6840:	e3a00ffa 	mov	r0, #1000	; 0x3e8
    6844:	ebfff293 	bl	3298 <aciInit>
	lpc_aci_init();
    6848:	ebfff27f 	bl	324c <lpc_aci_init>
#ifndef MATLAB
	aciSetStartTxCallback(UARTWriteChar);
    684c:	e59f00f8 	ldr	r0, [pc, #248]	; 694c <.text+0x694c>
    6850:	ebfff2e2 	bl	33e0 <aciSetStartTxCallback>
	// Variables
	aciPublishVariable(&RO_ALL_Data.angvel_pitch, VARTYPE_INT32, 0x0200, "angvel_pitch", "Pitch angle velocity", "0.0154 degree/s, ""bias free");
    6854:	e59f30f4 	ldr	r3, [pc, #244]	; 6950 <.text+0x6950>
    6858:	e58d3000 	str	r3, [sp]
    685c:	e59f30f0 	ldr	r3, [pc, #240]	; 6954 <.text+0x6954>
    6860:	e58d3004 	str	r3, [sp, #4]
    6864:	e59f00ec 	ldr	r0, [pc, #236]	; 6958 <.text+0x6958>
    6868:	e3a01010 	mov	r1, #16	; 0x10
    686c:	e3a02c02 	mov	r2, #512	; 0x200
    6870:	e59f30e4 	ldr	r3, [pc, #228]	; 695c <.text+0x695c>
    6874:	ebfff402 	bl	3884 <aciPublishVariableInt>
	aciPublishVariable(&RO_ALL_Data.angvel_roll, VARTYPE_INT32, 0x0201, "angvel_roll", "Roll angle velocity", "0.0154 degree/s, bias free");
    6878:	e59f30e0 	ldr	r3, [pc, #224]	; 6960 <.text+0x6960>
    687c:	e58d3000 	str	r3, [sp]
    6880:	e59f30dc 	ldr	r3, [pc, #220]	; 6964 <.text+0x6964>
    6884:	e58d3004 	str	r3, [sp, #4]
    6888:	e59f00d8 	ldr	r0, [pc, #216]	; 6968 <.text+0x6968>
    688c:	e3a01010 	mov	r1, #16	; 0x10
    6890:	e3a02c02 	mov	r2, #512	; 0x200
    6894:	e2822001 	add	r2, r2, #1	; 0x1
    6898:	e59f30cc 	ldr	r3, [pc, #204]	; 696c <.text+0x696c>
    689c:	ebfff3f8 	bl	3884 <aciPublishVariableInt>
	aciPublishVariable(&RO_ALL_Data.angvel_yaw, VARTYPE_INT32, 0x0202, "angvel_yaw", "Yaw angle velocity", "0.0154 degree/s, bias free");
    68a0:	e59f30c8 	ldr	r3, [pc, #200]	; 6970 <.text+0x6970>
    68a4:	e58d3000 	str	r3, [sp]
    68a8:	e59f30c4 	ldr	r3, [pc, #196]	; 6974 <.text+0x6974>
    68ac:	e58d3004 	str	r3, [sp, #4]
    68b0:	e59f00c0 	ldr	r0, [pc, #192]	; 6978 <.text+0x6978>
    68b4:	e3a01010 	mov	r1, #16	; 0x10
    68b8:	e3a02c02 	mov	r2, #512	; 0x200
    68bc:	e2822002 	add	r2, r2, #2	; 0x2
    68c0:	e59f30b4 	ldr	r3, [pc, #180]	; 697c <.text+0x697c>
    68c4:	ebfff3ee 	bl	3884 <aciPublishVariableInt>

	aciPublishVariable(&RO_ALL_Data.acc_x, VARTYPE_INT16, 0x0203, "acc_x", "Acc-sensor output in x, body frame coordinate system","-10000..+10000 = -1g..+1g");
    68c8:	e59f30b0 	ldr	r3, [pc, #176]	; 6980 <.text+0x6980>
    68cc:	e58d3000 	str	r3, [sp]
    68d0:	e59f30ac 	ldr	r3, [pc, #172]	; 6984 <.text+0x6984>
    68d4:	e58d3004 	str	r3, [sp, #4]
    68d8:	e59f00a8 	ldr	r0, [pc, #168]	; 6988 <.text+0x6988>
    68dc:	e3a01008 	mov	r1, #8	; 0x8
    68e0:	e3a02c02 	mov	r2, #512	; 0x200
    68e4:	e2822003 	add	r2, r2, #3	; 0x3
    68e8:	e59f309c 	ldr	r3, [pc, #156]	; 698c <.text+0x698c>
    68ec:	ebfff3e4 	bl	3884 <aciPublishVariableInt>
	aciPublishVariable(&RO_ALL_Data.acc_y, VARTYPE_INT16, 0x0204, "acc_y", "Acc-sensor output in y, body frame coordinate system","-10000..+10000 = -1g..+1g");
    68f0:	e59f3098 	ldr	r3, [pc, #152]	; 6990 <.text+0x6990>
    68f4:	e58d3000 	str	r3, [sp]
    68f8:	e59f3094 	ldr	r3, [pc, #148]	; 6994 <.text+0x6994>
    68fc:	e58d3004 	str	r3, [sp, #4]
    6900:	e59f0090 	ldr	r0, [pc, #144]	; 6998 <.text+0x6998>
    6904:	e3a01008 	mov	r1, #8	; 0x8
    6908:	e3a02f81 	mov	r2, #516	; 0x204
    690c:	e59f3088 	ldr	r3, [pc, #136]	; 699c <.text+0x699c>
    6910:	ebfff3db 	bl	3884 <aciPublishVariableInt>
	aciPublishVariable(&RO_ALL_Data.acc_z, VARTYPE_INT16, 0x0205, "acc_z", "Acc-sensor output in z, body frame coordinate system","-10000..+10000 = -1g..+1g");
    6914:	e59f3084 	ldr	r3, [pc, #132]	; 69a0 <.text+0x69a0>
    6918:	e58d3000 	str	r3, [sp]
    691c:	e59f3080 	ldr	r3, [pc, #128]	; 69a4 <.text+0x69a4>
    6920:	e58d3004 	str	r3, [sp, #4]
    6924:	e59f007c 	ldr	r0, [pc, #124]	; 69a8 <.text+0x69a8>
    6928:	e3a01008 	mov	r1, #8	; 0x8
    692c:	e3a02f81 	mov	r2, #516	; 0x204
    6930:	e2822001 	add	r2, r2, #1	; 0x1
    6934:	e59f3070 	ldr	r3, [pc, #112]	; 69ac <.text+0x69ac>
    6938:	ebfff3d1 	bl	3884 <aciPublishVariableInt>


	// Commands

	// Parameters

#else
	// Matlab parameters

	aciPublishParameter(&matlab_params.p01,VARTYPE_STRUCT_WITH_SIZE(60),0x0F00,"Matlab Parameter Set 1","Matlab paramters 1..15","");
	aciPublishParameter(&matlab_params.p16,VARTYPE_STRUCT_WITH_SIZE(60),0x0F01,"Matlab Parameter Set 2","Matlab paramters 15..30","");
	aciPublishParameter(&matlab_params.p30,VARTYPE_STRUCT_WITH_SIZE(48),0x0F02,"Matlab Parameter Set 3","Matlab paramters 30..40 and CRC","");
#endif

	//get initial values from flash for all parameters
	lpc_aci_ReadParafromFlash();
    693c:	ebfff1d8 	bl	30a4 <lpc_aci_ReadParafromFlash>

}
    6940:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6944:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6948:	e12fff1e 	bx	lr
    694c:	00007494 	muleq	r0, r4, r4
    6950:	00018a90 	muleq	r1, r0, sl
    6954:	00018a74 	andeq	r8, r1, r4, ror sl
    6958:	400020c4 	andmi	r2, r0, r4, asr #1
    695c:	00018aa8 	andeq	r8, r1, r8, lsr #21
    6960:	00018a54 	andeq	r8, r1, r4, asr sl
    6964:	00018a38 	andeq	r8, r1, r8, lsr sl
    6968:	400020c8 	andmi	r2, r0, r8, asr #1
    696c:	00018a68 	andeq	r8, r1, r8, ror #20
    6970:	00018a18 	andeq	r8, r1, r8, lsl sl
    6974:	000189fc 	streqd	r8, [r1], -ip
    6978:	400020cc 	andmi	r2, r0, ip, asr #1
    697c:	00018a2c 	andeq	r8, r1, ip, lsr #20
    6980:	000189bc 	streqh	r8, [r1], -ip
    6984:	000189a0 	andeq	r8, r1, r0, lsr #19
    6988:	400020d0 	ldrmid	r2, [r0], -r0
    698c:	000189f4 	streqd	r8, [r1], -r4
    6990:	00018960 	andeq	r8, r1, r0, ror #18
    6994:	00018944 	andeq	r8, r1, r4, asr #18
    6998:	400020d2 	ldrmid	r2, [r0], -r2
    699c:	00018998 	muleq	r1, r8, r9
    69a0:	00018904 	andeq	r8, r1, r4, lsl #18
    69a4:	000188e8 	andeq	r8, r1, r8, ror #17
    69a8:	400020d4 	ldrmid	r2, [r0], -r4
    69ac:	0001893c 	andeq	r8, r1, ip, lsr r9

000069b0 <LED>:
#include "irq.h"


void LED(unsigned char nr, unsigned char onoff) //set or reset LED 0..3
{
    69b0:	e1a0c00d 	mov	ip, sp
    69b4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    69b8:	e24cb004 	sub	fp, ip, #4	; 0x4
    69bc:	e24dd008 	sub	sp, sp, #8	; 0x8
    69c0:	e1a03000 	mov	r3, r0
    69c4:	e1a02001 	mov	r2, r1
    69c8:	e54b3010 	strb	r3, [fp, #-16]
    69cc:	e1a03002 	mov	r3, r2
    69d0:	e54b3014 	strb	r3, [fp, #-20]
  if (nr>=2)
    69d4:	e55b3010 	ldrb	r3, [fp, #-16]
    69d8:	e3530001 	cmp	r3, #1	; 0x1
    69dc:	8a000013 	bhi	6a30 <LED+0x80>
  	return;
  if(onoff == OFF)
    69e0:	e55b3014 	ldrb	r3, [fp, #-20]
    69e4:	e3530000 	cmp	r3, #0	; 0x0
    69e8:	1a000008 	bne	6a10 <LED+0x60>
  {
    IOSET1 = (1<<(24+nr));
    69ec:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    69f0:	e282290a 	add	r2, r2, #163840	; 0x28000
    69f4:	e2822014 	add	r2, r2, #20	; 0x14
    69f8:	e55b3010 	ldrb	r3, [fp, #-16]
    69fc:	e2831018 	add	r1, r3, #24	; 0x18
    6a00:	e3a03001 	mov	r3, #1	; 0x1
    6a04:	e1a03113 	mov	r3, r3, lsl r1
    6a08:	e5823000 	str	r3, [r2]
    6a0c:	ea000007 	b	6a30 <LED+0x80>
  }
  else
  {
    IOCLR1 = (1<<(24+nr));
    6a10:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    6a14:	e282290a 	add	r2, r2, #163840	; 0x28000
    6a18:	e282201c 	add	r2, r2, #28	; 0x1c
    6a1c:	e55b3010 	ldrb	r3, [fp, #-16]
    6a20:	e2831018 	add	r1, r3, #24	; 0x18
    6a24:	e3a03001 	mov	r3, #1	; 0x1
    6a28:	e1a03113 	mov	r3, r3, lsl r1
    6a2c:	e5823000 	str	r3, [r2]
  }
}
    6a30:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6a34:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6a38:	e12fff1e 	bx	lr

00006a3c <init>:
#include "ssp.h"
#include "adc.h"

void init(void)
{
    6a3c:	e1a0c00d 	mov	ip, sp
    6a40:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6a44:	e24cb004 	sub	fp, ip, #4	; 0x4
  MAMCR = 0x02;  //Memory Acceleration enabled
    6a48:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6a4c:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    6a50:	e3a02002 	mov	r2, #2	; 0x2
    6a54:	e5832000 	str	r2, [r3]
  MAMTIM = 0x04;
    6a58:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    6a5c:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    6a60:	e3a02004 	mov	r2, #4	; 0x4
    6a64:	e5832000 	str	r2, [r3]
  VPBDIV = 0x01;  //0x01: peripheral frequency == cpu frequency, 0x00: per. freq. = crystal freq.
    6a68:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6a6c:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    6a70:	e2833c01 	add	r3, r3, #256	; 0x100
    6a74:	e3a02001 	mov	r2, #1	; 0x1
    6a78:	e5832000 	str	r2, [r3]
  pll_init();
    6a7c:	eb0000f1 	bl	6e48 <pll_init>
  pll_feed();
    6a80:	eb000100 	bl	6e88 <pll_feed>
  init_ports();
    6a84:	eb000039 	bl	6b70 <init_ports>
#ifdef MATLAB
  UART_Matlab_Initialize(57600);
#else
  UARTInitialize(57600);	//debug / command
    6a88:	e3a00ce1 	mov	r0, #57600	; 0xe100
    6a8c:	eb00022a 	bl	733c <UARTInitialize>
#endif
  UART1Initialize(57600);	//57600 Servo / GPS, 38400 "indoor GPS"
    6a90:	e3a00ce1 	mov	r0, #57600	; 0xe100
    6a94:	eb000253 	bl	73e8 <UART1Initialize>
  init_spi();
    6a98:	eb0000b5 	bl	6d74 <init_spi>
  init_spi1();
    6a9c:	eb0000c2 	bl	6dac <init_spi1>
  init_timer0();
    6aa0:	eb00005c 	bl	6c18 <init_timer0>
//  I2CInit(I2CMASTER);
  PWM_Init();
    6aa4:	eb000085 	bl	6cc0 <PWM_Init>
  ADCInit(ADC_CLK);
    6aa8:	e3a0093d 	mov	r0, #999424	; 0xf4000
    6aac:	e2800d09 	add	r0, r0, #576	; 0x240
    6ab0:	eb000c3a 	bl	9ba0 <ADCInit>
  init_interrupts();
    6ab4:	eb000002 	bl	6ac4 <init_interrupts>
 }
    6ab8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6abc:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6ac0:	e12fff1e 	bx	lr

00006ac4 <init_interrupts>:

void init_interrupts(void)
{
    6ac4:	e1a0c00d 	mov	ip, sp
    6ac8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6acc:	e24cb004 	sub	fp, ip, #4	; 0x4
  init_VIC();
    6ad0:	eb000b86 	bl	98f0 <init_VIC>

  //Timer0 interrupt
  install_irq( TIMER0_INT, (void *) timer0ISR );
    6ad4:	e3a00004 	mov	r0, #4	; 0x4
    6ad8:	e59f1080 	ldr	r1, [pc, #128]	; 6b60 <.text+0x6b60>
    6adc:	eb000bb4 	bl	99b4 <install_irq>

  //UART1 interrupt
  install_irq( UART1_INT, (void *) uart1ISR );
    6ae0:	e3a00007 	mov	r0, #7	; 0x7
    6ae4:	e59f1078 	ldr	r1, [pc, #120]	; 6b64 <.text+0x6b64>
    6ae8:	eb000bb1 	bl	99b4 <install_irq>
  U1IER = 3; //=3; enable THRE and RX interrupt
    6aec:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    6af0:	e2833801 	add	r3, r3, #65536	; 0x10000
    6af4:	e3a02003 	mov	r2, #3	; 0x3
    6af8:	e5832000 	str	r2, [r3]

  //UART0 interrupt
  install_irq( UART0_INT, (void *) uart0ISR );
    6afc:	e3a00006 	mov	r0, #6	; 0x6
    6b00:	e59f1060 	ldr	r1, [pc, #96]	; 6b68 <.text+0x6b68>
    6b04:	eb000baa 	bl	99b4 <install_irq>
  U0IER = 3; //=3; enable THRE and RX interrupt
    6b08:	e3a03903 	mov	r3, #49152	; 0xc000
    6b0c:	e283324e 	add	r3, r3, #-536870908	; 0xe0000004
    6b10:	e3a02003 	mov	r2, #3	; 0x3
    6b14:	e5832000 	str	r2, [r3]

  //I2C0 interrupt
//  install_irq( I2C0_INT, (void *) I2C0MasterHandler );
//  I20CONSET = I2CONSET_I2EN;

  //SSP interrupt
  install_irq( SPI1_INT, (void *) SSPHandler );
    6b18:	e3a0000b 	mov	r0, #11	; 0xb
    6b1c:	e59f1048 	ldr	r1, [pc, #72]	; 6b6c <.text+0x6b6c>
    6b20:	eb000ba3 	bl	99b4 <install_irq>
  /* Set SSPINMS registers to enable interrupts */
  /* enable all interrupts, Rx overrun, Rx timeout, RX FIFO half full int,
  TX FIFO half empty int */
  SSPIMSC = SSPIMSC_TXIM | SSPIMSC_RXIM | SSPIMSC_RORIM;// | SSPIMSC_RTIM;
    6b24:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6b28:	e283391a 	add	r3, r3, #425984	; 0x68000
    6b2c:	e2833014 	add	r3, r3, #20	; 0x14
    6b30:	e3a0200d 	mov	r2, #13	; 0xd
    6b34:	e5832000 	str	r2, [r3]
  /* SSP Enabled */
  SSPCR1 |= SSPCR1_SSE;
    6b38:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
    6b3c:	e282291a 	add	r2, r2, #425984	; 0x68000
    6b40:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    6b44:	e283391a 	add	r3, r3, #425984	; 0x68000
    6b48:	e5933000 	ldr	r3, [r3]
    6b4c:	e3833002 	orr	r3, r3, #2	; 0x2
    6b50:	e5823000 	str	r3, [r2]
}
    6b54:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6b58:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6b5c:	e12fff1e 	bx	lr
    6b60:	00005fb0 	streqh	r5, [r0], -r0
    6b64:	00006fc8 	andeq	r6, r0, r8, asr #31
    6b68:	00007098 	muleq	r0, r8, r0
    6b6c:	00009f8c 	andeq	r9, r0, ip, lsl #31

00006b70 <init_ports>:


void init_ports(void)
{
    6b70:	e1a0c00d 	mov	ip, sp
    6b74:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6b78:	e24cb004 	sub	fp, ip, #4	; 0x4
/* PINSEL0
 *
 * PORT0:
 * P0.0: TXD0 -> 01
 * P0.1: RXD0 -> 01
 * P0.2: SCO0 -> 01
 * P0.3: SDA0 -> 01
 * Byte0_sel = 0b01010101 = 0x55
 *
 * P0.4: SCK0 -> 01
 * P0.5: MISO0 -> 01
 * P0.6: MOSI0 -> 01
 * P0.7: LL_NCS/IO_out -> 00
 * or: PWM2 -> 10
 * Byte1_sel = 0x00010101 = 0x15
 * Byte0_io_dir = 0x80
 *
 * P0.8: TXD1 -> 01
 * P0.9: RXD1 -> 01
 * P0.10: IO_in -> 00
 * P0.11: SCL1 -> 11
 * or Falcon8: IO_out -> 00
 * Byte2_sel = 0b11000101 = 0xC5
 *
 * P0.12: IO_in -> 00
 * P0.13: IO_in -> 00
 * P0.14: SDA1 -> 11
 * or IO_out (CS SD-Card) => SD_Logging
 * P0.15: IO_in -> 00
 * Byte3_sel = 0b00110000 = 0x30
 * Byte1_io_dir = 0x00
 * or SD_Logging => Byte1_io_dir=0x40
 */

 	PINSEL0=0x30C51555;
    6b7c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6b80:	e283390b 	add	r3, r3, #180224	; 0x2c000
    6b84:	e59f2084 	ldr	r2, [pc, #132]	; 6c10 <.text+0x6c10>
    6b88:	e5832000 	str	r2, [r3]

 /* PINSEL1
  *
  * P0.16: IO_in -> 00
  * P0.17: SCK1 -> 10
  * P0.18: MISO1 -> 10
  * P0.19: MOSI1-> 10
  * Byte0: 0b10101000 = 0xA8
  *
  * P0.20: SSEL1 -> 10
  * P0.21: PWM5 -> 01
  * P0.22: IO_in -> 00
  * P0.23: IO_in -> 00
  * Byte1: 0b00000110 = 0x06
  * Byte2_io_dir: 0x30 //0x11
  *
  * P0.24: 00
  * P0.25: VOLTAGE_2: -> 01
  * or IO_in (FALCON) -> 00
  * P0.26: 00
  * P0.27: 00
  * Byte2: 0b00000100 = 0x04
  *
  * P0.28: CURRENT_2: -> 01
  * P0.29: VOLTAGE_1: -> 01
  * P0.30: CURRENT_1: -> 01
  * P0.31: IO_in -> 00
  * Byte3: 0b00010101 = 0x15
  * Byte3_io_dir=0x00
  */
 PINSEL1 = 0x150406A8;
    6b8c:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    6b90:	e283390b 	add	r3, r3, #180224	; 0x2c000
    6b94:	e59f2078 	ldr	r2, [pc, #120]	; 6c14 <.text+0x6c14>
    6b98:	e5832000 	str	r2, [r3]

 PINSEL2 = 0x00000004;
    6b9c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6ba0:	e283390b 	add	r3, r3, #180224	; 0x2c000
    6ba4:	e2833014 	add	r3, r3, #20	; 0x14
    6ba8:	e3a02004 	mov	r2, #4	; 0x4
    6bac:	e5832000 	str	r2, [r3]

 IODIR0 = 0x0030B480;
    6bb0:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    6bb4:	e282290a 	add	r2, r2, #163840	; 0x28000
    6bb8:	e3a039c2 	mov	r3, #3178496	; 0x308000
    6bbc:	e2833dd2 	add	r3, r3, #13440	; 0x3480
    6bc0:	e5823000 	str	r3, [r2]

 IOSET0 = (1<<EXT_NCS)|(1<<11); //all nCS high
    6bc4:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    6bc8:	e283390a 	add	r3, r3, #163840	; 0x28000
    6bcc:	e3a02d22 	mov	r2, #2176	; 0x880
    6bd0:	e5832000 	str	r2, [r3]
 //IOSET0 = (1<<LL_nCS);	//CS LL_Controller

/* P1.16: IO_1/IO_out	=> FET for camera power supply
 * P1.17: Beeper/IO_out
 * .
 * .
 * P1.24: LED1/IO_out
 * P1.25: LED2/IO_out
 *
 */

 IODIR1 = 0x03030000;
    6bd4:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    6bd8:	e282290a 	add	r2, r2, #163840	; 0x28000
    6bdc:	e2822018 	add	r2, r2, #24	; 0x18
    6be0:	e3a03403 	mov	r3, #50331648	; 0x3000000
    6be4:	e2833803 	add	r3, r3, #196608	; 0x30000
    6be8:	e5823000 	str	r3, [r2]
 IOSET1 = ((1<<24)|(1<<16)); //turn off LED1, turn beeper off
    6bec:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    6bf0:	e282290a 	add	r2, r2, #163840	; 0x28000
    6bf4:	e2822014 	add	r2, r2, #20	; 0x14
    6bf8:	e3a03401 	mov	r3, #16777216	; 0x1000000
    6bfc:	e2833801 	add	r3, r3, #65536	; 0x10000
    6c00:	e5823000 	str	r3, [r2]

}
    6c04:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6c08:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6c0c:	e12fff1e 	bx	lr
    6c10:	30c51555 	sbccc	r1, r5, r5, asr r5
    6c14:	150406a8 	strne	r0, [r4, #-1704]

00006c18 <init_timer0>:

void init_timer0(void)
{
    6c18:	e1a0c00d 	mov	ip, sp
    6c1c:	e92dd810 	stmdb	sp!, {r4, fp, ip, lr, pc}
    6c20:	e24cb004 	sub	fp, ip, #4	; 0x4
  T0TC=0;
    6c24:	e3a03901 	mov	r3, #16384	; 0x4000
    6c28:	e283328e 	add	r3, r3, #-536870904	; 0xe0000008
    6c2c:	e3a02000 	mov	r2, #0	; 0x0
    6c30:	e5832000 	str	r2, [r3]
  T0TCR=0x0;    //Reset timer0
    6c34:	e3a03901 	mov	r3, #16384	; 0x4000
    6c38:	e283324e 	add	r3, r3, #-536870908	; 0xe0000004
    6c3c:	e3a02000 	mov	r2, #0	; 0x0
    6c40:	e5832000 	str	r2, [r3]
  T0MCR=0x3;    //Interrupt on match MR0 and reset counter
    6c44:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6c48:	e2833901 	add	r3, r3, #16384	; 0x4000
    6c4c:	e2833014 	add	r3, r3, #20	; 0x14
    6c50:	e3a02003 	mov	r2, #3	; 0x3
    6c54:	e5832000 	str	r2, [r3]
  T0PR=0;
    6c58:	e3a03901 	mov	r3, #16384	; 0x4000
    6c5c:	e28332ce 	add	r3, r3, #-536870900	; 0xe000000c
    6c60:	e3a02000 	mov	r2, #0	; 0x0
    6c64:	e5832000 	str	r2, [r3]
  T0PC=0;     //Prescale Counter = 0
    6c68:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6c6c:	e2833901 	add	r3, r3, #16384	; 0x4000
    6c70:	e2833010 	add	r3, r3, #16	; 0x10
    6c74:	e3a02000 	mov	r2, #0	; 0x0
    6c78:	e5832000 	str	r2, [r3]
  T0MR0=peripheralClockFrequency()/ControllerCyclesPerSecond; // /200 => 200 Hz Period
    6c7c:	e3a0420e 	mov	r4, #-536870912	; 0xe0000000
    6c80:	e2844901 	add	r4, r4, #16384	; 0x4000
    6c84:	e2844018 	add	r4, r4, #24	; 0x18
    6c88:	eb000096 	bl	6ee8 <peripheralClockFrequency>
    6c8c:	e1a02000 	mov	r2, r0
    6c90:	e59f3024 	ldr	r3, [pc, #36]	; 6cbc <.text+0x6cbc>
    6c94:	e0831392 	umull	r1, r3, r2, r3
    6c98:	e1a03323 	mov	r3, r3, lsr #6
    6c9c:	e5843000 	str	r3, [r4]
  T0TCR=0x1;   //Set timer0
    6ca0:	e3a03901 	mov	r3, #16384	; 0x4000
    6ca4:	e283324e 	add	r3, r3, #-536870908	; 0xe0000004
    6ca8:	e3a02001 	mov	r2, #1	; 0x1
    6cac:	e5832000 	str	r2, [r3]
}
    6cb0:	e24bd010 	sub	sp, fp, #16	; 0x10
    6cb4:	e89d6810 	ldmia	sp, {r4, fp, sp, lr}
    6cb8:	e12fff1e 	bx	lr
    6cbc:	10624dd3 	ldrned	r4, [r2], #-211

00006cc0 <PWM_Init>:

void PWM_Init( void )
{
    6cc0:	e1a0c00d 	mov	ip, sp
    6cc4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6cc8:	e24cb004 	sub	fp, ip, #4	; 0x4
  //  match_counter = 0;
  //  PINSEL0 = 0x000A800A;	/* set GPIOs for all PWMs */
  //  PINSEL1 = 0x00000400;
    PWMTCR = TCR_RESET;		/* Counter Reset */
    6ccc:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    6cd0:	e2833905 	add	r3, r3, #81920	; 0x14000
    6cd4:	e3a02002 	mov	r2, #2	; 0x2
    6cd8:	e5832000 	str	r2, [r3]

    PWMPR = 0x00;		/* count frequency:Fpclk */
    6cdc:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    6ce0:	e2833905 	add	r3, r3, #81920	; 0x14000
    6ce4:	e3a02000 	mov	r2, #0	; 0x0
    6ce8:	e5832000 	str	r2, [r3]
    PWMMCR = PWMMR0R;	/* interrupt on PWMMR0, reset on PWMMR0, reset
    6cec:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6cf0:	e2833905 	add	r3, r3, #81920	; 0x14000
    6cf4:	e2833014 	add	r3, r3, #20	; 0x14
    6cf8:	e3a02002 	mov	r2, #2	; 0x2
    6cfc:	e5832000 	str	r2, [r3]
				TC if PWM0 matches */
    PWMMR0 = 1179648 ;
    6d00:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6d04:	e2833905 	add	r3, r3, #81920	; 0x14000
    6d08:	e2833018 	add	r3, r3, #24	; 0x18
    6d0c:	e3a02812 	mov	r2, #1179648	; 0x120000
    6d10:	e5832000 	str	r2, [r3]
    PWMMR5 = 88470;
    6d14:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    6d18:	e2822905 	add	r2, r2, #81920	; 0x14000
    6d1c:	e2822044 	add	r2, r2, #68	; 0x44
    6d20:	e3a03b56 	mov	r3, #88064	; 0x15800
    6d24:	e2833f65 	add	r3, r3, #404	; 0x194
    6d28:	e2833002 	add	r3, r3, #2	; 0x2
    6d2c:	e5823000 	str	r3, [r2]

    /* all PWM latch enabled */
    PWMLER = LER5_EN;
    6d30:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6d34:	e2833905 	add	r3, r3, #81920	; 0x14000
    6d38:	e2833050 	add	r3, r3, #80	; 0x50
    6d3c:	e3a02020 	mov	r2, #32	; 0x20
    6d40:	e5832000 	str	r2, [r3]

        /* All single edge, all enable */
    PWMPCR = PWMENA1 | PWMENA2 | PWMENA3 | PWMENA4 | PWMENA5 | PWMENA6;
    6d44:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6d48:	e2833905 	add	r3, r3, #81920	; 0x14000
    6d4c:	e283304c 	add	r3, r3, #76	; 0x4c
    6d50:	e3a02c7e 	mov	r2, #32256	; 0x7e00
    6d54:	e5832000 	str	r2, [r3]
    PWMTCR = TCR_CNT_EN | TCR_PWM_EN;	/* counter enable, PWM enable */
    6d58:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    6d5c:	e2833905 	add	r3, r3, #81920	; 0x14000
    6d60:	e3a02009 	mov	r2, #9	; 0x9
    6d64:	e5832000 	str	r2, [r3]
}
    6d68:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6d6c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6d70:	e12fff1e 	bx	lr

00006d74 <init_spi>:


void init_spi(void)
{
    6d74:	e1a0c00d 	mov	ip, sp
    6d78:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6d7c:	e24cb004 	sub	fp, ip, #4	; 0x4
  S0SPCCR=0x04; //30 clock-cycles (~60MHz) = 1 SPI cycle => SPI @ 2MHz
    6d80:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    6d84:	e2833802 	add	r3, r3, #131072	; 0x20000
    6d88:	e3a02004 	mov	r2, #4	; 0x4
    6d8c:	e5832000 	str	r2, [r3]
  S0SPCR=0x20;  //LPC is Master
    6d90:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6d94:	e2833802 	add	r3, r3, #131072	; 0x20000
    6d98:	e3a02020 	mov	r2, #32	; 0x20
    6d9c:	e5832000 	str	r2, [r3]
}
    6da0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6da4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6da8:	e12fff1e 	bx	lr

00006dac <init_spi1>:

void init_spi1(void)
{
    6dac:	e1a0c00d 	mov	ip, sp
    6db0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6db4:	e24cb004 	sub	fp, ip, #4	; 0x4
    6db8:	e24dd004 	sub	sp, sp, #4	; 0x4
	unsigned char i, Dummy;

    /* Set DSS data to 8-bit, Frame format SPI, CPOL = 0, CPHA = 0, and SCR is 3 */
    SSPCR0 = 0x040F;
    6dbc:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    6dc0:	e282291a 	add	r2, r2, #425984	; 0x68000
    6dc4:	e3a03b01 	mov	r3, #1024	; 0x400
    6dc8:	e283300f 	add	r3, r3, #15	; 0xf
    6dcc:	e5823000 	str	r3, [r2]

    /* SSPCPSR clock prescale register, master mode, minimum divisor is 0x02 */
    SSPCPSR = 0x1B;
    6dd0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6dd4:	e283391a 	add	r3, r3, #425984	; 0x68000
    6dd8:	e2833010 	add	r3, r3, #16	; 0x10
    6ddc:	e3a0201b 	mov	r2, #27	; 0x1b
    6de0:	e5832000 	str	r2, [r3]

    for ( i = 0; i < FIFOSIZE; i++ )
    6de4:	e3a03000 	mov	r3, #0	; 0x0
    6de8:	e54b300e 	strb	r3, [fp, #-14]
    6dec:	ea000006 	b	6e0c <init_spi1+0x60>
    {
	Dummy = SSPDR;		/* clear the RxFIFO */
    6df0:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    6df4:	e283391a 	add	r3, r3, #425984	; 0x68000
    6df8:	e5933000 	ldr	r3, [r3]
    6dfc:	e54b300d 	strb	r3, [fp, #-13]
    6e00:	e55b300e 	ldrb	r3, [fp, #-14]
    6e04:	e2833001 	add	r3, r3, #1	; 0x1
    6e08:	e54b300e 	strb	r3, [fp, #-14]
    6e0c:	e55b300e 	ldrb	r3, [fp, #-14]
    6e10:	e3530007 	cmp	r3, #7	; 0x7
    6e14:	9afffff5 	bls	6df0 <init_spi1+0x44>
    }

    /*all ints deactivated*/
	SSPIMSC = 0;
    6e18:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6e1c:	e283391a 	add	r3, r3, #425984	; 0x68000
    6e20:	e2833014 	add	r3, r3, #20	; 0x14
    6e24:	e3a02000 	mov	r2, #0	; 0x0
    6e28:	e5832000 	str	r2, [r3]

    /* Device select as master, SSP Enabled */
    SSPCR1 = 0x00;// | SSPCR1_SSE;
    6e2c:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    6e30:	e283391a 	add	r3, r3, #425984	; 0x68000
    6e34:	e3a02000 	mov	r2, #0	; 0x0
    6e38:	e5832000 	str	r2, [r3]

    return;


}
    6e3c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6e40:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6e44:	e12fff1e 	bx	lr

00006e48 <pll_init>:

void pll_init(void)
{
    6e48:	e1a0c00d 	mov	ip, sp
    6e4c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6e50:	e24cb004 	sub	fp, ip, #4	; 0x4
  PLLCFG=0x23;    //0b00100011; => M=4,0690; P=2;
    6e54:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6e58:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    6e5c:	e2833084 	add	r3, r3, #132	; 0x84
    6e60:	e3a02023 	mov	r2, #35	; 0x23
    6e64:	e5832000 	str	r2, [r3]
  PLLCON=0x03;    //PLLE=1, PLLC=1 => PLL enabled as system clock
    6e68:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6e6c:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    6e70:	e2833080 	add	r3, r3, #128	; 0x80
    6e74:	e3a02003 	mov	r2, #3	; 0x3
    6e78:	e5832000 	str	r2, [r3]
}
    6e7c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6e80:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6e84:	e12fff1e 	bx	lr

00006e88 <pll_feed>:

void pll_feed(void)
{
    6e88:	e1a0c00d 	mov	ip, sp
    6e8c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6e90:	e24cb004 	sub	fp, ip, #4	; 0x4
  PLLFEED=0xAA;
    6e94:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6e98:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    6e9c:	e283308c 	add	r3, r3, #140	; 0x8c
    6ea0:	e3a020aa 	mov	r2, #170	; 0xaa
    6ea4:	e5832000 	str	r2, [r3]
  PLLFEED=0x55;
    6ea8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6eac:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    6eb0:	e283308c 	add	r3, r3, #140	; 0x8c
    6eb4:	e3a02055 	mov	r2, #85	; 0x55
    6eb8:	e5832000 	str	r2, [r3]
}
    6ebc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6ec0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6ec4:	e12fff1e 	bx	lr

00006ec8 <processorClockFrequency>:

unsigned int processorClockFrequency(void)
{
    6ec8:	e1a0c00d 	mov	ip, sp
    6ecc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6ed0:	e24cb004 	sub	fp, ip, #4	; 0x4
  return 58982400;
    6ed4:	e3a037e1 	mov	r3, #58982400	; 0x3840000
}
    6ed8:	e1a00003 	mov	r0, r3
    6edc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6ee0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6ee4:	e12fff1e 	bx	lr

00006ee8 <peripheralClockFrequency>:

unsigned int peripheralClockFrequency(void)
{
    6ee8:	e1a0c00d 	mov	ip, sp
    6eec:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6ef0:	e24cb004 	sub	fp, ip, #4	; 0x4
    6ef4:	e24dd008 	sub	sp, sp, #8	; 0x8
  unsigned int divider;
  switch (VPBDIV & 3)
    6ef8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    6efc:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    6f00:	e2833c01 	add	r3, r3, #256	; 0x100
    6f04:	e5933000 	ldr	r3, [r3]
    6f08:	e2033003 	and	r3, r3, #3	; 0x3
    6f0c:	e50b3014 	str	r3, [fp, #-20]
    6f10:	e51b3014 	ldr	r3, [fp, #-20]
    6f14:	e3530001 	cmp	r3, #1	; 0x1
    6f18:	0a000009 	beq	6f44 <peripheralClockFrequency+0x5c>
    6f1c:	e51b3014 	ldr	r3, [fp, #-20]
    6f20:	e3530001 	cmp	r3, #1	; 0x1
    6f24:	3a000003 	bcc	6f38 <peripheralClockFrequency+0x50>
    6f28:	e51b3014 	ldr	r3, [fp, #-20]
    6f2c:	e3530002 	cmp	r3, #2	; 0x2
    6f30:	0a000006 	beq	6f50 <peripheralClockFrequency+0x68>
    6f34:	ea000007 	b	6f58 <peripheralClockFrequency+0x70>
    {
      case 0:
        divider = 4;
    6f38:	e3a03004 	mov	r3, #4	; 0x4
    6f3c:	e50b3010 	str	r3, [fp, #-16]
        break;
    6f40:	ea000004 	b	6f58 <peripheralClockFrequency+0x70>
      case 1:
        divider = 1;
    6f44:	e3a03001 	mov	r3, #1	; 0x1
    6f48:	e50b3010 	str	r3, [fp, #-16]
        break;
    6f4c:	ea000001 	b	6f58 <peripheralClockFrequency+0x70>
      case 2:
        divider = 2;
    6f50:	e3a03002 	mov	r3, #2	; 0x2
    6f54:	e50b3010 	str	r3, [fp, #-16]
        break;
    }
  return processorClockFrequency() / divider;
    6f58:	ebffffda 	bl	6ec8 <processorClockFrequency>
    6f5c:	e1a03000 	mov	r3, r0
    6f60:	e1a00003 	mov	r0, r3
    6f64:	e51b1010 	ldr	r1, [fp, #-16]
    6f68:	eb00461d 	bl	187e4 <____udivsi3_from_arm>
    6f6c:	e1a03000 	mov	r3, r0
}
    6f70:	e1a00003 	mov	r0, r3
    6f74:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6f78:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6f7c:	e12fff1e 	bx	lr

00006f80 <delay>:

void delay(int n)
{
    6f80:	e1a0c00d 	mov	ip, sp
    6f84:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6f88:	e24cb004 	sub	fp, ip, #4	; 0x4
    6f8c:	e24dd008 	sub	sp, sp, #8	; 0x8
    6f90:	e50b0014 	str	r0, [fp, #-20]
  volatile int i;
  for (i = 0; i < n; ++i);
    6f94:	e3a03000 	mov	r3, #0	; 0x0
    6f98:	e50b3010 	str	r3, [fp, #-16]
    6f9c:	ea000002 	b	6fac <delay+0x2c>
    6fa0:	e51b3010 	ldr	r3, [fp, #-16]
    6fa4:	e2833001 	add	r3, r3, #1	; 0x1
    6fa8:	e50b3010 	str	r3, [fp, #-16]
    6fac:	e51b2010 	ldr	r2, [fp, #-16]
    6fb0:	e51b3014 	ldr	r3, [fp, #-20]
    6fb4:	e1520003 	cmp	r2, r3
    6fb8:	bafffff8 	blt	6fa0 <delay+0x20>
}
    6fbc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    6fc0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    6fc4:	e12fff1e 	bx	lr

00006fc8 <uart1ISR>:
unsigned char stopstring[]={'<','#','<'};


void uart1ISR(void) __irq
{
    6fc8:	e1a0c00d 	mov	ip, sp
    6fcc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    6fd0:	e24cb004 	sub	fp, ip, #4	; 0x4
    6fd4:	e24dd00c 	sub	sp, sp, #12	; 0xc
  unsigned char t;
  IENABLE;
  unsigned iir = U1IIR;
    6fd8:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    6fdc:	e2833801 	add	r3, r3, #65536	; 0x10000
    6fe0:	e5933000 	ldr	r3, [r3]
    6fe4:	e50b3010 	str	r3, [fp, #-16]
  // Handle UART interrupt
  switch ((iir >> 1) & 0x7)
    6fe8:	e51b3010 	ldr	r3, [fp, #-16]
    6fec:	e1a030a3 	mov	r3, r3, lsr #1
    6ff0:	e2033007 	and	r3, r3, #7	; 0x7
    6ff4:	e50b3018 	str	r3, [fp, #-24]
    6ff8:	e51b3018 	ldr	r3, [fp, #-24]
    6ffc:	e3530001 	cmp	r3, #1	; 0x1
    7000:	0a000003 	beq	7014 <uart1ISR+0x4c>
    7004:	e51b3018 	ldr	r3, [fp, #-24]
    7008:	e3530002 	cmp	r3, #2	; 0x2
    700c:	0a000013 	beq	7060 <uart1ISR+0x98>
    7010:	ea000018 	b	7078 <uart1ISR+0xb0>
    {
      case 1:
		  // THRE interrupt
		 if (ringbuffer1(RBREAD, &t, 1))
    7014:	e24b3011 	sub	r3, fp, #17	; 0x11
    7018:	e3a00000 	mov	r0, #0	; 0x0
    701c:	e1a01003 	mov	r1, r3
    7020:	e3a02001 	mov	r2, #1	; 0x1
    7024:	eb000319 	bl	7c90 <ringbuffer1>
    7028:	e1a03000 	mov	r3, r0
    702c:	e3530000 	cmp	r3, #0	; 0x0
    7030:	0a000006 	beq	7050 <uart1ISR+0x88>
		 {
		   transmission1_running=1;
    7034:	e59f2058 	ldr	r2, [pc, #88]	; 7094 <.text+0x7094>
    7038:	e3a03001 	mov	r3, #1	; 0x1
    703c:	e5c23000 	strb	r3, [r2]
		   UART1WriteChar(t);
    7040:	e55b3011 	ldrb	r3, [fp, #-17]
    7044:	e1a00003 	mov	r0, r3
    7048:	eb000125 	bl	74e4 <UART1WriteChar>
    704c:	ea000009 	b	7078 <uart1ISR+0xb0>
		 }
		 else
		 {
		   transmission1_running=0;
    7050:	e59f303c 	ldr	r3, [pc, #60]	; 7094 <.text+0x7094>
    7054:	e3a02000 	mov	r2, #0	; 0x0
    7058:	e5c32000 	strb	r2, [r3]
		 }
        break;
    705c:	ea000005 	b	7078 <uart1ISR+0xb0>
      case 2:
    	// RX interrupt
	    uBloxReceiveHandler(U1RBR);
    7060:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7064:	e2833801 	add	r3, r3, #65536	; 0x10000
    7068:	e5933000 	ldr	r3, [r3]
    706c:	e20330ff 	and	r3, r3, #255	; 0xff
    7070:	e1a00003 	mov	r0, r3
    7074:	eb003823 	bl	15108 <uBloxReceiveHandler>
	    break;
      case 3:
        // RLS interrupt
        break;
      case 6:
        // CTI interrupt
        break;
   }
  IDISABLE;
  VICVectAddr = 0;		/* Acknowledge Interrupt */
    7078:	e3a03000 	mov	r3, #0	; 0x0
    707c:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    7080:	e3a02000 	mov	r2, #0	; 0x0
    7084:	e5832000 	str	r2, [r3]
}
    7088:	e24bd00c 	sub	sp, fp, #12	; 0xc
    708c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7090:	e12fff1e 	bx	lr
    7094:	40000eab 	andmi	r0, r0, fp, lsr #29

00007098 <uart0ISR>:


void uart0ISR(void) __irq
{
    7098:	e1a0c00d 	mov	ip, sp
    709c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    70a0:	e24cb004 	sub	fp, ip, #4	; 0x4
    70a4:	e24dd00c 	sub	sp, sp, #12	; 0xc
  unsigned char UART_rxdata;
#ifdef MATLAB
  unsigned char t;
#endif

  // Read IIR to clear interrupt and find out the cause
  IENABLE;
  unsigned iir = U0IIR;
    70a8:	e3a03903 	mov	r3, #49152	; 0xc000
    70ac:	e283328e 	add	r3, r3, #-536870904	; 0xe0000008
    70b0:	e5933000 	ldr	r3, [r3]
    70b4:	e50b3010 	str	r3, [fp, #-16]
  // Handle UART interrupt
  switch ((iir >> 1) & 0x7)
    70b8:	e51b3010 	ldr	r3, [fp, #-16]
    70bc:	e1a030a3 	mov	r3, r3, lsr #1
    70c0:	e2033007 	and	r3, r3, #7	; 0x7
    70c4:	e50b3018 	str	r3, [fp, #-24]
    70c8:	e51b3018 	ldr	r3, [fp, #-24]
    70cc:	e3530001 	cmp	r3, #1	; 0x1
    70d0:	0a000003 	beq	70e4 <uart0ISR+0x4c>
    70d4:	e51b3018 	ldr	r3, [fp, #-24]
    70d8:	e3530002 	cmp	r3, #2	; 0x2
    70dc:	0a000009 	beq	7108 <uart0ISR+0x70>
    70e0:	ea00008d 	b	731c <uart0ISR+0x284>
    {
      case 1:
#ifdef MATLAB
    	  if (UART_Matlab_fifo(RBREAD, &t, 1))
    	 		 {
    	 		   transmission_running=1;
    	 		   UARTWriteChar(t);
    	 		 }
    	 		 else
    	 		 {
    	 		   transmission_running=0;
    	 		 }
#else
    	  if (aciTxRingBufferByteAvailable())
    70e4:	ebfff0d9 	bl	3450 <aciTxRingBufferByteAvailable>
    70e8:	e1a03000 	mov	r3, r0
    70ec:	e3530000 	cmp	r3, #0	; 0x0
    70f0:	0a000089 	beq	731c <uart0ISR+0x284>
  			UARTWriteChar(aciTxRingBufferGetNextByte());
    70f4:	ebfff0db 	bl	3468 <aciTxRingBufferGetNextByte>
    70f8:	e1a03000 	mov	r3, r0
    70fc:	e1a00003 	mov	r0, r3
    7100:	eb0000e3 	bl	7494 <UARTWriteChar>
#endif
		break;
    7104:	ea000084 	b	731c <uart0ISR+0x284>

      case 2:
        // RDA interrupt - put your HL_serial_0 receive state machine here!
        UART_rxdata = U0RBR;
    7108:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    710c:	e2833903 	add	r3, r3, #49152	; 0xc000
    7110:	e5933000 	ldr	r3, [r3]
    7114:	e54b3011 	strb	r3, [fp, #-17]
#ifdef MATLAB
        if (UART_syncstate==0)
        		{
        			if (UART_rxdata=='>') UART_syncstate++; else UART_syncstate=0;
        		}
        		else if (UART_syncstate==1)
        		{
        			if (UART_rxdata=='*') UART_syncstate++; else UART_syncstate=0;
        		}
        		else if (UART_syncstate==2)
        		{
        			if (UART_rxdata=='>') UART_syncstate++; else UART_syncstate=0;
        		}
        		else if (UART_syncstate==3)
        		{
        			if (UART_rxdata=='p') //data pending p=flight params
        			{
        				UART_syncstate=4;
        				UART_rxcount = sizeof(matlab_params_tmp);
        				UART_rxptr = (unsigned char*) &matlab_params_tmp;

        			}
        			else if (UART_rxdata=='c') //data pending c=uart ctrl
        			{
        				UART_syncstate = 5;
        				UART_rxcount = 24+2;
        				UART_rxptr = (unsigned char*) &matlab_uart_tmp;
        			}
        			else if (UART_rxdata=='s') //data pending s=save to eeprom
        			{
        				UART_syncstate=0;
        				triggerSaveMatlabParams=1;
        			}
        			else if (UART_rxdata=='h') // stop debug transmission
        			{
        				UART_syncstate=0;
        				xbee_send_flag=0;
        			}
                    else
                    	UART_syncstate=0;
                }
          		else if (UART_syncstate==4)
        		{
        			UART_rxcount--;
        			*UART_rxptr=UART_rxdata;
        			UART_rxptr++;
        			if (UART_rxcount==0)
                	{
                     	unsigned short crc_comp=0;
                     	UART_syncstate=0;
                     	crc_comp = crc16(&matlab_params_tmp, sizeof(matlab_params_tmp)-4);
                     	if (crc_comp==matlab_params_tmp.crc)
                     	{
                     		memcpy(&matlab_params, &matlab_params_tmp, sizeof(matlab_params));
                			//parameter_beep=ControllerCyclesPerSecond/10;
                     	}

                	}
        		}
          		else if (UART_syncstate==5)
        		{
        			UART_rxcount--;
        			*UART_rxptr=UART_rxdata;
        			UART_rxptr++;
        			if (UART_rxcount==0)
        			{
        				unsigned short crc_comp=0;
        				UART_syncstate=0;
        				crc_comp = crc16(&matlab_uart_tmp, 24);
        				if (crc_comp == matlab_uart_tmp.crc)
        				{
        					memcpy(&matlab_uart, &matlab_uart_tmp, sizeof(matlab_uart));
        					xbee_send_flag=1;
        				}


        			}
        		}
        		else UART_syncstate=0;
#else
        aciReceiveHandler(UART_rxdata);
    7118:	e55b3011 	ldrb	r3, [fp, #-17]
    711c:	e1a00003 	mov	r0, r3
    7120:	ebfff9b7 	bl	5804 <aciReceiveHandler>
        if (UART_syncstate==0)
    7124:	e59f320c 	ldr	r3, [pc, #524]	; 7338 <.text+0x7338>
    7128:	e5d33000 	ldrb	r3, [r3]
    712c:	e3530000 	cmp	r3, #0	; 0x0
    7130:	1a00000d 	bne	716c <uart0ISR+0xd4>
		{
			if (UART_rxdata=='>') UART_syncstate++; else UART_syncstate=0;
    7134:	e55b3011 	ldrb	r3, [fp, #-17]
    7138:	e353003e 	cmp	r3, #62	; 0x3e
    713c:	1a000006 	bne	715c <uart0ISR+0xc4>
    7140:	e59f31f0 	ldr	r3, [pc, #496]	; 7338 <.text+0x7338>
    7144:	e5d33000 	ldrb	r3, [r3]
    7148:	e2833001 	add	r3, r3, #1	; 0x1
    714c:	e20330ff 	and	r3, r3, #255	; 0xff
    7150:	e59f21e0 	ldr	r2, [pc, #480]	; 7338 <.text+0x7338>
    7154:	e5c23000 	strb	r3, [r2]
    7158:	ea00006f 	b	731c <uart0ISR+0x284>
    715c:	e59f31d4 	ldr	r3, [pc, #468]	; 7338 <.text+0x7338>
    7160:	e3a02000 	mov	r2, #0	; 0x0
    7164:	e5c32000 	strb	r2, [r3]
    7168:	ea00006b 	b	731c <uart0ISR+0x284>
		}
		else if (UART_syncstate==1)
    716c:	e59f31c4 	ldr	r3, [pc, #452]	; 7338 <.text+0x7338>
    7170:	e5d33000 	ldrb	r3, [r3]
    7174:	e3530001 	cmp	r3, #1	; 0x1
    7178:	1a00000d 	bne	71b4 <uart0ISR+0x11c>
		{
			if (UART_rxdata=='*') UART_syncstate++; else UART_syncstate=0;
    717c:	e55b3011 	ldrb	r3, [fp, #-17]
    7180:	e353002a 	cmp	r3, #42	; 0x2a
    7184:	1a000006 	bne	71a4 <uart0ISR+0x10c>
    7188:	e59f31a8 	ldr	r3, [pc, #424]	; 7338 <.text+0x7338>
    718c:	e5d33000 	ldrb	r3, [r3]
    7190:	e2833001 	add	r3, r3, #1	; 0x1
    7194:	e20330ff 	and	r3, r3, #255	; 0xff
    7198:	e59f2198 	ldr	r2, [pc, #408]	; 7338 <.text+0x7338>
    719c:	e5c23000 	strb	r3, [r2]
    71a0:	ea00005d 	b	731c <uart0ISR+0x284>
    71a4:	e59f318c 	ldr	r3, [pc, #396]	; 7338 <.text+0x7338>
    71a8:	e3a02000 	mov	r2, #0	; 0x0
    71ac:	e5c32000 	strb	r2, [r3]
    71b0:	ea000059 	b	731c <uart0ISR+0x284>
		}
		else if (UART_syncstate==2)
    71b4:	e59f317c 	ldr	r3, [pc, #380]	; 7338 <.text+0x7338>
    71b8:	e5d33000 	ldrb	r3, [r3]
    71bc:	e3530002 	cmp	r3, #2	; 0x2
    71c0:	1a00000d 	bne	71fc <uart0ISR+0x164>
		{
			if (UART_rxdata=='>') UART_syncstate++; else UART_syncstate=0;
    71c4:	e55b3011 	ldrb	r3, [fp, #-17]
    71c8:	e353003e 	cmp	r3, #62	; 0x3e
    71cc:	1a000006 	bne	71ec <uart0ISR+0x154>
    71d0:	e59f3160 	ldr	r3, [pc, #352]	; 7338 <.text+0x7338>
    71d4:	e5d33000 	ldrb	r3, [r3]
    71d8:	e2833001 	add	r3, r3, #1	; 0x1
    71dc:	e20330ff 	and	r3, r3, #255	; 0xff
    71e0:	e59f2150 	ldr	r2, [pc, #336]	; 7338 <.text+0x7338>
    71e4:	e5c23000 	strb	r3, [r2]
    71e8:	ea00004b 	b	731c <uart0ISR+0x284>
    71ec:	e59f3144 	ldr	r3, [pc, #324]	; 7338 <.text+0x7338>
    71f0:	e3a02000 	mov	r2, #0	; 0x0
    71f4:	e5c32000 	strb	r2, [r3]
    71f8:	ea000047 	b	731c <uart0ISR+0x284>
		}
		else if (UART_syncstate==3)
    71fc:	e59f3134 	ldr	r3, [pc, #308]	; 7338 <.text+0x7338>
    7200:	e5d33000 	ldrb	r3, [r3]
    7204:	e3530003 	cmp	r3, #3	; 0x3
    7208:	1a00000a 	bne	7238 <uart0ISR+0x1a0>
		{
			if (UART_rxdata=='b')
    720c:	e55b3011 	ldrb	r3, [fp, #-17]
    7210:	e3530062 	cmp	r3, #98	; 0x62
    7214:	1a000003 	bne	7228 <uart0ISR+0x190>
			{
				UART_syncstate=4;
    7218:	e59f3118 	ldr	r3, [pc, #280]	; 7338 <.text+0x7338>
    721c:	e3a02004 	mov	r2, #4	; 0x4
    7220:	e5c32000 	strb	r2, [r3]
    7224:	ea00003c 	b	731c <uart0ISR+0x284>
			}else
				UART_syncstate=0;
    7228:	e59f3108 	ldr	r3, [pc, #264]	; 7338 <.text+0x7338>
    722c:	e3a02000 	mov	r2, #0	; 0x0
    7230:	e5c32000 	strb	r2, [r3]
    7234:	ea000038 	b	731c <uart0ISR+0x284>

			//synchronized to start string => receive your data from here
        }
		else if (UART_syncstate==4)
    7238:	e59f30f8 	ldr	r3, [pc, #248]	; 7338 <.text+0x7338>
    723c:	e5d33000 	ldrb	r3, [r3]
    7240:	e3530004 	cmp	r3, #4	; 0x4
    7244:	1a000013 	bne	7298 <uart0ISR+0x200>
		{
			if (UART_rxdata=='o')
    7248:	e55b3011 	ldrb	r3, [fp, #-17]
    724c:	e353006f 	cmp	r3, #111	; 0x6f
    7250:	1a000003 	bne	7264 <uart0ISR+0x1cc>
			{
				UART_syncstate=5;
    7254:	e59f30dc 	ldr	r3, [pc, #220]	; 7338 <.text+0x7338>
    7258:	e3a02005 	mov	r2, #5	; 0x5
    725c:	e5c32000 	strb	r2, [r3]
    7260:	ea00002d 	b	731c <uart0ISR+0x284>
			}else if (UART_rxdata=='s')
    7264:	e55b3011 	ldrb	r3, [fp, #-17]
    7268:	e3530073 	cmp	r3, #115	; 0x73
    726c:	1a000005 	bne	7288 <uart0ISR+0x1f0>
			{
				//send sync
				UARTWriteChar('S');
    7270:	e3a00053 	mov	r0, #83	; 0x53
    7274:	eb000086 	bl	7494 <UARTWriteChar>
				UART_syncstate=0;
    7278:	e59f30b8 	ldr	r3, [pc, #184]	; 7338 <.text+0x7338>
    727c:	e3a02000 	mov	r2, #0	; 0x0
    7280:	e5c32000 	strb	r2, [r3]
    7284:	ea000024 	b	731c <uart0ISR+0x284>
			}
			else
				UART_syncstate=0;
    7288:	e59f30a8 	ldr	r3, [pc, #168]	; 7338 <.text+0x7338>
    728c:	e3a02000 	mov	r2, #0	; 0x0
    7290:	e5c32000 	strb	r2, [r3]
    7294:	ea000020 	b	731c <uart0ISR+0x284>

			//synchronized to start string => receive your data from here
        }
		else if (UART_syncstate==5)
    7298:	e59f3098 	ldr	r3, [pc, #152]	; 7338 <.text+0x7338>
    729c:	e5d33000 	ldrb	r3, [r3]
    72a0:	e3530005 	cmp	r3, #5	; 0x5
    72a4:	1a00000a 	bne	72d4 <uart0ISR+0x23c>
		{
			if (UART_rxdata=='o')
    72a8:	e55b3011 	ldrb	r3, [fp, #-17]
    72ac:	e353006f 	cmp	r3, #111	; 0x6f
    72b0:	1a000003 	bne	72c4 <uart0ISR+0x22c>
			{
				UART_syncstate=6;
    72b4:	e59f307c 	ldr	r3, [pc, #124]	; 7338 <.text+0x7338>
    72b8:	e3a02006 	mov	r2, #6	; 0x6
    72bc:	e5c32000 	strb	r2, [r3]
    72c0:	ea000015 	b	731c <uart0ISR+0x284>
			}else
				UART_syncstate=0;
    72c4:	e59f306c 	ldr	r3, [pc, #108]	; 7338 <.text+0x7338>
    72c8:	e3a02000 	mov	r2, #0	; 0x0
    72cc:	e5c32000 	strb	r2, [r3]
    72d0:	ea000011 	b	731c <uart0ISR+0x284>

			//synchronized to start string => receive your data from here
        }
		else if (UART_syncstate==6)
    72d4:	e59f305c 	ldr	r3, [pc, #92]	; 7338 <.text+0x7338>
    72d8:	e5d33000 	ldrb	r3, [r3]
    72dc:	e3530006 	cmp	r3, #6	; 0x6
    72e0:	1a00000a 	bne	7310 <uart0ISR+0x278>
		{
			if (UART_rxdata=='t')
    72e4:	e55b3011 	ldrb	r3, [fp, #-17]
    72e8:	e3530074 	cmp	r3, #116	; 0x74
    72ec:	1a000003 	bne	7300 <uart0ISR+0x268>
			{
				//start LPC bootloader
				UART_syncstate=0;
    72f0:	e59f3040 	ldr	r3, [pc, #64]	; 7338 <.text+0x7338>
    72f4:	e3a02000 	mov	r2, #0	; 0x0
    72f8:	e5c32000 	strb	r2, [r3]
				enter_isp();
    72fc:	eb00141d 	bl	c378 <enter_isp>
			}

			UART_syncstate=0;
    7300:	e59f3030 	ldr	r3, [pc, #48]	; 7338 <.text+0x7338>
    7304:	e3a02000 	mov	r2, #0	; 0x0
    7308:	e5c32000 	strb	r2, [r3]
    730c:	ea000002 	b	731c <uart0ISR+0x284>

			//synchronized to start string => receive your data from here
        }
		else UART_syncstate=0;
    7310:	e59f3020 	ldr	r3, [pc, #32]	; 7338 <.text+0x7338>
    7314:	e3a02000 	mov	r2, #0	; 0x0
    7318:	e5c32000 	strb	r2, [r3]
#endif

		break;
      case 3:
        // RLS interrupt
        break;
      case 6:
        // CTI interrupt
        break;
  }
  IDISABLE;
  VICVectAddr = 0;		// Acknowledge Interrupt
    731c:	e3a03000 	mov	r3, #0	; 0x0
    7320:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    7324:	e3a02000 	mov	r2, #0	; 0x0
    7328:	e5832000 	str	r2, [r3]
 }
    732c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7330:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7334:	e12fff1e 	bx	lr
    7338:	40000eae 	andmi	r0, r0, lr, lsr #29

0000733c <UARTInitialize>:


void UARTInitialize(unsigned int baud)
{
    733c:	e1a0c00d 	mov	ip, sp
    7340:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7344:	e24cb004 	sub	fp, ip, #4	; 0x4
    7348:	e24dd008 	sub	sp, sp, #8	; 0x8
    734c:	e50b0014 	str	r0, [fp, #-20]
  unsigned int divisor = peripheralClockFrequency() / (16 * baud);
    7350:	ebfffee4 	bl	6ee8 <peripheralClockFrequency>
    7354:	e1a02000 	mov	r2, r0
    7358:	e51b3014 	ldr	r3, [fp, #-20]
    735c:	e1a03203 	mov	r3, r3, lsl #4
    7360:	e1a00002 	mov	r0, r2
    7364:	e1a01003 	mov	r1, r3
    7368:	eb00451d 	bl	187e4 <____udivsi3_from_arm>
    736c:	e1a03000 	mov	r3, r0
    7370:	e50b3010 	str	r3, [fp, #-16]

  //UART0
  U0LCR = 0x83; /* 8 bit, 1 stop bit, no parity, enable DLAB */
    7374:	e3a03903 	mov	r3, #49152	; 0xc000
    7378:	e28332ce 	add	r3, r3, #-536870900	; 0xe000000c
    737c:	e3a02083 	mov	r2, #131	; 0x83
    7380:	e5832000 	str	r2, [r3]
  U0DLL = divisor & 0xFF;
    7384:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7388:	e2833903 	add	r3, r3, #49152	; 0xc000
    738c:	e51b2010 	ldr	r2, [fp, #-16]
    7390:	e20220ff 	and	r2, r2, #255	; 0xff
    7394:	e5832000 	str	r2, [r3]
  U0DLM = (divisor >> 8) & 0xFF;
    7398:	e3a02903 	mov	r2, #49152	; 0xc000
    739c:	e282224e 	add	r2, r2, #-536870908	; 0xe0000004
    73a0:	e51b3010 	ldr	r3, [fp, #-16]
    73a4:	e1a03423 	mov	r3, r3, lsr #8
    73a8:	e20330ff 	and	r3, r3, #255	; 0xff
    73ac:	e5823000 	str	r3, [r2]
  U0LCR &= ~0x80; /* Disable DLAB */
    73b0:	e3a02903 	mov	r2, #49152	; 0xc000
    73b4:	e28222ce 	add	r2, r2, #-536870900	; 0xe000000c
    73b8:	e3a03903 	mov	r3, #49152	; 0xc000
    73bc:	e28332ce 	add	r3, r3, #-536870900	; 0xe000000c
    73c0:	e5933000 	ldr	r3, [r3]
    73c4:	e3c33080 	bic	r3, r3, #128	; 0x80
    73c8:	e5823000 	str	r3, [r2]
  U0FCR = 1;
    73cc:	e3a03903 	mov	r3, #49152	; 0xc000
    73d0:	e283328e 	add	r3, r3, #-536870904	; 0xe0000008
    73d4:	e3a02001 	mov	r2, #1	; 0x1
    73d8:	e5832000 	str	r2, [r3]


}
    73dc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    73e0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    73e4:	e12fff1e 	bx	lr

000073e8 <UART1Initialize>:

void UART1Initialize(unsigned int baud)
{
    73e8:	e1a0c00d 	mov	ip, sp
    73ec:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    73f0:	e24cb004 	sub	fp, ip, #4	; 0x4
    73f4:	e24dd008 	sub	sp, sp, #8	; 0x8
    73f8:	e50b0014 	str	r0, [fp, #-20]
  unsigned int divisor = peripheralClockFrequency() / (16 * baud);
    73fc:	ebfffeb9 	bl	6ee8 <peripheralClockFrequency>
    7400:	e1a02000 	mov	r2, r0
    7404:	e51b3014 	ldr	r3, [fp, #-20]
    7408:	e1a03203 	mov	r3, r3, lsl #4
    740c:	e1a00002 	mov	r0, r2
    7410:	e1a01003 	mov	r1, r3
    7414:	eb0044f2 	bl	187e4 <____udivsi3_from_arm>
    7418:	e1a03000 	mov	r3, r0
    741c:	e50b3010 	str	r3, [fp, #-16]
//UART1
  U1LCR = 0x83; /* 8 bit, 1 stop bit, no parity, enable DLAB */
    7420:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    7424:	e2833801 	add	r3, r3, #65536	; 0x10000
    7428:	e3a02083 	mov	r2, #131	; 0x83
    742c:	e5832000 	str	r2, [r3]
  U1DLL = divisor & 0xFF;
    7430:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7434:	e2833801 	add	r3, r3, #65536	; 0x10000
    7438:	e51b2010 	ldr	r2, [fp, #-16]
    743c:	e20220ff 	and	r2, r2, #255	; 0xff
    7440:	e5832000 	str	r2, [r3]
  U1DLM = (divisor >> 8) & 0xFF;
    7444:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
    7448:	e2822801 	add	r2, r2, #65536	; 0x10000
    744c:	e51b3010 	ldr	r3, [fp, #-16]
    7450:	e1a03423 	mov	r3, r3, lsr #8
    7454:	e20330ff 	and	r3, r3, #255	; 0xff
    7458:	e5823000 	str	r3, [r2]
  U1LCR &= ~0x80; /* Disable DLAB */
    745c:	e3a022ce 	mov	r2, #-536870900	; 0xe000000c
    7460:	e2822801 	add	r2, r2, #65536	; 0x10000
    7464:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    7468:	e2833801 	add	r3, r3, #65536	; 0x10000
    746c:	e5933000 	ldr	r3, [r3]
    7470:	e3c33080 	bic	r3, r3, #128	; 0x80
    7474:	e5823000 	str	r3, [r2]
  U1FCR = 1;
    7478:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    747c:	e2833801 	add	r3, r3, #65536	; 0x10000
    7480:	e3a02001 	mov	r2, #1	; 0x1
    7484:	e5832000 	str	r2, [r3]
}
    7488:	e24bd00c 	sub	sp, fp, #12	; 0xc
    748c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7490:	e12fff1e 	bx	lr

00007494 <UARTWriteChar>:


//Write to UART0
void UARTWriteChar(unsigned char ch)
{
    7494:	e1a0c00d 	mov	ip, sp
    7498:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    749c:	e24cb004 	sub	fp, ip, #4	; 0x4
    74a0:	e24dd004 	sub	sp, sp, #4	; 0x4
    74a4:	e1a03000 	mov	r3, r0
    74a8:	e54b3010 	strb	r3, [fp, #-16]
  while ((U0LSR & 0x20) == 0);
    74ac:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    74b0:	e2833903 	add	r3, r3, #49152	; 0xc000
    74b4:	e2833014 	add	r3, r3, #20	; 0x14
    74b8:	e5933000 	ldr	r3, [r3]
    74bc:	e2033020 	and	r3, r3, #32	; 0x20
    74c0:	e3530000 	cmp	r3, #0	; 0x0
    74c4:	0afffff8 	beq	74ac <UARTWriteChar+0x18>
  U0THR = ch;
    74c8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    74cc:	e2833903 	add	r3, r3, #49152	; 0xc000
    74d0:	e55b2010 	ldrb	r2, [fp, #-16]
    74d4:	e5832000 	str	r2, [r3]
}
    74d8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    74dc:	e89d6800 	ldmia	sp, {fp, sp, lr}
    74e0:	e12fff1e 	bx	lr

000074e4 <UART1WriteChar>:
//Write to UART1
void UART1WriteChar(unsigned char ch)
{
    74e4:	e1a0c00d 	mov	ip, sp
    74e8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    74ec:	e24cb004 	sub	fp, ip, #4	; 0x4
    74f0:	e24dd004 	sub	sp, sp, #4	; 0x4
    74f4:	e1a03000 	mov	r3, r0
    74f8:	e54b3010 	strb	r3, [fp, #-16]
  while ((U1LSR & 0x20) == 0);
    74fc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7500:	e2833801 	add	r3, r3, #65536	; 0x10000
    7504:	e2833014 	add	r3, r3, #20	; 0x14
    7508:	e5933000 	ldr	r3, [r3]
    750c:	e2033020 	and	r3, r3, #32	; 0x20
    7510:	e3530000 	cmp	r3, #0	; 0x0
    7514:	0afffff8 	beq	74fc <UART1WriteChar+0x18>
  U1THR = ch;
    7518:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    751c:	e2833801 	add	r3, r3, #65536	; 0x10000
    7520:	e55b2010 	ldrb	r2, [fp, #-16]
    7524:	e5832000 	str	r2, [r3]
}
    7528:	e24bd00c 	sub	sp, fp, #12	; 0xc
    752c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7530:	e12fff1e 	bx	lr

00007534 <UARTReadChar>:

unsigned char UARTReadChar(void)
{
    7534:	e1a0c00d 	mov	ip, sp
    7538:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    753c:	e24cb004 	sub	fp, ip, #4	; 0x4
  while ((U0LSR & 0x01) == 0);
    7540:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7544:	e2833903 	add	r3, r3, #49152	; 0xc000
    7548:	e2833014 	add	r3, r3, #20	; 0x14
    754c:	e5933000 	ldr	r3, [r3]
    7550:	e2033001 	and	r3, r3, #1	; 0x1
    7554:	e3530000 	cmp	r3, #0	; 0x0
    7558:	0afffff8 	beq	7540 <UARTReadChar+0xc>
  return U0RBR;
    755c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7560:	e2833903 	add	r3, r3, #49152	; 0xc000
    7564:	e5933000 	ldr	r3, [r3]
    7568:	e20330ff 	and	r3, r3, #255	; 0xff
}
    756c:	e1a00003 	mov	r0, r3
    7570:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7574:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7578:	e12fff1e 	bx	lr

0000757c <UART1ReadChar>:

unsigned char UART1ReadChar(void)
{
    757c:	e1a0c00d 	mov	ip, sp
    7580:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7584:	e24cb004 	sub	fp, ip, #4	; 0x4
  while ((U1LSR & 0x01) == 0);
    7588:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    758c:	e2833801 	add	r3, r3, #65536	; 0x10000
    7590:	e2833014 	add	r3, r3, #20	; 0x14
    7594:	e5933000 	ldr	r3, [r3]
    7598:	e2033001 	and	r3, r3, #1	; 0x1
    759c:	e3530000 	cmp	r3, #0	; 0x0
    75a0:	0afffff8 	beq	7588 <UART1ReadChar+0xc>
  return U1RBR;
    75a4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    75a8:	e2833801 	add	r3, r3, #65536	; 0x10000
    75ac:	e5933000 	ldr	r3, [r3]
    75b0:	e20330ff 	and	r3, r3, #255	; 0xff
}
    75b4:	e1a00003 	mov	r0, r3
    75b8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    75bc:	e89d6800 	ldmia	sp, {fp, sp, lr}
    75c0:	e12fff1e 	bx	lr

000075c4 <__putchar>:

void __putchar(int ch)
{
    75c4:	e1a0c00d 	mov	ip, sp
    75c8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    75cc:	e24cb004 	sub	fp, ip, #4	; 0x4
    75d0:	e24dd004 	sub	sp, sp, #4	; 0x4
    75d4:	e50b0010 	str	r0, [fp, #-16]
  if (ch == '\n')
    75d8:	e51b3010 	ldr	r3, [fp, #-16]
    75dc:	e353000a 	cmp	r3, #10	; 0xa
    75e0:	1a000001 	bne	75ec <__putchar+0x28>
    UARTWriteChar('\r');
    75e4:	e3a0000d 	mov	r0, #13	; 0xd
    75e8:	ebffffa9 	bl	7494 <UARTWriteChar>
  UARTWriteChar(ch);
    75ec:	e51b3010 	ldr	r3, [fp, #-16]
    75f0:	e20330ff 	and	r3, r3, #255	; 0xff
    75f4:	e1a00003 	mov	r0, r3
    75f8:	ebffffa5 	bl	7494 <UARTWriteChar>
}
    75fc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7600:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7604:	e12fff1e 	bx	lr

00007608 <UART_send>:

void UART_send(char *buffer, unsigned char length)
{
    7608:	e1a0c00d 	mov	ip, sp
    760c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7610:	e24cb004 	sub	fp, ip, #4	; 0x4
    7614:	e24dd00c 	sub	sp, sp, #12	; 0xc
    7618:	e50b0014 	str	r0, [fp, #-20]
    761c:	e1a03001 	mov	r3, r1
    7620:	e54b3018 	strb	r3, [fp, #-24]
  unsigned char cnt=0;
    7624:	e3a03000 	mov	r3, #0	; 0x0
    7628:	e54b300d 	strb	r3, [fp, #-13]
  while (!(U0LSR & 0x20)); //wait until U0THR and U0TSR are both empty
    762c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7630:	e2833903 	add	r3, r3, #49152	; 0xc000
    7634:	e2833014 	add	r3, r3, #20	; 0x14
    7638:	e5933000 	ldr	r3, [r3]
    763c:	e2033020 	and	r3, r3, #32	; 0x20
    7640:	e3530000 	cmp	r3, #0	; 0x0
    7644:	0afffff8 	beq	762c <UART_send+0x24>
  while(length--)
    7648:	ea000014 	b	76a0 <UART_send+0x98>
  {
    U0THR = buffer[cnt++];
    764c:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    7650:	e2822903 	add	r2, r2, #49152	; 0xc000
    7654:	e55b300d 	ldrb	r3, [fp, #-13]
    7658:	e1a01003 	mov	r1, r3
    765c:	e51b3014 	ldr	r3, [fp, #-20]
    7660:	e0813003 	add	r3, r1, r3
    7664:	e5d33000 	ldrb	r3, [r3]
    7668:	e5823000 	str	r3, [r2]
    766c:	e55b300d 	ldrb	r3, [fp, #-13]
    7670:	e2833001 	add	r3, r3, #1	; 0x1
    7674:	e54b300d 	strb	r3, [fp, #-13]
    if(cnt>15)
    7678:	e55b300d 	ldrb	r3, [fp, #-13]
    767c:	e353000f 	cmp	r3, #15	; 0xf
    7680:	9a000006 	bls	76a0 <UART_send+0x98>
    {
      while (!(U0LSR & 0x20)); //wait until U0THR is empty
    7684:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    7688:	e2833903 	add	r3, r3, #49152	; 0xc000
    768c:	e2833014 	add	r3, r3, #20	; 0x14
    7690:	e5933000 	ldr	r3, [r3]
    7694:	e2033020 	and	r3, r3, #32	; 0x20
    7698:	e3530000 	cmp	r3, #0	; 0x0
    769c:	0afffff8 	beq	7684 <UART_send+0x7c>
    76a0:	e55b3018 	ldrb	r3, [fp, #-24]
    76a4:	e2433001 	sub	r3, r3, #1	; 0x1
    76a8:	e54b3018 	strb	r3, [fp, #-24]
    76ac:	e55b3018 	ldrb	r3, [fp, #-24]
    76b0:	e35300ff 	cmp	r3, #255	; 0xff
    76b4:	1affffe4 	bne	764c <UART_send+0x44>
    }
  }
}
    76b8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    76bc:	e89d6800 	ldmia	sp, {fp, sp, lr}
    76c0:	e12fff1e 	bx	lr

000076c4 <UART1_send>:

void UART1_send(unsigned char *buffer, unsigned char length)
{
    76c4:	e1a0c00d 	mov	ip, sp
    76c8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    76cc:	e24cb004 	sub	fp, ip, #4	; 0x4
    76d0:	e24dd00c 	sub	sp, sp, #12	; 0xc
    76d4:	e50b0014 	str	r0, [fp, #-20]
    76d8:	e1a03001 	mov	r3, r1
    76dc:	e54b3018 	strb	r3, [fp, #-24]
  unsigned char cnt=0;
    76e0:	e3a03000 	mov	r3, #0	; 0x0
    76e4:	e54b300d 	strb	r3, [fp, #-13]
  while(length--)
    76e8:	ea000011 	b	7734 <UART1_send+0x70>
  {
    while (!(U1LSR & 0x20)); //wait until U1THR is empty
    76ec:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    76f0:	e2833801 	add	r3, r3, #65536	; 0x10000
    76f4:	e2833014 	add	r3, r3, #20	; 0x14
    76f8:	e5933000 	ldr	r3, [r3]
    76fc:	e2033020 	and	r3, r3, #32	; 0x20
    7700:	e3530000 	cmp	r3, #0	; 0x0
    7704:	0afffff8 	beq	76ec <UART1_send+0x28>
    U1THR = buffer[cnt++];
    7708:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    770c:	e2822801 	add	r2, r2, #65536	; 0x10000
    7710:	e55b300d 	ldrb	r3, [fp, #-13]
    7714:	e1a01003 	mov	r1, r3
    7718:	e51b3014 	ldr	r3, [fp, #-20]
    771c:	e0813003 	add	r3, r1, r3
    7720:	e5d33000 	ldrb	r3, [r3]
    7724:	e5823000 	str	r3, [r2]
    7728:	e55b300d 	ldrb	r3, [fp, #-13]
    772c:	e2833001 	add	r3, r3, #1	; 0x1
    7730:	e54b300d 	strb	r3, [fp, #-13]
    7734:	e55b3018 	ldrb	r3, [fp, #-24]
    7738:	e2433001 	sub	r3, r3, #1	; 0x1
    773c:	e54b3018 	strb	r3, [fp, #-24]
    7740:	e55b3018 	ldrb	r3, [fp, #-24]
    7744:	e35300ff 	cmp	r3, #255	; 0xff
    7748:	1affffe7 	bne	76ec <UART1_send+0x28>
  }
}
    774c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7750:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7754:	e12fff1e 	bx	lr

00007758 <UART_send_ringbuffer>:


void UART_send_ringbuffer(void)
{
    7758:	e1a0c00d 	mov	ip, sp
    775c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7760:	e24cb004 	sub	fp, ip, #4	; 0x4
    7764:	e24dd004 	sub	sp, sp, #4	; 0x4
  unsigned char t;
  if(!transmission_running)
    7768:	e59f304c 	ldr	r3, [pc, #76]	; 77bc <.text+0x77bc>
    776c:	e5d33000 	ldrb	r3, [r3]
    7770:	e3530000 	cmp	r3, #0	; 0x0
    7774:	1a00000d 	bne	77b0 <UART_send_ringbuffer+0x58>
  {
    if(ringbuffer(RBREAD, &t, 1))
    7778:	e24b300d 	sub	r3, fp, #13	; 0xd
    777c:	e3a00000 	mov	r0, #0	; 0x0
    7780:	e1a01003 	mov	r1, r3
    7784:	e3a02001 	mov	r2, #1	; 0x1
    7788:	eb0000c5 	bl	7aa4 <ringbuffer>
    778c:	e1a03000 	mov	r3, r0
    7790:	e3530000 	cmp	r3, #0	; 0x0
    7794:	0a000005 	beq	77b0 <UART_send_ringbuffer+0x58>
    {
      transmission_running=1;
    7798:	e59f201c 	ldr	r2, [pc, #28]	; 77bc <.text+0x77bc>
    779c:	e3a03001 	mov	r3, #1	; 0x1
    77a0:	e5c23000 	strb	r3, [r2]
      UARTWriteChar(t);
    77a4:	e55b300d 	ldrb	r3, [fp, #-13]
    77a8:	e1a00003 	mov	r0, r3
    77ac:	ebffff38 	bl	7494 <UARTWriteChar>
    }
  }
}
    77b0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    77b4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    77b8:	e12fff1e 	bx	lr
    77bc:	40000eaa 	andmi	r0, r0, sl, lsr #29

000077c0 <UART1_send_ringbuffer>:

void UART1_send_ringbuffer(void)
{
    77c0:	e1a0c00d 	mov	ip, sp
    77c4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    77c8:	e24cb004 	sub	fp, ip, #4	; 0x4
    77cc:	e24dd004 	sub	sp, sp, #4	; 0x4
  unsigned char t;
  if(!transmission1_running)
    77d0:	e59f304c 	ldr	r3, [pc, #76]	; 7824 <.text+0x7824>
    77d4:	e5d33000 	ldrb	r3, [r3]
    77d8:	e3530000 	cmp	r3, #0	; 0x0
    77dc:	1a00000d 	bne	7818 <UART1_send_ringbuffer+0x58>
  {
    if(ringbuffer1(RBREAD, &t, 1))
    77e0:	e24b300d 	sub	r3, fp, #13	; 0xd
    77e4:	e3a00000 	mov	r0, #0	; 0x0
    77e8:	e1a01003 	mov	r1, r3
    77ec:	e3a02001 	mov	r2, #1	; 0x1
    77f0:	eb000126 	bl	7c90 <ringbuffer1>
    77f4:	e1a03000 	mov	r3, r0
    77f8:	e3530000 	cmp	r3, #0	; 0x0
    77fc:	0a000005 	beq	7818 <UART1_send_ringbuffer+0x58>
    {
      transmission1_running=1;
    7800:	e59f201c 	ldr	r2, [pc, #28]	; 7824 <.text+0x7824>
    7804:	e3a03001 	mov	r3, #1	; 0x1
    7808:	e5c23000 	strb	r3, [r2]
      UART1WriteChar(t);
    780c:	e55b300d 	ldrb	r3, [fp, #-13]
    7810:	e1a00003 	mov	r0, r3
    7814:	ebffff32 	bl	74e4 <UART1WriteChar>
    }
  }
}
    7818:	e24bd00c 	sub	sp, fp, #12	; 0xc
    781c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7820:	e12fff1e 	bx	lr
    7824:	40000eab 	andmi	r0, r0, fp, lsr #29

00007828 <UART_SendPacket>:

void UART_SendPacket(void *data, unsigned short count, unsigned char packetdescriptor) //example to send data packets as on LL_serial_0
{
    7828:	e1a0c00d 	mov	ip, sp
    782c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7830:	e24cb004 	sub	fp, ip, #4	; 0x4
    7834:	e24dd014 	sub	sp, sp, #20	; 0x14
    7838:	e50b0018 	str	r0, [fp, #-24]
    783c:	e1a03001 	mov	r3, r1
    7840:	e14b31bc 	strh	r3, [fp, #-28]
    7844:	e1a03002 	mov	r3, r2
    7848:	e54b3020 	strb	r3, [fp, #-32]
  unsigned short crc;
  int state;
      state=ringbuffer(RBWRITE, startstring, 3);
    784c:	e3a00001 	mov	r0, #1	; 0x1
    7850:	e59f10c0 	ldr	r1, [pc, #192]	; 7918 <.text+0x7918>
    7854:	e3a02003 	mov	r2, #3	; 0x3
    7858:	eb000091 	bl	7aa4 <ringbuffer>
    785c:	e1a03000 	mov	r3, r0
    7860:	e50b3010 	str	r3, [fp, #-16]
      state=ringbuffer(RBWRITE, (unsigned char *) &count, 2);
    7864:	e24b301c 	sub	r3, fp, #28	; 0x1c
    7868:	e3a00001 	mov	r0, #1	; 0x1
    786c:	e1a01003 	mov	r1, r3
    7870:	e3a02002 	mov	r2, #2	; 0x2
    7874:	eb00008a 	bl	7aa4 <ringbuffer>
    7878:	e1a03000 	mov	r3, r0
    787c:	e50b3010 	str	r3, [fp, #-16]
      state=ringbuffer(RBWRITE, &packetdescriptor, 1);
    7880:	e24b3020 	sub	r3, fp, #32	; 0x20
    7884:	e3a00001 	mov	r0, #1	; 0x1
    7888:	e1a01003 	mov	r1, r3
    788c:	e3a02001 	mov	r2, #1	; 0x1
    7890:	eb000083 	bl	7aa4 <ringbuffer>
    7894:	e1a03000 	mov	r3, r0
    7898:	e50b3010 	str	r3, [fp, #-16]
      state=ringbuffer(RBWRITE, data, count);
    789c:	e51b2018 	ldr	r2, [fp, #-24]
    78a0:	e15b31bc 	ldrh	r3, [fp, #-28]
    78a4:	e3a00001 	mov	r0, #1	; 0x1
    78a8:	e1a01002 	mov	r1, r2
    78ac:	e1a02003 	mov	r2, r3
    78b0:	eb00007b 	bl	7aa4 <ringbuffer>
    78b4:	e1a03000 	mov	r3, r0
    78b8:	e50b3010 	str	r3, [fp, #-16]
                crc=crc16(data,count);
    78bc:	e15b31bc 	ldrh	r3, [fp, #-28]
    78c0:	e51b0018 	ldr	r0, [fp, #-24]
    78c4:	e1a01003 	mov	r1, r3
    78c8:	eb000050 	bl	7a10 <crc16>
    78cc:	e1a03000 	mov	r3, r0
    78d0:	e14b31b2 	strh	r3, [fp, #-18]
      state=ringbuffer(RBWRITE, (unsigned char *) &crc, 2);
    78d4:	e24b3012 	sub	r3, fp, #18	; 0x12
    78d8:	e3a00001 	mov	r0, #1	; 0x1
    78dc:	e1a01003 	mov	r1, r3
    78e0:	e3a02002 	mov	r2, #2	; 0x2
    78e4:	eb00006e 	bl	7aa4 <ringbuffer>
    78e8:	e1a03000 	mov	r3, r0
    78ec:	e50b3010 	str	r3, [fp, #-16]
      state=ringbuffer(RBWRITE, stopstring, 3);
    78f0:	e3a00001 	mov	r0, #1	; 0x1
    78f4:	e59f1020 	ldr	r1, [pc, #32]	; 791c <.text+0x791c>
    78f8:	e3a02003 	mov	r2, #3	; 0x3
    78fc:	eb000068 	bl	7aa4 <ringbuffer>
    7900:	e1a03000 	mov	r3, r0
    7904:	e50b3010 	str	r3, [fp, #-16]
      UART_send_ringbuffer();
    7908:	ebffff92 	bl	7758 <UART_send_ringbuffer>
}
    790c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7910:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7914:	e12fff1e 	bx	lr
    7918:	40000024 	andmi	r0, r0, r4, lsr #32
    791c:	40000027 	andmi	r0, r0, r7, lsr #32

00007920 <crc_update>:

//example CRC16 function
unsigned short crc_update (unsigned short crc, unsigned char data)
     {
    7920:	e1a0c00d 	mov	ip, sp
    7924:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7928:	e24cb004 	sub	fp, ip, #4	; 0x4
    792c:	e24dd008 	sub	sp, sp, #8	; 0x8
    7930:	e1a03000 	mov	r3, r0
    7934:	e1a02001 	mov	r2, r1
    7938:	e14b31b0 	strh	r3, [fp, #-16]
    793c:	e1a03002 	mov	r3, r2
    7940:	e54b3014 	strb	r3, [fp, #-20]
         data ^= (crc & 0xff);
    7944:	e15b31b0 	ldrh	r3, [fp, #-16]
    7948:	e20330ff 	and	r3, r3, #255	; 0xff
    794c:	e20330ff 	and	r3, r3, #255	; 0xff
    7950:	e55b2014 	ldrb	r2, [fp, #-20]
    7954:	e1a01003 	mov	r1, r3
    7958:	e1a03002 	mov	r3, r2
    795c:	e0213003 	eor	r3, r1, r3
    7960:	e20330ff 	and	r3, r3, #255	; 0xff
    7964:	e54b3014 	strb	r3, [fp, #-20]
         data ^= data << 4;
    7968:	e55b3014 	ldrb	r3, [fp, #-20]
    796c:	e1a03203 	mov	r3, r3, lsl #4
    7970:	e20330ff 	and	r3, r3, #255	; 0xff
    7974:	e55b2014 	ldrb	r2, [fp, #-20]
    7978:	e1a01003 	mov	r1, r3
    797c:	e1a03002 	mov	r3, r2
    7980:	e0213003 	eor	r3, r1, r3
    7984:	e20330ff 	and	r3, r3, #255	; 0xff
    7988:	e54b3014 	strb	r3, [fp, #-20]

         return ((((unsigned short )data << 8) | ((crc>>8)&0xff)) ^ (unsigned char )(data >> 4)
    798c:	e55b3014 	ldrb	r3, [fp, #-20]
    7990:	e1a03403 	mov	r3, r3, lsl #8
    7994:	e1a03803 	mov	r3, r3, lsl #16
    7998:	e1a02823 	mov	r2, r3, lsr #16
    799c:	e15b31b0 	ldrh	r3, [fp, #-16]
    79a0:	e1a03423 	mov	r3, r3, lsr #8
    79a4:	e1a03803 	mov	r3, r3, lsl #16
    79a8:	e1a03823 	mov	r3, r3, lsr #16
    79ac:	e1a03803 	mov	r3, r3, lsl #16
    79b0:	e1a03823 	mov	r3, r3, lsr #16
    79b4:	e20330ff 	and	r3, r3, #255	; 0xff
    79b8:	e1823003 	orr	r3, r2, r3
    79bc:	e1a03803 	mov	r3, r3, lsl #16
    79c0:	e1a02823 	mov	r2, r3, lsr #16
    79c4:	e55b3014 	ldrb	r3, [fp, #-20]
    79c8:	e1a03223 	mov	r3, r3, lsr #4
    79cc:	e20330ff 	and	r3, r3, #255	; 0xff
    79d0:	e0223003 	eor	r3, r2, r3
    79d4:	e1a03803 	mov	r3, r3, lsl #16
    79d8:	e1a02823 	mov	r2, r3, lsr #16
    79dc:	e55b3014 	ldrb	r3, [fp, #-20]
    79e0:	e1a03183 	mov	r3, r3, lsl #3
    79e4:	e1a03803 	mov	r3, r3, lsl #16
    79e8:	e1a03823 	mov	r3, r3, lsr #16
    79ec:	e0223003 	eor	r3, r2, r3
    79f0:	e1a03803 	mov	r3, r3, lsl #16
    79f4:	e1a03823 	mov	r3, r3, lsr #16
    79f8:	e1a03803 	mov	r3, r3, lsl #16
    79fc:	e1a03823 	mov	r3, r3, lsr #16
                 ^ ((unsigned short )data << 3));
     }
    7a00:	e1a00003 	mov	r0, r3
    7a04:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7a08:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7a0c:	e12fff1e 	bx	lr

00007a10 <crc16>:

 unsigned short crc16(void* data, unsigned short cnt)
 {
    7a10:	e1a0c00d 	mov	ip, sp
    7a14:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7a18:	e24cb004 	sub	fp, ip, #4	; 0x4
    7a1c:	e24dd014 	sub	sp, sp, #20	; 0x14
    7a20:	e50b001c 	str	r0, [fp, #-28]
    7a24:	e1a03001 	mov	r3, r1
    7a28:	e14b32b0 	strh	r3, [fp, #-32]
   unsigned short crc=0xff;
    7a2c:	e3a030ff 	mov	r3, #255	; 0xff
    7a30:	e14b31b6 	strh	r3, [fp, #-22]
   unsigned char * ptr=(unsigned char *) data;
    7a34:	e51b301c 	ldr	r3, [fp, #-28]
    7a38:	e50b3014 	str	r3, [fp, #-20]
   int i;

   for (i=0;i<cnt;i++)
    7a3c:	e3a03000 	mov	r3, #0	; 0x0
    7a40:	e50b3010 	str	r3, [fp, #-16]
    7a44:	ea00000d 	b	7a80 <crc16+0x70>
     {
       crc=crc_update(crc,*ptr);
    7a48:	e15b21b6 	ldrh	r2, [fp, #-22]
    7a4c:	e51b3014 	ldr	r3, [fp, #-20]
    7a50:	e5d33000 	ldrb	r3, [r3]
    7a54:	e1a00002 	mov	r0, r2
    7a58:	e1a01003 	mov	r1, r3
    7a5c:	ebffffaf 	bl	7920 <crc_update>
    7a60:	e1a03000 	mov	r3, r0
    7a64:	e14b31b6 	strh	r3, [fp, #-22]
       ptr++;
    7a68:	e51b3014 	ldr	r3, [fp, #-20]
    7a6c:	e2833001 	add	r3, r3, #1	; 0x1
    7a70:	e50b3014 	str	r3, [fp, #-20]
    7a74:	e51b3010 	ldr	r3, [fp, #-16]
    7a78:	e2833001 	add	r3, r3, #1	; 0x1
    7a7c:	e50b3010 	str	r3, [fp, #-16]
    7a80:	e15b22b0 	ldrh	r2, [fp, #-32]
    7a84:	e51b3010 	ldr	r3, [fp, #-16]
    7a88:	e1520003 	cmp	r2, r3
    7a8c:	caffffed 	bgt	7a48 <crc16+0x38>
     }
   return crc;
    7a90:	e15b31b6 	ldrh	r3, [fp, #-22]
 }
    7a94:	e1a00003 	mov	r0, r3
    7a98:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7a9c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7aa0:	e12fff1e 	bx	lr

00007aa4 <ringbuffer>:

// no longer a ringbuffer! - now it's a FIFO
int ringbuffer(unsigned char rw, unsigned char *data, unsigned int count)	//returns 1 when write/read was successful, 0 elsewise
{
    7aa4:	e1a0c00d 	mov	ip, sp
    7aa8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7aac:	e24cb004 	sub	fp, ip, #4	; 0x4
    7ab0:	e24dd018 	sub	sp, sp, #24	; 0x18
    7ab4:	e1a03000 	mov	r3, r0
    7ab8:	e50b101c 	str	r1, [fp, #-28]
    7abc:	e50b2020 	str	r2, [fp, #-32]
    7ac0:	e54b3018 	strb	r3, [fp, #-24]
    static volatile unsigned char buffer[RINGBUFFERSIZE];
//	static volatile unsigned int pfirst=0, plast=0;	//Pointers to first and last to read byte
	static volatile unsigned int read_pointer, write_pointer;
	static volatile unsigned int content=0;
	unsigned int p=0;
    7ac4:	e3a03000 	mov	r3, #0	; 0x0
    7ac8:	e50b3014 	str	r3, [fp, #-20]
    unsigned int p2=0;
    7acc:	e3a03000 	mov	r3, #0	; 0x0
    7ad0:	e50b3010 	str	r3, [fp, #-16]

	if(rw==RBWRITE)
    7ad4:	e55b3018 	ldrb	r3, [fp, #-24]
    7ad8:	e3530001 	cmp	r3, #1	; 0x1
    7adc:	1a000021 	bne	7b68 <ringbuffer+0xc4>
	{
		if(count<RINGBUFFERSIZE-content)	//enough space in buffer?
    7ae0:	e59f3198 	ldr	r3, [pc, #408]	; 7c80 <.text+0x7c80>
    7ae4:	e5933000 	ldr	r3, [r3]
    7ae8:	e2632d06 	rsb	r2, r3, #384	; 0x180
    7aec:	e51b3020 	ldr	r3, [fp, #-32]
    7af0:	e1520003 	cmp	r2, r3
    7af4:	9a00005a 	bls	7c64 <ringbuffer+0x1c0>
		{
			while(p<count)
    7af8:	ea00000d 	b	7b34 <ringbuffer+0x90>
			{
				buffer[write_pointer++]=data[p++];
    7afc:	e59f3180 	ldr	r3, [pc, #384]	; 7c84 <.text+0x7c84>
    7b00:	e5931000 	ldr	r1, [r3]
    7b04:	e51b2014 	ldr	r2, [fp, #-20]
    7b08:	e51b301c 	ldr	r3, [fp, #-28]
    7b0c:	e0823003 	add	r3, r2, r3
    7b10:	e5d33000 	ldrb	r3, [r3]
    7b14:	e59f216c 	ldr	r2, [pc, #364]	; 7c88 <.text+0x7c88>
    7b18:	e7c23001 	strb	r3, [r2, r1]
    7b1c:	e2812001 	add	r2, r1, #1	; 0x1
    7b20:	e59f315c 	ldr	r3, [pc, #348]	; 7c84 <.text+0x7c84>
    7b24:	e5832000 	str	r2, [r3]
    7b28:	e51b3014 	ldr	r3, [fp, #-20]
    7b2c:	e2833001 	add	r3, r3, #1	; 0x1
    7b30:	e50b3014 	str	r3, [fp, #-20]
    7b34:	e51b2014 	ldr	r2, [fp, #-20]
    7b38:	e51b3020 	ldr	r3, [fp, #-32]
    7b3c:	e1520003 	cmp	r2, r3
    7b40:	3affffed 	bcc	7afc <ringbuffer+0x58>
			}
            content+=count;
    7b44:	e59f3134 	ldr	r3, [pc, #308]	; 7c80 <.text+0x7c80>
    7b48:	e5932000 	ldr	r2, [r3]
    7b4c:	e51b3020 	ldr	r3, [fp, #-32]
    7b50:	e0822003 	add	r2, r2, r3
    7b54:	e59f3124 	ldr	r3, [pc, #292]	; 7c80 <.text+0x7c80>
    7b58:	e5832000 	str	r2, [r3]
            return(1);
    7b5c:	e3a03001 	mov	r3, #1	; 0x1
    7b60:	e50b3024 	str	r3, [fp, #-36]
    7b64:	ea000040 	b	7c6c <ringbuffer+0x1c8>
		}
	}
	else if(rw==RBREAD)
    7b68:	e55b3018 	ldrb	r3, [fp, #-24]
    7b6c:	e3530000 	cmp	r3, #0	; 0x0
    7b70:	1a00002b 	bne	7c24 <ringbuffer+0x180>
	{
		if(content>=count)
    7b74:	e59f3104 	ldr	r3, [pc, #260]	; 7c80 <.text+0x7c80>
    7b78:	e5932000 	ldr	r2, [r3]
    7b7c:	e51b3020 	ldr	r3, [fp, #-32]
    7b80:	e1520003 	cmp	r2, r3
    7b84:	3a000036 	bcc	7c64 <ringbuffer+0x1c0>
		{
			while(p2<count)
    7b88:	ea00000e 	b	7bc8 <ringbuffer+0x124>
			{
				data[p2++]=buffer[read_pointer++];
    7b8c:	e51b2010 	ldr	r2, [fp, #-16]
    7b90:	e51b301c 	ldr	r3, [fp, #-28]
    7b94:	e0822003 	add	r2, r2, r3
    7b98:	e59f30ec 	ldr	r3, [pc, #236]	; 7c8c <.text+0x7c8c>
    7b9c:	e5931000 	ldr	r1, [r3]
    7ba0:	e59f30e0 	ldr	r3, [pc, #224]	; 7c88 <.text+0x7c88>
    7ba4:	e7d33001 	ldrb	r3, [r3, r1]
    7ba8:	e20330ff 	and	r3, r3, #255	; 0xff
    7bac:	e5c23000 	strb	r3, [r2]
    7bb0:	e51b3010 	ldr	r3, [fp, #-16]
    7bb4:	e2833001 	add	r3, r3, #1	; 0x1
    7bb8:	e50b3010 	str	r3, [fp, #-16]
    7bbc:	e2812001 	add	r2, r1, #1	; 0x1
    7bc0:	e59f30c4 	ldr	r3, [pc, #196]	; 7c8c <.text+0x7c8c>
    7bc4:	e5832000 	str	r2, [r3]
    7bc8:	e51b2010 	ldr	r2, [fp, #-16]
    7bcc:	e51b3020 	ldr	r3, [fp, #-32]
    7bd0:	e1520003 	cmp	r2, r3
    7bd4:	3affffec 	bcc	7b8c <ringbuffer+0xe8>
			}
            content-=count;
    7bd8:	e59f30a0 	ldr	r3, [pc, #160]	; 7c80 <.text+0x7c80>
    7bdc:	e5932000 	ldr	r2, [r3]
    7be0:	e51b3020 	ldr	r3, [fp, #-32]
    7be4:	e0632002 	rsb	r2, r3, r2
    7be8:	e59f3090 	ldr	r3, [pc, #144]	; 7c80 <.text+0x7c80>
    7bec:	e5832000 	str	r2, [r3]
            if(!content) //buffer empty
    7bf0:	e59f3088 	ldr	r3, [pc, #136]	; 7c80 <.text+0x7c80>
    7bf4:	e5933000 	ldr	r3, [r3]
    7bf8:	e3530000 	cmp	r3, #0	; 0x0
    7bfc:	1a000005 	bne	7c18 <ringbuffer+0x174>
            {
            	write_pointer=0;
    7c00:	e59f207c 	ldr	r2, [pc, #124]	; 7c84 <.text+0x7c84>
    7c04:	e3a03000 	mov	r3, #0	; 0x0
    7c08:	e5823000 	str	r3, [r2]
            	read_pointer=0;
    7c0c:	e59f2078 	ldr	r2, [pc, #120]	; 7c8c <.text+0x7c8c>
    7c10:	e3a03000 	mov	r3, #0	; 0x0
    7c14:	e5823000 	str	r3, [r2]
            }
			return(1);
    7c18:	e3a03001 	mov	r3, #1	; 0x1
    7c1c:	e50b3024 	str	r3, [fp, #-36]
    7c20:	ea000011 	b	7c6c <ringbuffer+0x1c8>
		}
	}
        else if(rw==RBFREE)
    7c24:	e55b3018 	ldrb	r3, [fp, #-24]
    7c28:	e3530002 	cmp	r3, #2	; 0x2
    7c2c:	1a00000c 	bne	7c64 <ringbuffer+0x1c0>
        {
          if(content) return 0;
    7c30:	e59f3048 	ldr	r3, [pc, #72]	; 7c80 <.text+0x7c80>
    7c34:	e5933000 	ldr	r3, [r3]
    7c38:	e3530000 	cmp	r3, #0	; 0x0
    7c3c:	0a000002 	beq	7c4c <ringbuffer+0x1a8>
    7c40:	e3a03000 	mov	r3, #0	; 0x0
    7c44:	e50b3024 	str	r3, [fp, #-36]
    7c48:	ea000007 	b	7c6c <ringbuffer+0x1c8>
          else return(RINGBUFFERSIZE-11);
    7c4c:	e3a03f5d 	mov	r3, #372	; 0x174
    7c50:	e50b3024 	str	r3, [fp, #-36]
    7c54:	e51b3024 	ldr	r3, [fp, #-36]
    7c58:	e2833001 	add	r3, r3, #1	; 0x1
    7c5c:	e50b3024 	str	r3, [fp, #-36]
    7c60:	ea000001 	b	7c6c <ringbuffer+0x1c8>
        }

	return(0);
    7c64:	e3a03000 	mov	r3, #0	; 0x0
    7c68:	e50b3024 	str	r3, [fp, #-36]
    7c6c:	e51b3024 	ldr	r3, [fp, #-36]
}
    7c70:	e1a00003 	mov	r0, r3
    7c74:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7c78:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7c7c:	e12fff1e 	bx	lr
    7c80:	40000ebc 	strmih	r0, [r0], -ip
    7c84:	40000ec0 	andmi	r0, r0, r0, asr #29
    7c88:	40000ec8 	andmi	r0, r0, r8, asr #29
    7c8c:	40000ec4 	andmi	r0, r0, r4, asr #29

00007c90 <ringbuffer1>:

int ringbuffer1(unsigned char rw, unsigned char *data, unsigned int count)	//returns 1 when write/read was successful, 0 elsewise
{
    7c90:	e1a0c00d 	mov	ip, sp
    7c94:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7c98:	e24cb004 	sub	fp, ip, #4	; 0x4
    7c9c:	e24dd018 	sub	sp, sp, #24	; 0x18
    7ca0:	e1a03000 	mov	r3, r0
    7ca4:	e50b101c 	str	r1, [fp, #-28]
    7ca8:	e50b2020 	str	r2, [fp, #-32]
    7cac:	e54b3018 	strb	r3, [fp, #-24]
    static volatile unsigned char buffer[RINGBUFFERSIZE];
//	static volatile unsigned int pfirst=0, plast=0;	//Pointers to first and last to read byte
	static volatile unsigned int read_pointer, write_pointer;
	static volatile unsigned int content=0;
	unsigned int p=0;
    7cb0:	e3a03000 	mov	r3, #0	; 0x0
    7cb4:	e50b3014 	str	r3, [fp, #-20]
    unsigned int p2=0;
    7cb8:	e3a03000 	mov	r3, #0	; 0x0
    7cbc:	e50b3010 	str	r3, [fp, #-16]

	if(rw==RBWRITE)
    7cc0:	e55b3018 	ldrb	r3, [fp, #-24]
    7cc4:	e3530001 	cmp	r3, #1	; 0x1
    7cc8:	1a000021 	bne	7d54 <ringbuffer1+0xc4>
	{
		if(count<RINGBUFFERSIZE-content)	//enough space in buffer?
    7ccc:	e59f3198 	ldr	r3, [pc, #408]	; 7e6c <.text+0x7e6c>
    7cd0:	e5933000 	ldr	r3, [r3]
    7cd4:	e2632d06 	rsb	r2, r3, #384	; 0x180
    7cd8:	e51b3020 	ldr	r3, [fp, #-32]
    7cdc:	e1520003 	cmp	r2, r3
    7ce0:	9a00005a 	bls	7e50 <ringbuffer1+0x1c0>
		{
			while(p<count)
    7ce4:	ea00000d 	b	7d20 <ringbuffer1+0x90>
			{
				buffer[write_pointer++]=data[p++];
    7ce8:	e59f3180 	ldr	r3, [pc, #384]	; 7e70 <.text+0x7e70>
    7cec:	e5931000 	ldr	r1, [r3]
    7cf0:	e51b2014 	ldr	r2, [fp, #-20]
    7cf4:	e51b301c 	ldr	r3, [fp, #-28]
    7cf8:	e0823003 	add	r3, r2, r3
    7cfc:	e5d33000 	ldrb	r3, [r3]
    7d00:	e59f216c 	ldr	r2, [pc, #364]	; 7e74 <.text+0x7e74>
    7d04:	e7c23001 	strb	r3, [r2, r1]
    7d08:	e2812001 	add	r2, r1, #1	; 0x1
    7d0c:	e59f315c 	ldr	r3, [pc, #348]	; 7e70 <.text+0x7e70>
    7d10:	e5832000 	str	r2, [r3]
    7d14:	e51b3014 	ldr	r3, [fp, #-20]
    7d18:	e2833001 	add	r3, r3, #1	; 0x1
    7d1c:	e50b3014 	str	r3, [fp, #-20]
    7d20:	e51b2014 	ldr	r2, [fp, #-20]
    7d24:	e51b3020 	ldr	r3, [fp, #-32]
    7d28:	e1520003 	cmp	r2, r3
    7d2c:	3affffed 	bcc	7ce8 <ringbuffer1+0x58>
			}
            content+=count;
    7d30:	e59f3134 	ldr	r3, [pc, #308]	; 7e6c <.text+0x7e6c>
    7d34:	e5932000 	ldr	r2, [r3]
    7d38:	e51b3020 	ldr	r3, [fp, #-32]
    7d3c:	e0822003 	add	r2, r2, r3
    7d40:	e59f3124 	ldr	r3, [pc, #292]	; 7e6c <.text+0x7e6c>
    7d44:	e5832000 	str	r2, [r3]
            return(1);
    7d48:	e3a03001 	mov	r3, #1	; 0x1
    7d4c:	e50b3024 	str	r3, [fp, #-36]
    7d50:	ea000040 	b	7e58 <ringbuffer1+0x1c8>
		}
	}
	else if(rw==RBREAD)
    7d54:	e55b3018 	ldrb	r3, [fp, #-24]
    7d58:	e3530000 	cmp	r3, #0	; 0x0
    7d5c:	1a00002b 	bne	7e10 <ringbuffer1+0x180>
	{
		if(content>=count)
    7d60:	e59f3104 	ldr	r3, [pc, #260]	; 7e6c <.text+0x7e6c>
    7d64:	e5932000 	ldr	r2, [r3]
    7d68:	e51b3020 	ldr	r3, [fp, #-32]
    7d6c:	e1520003 	cmp	r2, r3
    7d70:	3a000036 	bcc	7e50 <ringbuffer1+0x1c0>
		{
			while(p2<count)
    7d74:	ea00000e 	b	7db4 <ringbuffer1+0x124>
			{
				data[p2++]=buffer[read_pointer++];
    7d78:	e51b2010 	ldr	r2, [fp, #-16]
    7d7c:	e51b301c 	ldr	r3, [fp, #-28]
    7d80:	e0822003 	add	r2, r2, r3
    7d84:	e59f30ec 	ldr	r3, [pc, #236]	; 7e78 <.text+0x7e78>
    7d88:	e5931000 	ldr	r1, [r3]
    7d8c:	e59f30e0 	ldr	r3, [pc, #224]	; 7e74 <.text+0x7e74>
    7d90:	e7d33001 	ldrb	r3, [r3, r1]
    7d94:	e20330ff 	and	r3, r3, #255	; 0xff
    7d98:	e5c23000 	strb	r3, [r2]
    7d9c:	e51b3010 	ldr	r3, [fp, #-16]
    7da0:	e2833001 	add	r3, r3, #1	; 0x1
    7da4:	e50b3010 	str	r3, [fp, #-16]
    7da8:	e2812001 	add	r2, r1, #1	; 0x1
    7dac:	e59f30c4 	ldr	r3, [pc, #196]	; 7e78 <.text+0x7e78>
    7db0:	e5832000 	str	r2, [r3]
    7db4:	e51b2010 	ldr	r2, [fp, #-16]
    7db8:	e51b3020 	ldr	r3, [fp, #-32]
    7dbc:	e1520003 	cmp	r2, r3
    7dc0:	3affffec 	bcc	7d78 <ringbuffer1+0xe8>
			}
            content-=count;
    7dc4:	e59f30a0 	ldr	r3, [pc, #160]	; 7e6c <.text+0x7e6c>
    7dc8:	e5932000 	ldr	r2, [r3]
    7dcc:	e51b3020 	ldr	r3, [fp, #-32]
    7dd0:	e0632002 	rsb	r2, r3, r2
    7dd4:	e59f3090 	ldr	r3, [pc, #144]	; 7e6c <.text+0x7e6c>
    7dd8:	e5832000 	str	r2, [r3]
            if(!content) //buffer empty
    7ddc:	e59f3088 	ldr	r3, [pc, #136]	; 7e6c <.text+0x7e6c>
    7de0:	e5933000 	ldr	r3, [r3]
    7de4:	e3530000 	cmp	r3, #0	; 0x0
    7de8:	1a000005 	bne	7e04 <ringbuffer1+0x174>
            {
            	write_pointer=0;
    7dec:	e59f207c 	ldr	r2, [pc, #124]	; 7e70 <.text+0x7e70>
    7df0:	e3a03000 	mov	r3, #0	; 0x0
    7df4:	e5823000 	str	r3, [r2]
            	read_pointer=0;
    7df8:	e59f2078 	ldr	r2, [pc, #120]	; 7e78 <.text+0x7e78>
    7dfc:	e3a03000 	mov	r3, #0	; 0x0
    7e00:	e5823000 	str	r3, [r2]
            }
			return(1);
    7e04:	e3a03001 	mov	r3, #1	; 0x1
    7e08:	e50b3024 	str	r3, [fp, #-36]
    7e0c:	ea000011 	b	7e58 <ringbuffer1+0x1c8>
		}
	}
        else if(rw==RBFREE)
    7e10:	e55b3018 	ldrb	r3, [fp, #-24]
    7e14:	e3530002 	cmp	r3, #2	; 0x2
    7e18:	1a00000c 	bne	7e50 <ringbuffer1+0x1c0>
        {
          if(content) return 0;
    7e1c:	e59f3048 	ldr	r3, [pc, #72]	; 7e6c <.text+0x7e6c>
    7e20:	e5933000 	ldr	r3, [r3]
    7e24:	e3530000 	cmp	r3, #0	; 0x0
    7e28:	0a000002 	beq	7e38 <ringbuffer1+0x1a8>
    7e2c:	e3a03000 	mov	r3, #0	; 0x0
    7e30:	e50b3024 	str	r3, [fp, #-36]
    7e34:	ea000007 	b	7e58 <ringbuffer1+0x1c8>
          else return(RINGBUFFERSIZE-11);
    7e38:	e3a03f5d 	mov	r3, #372	; 0x174
    7e3c:	e50b3024 	str	r3, [fp, #-36]
    7e40:	e51b3024 	ldr	r3, [fp, #-36]
    7e44:	e2833001 	add	r3, r3, #1	; 0x1
    7e48:	e50b3024 	str	r3, [fp, #-36]
    7e4c:	ea000001 	b	7e58 <ringbuffer1+0x1c8>
        }

	return(0);
    7e50:	e3a03000 	mov	r3, #0	; 0x0
    7e54:	e50b3024 	str	r3, [fp, #-36]
    7e58:	e51b3024 	ldr	r3, [fp, #-36]
}
    7e5c:	e1a00003 	mov	r0, r3
    7e60:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7e64:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7e68:	e12fff1e 	bx	lr
    7e6c:	40001048 	andmi	r1, r0, r8, asr #32
    7e70:	4000104c 	andmi	r1, r0, ip, asr #32
    7e74:	40001054 	andmi	r1, r0, r4, asr r0
    7e78:	40001050 	andmi	r1, r0, r0, asr r0

00007e7c <_read_r>:
#include "uart.h"

// new code for _read_r provided by Alexey Shusharin - Thanks
_ssize_t _read_r(struct _reent *r, int file, void *ptr, size_t len)
{
    7e7c:	e1a0c00d 	mov	ip, sp
    7e80:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7e84:	e24cb004 	sub	fp, ip, #4	; 0x4
    7e88:	e24dd020 	sub	sp, sp, #32	; 0x20
    7e8c:	e50b001c 	str	r0, [fp, #-28]
    7e90:	e50b1020 	str	r1, [fp, #-32]
    7e94:	e50b2024 	str	r2, [fp, #-36]
    7e98:	e50b3028 	str	r3, [fp, #-40]
  char c;
  int  i;
  unsigned char *p;

  p = (unsigned char*)ptr;
    7e9c:	e51b3024 	ldr	r3, [fp, #-36]
    7ea0:	e50b3010 	str	r3, [fp, #-16]

  for (i = 0; i < len; i++)
    7ea4:	e3a03000 	mov	r3, #0	; 0x0
    7ea8:	e50b3014 	str	r3, [fp, #-20]
    7eac:	ea00001f 	b	7f30 <_read_r+0xb4>
  {
    c = UARTReadChar();
    7eb0:	ebfffd9f 	bl	7534 <UARTReadChar>
    7eb4:	e1a03000 	mov	r3, r0
    7eb8:	e54b3015 	strb	r3, [fp, #-21]

    *p++ = c;
    7ebc:	e51b2010 	ldr	r2, [fp, #-16]
    7ec0:	e55b3015 	ldrb	r3, [fp, #-21]
    7ec4:	e5c23000 	strb	r3, [r2]
    7ec8:	e51b3010 	ldr	r3, [fp, #-16]
    7ecc:	e2833001 	add	r3, r3, #1	; 0x1
    7ed0:	e50b3010 	str	r3, [fp, #-16]
    UARTWriteChar(c);
    7ed4:	e55b3015 	ldrb	r3, [fp, #-21]
    7ed8:	e1a00003 	mov	r0, r3
    7edc:	ebfffd6c 	bl	7494 <UARTWriteChar>

    if (c == 0x0D && i <= (len - 2))
    7ee0:	e55b3015 	ldrb	r3, [fp, #-21]
    7ee4:	e353000d 	cmp	r3, #13	; 0xd
    7ee8:	1a00000d 	bne	7f24 <_read_r+0xa8>
    7eec:	e51b3014 	ldr	r3, [fp, #-20]
    7ef0:	e51b2028 	ldr	r2, [fp, #-40]
    7ef4:	e2422002 	sub	r2, r2, #2	; 0x2
    7ef8:	e1530002 	cmp	r3, r2
    7efc:	8a000008 	bhi	7f24 <_read_r+0xa8>
    {
      *p = 0x0A;
    7f00:	e51b2010 	ldr	r2, [fp, #-16]
    7f04:	e3a0300a 	mov	r3, #10	; 0xa
    7f08:	e5c23000 	strb	r3, [r2]
      UARTWriteChar(0x0A);
    7f0c:	e3a0000a 	mov	r0, #10	; 0xa
    7f10:	ebfffd5f 	bl	7494 <UARTWriteChar>
      return i + 2;
    7f14:	e51b3014 	ldr	r3, [fp, #-20]
    7f18:	e2833002 	add	r3, r3, #2	; 0x2
    7f1c:	e50b302c 	str	r3, [fp, #-44]
    7f20:	ea000008 	b	7f48 <_read_r+0xcc>
    7f24:	e51b3014 	ldr	r3, [fp, #-20]
    7f28:	e2833001 	add	r3, r3, #1	; 0x1
    7f2c:	e50b3014 	str	r3, [fp, #-20]
    7f30:	e51b2014 	ldr	r2, [fp, #-20]
    7f34:	e51b3028 	ldr	r3, [fp, #-40]
    7f38:	e1520003 	cmp	r2, r3
    7f3c:	3affffdb 	bcc	7eb0 <_read_r+0x34>
    }
  }
  return i;
    7f40:	e51b3014 	ldr	r3, [fp, #-20]
    7f44:	e50b302c 	str	r3, [fp, #-44]
    7f48:	e51b302c 	ldr	r3, [fp, #-44]
}
    7f4c:	e1a00003 	mov	r0, r3
    7f50:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7f54:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7f58:	e12fff1e 	bx	lr

00007f5c <_write_r>:


#if 0
// old version - no longer in use
_ssize_t _read_r(
    struct _reent *r, 
    int file, 
    void *ptr, 
    size_t len)
{
	char c;
	int  i;
	unsigned char *p;
	
	p = (unsigned char*)ptr;
	
	for (i = 0; i < len; i++) {
		// c = uart0Getch();
		c = UARTReadChar();
		if (c == 0x0D) {
			*p='\0';
			break;
		}
		*p++ = c;
		UARTWriteChar(c);
	}
	return len - i;
}
#endif

_ssize_t _write_r (
    struct _reent *r, 
    int file, 
    const void *ptr, 
    size_t len)
{
    7f5c:	e1a0c00d 	mov	ip, sp
    7f60:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    7f64:	e24cb004 	sub	fp, ip, #4	; 0x4
    7f68:	e24dd018 	sub	sp, sp, #24	; 0x18
    7f6c:	e50b0018 	str	r0, [fp, #-24]
    7f70:	e50b101c 	str	r1, [fp, #-28]
    7f74:	e50b2020 	str	r2, [fp, #-32]
    7f78:	e50b3024 	str	r3, [fp, #-36]
	int i;
	const unsigned char *p;
	
	p = (const unsigned char*) ptr;
    7f7c:	e51b3020 	ldr	r3, [fp, #-32]
    7f80:	e50b3010 	str	r3, [fp, #-16]
	
	for (i = 0; i < len; i++) {
    7f84:	e3a03000 	mov	r3, #0	; 0x0
    7f88:	e50b3014 	str	r3, [fp, #-20]
    7f8c:	ea000010 	b	7fd4 <_write_r+0x78>
		if (*p == '\n' ) UARTWriteChar('\r');
    7f90:	e51b3010 	ldr	r3, [fp, #-16]
    7f94:	e5d33000 	ldrb	r3, [r3]
    7f98:	e353000a 	cmp	r3, #10	; 0xa
    7f9c:	1a000001 	bne	7fa8 <_write_r+0x4c>
    7fa0:	e3a0000d 	mov	r0, #13	; 0xd
    7fa4:	ebfffd3a 	bl	7494 <UARTWriteChar>
		UARTWriteChar(*p++);
    7fa8:	e51b3010 	ldr	r3, [fp, #-16]
    7fac:	e5d33000 	ldrb	r3, [r3]
    7fb0:	e1a02003 	mov	r2, r3
    7fb4:	e51b3010 	ldr	r3, [fp, #-16]
    7fb8:	e2833001 	add	r3, r3, #1	; 0x1
    7fbc:	e50b3010 	str	r3, [fp, #-16]
    7fc0:	e1a00002 	mov	r0, r2
    7fc4:	ebfffd32 	bl	7494 <UARTWriteChar>
    7fc8:	e51b3014 	ldr	r3, [fp, #-20]
    7fcc:	e2833001 	add	r3, r3, #1	; 0x1
    7fd0:	e50b3014 	str	r3, [fp, #-20]
    7fd4:	e51b2014 	ldr	r2, [fp, #-20]
    7fd8:	e51b3024 	ldr	r3, [fp, #-36]
    7fdc:	e1520003 	cmp	r2, r3
    7fe0:	3affffea 	bcc	7f90 <_write_r+0x34>
	}
	
	return len;
    7fe4:	e51b3024 	ldr	r3, [fp, #-36]
}
    7fe8:	e1a00003 	mov	r0, r3
    7fec:	e24bd00c 	sub	sp, fp, #12	; 0xc
    7ff0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    7ff4:	e12fff1e 	bx	lr

00007ff8 <_close_r>:

int _close_r(
    struct _reent *r, 
    int file)
{
    7ff8:	e1a0c00d 	mov	ip, sp
    7ffc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8000:	e24cb004 	sub	fp, ip, #4	; 0x4
    8004:	e24dd008 	sub	sp, sp, #8	; 0x8
    8008:	e50b0010 	str	r0, [fp, #-16]
    800c:	e50b1014 	str	r1, [fp, #-20]
	return 0;
    8010:	e3a03000 	mov	r3, #0	; 0x0
}
    8014:	e1a00003 	mov	r0, r3
    8018:	e24bd00c 	sub	sp, fp, #12	; 0xc
    801c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8020:	e12fff1e 	bx	lr

00008024 <_lseek_r>:

_off_t _lseek_r(
    struct _reent *r, 
    int file, 
    _off_t ptr, 
    int dir)
{
    8024:	e1a0c00d 	mov	ip, sp
    8028:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    802c:	e24cb004 	sub	fp, ip, #4	; 0x4
    8030:	e24dd010 	sub	sp, sp, #16	; 0x10
    8034:	e50b0010 	str	r0, [fp, #-16]
    8038:	e50b1014 	str	r1, [fp, #-20]
    803c:	e50b2018 	str	r2, [fp, #-24]
    8040:	e50b301c 	str	r3, [fp, #-28]
	return (_off_t)0;	/*  Always indicate we are at file beginning.	*/
    8044:	e3a03000 	mov	r3, #0	; 0x0
}
    8048:	e1a00003 	mov	r0, r3
    804c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8050:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8054:	e12fff1e 	bx	lr

00008058 <_fstat_r>:


int _fstat_r(
    struct _reent *r, 
    int file, 
    struct stat *st)
{
    8058:	e1a0c00d 	mov	ip, sp
    805c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8060:	e24cb004 	sub	fp, ip, #4	; 0x4
    8064:	e24dd00c 	sub	sp, sp, #12	; 0xc
    8068:	e50b0010 	str	r0, [fp, #-16]
    806c:	e50b1014 	str	r1, [fp, #-20]
    8070:	e50b2018 	str	r2, [fp, #-24]
	/*  Always set as character device.				*/
	st->st_mode = S_IFCHR;	
    8074:	e51b2018 	ldr	r2, [fp, #-24]
    8078:	e3a03a02 	mov	r3, #8192	; 0x2000
    807c:	e5823004 	str	r3, [r2, #4]
		/* assigned to strong type with implicit 	*/
		/* signed/unsigned conversion.  Required by 	*/
		/* newlib.					*/

	return 0;
    8080:	e3a03000 	mov	r3, #0	; 0x0
}
    8084:	e1a00003 	mov	r0, r3
    8088:	e24bd00c 	sub	sp, fp, #12	; 0xc
    808c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8090:	e12fff1e 	bx	lr

00008094 <isatty>:

int isatty(int file); /* avoid warning */

int isatty(int file)
{
    8094:	e1a0c00d 	mov	ip, sp
    8098:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    809c:	e24cb004 	sub	fp, ip, #4	; 0x4
    80a0:	e24dd004 	sub	sp, sp, #4	; 0x4
    80a4:	e50b0010 	str	r0, [fp, #-16]
	return 1;
    80a8:	e3a03001 	mov	r3, #1	; 0x1
}
    80ac:	e1a00003 	mov	r0, r3
    80b0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    80b4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    80b8:	e12fff1e 	bx	lr

000080bc <_sbrk_r>:

#if 0
static void _exit (int n) {
label:  goto label; /* endless loop */
}
#endif 

/* "malloc clue function" */

	/**** Locally used variables. ****/
extern char _end[];              /*  end is set in the linker command 	*/
				/* file and is the end of statically 	*/
				/* allocated data (thus start of heap).	*/

static char *heap_ptr;		/* Points to current end of the heap.	*/

/************************** _sbrk_r *************************************/
/*  Support function.  Adjusts end of heap to provide more memory to	*/
/* memory allocator. Simple and dumb with no sanity checks.		*/
/*  struct _reent *r	-- re-entrancy structure, used by newlib to 	*/
/*			support multiple threads of operation.		*/
/*  ptrdiff_t nbytes	-- number of bytes to add.			*/
/*  Returns pointer to start of new heap area.				*/
/*  Note:  This implementation is not thread safe (despite taking a	*/
/* _reent structure as a parameter).  					*/
/*  Since _s_r is not used in the current implementation, the following	*/
/* messages must be suppressed.						*/

void * _sbrk_r(
    struct _reent *_s_r, 
    ptrdiff_t nbytes)
{
    80bc:	e1a0c00d 	mov	ip, sp
    80c0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    80c4:	e24cb004 	sub	fp, ip, #4	; 0x4
    80c8:	e24dd00c 	sub	sp, sp, #12	; 0xc
    80cc:	e50b0014 	str	r0, [fp, #-20]
    80d0:	e50b1018 	str	r1, [fp, #-24]
	char  *base;		/*  errno should be set to  ENOMEM on error	*/

	if (!heap_ptr) {	/*  Initialize if first time through.		*/
    80d4:	e59f304c 	ldr	r3, [pc, #76]	; 8128 <.text+0x8128>
    80d8:	e5933000 	ldr	r3, [r3]
    80dc:	e3530000 	cmp	r3, #0	; 0x0
    80e0:	1a000002 	bne	80f0 <_sbrk_r+0x34>
		heap_ptr = _end;
    80e4:	e59f203c 	ldr	r2, [pc, #60]	; 8128 <.text+0x8128>
    80e8:	e59f303c 	ldr	r3, [pc, #60]	; 812c <.text+0x812c>
    80ec:	e5823000 	str	r3, [r2]
	}
	base = heap_ptr;	/*  Point to end of heap.			*/
    80f0:	e59f3030 	ldr	r3, [pc, #48]	; 8128 <.text+0x8128>
    80f4:	e5933000 	ldr	r3, [r3]
    80f8:	e50b3010 	str	r3, [fp, #-16]
	heap_ptr += nbytes;	/*  Increase heap.				*/
    80fc:	e59f3024 	ldr	r3, [pc, #36]	; 8128 <.text+0x8128>
    8100:	e5932000 	ldr	r2, [r3]
    8104:	e51b3018 	ldr	r3, [fp, #-24]
    8108:	e0822003 	add	r2, r2, r3
    810c:	e59f3014 	ldr	r3, [pc, #20]	; 8128 <.text+0x8128>
    8110:	e5832000 	str	r2, [r3]
	
	return base;		/*  Return pointer to start of new heap area.	*/
    8114:	e51b3010 	ldr	r3, [fp, #-16]
}
    8118:	e1a00003 	mov	r0, r3
    811c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8120:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8124:	e12fff1e 	bx	lr
    8128:	400011d4 	ldrmid	r1, [r0], -r4
    812c:	40006f80 	andmi	r6, r0, r0, lsl #31

00008130 <I2C0MasterHandler>:
** Returned value:		None
** 
*****************************************************************************/
void I2C0MasterHandler (void) __irq 
{
    8130:	e1a0c00d 	mov	ip, sp
    8134:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8138:	e24cb004 	sub	fp, ip, #4	; 0x4
    813c:	e24dd004 	sub	sp, sp, #4	; 0x4
    BYTE StatValue;

    /* this handler deals with master read and master write only */
    StatValue = I20STAT;
    8140:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    8144:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8148:	e5933000 	ldr	r3, [r3]
    814c:	e54b300d 	strb	r3, [fp, #-13]
    
    IENABLE;   
    switch ( StatValue )
    8150:	e55b300d 	ldrb	r3, [fp, #-13]
    8154:	e2433008 	sub	r3, r3, #8	; 0x8
    8158:	e3530050 	cmp	r3, #80	; 0x50
    815c:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    8160:	ea000106 	b	8580 <.text+0x8580>
    8164:	000082a8 	andeq	r8, r0, r8, lsr #5
    8168:	00008580 	andeq	r8, r0, r0, lsl #11
    816c:	00008580 	andeq	r8, r0, r0, lsl #11
    8170:	00008580 	andeq	r8, r0, r0, lsl #11
    8174:	00008580 	andeq	r8, r0, r0, lsl #11
    8178:	00008580 	andeq	r8, r0, r0, lsl #11
    817c:	00008580 	andeq	r8, r0, r0, lsl #11
    8180:	00008580 	andeq	r8, r0, r0, lsl #11
    8184:	000082e0 	andeq	r8, r0, r0, ror #5
    8188:	00008580 	andeq	r8, r0, r0, lsl #11
    818c:	00008580 	andeq	r8, r0, r0, lsl #11
    8190:	00008580 	andeq	r8, r0, r0, lsl #11
    8194:	00008580 	andeq	r8, r0, r0, lsl #11
    8198:	00008580 	andeq	r8, r0, r0, lsl #11
    819c:	00008580 	andeq	r8, r0, r0, lsl #11
    81a0:	00008580 	andeq	r8, r0, r0, lsl #11
    81a4:	00008338 	andeq	r8, r0, r8, lsr r3
    81a8:	00008580 	andeq	r8, r0, r0, lsl #11
    81ac:	00008580 	andeq	r8, r0, r0, lsl #11
    81b0:	00008580 	andeq	r8, r0, r0, lsl #11
    81b4:	00008580 	andeq	r8, r0, r0, lsl #11
    81b8:	00008580 	andeq	r8, r0, r0, lsl #11
    81bc:	00008580 	andeq	r8, r0, r0, lsl #11
    81c0:	00008580 	andeq	r8, r0, r0, lsl #11
    81c4:	0000855c 	andeq	r8, r0, ip, asr r5
    81c8:	00008580 	andeq	r8, r0, r0, lsl #11
    81cc:	00008580 	andeq	r8, r0, r0, lsl #11
    81d0:	00008580 	andeq	r8, r0, r0, lsl #11
    81d4:	00008580 	andeq	r8, r0, r0, lsl #11
    81d8:	00008580 	andeq	r8, r0, r0, lsl #11
    81dc:	00008580 	andeq	r8, r0, r0, lsl #11
    81e0:	00008580 	andeq	r8, r0, r0, lsl #11
    81e4:	000083a0 	andeq	r8, r0, r0, lsr #7
    81e8:	00008580 	andeq	r8, r0, r0, lsl #11
    81ec:	00008580 	andeq	r8, r0, r0, lsl #11
    81f0:	00008580 	andeq	r8, r0, r0, lsl #11
    81f4:	00008580 	andeq	r8, r0, r0, lsl #11
    81f8:	00008580 	andeq	r8, r0, r0, lsl #11
    81fc:	00008580 	andeq	r8, r0, r0, lsl #11
    8200:	00008580 	andeq	r8, r0, r0, lsl #11
    8204:	000083a0 	andeq	r8, r0, r0, lsr #7
    8208:	00008580 	andeq	r8, r0, r0, lsl #11
    820c:	00008580 	andeq	r8, r0, r0, lsl #11
    8210:	00008580 	andeq	r8, r0, r0, lsl #11
    8214:	00008580 	andeq	r8, r0, r0, lsl #11
    8218:	00008580 	andeq	r8, r0, r0, lsl #11
    821c:	00008580 	andeq	r8, r0, r0, lsl #11
    8220:	00008580 	andeq	r8, r0, r0, lsl #11
    8224:	00008580 	andeq	r8, r0, r0, lsl #11
    8228:	00008580 	andeq	r8, r0, r0, lsl #11
    822c:	00008580 	andeq	r8, r0, r0, lsl #11
    8230:	00008580 	andeq	r8, r0, r0, lsl #11
    8234:	00008580 	andeq	r8, r0, r0, lsl #11
    8238:	00008580 	andeq	r8, r0, r0, lsl #11
    823c:	00008580 	andeq	r8, r0, r0, lsl #11
    8240:	00008580 	andeq	r8, r0, r0, lsl #11
    8244:	000084a4 	andeq	r8, r0, r4, lsr #9
    8248:	00008580 	andeq	r8, r0, r0, lsl #11
    824c:	00008580 	andeq	r8, r0, r0, lsl #11
    8250:	00008580 	andeq	r8, r0, r0, lsl #11
    8254:	00008580 	andeq	r8, r0, r0, lsl #11
    8258:	00008580 	andeq	r8, r0, r0, lsl #11
    825c:	00008580 	andeq	r8, r0, r0, lsl #11
    8260:	00008580 	andeq	r8, r0, r0, lsl #11
    8264:	0000855c 	andeq	r8, r0, ip, asr r5
    8268:	00008580 	andeq	r8, r0, r0, lsl #11
    826c:	00008580 	andeq	r8, r0, r0, lsl #11
    8270:	00008580 	andeq	r8, r0, r0, lsl #11
    8274:	00008580 	andeq	r8, r0, r0, lsl #11
    8278:	00008580 	andeq	r8, r0, r0, lsl #11
    827c:	00008580 	andeq	r8, r0, r0, lsl #11
    8280:	00008580 	andeq	r8, r0, r0, lsl #11
    8284:	000084bc 	streqh	r8, [r0], -ip
    8288:	00008580 	andeq	r8, r0, r0, lsl #11
    828c:	00008580 	andeq	r8, r0, r0, lsl #11
    8290:	00008580 	andeq	r8, r0, r0, lsl #11
    8294:	00008580 	andeq	r8, r0, r0, lsl #11
    8298:	00008580 	andeq	r8, r0, r0, lsl #11
    829c:	00008580 	andeq	r8, r0, r0, lsl #11
    82a0:	00008580 	andeq	r8, r0, r0, lsl #11
    82a4:	000084bc 	streqh	r8, [r0], -ip
    {
	case 0x08:			/* A Start condition is issued. */
	I20DAT = I2CMasterBuffer[0];
    82a8:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    82ac:	e2822907 	add	r2, r2, #114688	; 0x1c000
    82b0:	e59f32f8 	ldr	r3, [pc, #760]	; 85b0 <.text+0x85b0>
    82b4:	e5d33000 	ldrb	r3, [r3]
    82b8:	e5823000 	str	r3, [r2]
	I20CONCLR = (I2CONCLR_SIC | I2CONCLR_STAC);
    82bc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    82c0:	e2833907 	add	r3, r3, #114688	; 0x1c000
    82c4:	e2833018 	add	r3, r3, #24	; 0x18
    82c8:	e3a02028 	mov	r2, #40	; 0x28
    82cc:	e5832000 	str	r2, [r3]
	I2CMasterState = I2C_STARTED;
    82d0:	e59f22dc 	ldr	r2, [pc, #732]	; 85b4 <.text+0x85b4>
    82d4:	e3a03001 	mov	r3, #1	; 0x1
    82d8:	e5823000 	str	r3, [r2]
	break;
    82dc:	ea0000ac 	b	8594 <.text+0x8594>
	
	case 0x10:			/* A repeated started is issued */
	if (  I2CCmd == GET_DEVICE_ID || I2CCmd == GET_TEMPERATURE )
    82e0:	e59f32d0 	ldr	r3, [pc, #720]	; 85b8 <.text+0x85b8>
    82e4:	e5933000 	ldr	r3, [r3]
    82e8:	e3530001 	cmp	r3, #1	; 0x1
    82ec:	0a000003 	beq	8300 <.text+0x8300>
    82f0:	e59f32c0 	ldr	r3, [pc, #704]	; 85b8 <.text+0x85b8>
    82f4:	e5933000 	ldr	r3, [r3]
    82f8:	e3530002 	cmp	r3, #2	; 0x2
    82fc:	1a000004 	bne	8314 <.text+0x8314>
	{
	    I20DAT = I2CMasterBuffer[2];
    8300:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    8304:	e2822907 	add	r2, r2, #114688	; 0x1c000
    8308:	e59f32a0 	ldr	r3, [pc, #672]	; 85b0 <.text+0x85b0>
    830c:	e5d33002 	ldrb	r3, [r3, #2]
    8310:	e5823000 	str	r3, [r2]
	}
	I20CONCLR = (I2CONCLR_SIC | I2CONCLR_STAC);
    8314:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8318:	e2833907 	add	r3, r3, #114688	; 0x1c000
    831c:	e2833018 	add	r3, r3, #24	; 0x18
    8320:	e3a02028 	mov	r2, #40	; 0x28
    8324:	e5832000 	str	r2, [r3]
	I2CMasterState = I2C_RESTARTED;
    8328:	e59f2284 	ldr	r2, [pc, #644]	; 85b4 <.text+0x85b4>
    832c:	e3a03002 	mov	r3, #2	; 0x2
    8330:	e5823000 	str	r3, [r2]
	break;
    8334:	ea000096 	b	8594 <.text+0x8594>
	
	case 0x18:			/* Regardless, it's a ACK */
	if ( I2CMasterState == I2C_STARTED )
    8338:	e59f3274 	ldr	r3, [pc, #628]	; 85b4 <.text+0x85b4>
    833c:	e5933000 	ldr	r3, [r3]
    8340:	e3530001 	cmp	r3, #1	; 0x1
    8344:	1a00000f 	bne	8388 <.text+0x8388>
	{
	    I20DAT = I2CMasterBuffer[1+WrIndex];
    8348:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    834c:	e2822907 	add	r2, r2, #114688	; 0x1c000
    8350:	e59f3264 	ldr	r3, [pc, #612]	; 85bc <.text+0x85bc>
    8354:	e5933000 	ldr	r3, [r3]
    8358:	e2831001 	add	r1, r3, #1	; 0x1
    835c:	e59f324c 	ldr	r3, [pc, #588]	; 85b0 <.text+0x85b0>
    8360:	e7d33001 	ldrb	r3, [r3, r1]
    8364:	e5823000 	str	r3, [r2]
	    WrIndex++;
    8368:	e59f324c 	ldr	r3, [pc, #588]	; 85bc <.text+0x85bc>
    836c:	e5933000 	ldr	r3, [r3]
    8370:	e2832001 	add	r2, r3, #1	; 0x1
    8374:	e59f3240 	ldr	r3, [pc, #576]	; 85bc <.text+0x85bc>
    8378:	e5832000 	str	r2, [r3]
	    I2CMasterState = DATA_ACK;
    837c:	e59f2230 	ldr	r2, [pc, #560]	; 85b4 <.text+0x85b4>
    8380:	e3a03004 	mov	r3, #4	; 0x4
    8384:	e5823000 	str	r3, [r2]
	}
	I20CONCLR = I2CONCLR_SIC;
    8388:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    838c:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8390:	e2833018 	add	r3, r3, #24	; 0x18
    8394:	e3a02008 	mov	r2, #8	; 0x8
    8398:	e5832000 	str	r2, [r3]
	break;
    839c:	ea00007c 	b	8594 <.text+0x8594>
	
	case 0x28:	/* Data byte has been transmitted, regardless ACK or NACK */
	case 0x30:
	if ( WrIndex != I2CWriteLength )
    83a0:	e59f3214 	ldr	r3, [pc, #532]	; 85bc <.text+0x85bc>
    83a4:	e5932000 	ldr	r2, [r3]
    83a8:	e59f3210 	ldr	r3, [pc, #528]	; 85c0 <.text+0x85c0>
    83ac:	e5933000 	ldr	r3, [r3]
    83b0:	e1520003 	cmp	r2, r3
    83b4:	0a000025 	beq	8450 <.text+0x8450>
	{   
	    I20DAT = I2CMasterBuffer[1+WrIndex]; /* this should be the last one */
    83b8:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    83bc:	e2822907 	add	r2, r2, #114688	; 0x1c000
    83c0:	e59f31f4 	ldr	r3, [pc, #500]	; 85bc <.text+0x85bc>
    83c4:	e5933000 	ldr	r3, [r3]
    83c8:	e2831001 	add	r1, r3, #1	; 0x1
    83cc:	e59f31dc 	ldr	r3, [pc, #476]	; 85b0 <.text+0x85b0>
    83d0:	e7d33001 	ldrb	r3, [r3, r1]
    83d4:	e5823000 	str	r3, [r2]
	    WrIndex++;
    83d8:	e59f31dc 	ldr	r3, [pc, #476]	; 85bc <.text+0x85bc>
    83dc:	e5933000 	ldr	r3, [r3]
    83e0:	e2832001 	add	r2, r3, #1	; 0x1
    83e4:	e59f31d0 	ldr	r3, [pc, #464]	; 85bc <.text+0x85bc>
    83e8:	e5832000 	str	r2, [r3]
	    if ( WrIndex != I2CWriteLength )
    83ec:	e59f31c8 	ldr	r3, [pc, #456]	; 85bc <.text+0x85bc>
    83f0:	e5932000 	ldr	r2, [r3]
    83f4:	e59f31c4 	ldr	r3, [pc, #452]	; 85c0 <.text+0x85c0>
    83f8:	e5933000 	ldr	r3, [r3]
    83fc:	e1520003 	cmp	r2, r3
    8400:	0a000003 	beq	8414 <.text+0x8414>
	    {   
		I2CMasterState = DATA_ACK;
    8404:	e59f21a8 	ldr	r2, [pc, #424]	; 85b4 <.text+0x85b4>
    8408:	e3a03004 	mov	r3, #4	; 0x4
    840c:	e5823000 	str	r3, [r2]
    8410:	ea00001d 	b	848c <.text+0x848c>
	    }
	    else
	    {
		I2CMasterState = DATA_NACK;
    8414:	e59f2198 	ldr	r2, [pc, #408]	; 85b4 <.text+0x85b4>
    8418:	e3a03005 	mov	r3, #5	; 0x5
    841c:	e5823000 	str	r3, [r2]
		if ( I2CReadLength != 0 )
    8420:	e59f319c 	ldr	r3, [pc, #412]	; 85c4 <.text+0x85c4>
    8424:	e5933000 	ldr	r3, [r3]
    8428:	e3530000 	cmp	r3, #0	; 0x0
    842c:	0a000016 	beq	848c <.text+0x848c>
		{
		    I20CONSET = I2CONSET_STA;	/* Set Repeated-start flag */
    8430:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8434:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8438:	e3a02020 	mov	r2, #32	; 0x20
    843c:	e5832000 	str	r2, [r3]
		    I2CMasterState = I2C_REPEATED_START;
    8440:	e59f216c 	ldr	r2, [pc, #364]	; 85b4 <.text+0x85b4>
    8444:	e3a03003 	mov	r3, #3	; 0x3
    8448:	e5823000 	str	r3, [r2]
    844c:	ea00000e 	b	848c <.text+0x848c>
		}
	    }
	}
	else
	{
	    if ( I2CReadLength != 0 )
    8450:	e59f316c 	ldr	r3, [pc, #364]	; 85c4 <.text+0x85c4>
    8454:	e5933000 	ldr	r3, [r3]
    8458:	e3530000 	cmp	r3, #0	; 0x0
    845c:	0a000007 	beq	8480 <.text+0x8480>
	    {
		I20CONSET = I2CONSET_STA;	/* Set Repeated-start flag */
    8460:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8464:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8468:	e3a02020 	mov	r2, #32	; 0x20
    846c:	e5832000 	str	r2, [r3]
		I2CMasterState = I2C_REPEATED_START;
    8470:	e59f213c 	ldr	r2, [pc, #316]	; 85b4 <.text+0x85b4>
    8474:	e3a03003 	mov	r3, #3	; 0x3
    8478:	e5823000 	str	r3, [r2]
    847c:	ea000002 	b	848c <.text+0x848c>
	    }
	    else
	    {
		I2CMasterState = DATA_NACK;
    8480:	e59f212c 	ldr	r2, [pc, #300]	; 85b4 <.text+0x85b4>
    8484:	e3a03005 	mov	r3, #5	; 0x5
    8488:	e5823000 	str	r3, [r2]
	    }
	}
	I20CONCLR = I2CONCLR_SIC;
    848c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8490:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8494:	e2833018 	add	r3, r3, #24	; 0x18
    8498:	e3a02008 	mov	r2, #8	; 0x8
    849c:	e5832000 	str	r2, [r3]
	break;
    84a0:	ea00003b 	b	8594 <.text+0x8594>
	
	case 0x40:	/* Master Receive, SLA_R has been sent */
	I20CONCLR = I2CONCLR_SIC;
    84a4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    84a8:	e2833907 	add	r3, r3, #114688	; 0x1c000
    84ac:	e2833018 	add	r3, r3, #24	; 0x18
    84b0:	e3a02008 	mov	r2, #8	; 0x8
    84b4:	e5832000 	str	r2, [r3]
	break;
    84b8:	ea000035 	b	8594 <.text+0x8594>
	
	case 0x50:	/* Data byte has been received, regardless following ACK or NACK */
	case 0x58:
	I2CMasterBuffer[3+RdIndex] = I20DAT;
    84bc:	e59f3104 	ldr	r3, [pc, #260]	; 85c8 <.text+0x85c8>
    84c0:	e5933000 	ldr	r3, [r3]
    84c4:	e2831003 	add	r1, r3, #3	; 0x3
    84c8:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    84cc:	e2833907 	add	r3, r3, #114688	; 0x1c000
    84d0:	e5933000 	ldr	r3, [r3]
    84d4:	e20330ff 	and	r3, r3, #255	; 0xff
    84d8:	e59f20d0 	ldr	r2, [pc, #208]	; 85b0 <.text+0x85b0>
    84dc:	e7c23001 	strb	r3, [r2, r1]
	RdIndex++;
    84e0:	e59f30e0 	ldr	r3, [pc, #224]	; 85c8 <.text+0x85c8>
    84e4:	e5933000 	ldr	r3, [r3]
    84e8:	e2832001 	add	r2, r3, #1	; 0x1
    84ec:	e59f30d4 	ldr	r3, [pc, #212]	; 85c8 <.text+0x85c8>
    84f0:	e5832000 	str	r2, [r3]
	if ( RdIndex != I2CReadLength )
    84f4:	e59f30cc 	ldr	r3, [pc, #204]	; 85c8 <.text+0x85c8>
    84f8:	e5932000 	ldr	r2, [r3]
    84fc:	e59f30c0 	ldr	r3, [pc, #192]	; 85c4 <.text+0x85c4>
    8500:	e5933000 	ldr	r3, [r3]
    8504:	e1520003 	cmp	r2, r3
    8508:	0a000003 	beq	851c <.text+0x851c>
	{   
	    I2CMasterState = DATA_ACK;
    850c:	e59f20a0 	ldr	r2, [pc, #160]	; 85b4 <.text+0x85b4>
    8510:	e3a03004 	mov	r3, #4	; 0x4
    8514:	e5823000 	str	r3, [r2]
    8518:	ea000005 	b	8534 <.text+0x8534>
	}
	else
	{
	    RdIndex = 0;
    851c:	e59f20a4 	ldr	r2, [pc, #164]	; 85c8 <.text+0x85c8>
    8520:	e3a03000 	mov	r3, #0	; 0x0
    8524:	e5823000 	str	r3, [r2]
	    I2CMasterState = DATA_NACK;
    8528:	e59f2084 	ldr	r2, [pc, #132]	; 85b4 <.text+0x85b4>
    852c:	e3a03005 	mov	r3, #5	; 0x5
    8530:	e5823000 	str	r3, [r2]
	}
	I20CONSET = I2CONSET_AA;	/* assert ACK after data is received */
    8534:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8538:	e2833907 	add	r3, r3, #114688	; 0x1c000
    853c:	e3a02004 	mov	r2, #4	; 0x4
    8540:	e5832000 	str	r2, [r3]
	I20CONCLR = I2CONCLR_SIC;
    8544:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8548:	e2833907 	add	r3, r3, #114688	; 0x1c000
    854c:	e2833018 	add	r3, r3, #24	; 0x18
    8550:	e3a02008 	mov	r2, #8	; 0x8
    8554:	e5832000 	str	r2, [r3]
	break;
    8558:	ea00000d 	b	8594 <.text+0x8594>
	
	case 0x20:			/* regardless, it's a NACK */
	case 0x48:
	I20CONCLR = I2CONCLR_SIC;
    855c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8560:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8564:	e2833018 	add	r3, r3, #24	; 0x18
    8568:	e3a02008 	mov	r2, #8	; 0x8
    856c:	e5832000 	str	r2, [r3]
	I2CMasterState = DATA_NACK;
    8570:	e59f203c 	ldr	r2, [pc, #60]	; 85b4 <.text+0x85b4>
    8574:	e3a03005 	mov	r3, #5	; 0x5
    8578:	e5823000 	str	r3, [r2]
	break;
    857c:	ea000004 	b	8594 <.text+0x8594>
	
	case 0x38:			/* Arbitration lost, in this example, we don't
					deal with multiple master situation */
	default:
	I20CONCLR = I2CONCLR_SIC;	
    8580:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8584:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8588:	e2833018 	add	r3, r3, #24	; 0x18
    858c:	e3a02008 	mov	r2, #8	; 0x8
    8590:	e5832000 	str	r2, [r3]
	break;
    }
    
    IDISABLE;
    VICVectAddr = 0;		/* Acknowledge Interrupt */
    8594:	e3a03000 	mov	r3, #0	; 0x0
    8598:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    859c:	e3a02000 	mov	r2, #0	; 0x0
    85a0:	e5832000 	str	r2, [r3]

}
    85a4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    85a8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    85ac:	e12fff1e 	bx	lr
    85b0:	40004ef4 	strmid	r4, [r0], -r4
    85b4:	400011d8 	ldrmid	r1, [r0], -r8
    85b8:	40004f14 	andmi	r4, r0, r4, lsl pc
    85bc:	400011e8 	andmi	r1, r0, r8, ror #3
    85c0:	40004f18 	andmi	r4, r0, r8, lsl pc
    85c4:	40004ecc 	andmi	r4, r0, ip, asr #29
    85c8:	400011e4 	andmi	r1, r0, r4, ror #3

000085cc <I2C0_send_motordata>:


void I2C0_send_motordata(void)
{
    85cc:	e1a0c00d 	mov	ip, sp
    85d0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    85d4:	e24cb004 	sub	fp, ip, #4	; 0x4
	WrIndex=0;
    85d8:	e59f2080 	ldr	r2, [pc, #128]	; 8660 <.text+0x8660>
    85dc:	e3a03000 	mov	r3, #0	; 0x0
    85e0:	e5823000 	str	r3, [r2]
	RdIndex=0;
    85e4:	e59f2078 	ldr	r2, [pc, #120]	; 8664 <.text+0x8664>
    85e8:	e3a03000 	mov	r3, #0	; 0x0
    85ec:	e5823000 	str	r3, [r2]
	I2CWriteLength = 5;
    85f0:	e59f2070 	ldr	r2, [pc, #112]	; 8668 <.text+0x8668>
    85f4:	e3a03005 	mov	r3, #5	; 0x5
    85f8:	e5823000 	str	r3, [r2]
	I2CReadLength = 0;
    85fc:	e59f2068 	ldr	r2, [pc, #104]	; 866c <.text+0x866c>
    8600:	e3a03000 	mov	r3, #0	; 0x0
    8604:	e5823000 	str	r3, [r2]
    I2CMasterBuffer[0] = 0x02;
    8608:	e59f2060 	ldr	r2, [pc, #96]	; 8670 <.text+0x8670>
    860c:	e3a03002 	mov	r3, #2	; 0x2
    8610:	e5c23000 	strb	r3, [r2]
    I2CMasterBuffer[1] = 100;
    8614:	e59f2054 	ldr	r2, [pc, #84]	; 8670 <.text+0x8670>
    8618:	e3a03064 	mov	r3, #100	; 0x64
    861c:	e5c23001 	strb	r3, [r2, #1]
    I2CMasterBuffer[2] = 100;
    8620:	e59f2048 	ldr	r2, [pc, #72]	; 8670 <.text+0x8670>
    8624:	e3a03064 	mov	r3, #100	; 0x64
    8628:	e5c23002 	strb	r3, [r2, #2]
    I2CMasterBuffer[3] = 100;
    862c:	e59f203c 	ldr	r2, [pc, #60]	; 8670 <.text+0x8670>
    8630:	e3a03064 	mov	r3, #100	; 0x64
    8634:	e5c23003 	strb	r3, [r2, #3]
    I2CMasterBuffer[4] = 1;
    8638:	e59f2030 	ldr	r2, [pc, #48]	; 8670 <.text+0x8670>
    863c:	e3a03001 	mov	r3, #1	; 0x1
    8640:	e5c23004 	strb	r3, [r2, #4]

    //I20CONSET = I2CONSET_STA;	/* Set Start flag */
    //if ( !I2CStart() ) I2CStop();
    I2CCmd = GET_TEMPERATURE;
    8644:	e59f2028 	ldr	r2, [pc, #40]	; 8674 <.text+0x8674>
    8648:	e3a03002 	mov	r3, #2	; 0x2
    864c:	e5823000 	str	r3, [r2]
	I2CEngine();
    8650:	eb000066 	bl	87f0 <I2CEngine>
}
    8654:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8658:	e89d6800 	ldmia	sp, {fp, sp, lr}
    865c:	e12fff1e 	bx	lr
    8660:	400011e8 	andmi	r1, r0, r8, ror #3
    8664:	400011e4 	andmi	r1, r0, r4, ror #3
    8668:	40004f18 	andmi	r4, r0, r8, lsl pc
    866c:	40004ecc 	andmi	r4, r0, ip, asr #29
    8670:	40004ef4 	strmid	r4, [r0], -r4
    8674:	40004f14 	andmi	r4, r0, r4, lsl pc

00008678 <I2CStart>:

/*****************************************************************************
** Function name:		I2CStart
**
** Descriptions:		Create I2C start condition, a timeout
**				value is set if the I2C never gets started,
**				and timed out. It's a fatal error. 
**
** parameters:			None
** Returned value:		true or false, return false if timed out
** 
*****************************************************************************/
unsigned int I2CStart( void )
{
    8678:	e1a0c00d 	mov	ip, sp
    867c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8680:	e24cb004 	sub	fp, ip, #4	; 0x4
    8684:	e24dd008 	sub	sp, sp, #8	; 0x8
    unsigned int timeout = 0;
    8688:	e3a03000 	mov	r3, #0	; 0x0
    868c:	e50b3014 	str	r3, [fp, #-20]
    unsigned int returnValue = FALSE;
    8690:	e3a03000 	mov	r3, #0	; 0x0
    8694:	e50b3010 	str	r3, [fp, #-16]
 
    /*--- Issue a start condition ---*/
    I20CONSET = I2CONSET_STA;	/* Set Start flag */
    8698:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    869c:	e2833907 	add	r3, r3, #114688	; 0x1c000
    86a0:	e3a02020 	mov	r2, #32	; 0x20
    86a4:	e5832000 	str	r2, [r3]
    
    /*--- Wait until START transmitted ---*/
    while( 1 )
    {
	if ( I2CMasterState == I2C_STARTED )
    86a8:	e59f3058 	ldr	r3, [pc, #88]	; 8708 <.text+0x8708>
    86ac:	e5933000 	ldr	r3, [r3]
    86b0:	e3530001 	cmp	r3, #1	; 0x1
    86b4:	1a000002 	bne	86c4 <I2CStart+0x4c>
	{
	    returnValue = TRUE;
    86b8:	e3a03001 	mov	r3, #1	; 0x1
    86bc:	e50b3010 	str	r3, [fp, #-16]
	    break;	
    86c0:	ea00000b 	b	86f4 <I2CStart+0x7c>
	}
	if ( timeout >= MAX_TIMEOUT )
    86c4:	e51b2014 	ldr	r2, [fp, #-20]
    86c8:	e3a03401 	mov	r3, #16777216	; 0x1000000
    86cc:	e2433002 	sub	r3, r3, #2	; 0x2
    86d0:	e1520003 	cmp	r2, r3
    86d4:	9a000002 	bls	86e4 <I2CStart+0x6c>
	{
	    returnValue = FALSE;
    86d8:	e3a03000 	mov	r3, #0	; 0x0
    86dc:	e50b3010 	str	r3, [fp, #-16]
	    break;
    86e0:	ea000003 	b	86f4 <I2CStart+0x7c>
	}
	timeout++;
    86e4:	e51b3014 	ldr	r3, [fp, #-20]
    86e8:	e2833001 	add	r3, r3, #1	; 0x1
    86ec:	e50b3014 	str	r3, [fp, #-20]
    }
    86f0:	eaffffec 	b	86a8 <I2CStart+0x30>
    return( returnValue );
    86f4:	e51b3010 	ldr	r3, [fp, #-16]
}
    86f8:	e1a00003 	mov	r0, r3
    86fc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8700:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8704:	e12fff1e 	bx	lr
    8708:	400011d8 	ldrmid	r1, [r0], -r8

0000870c <I2CStop>:

/*****************************************************************************
** Function name:		I2CStop
**
** Descriptions:		Set the I2C stop condition, if the routine
**				never exit, it's a fatal bus error.
**
** parameters:			None
** Returned value:		true or never return
** 
*****************************************************************************/
unsigned int I2CStop( void )
{
    870c:	e1a0c00d 	mov	ip, sp
    8710:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8714:	e24cb004 	sub	fp, ip, #4	; 0x4
    I20CONSET = I2CONSET_STO;      /* Set Stop flag */ 
    8718:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    871c:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8720:	e3a02010 	mov	r2, #16	; 0x10
    8724:	e5832000 	str	r2, [r3]
    I20CONCLR = I2CONCLR_SIC;  /* Clear SI flag */ 
    8728:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    872c:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8730:	e2833018 	add	r3, r3, #24	; 0x18
    8734:	e3a02008 	mov	r2, #8	; 0x8
    8738:	e5832000 	str	r2, [r3]
            
    /*--- Wait for STOP detected ---*/
    while( I20CONSET & I2CONSET_STO );
    873c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8740:	e2833907 	add	r3, r3, #114688	; 0x1c000
    8744:	e5933000 	ldr	r3, [r3]
    8748:	e2033010 	and	r3, r3, #16	; 0x10
    874c:	e3530000 	cmp	r3, #0	; 0x0
    8750:	1afffff9 	bne	873c <I2CStop+0x30>
    return TRUE;
    8754:	e3a03001 	mov	r3, #1	; 0x1
}
    8758:	e1a00003 	mov	r0, r3
    875c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8760:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8764:	e12fff1e 	bx	lr

00008768 <I2CInit>:

/*****************************************************************************
** Function name:		I2CInit
**
** Descriptions:		Initialize I2C controller
**
** parameters:			I2c mode is either MASTER or SLAVE
** Returned value:		true or false, return false if the I2C
**				interrupt handler was not installed correctly
** 
*****************************************************************************/
void I2CInit( unsigned int I2cMode ) 
{
    8768:	e1a0c00d 	mov	ip, sp
    876c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8770:	e24cb004 	sub	fp, ip, #4	; 0x4
    8774:	e24dd004 	sub	sp, sp, #4	; 0x4
    8778:	e50b0010 	str	r0, [fp, #-16]
    IODIR0|= 0x0C;	/* set port 0.2 and port 0.3 to output, high */
    877c:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    8780:	e282290a 	add	r2, r2, #163840	; 0x28000
    8784:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    8788:	e283390a 	add	r3, r3, #163840	; 0x28000
    878c:	e5933000 	ldr	r3, [r3]
    8790:	e383300c 	orr	r3, r3, #12	; 0xc
    8794:	e5823000 	str	r3, [r2]
    IOSET0 = 0x0C;
    8798:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    879c:	e283390a 	add	r3, r3, #163840	; 0x28000
    87a0:	e3a0200c 	mov	r2, #12	; 0xc
    87a4:	e5832000 	str	r2, [r3]

    /*--- Clear flags ---*/
    I20CONCLR = I2CONCLR_AAC | I2CONCLR_SIC | I2CONCLR_STAC | I2CONCLR_I2ENC;    
    87a8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    87ac:	e2833907 	add	r3, r3, #114688	; 0x1c000
    87b0:	e2833018 	add	r3, r3, #24	; 0x18
    87b4:	e3a0206c 	mov	r2, #108	; 0x6c
    87b8:	e5832000 	str	r2, [r3]

    /*--- Reset registers ---*/
    I20SCLL   = I2SCLL_SCLL;
    87bc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    87c0:	e2833907 	add	r3, r3, #114688	; 0x1c000
    87c4:	e2833014 	add	r3, r3, #20	; 0x14
    87c8:	e3a02080 	mov	r2, #128	; 0x80
    87cc:	e5832000 	str	r2, [r3]
    I20SCLH   = I2SCLH_SCLH;
    87d0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    87d4:	e2833907 	add	r3, r3, #114688	; 0x1c000
    87d8:	e2833010 	add	r3, r3, #16	; 0x10
    87dc:	e3a02080 	mov	r2, #128	; 0x80
    87e0:	e5832000 	str	r2, [r3]
}
    87e4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    87e8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    87ec:	e12fff1e 	bx	lr

000087f0 <I2CEngine>:

/*****************************************************************************
** Function name:		I2CEngine
**
** Descriptions:		The routine to complete a I2C transaction
**				from start to stop. All the intermitten
**				steps are handled in the interrupt handler.
**				Before this routine is called, the read
**				length, write length, I2C master buffer,
**				and I2C command fields need to be filled.
**				see i2cmst.c for more details. 
**
** parameters:			None
** Returned value:		true or false, return false only if the
**				start condition can never be generated and
**				timed out. 
** 
*****************************************************************************/
unsigned int I2CEngine( void ) 
{
    87f0:	e1a0c00d 	mov	ip, sp
    87f4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    87f8:	e24cb004 	sub	fp, ip, #4	; 0x4
    87fc:	e24dd004 	sub	sp, sp, #4	; 0x4
    I2CMasterState = I2C_IDLE;
    8800:	e59f206c 	ldr	r2, [pc, #108]	; 8874 <.text+0x8874>
    8804:	e3a03000 	mov	r3, #0	; 0x0
    8808:	e5823000 	str	r3, [r2]
    RdIndex = 0;
    880c:	e59f2064 	ldr	r2, [pc, #100]	; 8878 <.text+0x8878>
    8810:	e3a03000 	mov	r3, #0	; 0x0
    8814:	e5823000 	str	r3, [r2]
    WrIndex = 0;
    8818:	e59f205c 	ldr	r2, [pc, #92]	; 887c <.text+0x887c>
    881c:	e3a03000 	mov	r3, #0	; 0x0
    8820:	e5823000 	str	r3, [r2]
    if ( I2CStart() != TRUE )
    8824:	ebffff93 	bl	8678 <I2CStart>
    8828:	e1a03000 	mov	r3, r0
    882c:	e3530001 	cmp	r3, #1	; 0x1
    8830:	0a000003 	beq	8844 <I2CEngine+0x54>
    {
		I2CStop();
    8834:	ebffffb4 	bl	870c <I2CStop>
	return ( FALSE );
    8838:	e3a03000 	mov	r3, #0	; 0x0
    883c:	e50b3010 	str	r3, [fp, #-16]
    8840:	ea000006 	b	8860 <I2CEngine+0x70>
    }
    while ( 1 )
    {
	if ( I2CMasterState == DATA_NACK )
    8844:	e59f3028 	ldr	r3, [pc, #40]	; 8874 <.text+0x8874>
    8848:	e5933000 	ldr	r3, [r3]
    884c:	e3530005 	cmp	r3, #5	; 0x5
    8850:	1afffffb 	bne	8844 <I2CEngine+0x54>
	{
	    I2CStop();
    8854:	ebffffac 	bl	870c <I2CStop>
	    break;
	}
    }    
    return ( TRUE );      
    8858:	e3a03001 	mov	r3, #1	; 0x1
    885c:	e50b3010 	str	r3, [fp, #-16]
    8860:	e51b3010 	ldr	r3, [fp, #-16]
}
    8864:	e1a00003 	mov	r0, r3
    8868:	e24bd00c 	sub	sp, fp, #12	; 0xc
    886c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8870:	e12fff1e 	bx	lr
    8874:	400011d8 	ldrmid	r1, [r0], -r8
    8878:	400011e4 	andmi	r1, r0, r4, ror #3
    887c:	400011e8 	andmi	r1, r0, r8, ror #3

00008880 <I2C1MasterHandler>:
**
*****************************************************************************/

void I2C1MasterHandler (void) __irq
{
    8880:	e1a0c00d 	mov	ip, sp
    8884:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8888:	e24cb004 	sub	fp, ip, #4	; 0x4
    888c:	e24dd004 	sub	sp, sp, #4	; 0x4
    BYTE StatValue;

    /* this handler deals with master read and master write only */
    StatValue = I21STAT;
    8890:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    8894:	e2833917 	add	r3, r3, #376832	; 0x5c000
    8898:	e5933000 	ldr	r3, [r3]
    889c:	e54b300d 	strb	r3, [fp, #-13]

    IENABLE;
    switch ( StatValue )
    88a0:	e55b300d 	ldrb	r3, [fp, #-13]
    88a4:	e2433008 	sub	r3, r3, #8	; 0x8
    88a8:	e3530028 	cmp	r3, #40	; 0x28
    88ac:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
    88b0:	ea00009e 	b	8b30 <.text+0x8b30>
    88b4:	00008958 	andeq	r8, r0, r8, asr r9
    88b8:	00008b30 	andeq	r8, r0, r0, lsr fp
    88bc:	00008b30 	andeq	r8, r0, r0, lsr fp
    88c0:	00008b30 	andeq	r8, r0, r0, lsr fp
    88c4:	00008b30 	andeq	r8, r0, r0, lsr fp
    88c8:	00008b30 	andeq	r8, r0, r0, lsr fp
    88cc:	00008b30 	andeq	r8, r0, r0, lsr fp
    88d0:	00008b30 	andeq	r8, r0, r0, lsr fp
    88d4:	00008b30 	andeq	r8, r0, r0, lsr fp
    88d8:	00008b30 	andeq	r8, r0, r0, lsr fp
    88dc:	00008b30 	andeq	r8, r0, r0, lsr fp
    88e0:	00008b30 	andeq	r8, r0, r0, lsr fp
    88e4:	00008b30 	andeq	r8, r0, r0, lsr fp
    88e8:	00008b30 	andeq	r8, r0, r0, lsr fp
    88ec:	00008b30 	andeq	r8, r0, r0, lsr fp
    88f0:	00008b30 	andeq	r8, r0, r0, lsr fp
    88f4:	00008990 	muleq	r0, r0, r9
    88f8:	00008b30 	andeq	r8, r0, r0, lsr fp
    88fc:	00008b30 	andeq	r8, r0, r0, lsr fp
    8900:	00008b30 	andeq	r8, r0, r0, lsr fp
    8904:	00008b30 	andeq	r8, r0, r0, lsr fp
    8908:	00008b30 	andeq	r8, r0, r0, lsr fp
    890c:	00008b30 	andeq	r8, r0, r0, lsr fp
    8910:	00008b30 	andeq	r8, r0, r0, lsr fp
    8914:	00008adc 	ldreqd	r8, [r0], -ip
    8918:	00008b30 	andeq	r8, r0, r0, lsr fp
    891c:	00008b30 	andeq	r8, r0, r0, lsr fp
    8920:	00008b30 	andeq	r8, r0, r0, lsr fp
    8924:	00008b30 	andeq	r8, r0, r0, lsr fp
    8928:	00008b30 	andeq	r8, r0, r0, lsr fp
    892c:	00008b30 	andeq	r8, r0, r0, lsr fp
    8930:	00008b30 	andeq	r8, r0, r0, lsr fp
    8934:	000089ec 	andeq	r8, r0, ip, ror #19
    8938:	00008b30 	andeq	r8, r0, r0, lsr fp
    893c:	00008b30 	andeq	r8, r0, r0, lsr fp
    8940:	00008b30 	andeq	r8, r0, r0, lsr fp
    8944:	00008b30 	andeq	r8, r0, r0, lsr fp
    8948:	00008b30 	andeq	r8, r0, r0, lsr fp
    894c:	00008b30 	andeq	r8, r0, r0, lsr fp
    8950:	00008b30 	andeq	r8, r0, r0, lsr fp
    8954:	00008a9c 	muleq	r0, ip, sl
    {
	case 0x08:			/* A Start condition is issued. */
	I21DAT = I2C1MasterBuffer[0];
    8958:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    895c:	e2822917 	add	r2, r2, #376832	; 0x5c000
    8960:	e59f31f8 	ldr	r3, [pc, #504]	; 8b60 <.text+0x8b60>
    8964:	e5d33000 	ldrb	r3, [r3]
    8968:	e5823000 	str	r3, [r2]
	I21CONCLR = (I2CONCLR_SIC | I2CONCLR_STAC);
    896c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8970:	e2833917 	add	r3, r3, #376832	; 0x5c000
    8974:	e2833018 	add	r3, r3, #24	; 0x18
    8978:	e3a02028 	mov	r2, #40	; 0x28
    897c:	e5832000 	str	r2, [r3]
	I2C1MasterState = I2C_STARTED;
    8980:	e59f21dc 	ldr	r2, [pc, #476]	; 8b64 <.text+0x8b64>
    8984:	e3a03001 	mov	r3, #1	; 0x1
    8988:	e5823000 	str	r3, [r2]
	break;
    898c:	ea00006c 	b	8b44 <.text+0x8b44>


	case 0x18:			/* Regardless, it's a ACK */
	if ( I2C1MasterState == I2C_STARTED )
    8990:	e59f31cc 	ldr	r3, [pc, #460]	; 8b64 <.text+0x8b64>
    8994:	e5933000 	ldr	r3, [r3]
    8998:	e3530001 	cmp	r3, #1	; 0x1
    899c:	1a00000c 	bne	89d4 <.text+0x89d4>
	{
	    I21DAT = I2C1MasterBuffer[1];
    89a0:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    89a4:	e2822917 	add	r2, r2, #376832	; 0x5c000
    89a8:	e59f31b0 	ldr	r3, [pc, #432]	; 8b60 <.text+0x8b60>
    89ac:	e5d33001 	ldrb	r3, [r3, #1]
    89b0:	e5823000 	str	r3, [r2]
	    WrIndex1++;
    89b4:	e59f31ac 	ldr	r3, [pc, #428]	; 8b68 <.text+0x8b68>
    89b8:	e5933000 	ldr	r3, [r3]
    89bc:	e2832001 	add	r2, r3, #1	; 0x1
    89c0:	e59f31a0 	ldr	r3, [pc, #416]	; 8b68 <.text+0x8b68>
    89c4:	e5832000 	str	r2, [r3]
	    I2C1MasterState = DATA_ACK;
    89c8:	e59f2194 	ldr	r2, [pc, #404]	; 8b64 <.text+0x8b64>
    89cc:	e3a03004 	mov	r3, #4	; 0x4
    89d0:	e5823000 	str	r3, [r2]
	}
	I21CONCLR = I2CONCLR_SIC;
    89d4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    89d8:	e2833917 	add	r3, r3, #376832	; 0x5c000
    89dc:	e2833018 	add	r3, r3, #24	; 0x18
    89e0:	e3a02008 	mov	r2, #8	; 0x8
    89e4:	e5832000 	str	r2, [r3]
	break;
    89e8:	ea000055 	b	8b44 <.text+0x8b44>

	case 0x28:	/* Data byte has been transmitted, regardless ACK or NACK */
	if ( WrIndex1 < I2C1WriteLength )
    89ec:	e59f3174 	ldr	r3, [pc, #372]	; 8b68 <.text+0x8b68>
    89f0:	e5932000 	ldr	r2, [r3]
    89f4:	e59f3170 	ldr	r3, [pc, #368]	; 8b6c <.text+0x8b6c>
    89f8:	e5933000 	ldr	r3, [r3]
    89fc:	e1520003 	cmp	r2, r3
    8a00:	2a000010 	bcs	8a48 <.text+0x8a48>
	{
	    I21DAT = I2C1MasterBuffer[1+WrIndex1]; /* this should be the last one */
    8a04:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
    8a08:	e2822917 	add	r2, r2, #376832	; 0x5c000
    8a0c:	e59f3154 	ldr	r3, [pc, #340]	; 8b68 <.text+0x8b68>
    8a10:	e5933000 	ldr	r3, [r3]
    8a14:	e2831001 	add	r1, r3, #1	; 0x1
    8a18:	e59f3140 	ldr	r3, [pc, #320]	; 8b60 <.text+0x8b60>
    8a1c:	e7d33001 	ldrb	r3, [r3, r1]
    8a20:	e5823000 	str	r3, [r2]
	    WrIndex1++;
    8a24:	e59f313c 	ldr	r3, [pc, #316]	; 8b68 <.text+0x8b68>
    8a28:	e5933000 	ldr	r3, [r3]
    8a2c:	e2832001 	add	r2, r3, #1	; 0x1
    8a30:	e59f3130 	ldr	r3, [pc, #304]	; 8b68 <.text+0x8b68>
    8a34:	e5832000 	str	r2, [r3]
	    I2C1MasterState = DATA_ACK;
    8a38:	e59f2124 	ldr	r2, [pc, #292]	; 8b64 <.text+0x8b64>
    8a3c:	e3a03004 	mov	r3, #4	; 0x4
    8a40:	e5823000 	str	r3, [r2]
    8a44:	ea00000b 	b	8a78 <.text+0x8a78>

	}
	else
	{
		I2C1MasterState = DATA_WRITE_DONE;
    8a48:	e59f2114 	ldr	r2, [pc, #276]	; 8b64 <.text+0x8b64>
    8a4c:	e3a03007 	mov	r3, #7	; 0x7
    8a50:	e5823000 	str	r3, [r2]
		  	//I2C Stop
		I21CONSET = I2CONSET_STO;      /* Set Stop flag */
    8a54:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8a58:	e2833917 	add	r3, r3, #376832	; 0x5c000
    8a5c:	e3a02010 	mov	r2, #16	; 0x10
    8a60:	e5832000 	str	r2, [r3]
		I21CONCLR = I2CONCLR_SIC;  /* Clear SI flag */
    8a64:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8a68:	e2833917 	add	r3, r3, #376832	; 0x5c000
    8a6c:	e2833018 	add	r3, r3, #24	; 0x18
    8a70:	e3a02008 	mov	r2, #8	; 0x8
    8a74:	e5832000 	str	r2, [r3]
	}
	I21CONCLR = I2CONCLR_SIC;
    8a78:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8a7c:	e2833917 	add	r3, r3, #376832	; 0x5c000
    8a80:	e2833018 	add	r3, r3, #24	; 0x18
    8a84:	e3a02008 	mov	r2, #8	; 0x8
    8a88:	e5832000 	str	r2, [r3]
	lastI2c1Error=I2C_ERROR_NONE;
    8a8c:	e59f20dc 	ldr	r2, [pc, #220]	; 8b70 <.text+0x8b70>
    8a90:	e3a03000 	mov	r3, #0	; 0x0
    8a94:	e5c23000 	strb	r3, [r2]

	break;
    8a98:	ea000029 	b	8b44 <.text+0x8b44>

	case 0x30: //data has been transmited but NACK was received
		I2C1MasterState = DATA_NACK;
    8a9c:	e59f20c0 	ldr	r2, [pc, #192]	; 8b64 <.text+0x8b64>
    8aa0:	e3a03005 	mov	r3, #5	; 0x5
    8aa4:	e5823000 	str	r3, [r2]
		  	//I2C Stop
		I21CONSET = I2CONSET_STO;      /* Set Stop flag */
    8aa8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8aac:	e2833917 	add	r3, r3, #376832	; 0x5c000
    8ab0:	e3a02010 	mov	r2, #16	; 0x10
    8ab4:	e5832000 	str	r2, [r3]
		I21CONCLR = I2CONCLR_SIC;  /* Clear SI flag */
    8ab8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8abc:	e2833917 	add	r3, r3, #376832	; 0x5c000
    8ac0:	e2833018 	add	r3, r3, #24	; 0x18
    8ac4:	e3a02008 	mov	r2, #8	; 0x8
    8ac8:	e5832000 	str	r2, [r3]
		lastI2c1Error=I2C_ERROR_NACKAFTERWRITE;
    8acc:	e59f209c 	ldr	r2, [pc, #156]	; 8b70 <.text+0x8b70>
    8ad0:	e3a03002 	mov	r3, #2	; 0x2
    8ad4:	e5c23000 	strb	r3, [r2]
	break;
    8ad8:	ea000019 	b	8b44 <.text+0x8b44>

	case 0x20: //NACK received, receiver not found
				I21CONCLR = I2CONCLR_SIC;
    8adc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8ae0:	e2833917 	add	r3, r3, #376832	; 0x5c000
    8ae4:	e2833018 	add	r3, r3, #24	; 0x18
    8ae8:	e3a02008 	mov	r2, #8	; 0x8
    8aec:	e5832000 	str	r2, [r3]
				I2C1MasterState = DATA_NACK;
    8af0:	e59f206c 	ldr	r2, [pc, #108]	; 8b64 <.text+0x8b64>
    8af4:	e3a03005 	mov	r3, #5	; 0x5
    8af8:	e5823000 	str	r3, [r2]
				//I2C Stop
				I21CONSET = I2CONSET_STO;      /* Set Stop flag */
    8afc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8b00:	e2833917 	add	r3, r3, #376832	; 0x5c000
    8b04:	e3a02010 	mov	r2, #16	; 0x10
    8b08:	e5832000 	str	r2, [r3]
				I21CONCLR = I2CONCLR_SIC;  /* Clear SI flag */
    8b0c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8b10:	e2833917 	add	r3, r3, #376832	; 0x5c000
    8b14:	e2833018 	add	r3, r3, #24	; 0x18
    8b18:	e3a02008 	mov	r2, #8	; 0x8
    8b1c:	e5832000 	str	r2, [r3]
				lastI2c1Error=I2C_ERROR_NACKAFTERSTART;
    8b20:	e59f2048 	ldr	r2, [pc, #72]	; 8b70 <.text+0x8b70>
    8b24:	e3a03001 	mov	r3, #1	; 0x1
    8b28:	e5c23000 	strb	r3, [r2]
	break;
    8b2c:	ea000004 	b	8b44 <.text+0x8b44>



	default:
	I21CONCLR = I2CONCLR_SIC;
    8b30:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    8b34:	e2833917 	add	r3, r3, #376832	; 0x5c000
    8b38:	e2833018 	add	r3, r3, #24	; 0x18
    8b3c:	e3a02008 	mov	r2, #8	; 0x8
    8b40:	e5832000 	str	r2, [r3]
	break;
    }

    IDISABLE;
    VICVectAddr = 0;		/* Acknowledge Interrupt */
    8b44:	e3a03000 	mov	r3, #0	; 0x0
    8b48:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    8b4c:	e3a02000 	mov	r2, #0	; 0x0
    8b50:	e5832000 	str	r2, [r3]

}
    8b54:	e24bd00c 	sub	sp, fp, #12	; 0xc
    8b58:	e89d6800 	ldmia	sp, {fp, sp, lr}
    8b5c:	e12fff1e 	bx	lr
    8b60:	40004f20 	andmi	r4, r0, r0, lsr #30
    8b64:	400011ec 	andmi	r1, r0, ip, ror #3
    8b68:	400011f4 	strmid	r1, [r0], -r4
    8b6c:	40004f1c 	andmi	r4, r0, ip, lsl pc
    8b70:	400011f8 	strmid	r1, [r0], -r8

00008b74 <fireFlyLedHandler>:

void fireFlyLedHandler(void) 	//called with 100Hz
{
    8b74:	e1a0c00d 	mov	ip, sp
    8b78:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    8b7c:	e24cb004 	sub	fp, ip, #4	; 0x4
    8b80:	e24dd00c 	sub	sp, sp, #12	; 0xc
	unsigned char r,g,b;
	unsigned short errorFlags;
	static unsigned short cnt=0;
	static unsigned char mfsCnt=0;
	static unsigned char mincCnt=0;
	static unsigned char ceCnt=0;

	errorFlags=0;
    8b84:	e3a03000 	mov	r3, #0	; 0x0
    8b88:	e14b31b2 	strh	r3, [fp, #-18]


	if (LL_1khz_attitude_data.flightMode&FM_CALIBRATION_ERROR_GYROS)
    8b8c:	e59f3af4 	ldr	r3, [pc, #2804]	; 9688 <.text+0x9688>
    8b90:	e1d335b2 	ldrh	r3, [r3, #82]
    8b94:	e1a03803 	mov	r3, r3, lsl #16
    8b98:	e1a03823 	mov	r3, r3, lsr #16
    8b9c:	e2033c02 	and	r3, r3, #512	; 0x200
    8ba0:	e3530000 	cmp	r3, #0	; 0x0
    8ba4:	0a000002 	beq	8bb4 <fireFlyLedHandler+0x40>
	{
		errorFlags|=0x02;
    8ba8:	e15b31b2 	ldrh	r3, [fp, #-18]
    8bac:	e3833002 	orr	r3, r3, #2	; 0x2
    8bb0:	e14b31b2 	strh	r3, [fp, #-18]
	}

	if (LL_1khz_attitude_data.flightMode&FM_CALIBRATION_ERROR_ACC)
    8bb4:	e59f3acc 	ldr	r3, [pc, #2764]	; 9688 <.text+0x9688>
    8bb8:	e1d335b2 	ldrh	r3, [r3, #82]
    8bbc:	e1a03803 	mov	r3, r3, lsl #16
    8bc0:	e1a03823 	mov	r3, r3, lsr #16
    8bc4:	e2033b01 	and	r3, r3, #1024	; 0x400
    8bc8:	e3530000 	cmp	r3, #0	; 0x0
    8bcc:	0a000002 	beq	8bdc <fireFlyLedHandler+0x68>
	{
		errorFlags|=0x04;
    8bd0:	e15b31b2 	ldrh	r3, [fp, #-18]
    8bd4:	e3833004 	orr	r3, r3, #4	; 0x4
    8bd8:	e14b31b2 	strh	r3, [fp, #-18]
	}

	if ((LL_1khz_attitude_data.flightMode&FM_COMPASS_FAILURE) && (ceCnt<5))
    8bdc:	e59f3aa4 	ldr	r3, [pc, #2724]	; 9688 <.text+0x9688>
    8be0:	e1d335b2 	ldrh	r3, [r3, #82]
    8be4:	e1a03803 	mov	r3, r3, lsl #16
    8be8:	e1a03823 	mov	r3, r3, lsr #16
    8bec:	e2033010 	and	r3, r3, #16	; 0x10
    8bf0:	e3530000 	cmp	r3, #0	; 0x0
    8bf4:	0a000006 	beq	8c14 <fireFlyLedHandler+0xa0>
    8bf8:	e59f3a8c 	ldr	r3, [pc, #2700]	; 968c <.text+0x968c>
    8bfc:	e5d33000 	ldrb	r3, [r3]
    8c00:	e3530004 	cmp	r3, #4	; 0x4
    8c04:	8a000002 	bhi	8c14 <fireFlyLedHandler+0xa0>
	{
		errorFlags|=0x08;
    8c08:	e15b31b2 	ldrh	r3, [fp, #-18]
    8c0c:	e3833008 	orr	r3, r3, #8	; 0x8
    8c10:	e14b31b2 	strh	r3, [fp, #-18]
	}

	if ((LL_1khz_attitude_data.flightMode&FM_MAG_INCLINATION_ERROR) && (mincCnt<5) && ((LL_1khz_attitude_data.flightMode&FM_COMPASS_FAILURE)==0))
    8c14:	e59f3a6c 	ldr	r3, [pc, #2668]	; 9688 <.text+0x9688>
    8c18:	e1d335b2 	ldrh	r3, [r3, #82]
    8c1c:	e1a03803 	mov	r3, r3, lsl #16
    8c20:	e1a03843 	mov	r3, r3, asr #16
    8c24:	e3530000 	cmp	r3, #0	; 0x0
    8c28:	aa00000d 	bge	8c64 <fireFlyLedHandler+0xf0>
    8c2c:	e59f3a5c 	ldr	r3, [pc, #2652]	; 9690 <.text+0x9690>
    8c30:	e5d33000 	ldrb	r3, [r3]
    8c34:	e3530004 	cmp	r3, #4	; 0x4
    8c38:	8a000009 	bhi	8c64 <fireFlyLedHandler+0xf0>
    8c3c:	e59f3a44 	ldr	r3, [pc, #2628]	; 9688 <.text+0x9688>
    8c40:	e1d335b2 	ldrh	r3, [r3, #82]
    8c44:	e1a03803 	mov	r3, r3, lsl #16
    8c48:	e1a03823 	mov	r3, r3, lsr #16
    8c4c:	e2033010 	and	r3, r3, #16	; 0x10
    8c50:	e3530000 	cmp	r3, #0	; 0x0
    8c54:	1a000002 	bne	8c64 <fireFlyLedHandler+0xf0>
	{
		errorFlags|=0x10;
    8c58:	e15b31b2 	ldrh	r3, [fp, #-18]
    8c5c:	e3833010 	orr	r3, r3, #16	; 0x10
    8c60:	e14b31b2 	strh	r3, [fp, #-18]
	}

	if ((LL_1khz_attitude_data.flightMode&FM_MAG_FIELD_STRENGTH_ERROR) && (mfsCnt<5) && ((LL_1khz_attitude_data.flightMode&FM_COMPASS_FAILURE)==0))
    8c64:	e59f3a1c 	ldr	r3, [pc, #2588]	; 9688 <.text+0x9688>
    8c68:	e1d335b2 	ldrh	r3, [r3, #82]
    8c6c:	e1a03803 	mov	r3, r3, lsl #16
    8c70:	e1a03823 	mov	r3, r3, lsr #16
    8c74:	e2033901 	and	r3, r3, #16384	; 0x4000
    8c78:	e3530000 	cmp	r3, #0	; 0x0
    8c7c:	0a00000d 	beq	8cb8 <fireFlyLedHandler+0x144>
    8c80:	e59f3a0c 	ldr	r3, [pc, #2572]	; 9694 <.text+0x9694>
    8c84:	e5d33000 	ldrb	r3, [r3]
    8c88:	e3530004 	cmp	r3, #4	; 0x4
    8c8c:	8a000009 	bhi	8cb8 <fireFlyLedHandler+0x144>
    8c90:	e59f39f0 	ldr	r3, [pc, #2544]	; 9688 <.text+0x9688>
    8c94:	e1d335b2 	ldrh	r3, [r3, #82]
    8c98:	e1a03803 	mov	r3, r3, lsl #16
    8c9c:	e1a03823 	mov	r3, r3, lsr #16
    8ca0:	e2033010 	and	r3, r3, #16	; 0x10
    8ca4:	e3530000 	cmp	r3, #0	; 0x0
    8ca8:	1a000002 	bne	8cb8 <fireFlyLedHandler+0x144>
	{
		errorFlags|=0x20;
    8cac:	e15b31b2 	ldrh	r3, [fp, #-18]
    8cb0:	e3833020 	orr	r3, r3, #32	; 0x20
    8cb4:	e14b31b2 	strh	r3, [fp, #-18]
	}

	cnt++;
    8cb8:	e59f39d8 	ldr	r3, [pc, #2520]	; 9698 <.text+0x9698>
    8cbc:	e1d330b0 	ldrh	r3, [r3]
    8cc0:	e2833001 	add	r3, r3, #1	; 0x1
    8cc4:	e1a03803 	mov	r3, r3, lsl #16
    8cc8:	e1a02823 	mov	r2, r3, lsr #16
    8ccc:	e59f39c4 	ldr	r3, [pc, #2500]	; 9698 <.text+0x9698>
    8cd0:	e1c320b0 	strh	r2, [r3]
	if (cnt==200)
    8cd4:	e59f39bc 	ldr	r3, [pc, #2492]	; 9698 <.text+0x9698>
    8cd8:	e1d330b0 	ldrh	r3, [r3]
    8cdc:	e35300c8 	cmp	r3, #200	; 0xc8
    8ce0:	1a000002 	bne	8cf0 <fireFlyLedHandler+0x17c>
		cnt=0;
    8ce4:	e59f39ac 	ldr	r3, [pc, #2476]	; 9698 <.text+0x9698>
    8ce8:	e3a02000 	mov	r2, #0	; 0x0
    8cec:	e1c320b0 	strh	r2, [r3]
	if(!SYSTEM_initialized)
    8cf0:	e59f39a4 	ldr	r3, [pc, #2468]	; 969c <.text+0x969c>
    8cf4:	e5d33000 	ldrb	r3, [r3]
    8cf8:	e20330ff 	and	r3, r3, #255	; 0xff
    8cfc:	e3530000 	cmp	r3, #0	; 0x0
    8d00:	1a000009 	bne	8d2c <fireFlyLedHandler+0x1b8>
		{
			errorFlags|=0x01;
    8d04:	e15b31b2 	ldrh	r3, [fp, #-18]
    8d08:	e3833001 	orr	r3, r3, #1	; 0x1
    8d0c:	e14b31b2 	strh	r3, [fp, #-18]
			r=0;
    8d10:	e3a03000 	mov	r3, #0	; 0x0
    8d14:	e54b3015 	strb	r3, [fp, #-21]
			g=0;
    8d18:	e3a03000 	mov	r3, #0	; 0x0
    8d1c:	e54b3014 	strb	r3, [fp, #-20]
			b=255;
    8d20:	e3e03000 	mvn	r3, #0	; 0x0
    8d24:	e54b3013 	strb	r3, [fp, #-19]
    8d28:	ea000080 	b	8f30 <fireFlyLedHandler+0x3bc>
		}
	else if (((GPS_Data.status&0xFF)==3) && (HL_Status.battery_voltage_1>11000))
    8d2c:	e59f396c 	ldr	r3, [pc, #2412]	; 96a0 <.text+0x96a0>
    8d30:	e5933028 	ldr	r3, [r3, #40]
    8d34:	e20330ff 	and	r3, r3, #255	; 0xff
    8d38:	e3530003 	cmp	r3, #3	; 0x3
    8d3c:	1a00000e 	bne	8d7c <fireFlyLedHandler+0x208>
    8d40:	e59f395c 	ldr	r3, [pc, #2396]	; 96a4 <.text+0x96a4>
    8d44:	e1d330b0 	ldrh	r3, [r3]
    8d48:	e1a03803 	mov	r3, r3, lsl #16
    8d4c:	e1a02843 	mov	r2, r3, asr #16
    8d50:	e3a03dab 	mov	r3, #10944	; 0x2ac0
    8d54:	e2833038 	add	r3, r3, #56	; 0x38
    8d58:	e1520003 	cmp	r2, r3
    8d5c:	da000006 	ble	8d7c <fireFlyLedHandler+0x208>
    {
    	r=0;
    8d60:	e3a03000 	mov	r3, #0	; 0x0
    8d64:	e54b3015 	strb	r3, [fp, #-21]
    	g=255;
    8d68:	e3e03000 	mvn	r3, #0	; 0x0
    8d6c:	e54b3014 	strb	r3, [fp, #-20]
    	b=0;
    8d70:	e3a03000 	mov	r3, #0	; 0x0
    8d74:	e54b3013 	strb	r3, [fp, #-19]
    8d78:	ea00006c 	b	8f30 <fireFlyLedHandler+0x3bc>
    }else if (HL_Status.battery_voltage_1<11000)
    8d7c:	e59f3920 	ldr	r3, [pc, #2336]	; 96a4 <.text+0x96a4>
    8d80:	e1d330b0 	ldrh	r3, [r3]
    8d84:	e1a03803 	mov	r3, r3, lsl #16
    8d88:	e1a02843 	mov	r2, r3, asr #16
    8d8c:	e3a03dab 	mov	r3, #10944	; 0x2ac0
    8d90:	e2833037 	add	r3, r3, #55	; 0x37
    8d94:	e1520003 	cmp	r2, r3
    8d98:	ca000059 	bgt	8f04 <fireFlyLedHandler+0x390>
    {
    	unsigned int dim=11000-HL_Status.battery_voltage_1;
    8d9c:	e59f3900 	ldr	r3, [pc, #2304]	; 96a4 <.text+0x96a4>
    8da0:	e1d330b0 	ldrh	r3, [r3]
    8da4:	e1a03803 	mov	r3, r3, lsl #16
    8da8:	e1a03843 	mov	r3, r3, asr #16
    8dac:	e2633dab 	rsb	r3, r3, #10944	; 0x2ac0
    8db0:	e2833038 	add	r3, r3, #56	; 0x38
    8db4:	e50b3010 	str	r3, [fp, #-16]

    	if (dim>1000)
    8db8:	e51b3010 	ldr	r3, [fp, #-16]
    8dbc:	e3530ffa 	cmp	r3, #1000	; 0x3e8
    8dc0:	9a000001 	bls	8dcc <fireFlyLedHandler+0x258>
    		dim=1000;
    8dc4:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    8dc8:	e50b3010 	str	r3, [fp, #-16]


    	if ((GPS_Data.status&0xFF)!=3)
    8dcc:	e59f38cc 	ldr	r3, [pc, #2252]	; 96a0 <.text+0x96a0>
    8dd0:	e5933028 	ldr	r3, [r3, #40]
    8dd4:	e20330ff 	and	r3, r3, #255	; 0xff
    8dd8:	e3530003 	cmp	r3, #3	; 0x3
    8ddc:	0a000018 	beq	8e44 <fireFlyLedHandler+0x2d0>
    	{
        	dim/=6;
    8de0:	e51b2010 	ldr	r2, [fp, #-16]
    8de4:	e59f38bc 	ldr	r3, [pc, #2236]	; 96a8 <.text+0x96a8>
    8de8:	e0831392 	umull	r1, r3, r2, r3
    8dec:	e1a03123 	mov	r3, r3, lsr #2
    8df0:	e50b3010 	str	r3, [fp, #-16]
        	dim+=10;
    8df4:	e51b3010 	ldr	r3, [fp, #-16]
    8df8:	e283300a 	add	r3, r3, #10	; 0xa
    8dfc:	e50b3010 	str	r3, [fp, #-16]
        	if (dim>165)
    8e00:	e51b3010 	ldr	r3, [fp, #-16]
    8e04:	e35300a5 	cmp	r3, #165	; 0xa5
    8e08:	9a000001 	bls	8e14 <fireFlyLedHandler+0x2a0>
        		dim=165;
    8e0c:	e3a030a5 	mov	r3, #165	; 0xa5
    8e10:	e50b3010 	str	r3, [fp, #-16]
    		r=255;
    8e14:	e3e03000 	mvn	r3, #0	; 0x0
    8e18:	e54b3015 	strb	r3, [fp, #-21]
    		g=165-dim;
    8e1c:	e51b3010 	ldr	r3, [fp, #-16]
    8e20:	e20330ff 	and	r3, r3, #255	; 0xff
    8e24:	e26334ff 	rsb	r3, r3, #-16777216	; 0xff000000
    8e28:	e28338ff 	add	r3, r3, #16711680	; 0xff0000
    8e2c:	e2833cff 	add	r3, r3, #65280	; 0xff00
    8e30:	e28330a5 	add	r3, r3, #165	; 0xa5
    8e34:	e54b3014 	strb	r3, [fp, #-20]
    		b=0;
    8e38:	e3a03000 	mov	r3, #0	; 0x0
    8e3c:	e54b3013 	strb	r3, [fp, #-19]
    8e40:	ea000012 	b	8e90 <fireFlyLedHandler+0x31c>
    	}else
    	{
        	dim/=4;
    8e44:	e51b3010 	ldr	r3, [fp, #-16]
    8e48:	e1a03123 	mov	r3, r3, lsr #2
    8e4c:	e50b3010 	str	r3, [fp, #-16]
        	dim+=5;
    8e50:	e51b3010 	ldr	r3, [fp, #-16]
    8e54:	e2833005 	add	r3, r3, #5	; 0x5
    8e58:	e50b3010 	str	r3, [fp, #-16]
        	if (dim>255)
    8e5c:	e51b3010 	ldr	r3, [fp, #-16]
    8e60:	e35300ff 	cmp	r3, #255	; 0xff
    8e64:	9a000001 	bls	8e70 <fireFlyLedHandler+0x2fc>
        		dim=255;
    8e68:	e3a030ff 	mov	r3, #255	; 0xff
    8e6c:	e50b3010 	str	r3, [fp, #-16]
    		r=dim;
    8e70:	e51b3010 	ldr	r3, [fp, #-16]
    8e74:	e54b3015 	strb	r3, [fp, #-21]
    		g=255-dim;
    8e78:	e51b3010 	ldr	r3, [fp, #-16]
    8e7c:	e20330ff 	and	r3, r3, #255	; 0xff
    8e80:	e1e03003 	mvn	r3, r3
    8e84:	e54b3014 	strb	r3, [fp, #-20]
    		b=0;
    8e88:	e3a03000 	mov	r3, #0	; 0x0
    8e8c:	e54b3013 	strb	r3, [fp, #-19]
    	}
    	if(HL_Status.battery_voltage_1<10300) //blink LED @ very low voltage
    8e90:	e59f380c 	ldr	r3, [pc, #2060]	; 96a4 <.text+0x96a4>
    8e94:	e1d330b0 	ldrh	r3, [r3]
    8e98:	e1a03803 	mov	r3, r3, lsl #16
    8e9c:	e1a02843 	mov	r2, r3, asr #16
    8ea0:	e3a03b0a 	mov	r3, #10240	; 0x2800
    8ea4:	e283303b 	add	r3, r3, #59	; 0x3b
    8ea8:	e1520003 	cmp	r2, r3
    8eac:	ca00001f 	bgt	8f30 <fireFlyLedHandler+0x3bc>
    	{
    		if((cnt%20)<10) {r=0;g=0;b=0;};
    8eb0:	e59f37e0 	ldr	r3, [pc, #2016]	; 9698 <.text+0x9698>
    8eb4:	e1d310b0 	ldrh	r1, [r3]
    8eb8:	e59f37ec 	ldr	r3, [pc, #2028]	; 96ac <.text+0x96ac>
    8ebc:	e0832391 	umull	r2, r3, r1, r3
    8ec0:	e1a02223 	mov	r2, r3, lsr #4
    8ec4:	e1a03002 	mov	r3, r2
    8ec8:	e1a03103 	mov	r3, r3, lsl #2
    8ecc:	e0833002 	add	r3, r3, r2
    8ed0:	e1a03103 	mov	r3, r3, lsl #2
    8ed4:	e0633001 	rsb	r3, r3, r1
    8ed8:	e1a03803 	mov	r3, r3, lsl #16
    8edc:	e1a03823 	mov	r3, r3, lsr #16
    8ee0:	e3530009 	cmp	r3, #9	; 0x9
    8ee4:	8a000011 	bhi	8f30 <fireFlyLedHandler+0x3bc>
    8ee8:	e3a03000 	mov	r3, #0	; 0x0
    8eec:	e54b3015 	strb	r3, [fp, #-21]
    8ef0:	e3a03000 	mov	r3, #0	; 0x0
    8ef4:	e54b3014 	strb	r3, [fp, #-20]
    8ef8:	e3a03000 	mov	r3, #0	; 0x0
    8efc:	e54b3013 	strb	r3, [fp, #-19]
    8f00:	ea00000a 	b	8f30 <fireFlyLedHandler+0x3bc>
    	}
    }else if ((GPS_Data.status&0xFF)!=3)
    8f04:	e59f3794 	ldr	r3, [pc, #1940]	; 96a0 <.text+0x96a0>
    8f08:	e5933028 	ldr	r3, [r3, #40]
    8f0c:	e20330ff 	and	r3, r3, #255	; 0xff
    8f10:	e3530003 	cmp	r3, #3	; 0x3
    8f14:	0a000005 	beq	8f30 <fireFlyLedHandler+0x3bc>
    {
    	r=255;
    8f18:	e3e03000 	mvn	r3, #0	; 0x0
    8f1c:	e54b3015 	strb	r3, [fp, #-21]
    	g=165;
    8f20:	e3e0305a 	mvn	r3, #90	; 0x5a
    8f24:	e54b3014 	strb	r3, [fp, #-20]
    	b=0;
    8f28:	e3a03000 	mov	r3, #0	; 0x0
    8f2c:	e54b3013 	strb	r3, [fp, #-19]
    }

	if ((cnt<=100) && (errorFlags))
    8f30:	e59f3760 	ldr	r3, [pc, #1888]	; 9698 <.text+0x9698>
    8f34:	e1d330b0 	ldrh	r3, [r3]
    8f38:	e3530064 	cmp	r3, #100	; 0x64
    8f3c:	8a000008 	bhi	8f64 <fireFlyLedHandler+0x3f0>
    8f40:	e15b31b2 	ldrh	r3, [fp, #-18]
    8f44:	e3530000 	cmp	r3, #0	; 0x0
    8f48:	0a000005 	beq	8f64 <fireFlyLedHandler+0x3f0>
	{
		r=g=b=0;
    8f4c:	e3a03000 	mov	r3, #0	; 0x0
    8f50:	e54b3013 	strb	r3, [fp, #-19]
    8f54:	e55b3013 	ldrb	r3, [fp, #-19]
    8f58:	e54b3014 	strb	r3, [fp, #-20]
    8f5c:	e55b3014 	ldrb	r3, [fp, #-20]
    8f60:	e54b3015 	strb	r3, [fp, #-21]
	}

	if ((cnt>100) && (cnt<200) && (errorFlags)) //always signal errors for 1 second.
    8f64:	e59f372c 	ldr	r3, [pc, #1836]	; 9698 <.text+0x9698>
    8f68:	e1d330b0 	ldrh	r3, [r3]
    8f6c:	e3530064 	cmp	r3, #100	; 0x64
    8f70:	9a0001ba 	bls	9660 <fireFlyLedHandler+0xaec>
    8f74:	e59f371c 	ldr	r3, [pc, #1820]	; 9698 <.text+0x9698>
    8f78:	e1d330b0 	ldrh	r3, [r3]
    8f7c:	e35300c7 	cmp	r3, #199	; 0xc7
    8f80:	8a0001b6 	bhi	9660 <fireFlyLedHandler+0xaec>
    8f84:	e15b31b2 	ldrh	r3, [fp, #-18]
    8f88:	e3530000 	cmp	r3, #0	; 0x0
    8f8c:	0a0001b3 	beq	9660 <fireFlyLedHandler+0xaec>
	{
		//overwrite rgb with error signaling
		if (errorFlags & 0x02) //gyros
    8f90:	e15b31b2 	ldrh	r3, [fp, #-18]
    8f94:	e2033002 	and	r3, r3, #2	; 0x2
    8f98:	e3530000 	cmp	r3, #0	; 0x0
    8f9c:	0a000027 	beq	9040 <fireFlyLedHandler+0x4cc>
		{
			if (cnt < 125) {
    8fa0:	e59f36f0 	ldr	r3, [pc, #1776]	; 9698 <.text+0x9698>
    8fa4:	e1d330b0 	ldrh	r3, [r3]
    8fa8:	e353007c 	cmp	r3, #124	; 0x7c
    8fac:	8a000006 	bhi	8fcc <fireFlyLedHandler+0x458>
				r = 0;
    8fb0:	e3a03000 	mov	r3, #0	; 0x0
    8fb4:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    8fb8:	e3a03000 	mov	r3, #0	; 0x0
    8fbc:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    8fc0:	e3a03000 	mov	r3, #0	; 0x0
    8fc4:	e54b3013 	strb	r3, [fp, #-19]
    8fc8:	ea0001a4 	b	9660 <fireFlyLedHandler+0xaec>
			} else if (cnt < 150) {
    8fcc:	e59f36c4 	ldr	r3, [pc, #1732]	; 9698 <.text+0x9698>
    8fd0:	e1d330b0 	ldrh	r3, [r3]
    8fd4:	e3530095 	cmp	r3, #149	; 0x95
    8fd8:	8a000006 	bhi	8ff8 <fireFlyLedHandler+0x484>
				r = 255;
    8fdc:	e3e03000 	mvn	r3, #0	; 0x0
    8fe0:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    8fe4:	e3a03000 	mov	r3, #0	; 0x0
    8fe8:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    8fec:	e3a03000 	mov	r3, #0	; 0x0
    8ff0:	e54b3013 	strb	r3, [fp, #-19]
    8ff4:	ea000199 	b	9660 <fireFlyLedHandler+0xaec>

			} else if (cnt < 175) {
    8ff8:	e59f3698 	ldr	r3, [pc, #1688]	; 9698 <.text+0x9698>
    8ffc:	e1d330b0 	ldrh	r3, [r3]
    9000:	e35300ae 	cmp	r3, #174	; 0xae
    9004:	8a000006 	bhi	9024 <fireFlyLedHandler+0x4b0>
				r = 0;
    9008:	e3a03000 	mov	r3, #0	; 0x0
    900c:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9010:	e3a03000 	mov	r3, #0	; 0x0
    9014:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9018:	e3a03000 	mov	r3, #0	; 0x0
    901c:	e54b3013 	strb	r3, [fp, #-19]
    9020:	ea00018e 	b	9660 <fireFlyLedHandler+0xaec>
			} else {
				r = 255;
    9024:	e3e03000 	mvn	r3, #0	; 0x0
    9028:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    902c:	e3a03000 	mov	r3, #0	; 0x0
    9030:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9034:	e3a03000 	mov	r3, #0	; 0x0
    9038:	e54b3013 	strb	r3, [fp, #-19]
    903c:	ea000187 	b	9660 <fireFlyLedHandler+0xaec>
			}
		} else if (errorFlags & 0x04) {
    9040:	e15b31b2 	ldrh	r3, [fp, #-18]
    9044:	e2033004 	and	r3, r3, #4	; 0x4
    9048:	e3530000 	cmp	r3, #0	; 0x0
    904c:	0a000031 	beq	9118 <fireFlyLedHandler+0x5a4>
			//blink 3x
			if (cnt < 125) {
    9050:	e59f3640 	ldr	r3, [pc, #1600]	; 9698 <.text+0x9698>
    9054:	e1d330b0 	ldrh	r3, [r3]
    9058:	e353007c 	cmp	r3, #124	; 0x7c
    905c:	8a000005 	bhi	9078 <fireFlyLedHandler+0x504>
				r = 255;
    9060:	e3e03000 	mvn	r3, #0	; 0x0
    9064:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9068:	e3a03000 	mov	r3, #0	; 0x0
    906c:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9070:	e3a03000 	mov	r3, #0	; 0x0
    9074:	e54b3013 	strb	r3, [fp, #-19]
			}
			if (cnt < 140) {
    9078:	e59f3618 	ldr	r3, [pc, #1560]	; 9698 <.text+0x9698>
    907c:	e1d330b0 	ldrh	r3, [r3]
    9080:	e353008b 	cmp	r3, #139	; 0x8b
    9084:	8a000006 	bhi	90a4 <fireFlyLedHandler+0x530>
				r = 0;
    9088:	e3a03000 	mov	r3, #0	; 0x0
    908c:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9090:	e3a03000 	mov	r3, #0	; 0x0
    9094:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9098:	e3a03000 	mov	r3, #0	; 0x0
    909c:	e54b3013 	strb	r3, [fp, #-19]
    90a0:	ea00016e 	b	9660 <fireFlyLedHandler+0xaec>

			} else if (cnt < 175) {
    90a4:	e59f35ec 	ldr	r3, [pc, #1516]	; 9698 <.text+0x9698>
    90a8:	e1d330b0 	ldrh	r3, [r3]
    90ac:	e35300ae 	cmp	r3, #174	; 0xae
    90b0:	8a000006 	bhi	90d0 <fireFlyLedHandler+0x55c>
				r = 255;
    90b4:	e3e03000 	mvn	r3, #0	; 0x0
    90b8:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    90bc:	e3a03000 	mov	r3, #0	; 0x0
    90c0:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    90c4:	e3a03000 	mov	r3, #0	; 0x0
    90c8:	e54b3013 	strb	r3, [fp, #-19]
    90cc:	ea000163 	b	9660 <fireFlyLedHandler+0xaec>
			} else if (cnt < 190) {
    90d0:	e59f35c0 	ldr	r3, [pc, #1472]	; 9698 <.text+0x9698>
    90d4:	e1d330b0 	ldrh	r3, [r3]
    90d8:	e35300bd 	cmp	r3, #189	; 0xbd
    90dc:	8a000006 	bhi	90fc <fireFlyLedHandler+0x588>
				r = 0;
    90e0:	e3a03000 	mov	r3, #0	; 0x0
    90e4:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    90e8:	e3a03000 	mov	r3, #0	; 0x0
    90ec:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    90f0:	e3a03000 	mov	r3, #0	; 0x0
    90f4:	e54b3013 	strb	r3, [fp, #-19]
    90f8:	ea000158 	b	9660 <fireFlyLedHandler+0xaec>
			} else {
				r = 255;
    90fc:	e3e03000 	mvn	r3, #0	; 0x0
    9100:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9104:	e3a03000 	mov	r3, #0	; 0x0
    9108:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    910c:	e3a03000 	mov	r3, #0	; 0x0
    9110:	e54b3013 	strb	r3, [fp, #-19]
    9114:	ea000151 	b	9660 <fireFlyLedHandler+0xaec>
			}
		} else if (errorFlags & 0x08) {
    9118:	e15b31b2 	ldrh	r3, [fp, #-18]
    911c:	e2033008 	and	r3, r3, #8	; 0x8
    9120:	e3530000 	cmp	r3, #0	; 0x0
    9124:	0a000082 	beq	9334 <fireFlyLedHandler+0x7c0>
			if ((ceCnt < 5) && (cnt == 195))
    9128:	e59f355c 	ldr	r3, [pc, #1372]	; 968c <.text+0x968c>
    912c:	e5d33000 	ldrb	r3, [r3]
    9130:	e3530004 	cmp	r3, #4	; 0x4
    9134:	8a000009 	bhi	9160 <fireFlyLedHandler+0x5ec>
    9138:	e59f3558 	ldr	r3, [pc, #1368]	; 9698 <.text+0x9698>
    913c:	e1d330b0 	ldrh	r3, [r3]
    9140:	e35300c3 	cmp	r3, #195	; 0xc3
    9144:	1a000005 	bne	9160 <fireFlyLedHandler+0x5ec>
				ceCnt++;
    9148:	e59f353c 	ldr	r3, [pc, #1340]	; 968c <.text+0x968c>
    914c:	e5d33000 	ldrb	r3, [r3]
    9150:	e2833001 	add	r3, r3, #1	; 0x1
    9154:	e20330ff 	and	r3, r3, #255	; 0xff
    9158:	e59f252c 	ldr	r2, [pc, #1324]	; 968c <.text+0x968c>
    915c:	e5c23000 	strb	r3, [r2]
			//blink 5x
			if (cnt < 105) {
    9160:	e59f3530 	ldr	r3, [pc, #1328]	; 9698 <.text+0x9698>
    9164:	e1d330b0 	ldrh	r3, [r3]
    9168:	e3530068 	cmp	r3, #104	; 0x68
    916c:	8a000006 	bhi	918c <fireFlyLedHandler+0x618>
				r = 0;
    9170:	e3a03000 	mov	r3, #0	; 0x0
    9174:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9178:	e3a03000 	mov	r3, #0	; 0x0
    917c:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9180:	e3a03000 	mov	r3, #0	; 0x0
    9184:	e54b3013 	strb	r3, [fp, #-19]
    9188:	ea000134 	b	9660 <fireFlyLedHandler+0xaec>
			} else if (cnt < 115) {
    918c:	e59f3504 	ldr	r3, [pc, #1284]	; 9698 <.text+0x9698>
    9190:	e1d330b0 	ldrh	r3, [r3]
    9194:	e3530072 	cmp	r3, #114	; 0x72
    9198:	8a000006 	bhi	91b8 <fireFlyLedHandler+0x644>
				r = 255;
    919c:	e3e03000 	mvn	r3, #0	; 0x0
    91a0:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    91a4:	e3a03000 	mov	r3, #0	; 0x0
    91a8:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    91ac:	e3a03000 	mov	r3, #0	; 0x0
    91b0:	e54b3013 	strb	r3, [fp, #-19]
    91b4:	ea000129 	b	9660 <fireFlyLedHandler+0xaec>
			} else if (cnt < 125) {
    91b8:	e59f34d8 	ldr	r3, [pc, #1240]	; 9698 <.text+0x9698>
    91bc:	e1d330b0 	ldrh	r3, [r3]
    91c0:	e353007c 	cmp	r3, #124	; 0x7c
    91c4:	8a000006 	bhi	91e4 <fireFlyLedHandler+0x670>
				r = 0;
    91c8:	e3a03000 	mov	r3, #0	; 0x0
    91cc:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    91d0:	e3a03000 	mov	r3, #0	; 0x0
    91d4:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    91d8:	e3a03000 	mov	r3, #0	; 0x0
    91dc:	e54b3013 	strb	r3, [fp, #-19]
    91e0:	ea00011e 	b	9660 <fireFlyLedHandler+0xaec>
			} else if (cnt < 135) {
    91e4:	e59f34ac 	ldr	r3, [pc, #1196]	; 9698 <.text+0x9698>
    91e8:	e1d330b0 	ldrh	r3, [r3]
    91ec:	e3530086 	cmp	r3, #134	; 0x86
    91f0:	8a000006 	bhi	9210 <fireFlyLedHandler+0x69c>
				r = 255;
    91f4:	e3e03000 	mvn	r3, #0	; 0x0
    91f8:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    91fc:	e3a03000 	mov	r3, #0	; 0x0
    9200:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9204:	e3a03000 	mov	r3, #0	; 0x0
    9208:	e54b3013 	strb	r3, [fp, #-19]
    920c:	ea000113 	b	9660 <fireFlyLedHandler+0xaec>
			} else if (cnt < 145) {
    9210:	e59f3480 	ldr	r3, [pc, #1152]	; 9698 <.text+0x9698>
    9214:	e1d330b0 	ldrh	r3, [r3]
    9218:	e3530090 	cmp	r3, #144	; 0x90
    921c:	8a000006 	bhi	923c <fireFlyLedHandler+0x6c8>
				r = 0;
    9220:	e3a03000 	mov	r3, #0	; 0x0
    9224:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9228:	e3a03000 	mov	r3, #0	; 0x0
    922c:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9230:	e3a03000 	mov	r3, #0	; 0x0
    9234:	e54b3013 	strb	r3, [fp, #-19]
    9238:	ea000108 	b	9660 <fireFlyLedHandler+0xaec>
			} else if (cnt < 155) {
    923c:	e59f3454 	ldr	r3, [pc, #1108]	; 9698 <.text+0x9698>
    9240:	e1d330b0 	ldrh	r3, [r3]
    9244:	e353009a 	cmp	r3, #154	; 0x9a
    9248:	8a000006 	bhi	9268 <fireFlyLedHandler+0x6f4>
				r = 255;
    924c:	e3e03000 	mvn	r3, #0	; 0x0
    9250:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9254:	e3a03000 	mov	r3, #0	; 0x0
    9258:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    925c:	e3a03000 	mov	r3, #0	; 0x0
    9260:	e54b3013 	strb	r3, [fp, #-19]
    9264:	ea0000fd 	b	9660 <fireFlyLedHandler+0xaec>
			} else if (cnt < 165) {
    9268:	e59f3428 	ldr	r3, [pc, #1064]	; 9698 <.text+0x9698>
    926c:	e1d330b0 	ldrh	r3, [r3]
    9270:	e35300a4 	cmp	r3, #164	; 0xa4
    9274:	8a000006 	bhi	9294 <fireFlyLedHandler+0x720>
				r = 0;
    9278:	e3a03000 	mov	r3, #0	; 0x0
    927c:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9280:	e3a03000 	mov	r3, #0	; 0x0
    9284:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9288:	e3a03000 	mov	r3, #0	; 0x0
    928c:	e54b3013 	strb	r3, [fp, #-19]
    9290:	ea0000f2 	b	9660 <fireFlyLedHandler+0xaec>
			} else if (cnt < 175) {
    9294:	e59f33fc 	ldr	r3, [pc, #1020]	; 9698 <.text+0x9698>
    9298:	e1d330b0 	ldrh	r3, [r3]
    929c:	e35300ae 	cmp	r3, #174	; 0xae
    92a0:	8a000006 	bhi	92c0 <fireFlyLedHandler+0x74c>
				r = 255;
    92a4:	e3e03000 	mvn	r3, #0	; 0x0
    92a8:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    92ac:	e3a03000 	mov	r3, #0	; 0x0
    92b0:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    92b4:	e3a03000 	mov	r3, #0	; 0x0
    92b8:	e54b3013 	strb	r3, [fp, #-19]
    92bc:	ea0000e7 	b	9660 <fireFlyLedHandler+0xaec>
			} else if (cnt < 185) {
    92c0:	e59f33d0 	ldr	r3, [pc, #976]	; 9698 <.text+0x9698>
    92c4:	e1d330b0 	ldrh	r3, [r3]
    92c8:	e35300b8 	cmp	r3, #184	; 0xb8
    92cc:	8a000006 	bhi	92ec <fireFlyLedHandler+0x778>
				r = 0;
    92d0:	e3a03000 	mov	r3, #0	; 0x0
    92d4:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    92d8:	e3a03000 	mov	r3, #0	; 0x0
    92dc:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    92e0:	e3a03000 	mov	r3, #0	; 0x0
    92e4:	e54b3013 	strb	r3, [fp, #-19]
    92e8:	ea0000dc 	b	9660 <fireFlyLedHandler+0xaec>
			} else if (cnt < 195) {
    92ec:	e59f33a4 	ldr	r3, [pc, #932]	; 9698 <.text+0x9698>
    92f0:	e1d330b0 	ldrh	r3, [r3]
    92f4:	e35300c2 	cmp	r3, #194	; 0xc2
    92f8:	8a000006 	bhi	9318 <fireFlyLedHandler+0x7a4>
				r = 255;
    92fc:	e3e03000 	mvn	r3, #0	; 0x0
    9300:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9304:	e3a03000 	mov	r3, #0	; 0x0
    9308:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    930c:	e3a03000 	mov	r3, #0	; 0x0
    9310:	e54b3013 	strb	r3, [fp, #-19]
    9314:	ea0000d1 	b	9660 <fireFlyLedHandler+0xaec>
			} else {
				r = 0;
    9318:	e3a03000 	mov	r3, #0	; 0x0
    931c:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9320:	e3a03000 	mov	r3, #0	; 0x0
    9324:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9328:	e3a03000 	mov	r3, #0	; 0x0
    932c:	e54b3013 	strb	r3, [fp, #-19]
    9330:	ea0000ca 	b	9660 <fireFlyLedHandler+0xaec>
			}
		} else if (errorFlags & 0x10) {
    9334:	e15b31b2 	ldrh	r3, [fp, #-18]
    9338:	e2033010 	and	r3, r3, #16	; 0x10
    933c:	e3530000 	cmp	r3, #0	; 0x0
    9340:	0a00006c 	beq	94f8 <fireFlyLedHandler+0x984>
			if ((mincCnt < 5) && (cnt == 195))
    9344:	e59f3344 	ldr	r3, [pc, #836]	; 9690 <.text+0x9690>
    9348:	e5d33000 	ldrb	r3, [r3]
    934c:	e3530004 	cmp	r3, #4	; 0x4
    9350:	8a000009 	bhi	937c <fireFlyLedHandler+0x808>
    9354:	e59f333c 	ldr	r3, [pc, #828]	; 9698 <.text+0x9698>
    9358:	e1d330b0 	ldrh	r3, [r3]
    935c:	e35300c3 	cmp	r3, #195	; 0xc3
    9360:	1a000005 	bne	937c <fireFlyLedHandler+0x808>
				mincCnt++;
    9364:	e59f3324 	ldr	r3, [pc, #804]	; 9690 <.text+0x9690>
    9368:	e5d33000 	ldrb	r3, [r3]
    936c:	e2833001 	add	r3, r3, #1	; 0x1
    9370:	e20330ff 	and	r3, r3, #255	; 0xff
    9374:	e59f2314 	ldr	r2, [pc, #788]	; 9690 <.text+0x9690>
    9378:	e5c23000 	strb	r3, [r2]
			//blink 4x
			if (cnt < 105) {
    937c:	e59f3314 	ldr	r3, [pc, #788]	; 9698 <.text+0x9698>
    9380:	e1d330b0 	ldrh	r3, [r3]
    9384:	e3530068 	cmp	r3, #104	; 0x68
    9388:	8a000006 	bhi	93a8 <fireFlyLedHandler+0x834>
				r = 0;
    938c:	e3a03000 	mov	r3, #0	; 0x0
    9390:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9394:	e3a03000 	mov	r3, #0	; 0x0
    9398:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    939c:	e3a03000 	mov	r3, #0	; 0x0
    93a0:	e54b3013 	strb	r3, [fp, #-19]
    93a4:	ea0000ad 	b	9660 <fireFlyLedHandler+0xaec>
			} else if (cnt < 115) {
    93a8:	e59f32e8 	ldr	r3, [pc, #744]	; 9698 <.text+0x9698>
    93ac:	e1d330b0 	ldrh	r3, [r3]
    93b0:	e3530072 	cmp	r3, #114	; 0x72
    93b4:	8a000006 	bhi	93d4 <fireFlyLedHandler+0x860>
				r = 0;
    93b8:	e3a03000 	mov	r3, #0	; 0x0
    93bc:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    93c0:	e3a03000 	mov	r3, #0	; 0x0
    93c4:	e54b3014 	strb	r3, [fp, #-20]
				b = 255;
    93c8:	e3e03000 	mvn	r3, #0	; 0x0
    93cc:	e54b3013 	strb	r3, [fp, #-19]
    93d0:	ea0000a2 	b	9660 <fireFlyLedHandler+0xaec>
			} else if (cnt < 125) {
    93d4:	e59f32bc 	ldr	r3, [pc, #700]	; 9698 <.text+0x9698>
    93d8:	e1d330b0 	ldrh	r3, [r3]
    93dc:	e353007c 	cmp	r3, #124	; 0x7c
    93e0:	8a000006 	bhi	9400 <fireFlyLedHandler+0x88c>
				r = 0;
    93e4:	e3a03000 	mov	r3, #0	; 0x0
    93e8:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    93ec:	e3a03000 	mov	r3, #0	; 0x0
    93f0:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    93f4:	e3a03000 	mov	r3, #0	; 0x0
    93f8:	e54b3013 	strb	r3, [fp, #-19]
    93fc:	ea000097 	b	9660 <fireFlyLedHandler+0xaec>
			} else if (cnt < 135) {
    9400:	e59f3290 	ldr	r3, [pc, #656]	; 9698 <.text+0x9698>
    9404:	e1d330b0 	ldrh	r3, [r3]
    9408:	e3530086 	cmp	r3, #134	; 0x86
    940c:	8a000006 	bhi	942c <fireFlyLedHandler+0x8b8>
				r = 0;
    9410:	e3a03000 	mov	r3, #0	; 0x0
    9414:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9418:	e3a03000 	mov	r3, #0	; 0x0
    941c:	e54b3014 	strb	r3, [fp, #-20]
				b = 255;
    9420:	e3e03000 	mvn	r3, #0	; 0x0
    9424:	e54b3013 	strb	r3, [fp, #-19]
    9428:	ea00008c 	b	9660 <fireFlyLedHandler+0xaec>
			} else if (cnt < 145) {
    942c:	e59f3264 	ldr	r3, [pc, #612]	; 9698 <.text+0x9698>
    9430:	e1d330b0 	ldrh	r3, [r3]
    9434:	e3530090 	cmp	r3, #144	; 0x90
    9438:	8a000006 	bhi	9458 <fireFlyLedHandler+0x8e4>
				r = 0;
    943c:	e3a03000 	mov	r3, #0	; 0x0
    9440:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9444:	e3a03000 	mov	r3, #0	; 0x0
    9448:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    944c:	e3a03000 	mov	r3, #0	; 0x0
    9450:	e54b3013 	strb	r3, [fp, #-19]
    9454:	ea000081 	b	9660 <fireFlyLedHandler+0xaec>
			} else if (cnt < 155) {
    9458:	e59f3238 	ldr	r3, [pc, #568]	; 9698 <.text+0x9698>
    945c:	e1d330b0 	ldrh	r3, [r3]
    9460:	e353009a 	cmp	r3, #154	; 0x9a
    9464:	8a000006 	bhi	9484 <fireFlyLedHandler+0x910>
				r = 0;
    9468:	e3a03000 	mov	r3, #0	; 0x0
    946c:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9470:	e3a03000 	mov	r3, #0	; 0x0
    9474:	e54b3014 	strb	r3, [fp, #-20]
				b = 255;
    9478:	e3e03000 	mvn	r3, #0	; 0x0
    947c:	e54b3013 	strb	r3, [fp, #-19]
    9480:	ea000076 	b	9660 <fireFlyLedHandler+0xaec>
			} else if (cnt < 165) {
    9484:	e59f320c 	ldr	r3, [pc, #524]	; 9698 <.text+0x9698>
    9488:	e1d330b0 	ldrh	r3, [r3]
    948c:	e35300a4 	cmp	r3, #164	; 0xa4
    9490:	8a000006 	bhi	94b0 <fireFlyLedHandler+0x93c>
				r = 0;
    9494:	e3a03000 	mov	r3, #0	; 0x0
    9498:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    949c:	e3a03000 	mov	r3, #0	; 0x0
    94a0:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    94a4:	e3a03000 	mov	r3, #0	; 0x0
    94a8:	e54b3013 	strb	r3, [fp, #-19]
    94ac:	ea00006b 	b	9660 <fireFlyLedHandler+0xaec>
			} else if (cnt < 175) {
    94b0:	e59f31e0 	ldr	r3, [pc, #480]	; 9698 <.text+0x9698>
    94b4:	e1d330b0 	ldrh	r3, [r3]
    94b8:	e35300ae 	cmp	r3, #174	; 0xae
    94bc:	8a000006 	bhi	94dc <fireFlyLedHandler+0x968>
				r = 0;
    94c0:	e3a03000 	mov	r3, #0	; 0x0
    94c4:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    94c8:	e3a03000 	mov	r3, #0	; 0x0
    94cc:	e54b3014 	strb	r3, [fp, #-20]
				b = 255;
    94d0:	e3e03000 	mvn	r3, #0	; 0x0
    94d4:	e54b3013 	strb	r3, [fp, #-19]
    94d8:	ea000060 	b	9660 <fireFlyLedHandler+0xaec>
			} else {
				r = 0;
    94dc:	e3a03000 	mov	r3, #0	; 0x0
    94e0:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    94e4:	e3a03000 	mov	r3, #0	; 0x0
    94e8:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    94ec:	e3a03000 	mov	r3, #0	; 0x0
    94f0:	e54b3013 	strb	r3, [fp, #-19]
    94f4:	ea000059 	b	9660 <fireFlyLedHandler+0xaec>
			}
		} else if (errorFlags & 0x20) {
    94f8:	e15b31b2 	ldrh	r3, [fp, #-18]
    94fc:	e2033020 	and	r3, r3, #32	; 0x20
    9500:	e3530000 	cmp	r3, #0	; 0x0
    9504:	0a000055 	beq	9660 <fireFlyLedHandler+0xaec>
			if ((mfsCnt < 5) && (cnt == 195))
    9508:	e59f3184 	ldr	r3, [pc, #388]	; 9694 <.text+0x9694>
    950c:	e5d33000 	ldrb	r3, [r3]
    9510:	e3530004 	cmp	r3, #4	; 0x4
    9514:	8a000009 	bhi	9540 <fireFlyLedHandler+0x9cc>
    9518:	e59f3178 	ldr	r3, [pc, #376]	; 9698 <.text+0x9698>
    951c:	e1d330b0 	ldrh	r3, [r3]
    9520:	e35300c3 	cmp	r3, #195	; 0xc3
    9524:	1a000005 	bne	9540 <fireFlyLedHandler+0x9cc>
				mfsCnt++;
    9528:	e59f3164 	ldr	r3, [pc, #356]	; 9694 <.text+0x9694>
    952c:	e5d33000 	ldrb	r3, [r3]
    9530:	e2833001 	add	r3, r3, #1	; 0x1
    9534:	e20330ff 	and	r3, r3, #255	; 0xff
    9538:	e59f2154 	ldr	r2, [pc, #340]	; 9694 <.text+0x9694>
    953c:	e5c23000 	strb	r3, [r2]
			//blink 3x !
			if (cnt < 105) {
    9540:	e59f3150 	ldr	r3, [pc, #336]	; 9698 <.text+0x9698>
    9544:	e1d330b0 	ldrh	r3, [r3]
    9548:	e3530068 	cmp	r3, #104	; 0x68
    954c:	8a000006 	bhi	956c <fireFlyLedHandler+0x9f8>
				r = 0;
    9550:	e3a03000 	mov	r3, #0	; 0x0
    9554:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9558:	e3a03000 	mov	r3, #0	; 0x0
    955c:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9560:	e3a03000 	mov	r3, #0	; 0x0
    9564:	e54b3013 	strb	r3, [fp, #-19]
    9568:	ea00003c 	b	9660 <fireFlyLedHandler+0xaec>
			} else if (cnt < 115) {
    956c:	e59f3124 	ldr	r3, [pc, #292]	; 9698 <.text+0x9698>
    9570:	e1d330b0 	ldrh	r3, [r3]
    9574:	e3530072 	cmp	r3, #114	; 0x72
    9578:	8a000006 	bhi	9598 <fireFlyLedHandler+0xa24>
				r = 0;
    957c:	e3a03000 	mov	r3, #0	; 0x0
    9580:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9584:	e3a03000 	mov	r3, #0	; 0x0
    9588:	e54b3014 	strb	r3, [fp, #-20]
				b = 255;
    958c:	e3e03000 	mvn	r3, #0	; 0x0
    9590:	e54b3013 	strb	r3, [fp, #-19]
    9594:	ea000031 	b	9660 <fireFlyLedHandler+0xaec>
			} else if (cnt < 125) {
    9598:	e59f30f8 	ldr	r3, [pc, #248]	; 9698 <.text+0x9698>
    959c:	e1d330b0 	ldrh	r3, [r3]
    95a0:	e353007c 	cmp	r3, #124	; 0x7c
    95a4:	8a000006 	bhi	95c4 <fireFlyLedHandler+0xa50>
				r = 0;
    95a8:	e3a03000 	mov	r3, #0	; 0x0
    95ac:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    95b0:	e3a03000 	mov	r3, #0	; 0x0
    95b4:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    95b8:	e3a03000 	mov	r3, #0	; 0x0
    95bc:	e54b3013 	strb	r3, [fp, #-19]
    95c0:	ea000026 	b	9660 <fireFlyLedHandler+0xaec>
			} else if (cnt < 135) {
    95c4:	e59f30cc 	ldr	r3, [pc, #204]	; 9698 <.text+0x9698>
    95c8:	e1d330b0 	ldrh	r3, [r3]
    95cc:	e3530086 	cmp	r3, #134	; 0x86
    95d0:	8a000006 	bhi	95f0 <fireFlyLedHandler+0xa7c>
				r = 0;
    95d4:	e3a03000 	mov	r3, #0	; 0x0
    95d8:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    95dc:	e3a03000 	mov	r3, #0	; 0x0
    95e0:	e54b3014 	strb	r3, [fp, #-20]
				b = 255;
    95e4:	e3e03000 	mvn	r3, #0	; 0x0
    95e8:	e54b3013 	strb	r3, [fp, #-19]
    95ec:	ea00001b 	b	9660 <fireFlyLedHandler+0xaec>
			} else if (cnt < 145) {
    95f0:	e59f30a0 	ldr	r3, [pc, #160]	; 9698 <.text+0x9698>
    95f4:	e1d330b0 	ldrh	r3, [r3]
    95f8:	e3530090 	cmp	r3, #144	; 0x90
    95fc:	8a000006 	bhi	961c <fireFlyLedHandler+0xaa8>
				r = 0;
    9600:	e3a03000 	mov	r3, #0	; 0x0
    9604:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9608:	e3a03000 	mov	r3, #0	; 0x0
    960c:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9610:	e3a03000 	mov	r3, #0	; 0x0
    9614:	e54b3013 	strb	r3, [fp, #-19]
    9618:	ea000010 	b	9660 <fireFlyLedHandler+0xaec>
			} else if (cnt < 155) {
    961c:	e59f3074 	ldr	r3, [pc, #116]	; 9698 <.text+0x9698>
    9620:	e1d330b0 	ldrh	r3, [r3]
    9624:	e353009a 	cmp	r3, #154	; 0x9a
    9628:	8a000006 	bhi	9648 <fireFlyLedHandler+0xad4>
				r = 0;
    962c:	e3a03000 	mov	r3, #0	; 0x0
    9630:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9634:	e3a03000 	mov	r3, #0	; 0x0
    9638:	e54b3014 	strb	r3, [fp, #-20]
				b = 255;
    963c:	e3e03000 	mvn	r3, #0	; 0x0
    9640:	e54b3013 	strb	r3, [fp, #-19]
    9644:	ea000005 	b	9660 <fireFlyLedHandler+0xaec>
			} else {
				r = 0;
    9648:	e3a03000 	mov	r3, #0	; 0x0
    964c:	e54b3015 	strb	r3, [fp, #-21]
				g = 0;
    9650:	e3a03000 	mov	r3, #0	; 0x0
    9654:	e54b3014 	strb	r3, [fp, #-20]
				b = 0;
    9658:	e3a03000 	mov	r3, #0	; 0x0
    965c:	e54b3013 	strb	r3, [fp, #-19]
			}
		}
	}
	I2C1_setRGBLed(r, g, b);
    9660:	e55b3015 	ldrb	r3, [fp, #-21]
    9664:	e55b2014 	ldrb	r2, [fp, #-20]
    9668:	e55bc013 	ldrb	ip, [fp, #-19]
    966c:	e1a00003 	mov	r0, r3
    9670:	e1a01002 	mov	r1, r2
    9674:	e1a0200c 	mov	r2, ip
    9678:	eb00000c 	bl	96b0 <I2C1_setRGBLed>
}
    967c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    9680:	e89d6800 	ldmia	sp, {fp, sp, lr}
    9684:	e12fff1e 	bx	lr
    9688:	40001f64 	andmi	r1, r0, r4, ror #30
    968c:	400011f9 	strmid	r1, [r0], -r9
    9690:	400011fa 	strmid	r1, [r0], -sl
    9694:	400011fb 	strmid	r1, [r0], -fp
    9698:	400011fc 	strmid	r1, [r0], -ip
    969c:	40000e98 	mulmi	r0, r8, lr
    96a0:	40002014 	andmi	r2, r0, r4, lsl r0
    96a4:	40004e34 	andmi	r4, r0, r4, lsr lr
    96a8:	aaaaaaab 	bge	feab415c <VPBDIV+0x1e8b805c>
    96ac:	cccccccd 	stcgtl	12, cr12, [ip], {205}

000096b0 <I2C1_setRGBLed>:


char I2C1_setRGBLed(unsigned char r,unsigned char g,unsigned char b)
{
    96b0:	e1a0c00d 	mov	ip, sp
    96b4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    96b8:	e24cb004 	sub	fp, ip, #4	; 0x4
    96bc:	e24dd010 	sub	sp, sp, #16	; 0x10
    96c0:	e1a03000 	mov	r3, r0
    96c4:	e54b3010 	strb	r3, [fp, #-16]
    96c8:	e1a03001 	mov	r3, r1
    96cc:	e54b3014 	strb	r3, [fp, #-20]
    96d0:	e1a03002 	mov	r3, r2
    96d4:	e54b3018 	strb	r3, [fp, #-24]
	if ((I2C1MasterState == I2C_STARTED) || (I2C1MasterState == DATA_ACK))
    96d8:	e59f30c4 	ldr	r3, [pc, #196]	; 97a4 <.text+0x97a4>
    96dc:	e5933000 	ldr	r3, [r3]
    96e0:	e3530001 	cmp	r3, #1	; 0x1
    96e4:	0a000003 	beq	96f8 <I2C1_setRGBLed+0x48>
    96e8:	e59f30b4 	ldr	r3, [pc, #180]	; 97a4 <.text+0x97a4>
    96ec:	e5933000 	ldr	r3, [r3]
    96f0:	e3530004 	cmp	r3, #4	; 0x4
    96f4:	1a000002 	bne	9704 <I2C1_setRGBLed+0x54>
			return I2C_ERROR_BUSBUSY;
    96f8:	e3a03005 	mov	r3, #5	; 0x5
    96fc:	e50b301c 	str	r3, [fp, #-28]
    9700:	ea000022 	b	9790 <I2C1_setRGBLed+0xe0>
	WrIndex1=0;
    9704:	e59f209c 	ldr	r2, [pc, #156]	; 97a8 <.text+0x97a8>
    9708:	e3a03000 	mov	r3, #0	; 0x0
    970c:	e5823000 	str	r3, [r2]
	I2C1WriteLength = 5;
    9710:	e59f2094 	ldr	r2, [pc, #148]	; 97ac <.text+0x97ac>
    9714:	e3a03005 	mov	r3, #5	; 0x5
    9718:	e5823000 	str	r3, [r2]
	I2C1MasterBuffer[0] = 0x30;	//address
    971c:	e59f208c 	ldr	r2, [pc, #140]	; 97b0 <.text+0x97b0>
    9720:	e3a03030 	mov	r3, #48	; 0x30
    9724:	e5c23000 	strb	r3, [r2]
    I2C1MasterBuffer[1] = r;
    9728:	e59f2080 	ldr	r2, [pc, #128]	; 97b0 <.text+0x97b0>
    972c:	e55b3010 	ldrb	r3, [fp, #-16]
    9730:	e5c23001 	strb	r3, [r2, #1]
    I2C1MasterBuffer[2] = g;
    9734:	e59f2074 	ldr	r2, [pc, #116]	; 97b0 <.text+0x97b0>
    9738:	e55b3014 	ldrb	r3, [fp, #-20]
    973c:	e5c23002 	strb	r3, [r2, #2]
    I2C1MasterBuffer[3] = b;
    9740:	e59f2068 	ldr	r2, [pc, #104]	; 97b0 <.text+0x97b0>
    9744:	e55b3018 	ldrb	r3, [fp, #-24]
    9748:	e5c23003 	strb	r3, [r2, #3]
    I2C1MasterBuffer[4] = 255-(unsigned char)(r+g+b);
    974c:	e55b2010 	ldrb	r2, [fp, #-16]
    9750:	e55b3014 	ldrb	r3, [fp, #-20]
    9754:	e0823003 	add	r3, r2, r3
    9758:	e20320ff 	and	r2, r3, #255	; 0xff
    975c:	e55b3018 	ldrb	r3, [fp, #-24]
    9760:	e0823003 	add	r3, r2, r3
    9764:	e20330ff 	and	r3, r3, #255	; 0xff
    9768:	e1e03003 	mvn	r3, r3
    976c:	e20330ff 	and	r3, r3, #255	; 0xff
    9770:	e59f2038 	ldr	r2, [pc, #56]	; 97b0 <.text+0x97b0>
    9774:	e5c23004 	strb	r3, [r2, #4]

    I2C1MasterState = I2C_STARTED;
    9778:	e59f2024 	ldr	r2, [pc, #36]	; 97a4 <.text+0x97a4>
    977c:	e3a03001 	mov	r3, #1	; 0x1
    9780:	e5823000 	str	r3, [r2]
    I2C1Engine();
    9784:	eb000027 	bl	9828 <I2C1Engine>

    return 0;
    9788:	e3a03000 	mov	r3, #0	; 0x0
    978c:	e50b301c 	str	r3, [fp, #-28]
    9790:	e51b301c 	ldr	r3, [fp, #-28]
}
    9794:	e1a00003 	mov	r0, r3
    9798:	e24bd00c 	sub	sp, fp, #12	; 0xc
    979c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    97a0:	e12fff1e 	bx	lr
    97a4:	400011ec 	andmi	r1, r0, ip, ror #3
    97a8:	400011f4 	strmid	r1, [r0], -r4
    97ac:	40004f1c 	andmi	r4, r0, ip, lsl pc
    97b0:	40004f20 	andmi	r4, r0, r0, lsr #30

000097b4 <I2C1Init>:



void I2C1Init(void)
{
    97b4:	e1a0c00d 	mov	ip, sp
    97b8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    97bc:	e24cb004 	sub	fp, ip, #4	; 0x4
    /*--- Clear flags ---*/
    I21CONCLR = I2CONCLR_AAC | I2CONCLR_SIC | I2CONCLR_STAC | I2CONCLR_I2ENC;
    97c0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    97c4:	e2833917 	add	r3, r3, #376832	; 0x5c000
    97c8:	e2833018 	add	r3, r3, #24	; 0x18
    97cc:	e3a0206c 	mov	r2, #108	; 0x6c
    97d0:	e5832000 	str	r2, [r3]

    /*--- Reset registers ---*/
    I21SCLL   = I21SCLL_SCLL;
    97d4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    97d8:	e2833917 	add	r3, r3, #376832	; 0x5c000
    97dc:	e2833014 	add	r3, r3, #20	; 0x14
    97e0:	e3a02c02 	mov	r2, #512	; 0x200
    97e4:	e5832000 	str	r2, [r3]
    I21SCLH   = I21SCLH_SCLH;
    97e8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    97ec:	e2833917 	add	r3, r3, #376832	; 0x5c000
    97f0:	e2833010 	add	r3, r3, #16	; 0x10
    97f4:	e3a02c02 	mov	r2, #512	; 0x200
    97f8:	e5832000 	str	r2, [r3]

    install_irq( I2C1_INT, (void *) I2C1MasterHandler );
    97fc:	e3a00013 	mov	r0, #19	; 0x13
    9800:	e59f101c 	ldr	r1, [pc, #28]	; 9824 <.text+0x9824>
    9804:	eb00006a 	bl	99b4 <install_irq>
    I21CONSET = I2CONSET_I2EN;
    9808:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    980c:	e2833917 	add	r3, r3, #376832	; 0x5c000
    9810:	e3a02040 	mov	r2, #64	; 0x40
    9814:	e5832000 	str	r2, [r3]
}
    9818:	e24bd00c 	sub	sp, fp, #12	; 0xc
    981c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    9820:	e12fff1e 	bx	lr
    9824:	00008880 	andeq	r8, r0, r0, lsl #17

00009828 <I2C1Engine>:

unsigned int I2C1Engine( void )
{
    9828:	e1a0c00d 	mov	ip, sp
    982c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    9830:	e24cb004 	sub	fp, ip, #4	; 0x4
	I21CONSET = I2CONSET_STO;      /* Set Stop flag */
    9834:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9838:	e2833917 	add	r3, r3, #376832	; 0x5c000
    983c:	e3a02010 	mov	r2, #16	; 0x10
    9840:	e5832000 	str	r2, [r3]
	I21CONCLR = I2CONCLR_SIC;  /* Clear SI flag */
    9844:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9848:	e2833917 	add	r3, r3, #376832	; 0x5c000
    984c:	e2833018 	add	r3, r3, #24	; 0x18
    9850:	e3a02008 	mov	r2, #8	; 0x8
    9854:	e5832000 	str	r2, [r3]
	I2C1MasterState = I2C_IDLE;
    9858:	e59f2034 	ldr	r2, [pc, #52]	; 9894 <.text+0x9894>
    985c:	e3a03000 	mov	r3, #0	; 0x0
    9860:	e5823000 	str	r3, [r2]
    WrIndex1 = 0;
    9864:	e59f202c 	ldr	r2, [pc, #44]	; 9898 <.text+0x9898>
    9868:	e3a03000 	mov	r3, #0	; 0x0
    986c:	e5823000 	str	r3, [r2]
    I21CONSET = I2CONSET_STA;	/* Set Start flag */
    9870:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9874:	e2833917 	add	r3, r3, #376832	; 0x5c000
    9878:	e3a02020 	mov	r2, #32	; 0x20
    987c:	e5832000 	str	r2, [r3]
    return ( TRUE );
    9880:	e3a03001 	mov	r3, #1	; 0x1
}
    9884:	e1a00003 	mov	r0, r3
    9888:	e24bd00c 	sub	sp, fp, #12	; 0xc
    988c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    9890:	e12fff1e 	bx	lr
    9894:	400011ec 	andmi	r1, r0, ip, ror #3
    9898:	400011f4 	strmid	r1, [r0], -r4

0000989c <I2C1State>:

unsigned char I2C1State(void)
{
    989c:	e1a0c00d 	mov	ip, sp
    98a0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    98a4:	e24cb004 	sub	fp, ip, #4	; 0x4
	return I2C1MasterState;
    98a8:	e59f3014 	ldr	r3, [pc, #20]	; 98c4 <.text+0x98c4>
    98ac:	e5933000 	ldr	r3, [r3]
    98b0:	e20330ff 	and	r3, r3, #255	; 0xff
}
    98b4:	e1a00003 	mov	r0, r3
    98b8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    98bc:	e89d6800 	ldmia	sp, {fp, sp, lr}
    98c0:	e12fff1e 	bx	lr
    98c4:	400011ec 	andmi	r1, r0, ip, ror #3

000098c8 <DefaultVICHandler>:
** 
******************************************************************************/
// mthomas: inserted static to avoid gcc-warning
static void DefaultVICHandler (void) __irq 
{
    98c8:	e1a0c00d 	mov	ip, sp
    98cc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    98d0:	e24cb004 	sub	fp, ip, #4	; 0x4
    /* if the IRQ is not installed into the VIC, and interrupt occurs, the
    default interrupt VIC address will be used. This could happen in a race 
    condition. For debugging, use this endless loop to trace back. */
    /* For more details, see Philips appnote AN10414 */
    VICVectAddr = 0;		/* Acknowledge Interrupt */ 
    98d4:	e3a03000 	mov	r3, #0	; 0x0
    98d8:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    98dc:	e3a02000 	mov	r2, #0	; 0x0
    98e0:	e5832000 	str	r2, [r3]
    // while ( 1 ); to find unknown interrupts while debugging
}
    98e4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    98e8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    98ec:	e12fff1e 	bx	lr

000098f0 <init_VIC>:

/* Initialize the interrupt controller */
/******************************************************************************
** Function name:		init_VIC
**
** Descriptions:		Initialize VIC interrupt controller.
** parameters:			None
** Returned value:		None
** 
******************************************************************************/
void init_VIC(void) 
{
    98f0:	e1a0c00d 	mov	ip, sp
    98f4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    98f8:	e24cb004 	sub	fp, ip, #4	; 0x4
    98fc:	e24dd00c 	sub	sp, sp, #12	; 0xc
    unsigned long i = 0;
    9900:	e3a03000 	mov	r3, #0	; 0x0
    9904:	e50b3018 	str	r3, [fp, #-24]
    unsigned long *vect_addr, *vect_cntl;
   	
    /* initialize VIC*/
    VICIntEnClr = 0xffffffff;
    9908:	e3e03efe 	mvn	r3, #4064	; 0xfe0
    990c:	e243300b 	sub	r3, r3, #11	; 0xb
    9910:	e3e02000 	mvn	r2, #0	; 0x0
    9914:	e5832000 	str	r2, [r3]
    VICVectAddr = 0;
    9918:	e3a03000 	mov	r3, #0	; 0x0
    991c:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    9920:	e3a02000 	mov	r2, #0	; 0x0
    9924:	e5832000 	str	r2, [r3]
    VICIntSelect = 0;
    9928:	e3e03eff 	mvn	r3, #4080	; 0xff0
    992c:	e2433003 	sub	r3, r3, #3	; 0x3
    9930:	e3a02000 	mov	r2, #0	; 0x0
    9934:	e5832000 	str	r2, [r3]

    /* set all the vector and vector control register to 0 */
    for ( i = 0; i < VIC_SIZE; i++ )
    9938:	e3a03000 	mov	r3, #0	; 0x0
    993c:	e50b3018 	str	r3, [fp, #-24]
    9940:	ea000010 	b	9988 <init_VIC+0x98>
    {
	vect_addr = (unsigned long *)(VIC_BASE_ADDR + VECT_ADDR_INDEX + i*4);
    9944:	e51b3018 	ldr	r3, [fp, #-24]
    9948:	e1a03103 	mov	r3, r3, lsl #2
    994c:	e2433c0f 	sub	r3, r3, #3840	; 0xf00
    9950:	e50b3014 	str	r3, [fp, #-20]
	vect_cntl = (unsigned long *)(VIC_BASE_ADDR + VECT_CNTL_INDEX + i*4);
    9954:	e51b3018 	ldr	r3, [fp, #-24]
    9958:	e1a03103 	mov	r3, r3, lsl #2
    995c:	e2433c0e 	sub	r3, r3, #3584	; 0xe00
    9960:	e50b3010 	str	r3, [fp, #-16]
	*vect_addr = 0;	
    9964:	e51b2014 	ldr	r2, [fp, #-20]
    9968:	e3a03000 	mov	r3, #0	; 0x0
    996c:	e5823000 	str	r3, [r2]
	*vect_cntl = 0;
    9970:	e51b2010 	ldr	r2, [fp, #-16]
    9974:	e3a03000 	mov	r3, #0	; 0x0
    9978:	e5823000 	str	r3, [r2]
    997c:	e51b3018 	ldr	r3, [fp, #-24]
    9980:	e2833001 	add	r3, r3, #1	; 0x1
    9984:	e50b3018 	str	r3, [fp, #-24]
    9988:	e51b3018 	ldr	r3, [fp, #-24]
    998c:	e353000f 	cmp	r3, #15	; 0xf
    9990:	9affffeb 	bls	9944 <init_VIC+0x54>
    }

    /* Install the default VIC handler here */
    VICDefVectAddr = (unsigned long)DefaultVICHandler;   
    9994:	e3e03d3f 	mvn	r3, #4032	; 0xfc0
    9998:	e243300b 	sub	r3, r3, #11	; 0xb
    999c:	e59f200c 	ldr	r2, [pc, #12]	; 99b0 <.text+0x99b0>
    99a0:	e5832000 	str	r2, [r3]
    return;
}
    99a4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    99a8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    99ac:	e12fff1e 	bx	lr
    99b0:	000098c8 	andeq	r9, r0, r8, asr #17

000099b4 <install_irq>:

/******************************************************************************
** Function name:		install_irq
**
** Descriptions:		Install interrupt handler
**				The max VIC size is 16, but, there are 32 interrupt
**				request inputs. Not all of them can be installed into
**				VIC table at the same time.
**				The order of the interrupt request installation is
**				first come first serve.
** parameters:			Interrupt number and interrupt handler address
** Returned value:		true or false, when the table is full, return false
** 
******************************************************************************/
unsigned long install_irq( unsigned long IntNumber, void *HandlerAddr )
{
    99b4:	e1a0c00d 	mov	ip, sp
    99b8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    99bc:	e24cb004 	sub	fp, ip, #4	; 0x4
    99c0:	e24dd018 	sub	sp, sp, #24	; 0x18
    99c4:	e50b001c 	str	r0, [fp, #-28]
    99c8:	e50b1020 	str	r1, [fp, #-32]
    unsigned long i;
    unsigned long *vect_addr;
    unsigned long *vect_cntl;
      
    VICIntEnClr = 1 << IntNumber;	/* Disable Interrupt */
    99cc:	e3e02efe 	mvn	r2, #4064	; 0xfe0
    99d0:	e242200b 	sub	r2, r2, #11	; 0xb
    99d4:	e51b101c 	ldr	r1, [fp, #-28]
    99d8:	e3a03001 	mov	r3, #1	; 0x1
    99dc:	e1a03113 	mov	r3, r3, lsl r1
    99e0:	e5823000 	str	r3, [r2]
    
    for ( i = 0; i < VIC_SIZE; i++ )
    99e4:	e3a03000 	mov	r3, #0	; 0x0
    99e8:	e50b3018 	str	r3, [fp, #-24]
    99ec:	ea000017 	b	9a50 <install_irq+0x9c>
    {
	/* find first un-assigned VIC address for the handler */

	vect_addr = (unsigned long *)(VIC_BASE_ADDR + VECT_ADDR_INDEX + i*4);
    99f0:	e51b3018 	ldr	r3, [fp, #-24]
    99f4:	e1a03103 	mov	r3, r3, lsl #2
    99f8:	e2433c0f 	sub	r3, r3, #3840	; 0xf00
    99fc:	e50b3014 	str	r3, [fp, #-20]
	vect_cntl = (unsigned long *)(VIC_BASE_ADDR + VECT_CNTL_INDEX + i*4);
    9a00:	e51b3018 	ldr	r3, [fp, #-24]
    9a04:	e1a03103 	mov	r3, r3, lsl #2
    9a08:	e2433c0e 	sub	r3, r3, #3584	; 0xe00
    9a0c:	e50b3010 	str	r3, [fp, #-16]
	if ( *vect_addr == (unsigned long)NULL )
    9a10:	e51b3014 	ldr	r3, [fp, #-20]
    9a14:	e5933000 	ldr	r3, [r3]
    9a18:	e3530000 	cmp	r3, #0	; 0x0
    9a1c:	1a000008 	bne	9a44 <install_irq+0x90>
	{
	    *vect_addr = (unsigned long)HandlerAddr;	/* set interrupt vector */
    9a20:	e51b3020 	ldr	r3, [fp, #-32]
    9a24:	e1a02003 	mov	r2, r3
    9a28:	e51b3014 	ldr	r3, [fp, #-20]
    9a2c:	e5832000 	str	r2, [r3]
	    *vect_cntl = (unsigned long)(IRQ_SLOT_EN | IntNumber);
    9a30:	e51b301c 	ldr	r3, [fp, #-28]
    9a34:	e3832020 	orr	r2, r3, #32	; 0x20
    9a38:	e51b3010 	ldr	r3, [fp, #-16]
    9a3c:	e5832000 	str	r2, [r3]
	    break;
    9a40:	ea000005 	b	9a5c <install_irq+0xa8>
    9a44:	e51b3018 	ldr	r3, [fp, #-24]
    9a48:	e2833001 	add	r3, r3, #1	; 0x1
    9a4c:	e50b3018 	str	r3, [fp, #-24]
    9a50:	e51b3018 	ldr	r3, [fp, #-24]
    9a54:	e353000f 	cmp	r3, #15	; 0xf
    9a58:	9affffe4 	bls	99f0 <install_irq+0x3c>
	}
    }
    if ( i == VIC_SIZE )
    9a5c:	e51b3018 	ldr	r3, [fp, #-24]
    9a60:	e3530010 	cmp	r3, #16	; 0x10
    9a64:	1a000002 	bne	9a74 <install_irq+0xc0>
    {
	return( FALSE );		/* fatal error, can't find empty vector slot */
    9a68:	e3a03000 	mov	r3, #0	; 0x0
    9a6c:	e50b3024 	str	r3, [fp, #-36]
    9a70:	ea000007 	b	9a94 <install_irq+0xe0>
    }
    VICIntEnable = 1 << IntNumber;	/* Enable Interrupt */
    9a74:	e3a02000 	mov	r2, #0	; 0x0
    9a78:	e2422eff 	sub	r2, r2, #4080	; 0xff0
    9a7c:	e51b101c 	ldr	r1, [fp, #-28]
    9a80:	e3a03001 	mov	r3, #1	; 0x1
    9a84:	e1a03113 	mov	r3, r3, lsl r1
    9a88:	e5823000 	str	r3, [r2]
    return( TRUE );
    9a8c:	e3a03001 	mov	r3, #1	; 0x1
    9a90:	e50b3024 	str	r3, [fp, #-36]
    9a94:	e51b3024 	ldr	r3, [fp, #-36]
}
    9a98:	e1a00003 	mov	r0, r3
    9a9c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    9aa0:	e89d6800 	ldmia	sp, {fp, sp, lr}
    9aa4:	e12fff1e 	bx	lr

00009aa8 <uninstall_irq>:

/******************************************************************************
** Function name:		uninstall_irq
**
** Descriptions:		Uninstall interrupt handler
**				Find the interrupt handler installed in the VIC
**				based on the interrupt number, set the location
**				back to NULL to uninstall it.
** parameters:			Interrupt number
** Returned value:		true or false, when the interrupt number is not found, 
**				return false
** 
******************************************************************************/
unsigned long uninstall_irq( unsigned long IntNumber )
{
    9aa8:	e1a0c00d 	mov	ip, sp
    9aac:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    9ab0:	e24cb004 	sub	fp, ip, #4	; 0x4
    9ab4:	e24dd014 	sub	sp, sp, #20	; 0x14
    9ab8:	e50b001c 	str	r0, [fp, #-28]
    unsigned long i;
    unsigned long *vect_addr;
    unsigned long *vect_cntl;
      
    VICIntEnClr = 1 << IntNumber;	/* Disable Interrupt */
    9abc:	e3e02efe 	mvn	r2, #4064	; 0xfe0
    9ac0:	e242200b 	sub	r2, r2, #11	; 0xb
    9ac4:	e51b101c 	ldr	r1, [fp, #-28]
    9ac8:	e3a03001 	mov	r3, #1	; 0x1
    9acc:	e1a03113 	mov	r3, r3, lsl r1
    9ad0:	e5823000 	str	r3, [r2]
    
    for ( i = 0; i < VIC_SIZE; i++ )
    9ad4:	e3a03000 	mov	r3, #0	; 0x0
    9ad8:	e50b3018 	str	r3, [fp, #-24]
    9adc:	ea000019 	b	9b48 <uninstall_irq+0xa0>
    {
	/* find first un-assigned VIC address for the handler */
	vect_addr = (unsigned long *)(VIC_BASE_ADDR + VECT_ADDR_INDEX + i*4);
    9ae0:	e51b3018 	ldr	r3, [fp, #-24]
    9ae4:	e1a03103 	mov	r3, r3, lsl #2
    9ae8:	e2433c0f 	sub	r3, r3, #3840	; 0xf00
    9aec:	e50b3014 	str	r3, [fp, #-20]
	vect_cntl = (unsigned long *)(VIC_BASE_ADDR + VECT_CNTL_INDEX + i*4);
    9af0:	e51b3018 	ldr	r3, [fp, #-24]
    9af4:	e1a03103 	mov	r3, r3, lsl #2
    9af8:	e2433c0e 	sub	r3, r3, #3584	; 0xe00
    9afc:	e50b3010 	str	r3, [fp, #-16]
	if ( (*vect_cntl & ~IRQ_SLOT_EN ) == IntNumber )
    9b00:	e51b3010 	ldr	r3, [fp, #-16]
    9b04:	e5933000 	ldr	r3, [r3]
    9b08:	e3c32020 	bic	r2, r3, #32	; 0x20
    9b0c:	e51b301c 	ldr	r3, [fp, #-28]
    9b10:	e1520003 	cmp	r2, r3
    9b14:	1a000008 	bne	9b3c <uninstall_irq+0x94>
	{
	    *vect_addr = (unsigned long)NULL;	/* clear the VIC entry in the VIC table */
    9b18:	e51b2014 	ldr	r2, [fp, #-20]
    9b1c:	e3a03000 	mov	r3, #0	; 0x0
    9b20:	e5823000 	str	r3, [r2]
	    *vect_cntl &= ~IRQ_SLOT_EN;	/* disable SLOT_EN bit */	
    9b24:	e51b3010 	ldr	r3, [fp, #-16]
    9b28:	e5933000 	ldr	r3, [r3]
    9b2c:	e3c32020 	bic	r2, r3, #32	; 0x20
    9b30:	e51b3010 	ldr	r3, [fp, #-16]
    9b34:	e5832000 	str	r2, [r3]
	    break;
    9b38:	ea000005 	b	9b54 <uninstall_irq+0xac>
    9b3c:	e51b3018 	ldr	r3, [fp, #-24]
    9b40:	e2833001 	add	r3, r3, #1	; 0x1
    9b44:	e50b3018 	str	r3, [fp, #-24]
    9b48:	e51b3018 	ldr	r3, [fp, #-24]
    9b4c:	e353000f 	cmp	r3, #15	; 0xf
    9b50:	9affffe2 	bls	9ae0 <uninstall_irq+0x38>
	}
    }
    if ( i == VIC_SIZE )
    9b54:	e51b3018 	ldr	r3, [fp, #-24]
    9b58:	e3530010 	cmp	r3, #16	; 0x10
    9b5c:	1a000002 	bne	9b6c <uninstall_irq+0xc4>
    {
	return( FALSE );		/* fatal error, can't find interrupt number 
    9b60:	e3a03000 	mov	r3, #0	; 0x0
    9b64:	e50b3020 	str	r3, [fp, #-32]
    9b68:	ea000007 	b	9b8c <uninstall_irq+0xe4>
					in vector slot */
    }
    VICIntEnable = 1 << IntNumber;	/* Enable Interrupt */
    9b6c:	e3a02000 	mov	r2, #0	; 0x0
    9b70:	e2422eff 	sub	r2, r2, #4080	; 0xff0
    9b74:	e51b101c 	ldr	r1, [fp, #-28]
    9b78:	e3a03001 	mov	r3, #1	; 0x1
    9b7c:	e1a03113 	mov	r3, r3, lsl r1
    9b80:	e5823000 	str	r3, [r2]
    return( TRUE );
    9b84:	e3a03001 	mov	r3, #1	; 0x1
    9b88:	e50b3020 	str	r3, [fp, #-32]
    9b8c:	e51b3020 	ldr	r3, [fp, #-32]
}
    9b90:	e1a00003 	mov	r0, r3
    9b94:	e24bd00c 	sub	sp, fp, #12	; 0xc
    9b98:	e89d6800 	ldmia	sp, {fp, sp, lr}
    9b9c:	e12fff1e 	bx	lr

00009ba0 <ADCInit>:
** Returned value:		true or false
**
*****************************************************************************/
unsigned int ADCInit( unsigned int ADC_Clk )
{
    9ba0:	e1a0c00d 	mov	ip, sp
    9ba4:	e92dd810 	stmdb	sp!, {r4, fp, ip, lr, pc}
    9ba8:	e24cb004 	sub	fp, ip, #4	; 0x4
    9bac:	e24dd004 	sub	sp, sp, #4	; 0x4
    9bb0:	e50b0014 	str	r0, [fp, #-20]
	   AD0CR = ( 0x01 ) | 	// SEL=1,select channel 0, 1 to 4 on ADC0
    9bb4:	e3a0420e 	mov	r4, #-536870912	; 0xe0000000
    9bb8:	e284490d 	add	r4, r4, #212992	; 0x34000
    9bbc:	e3a008e5 	mov	r0, #15007744	; 0xe50000
    9bc0:	e2400d79 	sub	r0, r0, #7744	; 0x1e40
    9bc4:	e51b1014 	ldr	r1, [fp, #-20]
    9bc8:	eb003b05 	bl	187e4 <____udivsi3_from_arm>
    9bcc:	e1a03000 	mov	r3, r0
    9bd0:	e2433001 	sub	r3, r3, #1	; 0x1
    9bd4:	e1a03403 	mov	r3, r3, lsl #8
    9bd8:	e3833821 	orr	r3, r3, #2162688	; 0x210000
    9bdc:	e3833001 	orr	r3, r3, #1	; 0x1
    9be0:	e5843000 	str	r3, [r4]
		( ( Fpclk / ADC_Clk - 1 ) << 8 ) |  // CLKDIV = Fpclk / 1000000 - 1
		( 1 << 16 ) | 		// BURST = 0, no BURST, software controlled
		( 0 << 17 ) |  		// CLKS = 0, 11 clocks/10 bits
		( 1 << 21 ) |  		// PDN = 1, normal operation
		( 0 << 22 ) |  		// TEST1:0 = 00
		( 0 << 24 ) |  		// START = 0 A/D conversion stops
		( 0 << 27 );		/* EDGE = 0 (CAP/MAT singal falling,trigger A/D
					conversion) */


      /*
	AD0CR = ( 0x01 << 0 ) | 	// SEL=1,select channel 0, 1 to 4 on ADC0
	( ( Fpclk / ADC_Clk - 1 ) << 8 ) |  // CLKDIV = Fpclk / 1000000 - 1
	( 0 << 16 ) | 		// BURST = 0, no BURST, software controlled
	( 0 << 17 ) |  		// CLKS = 0, 11 clocks/10 bits
	( 1 << 21 ) |  		// PDN = 1, normal operation
	( 0 << 22 ) |  		// TEST1:0 = 00
	( 0 << 24 ) |  		// START = 0 A/D conversion stops
	( 0 << 27 );		// EDGE = 0 (CAP/MAT singal falling,trigger A/D
				conversion) */

    AD1CR = ( 0x01 << 0 ) | 	// SEL=1,select channel 0, 0 to 7 on ADC1
    9be4:	e3a0420e 	mov	r4, #-536870912	; 0xe0000000
    9be8:	e2844806 	add	r4, r4, #393216	; 0x60000
    9bec:	e3a008e5 	mov	r0, #15007744	; 0xe50000
    9bf0:	e2400d79 	sub	r0, r0, #7744	; 0x1e40
    9bf4:	e51b1014 	ldr	r1, [fp, #-20]
    9bf8:	eb003af9 	bl	187e4 <____udivsi3_from_arm>
    9bfc:	e1a03000 	mov	r3, r0
    9c00:	e2433001 	sub	r3, r3, #1	; 0x1
    9c04:	e1a03403 	mov	r3, r3, lsl #8
    9c08:	e3833602 	orr	r3, r3, #2097152	; 0x200000
    9c0c:	e3833001 	orr	r3, r3, #1	; 0x1
    9c10:	e5843000 	str	r3, [r4]
	( ( Fpclk / ADC_Clk - 1 ) << 8 ) |  // CLKDIV = Fpclk / 1000000 - 1
	( 0 << 16 ) | 		// BURST = 0, no BURST, software controlled
	( 0 << 17 ) |  		// CLKS = 0, 11 clocks/10 bits
	( 1 << 21 ) |  		// PDN = 1, normal operation
	( 0 << 22 ) |  		// TEST1:0 = 00
	( 0 << 24 ) |  		// START = 0 A/D conversion stops
	( 0 << 27 );		/* EDGE = 0 (CAP/MAT singal falling,trigger A/D
				conversion) */

    /* If POLLING, no need to do the following */
#if ADC_INTERRUPT_FLAG
    AD0INTEN = 0x11E;		// Enable all interrupts
    AD1INTEN = 0x1FF;

    if ( install_irq( ADC0_INT, (void *)ADC0Handler ) == FALSE )
    {
	return (FALSE);
    }
    if ( install_irq( ADC1_INT, (void *)ADC1Handler ) == FALSE )
    {
	return (FALSE);
    }
#endif

    return (TRUE);
    9c14:	e3a03001 	mov	r3, #1	; 0x1
}
    9c18:	e1a00003 	mov	r0, r3
    9c1c:	e24bd010 	sub	sp, fp, #16	; 0x10
    9c20:	e89d6810 	ldmia	sp, {r4, fp, sp, lr}
    9c24:	e12fff1e 	bx	lr

00009c28 <ADC0Read>:

/*****************************************************************************
** Function name:		ADC0Read
**
** Descriptions:		Read ADC0 channel
**
** parameters:			Channel number
** Returned value:		Value read, if interrupt driven, return channel #
**
*****************************************************************************/
unsigned int ADC0Read( unsigned char channelNum )
{
    9c28:	e1a0c00d 	mov	ip, sp
    9c2c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    9c30:	e24cb004 	sub	fp, ip, #4	; 0x4
    9c34:	e24dd014 	sub	sp, sp, #20	; 0x14
    9c38:	e1a03000 	mov	r3, r0
    9c3c:	e54b301c 	strb	r3, [fp, #-28]
#if !ADC_INTERRUPT_FLAG
    unsigned int regVal, ADC_Data;
    volatile unsigned int timeout=0;
    9c40:	e3a03000 	mov	r3, #0	; 0x0
    9c44:	e50b3018 	str	r3, [fp, #-24]
#endif

    /* channel number is 0 through 7 */
    if ( channelNum >= ADC_NUM )
    9c48:	e55b301c 	ldrb	r3, [fp, #-28]
    9c4c:	e3530007 	cmp	r3, #7	; 0x7
    9c50:	9a000001 	bls	9c5c <ADC0Read+0x34>
    {
	channelNum = 0;		/* reset channel number to 0 */
    9c54:	e3a03000 	mov	r3, #0	; 0x0
    9c58:	e54b301c 	strb	r3, [fp, #-28]
    }
    AD0CR &= 0xFFFFFF00;
    9c5c:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    9c60:	e282290d 	add	r2, r2, #212992	; 0x34000
    9c64:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9c68:	e283390d 	add	r3, r3, #212992	; 0x34000
    9c6c:	e5933000 	ldr	r3, [r3]
    9c70:	e3c330ff 	bic	r3, r3, #255	; 0xff
    9c74:	e5823000 	str	r3, [r2]
    AD0CR |= (1 << 24) | (1 << channelNum);
    9c78:	e3a0120e 	mov	r1, #-536870912	; 0xe0000000
    9c7c:	e281190d 	add	r1, r1, #212992	; 0x34000
    9c80:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9c84:	e283390d 	add	r3, r3, #212992	; 0x34000
    9c88:	e5930000 	ldr	r0, [r3]
    9c8c:	e55b201c 	ldrb	r2, [fp, #-28]
    9c90:	e3a03001 	mov	r3, #1	; 0x1
    9c94:	e1a03213 	mov	r3, r3, lsl r2
    9c98:	e1803003 	orr	r3, r0, r3
    9c9c:	e3833401 	orr	r3, r3, #16777216	; 0x1000000
    9ca0:	e5813000 	str	r3, [r1]
				/* switch channel,start A/D convert */
#if !ADC_INTERRUPT_FLAG
    while ( timeout++<5000 )			/* wait until end of A/D convert */
    9ca4:	ea000009 	b	9cd0 <ADC0Read+0xa8>
    {
	regVal = *(volatile unsigned long *)(AD0_BASE_ADDR
    9ca8:	e55b301c 	ldrb	r3, [fp, #-28]
    9cac:	e1a03103 	mov	r3, r3, lsl #2
    9cb0:	e283320e 	add	r3, r3, #-536870912	; 0xe0000000
    9cb4:	e283390d 	add	r3, r3, #212992	; 0x34000
    9cb8:	e2833010 	add	r3, r3, #16	; 0x10
    9cbc:	e5933000 	ldr	r3, [r3]
    9cc0:	e50b3014 	str	r3, [fp, #-20]
			+ ADC_OFFSET + ADC_INDEX * channelNum);
				/* read result of A/D conversion */
	if ( regVal & ADC_DONE )
    9cc4:	e51b3014 	ldr	r3, [fp, #-20]
    9cc8:	e3530000 	cmp	r3, #0	; 0x0
    9ccc:	ba00000a 	blt	9cfc <ADC0Read+0xd4>
    9cd0:	e51b1018 	ldr	r1, [fp, #-24]
    9cd4:	e3a03d4e 	mov	r3, #4992	; 0x1380
    9cd8:	e2833007 	add	r3, r3, #7	; 0x7
    9cdc:	e1510003 	cmp	r1, r3
    9ce0:	83a03000 	movhi	r3, #0	; 0x0
    9ce4:	93a03001 	movls	r3, #1	; 0x1
    9ce8:	e20320ff 	and	r2, r3, #255	; 0xff
    9cec:	e2813001 	add	r3, r1, #1	; 0x1
    9cf0:	e50b3018 	str	r3, [fp, #-24]
    9cf4:	e3520000 	cmp	r2, #0	; 0x0
    9cf8:	1affffea 	bne	9ca8 <ADC0Read+0x80>
	{
	    break;
	}
    }

    AD0CR &= 0xF8FFFFFF;	/* stop ADC now */
    9cfc:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    9d00:	e282290d 	add	r2, r2, #212992	; 0x34000
    9d04:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9d08:	e283390d 	add	r3, r3, #212992	; 0x34000
    9d0c:	e5933000 	ldr	r3, [r3]
    9d10:	e3c33407 	bic	r3, r3, #117440512	; 0x7000000
    9d14:	e5823000 	str	r3, [r2]
    if ( regVal & ADC_OVERRUN )	/* save data when it's not overrun
    9d18:	e51b3014 	ldr	r3, [fp, #-20]
    9d1c:	e2033101 	and	r3, r3, #1073741824	; 0x40000000
    9d20:	e3530000 	cmp	r3, #0	; 0x0
    9d24:	0a000002 	beq	9d34 <ADC0Read+0x10c>
				otherwise, return zero */
    {
	return ( 0 );
    9d28:	e3a03000 	mov	r3, #0	; 0x0
    9d2c:	e50b3020 	str	r3, [fp, #-32]
    9d30:	ea000006 	b	9d50 <ADC0Read+0x128>
    }
    ADC_Data = ( regVal >> 6 ) & 0x3FF;
    9d34:	e51b3014 	ldr	r3, [fp, #-20]
    9d38:	e1a03323 	mov	r3, r3, lsr #6
    9d3c:	e1a03b03 	mov	r3, r3, lsl #22
    9d40:	e1a03b23 	mov	r3, r3, lsr #22
    9d44:	e50b3010 	str	r3, [fp, #-16]
    return ( ADC_Data );	/* return A/D conversion value */
    9d48:	e51b3010 	ldr	r3, [fp, #-16]
    9d4c:	e50b3020 	str	r3, [fp, #-32]
    9d50:	e51b3020 	ldr	r3, [fp, #-32]
#else
    return ( channelNum );	/* if it's interrupt driven, the
				ADC reading is done inside the handler.
				so, return channel number */
#endif
}
    9d54:	e1a00003 	mov	r0, r3
    9d58:	e24bd00c 	sub	sp, fp, #12	; 0xc
    9d5c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    9d60:	e12fff1e 	bx	lr

00009d64 <ADC1Read>:

/*****************************************************************************
** Function name:		ADC1Read
**
** Descriptions:		Read ADC1 channel
**
** parameters:			Channel number
** Returned value:		Value read, if interrupt driven, return channel #
**
*****************************************************************************/
unsigned int ADC1Read( unsigned char channelNum )
{
    9d64:	e1a0c00d 	mov	ip, sp
    9d68:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    9d6c:	e24cb004 	sub	fp, ip, #4	; 0x4
    9d70:	e24dd010 	sub	sp, sp, #16	; 0x10
    9d74:	e1a03000 	mov	r3, r0
    9d78:	e54b3018 	strb	r3, [fp, #-24]
#if !ADC_INTERRUPT_FLAG
    unsigned int regVal;
	unsigned int ADC_Data;
#endif

    /* channel number is 0 through 7 */
    if ( channelNum >= ADC_NUM )
    9d7c:	e55b3018 	ldrb	r3, [fp, #-24]
    9d80:	e3530007 	cmp	r3, #7	; 0x7
    9d84:	9a000001 	bls	9d90 <ADC1Read+0x2c>
    {
	channelNum = 0;		/* reset channel number to 0 */
    9d88:	e3a03000 	mov	r3, #0	; 0x0
    9d8c:	e54b3018 	strb	r3, [fp, #-24]
    }
    AD1CR &= 0xFFFFFF00;
    9d90:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    9d94:	e2822806 	add	r2, r2, #393216	; 0x60000
    9d98:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9d9c:	e2833806 	add	r3, r3, #393216	; 0x60000
    9da0:	e5933000 	ldr	r3, [r3]
    9da4:	e3c330ff 	bic	r3, r3, #255	; 0xff
    9da8:	e5823000 	str	r3, [r2]
    AD1CR |= (1 << 24) | (1 << channelNum);
    9dac:	e3a0120e 	mov	r1, #-536870912	; 0xe0000000
    9db0:	e2811806 	add	r1, r1, #393216	; 0x60000
    9db4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9db8:	e2833806 	add	r3, r3, #393216	; 0x60000
    9dbc:	e5930000 	ldr	r0, [r3]
    9dc0:	e55b2018 	ldrb	r2, [fp, #-24]
    9dc4:	e3a03001 	mov	r3, #1	; 0x1
    9dc8:	e1a03213 	mov	r3, r3, lsl r2
    9dcc:	e1803003 	orr	r3, r0, r3
    9dd0:	e3833401 	orr	r3, r3, #16777216	; 0x1000000
    9dd4:	e5813000 	str	r3, [r1]
				/* switch channel,start A/D convert */
#if !ADC_INTERRUPT_FLAG
    while ( 1 )			/* wait until end of A/D convert */
    {
	regVal = *(volatile unsigned long *)(AD1_BASE_ADDR
    9dd8:	e55b3018 	ldrb	r3, [fp, #-24]
    9ddc:	e1a03103 	mov	r3, r3, lsl #2
    9de0:	e283320e 	add	r3, r3, #-536870912	; 0xe0000000
    9de4:	e2833806 	add	r3, r3, #393216	; 0x60000
    9de8:	e2833010 	add	r3, r3, #16	; 0x10
    9dec:	e5933000 	ldr	r3, [r3]
    9df0:	e50b3014 	str	r3, [fp, #-20]
			+ ADC_OFFSET + ADC_INDEX * channelNum);
				/* read result of A/D conversion */
	if ( regVal & ADC_DONE )
    9df4:	e51b3014 	ldr	r3, [fp, #-20]
    9df8:	e3530000 	cmp	r3, #0	; 0x0
    9dfc:	ba000000 	blt	9e04 <ADC1Read+0xa0>
	{
	    break;
	}
    }
    9e00:	eafffff4 	b	9dd8 <ADC1Read+0x74>

    AD1CR &= 0xF8FFFFFF;	/* stop ADC now */
    9e04:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    9e08:	e2822806 	add	r2, r2, #393216	; 0x60000
    9e0c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9e10:	e2833806 	add	r3, r3, #393216	; 0x60000
    9e14:	e5933000 	ldr	r3, [r3]
    9e18:	e3c33407 	bic	r3, r3, #117440512	; 0x7000000
    9e1c:	e5823000 	str	r3, [r2]
    if ( regVal & ADC_OVERRUN )	/* save data when it's not overrun
    9e20:	e51b3014 	ldr	r3, [fp, #-20]
    9e24:	e2033101 	and	r3, r3, #1073741824	; 0x40000000
    9e28:	e3530000 	cmp	r3, #0	; 0x0
    9e2c:	0a000002 	beq	9e3c <ADC1Read+0xd8>
				otherwise, return zero */
    {
	return ( 0 );
    9e30:	e3a03000 	mov	r3, #0	; 0x0
    9e34:	e50b301c 	str	r3, [fp, #-28]
    9e38:	ea000006 	b	9e58 <ADC1Read+0xf4>
    }

    ADC_Data = ( regVal >> 6 ) & 0x3FF;
    9e3c:	e51b3014 	ldr	r3, [fp, #-20]
    9e40:	e1a03323 	mov	r3, r3, lsr #6
    9e44:	e1a03b03 	mov	r3, r3, lsl #22
    9e48:	e1a03b23 	mov	r3, r3, lsr #22
    9e4c:	e50b3010 	str	r3, [fp, #-16]
    return ( ADC_Data );	/* return A/D conversion value */
    9e50:	e51b3010 	ldr	r3, [fp, #-16]
    9e54:	e50b301c 	str	r3, [fp, #-28]
    9e58:	e51b301c 	ldr	r3, [fp, #-28]
#else
    return ( channelNum );
#endif
}
    9e5c:	e1a00003 	mov	r0, r3
    9e60:	e24bd00c 	sub	sp, fp, #12	; 0xc
    9e64:	e89d6800 	ldmia	sp, {fp, sp, lr}
    9e68:	e12fff1e 	bx	lr

00009e6c <ADC0triggerSampling>:

void ADC0triggerSampling(unsigned char selectChannels)
{
    9e6c:	e1a0c00d 	mov	ip, sp
    9e70:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    9e74:	e24cb004 	sub	fp, ip, #4	; 0x4
    9e78:	e24dd004 	sub	sp, sp, #4	; 0x4
    9e7c:	e1a03000 	mov	r3, r0
    9e80:	e54b3010 	strb	r3, [fp, #-16]
	AD0CR |= (selectChannels);
    9e84:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    9e88:	e282290d 	add	r2, r2, #212992	; 0x34000
    9e8c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9e90:	e283390d 	add	r3, r3, #212992	; 0x34000
    9e94:	e5931000 	ldr	r1, [r3]
    9e98:	e55b3010 	ldrb	r3, [fp, #-16]
    9e9c:	e1813003 	orr	r3, r1, r3
    9ea0:	e5823000 	str	r3, [r2]

}
    9ea4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    9ea8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    9eac:	e12fff1e 	bx	lr

00009eb0 <ADC0getSamplingResults>:

void ADC0getSamplingResults(unsigned char selectChannels, unsigned int * channelValues)
{
    9eb0:	e1a0c00d 	mov	ip, sp
    9eb4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    9eb8:	e24cb004 	sub	fp, ip, #4	; 0x4
    9ebc:	e24dd010 	sub	sp, sp, #16	; 0x10
    9ec0:	e1a03000 	mov	r3, r0
    9ec4:	e50b101c 	str	r1, [fp, #-28]
    9ec8:	e54b3018 	strb	r3, [fp, #-24]
	int i;
	//get last result from all selected channels
	for (i=0;i<8;i++)
    9ecc:	e3a03000 	mov	r3, #0	; 0x0
    9ed0:	e50b3014 	str	r3, [fp, #-20]
    9ed4:	ea000026 	b	9f74 <ADC0getSamplingResults+0xc4>
		if (selectChannels&(1<<i))
    9ed8:	e55b2018 	ldrb	r2, [fp, #-24]
    9edc:	e51b3014 	ldr	r3, [fp, #-20]
    9ee0:	e1a03352 	mov	r3, r2, asr r3
    9ee4:	e2033001 	and	r3, r3, #1	; 0x1
    9ee8:	e20330ff 	and	r3, r3, #255	; 0xff
    9eec:	e3530000 	cmp	r3, #0	; 0x0
    9ef0:	0a00001c 	beq	9f68 <ADC0getSamplingResults+0xb8>
		{
		    unsigned int regVal;

			regVal=*(volatile unsigned long *)(AD0_BASE_ADDR
    9ef4:	e51b3014 	ldr	r3, [fp, #-20]
    9ef8:	e1a03103 	mov	r3, r3, lsl #2
    9efc:	e283320e 	add	r3, r3, #-536870912	; 0xe0000000
    9f00:	e283390d 	add	r3, r3, #212992	; 0x34000
    9f04:	e2833010 	add	r3, r3, #16	; 0x10
    9f08:	e5933000 	ldr	r3, [r3]
    9f0c:	e50b3010 	str	r3, [fp, #-16]
					+ ADC_OFFSET + ADC_INDEX * i);

			if ((regVal&(ADC_OVERRUN|ADC_DONE))==0)
    9f10:	e51b3010 	ldr	r3, [fp, #-16]
    9f14:	e2033103 	and	r3, r3, #-1073741824	; 0xc0000000
    9f18:	e3530000 	cmp	r3, #0	; 0x0
    9f1c:	1a000007 	bne	9f40 <ADC0getSamplingResults+0x90>
					channelValues[i]=0;
    9f20:	e51b3014 	ldr	r3, [fp, #-20]
    9f24:	e1a03103 	mov	r3, r3, lsl #2
    9f28:	e1a02003 	mov	r2, r3
    9f2c:	e51b301c 	ldr	r3, [fp, #-28]
    9f30:	e0822003 	add	r2, r2, r3
    9f34:	e3a03000 	mov	r3, #0	; 0x0
    9f38:	e5823000 	str	r3, [r2]
    9f3c:	ea000009 	b	9f68 <ADC0getSamplingResults+0xb8>
			else
					channelValues[i]=( regVal >> 6 ) & 0x3FF;
    9f40:	e51b3014 	ldr	r3, [fp, #-20]
    9f44:	e1a03103 	mov	r3, r3, lsl #2
    9f48:	e1a02003 	mov	r2, r3
    9f4c:	e51b301c 	ldr	r3, [fp, #-28]
    9f50:	e0822003 	add	r2, r2, r3
    9f54:	e51b3010 	ldr	r3, [fp, #-16]
    9f58:	e1a03323 	mov	r3, r3, lsr #6
    9f5c:	e1a03b03 	mov	r3, r3, lsl #22
    9f60:	e1a03b23 	mov	r3, r3, lsr #22
    9f64:	e5823000 	str	r3, [r2]
    9f68:	e51b3014 	ldr	r3, [fp, #-20]
    9f6c:	e2833001 	add	r3, r3, #1	; 0x1
    9f70:	e50b3014 	str	r3, [fp, #-20]
    9f74:	e51b3014 	ldr	r3, [fp, #-20]
    9f78:	e3530007 	cmp	r3, #7	; 0x7
    9f7c:	daffffd5 	ble	9ed8 <ADC0getSamplingResults+0x28>
		}
}
    9f80:	e24bd00c 	sub	sp, fp, #12	; 0xc
    9f84:	e89d6800 	ldmia	sp, {fp, sp, lr}
    9f88:	e12fff1e 	bx	lr

00009f8c <SSPHandler>:

inline void SSPReceive(unsigned char);

void SSPHandler (void) __irq
{
    9f8c:	e1a0c00d 	mov	ip, sp
    9f90:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    9f94:	e24cb004 	sub	fp, ip, #4	; 0x4
    9f98:	e24dd008 	sub	sp, sp, #8	; 0x8
    int regValue;
    unsigned short input_data;
//    unsigned char timeout=0;

    IENABLE;				/* handles nested interrupt */

    regValue = SSPMIS;
    9f9c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9fa0:	e283391a 	add	r3, r3, #425984	; 0x68000
    9fa4:	e283301c 	add	r3, r3, #28	; 0x1c
    9fa8:	e5933000 	ldr	r3, [r3]
    9fac:	e50b3014 	str	r3, [fp, #-20]
    if ( regValue & SSPMIS_RORMIS )	/* Receive overrun interrupt */
    9fb0:	e51b3014 	ldr	r3, [fp, #-20]
    9fb4:	e2033001 	and	r3, r3, #1	; 0x1
    9fb8:	e20330ff 	and	r3, r3, #255	; 0xff
    9fbc:	e3530000 	cmp	r3, #0	; 0x0
    9fc0:	0a000004 	beq	9fd8 <SSPHandler+0x4c>
    {
		SSPICR = SSPICR_RORIC;		/* clear interrupt */
    9fc4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9fc8:	e283391a 	add	r3, r3, #425984	; 0x68000
    9fcc:	e2833020 	add	r3, r3, #32	; 0x20
    9fd0:	e3a02001 	mov	r2, #1	; 0x1
    9fd4:	e5832000 	str	r2, [r3]
    }
    if ( regValue & SSPMIS_RTMIS )	/* Receive timeout interrupt */
    9fd8:	e51b3014 	ldr	r3, [fp, #-20]
    9fdc:	e2033002 	and	r3, r3, #2	; 0x2
    9fe0:	e3530000 	cmp	r3, #0	; 0x0
    9fe4:	0a000004 	beq	9ffc <SSPHandler+0x70>
    {
		SSPICR = SSPICR_RTIC;		/* clear interrupt */
    9fe8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    9fec:	e283391a 	add	r3, r3, #425984	; 0x68000
    9ff0:	e2833020 	add	r3, r3, #32	; 0x20
    9ff4:	e3a02002 	mov	r2, #2	; 0x2
    9ff8:	e5832000 	str	r2, [r3]
    }

    if ( regValue & SSPMIS_RXMIS )	/* Rx at least half full */
    9ffc:	e51b3014 	ldr	r3, [fp, #-20]
    a000:	e2033004 	and	r3, r3, #4	; 0x4
    a004:	e3530000 	cmp	r3, #0	; 0x0
    a008:	0a000016 	beq	a068 <SSPHandler+0xdc>
    {
    			/* receive until it's empty */
	while ( SSPSR & SSPSR_RNE )
    a00c:	ea00000f 	b	a050 <SSPHandler+0xc4>
	{
		input_data=SSPDR;
    a010:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    a014:	e283391a 	add	r3, r3, #425984	; 0x68000
    a018:	e5933000 	ldr	r3, [r3]
    a01c:	e14b30be 	strh	r3, [fp, #-14]
	    //SSPReceive(input_data&0xFF);
	    //SSPReceive(input_data>>8);

		SSP_rx_handler_HL(input_data&0xFF);
    a020:	e15b30be 	ldrh	r3, [fp, #-14]
    a024:	e20330ff 	and	r3, r3, #255	; 0xff
    a028:	e20330ff 	and	r3, r3, #255	; 0xff
    a02c:	e1a00003 	mov	r0, r3
    a030:	ebffdc3d 	bl	112c <SSP_rx_handler_HL>
		SSP_rx_handler_HL(input_data>>8);
    a034:	e15b30be 	ldrh	r3, [fp, #-14]
    a038:	e1a03423 	mov	r3, r3, lsr #8
    a03c:	e1a03803 	mov	r3, r3, lsl #16
    a040:	e1a03823 	mov	r3, r3, lsr #16
    a044:	e20330ff 	and	r3, r3, #255	; 0xff
    a048:	e1a00003 	mov	r0, r3
    a04c:	ebffdc36 	bl	112c <SSP_rx_handler_HL>
    a050:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    a054:	e283391a 	add	r3, r3, #425984	; 0x68000
    a058:	e5933000 	ldr	r3, [r3]
    a05c:	e2033004 	and	r3, r3, #4	; 0x4
    a060:	e3530000 	cmp	r3, #0	; 0x0
    a064:	1affffe9 	bne	a010 <SSPHandler+0x84>

		//SSP_trans_cnt+=2;
	    /* Wait until the Busy bit is cleared */
	//    while ( (!(SSPSR & SSPSR_BSY) )&&(timeout++<50) );
	}				/* interrupt will be cleared when */
					/* data register is read or written */
    }

    if ( regValue & SSPMIS_TXMIS )	/* Tx at least half empty */
    a068:	e51b3014 	ldr	r3, [fp, #-20]
    a06c:	e2033008 	and	r3, r3, #8	; 0x8
    a070:	e3530000 	cmp	r3, #0	; 0x0
    a074:	0a00002f 	beq	a138 <SSPHandler+0x1ac>
    {
	/* transmit until it's full */
	while ( (SSPSR & SSPSR_TNF) )
    a078:	ea000028 	b	a120 <SSPHandler+0x194>
	{
	    if(CurrentTxIndex<SPIWR_num_bytes)
    a07c:	e59f30d0 	ldr	r3, [pc, #208]	; a154 <.text+0xa154>
    a080:	e5933000 	ldr	r3, [r3]
    a084:	e1a02003 	mov	r2, r3
    a088:	e59f30c8 	ldr	r3, [pc, #200]	; a158 <.text+0xa158>
    a08c:	e5933000 	ldr	r3, [r3]
    a090:	e1520003 	cmp	r2, r3
    a094:	2a000014 	bcs	a0ec <SSPHandler+0x160>
	    {
	    	SSPDR = SPIWRData[CurrentTxIndex]|(SPIWRData[CurrentTxIndex+1]<<8);
    a098:	e3a0128e 	mov	r1, #-536870904	; 0xe0000008
    a09c:	e281191a 	add	r1, r1, #425984	; 0x68000
    a0a0:	e59f30ac 	ldr	r3, [pc, #172]	; a154 <.text+0xa154>
    a0a4:	e5932000 	ldr	r2, [r3]
    a0a8:	e59f30ac 	ldr	r3, [pc, #172]	; a15c <.text+0xa15c>
    a0ac:	e7d33002 	ldrb	r3, [r3, r2]
    a0b0:	e1a00003 	mov	r0, r3
    a0b4:	e59f3098 	ldr	r3, [pc, #152]	; a154 <.text+0xa154>
    a0b8:	e5933000 	ldr	r3, [r3]
    a0bc:	e2832001 	add	r2, r3, #1	; 0x1
    a0c0:	e59f3094 	ldr	r3, [pc, #148]	; a15c <.text+0xa15c>
    a0c4:	e7d33002 	ldrb	r3, [r3, r2]
    a0c8:	e1a03403 	mov	r3, r3, lsl #8
    a0cc:	e1803003 	orr	r3, r0, r3
    a0d0:	e5813000 	str	r3, [r1]
	    	CurrentTxIndex+=2;
    a0d4:	e59f3078 	ldr	r3, [pc, #120]	; a154 <.text+0xa154>
    a0d8:	e5933000 	ldr	r3, [r3]
    a0dc:	e2832002 	add	r2, r3, #2	; 0x2
    a0e0:	e59f306c 	ldr	r3, [pc, #108]	; a154 <.text+0xa154>
    a0e4:	e5832000 	str	r2, [r3]
    a0e8:	ea00000c 	b	a120 <SSPHandler+0x194>
	    }
	    else
	    {
	    	CurrentTxIndex=0;
    a0ec:	e59f2060 	ldr	r2, [pc, #96]	; a154 <.text+0xa154>
    a0f0:	e3a03000 	mov	r3, #0	; 0x0
    a0f4:	e5823000 	str	r3, [r2]
	    	SPIWR_num_bytes=0;
    a0f8:	e59f2058 	ldr	r2, [pc, #88]	; a158 <.text+0xa158>
    a0fc:	e3a03000 	mov	r3, #0	; 0x0
    a100:	e5823000 	str	r3, [r2]
	    	data_sent_to_LL=1;
    a104:	e59f2054 	ldr	r2, [pc, #84]	; a160 <.text+0xa160>
    a108:	e3a03001 	mov	r3, #1	; 0x1
    a10c:	e5c23000 	strb	r3, [r2]
			SSPDR=0;
    a110:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
    a114:	e283391a 	add	r3, r3, #425984	; 0x68000
    a118:	e3a02000 	mov	r2, #0	; 0x0
    a11c:	e5832000 	str	r2, [r3]
    a120:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    a124:	e283391a 	add	r3, r3, #425984	; 0x68000
    a128:	e5933000 	ldr	r3, [r3]
    a12c:	e2033002 	and	r3, r3, #2	; 0x2
    a130:	e3530000 	cmp	r3, #0	; 0x0
    a134:	1affffd0 	bne	a07c <SSPHandler+0xf0>
	    }

	    /* Wait until the Busy bit is cleared */
	//    while ( !(SSPSR & SSPSR_BSY) );
	}				/* interrupt will be cleared when */
					/* data register is read or written */
    }

    IDISABLE;
    VICVectAddr = 0;		/* Acknowledge Interrupt */
    a138:	e3a03000 	mov	r3, #0	; 0x0
    a13c:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    a140:	e3a02000 	mov	r2, #0	; 0x0
    a144:	e5832000 	str	r2, [r3]
}
    a148:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a14c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a150:	e12fff1e 	bx	lr
    a154:	40004fa8 	andmi	r4, r0, r8, lsr #31
    a158:	40004fa4 	andmi	r4, r0, r4, lsr #31
    a15c:	40004fac 	andmi	r4, r0, ip, lsr #31
    a160:	4000002a 	andmi	r0, r0, sl, lsr #32

0000a164 <LL_write_init>:

void LL_write_init(void)
{
    a164:	e1a0c00d 	mov	ip, sp
    a168:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a16c:	e24cb004 	sub	fp, ip, #4	; 0x4
		SPIWRData[0]='>';
    a170:	e59f2028 	ldr	r2, [pc, #40]	; a1a0 <.text+0xa1a0>
    a174:	e3a0303e 	mov	r3, #62	; 0x3e
    a178:	e5c23000 	strb	r3, [r2]
		SPIWRData[1]='*';
    a17c:	e59f201c 	ldr	r2, [pc, #28]	; a1a0 <.text+0xa1a0>
    a180:	e3a0302a 	mov	r3, #42	; 0x2a
    a184:	e5c23001 	strb	r3, [r2, #1]
		SPIWRData[2]='>';
    a188:	e59f2010 	ldr	r2, [pc, #16]	; a1a0 <.text+0xa1a0>
    a18c:	e3a0303e 	mov	r3, #62	; 0x3e
    a190:	e5c23002 	strb	r3, [r2, #2]
}
    a194:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a198:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a19c:	e12fff1e 	bx	lr
    a1a0:	40004fac 	andmi	r4, r0, ip, lsr #31

0000a1a4 <LL_write>:

int LL_write(unsigned char *data, unsigned short cnt, unsigned char PD )	//write data to high-level processor
{
    a1a4:	e1a0c00d 	mov	ip, sp
    a1a8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a1ac:	e24cb004 	sub	fp, ip, #4	; 0x4
    a1b0:	e24dd014 	sub	sp, sp, #20	; 0x14
    a1b4:	e50b0014 	str	r0, [fp, #-20]
    a1b8:	e1a03001 	mov	r3, r1
    a1bc:	e14b31b8 	strh	r3, [fp, #-24]
    a1c0:	e1a03002 	mov	r3, r2
    a1c4:	e54b301c 	strb	r3, [fp, #-28]
	unsigned int i;

	if(data_sent_to_LL)
    a1c8:	e59f31d0 	ldr	r3, [pc, #464]	; a3a0 <.text+0xa3a0>
    a1cc:	e5d33000 	ldrb	r3, [r3]
    a1d0:	e3530000 	cmp	r3, #0	; 0x0
    a1d4:	0a00001f 	beq	a258 <LL_write+0xb4>
	{
		SPIWRData[3]=PD;
    a1d8:	e59f31c4 	ldr	r3, [pc, #452]	; a3a4 <.text+0xa3a4>
    a1dc:	e55b201c 	ldrb	r2, [fp, #-28]
    a1e0:	e5c32003 	strb	r2, [r3, #3]
		for(i=0; i<cnt; i++)
    a1e4:	e3a03000 	mov	r3, #0	; 0x0
    a1e8:	e50b3010 	str	r3, [fp, #-16]
    a1ec:	ea00000a 	b	a21c <LL_write+0x78>
		{
			SPIWRData[i+4]=data[i];
    a1f0:	e51b3010 	ldr	r3, [fp, #-16]
    a1f4:	e2831004 	add	r1, r3, #4	; 0x4
    a1f8:	e51b2010 	ldr	r2, [fp, #-16]
    a1fc:	e51b3014 	ldr	r3, [fp, #-20]
    a200:	e0823003 	add	r3, r2, r3
    a204:	e5d33000 	ldrb	r3, [r3]
    a208:	e59f2194 	ldr	r2, [pc, #404]	; a3a4 <.text+0xa3a4>
    a20c:	e7c23001 	strb	r3, [r2, r1]
    a210:	e51b3010 	ldr	r3, [fp, #-16]
    a214:	e2833001 	add	r3, r3, #1	; 0x1
    a218:	e50b3010 	str	r3, [fp, #-16]
    a21c:	e15b21b8 	ldrh	r2, [fp, #-24]
    a220:	e51b3010 	ldr	r3, [fp, #-16]
    a224:	e1520003 	cmp	r2, r3
    a228:	8afffff0 	bhi	a1f0 <LL_write+0x4c>
		}
		SPIWRData[cnt+4]=0;
    a22c:	e15b31b8 	ldrh	r3, [fp, #-24]
    a230:	e2831004 	add	r1, r3, #4	; 0x4
    a234:	e59f2168 	ldr	r2, [pc, #360]	; a3a4 <.text+0xa3a4>
    a238:	e3a03000 	mov	r3, #0	; 0x0
    a23c:	e7c23001 	strb	r3, [r2, r1]
		SPIWR_num_bytes=cnt+5;
    a240:	e15b31b8 	ldrh	r3, [fp, #-24]
    a244:	e2833005 	add	r3, r3, #5	; 0x5
    a248:	e1a02003 	mov	r2, r3
    a24c:	e59f3154 	ldr	r3, [pc, #340]	; a3a8 <.text+0xa3a8>
    a250:	e5832000 	str	r2, [r3]
    a254:	ea000047 	b	a378 <LL_write+0x1d4>
	}
	else if(SPIWR_num_bytes+cnt<127)
    a258:	e15b21b8 	ldrh	r2, [fp, #-24]
    a25c:	e59f3144 	ldr	r3, [pc, #324]	; a3a8 <.text+0xa3a8>
    a260:	e5933000 	ldr	r3, [r3]
    a264:	e0823003 	add	r3, r2, r3
    a268:	e353007e 	cmp	r3, #126	; 0x7e
    a26c:	8a00003e 	bhi	a36c <LL_write+0x1c8>
	{
		SPIWRData[SPIWR_num_bytes-1]='>';
    a270:	e59f3130 	ldr	r3, [pc, #304]	; a3a8 <.text+0xa3a8>
    a274:	e5933000 	ldr	r3, [r3]
    a278:	e2431001 	sub	r1, r3, #1	; 0x1
    a27c:	e59f2120 	ldr	r2, [pc, #288]	; a3a4 <.text+0xa3a4>
    a280:	e3a0303e 	mov	r3, #62	; 0x3e
    a284:	e7c23001 	strb	r3, [r2, r1]
		SPIWRData[0+SPIWR_num_bytes]='*';
    a288:	e59f3118 	ldr	r3, [pc, #280]	; a3a8 <.text+0xa3a8>
    a28c:	e5931000 	ldr	r1, [r3]
    a290:	e59f210c 	ldr	r2, [pc, #268]	; a3a4 <.text+0xa3a4>
    a294:	e3a0302a 	mov	r3, #42	; 0x2a
    a298:	e7c23001 	strb	r3, [r2, r1]
		SPIWRData[1+SPIWR_num_bytes]='>';
    a29c:	e59f3104 	ldr	r3, [pc, #260]	; a3a8 <.text+0xa3a8>
    a2a0:	e5933000 	ldr	r3, [r3]
    a2a4:	e2831001 	add	r1, r3, #1	; 0x1
    a2a8:	e59f20f4 	ldr	r2, [pc, #244]	; a3a4 <.text+0xa3a4>
    a2ac:	e3a0303e 	mov	r3, #62	; 0x3e
    a2b0:	e7c23001 	strb	r3, [r2, r1]
		SPIWRData[2+SPIWR_num_bytes]=PD;
    a2b4:	e59f30ec 	ldr	r3, [pc, #236]	; a3a8 <.text+0xa3a8>
    a2b8:	e5933000 	ldr	r3, [r3]
    a2bc:	e2831002 	add	r1, r3, #2	; 0x2
    a2c0:	e59f20dc 	ldr	r2, [pc, #220]	; a3a4 <.text+0xa3a4>
    a2c4:	e55b301c 	ldrb	r3, [fp, #-28]
    a2c8:	e7c23001 	strb	r3, [r2, r1]
		for(i=SPIWR_num_bytes; i<cnt+SPIWR_num_bytes; i++)
    a2cc:	e59f30d4 	ldr	r3, [pc, #212]	; a3a8 <.text+0xa3a8>
    a2d0:	e5933000 	ldr	r3, [r3]
    a2d4:	e50b3010 	str	r3, [fp, #-16]
    a2d8:	ea00000e 	b	a318 <LL_write+0x174>
		{
			SPIWRData[i+3]=data[i-SPIWR_num_bytes];
    a2dc:	e51b3010 	ldr	r3, [fp, #-16]
    a2e0:	e2831003 	add	r1, r3, #3	; 0x3
    a2e4:	e59f30bc 	ldr	r3, [pc, #188]	; a3a8 <.text+0xa3a8>
    a2e8:	e5932000 	ldr	r2, [r3]
    a2ec:	e51b3010 	ldr	r3, [fp, #-16]
    a2f0:	e0623003 	rsb	r3, r2, r3
    a2f4:	e1a02003 	mov	r2, r3
    a2f8:	e51b3014 	ldr	r3, [fp, #-20]
    a2fc:	e0823003 	add	r3, r2, r3
    a300:	e5d33000 	ldrb	r3, [r3]
    a304:	e59f2098 	ldr	r2, [pc, #152]	; a3a4 <.text+0xa3a4>
    a308:	e7c23001 	strb	r3, [r2, r1]
    a30c:	e51b3010 	ldr	r3, [fp, #-16]
    a310:	e2833001 	add	r3, r3, #1	; 0x1
    a314:	e50b3010 	str	r3, [fp, #-16]
    a318:	e15b21b8 	ldrh	r2, [fp, #-24]
    a31c:	e59f3084 	ldr	r3, [pc, #132]	; a3a8 <.text+0xa3a8>
    a320:	e5933000 	ldr	r3, [r3]
    a324:	e0822003 	add	r2, r2, r3
    a328:	e51b3010 	ldr	r3, [fp, #-16]
    a32c:	e1520003 	cmp	r2, r3
    a330:	8affffe9 	bhi	a2dc <LL_write+0x138>
		}
		SPIWR_num_bytes+=cnt+5;
    a334:	e15b21b8 	ldrh	r2, [fp, #-24]
    a338:	e59f3068 	ldr	r3, [pc, #104]	; a3a8 <.text+0xa3a8>
    a33c:	e5933000 	ldr	r3, [r3]
    a340:	e0823003 	add	r3, r2, r3
    a344:	e2832005 	add	r2, r3, #5	; 0x5
    a348:	e59f3058 	ldr	r3, [pc, #88]	; a3a8 <.text+0xa3a8>
    a34c:	e5832000 	str	r2, [r3]
		SPIWRData[SPIWR_num_bytes-1]=0;
    a350:	e59f3050 	ldr	r3, [pc, #80]	; a3a8 <.text+0xa3a8>
    a354:	e5933000 	ldr	r3, [r3]
    a358:	e2431001 	sub	r1, r3, #1	; 0x1
    a35c:	e59f2040 	ldr	r2, [pc, #64]	; a3a4 <.text+0xa3a4>
    a360:	e3a03000 	mov	r3, #0	; 0x0
    a364:	e7c23001 	strb	r3, [r2, r1]
    a368:	ea000002 	b	a378 <LL_write+0x1d4>
	}
	else return(0);
    a36c:	e3a03000 	mov	r3, #0	; 0x0
    a370:	e50b3020 	str	r3, [fp, #-32]
    a374:	ea000004 	b	a38c <LL_write+0x1e8>
	data_sent_to_LL=0;
    a378:	e59f3020 	ldr	r3, [pc, #32]	; a3a0 <.text+0xa3a0>
    a37c:	e3a02000 	mov	r2, #0	; 0x0
    a380:	e5c32000 	strb	r2, [r3]

	return(1);
    a384:	e3a03001 	mov	r3, #1	; 0x1
    a388:	e50b3020 	str	r3, [fp, #-32]
    a38c:	e51b3020 	ldr	r3, [fp, #-32]
}
    a390:	e1a00003 	mov	r0, r3
    a394:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a398:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a39c:	e12fff1e 	bx	lr
    a3a0:	4000002a 	andmi	r0, r0, sl, lsr #32
    a3a4:	40004fac 	andmi	r4, r0, ip, lsr #31
    a3a8:	40004fa4 	andmi	r4, r0, r4, lsr #31

0000a3ac <PTU_init>:

unsigned char PTU_enable_plain_ch7_to_servo=0; // channel 7 is mapped plain to 1-2ms servo output

void PTU_init(void)
{
    a3ac:	e1a0c00d 	mov	ip, sp
    a3b0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a3b4:	e24cb004 	sub	fp, ip, #4	; 0x4
#ifdef HUMMINGBIRD_ROLL_SERVO
#ifndef HUMMINGBIRD_ROLL_SERVO_ON_SSEL0
	PINSEL0&=~0x01;
	PINSEL0|=0x02;
#else
	PINSEL0|=0x8000;
    a3b8:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    a3bc:	e282290b 	add	r2, r2, #180224	; 0x2c000
    a3c0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a3c4:	e283390b 	add	r3, r3, #180224	; 0x2c000
    a3c8:	e5933000 	ldr	r3, [r3]
    a3cc:	e3833902 	orr	r3, r3, #32768	; 0x8000
    a3d0:	e5823000 	str	r3, [r2]
	PINSEL0&=~0x4000;
    a3d4:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    a3d8:	e282290b 	add	r2, r2, #180224	; 0x2c000
    a3dc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a3e0:	e283390b 	add	r3, r3, #180224	; 0x2c000
    a3e4:	e5933000 	ldr	r3, [r3]
    a3e8:	e3c33901 	bic	r3, r3, #16384	; 0x4000
    a3ec:	e5823000 	str	r3, [r2]
#endif
#endif

#ifdef PELICAN_PTU

    CAMERA_ptu.servo_pitch_offset=61500;
    a3f0:	e59f20cc 	ldr	r2, [pc, #204]	; a4c4 <.text+0xa4c4>
    a3f4:	e3a03a0f 	mov	r3, #61440	; 0xf000
    a3f8:	e283303c 	add	r3, r3, #60	; 0x3c
    a3fc:	e5823004 	str	r3, [r2, #4]
	CAMERA_ptu.servo_pitch_scale=54853;
    a400:	e59f20bc 	ldr	r2, [pc, #188]	; a4c4 <.text+0xa4c4>
    a404:	e3a03cd6 	mov	r3, #54784	; 0xd600
    a408:	e2833045 	add	r3, r3, #69	; 0x45
    a40c:	e582300c 	str	r3, [r2, #12]
	CAMERA_ptu.servo_pitch_min=46000;
    a410:	e59f20ac 	ldr	r2, [pc, #172]	; a4c4 <.text+0xa4c4>
    a414:	e3a03cb3 	mov	r3, #45824	; 0xb300
    a418:	e28330b0 	add	r3, r3, #176	; 0xb0
    a41c:	e5823010 	str	r3, [r2, #16]
	CAMERA_ptu.servo_pitch_max=128000;
    a420:	e59f209c 	ldr	r2, [pc, #156]	; a4c4 <.text+0xa4c4>
    a424:	e3a03b7d 	mov	r3, #128000	; 0x1f400
    a428:	e5823014 	str	r3, [r2, #20]

	if(PTU_cam_option_4_version!=2)
    a42c:	e59f3094 	ldr	r3, [pc, #148]	; a4c8 <.text+0xa4c8>
    a430:	e5d33000 	ldrb	r3, [r3]
    a434:	e3530002 	cmp	r3, #2	; 0x2
    a438:	0a00000f 	beq	a47c <PTU_init+0xd0>
	{
		CAMERA_ptu.servo_roll_offset=82000;//74000;
    a43c:	e59f2080 	ldr	r2, [pc, #128]	; a4c4 <.text+0xa4c4>
    a440:	e3a03905 	mov	r3, #81920	; 0x14000
    a444:	e2833050 	add	r3, r3, #80	; 0x50
    a448:	e5823000 	str	r3, [r2]
		CAMERA_ptu.servo_roll_scale=220000;	//=90 110000
    a44c:	e59f2070 	ldr	r2, [pc, #112]	; a4c4 <.text+0xa4c4>
    a450:	e3a03bd6 	mov	r3, #219136	; 0x35800
    a454:	e2833e36 	add	r3, r3, #864	; 0x360
    a458:	e5823008 	str	r3, [r2, #8]
		CAMERA_ptu.servo_roll_min=46000;//53900;
    a45c:	e59f2060 	ldr	r2, [pc, #96]	; a4c4 <.text+0xa4c4>
    a460:	e3a03cb3 	mov	r3, #45824	; 0xb300
    a464:	e28330b0 	add	r3, r3, #176	; 0xb0
    a468:	e5823018 	str	r3, [r2, #24]
		CAMERA_ptu.servo_roll_max=128000;//94500;
    a46c:	e59f2050 	ldr	r2, [pc, #80]	; a4c4 <.text+0xa4c4>
    a470:	e3a03b7d 	mov	r3, #128000	; 0x1f400
    a474:	e582301c 	str	r3, [r2, #28]
    a478:	ea00000e 	b	a4b8 <PTU_init+0x10c>
	}
	else
	{
		CAMERA_ptu.servo_roll_offset=82000;//74000;
    a47c:	e59f2040 	ldr	r2, [pc, #64]	; a4c4 <.text+0xa4c4>
    a480:	e3a03905 	mov	r3, #81920	; 0x14000
    a484:	e2833050 	add	r3, r3, #80	; 0x50
    a488:	e5823000 	str	r3, [r2]
		CAMERA_ptu.servo_roll_scale=115000;	//=90 110000
    a48c:	e59f2030 	ldr	r2, [pc, #48]	; a4c4 <.text+0xa4c4>
    a490:	e3a03907 	mov	r3, #114688	; 0x1c000
    a494:	e2833f4e 	add	r3, r3, #312	; 0x138
    a498:	e5823008 	str	r3, [r2, #8]
		CAMERA_ptu.servo_roll_min=46000;//53900;
    a49c:	e59f2020 	ldr	r2, [pc, #32]	; a4c4 <.text+0xa4c4>
    a4a0:	e3a03cb3 	mov	r3, #45824	; 0xb300
    a4a4:	e28330b0 	add	r3, r3, #176	; 0xb0
    a4a8:	e5823018 	str	r3, [r2, #24]
		CAMERA_ptu.servo_roll_max=128000;//94500;
    a4ac:	e59f2010 	ldr	r2, [pc, #16]	; a4c4 <.text+0xa4c4>
    a4b0:	e3a03b7d 	mov	r3, #128000	; 0x1f400
    a4b4:	e582301c 	str	r3, [r2, #28]
	}
#endif
}
    a4b8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a4bc:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a4c0:	e12fff1e 	bx	lr
    a4c4:	400050b8 	strmih	r5, [r0], -r8
    a4c8:	40000021 	andmi	r0, r0, r1, lsr #32

0000a4cc <PTU_update>:


void PTU_update(void)
{
    a4cc:	e1a0c00d 	mov	ip, sp
    a4d0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a4d4:	e24cb004 	sub	fp, ip, #4	; 0x4
    a4d8:	e24dd00c 	sub	sp, sp, #12	; 0xc
	static int ptu_cnt=0;
	if(++ptu_cnt>9)	//generate 100Hz
    a4dc:	e59f32c8 	ldr	r3, [pc, #712]	; a7ac <.text+0xa7ac>
    a4e0:	e5933000 	ldr	r3, [r3]
    a4e4:	e2832001 	add	r2, r3, #1	; 0x1
    a4e8:	e59f32bc 	ldr	r3, [pc, #700]	; a7ac <.text+0xa7ac>
    a4ec:	e5832000 	str	r2, [r3]
    a4f0:	e59f32b4 	ldr	r3, [pc, #692]	; a7ac <.text+0xa7ac>
    a4f4:	e5933000 	ldr	r3, [r3]
    a4f8:	e3530009 	cmp	r3, #9	; 0x9
    a4fc:	da0000a7 	ble	a7a0 <PTU_update+0x2d4>
	{
		ptu_cnt=0;
    a500:	e59f22a4 	ldr	r2, [pc, #676]	; a7ac <.text+0xa7ac>
    a504:	e3a03000 	mov	r3, #0	; 0x0
    a508:	e5823000 	str	r3, [r2]

		if (PTU_enable_plain_ch7_to_servo)
    a50c:	e59f329c 	ldr	r3, [pc, #668]	; a7b0 <.text+0xa7b0>
    a510:	e5d33000 	ldrb	r3, [r3]
    a514:	e3530000 	cmp	r3, #0	; 0x0
    a518:	0a000025 	beq	a5b4 <PTU_update+0xe8>
		{
			int value;

			value= 88473+(((int)RO_RC_Data.channel[4]-2048)*29491)/2048;
    a51c:	e59f3290 	ldr	r3, [pc, #656]	; a7b4 <.text+0xa7b4>
    a520:	e1d330b8 	ldrh	r3, [r3, #8]
    a524:	e1a02003 	mov	r2, r3
    a528:	e1a03002 	mov	r3, r2
    a52c:	e1a03283 	mov	r3, r3, lsl #5
    a530:	e0833002 	add	r3, r3, r2
    a534:	e1a03183 	mov	r3, r3, lsl #3
    a538:	e0623003 	rsb	r3, r2, r3
    a53c:	e1a03103 	mov	r3, r3, lsl #2
    a540:	e0833002 	add	r3, r3, r2
    a544:	e1a03103 	mov	r3, r3, lsl #2
    a548:	e0833002 	add	r3, r3, r2
    a54c:	e1a02183 	mov	r2, r3, lsl #3
    a550:	e0633002 	rsb	r3, r3, r2
    a554:	e283333f 	add	r3, r3, #-67108864	; 0xfc000000
    a558:	e2833866 	add	r3, r3, #6684672	; 0x660000
    a55c:	e2833b1a 	add	r3, r3, #26624	; 0x6800
    a560:	e1a02003 	mov	r2, r3
    a564:	e2823e7f 	add	r3, r2, #2032	; 0x7f0
    a568:	e283300f 	add	r3, r3, #15	; 0xf
    a56c:	e3520000 	cmp	r2, #0	; 0x0
    a570:	b1a02003 	movlt	r2, r3
    a574:	e1a035c2 	mov	r3, r2, asr #11
    a578:	e2833b56 	add	r3, r3, #88064	; 0x15800
    a57c:	e2833f66 	add	r3, r3, #408	; 0x198
    a580:	e2833001 	add	r3, r3, #1	; 0x1
    a584:	e50b3010 	str	r3, [fp, #-16]

		    PWMMR5 = value;
    a588:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a58c:	e2833905 	add	r3, r3, #81920	; 0x14000
    a590:	e2833044 	add	r3, r3, #68	; 0x44
    a594:	e51b2010 	ldr	r2, [fp, #-16]
    a598:	e5832000 	str	r2, [r3]
			PWMLER = LER5_EN|LER1_EN|LER2_EN;
    a59c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a5a0:	e2833905 	add	r3, r3, #81920	; 0x14000
    a5a4:	e2833050 	add	r3, r3, #80	; 0x50
    a5a8:	e3a02026 	mov	r2, #38	; 0x26
    a5ac:	e5832000 	str	r2, [r3]

			return;
    a5b0:	ea00007a 	b	a7a0 <PTU_update+0x2d4>
		}
    	int angle_pitch, angle_roll;

    	PTU_update_middle_positions_by_stick();
    a5b4:	eb0000f5 	bl	a990 <PTU_update_middle_positions_by_stick>

#ifdef CAMMOUNT_XCONFIG	//rotate pitch/roll tiltcompensation for 45
#ifndef CAM_FACING_FRONT_RIGHT
    angle_pitch=IMU_CalcData.angle_nick*707/1000+IMU_CalcData.angle_roll*707/1000;
    angle_roll=IMU_CalcData.angle_roll*707/1000-IMU_CalcData.angle_nick*707/1000;
#else
    angle_roll=IMU_CalcData.angle_nick*707/1000+IMU_CalcData.angle_roll*707/1000;
    a5b8:	e59f31f8 	ldr	r3, [pc, #504]	; a7b8 <.text+0xa7b8>
    a5bc:	e5931000 	ldr	r1, [r3]
    a5c0:	e1a03001 	mov	r3, r1
    a5c4:	e1a03103 	mov	r3, r3, lsl #2
    a5c8:	e0833001 	add	r3, r3, r1
    a5cc:	e1a02103 	mov	r2, r3, lsl #2
    a5d0:	e0833002 	add	r3, r3, r2
    a5d4:	e1a03103 	mov	r3, r3, lsl #2
    a5d8:	e0833001 	add	r3, r3, r1
    a5dc:	e1a02183 	mov	r2, r3, lsl #3
    a5e0:	e0631002 	rsb	r1, r3, r2
    a5e4:	e59f31d0 	ldr	r3, [pc, #464]	; a7bc <.text+0xa7bc>
    a5e8:	e0c32391 	smull	r2, r3, r1, r3
    a5ec:	e1a02343 	mov	r2, r3, asr #6
    a5f0:	e1a03fc1 	mov	r3, r1, asr #31
    a5f4:	e0630002 	rsb	r0, r3, r2
    a5f8:	e59f31b8 	ldr	r3, [pc, #440]	; a7b8 <.text+0xa7b8>
    a5fc:	e5931004 	ldr	r1, [r3, #4]
    a600:	e1a03001 	mov	r3, r1
    a604:	e1a03103 	mov	r3, r3, lsl #2
    a608:	e0833001 	add	r3, r3, r1
    a60c:	e1a02103 	mov	r2, r3, lsl #2
    a610:	e0833002 	add	r3, r3, r2
    a614:	e1a03103 	mov	r3, r3, lsl #2
    a618:	e0833001 	add	r3, r3, r1
    a61c:	e1a02183 	mov	r2, r3, lsl #3
    a620:	e0631002 	rsb	r1, r3, r2
    a624:	e59f3190 	ldr	r3, [pc, #400]	; a7bc <.text+0xa7bc>
    a628:	e0c32391 	smull	r2, r3, r1, r3
    a62c:	e1a02343 	mov	r2, r3, asr #6
    a630:	e1a03fc1 	mov	r3, r1, asr #31
    a634:	e0633002 	rsb	r3, r3, r2
    a638:	e0803003 	add	r3, r0, r3
    a63c:	e50b3014 	str	r3, [fp, #-20]
    angle_pitch=-IMU_CalcData.angle_roll*707/1000+IMU_CalcData.angle_nick*707/1000;
    a640:	e59f3170 	ldr	r3, [pc, #368]	; a7b8 <.text+0xa7b8>
    a644:	e5932004 	ldr	r2, [r3, #4]
    a648:	e1a03002 	mov	r3, r2
    a64c:	e1a03b03 	mov	r3, r3, lsl #22
    a650:	e0623003 	rsb	r3, r2, r3
    a654:	e1a03103 	mov	r3, r3, lsl #2
    a658:	e0833002 	add	r3, r3, r2
    a65c:	e1a03103 	mov	r3, r3, lsl #2
    a660:	e0833002 	add	r3, r3, r2
    a664:	e1a03203 	mov	r3, r3, lsl #4
    a668:	e0623003 	rsb	r3, r2, r3
    a66c:	e1a03103 	mov	r3, r3, lsl #2
    a670:	e0831002 	add	r1, r3, r2
    a674:	e59f3140 	ldr	r3, [pc, #320]	; a7bc <.text+0xa7bc>
    a678:	e0c32391 	smull	r2, r3, r1, r3
    a67c:	e1a02343 	mov	r2, r3, asr #6
    a680:	e1a03fc1 	mov	r3, r1, asr #31
    a684:	e0630002 	rsb	r0, r3, r2
    a688:	e59f3128 	ldr	r3, [pc, #296]	; a7b8 <.text+0xa7b8>
    a68c:	e5931000 	ldr	r1, [r3]
    a690:	e1a03001 	mov	r3, r1
    a694:	e1a03103 	mov	r3, r3, lsl #2
    a698:	e0833001 	add	r3, r3, r1
    a69c:	e1a02103 	mov	r2, r3, lsl #2
    a6a0:	e0833002 	add	r3, r3, r2
    a6a4:	e1a03103 	mov	r3, r3, lsl #2
    a6a8:	e0833001 	add	r3, r3, r1
    a6ac:	e1a02183 	mov	r2, r3, lsl #3
    a6b0:	e0631002 	rsb	r1, r3, r2
    a6b4:	e59f3100 	ldr	r3, [pc, #256]	; a7bc <.text+0xa7bc>
    a6b8:	e0c32391 	smull	r2, r3, r1, r3
    a6bc:	e1a02343 	mov	r2, r3, asr #6
    a6c0:	e1a03fc1 	mov	r3, r1, asr #31
    a6c4:	e0633002 	rsb	r3, r3, r2
    a6c8:	e0803003 	add	r3, r0, r3
    a6cc:	e50b3018 	str	r3, [fp, #-24]
#endif
#else
    angle_pitch=IMU_CalcData.angle_nick;
    angle_roll=IMU_CalcData.angle_roll;
#endif
		static int cam_angle_pitch=0;
#ifdef SET_CAMERA_ANGLE_INCREMENTAL
		if(LL_1khz_attitude_data.RC_data[4]>192) cam_angle_pitch+=200;
		else if(LL_1khz_attitude_data.RC_data[4]<64) cam_angle_pitch-=200;
		if(cam_angle_pitch>55000) cam_angle_pitch=55000;
		if(cam_angle_pitch<-55000) cam_angle_pitch=-55000;
#else
		cam_angle_pitch=CAMERA_Commands.desired_angle_pitch;
    a6d0:	e59f30e8 	ldr	r3, [pc, #232]	; a7c0 <.text+0xa7c0>
    a6d4:	e5932004 	ldr	r2, [r3, #4]
    a6d8:	e59f30e4 	ldr	r3, [pc, #228]	; a7c4 <.text+0xa7c4>
    a6dc:	e5832000 	str	r2, [r3]
		if(cam_angle_pitch<-90000) cam_angle_pitch=-90000;
    a6e0:	e59f30dc 	ldr	r3, [pc, #220]	; a7c4 <.text+0xa7c4>
    a6e4:	e5932000 	ldr	r2, [r3]
    a6e8:	e3e03b57 	mvn	r3, #89088	; 0x15c00
    a6ec:	e2433fe3 	sub	r3, r3, #908	; 0x38c
    a6f0:	e2433003 	sub	r3, r3, #3	; 0x3
    a6f4:	e1520003 	cmp	r2, r3
    a6f8:	aa000005 	bge	a714 <PTU_update+0x248>
    a6fc:	e59f20c0 	ldr	r2, [pc, #192]	; a7c4 <.text+0xa7c4>
    a700:	e3e03b57 	mvn	r3, #89088	; 0x15c00
    a704:	e2433fe3 	sub	r3, r3, #908	; 0x38c
    a708:	e2433003 	sub	r3, r3, #3	; 0x3
    a70c:	e5823000 	str	r3, [r2]
    a710:	ea000006 	b	a730 <PTU_update+0x264>
		else if(cam_angle_pitch>0) cam_angle_pitch=0;
    a714:	e59f30a8 	ldr	r3, [pc, #168]	; a7c4 <.text+0xa7c4>
    a718:	e5933000 	ldr	r3, [r3]
    a71c:	e3530000 	cmp	r3, #0	; 0x0
    a720:	da000002 	ble	a730 <PTU_update+0x264>
    a724:	e59f2098 	ldr	r2, [pc, #152]	; a7c4 <.text+0xa7c4>
    a728:	e3a03000 	mov	r3, #0	; 0x0
    a72c:	e5823000 	str	r3, [r2]
#endif
		if(CAMERA_Commands.status&0x02)	//no tilt compensation
    a730:	e59f3088 	ldr	r3, [pc, #136]	; a7c0 <.text+0xa7c0>
    a734:	e1d330b0 	ldrh	r3, [r3]
    a738:	e2033002 	and	r3, r3, #2	; 0x2
    a73c:	e3530000 	cmp	r3, #0	; 0x0
    a740:	0a000009 	beq	a76c <PTU_update+0x2a0>
		{
			SERVO_pitch_move((CAMERA_OFFSET_HUMMINGBIRD_PITCH+cam_angle_pitch)*HUMMINGBIRD_SERVO_DIRECTION_PITCH);
    a744:	e59f3078 	ldr	r3, [pc, #120]	; a7c4 <.text+0xa7c4>
    a748:	e5933000 	ldr	r3, [r3]
    a74c:	e1a00003 	mov	r0, r3
    a750:	eb00001c 	bl	a7c8 <SERVO_pitch_move>
			SERVO_roll_move((CAMERA_OFFSET_HUMMINGBIRD_ROLL+CAMERA_Commands.desired_angle_roll)*HUMMINGBIRD_SERVO_DIRECTION_ROLL);
    a754:	e59f3064 	ldr	r3, [pc, #100]	; a7c0 <.text+0xa7c0>
    a758:	e5933008 	ldr	r3, [r3, #8]
    a75c:	e2633000 	rsb	r3, r3, #0	; 0x0
    a760:	e1a00003 	mov	r0, r3
    a764:	eb000051 	bl	a8b0 <SERVO_roll_move>
    a768:	ea00000c 	b	a7a0 <PTU_update+0x2d4>
		}
		else
		{
			SERVO_pitch_move((CAMERA_OFFSET_HUMMINGBIRD_PITCH+cam_angle_pitch+angle_pitch)*HUMMINGBIRD_SERVO_DIRECTION_PITCH);
    a76c:	e59f3050 	ldr	r3, [pc, #80]	; a7c4 <.text+0xa7c4>
    a770:	e5932000 	ldr	r2, [r3]
    a774:	e51b3018 	ldr	r3, [fp, #-24]
    a778:	e0823003 	add	r3, r2, r3
    a77c:	e1a00003 	mov	r0, r3
    a780:	eb000010 	bl	a7c8 <SERVO_pitch_move>
			SERVO_roll_move((CAMERA_OFFSET_HUMMINGBIRD_ROLL+CAMERA_Commands.desired_angle_roll+angle_roll)*HUMMINGBIRD_SERVO_DIRECTION_ROLL);
    a784:	e59f3034 	ldr	r3, [pc, #52]	; a7c0 <.text+0xa7c0>
    a788:	e5932008 	ldr	r2, [r3, #8]
    a78c:	e51b3014 	ldr	r3, [fp, #-20]
    a790:	e0823003 	add	r3, r2, r3
    a794:	e2633000 	rsb	r3, r3, #0	; 0x0
    a798:	e1a00003 	mov	r0, r3
    a79c:	eb000043 	bl	a8b0 <SERVO_roll_move>
		}
	}
}
    a7a0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a7a4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a7a8:	e12fff1e 	bx	lr
    a7ac:	4000121c 	andmi	r1, r0, ip, lsl r2
    a7b0:	40001214 	andmi	r1, r0, r4, lsl r2
    a7b4:	4000208c 	andmi	r2, r0, ip, lsl #1
    a7b8:	40004dd8 	ldrmid	r4, [r0], -r8
    a7bc:	10624dd3 	ldrned	r4, [r2], #-211
    a7c0:	400050ac 	andmi	r5, r0, ip, lsr #1
    a7c4:	40001218 	andmi	r1, r0, r8, lsl r2

0000a7c8 <SERVO_pitch_move>:


void SERVO_pitch_move (int angle)
{
    a7c8:	e1a0c00d 	mov	ip, sp
    a7cc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a7d0:	e24cb004 	sub	fp, ip, #4	; 0x4
    a7d4:	e24dd008 	sub	sp, sp, #8	; 0x8
    a7d8:	e50b0014 	str	r0, [fp, #-20]
    unsigned int value;
    value=CAMERA_ptu.servo_pitch_offset+(angle/10)*CAMERA_ptu.servo_pitch_scale/9000;	//9000
    a7dc:	e59f30c0 	ldr	r3, [pc, #192]	; a8a4 <.text+0xa8a4>
    a7e0:	e5930004 	ldr	r0, [r3, #4]
    a7e4:	e51b1014 	ldr	r1, [fp, #-20]
    a7e8:	e59f30b8 	ldr	r3, [pc, #184]	; a8a8 <.text+0xa8a8>
    a7ec:	e0c32391 	smull	r2, r3, r1, r3
    a7f0:	e1a02143 	mov	r2, r3, asr #2
    a7f4:	e1a03fc1 	mov	r3, r1, asr #31
    a7f8:	e0632002 	rsb	r2, r3, r2
    a7fc:	e59f30a0 	ldr	r3, [pc, #160]	; a8a4 <.text+0xa8a4>
    a800:	e593300c 	ldr	r3, [r3, #12]
    a804:	e0010293 	mul	r1, r3, r2
    a808:	e59f309c 	ldr	r3, [pc, #156]	; a8ac <.text+0xa8ac>
    a80c:	e0c32391 	smull	r2, r3, r1, r3
    a810:	e1a02643 	mov	r2, r3, asr #12
    a814:	e1a03fc1 	mov	r3, r1, asr #31
    a818:	e0633002 	rsb	r3, r3, r2
    a81c:	e0803003 	add	r3, r0, r3
    a820:	e50b3010 	str	r3, [fp, #-16]

    if(value>CAMERA_ptu.servo_pitch_max) value=CAMERA_ptu.servo_pitch_max;
    a824:	e59f3078 	ldr	r3, [pc, #120]	; a8a4 <.text+0xa8a4>
    a828:	e5933014 	ldr	r3, [r3, #20]
    a82c:	e1a02003 	mov	r2, r3
    a830:	e51b3010 	ldr	r3, [fp, #-16]
    a834:	e1520003 	cmp	r2, r3
    a838:	2a000003 	bcs	a84c <SERVO_pitch_move+0x84>
    a83c:	e59f3060 	ldr	r3, [pc, #96]	; a8a4 <.text+0xa8a4>
    a840:	e5933014 	ldr	r3, [r3, #20]
    a844:	e50b3010 	str	r3, [fp, #-16]
    a848:	ea000008 	b	a870 <SERVO_pitch_move+0xa8>
    else if(value<CAMERA_ptu.servo_pitch_min) value=CAMERA_ptu.servo_pitch_min;
    a84c:	e59f3050 	ldr	r3, [pc, #80]	; a8a4 <.text+0xa8a4>
    a850:	e5933010 	ldr	r3, [r3, #16]
    a854:	e1a02003 	mov	r2, r3
    a858:	e51b3010 	ldr	r3, [fp, #-16]
    a85c:	e1520003 	cmp	r2, r3
    a860:	9a000002 	bls	a870 <SERVO_pitch_move+0xa8>
    a864:	e59f3038 	ldr	r3, [pc, #56]	; a8a4 <.text+0xa8a4>
    a868:	e5933010 	ldr	r3, [r3, #16]
    a86c:	e50b3010 	str	r3, [fp, #-16]

    PWMMR5 = value;
    a870:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a874:	e2833905 	add	r3, r3, #81920	; 0x14000
    a878:	e2833044 	add	r3, r3, #68	; 0x44
    a87c:	e51b2010 	ldr	r2, [fp, #-16]
    a880:	e5832000 	str	r2, [r3]
    PWMLER = LER5_EN|LER1_EN|LER2_EN;
    a884:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a888:	e2833905 	add	r3, r3, #81920	; 0x14000
    a88c:	e2833050 	add	r3, r3, #80	; 0x50
    a890:	e3a02026 	mov	r2, #38	; 0x26
    a894:	e5832000 	str	r2, [r3]
}
    a898:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a89c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a8a0:	e12fff1e 	bx	lr
    a8a4:	400050b8 	strmih	r5, [r0], -r8
    a8a8:	66666667 	strvsbt	r6, [r6], -r7, ror #12
    a8ac:	7482296b 	strvc	r2, [r2], #2411

0000a8b0 <SERVO_roll_move>:

void SERVO_roll_move (int angle)
{
    a8b0:	e1a0c00d 	mov	ip, sp
    a8b4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a8b8:	e24cb004 	sub	fp, ip, #4	; 0x4
    a8bc:	e24dd008 	sub	sp, sp, #8	; 0x8
    a8c0:	e50b0014 	str	r0, [fp, #-20]
    int value;
    value=CAMERA_ptu.servo_roll_offset+(angle/10)*CAMERA_ptu.servo_roll_scale/9000;	//9000
    a8c4:	e59f30b8 	ldr	r3, [pc, #184]	; a984 <.text+0xa984>
    a8c8:	e5930000 	ldr	r0, [r3]
    a8cc:	e51b1014 	ldr	r1, [fp, #-20]
    a8d0:	e59f30b0 	ldr	r3, [pc, #176]	; a988 <.text+0xa988>
    a8d4:	e0c32391 	smull	r2, r3, r1, r3
    a8d8:	e1a02143 	mov	r2, r3, asr #2
    a8dc:	e1a03fc1 	mov	r3, r1, asr #31
    a8e0:	e0632002 	rsb	r2, r3, r2
    a8e4:	e59f3098 	ldr	r3, [pc, #152]	; a984 <.text+0xa984>
    a8e8:	e5933008 	ldr	r3, [r3, #8]
    a8ec:	e0010293 	mul	r1, r3, r2
    a8f0:	e59f3094 	ldr	r3, [pc, #148]	; a98c <.text+0xa98c>
    a8f4:	e0c32391 	smull	r2, r3, r1, r3
    a8f8:	e1a02643 	mov	r2, r3, asr #12
    a8fc:	e1a03fc1 	mov	r3, r1, asr #31
    a900:	e0633002 	rsb	r3, r3, r2
    a904:	e0803003 	add	r3, r0, r3
    a908:	e50b3010 	str	r3, [fp, #-16]

    if(value>CAMERA_ptu.servo_roll_max) value=CAMERA_ptu.servo_roll_max;
    a90c:	e59f3070 	ldr	r3, [pc, #112]	; a984 <.text+0xa984>
    a910:	e593201c 	ldr	r2, [r3, #28]
    a914:	e51b3010 	ldr	r3, [fp, #-16]
    a918:	e1520003 	cmp	r2, r3
    a91c:	aa000003 	bge	a930 <SERVO_roll_move+0x80>
    a920:	e59f305c 	ldr	r3, [pc, #92]	; a984 <.text+0xa984>
    a924:	e593301c 	ldr	r3, [r3, #28]
    a928:	e50b3010 	str	r3, [fp, #-16]
    a92c:	ea000007 	b	a950 <SERVO_roll_move+0xa0>
    else if(value<CAMERA_ptu.servo_roll_min) value=CAMERA_ptu.servo_roll_min;
    a930:	e59f304c 	ldr	r3, [pc, #76]	; a984 <.text+0xa984>
    a934:	e5932018 	ldr	r2, [r3, #24]
    a938:	e51b3010 	ldr	r3, [fp, #-16]
    a93c:	e1520003 	cmp	r2, r3
    a940:	da000002 	ble	a950 <SERVO_roll_move+0xa0>
    a944:	e59f3038 	ldr	r3, [pc, #56]	; a984 <.text+0xa984>
    a948:	e5933018 	ldr	r3, [r3, #24]
    a94c:	e50b3010 	str	r3, [fp, #-16]

#ifdef HUMMINGBIRD_ROLL_SERVO_ON_SSEL0
    PWMMR2 = value;
    a950:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a954:	e2833905 	add	r3, r3, #81920	; 0x14000
    a958:	e2833020 	add	r3, r3, #32	; 0x20
    a95c:	e51b2010 	ldr	r2, [fp, #-16]
    a960:	e5832000 	str	r2, [r3]
#else
    PWMMR1 = value;
#endif
    PWMLER = LER5_EN|LER1_EN|LER2_EN;
    a964:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    a968:	e2833905 	add	r3, r3, #81920	; 0x14000
    a96c:	e2833050 	add	r3, r3, #80	; 0x50
    a970:	e3a02026 	mov	r2, #38	; 0x26
    a974:	e5832000 	str	r2, [r3]
}
    a978:	e24bd00c 	sub	sp, fp, #12	; 0xc
    a97c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    a980:	e12fff1e 	bx	lr
    a984:	400050b8 	strmih	r5, [r0], -r8
    a988:	66666667 	strvsbt	r6, [r6], -r7, ror #12
    a98c:	7482296b 	strvc	r2, [r2], #2411

0000a990 <PTU_update_middle_positions_by_stick>:

void PTU_update_middle_positions_by_stick(void)
{
    a990:	e1a0c00d 	mov	ip, sp
    a994:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    a998:	e24cb004 	sub	fp, ip, #4	; 0x4
    a99c:	e24dd008 	sub	sp, sp, #8	; 0x8
	#define THRESHOLD 10
	//set roll offset
	int roll_offset_inc=0;
    a9a0:	e3a03000 	mov	r3, #0	; 0x0
    a9a4:	e50b3014 	str	r3, [fp, #-20]
	static unsigned char roll_offset_changed=0;
	static int reset_timeout_roll=0;
	if(!(LL_1khz_attitude_data.status2&0x01)) //flying?
    a9a8:	e59f3304 	ldr	r3, [pc, #772]	; acb4 <.text+0xacb4>
    a9ac:	e1d335ba 	ldrh	r3, [r3, #90]
    a9b0:	e1a03803 	mov	r3, r3, lsl #16
    a9b4:	e1a03823 	mov	r3, r3, lsr #16
    a9b8:	e2033001 	and	r3, r3, #1	; 0x1
    a9bc:	e3530000 	cmp	r3, #0	; 0x0
    a9c0:	1a000057 	bne	ab24 <PTU_update_middle_positions_by_stick+0x194>
	{
		if(reset_timeout_roll)
    a9c4:	e59f32ec 	ldr	r3, [pc, #748]	; acb8 <.text+0xacb8>
    a9c8:	e5933000 	ldr	r3, [r3]
    a9cc:	e3530000 	cmp	r3, #0	; 0x0
    a9d0:	0a000005 	beq	a9ec <PTU_update_middle_positions_by_stick+0x5c>
		{
			reset_timeout_roll--;
    a9d4:	e59f32dc 	ldr	r3, [pc, #732]	; acb8 <.text+0xacb8>
    a9d8:	e5933000 	ldr	r3, [r3]
    a9dc:	e2432001 	sub	r2, r3, #1	; 0x1
    a9e0:	e59f32d0 	ldr	r3, [pc, #720]	; acb8 <.text+0xacb8>
    a9e4:	e5832000 	str	r2, [r3]
    a9e8:	ea00004d 	b	ab24 <PTU_update_middle_positions_by_stick+0x194>
		}
		else
		{
			if(LL_1khz_attitude_data.RC_data[2]>240)	//pitch stick at maximum
    a9ec:	e59f32c0 	ldr	r3, [pc, #704]	; acb4 <.text+0xacb4>
    a9f0:	e5d33010 	ldrb	r3, [r3, #16]
    a9f4:	e35300f0 	cmp	r3, #240	; 0xf0
    a9f8:	9a000040 	bls	ab00 <PTU_update_middle_positions_by_stick+0x170>
			{
				//use roll-stick to change roll servo offset
				if(LL_1khz_attitude_data.RC_data[1]>128+THRESHOLD) roll_offset_inc=(LL_1khz_attitude_data.RC_data[1]-128-THRESHOLD)/6;
    a9fc:	e59f32b0 	ldr	r3, [pc, #688]	; acb4 <.text+0xacb4>
    aa00:	e5d3300f 	ldrb	r3, [r3, #15]
    aa04:	e353008a 	cmp	r3, #138	; 0x8a
    aa08:	9a000008 	bls	aa30 <PTU_update_middle_positions_by_stick+0xa0>
    aa0c:	e59f32a0 	ldr	r3, [pc, #672]	; acb4 <.text+0xacb4>
    aa10:	e5d3300f 	ldrb	r3, [r3, #15]
    aa14:	e243208a 	sub	r2, r3, #138	; 0x8a
    aa18:	e59f329c 	ldr	r3, [pc, #668]	; acbc <.text+0xacbc>
    aa1c:	e0c10293 	smull	r0, r1, r3, r2
    aa20:	e1a03fc2 	mov	r3, r2, asr #31
    aa24:	e0633001 	rsb	r3, r3, r1
    aa28:	e50b3014 	str	r3, [fp, #-20]
    aa2c:	ea00000e 	b	aa6c <PTU_update_middle_positions_by_stick+0xdc>
				else if(LL_1khz_attitude_data.RC_data[1]<128-THRESHOLD) roll_offset_inc=(LL_1khz_attitude_data.RC_data[1]-128+THRESHOLD)/6;
    aa30:	e59f327c 	ldr	r3, [pc, #636]	; acb4 <.text+0xacb4>
    aa34:	e5d3300f 	ldrb	r3, [r3, #15]
    aa38:	e3530075 	cmp	r3, #117	; 0x75
    aa3c:	8a000008 	bhi	aa64 <PTU_update_middle_positions_by_stick+0xd4>
    aa40:	e59f326c 	ldr	r3, [pc, #620]	; acb4 <.text+0xacb4>
    aa44:	e5d3300f 	ldrb	r3, [r3, #15]
    aa48:	e2432076 	sub	r2, r3, #118	; 0x76
    aa4c:	e59f3268 	ldr	r3, [pc, #616]	; acbc <.text+0xacbc>
    aa50:	e0c10293 	smull	r0, r1, r3, r2
    aa54:	e1a03fc2 	mov	r3, r2, asr #31
    aa58:	e0633001 	rsb	r3, r3, r1
    aa5c:	e50b3014 	str	r3, [fp, #-20]
    aa60:	ea000001 	b	aa6c <PTU_update_middle_positions_by_stick+0xdc>
				else roll_offset_inc=0;
    aa64:	e3a03000 	mov	r3, #0	; 0x0
    aa68:	e50b3014 	str	r3, [fp, #-20]

				PTU_cam_angle_roll_offset+=roll_offset_inc;//(LL_1khz_attitude_data.RC_data[3]-128)*5;
    aa6c:	e59f324c 	ldr	r3, [pc, #588]	; acc0 <.text+0xacc0>
    aa70:	e5932000 	ldr	r2, [r3]
    aa74:	e51b3014 	ldr	r3, [fp, #-20]
    aa78:	e0822003 	add	r2, r2, r3
    aa7c:	e59f323c 	ldr	r3, [pc, #572]	; acc0 <.text+0xacc0>
    aa80:	e5832000 	str	r2, [r3]
				if (PTU_cam_angle_roll_offset>20000){
    aa84:	e59f3234 	ldr	r3, [pc, #564]	; acc0 <.text+0xacc0>
    aa88:	e5932000 	ldr	r2, [r3]
    aa8c:	e3a03c4e 	mov	r3, #19968	; 0x4e00
    aa90:	e2833020 	add	r3, r3, #32	; 0x20
    aa94:	e1520003 	cmp	r2, r3
    aa98:	da000005 	ble	aab4 <PTU_update_middle_positions_by_stick+0x124>
					PTU_cam_angle_roll_offset=0;
    aa9c:	e59f221c 	ldr	r2, [pc, #540]	; acc0 <.text+0xacc0>
    aaa0:	e3a03000 	mov	r3, #0	; 0x0
    aaa4:	e5823000 	str	r3, [r2]
					reset_timeout_roll=1000;
    aaa8:	e59f2208 	ldr	r2, [pc, #520]	; acb8 <.text+0xacb8>
    aaac:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    aab0:	e5823000 	str	r3, [r2]
				}
				if (PTU_cam_angle_roll_offset<-20000){
    aab4:	e59f3204 	ldr	r3, [pc, #516]	; acc0 <.text+0xacc0>
    aab8:	e5932000 	ldr	r2, [r3]
    aabc:	e3e03c4e 	mvn	r3, #19968	; 0x4e00
    aac0:	e243301f 	sub	r3, r3, #31	; 0x1f
    aac4:	e1520003 	cmp	r2, r3
    aac8:	aa000005 	bge	aae4 <PTU_update_middle_positions_by_stick+0x154>
					PTU_cam_angle_roll_offset=0;
    aacc:	e59f21ec 	ldr	r2, [pc, #492]	; acc0 <.text+0xacc0>
    aad0:	e3a03000 	mov	r3, #0	; 0x0
    aad4:	e5823000 	str	r3, [r2]
					reset_timeout_roll=1000;
    aad8:	e59f21d8 	ldr	r2, [pc, #472]	; acb8 <.text+0xacb8>
    aadc:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    aae0:	e5823000 	str	r3, [r2]
				}
				if(roll_offset_inc) roll_offset_changed=1;
    aae4:	e51b3014 	ldr	r3, [fp, #-20]
    aae8:	e3530000 	cmp	r3, #0	; 0x0
    aaec:	0a00000c 	beq	ab24 <PTU_update_middle_positions_by_stick+0x194>
    aaf0:	e59f31cc 	ldr	r3, [pc, #460]	; acc4 <.text+0xacc4>
    aaf4:	e3a02001 	mov	r2, #1	; 0x1
    aaf8:	e5c32000 	strb	r2, [r3]
    aafc:	ea000008 	b	ab24 <PTU_update_middle_positions_by_stick+0x194>
			}else
			{
				if (roll_offset_changed)
    ab00:	e59f31bc 	ldr	r3, [pc, #444]	; acc4 <.text+0xacc4>
    ab04:	e5d33000 	ldrb	r3, [r3]
    ab08:	e3530000 	cmp	r3, #0	; 0x0
    ab0c:	0a000004 	beq	ab24 <PTU_update_middle_positions_by_stick+0x194>
				{
					roll_offset_changed=0;
    ab10:	e59f31ac 	ldr	r3, [pc, #428]	; acc4 <.text+0xacc4>
    ab14:	e3a02000 	mov	r2, #0	; 0x0
    ab18:	e5c32000 	strb	r2, [r3]

					lpc_aci_SavePara();
    ab1c:	ebffe110 	bl	2f64 <lpc_aci_SavePara>
					lpc_aci_WriteParatoFlash();
    ab20:	ebffe0f4 	bl	2ef8 <lpc_aci_WriteParatoFlash>

				}
			}
		}
	}

	//set pitch offset
	int pitch_offset_inc=0;
    ab24:	e3a03000 	mov	r3, #0	; 0x0
    ab28:	e50b3010 	str	r3, [fp, #-16]
	static unsigned char pitch_offset_changed=0;
	static int reset_timeout_pitch;
	if(!(LL_1khz_attitude_data.status2&0x01)) //flying?
    ab2c:	e59f3180 	ldr	r3, [pc, #384]	; acb4 <.text+0xacb4>
    ab30:	e1d335ba 	ldrh	r3, [r3, #90]
    ab34:	e1a03803 	mov	r3, r3, lsl #16
    ab38:	e1a03823 	mov	r3, r3, lsr #16
    ab3c:	e2033001 	and	r3, r3, #1	; 0x1
    ab40:	e3530000 	cmp	r3, #0	; 0x0
    ab44:	1a000057 	bne	aca8 <PTU_update_middle_positions_by_stick+0x318>
	{
		if(reset_timeout_pitch)
    ab48:	e59f3178 	ldr	r3, [pc, #376]	; acc8 <.text+0xacc8>
    ab4c:	e5933000 	ldr	r3, [r3]
    ab50:	e3530000 	cmp	r3, #0	; 0x0
    ab54:	0a000005 	beq	ab70 <PTU_update_middle_positions_by_stick+0x1e0>
		{
			reset_timeout_pitch--;
    ab58:	e59f3168 	ldr	r3, [pc, #360]	; acc8 <.text+0xacc8>
    ab5c:	e5933000 	ldr	r3, [r3]
    ab60:	e2432001 	sub	r2, r3, #1	; 0x1
    ab64:	e59f315c 	ldr	r3, [pc, #348]	; acc8 <.text+0xacc8>
    ab68:	e5832000 	str	r2, [r3]
    ab6c:	ea00004d 	b	aca8 <PTU_update_middle_positions_by_stick+0x318>
		}
		else
		{
			if(LL_1khz_attitude_data.RC_data[2]>240)	//pitch stick at maximum
    ab70:	e59f313c 	ldr	r3, [pc, #316]	; acb4 <.text+0xacb4>
    ab74:	e5d33010 	ldrb	r3, [r3, #16]
    ab78:	e35300f0 	cmp	r3, #240	; 0xf0
    ab7c:	9a000040 	bls	ac84 <PTU_update_middle_positions_by_stick+0x2f4>
			{
				//use pitch-stick to change pitch servo offset
				if(LL_1khz_attitude_data.RC_data[0]>128+THRESHOLD) pitch_offset_inc=(LL_1khz_attitude_data.RC_data[0]-128-THRESHOLD)/4;
    ab80:	e59f312c 	ldr	r3, [pc, #300]	; acb4 <.text+0xacb4>
    ab84:	e5d3300e 	ldrb	r3, [r3, #14]
    ab88:	e353008a 	cmp	r3, #138	; 0x8a
    ab8c:	9a000008 	bls	abb4 <PTU_update_middle_positions_by_stick+0x224>
    ab90:	e59f311c 	ldr	r3, [pc, #284]	; acb4 <.text+0xacb4>
    ab94:	e5d3300e 	ldrb	r3, [r3, #14]
    ab98:	e243308a 	sub	r3, r3, #138	; 0x8a
    ab9c:	e2832003 	add	r2, r3, #3	; 0x3
    aba0:	e3530000 	cmp	r3, #0	; 0x0
    aba4:	b1a03002 	movlt	r3, r2
    aba8:	e1a03143 	mov	r3, r3, asr #2
    abac:	e50b3010 	str	r3, [fp, #-16]
    abb0:	ea00000e 	b	abf0 <PTU_update_middle_positions_by_stick+0x260>
				else if(LL_1khz_attitude_data.RC_data[0]<128-THRESHOLD) pitch_offset_inc=(LL_1khz_attitude_data.RC_data[0]-128+THRESHOLD)/4;
    abb4:	e59f30f8 	ldr	r3, [pc, #248]	; acb4 <.text+0xacb4>
    abb8:	e5d3300e 	ldrb	r3, [r3, #14]
    abbc:	e3530075 	cmp	r3, #117	; 0x75
    abc0:	8a000008 	bhi	abe8 <PTU_update_middle_positions_by_stick+0x258>
    abc4:	e59f30e8 	ldr	r3, [pc, #232]	; acb4 <.text+0xacb4>
    abc8:	e5d3300e 	ldrb	r3, [r3, #14]
    abcc:	e2433076 	sub	r3, r3, #118	; 0x76
    abd0:	e2832003 	add	r2, r3, #3	; 0x3
    abd4:	e3530000 	cmp	r3, #0	; 0x0
    abd8:	b1a03002 	movlt	r3, r2
    abdc:	e1a03143 	mov	r3, r3, asr #2
    abe0:	e50b3010 	str	r3, [fp, #-16]
    abe4:	ea000001 	b	abf0 <PTU_update_middle_positions_by_stick+0x260>
				else pitch_offset_inc=0;
    abe8:	e3a03000 	mov	r3, #0	; 0x0
    abec:	e50b3010 	str	r3, [fp, #-16]

				PTU_cam_angle_pitch_offset+=pitch_offset_inc;//(LL_1khz_attitude_data.RC_data[3]-128)*5;
    abf0:	e59f30d4 	ldr	r3, [pc, #212]	; accc <.text+0xaccc>
    abf4:	e5932000 	ldr	r2, [r3]
    abf8:	e51b3010 	ldr	r3, [fp, #-16]
    abfc:	e0822003 	add	r2, r2, r3
    ac00:	e59f30c4 	ldr	r3, [pc, #196]	; accc <.text+0xaccc>
    ac04:	e5832000 	str	r2, [r3]
				if (PTU_cam_angle_pitch_offset>20000){
    ac08:	e59f30bc 	ldr	r3, [pc, #188]	; accc <.text+0xaccc>
    ac0c:	e5932000 	ldr	r2, [r3]
    ac10:	e3a03c4e 	mov	r3, #19968	; 0x4e00
    ac14:	e2833020 	add	r3, r3, #32	; 0x20
    ac18:	e1520003 	cmp	r2, r3
    ac1c:	da000005 	ble	ac38 <PTU_update_middle_positions_by_stick+0x2a8>
					PTU_cam_angle_pitch_offset=0;
    ac20:	e59f20a4 	ldr	r2, [pc, #164]	; accc <.text+0xaccc>
    ac24:	e3a03000 	mov	r3, #0	; 0x0
    ac28:	e5823000 	str	r3, [r2]
					reset_timeout_pitch=1000;
    ac2c:	e59f2094 	ldr	r2, [pc, #148]	; acc8 <.text+0xacc8>
    ac30:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    ac34:	e5823000 	str	r3, [r2]
				}
				if (PTU_cam_angle_pitch_offset<-20000){
    ac38:	e59f308c 	ldr	r3, [pc, #140]	; accc <.text+0xaccc>
    ac3c:	e5932000 	ldr	r2, [r3]
    ac40:	e3e03c4e 	mvn	r3, #19968	; 0x4e00
    ac44:	e243301f 	sub	r3, r3, #31	; 0x1f
    ac48:	e1520003 	cmp	r2, r3
    ac4c:	aa000005 	bge	ac68 <PTU_update_middle_positions_by_stick+0x2d8>
					PTU_cam_angle_pitch_offset=0;
    ac50:	e59f2074 	ldr	r2, [pc, #116]	; accc <.text+0xaccc>
    ac54:	e3a03000 	mov	r3, #0	; 0x0
    ac58:	e5823000 	str	r3, [r2]
					reset_timeout_pitch=1000;
    ac5c:	e59f2064 	ldr	r2, [pc, #100]	; acc8 <.text+0xacc8>
    ac60:	e3a03ffa 	mov	r3, #1000	; 0x3e8
    ac64:	e5823000 	str	r3, [r2]
				}
				if(pitch_offset_inc) pitch_offset_changed=1;
    ac68:	e51b3010 	ldr	r3, [fp, #-16]
    ac6c:	e3530000 	cmp	r3, #0	; 0x0
    ac70:	0a00000c 	beq	aca8 <PTU_update_middle_positions_by_stick+0x318>
    ac74:	e59f3054 	ldr	r3, [pc, #84]	; acd0 <.text+0xacd0>
    ac78:	e3a02001 	mov	r2, #1	; 0x1
    ac7c:	e5c32000 	strb	r2, [r3]
    ac80:	ea000008 	b	aca8 <PTU_update_middle_positions_by_stick+0x318>
			}else
			{
				if (pitch_offset_changed)
    ac84:	e59f3044 	ldr	r3, [pc, #68]	; acd0 <.text+0xacd0>
    ac88:	e5d33000 	ldrb	r3, [r3]
    ac8c:	e3530000 	cmp	r3, #0	; 0x0
    ac90:	0a000004 	beq	aca8 <PTU_update_middle_positions_by_stick+0x318>
				{
					pitch_offset_changed=0;
    ac94:	e59f3034 	ldr	r3, [pc, #52]	; acd0 <.text+0xacd0>
    ac98:	e3a02000 	mov	r2, #0	; 0x0
    ac9c:	e5c32000 	strb	r2, [r3]

					lpc_aci_SavePara();
    aca0:	ebffe0af 	bl	2f64 <lpc_aci_SavePara>
					lpc_aci_WriteParatoFlash();
    aca4:	ebffe093 	bl	2ef8 <lpc_aci_WriteParatoFlash>

				}
			}
		}
	}
}
    aca8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    acac:	e89d6800 	ldmia	sp, {fp, sp, lr}
    acb0:	e12fff1e 	bx	lr
    acb4:	40001f64 	andmi	r1, r0, r4, ror #30
    acb8:	40001228 	andmi	r1, r0, r8, lsr #4
    acbc:	2aaaaaab 	bcs	feab5770 <VPBDIV+0x1e8b9670>
    acc0:	4000120c 	andmi	r1, r0, ip, lsl #4
    acc4:	4000122c 	andmi	r1, r0, ip, lsr #4
    acc8:	40001220 	andmi	r1, r0, r0, lsr #4
    accc:	40001210 	andmi	r1, r0, r0, lsl r2
    acd0:	40001224 	andmi	r1, r0, r4, lsr #4

0000acd4 <jetiSetKeyChanged>:
unsigned char jetiKey=0;


void jetiSetKeyChanged(unsigned char key)
{
    acd4:	e1a0c00d 	mov	ip, sp
    acd8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    acdc:	e24cb004 	sub	fp, ip, #4	; 0x4
    ace0:	e24dd004 	sub	sp, sp, #4	; 0x4
    ace4:	e1a03000 	mov	r3, r0
    ace8:	e54b3010 	strb	r3, [fp, #-16]
	jetiKey=key;
    acec:	e59f201c 	ldr	r2, [pc, #28]	; ad10 <.text+0xad10>
    acf0:	e55b3010 	ldrb	r3, [fp, #-16]
    acf4:	e5c23000 	strb	r3, [r2]
	jetiKeyChanged=1;
    acf8:	e59f2014 	ldr	r2, [pc, #20]	; ad14 <.text+0xad14>
    acfc:	e3a03001 	mov	r3, #1	; 0x1
    ad00:	e5c23000 	strb	r3, [r2]
}
    ad04:	e24bd00c 	sub	sp, fp, #12	; 0xc
    ad08:	e89d6800 	ldmia	sp, {fp, sp, lr}
    ad0c:	e12fff1e 	bx	lr
    ad10:	40001234 	andmi	r1, r0, r4, lsr r2
    ad14:	40001233 	andmi	r1, r0, r3, lsr r2

0000ad18 <jetiCheckForKeyChange>:


unsigned char jetiCheckForKeyChange(void)
{
    ad18:	e1a0c00d 	mov	ip, sp
    ad1c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    ad20:	e24cb004 	sub	fp, ip, #4	; 0x4
    ad24:	e24dd004 	sub	sp, sp, #4	; 0x4
	if (jetiKeyChanged)
    ad28:	e59f3040 	ldr	r3, [pc, #64]	; ad70 <.text+0xad70>
    ad2c:	e5d33000 	ldrb	r3, [r3]
    ad30:	e3530000 	cmp	r3, #0	; 0x0
    ad34:	0a000006 	beq	ad54 <jetiCheckForKeyChange+0x3c>
	{
		jetiKeyChanged=0;
    ad38:	e59f2030 	ldr	r2, [pc, #48]	; ad70 <.text+0xad70>
    ad3c:	e3a03000 	mov	r3, #0	; 0x0
    ad40:	e5c23000 	strb	r3, [r2]
		return jetiKey;
    ad44:	e59f3028 	ldr	r3, [pc, #40]	; ad74 <.text+0xad74>
    ad48:	e5d33000 	ldrb	r3, [r3]
    ad4c:	e50b3010 	str	r3, [fp, #-16]
    ad50:	ea000001 	b	ad5c <jetiCheckForKeyChange+0x44>
	}else
		return 0;
    ad54:	e3a03000 	mov	r3, #0	; 0x0
    ad58:	e50b3010 	str	r3, [fp, #-16]
    ad5c:	e51b3010 	ldr	r3, [fp, #-16]
}
    ad60:	e1a00003 	mov	r0, r3
    ad64:	e24bd00c 	sub	sp, fp, #12	; 0xc
    ad68:	e89d6800 	ldmia	sp, {fp, sp, lr}
    ad6c:	e12fff1e 	bx	lr
    ad70:	40001233 	andmi	r1, r0, r3, lsr r2
    ad74:	40001234 	andmi	r1, r0, r4, lsr r2

0000ad78 <jetiSetAlarm>:
unsigned char jetiSetAlarm(unsigned char alarm, unsigned alarmType)
{
    ad78:	e1a0c00d 	mov	ip, sp
    ad7c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    ad80:	e24cb004 	sub	fp, ip, #4	; 0x4
    ad84:	e24dd00c 	sub	sp, sp, #12	; 0xc
    ad88:	e1a03000 	mov	r3, r0
    ad8c:	e50b1014 	str	r1, [fp, #-20]
    ad90:	e54b3010 	strb	r3, [fp, #-16]
	if (((alarm<'A')||(alarm>'Z')) && (alarm))
    ad94:	e55b3010 	ldrb	r3, [fp, #-16]
    ad98:	e3530040 	cmp	r3, #64	; 0x40
    ad9c:	9a000002 	bls	adac <jetiSetAlarm+0x34>
    ada0:	e55b3010 	ldrb	r3, [fp, #-16]
    ada4:	e353005a 	cmp	r3, #90	; 0x5a
    ada8:	9a000005 	bls	adc4 <jetiSetAlarm+0x4c>
    adac:	e55b3010 	ldrb	r3, [fp, #-16]
    adb0:	e3530000 	cmp	r3, #0	; 0x0
    adb4:	0a000002 	beq	adc4 <jetiSetAlarm+0x4c>
		return JETI_ERROR_ALARM_RANGE;
    adb8:	e3a03050 	mov	r3, #80	; 0x50
    adbc:	e50b3018 	str	r3, [fp, #-24]
    adc0:	ea00000e 	b	ae00 <jetiSetAlarm+0x88>
	if (alarmType>1)
    adc4:	e51b3014 	ldr	r3, [fp, #-20]
    adc8:	e3530001 	cmp	r3, #1	; 0x1
    adcc:	9a000002 	bls	addc <jetiSetAlarm+0x64>
		return JETI_ERROR_ALARM_TYPE;
    add0:	e3a03051 	mov	r3, #81	; 0x51
    add4:	e50b3018 	str	r3, [fp, #-24]
    add8:	ea000008 	b	ae00 <jetiSetAlarm+0x88>
	jetiAlarm=alarm;
    addc:	e59f2030 	ldr	r2, [pc, #48]	; ae14 <.text+0xae14>
    ade0:	e55b3010 	ldrb	r3, [fp, #-16]
    ade4:	e5c23000 	strb	r3, [r2]
	jetiAlarmType=alarmType;
    ade8:	e51b3014 	ldr	r3, [fp, #-20]
    adec:	e20330ff 	and	r3, r3, #255	; 0xff
    adf0:	e59f2020 	ldr	r2, [pc, #32]	; ae18 <.text+0xae18>
    adf4:	e5c23000 	strb	r3, [r2]

	return JETI_NO_ERROR;
    adf8:	e3a03000 	mov	r3, #0	; 0x0
    adfc:	e50b3018 	str	r3, [fp, #-24]
    ae00:	e51b3018 	ldr	r3, [fp, #-24]

}
    ae04:	e1a00003 	mov	r0, r3
    ae08:	e24bd00c 	sub	sp, fp, #12	; 0xc
    ae0c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    ae10:	e12fff1e 	bx	lr
    ae14:	40001230 	andmi	r1, r0, r0, lsr r2
    ae18:	40001231 	andmi	r1, r0, r1, lsr r2

0000ae1c <jetiSetDeviceName>:

unsigned char jetiSetDeviceName(char * name)
{
    ae1c:	e1a0c00d 	mov	ip, sp
    ae20:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    ae24:	e24cb004 	sub	fp, ip, #4	; 0x4
    ae28:	e24dd010 	sub	sp, sp, #16	; 0x10
    ae2c:	e50b001c 	str	r0, [fp, #-28]
	unsigned char nameLength=0;
    ae30:	e3a03000 	mov	r3, #0	; 0x0
    ae34:	e54b3015 	strb	r3, [fp, #-21]
	int i;
	unsigned char error=JETI_NO_ERROR;
    ae38:	e3a03000 	mov	r3, #0	; 0x0
    ae3c:	e54b300d 	strb	r3, [fp, #-13]

	for (i=0;i<11;i++)
    ae40:	e3a03000 	mov	r3, #0	; 0x0
    ae44:	e50b3014 	str	r3, [fp, #-20]
    ae48:	ea000009 	b	ae74 <jetiSetDeviceName+0x58>
		if (name[i]==0)
    ae4c:	e51b3014 	ldr	r3, [fp, #-20]
    ae50:	e1a02003 	mov	r2, r3
    ae54:	e51b301c 	ldr	r3, [fp, #-28]
    ae58:	e0823003 	add	r3, r2, r3
    ae5c:	e5d33000 	ldrb	r3, [r3]
    ae60:	e3530000 	cmp	r3, #0	; 0x0
    ae64:	0a000005 	beq	ae80 <jetiSetDeviceName+0x64>
    ae68:	e51b3014 	ldr	r3, [fp, #-20]
    ae6c:	e2833001 	add	r3, r3, #1	; 0x1
    ae70:	e50b3014 	str	r3, [fp, #-20]
    ae74:	e51b3014 	ldr	r3, [fp, #-20]
    ae78:	e353000a 	cmp	r3, #10	; 0xa
    ae7c:	dafffff2 	ble	ae4c <jetiSetDeviceName+0x30>
			break;
	if (i==10)
    ae80:	e51b3014 	ldr	r3, [fp, #-20]
    ae84:	e353000a 	cmp	r3, #10	; 0xa
    ae88:	1a000001 	bne	ae94 <jetiSetDeviceName+0x78>
		error=JETI_ERROR_STRING_NAME;
    ae8c:	e3a03013 	mov	r3, #19	; 0x13
    ae90:	e54b300d 	strb	r3, [fp, #-13]

	nameLength=i;
    ae94:	e51b3014 	ldr	r3, [fp, #-20]
    ae98:	e54b3015 	strb	r3, [fp, #-21]

	memcpy(&jetiName[0],name,nameLength);
    ae9c:	e55b1015 	ldrb	r1, [fp, #-21]
    aea0:	e59f3028 	ldr	r3, [pc, #40]	; aed0 <.text+0xaed0>
    aea4:	e51b201c 	ldr	r2, [fp, #-28]
    aea8:	e1a0c001 	mov	ip, r1
    aeac:	e1a00003 	mov	r0, r3
    aeb0:	e1a01002 	mov	r1, r2
    aeb4:	e1a0200c 	mov	r2, ip
    aeb8:	eb00363d 	bl	187b4 <__memcpy_from_arm>

	return error;
    aebc:	e55b300d 	ldrb	r3, [fp, #-13]
}
    aec0:	e1a00003 	mov	r0, r3
    aec4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    aec8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    aecc:	e12fff1e 	bx	lr
    aed0:	40005242 	andmi	r5, r0, r2, asr #4

0000aed4 <jetiActivateValue>:

unsigned char jetiActivateValue(unsigned char id)
{
    aed4:	e1a0c00d 	mov	ip, sp
    aed8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    aedc:	e24cb004 	sub	fp, ip, #4	; 0x4
    aee0:	e24dd008 	sub	sp, sp, #8	; 0x8
    aee4:	e1a03000 	mov	r3, r0
    aee8:	e54b3010 	strb	r3, [fp, #-16]
	if (id>14)
    aeec:	e55b3010 	ldrb	r3, [fp, #-16]
    aef0:	e353000e 	cmp	r3, #14	; 0xe
    aef4:	9a000002 	bls	af04 <jetiActivateValue+0x30>
		return JETI_ERROR_ID_RANGE;
    aef8:	e3a03001 	mov	r3, #1	; 0x1
    aefc:	e50b3014 	str	r3, [fp, #-20]
    af00:	ea00000f 	b	af44 <jetiActivateValue+0x70>
	jetiValues[id].active=id+1;
    af04:	e55b2010 	ldrb	r2, [fp, #-16]
    af08:	e55b3010 	ldrb	r3, [fp, #-16]
    af0c:	e2833001 	add	r3, r3, #1	; 0x1
    af10:	e20310ff 	and	r1, r3, #255	; 0xff
    af14:	e59f003c 	ldr	r0, [pc, #60]	; af58 <.text+0xaf58>
    af18:	e1a03002 	mov	r3, r2
    af1c:	e1a03103 	mov	r3, r3, lsl #2
    af20:	e0833002 	add	r3, r3, r2
    af24:	e1a03083 	mov	r3, r3, lsl #1
    af28:	e0833002 	add	r3, r3, r2
    af2c:	e1a03083 	mov	r3, r3, lsl #1
    af30:	e0832000 	add	r2, r3, r0
    af34:	e1a03001 	mov	r3, r1
    af38:	e5c23000 	strb	r3, [r2]

	return JETI_NO_ERROR;
    af3c:	e3a03000 	mov	r3, #0	; 0x0
    af40:	e50b3014 	str	r3, [fp, #-20]
    af44:	e51b3014 	ldr	r3, [fp, #-20]
}
    af48:	e1a00003 	mov	r0, r3
    af4c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    af50:	e89d6800 	ldmia	sp, {fp, sp, lr}
    af54:	e12fff1e 	bx	lr
    af58:	400050f8 	strmid	r5, [r0], -r8

0000af5c <jetiDeactivateValue>:

unsigned char jetiDeactivateValue(unsigned char id)
{
    af5c:	e1a0c00d 	mov	ip, sp
    af60:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    af64:	e24cb004 	sub	fp, ip, #4	; 0x4
    af68:	e24dd008 	sub	sp, sp, #8	; 0x8
    af6c:	e1a03000 	mov	r3, r0
    af70:	e54b3010 	strb	r3, [fp, #-16]
	if (id>14)
    af74:	e55b3010 	ldrb	r3, [fp, #-16]
    af78:	e353000e 	cmp	r3, #14	; 0xe
    af7c:	9a000002 	bls	af8c <jetiDeactivateValue+0x30>
		return JETI_ERROR_ID_RANGE;
    af80:	e3a03001 	mov	r3, #1	; 0x1
    af84:	e50b3014 	str	r3, [fp, #-20]
    af88:	ea00000c 	b	afc0 <jetiDeactivateValue+0x64>
	jetiValues[id].active=0;
    af8c:	e55b2010 	ldrb	r2, [fp, #-16]
    af90:	e59f103c 	ldr	r1, [pc, #60]	; afd4 <.text+0xafd4>
    af94:	e1a03002 	mov	r3, r2
    af98:	e1a03103 	mov	r3, r3, lsl #2
    af9c:	e0833002 	add	r3, r3, r2
    afa0:	e1a03083 	mov	r3, r3, lsl #1
    afa4:	e0833002 	add	r3, r3, r2
    afa8:	e1a03083 	mov	r3, r3, lsl #1
    afac:	e0832001 	add	r2, r3, r1
    afb0:	e3a03000 	mov	r3, #0	; 0x0
    afb4:	e5c23000 	strb	r3, [r2]

	return JETI_NO_ERROR;
    afb8:	e3a03000 	mov	r3, #0	; 0x0
    afbc:	e50b3014 	str	r3, [fp, #-20]
    afc0:	e51b3014 	ldr	r3, [fp, #-20]
}
    afc4:	e1a00003 	mov	r0, r3
    afc8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    afcc:	e89d6800 	ldmia	sp, {fp, sp, lr}
    afd0:	e12fff1e 	bx	lr
    afd4:	400050f8 	strmid	r5, [r0], -r8

0000afd8 <jetiSetDecimalPoint>:

unsigned char jetiSetDecimalPoint(unsigned char id, unsigned char decimalPoint)
{
    afd8:	e1a0c00d 	mov	ip, sp
    afdc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    afe0:	e24cb004 	sub	fp, ip, #4	; 0x4
    afe4:	e24dd00c 	sub	sp, sp, #12	; 0xc
    afe8:	e1a03000 	mov	r3, r0
    afec:	e1a02001 	mov	r2, r1
    aff0:	e54b3010 	strb	r3, [fp, #-16]
    aff4:	e1a03002 	mov	r3, r2
    aff8:	e54b3014 	strb	r3, [fp, #-20]
	if (id>14)
    affc:	e55b3010 	ldrb	r3, [fp, #-16]
    b000:	e353000e 	cmp	r3, #14	; 0xe
    b004:	9a000002 	bls	b014 <jetiSetDecimalPoint+0x3c>
		return JETI_ERROR_ID_RANGE;
    b008:	e3a03001 	mov	r3, #1	; 0x1
    b00c:	e50b3018 	str	r3, [fp, #-24]
    b010:	ea000014 	b	b068 <jetiSetDecimalPoint+0x90>
	if (decimalPoint>3)
    b014:	e55b3014 	ldrb	r3, [fp, #-20]
    b018:	e3530003 	cmp	r3, #3	; 0x3
    b01c:	9a000002 	bls	b02c <jetiSetDecimalPoint+0x54>
		return JETI_ERROR_DECPOINT_RANGE;
    b020:	e3a03030 	mov	r3, #48	; 0x30
    b024:	e50b3018 	str	r3, [fp, #-24]
    b028:	ea00000e 	b	b068 <jetiSetDecimalPoint+0x90>
	jetiValues[id].decPoint=decimalPoint;
    b02c:	e55b2010 	ldrb	r2, [fp, #-16]
    b030:	e59f1044 	ldr	r1, [pc, #68]	; b07c <.text+0xb07c>
    b034:	e3a00011 	mov	r0, #17	; 0x11
    b038:	e1a03002 	mov	r3, r2
    b03c:	e1a03103 	mov	r3, r3, lsl #2
    b040:	e0833002 	add	r3, r3, r2
    b044:	e1a03083 	mov	r3, r3, lsl #1
    b048:	e0833002 	add	r3, r3, r2
    b04c:	e1a03083 	mov	r3, r3, lsl #1
    b050:	e0833001 	add	r3, r3, r1
    b054:	e0832000 	add	r2, r3, r0
    b058:	e55b3014 	ldrb	r3, [fp, #-20]
    b05c:	e5c23000 	strb	r3, [r2]
	return JETI_NO_ERROR;
    b060:	e3a03000 	mov	r3, #0	; 0x0
    b064:	e50b3018 	str	r3, [fp, #-24]
    b068:	e51b3018 	ldr	r3, [fp, #-24]
}
    b06c:	e1a00003 	mov	r0, r3
    b070:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b074:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b078:	e12fff1e 	bx	lr
    b07c:	400050f8 	strmid	r5, [r0], -r8

0000b080 <jetiSetValue30B>:

unsigned char jetiSetValue30B(unsigned char id, int value)
{
    b080:	e1a0c00d 	mov	ip, sp
    b084:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b088:	e24cb004 	sub	fp, ip, #4	; 0x4
    b08c:	e24dd00c 	sub	sp, sp, #12	; 0xc
    b090:	e1a03000 	mov	r3, r0
    b094:	e50b1014 	str	r1, [fp, #-20]
    b098:	e54b3010 	strb	r3, [fp, #-16]
	if (id>14)
    b09c:	e55b3010 	ldrb	r3, [fp, #-16]
    b0a0:	e353000e 	cmp	r3, #14	; 0xe
    b0a4:	9a000002 	bls	b0b4 <jetiSetValue30B+0x34>
		return JETI_ERROR_ID_RANGE;
    b0a8:	e3a03001 	mov	r3, #1	; 0x1
    b0ac:	e50b3018 	str	r3, [fp, #-24]
    b0b0:	ea000048 	b	b1d8 <jetiSetValue30B+0x158>

	if ((value>=(1<<30)) || (value<=-(1<<30)))
    b0b4:	e51b3014 	ldr	r3, [fp, #-20]
    b0b8:	e3730107 	cmn	r3, #-1073741823	; 0xc0000001
    b0bc:	ca000002 	bgt	b0cc <jetiSetValue30B+0x4c>
    b0c0:	e51b3014 	ldr	r3, [fp, #-20]
    b0c4:	e3530103 	cmp	r3, #-1073741824	; 0xc0000000
    b0c8:	ca000002 	bgt	b0d8 <jetiSetValue30B+0x58>
		return JETI_ERROR_VALUE_RANGE;
    b0cc:	e3a03020 	mov	r3, #32	; 0x20
    b0d0:	e50b3018 	str	r3, [fp, #-24]
    b0d4:	ea00003f 	b	b1d8 <jetiSetValue30B+0x158>

	jetiValues[id].value=value;
    b0d8:	e55b2010 	ldrb	r2, [fp, #-16]
    b0dc:	e59f1108 	ldr	r1, [pc, #264]	; b1ec <.text+0xb1ec>
    b0e0:	e3a00010 	mov	r0, #16	; 0x10
    b0e4:	e1a03002 	mov	r3, r2
    b0e8:	e1a03103 	mov	r3, r3, lsl #2
    b0ec:	e0833002 	add	r3, r3, r2
    b0f0:	e1a03083 	mov	r3, r3, lsl #1
    b0f4:	e0833002 	add	r3, r3, r2
    b0f8:	e1a03083 	mov	r3, r3, lsl #1
    b0fc:	e0833001 	add	r3, r3, r1
    b100:	e0830000 	add	r0, r3, r0
    b104:	e55b1014 	ldrb	r1, [fp, #-20]
    b108:	e3a03000 	mov	r3, #0	; 0x0
    b10c:	e1a02003 	mov	r2, r3
    b110:	e1a03001 	mov	r3, r1
    b114:	e1823003 	orr	r3, r2, r3
    b118:	e5c03002 	strb	r3, [r0, #2]
    b11c:	e55b1013 	ldrb	r1, [fp, #-19]
    b120:	e3a03000 	mov	r3, #0	; 0x0
    b124:	e1a02003 	mov	r2, r3
    b128:	e1a03001 	mov	r3, r1
    b12c:	e1823003 	orr	r3, r2, r3
    b130:	e5c03003 	strb	r3, [r0, #3]
    b134:	e55b1012 	ldrb	r1, [fp, #-18]
    b138:	e3a03000 	mov	r3, #0	; 0x0
    b13c:	e1a02003 	mov	r2, r3
    b140:	e1a03001 	mov	r3, r1
    b144:	e1823003 	orr	r3, r2, r3
    b148:	e5c03004 	strb	r3, [r0, #4]
    b14c:	e55b1011 	ldrb	r1, [fp, #-17]
    b150:	e3a03000 	mov	r3, #0	; 0x0
    b154:	e1a02003 	mov	r2, r3
    b158:	e1a03001 	mov	r3, r1
    b15c:	e1823003 	orr	r3, r2, r3
    b160:	e5c03005 	strb	r3, [r0, #5]
	if (jetiValues[id].varType!=JETI_VART_30B)
    b164:	e55b2010 	ldrb	r2, [fp, #-16]
    b168:	e59f107c 	ldr	r1, [pc, #124]	; b1ec <.text+0xb1ec>
    b16c:	e3a00010 	mov	r0, #16	; 0x10
    b170:	e1a03002 	mov	r3, r2
    b174:	e1a03103 	mov	r3, r3, lsl #2
    b178:	e0833002 	add	r3, r3, r2
    b17c:	e1a03083 	mov	r3, r3, lsl #1
    b180:	e0833002 	add	r3, r3, r2
    b184:	e1a03083 	mov	r3, r3, lsl #1
    b188:	e0833001 	add	r3, r3, r1
    b18c:	e0833000 	add	r3, r3, r0
    b190:	e5d33000 	ldrb	r3, [r3]
    b194:	e3530048 	cmp	r3, #72	; 0x48
    b198:	0a00000c 	beq	b1d0 <jetiSetValue30B+0x150>
	{
		jetiValues[id].varType=JETI_VART_30B;
    b19c:	e55b2010 	ldrb	r2, [fp, #-16]
    b1a0:	e59f1044 	ldr	r1, [pc, #68]	; b1ec <.text+0xb1ec>
    b1a4:	e3a00010 	mov	r0, #16	; 0x10
    b1a8:	e1a03002 	mov	r3, r2
    b1ac:	e1a03103 	mov	r3, r3, lsl #2
    b1b0:	e0833002 	add	r3, r3, r2
    b1b4:	e1a03083 	mov	r3, r3, lsl #1
    b1b8:	e0833002 	add	r3, r3, r2
    b1bc:	e1a03083 	mov	r3, r3, lsl #1
    b1c0:	e0833001 	add	r3, r3, r1
    b1c4:	e0832000 	add	r2, r3, r0
    b1c8:	e3a03048 	mov	r3, #72	; 0x48
    b1cc:	e5c23000 	strb	r3, [r2]
	}

	return JETI_NO_ERROR;
    b1d0:	e3a03000 	mov	r3, #0	; 0x0
    b1d4:	e50b3018 	str	r3, [fp, #-24]
    b1d8:	e51b3018 	ldr	r3, [fp, #-24]

}
    b1dc:	e1a00003 	mov	r0, r3
    b1e0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b1e4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b1e8:	e12fff1e 	bx	lr
    b1ec:	400050f8 	strmid	r5, [r0], -r8

0000b1f0 <jetiSetValue22B>:

unsigned char jetiSetValue22B(unsigned char id, int value)
{
    b1f0:	e1a0c00d 	mov	ip, sp
    b1f4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b1f8:	e24cb004 	sub	fp, ip, #4	; 0x4
    b1fc:	e24dd00c 	sub	sp, sp, #12	; 0xc
    b200:	e1a03000 	mov	r3, r0
    b204:	e50b1014 	str	r1, [fp, #-20]
    b208:	e54b3010 	strb	r3, [fp, #-16]
	if (id>14)
    b20c:	e55b3010 	ldrb	r3, [fp, #-16]
    b210:	e353000e 	cmp	r3, #14	; 0xe
    b214:	9a000002 	bls	b224 <jetiSetValue22B+0x34>
		return JETI_ERROR_ID_RANGE;
    b218:	e3a03001 	mov	r3, #1	; 0x1
    b21c:	e50b3018 	str	r3, [fp, #-24]
    b220:	ea00004a 	b	b350 <jetiSetValue22B+0x160>
	if ((value>=(1<<23)) || (value<=-(1<<23)))
    b224:	e51b2014 	ldr	r2, [fp, #-20]
    b228:	e3a03502 	mov	r3, #8388608	; 0x800000
    b22c:	e2433001 	sub	r3, r3, #1	; 0x1
    b230:	e1520003 	cmp	r2, r3
    b234:	ca000002 	bgt	b244 <jetiSetValue22B+0x54>
    b238:	e51b3014 	ldr	r3, [fp, #-20]
    b23c:	e3730502 	cmn	r3, #8388608	; 0x800000
    b240:	ca000002 	bgt	b250 <jetiSetValue22B+0x60>
		return JETI_ERROR_VALUE_RANGE;
    b244:	e3a03020 	mov	r3, #32	; 0x20
    b248:	e50b3018 	str	r3, [fp, #-24]
    b24c:	ea00003f 	b	b350 <jetiSetValue22B+0x160>

	jetiValues[id].value=value;
    b250:	e55b2010 	ldrb	r2, [fp, #-16]
    b254:	e59f1108 	ldr	r1, [pc, #264]	; b364 <.text+0xb364>
    b258:	e3a00010 	mov	r0, #16	; 0x10
    b25c:	e1a03002 	mov	r3, r2
    b260:	e1a03103 	mov	r3, r3, lsl #2
    b264:	e0833002 	add	r3, r3, r2
    b268:	e1a03083 	mov	r3, r3, lsl #1
    b26c:	e0833002 	add	r3, r3, r2
    b270:	e1a03083 	mov	r3, r3, lsl #1
    b274:	e0833001 	add	r3, r3, r1
    b278:	e0830000 	add	r0, r3, r0
    b27c:	e55b1014 	ldrb	r1, [fp, #-20]
    b280:	e3a03000 	mov	r3, #0	; 0x0
    b284:	e1a02003 	mov	r2, r3
    b288:	e1a03001 	mov	r3, r1
    b28c:	e1823003 	orr	r3, r2, r3
    b290:	e5c03002 	strb	r3, [r0, #2]
    b294:	e55b1013 	ldrb	r1, [fp, #-19]
    b298:	e3a03000 	mov	r3, #0	; 0x0
    b29c:	e1a02003 	mov	r2, r3
    b2a0:	e1a03001 	mov	r3, r1
    b2a4:	e1823003 	orr	r3, r2, r3
    b2a8:	e5c03003 	strb	r3, [r0, #3]
    b2ac:	e55b1012 	ldrb	r1, [fp, #-18]
    b2b0:	e3a03000 	mov	r3, #0	; 0x0
    b2b4:	e1a02003 	mov	r2, r3
    b2b8:	e1a03001 	mov	r3, r1
    b2bc:	e1823003 	orr	r3, r2, r3
    b2c0:	e5c03004 	strb	r3, [r0, #4]
    b2c4:	e55b1011 	ldrb	r1, [fp, #-17]
    b2c8:	e3a03000 	mov	r3, #0	; 0x0
    b2cc:	e1a02003 	mov	r2, r3
    b2d0:	e1a03001 	mov	r3, r1
    b2d4:	e1823003 	orr	r3, r2, r3
    b2d8:	e5c03005 	strb	r3, [r0, #5]
	if (jetiValues[id].varType!=JETI_VART_22B)
    b2dc:	e55b2010 	ldrb	r2, [fp, #-16]
    b2e0:	e59f107c 	ldr	r1, [pc, #124]	; b364 <.text+0xb364>
    b2e4:	e3a00010 	mov	r0, #16	; 0x10
    b2e8:	e1a03002 	mov	r3, r2
    b2ec:	e1a03103 	mov	r3, r3, lsl #2
    b2f0:	e0833002 	add	r3, r3, r2
    b2f4:	e1a03083 	mov	r3, r3, lsl #1
    b2f8:	e0833002 	add	r3, r3, r2
    b2fc:	e1a03083 	mov	r3, r3, lsl #1
    b300:	e0833001 	add	r3, r3, r1
    b304:	e0833000 	add	r3, r3, r0
    b308:	e5d33000 	ldrb	r3, [r3]
    b30c:	e3530034 	cmp	r3, #52	; 0x34
    b310:	0a00000c 	beq	b348 <jetiSetValue22B+0x158>
	{
		jetiValues[id].varType=JETI_VART_22B;
    b314:	e55b2010 	ldrb	r2, [fp, #-16]
    b318:	e59f1044 	ldr	r1, [pc, #68]	; b364 <.text+0xb364>
    b31c:	e3a00010 	mov	r0, #16	; 0x10
    b320:	e1a03002 	mov	r3, r2
    b324:	e1a03103 	mov	r3, r3, lsl #2
    b328:	e0833002 	add	r3, r3, r2
    b32c:	e1a03083 	mov	r3, r3, lsl #1
    b330:	e0833002 	add	r3, r3, r2
    b334:	e1a03083 	mov	r3, r3, lsl #1
    b338:	e0833001 	add	r3, r3, r1
    b33c:	e0832000 	add	r2, r3, r0
    b340:	e3a03034 	mov	r3, #52	; 0x34
    b344:	e5c23000 	strb	r3, [r2]
	}

	return JETI_NO_ERROR;
    b348:	e3a03000 	mov	r3, #0	; 0x0
    b34c:	e50b3018 	str	r3, [fp, #-24]
    b350:	e51b3018 	ldr	r3, [fp, #-24]
}
    b354:	e1a00003 	mov	r0, r3
    b358:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b35c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b360:	e12fff1e 	bx	lr
    b364:	400050f8 	strmid	r5, [r0], -r8

0000b368 <jetiSetValue6B>:

unsigned char jetiSetValue6B(unsigned char id, int value)
{
    b368:	e1a0c00d 	mov	ip, sp
    b36c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b370:	e24cb004 	sub	fp, ip, #4	; 0x4
    b374:	e24dd00c 	sub	sp, sp, #12	; 0xc
    b378:	e1a03000 	mov	r3, r0
    b37c:	e50b1014 	str	r1, [fp, #-20]
    b380:	e54b3010 	strb	r3, [fp, #-16]
	if (id>14)
    b384:	e55b3010 	ldrb	r3, [fp, #-16]
    b388:	e353000e 	cmp	r3, #14	; 0xe
    b38c:	9a000002 	bls	b39c <jetiSetValue6B+0x34>
		return JETI_ERROR_ID_RANGE;
    b390:	e3a03001 	mov	r3, #1	; 0x1
    b394:	e50b3018 	str	r3, [fp, #-24]
    b398:	ea000048 	b	b4c0 <jetiSetValue6B+0x158>

	if ((value>=(1<<7)) || (value<=-(1<<7)))
    b39c:	e51b3014 	ldr	r3, [fp, #-20]
    b3a0:	e353007f 	cmp	r3, #127	; 0x7f
    b3a4:	ca000002 	bgt	b3b4 <jetiSetValue6B+0x4c>
    b3a8:	e51b3014 	ldr	r3, [fp, #-20]
    b3ac:	e3730080 	cmn	r3, #128	; 0x80
    b3b0:	ca000002 	bgt	b3c0 <jetiSetValue6B+0x58>
		return JETI_ERROR_VALUE_RANGE;
    b3b4:	e3a03020 	mov	r3, #32	; 0x20
    b3b8:	e50b3018 	str	r3, [fp, #-24]
    b3bc:	ea00003f 	b	b4c0 <jetiSetValue6B+0x158>

	jetiValues[id].value=value;
    b3c0:	e55b2010 	ldrb	r2, [fp, #-16]
    b3c4:	e59f1108 	ldr	r1, [pc, #264]	; b4d4 <.text+0xb4d4>
    b3c8:	e3a00010 	mov	r0, #16	; 0x10
    b3cc:	e1a03002 	mov	r3, r2
    b3d0:	e1a03103 	mov	r3, r3, lsl #2
    b3d4:	e0833002 	add	r3, r3, r2
    b3d8:	e1a03083 	mov	r3, r3, lsl #1
    b3dc:	e0833002 	add	r3, r3, r2
    b3e0:	e1a03083 	mov	r3, r3, lsl #1
    b3e4:	e0833001 	add	r3, r3, r1
    b3e8:	e0830000 	add	r0, r3, r0
    b3ec:	e55b1014 	ldrb	r1, [fp, #-20]
    b3f0:	e3a03000 	mov	r3, #0	; 0x0
    b3f4:	e1a02003 	mov	r2, r3
    b3f8:	e1a03001 	mov	r3, r1
    b3fc:	e1823003 	orr	r3, r2, r3
    b400:	e5c03002 	strb	r3, [r0, #2]
    b404:	e55b1013 	ldrb	r1, [fp, #-19]
    b408:	e3a03000 	mov	r3, #0	; 0x0
    b40c:	e1a02003 	mov	r2, r3
    b410:	e1a03001 	mov	r3, r1
    b414:	e1823003 	orr	r3, r2, r3
    b418:	e5c03003 	strb	r3, [r0, #3]
    b41c:	e55b1012 	ldrb	r1, [fp, #-18]
    b420:	e3a03000 	mov	r3, #0	; 0x0
    b424:	e1a02003 	mov	r2, r3
    b428:	e1a03001 	mov	r3, r1
    b42c:	e1823003 	orr	r3, r2, r3
    b430:	e5c03004 	strb	r3, [r0, #4]
    b434:	e55b1011 	ldrb	r1, [fp, #-17]
    b438:	e3a03000 	mov	r3, #0	; 0x0
    b43c:	e1a02003 	mov	r2, r3
    b440:	e1a03001 	mov	r3, r1
    b444:	e1823003 	orr	r3, r2, r3
    b448:	e5c03005 	strb	r3, [r0, #5]
	if (jetiValues[id].varType!=JETI_VART_6B)
    b44c:	e55b2010 	ldrb	r2, [fp, #-16]
    b450:	e59f107c 	ldr	r1, [pc, #124]	; b4d4 <.text+0xb4d4>
    b454:	e3a00010 	mov	r0, #16	; 0x10
    b458:	e1a03002 	mov	r3, r2
    b45c:	e1a03103 	mov	r3, r3, lsl #2
    b460:	e0833002 	add	r3, r3, r2
    b464:	e1a03083 	mov	r3, r3, lsl #1
    b468:	e0833002 	add	r3, r3, r2
    b46c:	e1a03083 	mov	r3, r3, lsl #1
    b470:	e0833001 	add	r3, r3, r1
    b474:	e0833000 	add	r3, r3, r0
    b478:	e5d33000 	ldrb	r3, [r3]
    b47c:	e3530010 	cmp	r3, #16	; 0x10
    b480:	0a00000c 	beq	b4b8 <jetiSetValue6B+0x150>
	{
		jetiValues[id].varType=JETI_VART_6B;
    b484:	e55b2010 	ldrb	r2, [fp, #-16]
    b488:	e59f1044 	ldr	r1, [pc, #68]	; b4d4 <.text+0xb4d4>
    b48c:	e3a00010 	mov	r0, #16	; 0x10
    b490:	e1a03002 	mov	r3, r2
    b494:	e1a03103 	mov	r3, r3, lsl #2
    b498:	e0833002 	add	r3, r3, r2
    b49c:	e1a03083 	mov	r3, r3, lsl #1
    b4a0:	e0833002 	add	r3, r3, r2
    b4a4:	e1a03083 	mov	r3, r3, lsl #1
    b4a8:	e0833001 	add	r3, r3, r1
    b4ac:	e0832000 	add	r2, r3, r0
    b4b0:	e3a03010 	mov	r3, #16	; 0x10
    b4b4:	e5c23000 	strb	r3, [r2]
	}

	return JETI_NO_ERROR;
    b4b8:	e3a03000 	mov	r3, #0	; 0x0
    b4bc:	e50b3018 	str	r3, [fp, #-24]
    b4c0:	e51b3018 	ldr	r3, [fp, #-24]
}
    b4c4:	e1a00003 	mov	r0, r3
    b4c8:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b4cc:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b4d0:	e12fff1e 	bx	lr
    b4d4:	400050f8 	strmid	r5, [r0], -r8

0000b4d8 <jetiSetValue14B>:

unsigned char jetiSetValue14B(unsigned char id, int value)
{
    b4d8:	e1a0c00d 	mov	ip, sp
    b4dc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b4e0:	e24cb004 	sub	fp, ip, #4	; 0x4
    b4e4:	e24dd00c 	sub	sp, sp, #12	; 0xc
    b4e8:	e1a03000 	mov	r3, r0
    b4ec:	e50b1014 	str	r1, [fp, #-20]
    b4f0:	e54b3010 	strb	r3, [fp, #-16]
	if (id>14)
    b4f4:	e55b3010 	ldrb	r3, [fp, #-16]
    b4f8:	e353000e 	cmp	r3, #14	; 0xe
    b4fc:	9a000002 	bls	b50c <jetiSetValue14B+0x34>
		return JETI_ERROR_ID_RANGE;
    b500:	e3a03001 	mov	r3, #1	; 0x1
    b504:	e50b3018 	str	r3, [fp, #-24]
    b508:	ea00004a 	b	b638 <jetiSetValue14B+0x160>

	if ((value>=(1<<15)) || (value<=-(1<<15)))
    b50c:	e51b2014 	ldr	r2, [fp, #-20]
    b510:	e3a03c7f 	mov	r3, #32512	; 0x7f00
    b514:	e28330ff 	add	r3, r3, #255	; 0xff
    b518:	e1520003 	cmp	r2, r3
    b51c:	ca000002 	bgt	b52c <jetiSetValue14B+0x54>
    b520:	e51b3014 	ldr	r3, [fp, #-20]
    b524:	e3730902 	cmn	r3, #32768	; 0x8000
    b528:	ca000002 	bgt	b538 <jetiSetValue14B+0x60>
		return JETI_ERROR_VALUE_RANGE;
    b52c:	e3a03020 	mov	r3, #32	; 0x20
    b530:	e50b3018 	str	r3, [fp, #-24]
    b534:	ea00003f 	b	b638 <jetiSetValue14B+0x160>

	jetiValues[id].value=value;
    b538:	e55b2010 	ldrb	r2, [fp, #-16]
    b53c:	e59f1108 	ldr	r1, [pc, #264]	; b64c <.text+0xb64c>
    b540:	e3a00010 	mov	r0, #16	; 0x10
    b544:	e1a03002 	mov	r3, r2
    b548:	e1a03103 	mov	r3, r3, lsl #2
    b54c:	e0833002 	add	r3, r3, r2
    b550:	e1a03083 	mov	r3, r3, lsl #1
    b554:	e0833002 	add	r3, r3, r2
    b558:	e1a03083 	mov	r3, r3, lsl #1
    b55c:	e0833001 	add	r3, r3, r1
    b560:	e0830000 	add	r0, r3, r0
    b564:	e55b1014 	ldrb	r1, [fp, #-20]
    b568:	e3a03000 	mov	r3, #0	; 0x0
    b56c:	e1a02003 	mov	r2, r3
    b570:	e1a03001 	mov	r3, r1
    b574:	e1823003 	orr	r3, r2, r3
    b578:	e5c03002 	strb	r3, [r0, #2]
    b57c:	e55b1013 	ldrb	r1, [fp, #-19]
    b580:	e3a03000 	mov	r3, #0	; 0x0
    b584:	e1a02003 	mov	r2, r3
    b588:	e1a03001 	mov	r3, r1
    b58c:	e1823003 	orr	r3, r2, r3
    b590:	e5c03003 	strb	r3, [r0, #3]
    b594:	e55b1012 	ldrb	r1, [fp, #-18]
    b598:	e3a03000 	mov	r3, #0	; 0x0
    b59c:	e1a02003 	mov	r2, r3
    b5a0:	e1a03001 	mov	r3, r1
    b5a4:	e1823003 	orr	r3, r2, r3
    b5a8:	e5c03004 	strb	r3, [r0, #4]
    b5ac:	e55b1011 	ldrb	r1, [fp, #-17]
    b5b0:	e3a03000 	mov	r3, #0	; 0x0
    b5b4:	e1a02003 	mov	r2, r3
    b5b8:	e1a03001 	mov	r3, r1
    b5bc:	e1823003 	orr	r3, r2, r3
    b5c0:	e5c03005 	strb	r3, [r0, #5]
	if (jetiValues[id].varType!=JETI_VART_14B)
    b5c4:	e55b2010 	ldrb	r2, [fp, #-16]
    b5c8:	e59f107c 	ldr	r1, [pc, #124]	; b64c <.text+0xb64c>
    b5cc:	e3a00010 	mov	r0, #16	; 0x10
    b5d0:	e1a03002 	mov	r3, r2
    b5d4:	e1a03103 	mov	r3, r3, lsl #2
    b5d8:	e0833002 	add	r3, r3, r2
    b5dc:	e1a03083 	mov	r3, r3, lsl #1
    b5e0:	e0833002 	add	r3, r3, r2
    b5e4:	e1a03083 	mov	r3, r3, lsl #1
    b5e8:	e0833001 	add	r3, r3, r1
    b5ec:	e0833000 	add	r3, r3, r0
    b5f0:	e5d33000 	ldrb	r3, [r3]
    b5f4:	e3530021 	cmp	r3, #33	; 0x21
    b5f8:	0a00000c 	beq	b630 <jetiSetValue14B+0x158>
	{
		jetiValues[id].varType=JETI_VART_14B;
    b5fc:	e55b2010 	ldrb	r2, [fp, #-16]
    b600:	e59f1044 	ldr	r1, [pc, #68]	; b64c <.text+0xb64c>
    b604:	e3a00010 	mov	r0, #16	; 0x10
    b608:	e1a03002 	mov	r3, r2
    b60c:	e1a03103 	mov	r3, r3, lsl #2
    b610:	e0833002 	add	r3, r3, r2
    b614:	e1a03083 	mov	r3, r3, lsl #1
    b618:	e0833002 	add	r3, r3, r2
    b61c:	e1a03083 	mov	r3, r3, lsl #1
    b620:	e0833001 	add	r3, r3, r1
    b624:	e0832000 	add	r2, r3, r0
    b628:	e3a03021 	mov	r3, #33	; 0x21
    b62c:	e5c23000 	strb	r3, [r2]
	}

	return JETI_NO_ERROR;
    b630:	e3a03000 	mov	r3, #0	; 0x0
    b634:	e50b3018 	str	r3, [fp, #-24]
    b638:	e51b3018 	ldr	r3, [fp, #-24]

}
    b63c:	e1a00003 	mov	r0, r3
    b640:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b644:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b648:	e12fff1e 	bx	lr
    b64c:	400050f8 	strmid	r5, [r0], -r8

0000b650 <jetiSetValueTime>:

unsigned char jetiSetValueTime(unsigned char id, unsigned char hours, unsigned char minutes, unsigned char seconds)
{
    b650:	e1a0c00d 	mov	ip, sp
    b654:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b658:	e24cb004 	sub	fp, ip, #4	; 0x4
    b65c:	e24dd018 	sub	sp, sp, #24	; 0x18
    b660:	e1a0c003 	mov	ip, r3
    b664:	e1a03000 	mov	r3, r0
    b668:	e54b3014 	strb	r3, [fp, #-20]
    b66c:	e1a03001 	mov	r3, r1
    b670:	e54b3018 	strb	r3, [fp, #-24]
    b674:	e1a03002 	mov	r3, r2
    b678:	e54b301c 	strb	r3, [fp, #-28]
    b67c:	e1a0300c 	mov	r3, ip
    b680:	e54b3020 	strb	r3, [fp, #-32]
	unsigned int value;
	if (id>14)
    b684:	e55b3014 	ldrb	r3, [fp, #-20]
    b688:	e353000e 	cmp	r3, #14	; 0xe
    b68c:	9a000002 	bls	b69c <jetiSetValueTime+0x4c>
		return JETI_ERROR_ID_RANGE;
    b690:	e3a03001 	mov	r3, #1	; 0x1
    b694:	e50b3024 	str	r3, [fp, #-36]
    b698:	ea000058 	b	b800 <jetiSetValueTime+0x1b0>
	if (seconds>59)
    b69c:	e55b3020 	ldrb	r3, [fp, #-32]
    b6a0:	e353003b 	cmp	r3, #59	; 0x3b
    b6a4:	9a000002 	bls	b6b4 <jetiSetValueTime+0x64>
		return JETI_ERROR_SECOND;
    b6a8:	e3a03046 	mov	r3, #70	; 0x46
    b6ac:	e50b3024 	str	r3, [fp, #-36]
    b6b0:	ea000052 	b	b800 <jetiSetValueTime+0x1b0>
	if (minutes>59)
    b6b4:	e55b301c 	ldrb	r3, [fp, #-28]
    b6b8:	e353003b 	cmp	r3, #59	; 0x3b
    b6bc:	9a000002 	bls	b6cc <jetiSetValueTime+0x7c>
		return JETI_ERROR_MINUTE;
    b6c0:	e3a03045 	mov	r3, #69	; 0x45
    b6c4:	e50b3024 	str	r3, [fp, #-36]
    b6c8:	ea00004c 	b	b800 <jetiSetValueTime+0x1b0>
	if (hours>23)
    b6cc:	e55b3018 	ldrb	r3, [fp, #-24]
    b6d0:	e3530017 	cmp	r3, #23	; 0x17
    b6d4:	9a000002 	bls	b6e4 <jetiSetValueTime+0x94>
		return JETI_ERROR_HOUR;
    b6d8:	e3a03044 	mov	r3, #68	; 0x44
    b6dc:	e50b3024 	str	r3, [fp, #-36]
    b6e0:	ea000046 	b	b800 <jetiSetValueTime+0x1b0>

	value=seconds;
    b6e4:	e55b3020 	ldrb	r3, [fp, #-32]
    b6e8:	e50b3010 	str	r3, [fp, #-16]
	value|=minutes<<8;
    b6ec:	e55b301c 	ldrb	r3, [fp, #-28]
    b6f0:	e1a03403 	mov	r3, r3, lsl #8
    b6f4:	e1a02003 	mov	r2, r3
    b6f8:	e51b3010 	ldr	r3, [fp, #-16]
    b6fc:	e1833002 	orr	r3, r3, r2
    b700:	e50b3010 	str	r3, [fp, #-16]
	value|=hours<<16;
    b704:	e55b3018 	ldrb	r3, [fp, #-24]
    b708:	e1a03803 	mov	r3, r3, lsl #16
    b70c:	e1a02003 	mov	r2, r3
    b710:	e51b3010 	ldr	r3, [fp, #-16]
    b714:	e1833002 	orr	r3, r3, r2
    b718:	e50b3010 	str	r3, [fp, #-16]

	jetiValues[id].value=value;
    b71c:	e55b2014 	ldrb	r2, [fp, #-20]
    b720:	e51b0010 	ldr	r0, [fp, #-16]
    b724:	e59f10e8 	ldr	r1, [pc, #232]	; b814 <.text+0xb814>
    b728:	e3a0c010 	mov	ip, #16	; 0x10
    b72c:	e1a03002 	mov	r3, r2
    b730:	e1a03103 	mov	r3, r3, lsl #2
    b734:	e0833002 	add	r3, r3, r2
    b738:	e1a03083 	mov	r3, r3, lsl #1
    b73c:	e0833002 	add	r3, r3, r2
    b740:	e1a03083 	mov	r3, r3, lsl #1
    b744:	e0833001 	add	r3, r3, r1
    b748:	e083c00c 	add	ip, r3, ip
    b74c:	e20010ff 	and	r1, r0, #255	; 0xff
    b750:	e3a03000 	mov	r3, #0	; 0x0
    b754:	e1a02003 	mov	r2, r3
    b758:	e1a03001 	mov	r3, r1
    b75c:	e1823003 	orr	r3, r2, r3
    b760:	e5cc3002 	strb	r3, [ip, #2]
    b764:	e1a03420 	mov	r3, r0, lsr #8
    b768:	e20310ff 	and	r1, r3, #255	; 0xff
    b76c:	e3a03000 	mov	r3, #0	; 0x0
    b770:	e1a02003 	mov	r2, r3
    b774:	e1a03001 	mov	r3, r1
    b778:	e1823003 	orr	r3, r2, r3
    b77c:	e5cc3003 	strb	r3, [ip, #3]
    b780:	e1a03820 	mov	r3, r0, lsr #16
    b784:	e20310ff 	and	r1, r3, #255	; 0xff
    b788:	e3a03000 	mov	r3, #0	; 0x0
    b78c:	e1a02003 	mov	r2, r3
    b790:	e1a03001 	mov	r3, r1
    b794:	e1823003 	orr	r3, r2, r3
    b798:	e5cc3004 	strb	r3, [ip, #4]
    b79c:	e1a01c20 	mov	r1, r0, lsr #24
    b7a0:	e3a03000 	mov	r3, #0	; 0x0
    b7a4:	e1a02003 	mov	r2, r3
    b7a8:	e1a03001 	mov	r3, r1
    b7ac:	e1823003 	orr	r3, r2, r3
    b7b0:	e5cc3005 	strb	r3, [ip, #5]
	jetiSetDecimalPoint(id,0); //time
    b7b4:	e55b3014 	ldrb	r3, [fp, #-20]
    b7b8:	e1a00003 	mov	r0, r3
    b7bc:	e3a01000 	mov	r1, #0	; 0x0
    b7c0:	ebfffe04 	bl	afd8 <jetiSetDecimalPoint>
	jetiValues[id].varType=JETI_VART_DATETIME;
    b7c4:	e55b2014 	ldrb	r2, [fp, #-20]
    b7c8:	e59f1044 	ldr	r1, [pc, #68]	; b814 <.text+0xb814>
    b7cc:	e3a00010 	mov	r0, #16	; 0x10
    b7d0:	e1a03002 	mov	r3, r2
    b7d4:	e1a03103 	mov	r3, r3, lsl #2
    b7d8:	e0833002 	add	r3, r3, r2
    b7dc:	e1a03083 	mov	r3, r3, lsl #1
    b7e0:	e0833002 	add	r3, r3, r2
    b7e4:	e1a03083 	mov	r3, r3, lsl #1
    b7e8:	e0833001 	add	r3, r3, r1
    b7ec:	e0832000 	add	r2, r3, r0
    b7f0:	e3a03035 	mov	r3, #53	; 0x35
    b7f4:	e5c23000 	strb	r3, [r2]

	return JETI_NO_ERROR;
    b7f8:	e3a03000 	mov	r3, #0	; 0x0
    b7fc:	e50b3024 	str	r3, [fp, #-36]
    b800:	e51b3024 	ldr	r3, [fp, #-36]
}
    b804:	e1a00003 	mov	r0, r3
    b808:	e24bd00c 	sub	sp, fp, #12	; 0xc
    b80c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    b810:	e12fff1e 	bx	lr
    b814:	400050f8 	strmid	r5, [r0], -r8

0000b818 <jetiSetValueDate>:

unsigned char jetiSetValueDate(unsigned char id, unsigned char day, unsigned char month, unsigned short year)
{
    b818:	e1a0c00d 	mov	ip, sp
    b81c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    b820:	e24cb004 	sub	fp, ip, #4	; 0x4
    b824:	e24dd018 	sub	sp, sp, #24	; 0x18
    b828:	e1a0c003 	mov	ip, r3
    b82c:	e1a03000 	mov	r3, r0
    b830:	e54b3014 	strb	r3, [fp, #-20]
    b834:	e1a03001 	mov	r3, r1
    b838:	e54b3018 	strb	r3, [fp, #-24]
    b83c:	e1a03002 	mov	r3, r2
    b840:	e54b301c 	strb	r3, [fp, #-28]
    b844:	e14bc2b0 	strh	ip, [fp, #-32]
	unsigned int value;
	if (id>14)
    b848:	e55b3014 	ldrb	r3, [fp, #-20]
    b84c:	e353000e 	cmp	r3, #14	; 0xe
    b850:	9a000002 	bls	b860 <jetiSetValueDate+0x48>
		return JETI_ERROR_ID_RANGE;
    b854:	e3a03001 	mov	r3, #1	; 0x1
    b858:	e50b3024 	str	r3, [fp, #-36]
    b85c:	ea000064 	b	b9f4 <jetiSetValueDate+0x1dc>

	if (year>2000)
    b860:	e15b32b0 	ldrh	r3, [fp, #-32]
    b864:	e3530e7d 	cmp	r3, #2000	; 0x7d0
    b868:	9a000002 	bls	b878 <jetiSetValueDate+0x60>
		year-=2000;
    b86c:	e15b32b0 	ldrh	r3, [fp, #-32]
    b870:	e2433e7d 	sub	r3, r3, #2000	; 0x7d0
    b874:	e14b32b0 	strh	r3, [fp, #-32]
	if (year>100)
    b878:	e15b32b0 	ldrh	r3, [fp, #-32]
    b87c:	e3530064 	cmp	r3, #100	; 0x64
    b880:	9a000002 	bls	b890 <jetiSetValueDate+0x78>
		return JETI_ERROR_YEAR;
    b884:	e3a03041 	mov	r3, #65	; 0x41
    b888:	e50b3024 	str	r3, [fp, #-36]
    b88c:	ea000058 	b	b9f4 <jetiSetValueDate+0x1dc>
	if ((month<1)||(month>12))
    b890:	e55b301c 	ldrb	r3, [fp, #-28]
    b894:	e3530000 	cmp	r3, #0	; 0x0
    b898:	0a000002 	beq	b8a8 <jetiSetValueDate+0x90>
    b89c:	e55b301c 	ldrb	r3, [fp, #-28]
    b8a0:	e353000c 	cmp	r3, #12	; 0xc
    b8a4:	9a000002 	bls	b8b4 <jetiSetValueDate+0x9c>
		return JETI_ERROR_MONTH;
    b8a8:	e3a03042 	mov	r3, #66	; 0x42
    b8ac:	e50b3024 	str	r3, [fp, #-36]
    b8b0:	ea00004f 	b	b9f4 <jetiSetValueDate+0x1dc>
	if ((day<1)||(day>31))
    b8b4:	e55b3018 	ldrb	r3, [fp, #-24]
    b8b8:	e3530000 	cmp	r3, #0	; 0x0
    b8bc:	0a000002 	beq	b8cc <jetiSetValueDate+0xb4>
    b8c0:	e55b3018 	ldrb	r3, [fp, #-24]
    b8c4:	e353001f 	cmp	r3, #31	; 0x1f
    b8c8:	9a000002 	bls	b8d8 <jetiSetValueDate+0xc0>
		return JETI_ERROR_DAY;
    b8cc:	e3a03043 	mov	r3, #67	; 0x43
    b8d0:	e50b3024 	str	r3, [fp, #-36]
    b8d4:	ea000046 	b	b9f4 <jetiSetValueDate+0x1dc>

	value=year;
    b8d8:	e15b32b0 	ldrh	r3, [fp, #-32]
    b8dc:	e50b3010 	str	r3, [fp, #-16]
	value|=month<<8;
    b8e0:	e55b301c 	ldrb	r3, [fp, #-28]
    b8e4:	e1a03403 	mov	r3, r3, lsl #8
    b8e8:	e1a02003 	mov	r2, r3
    b8ec:	e51b3010 	ldr	r3, [fp, #-16]
    b8f0:	e1833002 	orr	r3, r3, r2
    b8f4:	e50b3010 	str	r3, [fp, #-16]
	value|=day<<16;
    b8f8:	e55b3018 	ldrb	r3, [fp, #-24]
    b8fc:	e1a03803 	mov	r3, r3, lsl #16
    b900:	e1a02003 	mov	r2, r3
    b904:	e51b3010 	ldr	r3, [fp, #-16]
    b908:	e1833002 	orr	r3, r3, r2
    b90c:	e50b3010 	str	r3, [fp, #-16]

	jetiValues[id].value=value;
    b910:	e55b2014 	ldrb	r2, [fp, #-20]
    b914:	e51b0010 	ldr	r0, [fp, #-16]
    b918:	e59f10e8 	ldr	r1, [pc, #232]	; ba08 <.text+0xba08>
    b91c:	e3a0c010 	mov	ip, #16	; 0x10
    b920:	e1a03002 	mov	r3, r2
    b924:	e1a03103 	mov	r3, r3, lsl #2
    b928:	e0833002 	add	r3, r3, r2
    b92c:	e1a03083 	mov	r3, r3, lsl #1
    b930:	e0833002 	add	r3, r3, r2
    b934:	e1a03083 	mov	r3, r3, lsl #1
    b938:	e0833001 	add	r3, r3, r1
    b93c:	e083c00c 	add	ip, r3, ip
    b940:	e20010ff 	and	r1, r0, #255	; 0xff
    b944:	e3a03000 	mov	r3, #0	; 0x0
    b948:	e1a02003 	mov	r2, r3
    b94c:	e1a03001 	mov	r3, r1
    b950:	e1823003 	orr	r3, r2, r3
    b954:	e5cc3002 	strb	r3, [ip, #2]
    b958:	e1a03420 	mov	r3, r0, lsr #8
    b95c:	e20310ff 	and	r1, r3, #255	; 0xff
    b960:	e3a03000 	mov	r3, #0	; 0x0
    b964:	e1a02003 	mov	r2, r3
    b968:	e1a03001 	mov	r3, r1
    b96c:	e1823003 	orr	r3, r2, r3
    b970:	e5cc3003 	strb	r3, [ip, #3]
    b974:	e1a03820 	mov	r3, r0, lsr #16
    b978:	e20310ff 	and	r1, r3, #255	; 0xff
    b97c:	e3a03000 	mov	r3, #0	; 0x0
    b980:	e1a02003 	mov	r2, r3
    b984:	e1a03001 	mov	r3, r1
    b988:	e1823003 	orr	r3, r2, r3
    b98c:	e5cc3004 	strb	r3, [ip, #4]
    b990:	e1a01c20 	mov	r1, r0, lsr #24
    b994:	e3a03000 	mov	r3, #0	; 0x0
    b998:	e1a02003 	mov	r2, r3
    b99c:	e1a03001 	mov	r3, r1
    b9a0:	e1823003 	orr	r3, r2, r3
    b9a4:	e5cc3005 	strb	r3, [ip, #5]
	jetiSetDecimalPoint(id,1); //time
    b9a8:	e55b3014 	ldrb	r3, [fp, #-20]
    b9ac:	e1a00003 	mov	r0, r3
    b9b0:	e3a01001 	mov	r1, #1	; 0x1
    b9b4:	ebfffd87 	bl	afd8 <jetiSetDecimalPoint>
	jetiValues[id].varType=JETI_VART_DATETIME;
    b9b8:	e55b2014 	ldrb	r2, [fp, #-20]
    b9bc:	e59f1044 	ldr	r1, [pc, #68]	; ba08 <.text+0xba08>
    b9c0:	e3a00010 	mov	r0, #16	; 0x10
    b9c4:	e1a03002 	mov	r3, r2
    b9c8:	e1a03103 	mov	r3, r3, lsl #2
    b9cc:	e0833002 	add	r3, r3, r2
    b9d0:	e1a03083 	mov	r3, r3, lsl #1
    b9d4:	e0833002 	add	r3, r3, r2
    b9d8:	e1a03083 	mov	r3, r3, lsl #1
    b9dc:	e0833001 	add	r3, r3, r1
    b9e0:	e0832000 	add	r2, r3, r0
    b9e4:	e3a03035 	mov	r3, #53	; 0x35
    b9e8:	e5c23000 	strb	r3, [r2]

	return JETI_NO_ERROR;
    b9ec:	e3a03000 	mov	r3, #0	; 0x0
    b9f0:	e50b3024 	str	r3, [fp, #-36]
    b9f4:	e51b3024 	ldr	r3, [fp, #-36]
}
    b9f8:	e1a00003 	mov	r0, r3
    b9fc:	e24bd00c 	sub	sp, fp, #12	; 0xc
    ba00:	e89d6800 	ldmia	sp, {fp, sp, lr}
    ba04:	e12fff1e 	bx	lr
    ba08:	400050f8 	strmid	r5, [r0], -r8

0000ba0c <jetiSetTextDisplay>:

unsigned char jetiSetTextDisplay(char * text)
{
    ba0c:	e1a0c00d 	mov	ip, sp
    ba10:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    ba14:	e24cb004 	sub	fp, ip, #4	; 0x4
    ba18:	e24dd00c 	sub	sp, sp, #12	; 0xc
    ba1c:	e50b0018 	str	r0, [fp, #-24]
	unsigned char textLength=0;
    ba20:	e3a03000 	mov	r3, #0	; 0x0
    ba24:	e54b3013 	strb	r3, [fp, #-19]
	unsigned char error=JETI_NO_ERROR;
    ba28:	e3a03000 	mov	r3, #0	; 0x0
    ba2c:	e54b3012 	strb	r3, [fp, #-18]
	unsigned char textChanged=0;
    ba30:	e3a03000 	mov	r3, #0	; 0x0
    ba34:	e54b3011 	strb	r3, [fp, #-17]
	int i;

	for (i=0;i<33;i++)
    ba38:	e3a03000 	mov	r3, #0	; 0x0
    ba3c:	e50b3010 	str	r3, [fp, #-16]
    ba40:	ea000015 	b	ba9c <jetiSetTextDisplay+0x90>
	{
		if (text[i]!=jetiDisplayText[i])
    ba44:	e51b3010 	ldr	r3, [fp, #-16]
    ba48:	e1a02003 	mov	r2, r3
    ba4c:	e51b3018 	ldr	r3, [fp, #-24]
    ba50:	e0823003 	add	r3, r2, r3
    ba54:	e5d31000 	ldrb	r1, [r3]
    ba58:	e51b2010 	ldr	r2, [fp, #-16]
    ba5c:	e59f30ec 	ldr	r3, [pc, #236]	; bb50 <.text+0xbb50>
    ba60:	e7d33002 	ldrb	r3, [r3, r2]
    ba64:	e1510003 	cmp	r1, r3
    ba68:	0a000001 	beq	ba74 <jetiSetTextDisplay+0x68>
			textChanged=1;
    ba6c:	e3a03001 	mov	r3, #1	; 0x1
    ba70:	e54b3011 	strb	r3, [fp, #-17]
		if (text[i]==0)
    ba74:	e51b3010 	ldr	r3, [fp, #-16]
    ba78:	e1a02003 	mov	r2, r3
    ba7c:	e51b3018 	ldr	r3, [fp, #-24]
    ba80:	e0823003 	add	r3, r2, r3
    ba84:	e5d33000 	ldrb	r3, [r3]
    ba88:	e3530000 	cmp	r3, #0	; 0x0
    ba8c:	0a000005 	beq	baa8 <jetiSetTextDisplay+0x9c>
    ba90:	e51b3010 	ldr	r3, [fp, #-16]
    ba94:	e2833001 	add	r3, r3, #1	; 0x1
    ba98:	e50b3010 	str	r3, [fp, #-16]
    ba9c:	e51b3010 	ldr	r3, [fp, #-16]
    baa0:	e3530020 	cmp	r3, #32	; 0x20
    baa4:	daffffe6 	ble	ba44 <jetiSetTextDisplay+0x38>
			break;
	}
	if (i==32)
    baa8:	e51b3010 	ldr	r3, [fp, #-16]
    baac:	e3530020 	cmp	r3, #32	; 0x20
    bab0:	1a000001 	bne	babc <jetiSetTextDisplay+0xb0>
		error=JETI_ERROR_STRING_TEXT;
    bab4:	e3a03016 	mov	r3, #22	; 0x16
    bab8:	e54b3012 	strb	r3, [fp, #-18]

	textLength=i;
    babc:	e51b3010 	ldr	r3, [fp, #-16]
    bac0:	e54b3013 	strb	r3, [fp, #-19]
	memcpy(&jetiDisplayText[0],text,textLength);
    bac4:	e55b1013 	ldrb	r1, [fp, #-19]
    bac8:	e59f3080 	ldr	r3, [pc, #128]	; bb50 <.text+0xbb50>
    bacc:	e51b2018 	ldr	r2, [fp, #-24]
    bad0:	e1a0c001 	mov	ip, r1
    bad4:	e1a00003 	mov	r0, r3
    bad8:	e1a01002 	mov	r1, r2
    badc:	e1a0200c 	mov	r2, ip
    bae0:	eb003333 	bl	187b4 <__memcpy_from_arm>
	if (textLength<32)
    bae4:	e55b3013 	ldrb	r3, [fp, #-19]
    bae8:	e353001f 	cmp	r3, #31	; 0x1f
    baec:	8a00000c 	bhi	bb24 <jetiSetTextDisplay+0x118>
		for (i=textLength;i<32;i++)
    baf0:	e55b3013 	ldrb	r3, [fp, #-19]
    baf4:	e50b3010 	str	r3, [fp, #-16]
    baf8:	ea000006 	b	bb18 <jetiSetTextDisplay+0x10c>
			jetiDisplayText[i]=0;
    bafc:	e51b1010 	ldr	r1, [fp, #-16]
    bb00:	e59f2048 	ldr	r2, [pc, #72]	; bb50 <.text+0xbb50>
    bb04:	e3a03000 	mov	r3, #0	; 0x0
    bb08:	e7c23001 	strb	r3, [r2, r1]
    bb0c:	e51b3010 	ldr	r3, [fp, #-16]
    bb10:	e2833001 	add	r3, r3, #1	; 0x1
    bb14:	e50b3010 	str	r3, [fp, #-16]
    bb18:	e51b3010 	ldr	r3, [fp, #-16]
    bb1c:	e353001f 	cmp	r3, #31	; 0x1f
    bb20:	dafffff5 	ble	bafc <jetiSetTextDisplay+0xf0>

	if (textChanged)
    bb24:	e55b3011 	ldrb	r3, [fp, #-17]
    bb28:	e3530000 	cmp	r3, #0	; 0x0
    bb2c:	0a000002 	beq	bb3c <jetiSetTextDisplay+0x130>
		jetiTriggerTextSync=1;
    bb30:	e59f301c 	ldr	r3, [pc, #28]	; bb54 <.text+0xbb54>
    bb34:	e3a02001 	mov	r2, #1	; 0x1
    bb38:	e5c32000 	strb	r2, [r3]
	return error;
    bb3c:	e55b3012 	ldrb	r3, [fp, #-18]
}
    bb40:	e1a00003 	mov	r0, r3
    bb44:	e24bd00c 	sub	sp, fp, #12	; 0xc
    bb48:	e89d6800 	ldmia	sp, {fp, sp, lr}
    bb4c:	e12fff1e 	bx	lr
    bb50:	400050d8 	ldrmid	r5, [r0], -r8
    bb54:	40001232 	andmi	r1, r0, r2, lsr r2

0000bb58 <jetiInitValue>:

unsigned char jetiInitValue(unsigned char id, char * description, char * unit)
{
    bb58:	e1a0c00d 	mov	ip, sp
    bb5c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    bb60:	e24cb004 	sub	fp, ip, #4	; 0x4
    bb64:	e24dd018 	sub	sp, sp, #24	; 0x18
    bb68:	e1a03000 	mov	r3, r0
    bb6c:	e50b101c 	str	r1, [fp, #-28]
    bb70:	e50b2020 	str	r2, [fp, #-32]
    bb74:	e54b3018 	strb	r3, [fp, #-24]
	unsigned char descLength=0;
    bb78:	e3a03000 	mov	r3, #0	; 0x0
    bb7c:	e54b3013 	strb	r3, [fp, #-19]
	unsigned char unitLength=0;
    bb80:	e3a03000 	mov	r3, #0	; 0x0
    bb84:	e54b3012 	strb	r3, [fp, #-18]
	unsigned char error=JETI_NO_ERROR;
    bb88:	e3a03000 	mov	r3, #0	; 0x0
    bb8c:	e54b3011 	strb	r3, [fp, #-17]

	int i;

	if (id>14)
    bb90:	e55b3018 	ldrb	r3, [fp, #-24]
    bb94:	e353000e 	cmp	r3, #14	; 0xe
    bb98:	9a000002 	bls	bba8 <jetiInitValue+0x50>
		return JETI_ERROR_ID_RANGE;
    bb9c:	e3a03001 	mov	r3, #1	; 0x1
    bba0:	e50b3024 	str	r3, [fp, #-36]
    bba4:	ea000068 	b	bd4c <jetiInitValue+0x1f4>

	for (i=0;i<11;i++)
    bba8:	e3a03000 	mov	r3, #0	; 0x0
    bbac:	e50b3010 	str	r3, [fp, #-16]
    bbb0:	ea000009 	b	bbdc <jetiInitValue+0x84>
		if (description[i]==0)
    bbb4:	e51b3010 	ldr	r3, [fp, #-16]
    bbb8:	e1a02003 	mov	r2, r3
    bbbc:	e51b301c 	ldr	r3, [fp, #-28]
    bbc0:	e0823003 	add	r3, r2, r3
    bbc4:	e5d33000 	ldrb	r3, [r3]
    bbc8:	e3530000 	cmp	r3, #0	; 0x0
    bbcc:	0a000005 	beq	bbe8 <jetiInitValue+0x90>
    bbd0:	e51b3010 	ldr	r3, [fp, #-16]
    bbd4:	e2833001 	add	r3, r3, #1	; 0x1
    bbd8:	e50b3010 	str	r3, [fp, #-16]
    bbdc:	e51b3010 	ldr	r3, [fp, #-16]
    bbe0:	e353000a 	cmp	r3, #10	; 0xa
    bbe4:	dafffff2 	ble	bbb4 <jetiInitValue+0x5c>
			break;
	if (i==10)
    bbe8:	e51b3010 	ldr	r3, [fp, #-16]
    bbec:	e353000a 	cmp	r3, #10	; 0xa
    bbf0:	1a000001 	bne	bbfc <jetiInitValue+0xa4>
		error=JETI_ERROR_STRING_DESC;
    bbf4:	e3a03014 	mov	r3, #20	; 0x14
    bbf8:	e54b3011 	strb	r3, [fp, #-17]
	descLength=i;
    bbfc:	e51b3010 	ldr	r3, [fp, #-16]
    bc00:	e54b3013 	strb	r3, [fp, #-19]

	for (i=0;i<6;i++)
    bc04:	e3a03000 	mov	r3, #0	; 0x0
    bc08:	e50b3010 	str	r3, [fp, #-16]
    bc0c:	ea000009 	b	bc38 <jetiInitValue+0xe0>
			if (unit[i]==0)
    bc10:	e51b3010 	ldr	r3, [fp, #-16]
    bc14:	e1a02003 	mov	r2, r3
    bc18:	e51b3020 	ldr	r3, [fp, #-32]
    bc1c:	e0823003 	add	r3, r2, r3
    bc20:	e5d33000 	ldrb	r3, [r3]
    bc24:	e3530000 	cmp	r3, #0	; 0x0
    bc28:	0a000005 	beq	bc44 <jetiInitValue+0xec>
    bc2c:	e51b3010 	ldr	r3, [fp, #-16]
    bc30:	e2833001 	add	r3, r3, #1	; 0x1
    bc34:	e50b3010 	str	r3, [fp, #-16]
    bc38:	e51b3010 	ldr	r3, [fp, #-16]
    bc3c:	e3530005 	cmp	r3, #5	; 0x5
    bc40:	dafffff2 	ble	bc10 <jetiInitValue+0xb8>
				break;
	if (i==5)
    bc44:	e51b3010 	ldr	r3, [fp, #-16]
    bc48:	e3530005 	cmp	r3, #5	; 0x5
    bc4c:	1a000001 	bne	bc58 <jetiInitValue+0x100>
			error=JETI_ERROR_STRING_UNIT;
    bc50:	e3a03015 	mov	r3, #21	; 0x15
    bc54:	e54b3011 	strb	r3, [fp, #-17]

	unitLength=i;
    bc58:	e51b3010 	ldr	r3, [fp, #-16]
    bc5c:	e54b3012 	strb	r3, [fp, #-18]

	jetiValues[id].active=id+1;
    bc60:	e55b2018 	ldrb	r2, [fp, #-24]
    bc64:	e55b3018 	ldrb	r3, [fp, #-24]
    bc68:	e2833001 	add	r3, r3, #1	; 0x1
    bc6c:	e20310ff 	and	r1, r3, #255	; 0xff
    bc70:	e59f00e8 	ldr	r0, [pc, #232]	; bd60 <.text+0xbd60>
    bc74:	e1a03002 	mov	r3, r2
    bc78:	e1a03103 	mov	r3, r3, lsl #2
    bc7c:	e0833002 	add	r3, r3, r2
    bc80:	e1a03083 	mov	r3, r3, lsl #1
    bc84:	e0833002 	add	r3, r3, r2
    bc88:	e1a03083 	mov	r3, r3, lsl #1
    bc8c:	e0832000 	add	r2, r3, r0
    bc90:	e1a03001 	mov	r3, r1
    bc94:	e5c23000 	strb	r3, [r2]
	memcpy(&jetiValues[id].name[0],description,descLength);
    bc98:	e55b2018 	ldrb	r2, [fp, #-24]
    bc9c:	e1a03002 	mov	r3, r2
    bca0:	e1a03103 	mov	r3, r3, lsl #2
    bca4:	e0833002 	add	r3, r3, r2
    bca8:	e1a03083 	mov	r3, r3, lsl #1
    bcac:	e0833002 	add	r3, r3, r2
    bcb0:	e1a02083 	mov	r2, r3, lsl #1
    bcb4:	e59f30a4 	ldr	r3, [pc, #164]	; bd60 <.text+0xbd60>
    bcb8:	e0823003 	add	r3, r2, r3
    bcbc:	e2832001 	add	r2, r3, #1	; 0x1
    bcc0:	e55b1013 	ldrb	r1, [fp, #-19]
    bcc4:	e51b301c 	ldr	r3, [fp, #-28]
    bcc8:	e1a0c001 	mov	ip, r1
    bccc:	e1a00002 	mov	r0, r2
    bcd0:	e1a01003 	mov	r1, r3
    bcd4:	e1a0200c 	mov	r2, ip
    bcd8:	eb0032b5 	bl	187b4 <__memcpy_from_arm>
	memcpy(&jetiValues[id].unit[0],unit,unitLength);
    bcdc:	e55b2018 	ldrb	r2, [fp, #-24]
    bce0:	e1a03002 	mov	r3, r2
    bce4:	e1a03103 	mov	r3, r3, lsl #2
    bce8:	e0833002 	add	r3, r3, r2
    bcec:	e1a03083 	mov	r3, r3, lsl #1
    bcf0:	e0833002 	add	r3, r3, r2
    bcf4:	e1a03083 	mov	r3, r3, lsl #1
    bcf8:	e2832008 	add	r2, r3, #8	; 0x8
    bcfc:	e59f305c 	ldr	r3, [pc, #92]	; bd60 <.text+0xbd60>
    bd00:	e0823003 	add	r3, r2, r3
    bd04:	e2832003 	add	r2, r3, #3	; 0x3
    bd08:	e55b1012 	ldrb	r1, [fp, #-18]
    bd0c:	e51b3020 	ldr	r3, [fp, #-32]
    bd10:	e1a0c001 	mov	ip, r1
    bd14:	e1a00002 	mov	r0, r2
    bd18:	e1a01003 	mov	r1, r3
    bd1c:	e1a0200c 	mov	r2, ip
    bd20:	eb0032a3 	bl	187b4 <__memcpy_from_arm>
	jetiSetValue6B(id,0);
    bd24:	e55b3018 	ldrb	r3, [fp, #-24]
    bd28:	e1a00003 	mov	r0, r3
    bd2c:	e3a01000 	mov	r1, #0	; 0x0
    bd30:	ebfffd8c 	bl	b368 <jetiSetValue6B>
	jetiSetDecimalPoint(id,0);
    bd34:	e55b3018 	ldrb	r3, [fp, #-24]
    bd38:	e1a00003 	mov	r0, r3
    bd3c:	e3a01000 	mov	r1, #0	; 0x0
    bd40:	ebfffca4 	bl	afd8 <jetiSetDecimalPoint>

	return error;
    bd44:	e55b3011 	ldrb	r3, [fp, #-17]
    bd48:	e50b3024 	str	r3, [fp, #-36]
    bd4c:	e51b3024 	ldr	r3, [fp, #-36]

}
    bd50:	e1a00003 	mov	r0, r3
    bd54:	e24bd00c 	sub	sp, fp, #12	; 0xc
    bd58:	e89d6800 	ldmia	sp, {fp, sp, lr}
    bd5c:	e12fff1e 	bx	lr
    bd60:	400050f8 	strmid	r5, [r0], -r8

0000bd64 <ee_erase>:
/* revision history:                                                   	*/
/* - Rev. 1.1 adds interrupt disable feature.							*/
/*                                                                     	*/
/************************************************************************/
void ee_erase(unsigned int command_ee,unsigned int result_ee[]){
    bd64:	e1a0c00d 	mov	ip, sp
    bd68:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    bd6c:	e24cb004 	sub	fp, ip, #4	; 0x4
    bd70:	e24dd02c 	sub	sp, sp, #44	; 0x2c
    bd74:	e50b0034 	str	r0, [fp, #-52]
    bd78:	e50b1038 	str	r1, [fp, #-56]
	unsigned int command_iap[5];
	unsigned int result_iap[3];
	unsigned long int enabled_interrupts;

	enabled_interrupts = VICIntEnable;  //disable all interrupts
    bd7c:	e3a03000 	mov	r3, #0	; 0x0
    bd80:	e2433eff 	sub	r3, r3, #4080	; 0xff0
    bd84:	e5933000 	ldr	r3, [r3]
    bd88:	e50b3010 	str	r3, [fp, #-16]
	VICIntEnClr        = enabled_interrupts;
    bd8c:	e3e03efe 	mvn	r3, #4064	; 0xfe0
    bd90:	e243300b 	sub	r3, r3, #11	; 0xb
    bd94:	e51b2010 	ldr	r2, [fp, #-16]
    bd98:	e5832000 	str	r2, [r3]

	command_iap[0]=50;					//prepare sectors from EE_SEC_L to EE_SEC_H for erase
    bd9c:	e3a03032 	mov	r3, #50	; 0x32
    bda0:	e50b3024 	str	r3, [fp, #-36]
	command_iap[1]=EE_SEC_L;
    bda4:	e3a0300e 	mov	r3, #14	; 0xe
    bda8:	e50b3020 	str	r3, [fp, #-32]
	command_iap[2]=EE_SEC_H;
    bdac:	e3a0300e 	mov	r3, #14	; 0xe
    bdb0:	e50b301c 	str	r3, [fp, #-28]
	iap_entry=(IAP) IAP_LOCATION;
    bdb4:	e59f20e0 	ldr	r2, [pc, #224]	; be9c <.text+0xbe9c>
    bdb8:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    bdbc:	e5823000 	str	r3, [r2]
	iap_entry(command_iap,result_iap);
    bdc0:	e59f30d4 	ldr	r3, [pc, #212]	; be9c <.text+0xbe9c>
    bdc4:	e593c000 	ldr	ip, [r3]
    bdc8:	e24b3024 	sub	r3, fp, #36	; 0x24
    bdcc:	e24b2030 	sub	r2, fp, #48	; 0x30
    bdd0:	e1a00003 	mov	r0, r3
    bdd4:	e1a01002 	mov	r1, r2
    bdd8:	e1a0e00f 	mov	lr, pc
    bddc:	e12fff1c 	bx	ip

	command_iap[0]=52;					//erase sectors from EE_SEC_L to EE_SEC_H
    bde0:	e3a03034 	mov	r3, #52	; 0x34
    bde4:	e50b3024 	str	r3, [fp, #-36]
	command_iap[1]=EE_SEC_L;
    bde8:	e3a0300e 	mov	r3, #14	; 0xe
    bdec:	e50b3020 	str	r3, [fp, #-32]
	command_iap[2]=EE_SEC_H;
    bdf0:	e3a0300e 	mov	r3, #14	; 0xe
    bdf4:	e50b301c 	str	r3, [fp, #-28]
	command_iap[3]=EE_CCLK;
    bdf8:	e3a03cea 	mov	r3, #59904	; 0xea00
    bdfc:	e2833060 	add	r3, r3, #96	; 0x60
    be00:	e50b3018 	str	r3, [fp, #-24]
	iap_entry=(IAP) IAP_LOCATION;
    be04:	e59f2090 	ldr	r2, [pc, #144]	; be9c <.text+0xbe9c>
    be08:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    be0c:	e5823000 	str	r3, [r2]
	iap_entry(command_iap,result_iap);
    be10:	e59f3084 	ldr	r3, [pc, #132]	; be9c <.text+0xbe9c>
    be14:	e593c000 	ldr	ip, [r3]
    be18:	e24b3024 	sub	r3, fp, #36	; 0x24
    be1c:	e24b2030 	sub	r2, fp, #48	; 0x30
    be20:	e1a00003 	mov	r0, r3
    be24:	e1a01002 	mov	r1, r2
    be28:	e1a0e00f 	mov	lr, pc
    be2c:	e12fff1c 	bx	ip

	command_iap[0]=53;					//blankcheck sectors from EE_SEC_L to EE_SEC_H
    be30:	e3a03035 	mov	r3, #53	; 0x35
    be34:	e50b3024 	str	r3, [fp, #-36]
	command_iap[1]=EE_SEC_L;
    be38:	e3a0300e 	mov	r3, #14	; 0xe
    be3c:	e50b3020 	str	r3, [fp, #-32]
	command_iap[2]=EE_SEC_H;
    be40:	e3a0300e 	mov	r3, #14	; 0xe
    be44:	e50b301c 	str	r3, [fp, #-28]
	iap_entry=(IAP) IAP_LOCATION;
    be48:	e59f204c 	ldr	r2, [pc, #76]	; be9c <.text+0xbe9c>
    be4c:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    be50:	e5823000 	str	r3, [r2]
	iap_entry(command_iap,result_iap);
    be54:	e59f3040 	ldr	r3, [pc, #64]	; be9c <.text+0xbe9c>
    be58:	e593c000 	ldr	ip, [r3]
    be5c:	e24b3024 	sub	r3, fp, #36	; 0x24
    be60:	e24b2030 	sub	r2, fp, #48	; 0x30
    be64:	e1a00003 	mov	r0, r3
    be68:	e1a01002 	mov	r1, r2
    be6c:	e1a0e00f 	mov	lr, pc
    be70:	e12fff1c 	bx	ip

	VICIntEnable = enabled_interrupts;  //restore interrupt enable register
    be74:	e3a03000 	mov	r3, #0	; 0x0
    be78:	e2433eff 	sub	r3, r3, #4080	; 0xff0
    be7c:	e51b2010 	ldr	r2, [fp, #-16]
    be80:	e5832000 	str	r2, [r3]

	result_ee[0]=result_iap[0];
    be84:	e51b2030 	ldr	r2, [fp, #-48]
    be88:	e51b3038 	ldr	r3, [fp, #-56]
    be8c:	e5832000 	str	r2, [r3]
	return;
}
    be90:	e24bd00c 	sub	sp, fp, #12	; 0xc
    be94:	e89d6800 	ldmia	sp, {fp, sp, lr}
    be98:	e12fff1e 	bx	lr
    be9c:	4000524c 	andmi	r5, r0, ip, asr #4

0000bea0 <ee_write>:

/************************************************************************/
/*                                                                    	*/
/* function: 															*/
/*  void ee_write(unsigned int command_ee,unsigned int result_ee[])		*/
/*                                                                     	*/
/* type: void                                                          	*/
/*                                                                     	*/
/* parameters: 															*/
/* 	command_ee   - An address of a content of ee_data type that has		*/
/*                 to be programmed into EEPROM.                       	*/
/*  result_ee[0] - Returns a response to the last IAP command used.		*/
/*                 0 - data successfully programmed in EEPROM.			*/
/*               501 - no space in EEPROM to program data.             	*/
/*                 For all other response values, see microcontroller 	*/
/*				   User Manual, IAP Commands and Status Codes Summary.	*/
/*  result_ee[1] - Not used.  	                              			*/
/*                                                                     	*/
/* version: 1.1 (01/27/2006)                                           	*/
/*                                                                     	*/
/* constants defined in LPC2k_ee.h used in this function:              	*/
/*  EE_BUFFER_SIZE 	   - IAP buffer size; must be 256 or 512 			*/
/*  NO_SPACE_IN_EEPROM - EEPROM is full and no data can be programmed	*/
/*  EE_BUFFER_MASK	   - parameter used for interfacing with IAP		*/
/*  EE_REC_SIZE   	   - ee_data structure size in bytes        		*/
/*  EE_SEC_L 	 	   - micro's Flash sector where EEPROM begins		*/
/*  EE_SEC_H 	 	   - micro's Flash sector where EEPROM ends			*/
/*  EE_CCLK		 	   - micro's system clock (cclk)                	*/
/*                                                                     	*/
/* description:															*/
/*  This function writes a single structure of ee_data type into the	*/
/*  EEPROM using an In Application	Programming (IAP) routines (see 	*/
/*  User Manual for more details). command_ee contains an address of	*/
/*  this structure. EEPROM is scanned for the last (if any) record 		*/
/*  identifier (EE_REC_ID), and a new record is added next to it.      	*/
/*  Also, this function disables all interrupts while erasing the       */
/*  EEPROM. If this is not needed, three lines of the ee_write          */
/*  subroutine can simply be commented-out without affecting the        */
/*  routine performance at all.                                         */
/*                                                                     	*/
/* revision history:                                                   	*/
/* - Rev. 1.1 fixes a bug related to verifying a content written into	*/
/*   the EEPROM. 1.0 was reporting missmatch even when there were no	*/
/*   problems at all.													*/
/*   Rev. 1.1 adds interrupt disable feature.							*/
/*                                                                     	*/
/************************************************************************/
void ee_write(unsigned int command_ee,unsigned int result_ee[]){
    bea0:	e1a0c00d 	mov	ip, sp
    bea4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    bea8:	e24cb004 	sub	fp, ip, #4	; 0x4
    beac:	e24ddf4f 	sub	sp, sp, #316	; 0x13c
    beb0:	e50b0144 	str	r0, [fp, #-324]
    beb4:	e50b1148 	str	r1, [fp, #-328]
	int location;
	unsigned int *source, *destination, i;
	unsigned char ee_buffer[EE_BUFFER_SIZE];
	unsigned int command_iap[5], result_iap[3];
	unsigned long int enabled_interrupts;

	location = ee_locate();
    beb8:	eb0000dc 	bl	c230 <ee_locate>
    bebc:	e1a03000 	mov	r3, r0
    bec0:	e50b3020 	str	r3, [fp, #-32]
	if (location == -1){
    bec4:	e51b3020 	ldr	r3, [fp, #-32]
    bec8:	e3730001 	cmn	r3, #1	; 0x1
    becc:	1a000004 	bne	bee4 <ee_write+0x44>
		result_ee[0]=NO_SPACE_IN_EEPROM;
    bed0:	e51b2148 	ldr	r2, [fp, #-328]
    bed4:	e3a03f7d 	mov	r3, #500	; 0x1f4
    bed8:	e2833001 	add	r3, r3, #1	; 0x1
    bedc:	e5823000 	str	r3, [r2]
    bee0:	ea000073 	b	c0b4 <ee_write+0x214>
	}
	else{
		for (i=0;i<EE_BUFFER_SIZE;i++) ee_buffer[i]=0xFF;
    bee4:	e3a03000 	mov	r3, #0	; 0x0
    bee8:	e50b3014 	str	r3, [fp, #-20]
    beec:	ea00000a 	b	bf1c <ee_write+0x7c>
    bef0:	e51b2014 	ldr	r2, [fp, #-20]
    bef4:	e3a034bb 	mov	r3, #-1157627904	; 0xbb000000
    bef8:	e1a03b43 	mov	r3, r3, asr #22
    befc:	e24b100c 	sub	r1, fp, #12	; 0xc
    bf00:	e0812002 	add	r2, r1, r2
    bf04:	e0822003 	add	r2, r2, r3
    bf08:	e3e03000 	mvn	r3, #0	; 0x0
    bf0c:	e5c23000 	strb	r3, [r2]
    bf10:	e51b3014 	ldr	r3, [fp, #-20]
    bf14:	e2833001 	add	r3, r3, #1	; 0x1
    bf18:	e50b3014 	str	r3, [fp, #-20]
    bf1c:	e51b3014 	ldr	r3, [fp, #-20]
    bf20:	e35300ff 	cmp	r3, #255	; 0xff
    bf24:	9afffff1 	bls	bef0 <ee_write+0x50>

		destination = (unsigned int *) ((&ee_buffer[0])+((unsigned int)location & EE_BUFFER_MASK));
    bf28:	e24b3e12 	sub	r3, fp, #288	; 0x120
    bf2c:	e50b3018 	str	r3, [fp, #-24]
		source = (unsigned int *) command_ee;
    bf30:	e51b3144 	ldr	r3, [fp, #-324]
    bf34:	e50b301c 	str	r3, [fp, #-28]
		for(i=0;i!=EE_REC_SIZE/4;i++) *(destination+i) = *(source+i);
    bf38:	e3a03000 	mov	r3, #0	; 0x0
    bf3c:	e50b3014 	str	r3, [fp, #-20]
    bf40:	ea00000e 	b	bf80 <ee_write+0xe0>
    bf44:	e51b3014 	ldr	r3, [fp, #-20]
    bf48:	e1a03103 	mov	r3, r3, lsl #2
    bf4c:	e1a02003 	mov	r2, r3
    bf50:	e51b3018 	ldr	r3, [fp, #-24]
    bf54:	e0821003 	add	r1, r2, r3
    bf58:	e51b3014 	ldr	r3, [fp, #-20]
    bf5c:	e1a03103 	mov	r3, r3, lsl #2
    bf60:	e1a02003 	mov	r2, r3
    bf64:	e51b301c 	ldr	r3, [fp, #-28]
    bf68:	e0823003 	add	r3, r2, r3
    bf6c:	e5933000 	ldr	r3, [r3]
    bf70:	e5813000 	str	r3, [r1]
    bf74:	e51b3014 	ldr	r3, [fp, #-20]
    bf78:	e2833001 	add	r3, r3, #1	; 0x1
    bf7c:	e50b3014 	str	r3, [fp, #-20]
    bf80:	e51b3014 	ldr	r3, [fp, #-20]
    bf84:	e3530040 	cmp	r3, #64	; 0x40
    bf88:	1affffed 	bne	bf44 <ee_write+0xa4>

		enabled_interrupts = VICIntEnable;  //disable all interrupts
    bf8c:	e3a03000 	mov	r3, #0	; 0x0
    bf90:	e2433eff 	sub	r3, r3, #4080	; 0xff0
    bf94:	e5933000 	ldr	r3, [r3]
    bf98:	e50b3010 	str	r3, [fp, #-16]
		VICIntEnClr        = enabled_interrupts;
    bf9c:	e3e03efe 	mvn	r3, #4064	; 0xfe0
    bfa0:	e243300b 	sub	r3, r3, #11	; 0xb
    bfa4:	e51b2010 	ldr	r2, [fp, #-16]
    bfa8:	e5832000 	str	r2, [r3]

		command_iap[0]=50;					//prepare sectors from EE_SEC_L to EE_SEC_H for erase
    bfac:	e3a03032 	mov	r3, #50	; 0x32
    bfb0:	e50b3134 	str	r3, [fp, #-308]
		command_iap[1]=EE_SEC_L;
    bfb4:	e3a0300e 	mov	r3, #14	; 0xe
    bfb8:	e50b3130 	str	r3, [fp, #-304]
		command_iap[2]=EE_SEC_H;
    bfbc:	e3a0300e 	mov	r3, #14	; 0xe
    bfc0:	e50b312c 	str	r3, [fp, #-300]
		iap_entry=(IAP) IAP_LOCATION;
    bfc4:	e59f20f4 	ldr	r2, [pc, #244]	; c0c0 <.text+0xc0c0>
    bfc8:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    bfcc:	e5823000 	str	r3, [r2]
		iap_entry(command_iap,result_iap);
    bfd0:	e59f30e8 	ldr	r3, [pc, #232]	; c0c0 <.text+0xc0c0>
    bfd4:	e593c000 	ldr	ip, [r3]
    bfd8:	e24b3f4d 	sub	r3, fp, #308	; 0x134
    bfdc:	e24b2d05 	sub	r2, fp, #320	; 0x140
    bfe0:	e1a00003 	mov	r0, r3
    bfe4:	e1a01002 	mov	r1, r2
    bfe8:	e1a0e00f 	mov	lr, pc
    bfec:	e12fff1c 	bx	ip

		command_iap[0]=51;					//copy RAM to flash/eeprom
    bff0:	e3a03033 	mov	r3, #51	; 0x33
    bff4:	e50b3134 	str	r3, [fp, #-308]
		command_iap[1]=(unsigned int) (location & EE_START_MASK);
    bff8:	e51b3020 	ldr	r3, [fp, #-32]
    bffc:	e3c330ff 	bic	r3, r3, #255	; 0xff
    c000:	e50b3130 	str	r3, [fp, #-304]
		command_iap[2]=(unsigned int) (&ee_buffer[0]);
    c004:	e24b3e12 	sub	r3, fp, #288	; 0x120
    c008:	e50b312c 	str	r3, [fp, #-300]
		command_iap[3]=EE_BUFFER_SIZE;
    c00c:	e3a03c01 	mov	r3, #256	; 0x100
    c010:	e50b3128 	str	r3, [fp, #-296]
		command_iap[4]=EE_CCLK;
    c014:	e3a03cea 	mov	r3, #59904	; 0xea00
    c018:	e2833060 	add	r3, r3, #96	; 0x60
    c01c:	e50b3124 	str	r3, [fp, #-292]
		iap_entry=(IAP) IAP_LOCATION;
    c020:	e59f2098 	ldr	r2, [pc, #152]	; c0c0 <.text+0xc0c0>
    c024:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    c028:	e5823000 	str	r3, [r2]
		iap_entry(command_iap,result_iap);
    c02c:	e59f308c 	ldr	r3, [pc, #140]	; c0c0 <.text+0xc0c0>
    c030:	e593c000 	ldr	ip, [r3]
    c034:	e24b3f4d 	sub	r3, fp, #308	; 0x134
    c038:	e24b2d05 	sub	r2, fp, #320	; 0x140
    c03c:	e1a00003 	mov	r0, r3
    c040:	e1a01002 	mov	r1, r2
    c044:	e1a0e00f 	mov	lr, pc
    c048:	e12fff1c 	bx	ip

		command_iap[0]=56;					//compare RAM and flash/eeprom
    c04c:	e3a03038 	mov	r3, #56	; 0x38
    c050:	e50b3134 	str	r3, [fp, #-308]
		command_iap[1]=(unsigned int) source;
    c054:	e51b301c 	ldr	r3, [fp, #-28]
    c058:	e50b3130 	str	r3, [fp, #-304]
		command_iap[2]=(unsigned int) location;
    c05c:	e51b3020 	ldr	r3, [fp, #-32]
    c060:	e50b312c 	str	r3, [fp, #-300]
		command_iap[3]=EE_REC_SIZE;
    c064:	e3a03c01 	mov	r3, #256	; 0x100
    c068:	e50b3128 	str	r3, [fp, #-296]
		iap_entry=(IAP) IAP_LOCATION;
    c06c:	e59f204c 	ldr	r2, [pc, #76]	; c0c0 <.text+0xc0c0>
    c070:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    c074:	e5823000 	str	r3, [r2]
		iap_entry(command_iap,result_iap);
    c078:	e59f3040 	ldr	r3, [pc, #64]	; c0c0 <.text+0xc0c0>
    c07c:	e593c000 	ldr	ip, [r3]
    c080:	e24b3f4d 	sub	r3, fp, #308	; 0x134
    c084:	e24b2d05 	sub	r2, fp, #320	; 0x140
    c088:	e1a00003 	mov	r0, r3
    c08c:	e1a01002 	mov	r1, r2
    c090:	e1a0e00f 	mov	lr, pc
    c094:	e12fff1c 	bx	ip

		VICIntEnable = enabled_interrupts;  //restore interrupt enable register
    c098:	e3a03000 	mov	r3, #0	; 0x0
    c09c:	e2433eff 	sub	r3, r3, #4080	; 0xff0
    c0a0:	e51b2010 	ldr	r2, [fp, #-16]
    c0a4:	e5832000 	str	r2, [r3]

		result_ee[0]=result_iap[0];
    c0a8:	e51b2140 	ldr	r2, [fp, #-320]
    c0ac:	e51b3148 	ldr	r3, [fp, #-328]
    c0b0:	e5832000 	str	r2, [r3]
	}
	return;
}
    c0b4:	e24bd00c 	sub	sp, fp, #12	; 0xc
    c0b8:	e89d6800 	ldmia	sp, {fp, sp, lr}
    c0bc:	e12fff1e 	bx	lr
    c0c0:	4000524c 	andmi	r5, r0, ip, asr #4

0000c0c4 <ee_read>:

/************************************************************************/
/*                                                                    	*/
/* function: 															*/
/*  void ee_read(unsigned int command_ee,unsigned int result_ee[])		*/
/*                                                                     	*/
/* type: void                                                          	*/
/*                                                                     	*/
/* parameters: 															*/
/* 	command_ee   - Not used.											*/
/*  result_ee[0] - Returns a response.									*/
/*                 0 - data successfully found in EEPROM.				*/
/*               500 - no data/records available in EEPROM.				*/
/*  result_ee[1] - an address of the last record of ee_data type		*/
/*				   in EEPROM.  	                              			*/
/*                                                                     	*/
/* version: 1.1 (01/27/2006)                                           	*/
/*                                                                     	*/
/* constants defined in LPC2k_ee.h used in this function:              	*/
/*  NO_RECORDS_AVAILABLE - EEPROM is empty/no records identifiable		*/
/*						   with a record identifier (EE_REC_ID) found	*/
/*  EE_ADR_L 	 	   - micro's Flash address from where EEPROM begins	*/
/*  EE_REC_SIZE 	   - size (in bytes) of a ee_data structure        	*/
/*                                                                     	*/
/* description:															*/
/*  This function scans an EEPROM content looking for the last record 	*/
/*  that can be identified with a record identifier (EE_REC_ID). When 	*/
/*  such data is found, its address is passed as result_ee[1].			*/
/*                                                                     	*/
/* revision history:                                                   	*/
/* - Rev. 1.0 had problems with accessing the last record in a fully	*/
/*   occupied EEPROM. Rev. 1.1 fixes this.								*/
/*                                                                     	*/
/************************************************************************/
void ee_read(unsigned int command_ee,unsigned int result_ee[]){
    c0c4:	e1a0c00d 	mov	ip, sp
    c0c8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    c0cc:	e24cb004 	sub	fp, ip, #4	; 0x4
    c0d0:	e24dd00c 	sub	sp, sp, #12	; 0xc
    c0d4:	e50b0014 	str	r0, [fp, #-20]
    c0d8:	e50b1018 	str	r1, [fp, #-24]
	int location;

	location = ee_locate();
    c0dc:	eb000053 	bl	c230 <ee_locate>
    c0e0:	e1a03000 	mov	r3, r0
    c0e4:	e50b3010 	str	r3, [fp, #-16]
	if (location == EE_ADDR_L){
    c0e8:	e51b3010 	ldr	r3, [fp, #-16]
    c0ec:	e353090e 	cmp	r3, #229376	; 0x38000
    c0f0:	1a000003 	bne	c104 <ee_read+0x40>
		result_ee[0]=NO_RECORDS_AVAILABLE;
    c0f4:	e51b2018 	ldr	r2, [fp, #-24]
    c0f8:	e3a03f7d 	mov	r3, #500	; 0x1f4
    c0fc:	e5823000 	str	r3, [r2]
    c100:	ea000010 	b	c148 <ee_read+0x84>
	}
	else{
		result_ee[0]=0;
    c104:	e51b3018 	ldr	r3, [fp, #-24]
    c108:	e3a02000 	mov	r2, #0	; 0x0
    c10c:	e5832000 	str	r2, [r3]
		if (location == -1)
    c110:	e51b3010 	ldr	r3, [fp, #-16]
    c114:	e3730001 	cmn	r3, #1	; 0x1
    c118:	1a000005 	bne	c134 <ee_read+0x70>
			result_ee[1]=(unsigned int)(EE_ADDR_H+1 - EE_REC_SIZE);
    c11c:	e51b3018 	ldr	r3, [fp, #-24]
    c120:	e2832004 	add	r2, r3, #4	; 0x4
    c124:	e3a03bff 	mov	r3, #261120	; 0x3fc00
    c128:	e2833c03 	add	r3, r3, #768	; 0x300
    c12c:	e5823000 	str	r3, [r2]
    c130:	ea000004 	b	c148 <ee_read+0x84>
		else
			result_ee[1]=(unsigned int)(location - EE_REC_SIZE);
    c134:	e51b3018 	ldr	r3, [fp, #-24]
    c138:	e2832004 	add	r2, r3, #4	; 0x4
    c13c:	e51b3010 	ldr	r3, [fp, #-16]
    c140:	e2433c01 	sub	r3, r3, #256	; 0x100
    c144:	e5823000 	str	r3, [r2]
	}
	return;
}
    c148:	e24bd00c 	sub	sp, fp, #12	; 0xc
    c14c:	e89d6800 	ldmia	sp, {fp, sp, lr}
    c150:	e12fff1e 	bx	lr

0000c154 <ee_readn>:

/************************************************************************/
/*                                                                    	*/
/* function: 															*/
/*  void ee_readn(unsigned int command_ee,unsigned int result_ee[])		*/
/*                                                                     	*/
/* type: void                                                          	*/
/*                                                                     	*/
/* parameters: 															*/
/* 	command_ee   - An index of a record in EEPROM that should be read.	*/
/*  result_ee[0] - Returns a response.									*/
/*                 0 - data successfully found in EEPROM.				*/
/*               502 - requested index of record in EEPROM is out of 	*/
/*                     EEPROM's memory.                                	*/
/*  result_ee[1] - an address of the specified record of ee_data type	*/
/*				   in EEPROM.  	                              			*/
/*                                                                     	*/
/* version: 1.0 (initial release 05/13/2005)                           	*/
/*                                                                     	*/
/* constants defined in LPC2k_ee.h used in this function:              	*/
/*  INDEX_OUT_OF_RANGE - index of a record in EEPROM specified by 		*/
/*						 command_ee is out of EEPROM's range			*/
/*  EE_ADR_L 	 	   - micro's Flash address from where EEPROM begins	*/
/*  EE_ADR_H 	 	   - micro's Flash address where EEPROM ends		*/
/*  EE_REC_SIZE 	   - size (in bytes) of a ee_data structure        	*/
/*                                                                     	*/
/* description:															*/
/*  This function returns in result_ee[1] an address of an EEPROM 		*/
/*  record index specified in command_ee. Index can not be less than 0.	*/
/*                                                                     	*/
/************************************************************************/
void ee_readn(unsigned int command_ee,unsigned int result_ee[]){
    c154:	e1a0c00d 	mov	ip, sp
    c158:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    c15c:	e24cb004 	sub	fp, ip, #4	; 0x4
    c160:	e24dd008 	sub	sp, sp, #8	; 0x8
    c164:	e50b0010 	str	r0, [fp, #-16]
    c168:	e50b1014 	str	r1, [fp, #-20]
	if(command_ee>((EE_ADDR_H+1-EE_ADDR_L)/EE_REC_SIZE)){
    c16c:	e51b3010 	ldr	r3, [fp, #-16]
    c170:	e3530080 	cmp	r3, #128	; 0x80
    c174:	9a000004 	bls	c18c <ee_readn+0x38>
		result_ee[0]=INDEX_OUT_OF_RANGE;}
    c178:	e51b2014 	ldr	r2, [fp, #-20]
    c17c:	e3a03f7d 	mov	r3, #500	; 0x1f4
    c180:	e2833002 	add	r3, r3, #2	; 0x2
    c184:	e5823000 	str	r3, [r2]
    c188:	ea000008 	b	c1b0 <ee_readn+0x5c>
	else{
		result_ee[0]=0;
    c18c:	e51b2014 	ldr	r2, [fp, #-20]
    c190:	e3a03000 	mov	r3, #0	; 0x0
    c194:	e5823000 	str	r3, [r2]
		result_ee[1]=(unsigned int)(EE_ADDR_L+EE_REC_SIZE*command_ee);
    c198:	e51b3014 	ldr	r3, [fp, #-20]
    c19c:	e2832004 	add	r2, r3, #4	; 0x4
    c1a0:	e51b3010 	ldr	r3, [fp, #-16]
    c1a4:	e1a03403 	mov	r3, r3, lsl #8
    c1a8:	e283390e 	add	r3, r3, #229376	; 0x38000
    c1ac:	e5823000 	str	r3, [r2]
	}
	return;
}
    c1b0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    c1b4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    c1b8:	e12fff1e 	bx	lr

0000c1bc <ee_count>:

/************************************************************************/
/*                                                                    	*/
/* function: 															*/
/*  void ee_count(unsigned int command_ee,unsigned int result_ee[])		*/
/*                                                                     	*/
/* type: void                                                          	*/
/*                                                                     	*/
/* parameters: 															*/
/* 	command_ee   - Not used.											*/
/*  result_ee[0] - Returns a response. Always 0.						*/
/*  result_ee[1] - number of records of ee_data type in EEPROM.			*/
/*                                                                     	*/
/* version: 1.1 (01/27/2006)                                           	*/
/*                                                                     	*/
/* constants defined in LPC2k_ee.h used in this function:              	*/
/*  EE_ADR_L 	 	   - micro's Flash address from where EEPROM begins	*/
/*  EE_REC_SIZE 	   - size (in bytes) of a ee_data structure        	*/
/*                                                                     	*/
/* description:															*/
/*  This function returns number of records of ee_data type in EEPROM.	*/
/*                                                                     	*/
/* revision history:                                                   	*/
/* - Initial release (1.0) was not supplying the right feedback in case */
/*   of counting records in a full EEPROM. Rev. 1.1 fixes this.         */
/*                                                                     	*/
/************************************************************************/
void ee_count(unsigned int command_ee,unsigned int result_ee[]){
    c1bc:	e1a0c00d 	mov	ip, sp
    c1c0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    c1c4:	e24cb004 	sub	fp, ip, #4	; 0x4
    c1c8:	e24dd00c 	sub	sp, sp, #12	; 0xc
    c1cc:	e50b0014 	str	r0, [fp, #-20]
    c1d0:	e50b1018 	str	r1, [fp, #-24]
	int location;
	result_ee[0]=0;
    c1d4:	e51b2018 	ldr	r2, [fp, #-24]
    c1d8:	e3a03000 	mov	r3, #0	; 0x0
    c1dc:	e5823000 	str	r3, [r2]
	location = ee_locate();
    c1e0:	eb000012 	bl	c230 <ee_locate>
    c1e4:	e1a03000 	mov	r3, r0
    c1e8:	e50b3010 	str	r3, [fp, #-16]
	if (location == -1) location = EE_ADDR_H+1;
    c1ec:	e51b3010 	ldr	r3, [fp, #-16]
    c1f0:	e3730001 	cmn	r3, #1	; 0x1
    c1f4:	1a000001 	bne	c200 <ee_count+0x44>
    c1f8:	e3a03701 	mov	r3, #262144	; 0x40000
    c1fc:	e50b3010 	str	r3, [fp, #-16]
	result_ee[1]=(unsigned int)((location-EE_ADDR_L)/EE_REC_SIZE);
    c200:	e51b3018 	ldr	r3, [fp, #-24]
    c204:	e2831004 	add	r1, r3, #4	; 0x4
    c208:	e51b3010 	ldr	r3, [fp, #-16]
    c20c:	e243390e 	sub	r3, r3, #229376	; 0x38000
    c210:	e28320ff 	add	r2, r3, #255	; 0xff
    c214:	e3530000 	cmp	r3, #0	; 0x0
    c218:	b1a03002 	movlt	r3, r2
    c21c:	e1a03443 	mov	r3, r3, asr #8
    c220:	e5813000 	str	r3, [r1]
	return;
}
    c224:	e24bd00c 	sub	sp, fp, #12	; 0xc
    c228:	e89d6800 	ldmia	sp, {fp, sp, lr}
    c22c:	e12fff1e 	bx	lr

0000c230 <ee_locate>:

/************************************************************************/
/*                                                                    	*/
/* function: 															*/
/*  void ee_locate()													*/
/*                                                                     	*/
/* type: int                                                          	*/
/*                                                                     	*/
/* parameters: none														*/
/*                                                                     	*/
/* version: 1.1 (01/27/2006)                                           	*/
/*                                                                     	*/
/* constants defined in LPC2k_ee.h used in this function:              	*/
/*  EE_ADR_L 	 	   - micro's Flash address from where EEPROM begins	*/
/*  EE_ADR_H 	 	   - micro's Flash address where EEPROM ends		*/
/*  EE_REC_ID 	 	   - a record indicator used to identify valid data	*/
/*  EE_REC_SIZE 	   - size (in bytes) of a ee_data structure        	*/
/*                                                                     	*/
/* description:															*/
/*  This function returns an address as of which new record can be 		*/
/*	added into Flash/EEPROM. In case of EEPROM being full, function     */
/*  returns -1. Searching is based on divide by two method that         */
/*  provides the fastest processing time.                               */
/*                                                                     	*/
/* revision history:                                                   	*/
/* - Rev. 1.1 fixes a bug related to identifying an unused byte of 		*/
/*   EEPROM in an EEPROM with size not equal to EE_REC_SIZE * 2^k (k>=0)*/
/*                                                                     	*/
/************************************************************************/
int ee_locate(void){
    c230:	e1a0c00d 	mov	ip, sp
    c234:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    c238:	e24cb004 	sub	fp, ip, #4	; 0x4
    c23c:	e24dd018 	sub	sp, sp, #24	; 0x18
	unsigned int addr_l, addr_m, addr_r, size, slice_limit;
	addr_l = EE_ADDR_L;
    c240:	e3a0390e 	mov	r3, #229376	; 0x38000
    c244:	e50b3020 	str	r3, [fp, #-32]
	if ((*((unsigned char *)addr_l))==0xFF) return(addr_l);
    c248:	e51b3020 	ldr	r3, [fp, #-32]
    c24c:	e5d33000 	ldrb	r3, [r3]
    c250:	e35300ff 	cmp	r3, #255	; 0xff
    c254:	1a000002 	bne	c264 <ee_locate+0x34>
    c258:	e51b3020 	ldr	r3, [fp, #-32]
    c25c:	e50b3024 	str	r3, [fp, #-36]
    c260:	ea00003f 	b	c364 <ee_locate+0x134>
	addr_r = EE_ADDR_H+1;
    c264:	e3a03701 	mov	r3, #262144	; 0x40000
    c268:	e50b3018 	str	r3, [fp, #-24]
	if ((*((unsigned char *)(addr_r-EE_REC_SIZE)))==EE_REC_ID) return(-1);
    c26c:	e51b3018 	ldr	r3, [fp, #-24]
    c270:	e2433c01 	sub	r3, r3, #256	; 0x100
    c274:	e5d33000 	ldrb	r3, [r3]
    c278:	e35300aa 	cmp	r3, #170	; 0xaa
    c27c:	1a000002 	bne	c28c <ee_locate+0x5c>
    c280:	e3e03000 	mvn	r3, #0	; 0x0
    c284:	e50b3024 	str	r3, [fp, #-36]
    c288:	ea000035 	b	c364 <ee_locate+0x134>
	size = addr_r - addr_l;
    c28c:	e51b2018 	ldr	r2, [fp, #-24]
    c290:	e51b3020 	ldr	r3, [fp, #-32]
    c294:	e0633002 	rsb	r3, r3, r2
    c298:	e50b3014 	str	r3, [fp, #-20]
	slice_limit = EE_REC_SIZE - 1;
    c29c:	e3a030ff 	mov	r3, #255	; 0xff
    c2a0:	e50b3010 	str	r3, [fp, #-16]
	while(size != EE_REC_SIZE){
    c2a4:	ea000029 	b	c350 <ee_locate+0x120>
		addr_m = (addr_r+addr_l)/2;
    c2a8:	e51b2018 	ldr	r2, [fp, #-24]
    c2ac:	e51b3020 	ldr	r3, [fp, #-32]
    c2b0:	e0823003 	add	r3, r2, r3
    c2b4:	e1a030a3 	mov	r3, r3, lsr #1
    c2b8:	e50b301c 	str	r3, [fp, #-28]
		if ((addr_m & slice_limit)!=0x00000000){
    c2bc:	e51b201c 	ldr	r2, [fp, #-28]
    c2c0:	e51b3010 	ldr	r3, [fp, #-16]
    c2c4:	e0023003 	and	r3, r2, r3
    c2c8:	e3530000 	cmp	r3, #0	; 0x0
    c2cc:	0a000013 	beq	c320 <ee_locate+0xf0>
			if ((*((unsigned char *)(addr_r - EE_REC_SIZE)))==0xFF) 
    c2d0:	e51b3018 	ldr	r3, [fp, #-24]
    c2d4:	e2433c01 	sub	r3, r3, #256	; 0x100
    c2d8:	e5d33000 	ldrb	r3, [r3]
    c2dc:	e35300ff 	cmp	r3, #255	; 0xff
    c2e0:	1a000003 	bne	c2f4 <ee_locate+0xc4>
				addr_r = addr_r - EE_REC_SIZE;
    c2e4:	e51b3018 	ldr	r3, [fp, #-24]
    c2e8:	e2433c01 	sub	r3, r3, #256	; 0x100
    c2ec:	e50b3018 	str	r3, [fp, #-24]
    c2f0:	ea000002 	b	c300 <ee_locate+0xd0>
			else
				addr_l = addr_l + EE_REC_SIZE;
    c2f4:	e51b3020 	ldr	r3, [fp, #-32]
    c2f8:	e2833c01 	add	r3, r3, #256	; 0x100
    c2fc:	e50b3020 	str	r3, [fp, #-32]
			addr_m = (addr_r+addr_l)/2;
    c300:	e51b2018 	ldr	r2, [fp, #-24]
    c304:	e51b3020 	ldr	r3, [fp, #-32]
    c308:	e0823003 	add	r3, r2, r3
    c30c:	e1a030a3 	mov	r3, r3, lsr #1
    c310:	e50b301c 	str	r3, [fp, #-28]
			size = size - EE_REC_SIZE;
    c314:	e51b3014 	ldr	r3, [fp, #-20]
    c318:	e2433c01 	sub	r3, r3, #256	; 0x100
    c31c:	e50b3014 	str	r3, [fp, #-20]
		}
		if ((*((unsigned char *)addr_m))==0xFF)
    c320:	e51b301c 	ldr	r3, [fp, #-28]
    c324:	e5d33000 	ldrb	r3, [r3]
    c328:	e35300ff 	cmp	r3, #255	; 0xff
    c32c:	1a000002 	bne	c33c <ee_locate+0x10c>
			addr_r = addr_m;
    c330:	e51b301c 	ldr	r3, [fp, #-28]
    c334:	e50b3018 	str	r3, [fp, #-24]
    c338:	ea000001 	b	c344 <ee_locate+0x114>
		else
			addr_l = addr_m;
    c33c:	e51b301c 	ldr	r3, [fp, #-28]
    c340:	e50b3020 	str	r3, [fp, #-32]
		size = size/2;
    c344:	e51b3014 	ldr	r3, [fp, #-20]
    c348:	e1a030a3 	mov	r3, r3, lsr #1
    c34c:	e50b3014 	str	r3, [fp, #-20]
    c350:	e51b3014 	ldr	r3, [fp, #-20]
    c354:	e3530c01 	cmp	r3, #256	; 0x100
    c358:	1affffd2 	bne	c2a8 <ee_locate+0x78>
	}
	return(addr_r);
    c35c:	e51b3018 	ldr	r3, [fp, #-24]
    c360:	e50b3024 	str	r3, [fp, #-36]
    c364:	e51b3024 	ldr	r3, [fp, #-36]
}
    c368:	e1a00003 	mov	r0, r3
    c36c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    c370:	e89d6800 	ldmia	sp, {fp, sp, lr}
    c374:	e12fff1e 	bx	lr

0000c378 <enter_isp>:

void enter_isp()
{
    c378:	e1a0c00d 	mov	ip, sp
    c37c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    c380:	e24cb004 	sub	fp, ip, #4	; 0x4
    c384:	e24dd024 	sub	sp, sp, #36	; 0x24
	unsigned int command_iap[5], result_iap[3];
	unsigned long enabled_interrupts;

	//this functions enters the ISP mode by software
	//disable PLL

	enabled_interrupts = VICIntEnable;  //disable all interrupts
    c388:	e3a03000 	mov	r3, #0	; 0x0
    c38c:	e2433eff 	sub	r3, r3, #4080	; 0xff0
    c390:	e5933000 	ldr	r3, [r3]
    c394:	e50b3010 	str	r3, [fp, #-16]
	VICIntEnClr        = enabled_interrupts;
    c398:	e3e03efe 	mvn	r3, #4064	; 0xfe0
    c39c:	e243300b 	sub	r3, r3, #11	; 0xb
    c3a0:	e51b2010 	ldr	r2, [fp, #-16]
    c3a4:	e5832000 	str	r2, [r3]


	PLLCON=0; //PLL disabled
    c3a8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    c3ac:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
    c3b0:	e2833080 	add	r3, r3, #128	; 0x80
    c3b4:	e3a02000 	mov	r2, #0	; 0x0
    c3b8:	e5832000 	str	r2, [r3]

	command_iap[0]=57;
    c3bc:	e3a03039 	mov	r3, #57	; 0x39
    c3c0:	e50b3024 	str	r3, [fp, #-36]
	iap_entry=(IAP) IAP_LOCATION;
    c3c4:	e59f2030 	ldr	r2, [pc, #48]	; c3fc <.text+0xc3fc>
    c3c8:	e3e0313a 	mvn	r3, #-2147483634	; 0x8000000e
    c3cc:	e5823000 	str	r3, [r2]
	iap_entry(command_iap,result_iap);
    c3d0:	e59f3024 	ldr	r3, [pc, #36]	; c3fc <.text+0xc3fc>
    c3d4:	e593c000 	ldr	ip, [r3]
    c3d8:	e24b3024 	sub	r3, fp, #36	; 0x24
    c3dc:	e24b2030 	sub	r2, fp, #48	; 0x30
    c3e0:	e1a00003 	mov	r0, r3
    c3e4:	e1a01002 	mov	r1, r2
    c3e8:	e1a0e00f 	mov	lr, pc
    c3ec:	e12fff1c 	bx	ip

}
    c3f0:	e24bd00c 	sub	sp, fp, #12	; 0xc
    c3f4:	e89d6800 	ldmia	sp, {fp, sp, lr}
    c3f8:	e12fff1e 	bx	lr
    c3fc:	4000524c 	andmi	r5, r0, ip, asr #4

0000c400 <lab>:

#include "lab.h"

void lab(void)
{
    c400:	e1a0c00d 	mov	ip, sp
    c404:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
    c408:	e24cb004 	sub	fp, ip, #4	; 0x4


}
    c40c:	e24bd00c 	sub	sp, fp, #12	; 0xc
    c410:	e89d6800 	ldmia	sp, {fp, sp, lr}
    c414:	e12fff1e 	bx	lr

0000c418 <memcpy>:
    c418:	b510      	push	{r4, lr}
    c41a:	1c04      	adds	r4, r0, #0
    c41c:	1c10      	adds	r0, r2, #0
    c41e:	1c22      	adds	r2, r4, #0
    c420:	e003      	b.n	c42a <memcpy+0x12>
    c422:	780b      	ldrb	r3, [r1, #0]
    c424:	3101      	adds	r1, #1
    c426:	7013      	strb	r3, [r2, #0]
    c428:	3201      	adds	r2, #1
    c42a:	3801      	subs	r0, #1
    c42c:	d2f9      	bcs.n	c422 <memcpy+0xa>
    c42e:	1c20      	adds	r0, r4, #0
    c430:	bc10      	pop	{r4}
    c432:	bc02      	pop	{r1}
    c434:	4708      	bx	r1
    c436:	46c0      	nop			(mov r8, r8)

0000c438 <sprintf>:
    c438:	b40e      	push	{r1, r2, r3}
    c43a:	b510      	push	{r4, lr}
    c43c:	b098      	sub	sp, #96
    c43e:	9000      	str	r0, [sp, #0]
    c440:	9004      	str	r0, [sp, #16]
    c442:	480c      	ldr	r0, [pc, #48]	(c474 <.text+0xc474>)
    c444:	9002      	str	r0, [sp, #8]
    c446:	9005      	str	r0, [sp, #20]
    c448:	2001      	movs	r0, #1
    c44a:	4669      	mov	r1, sp
    c44c:	4240      	negs	r0, r0
    c44e:	ab1a      	add	r3, sp, #104
    c450:	81c8      	strh	r0, [r1, #14]
    c452:	2482      	movs	r4, #130
    c454:	4808      	ldr	r0, [pc, #32]	(c478 <.text+0xc478>)
    c456:	cb04      	ldmia	r3!, {r2}
    c458:	00a4      	lsls	r4, r4, #2
    c45a:	818c      	strh	r4, [r1, #12]
    c45c:	6800      	ldr	r0, [r0, #0]
    c45e:	9317      	str	r3, [sp, #92]
    c460:	f000 f84c 	bl	c4fc <_vfprintf_r>
    c464:	9a00      	ldr	r2, [sp, #0]
    c466:	2300      	movs	r3, #0
    c468:	b018      	add	sp, #96
    c46a:	7013      	strb	r3, [r2, #0]
    c46c:	bc10      	pop	{r4}
    c46e:	bc08      	pop	{r3}
    c470:	b003      	add	sp, #12
    c472:	4718      	bx	r3
    c474:	ffff 7fff 	undefined
    c478:	0030      	lsls	r0, r6, #0
    c47a:	4000      	ands	r0, r0

0000c47c <_sprintf_r>:
    c47c:	b40c      	push	{r2, r3}
    c47e:	b530      	push	{r4, r5, lr}
    c480:	b098      	sub	sp, #96
    c482:	9100      	str	r1, [sp, #0]
    c484:	9104      	str	r1, [sp, #16]
    c486:	490c      	ldr	r1, [pc, #48]	(c4b8 <.text+0xc4b8>)
    c488:	ab1b      	add	r3, sp, #108
    c48a:	9102      	str	r1, [sp, #8]
    c48c:	9105      	str	r1, [sp, #20]
    c48e:	2101      	movs	r1, #1
    c490:	466d      	mov	r5, sp
    c492:	cb04      	ldmia	r3!, {r2}
    c494:	4249      	negs	r1, r1
    c496:	2482      	movs	r4, #130
    c498:	81e9      	strh	r1, [r5, #14]
    c49a:	00a4      	lsls	r4, r4, #2
    c49c:	4669      	mov	r1, sp
    c49e:	81ac      	strh	r4, [r5, #12]
    c4a0:	9317      	str	r3, [sp, #92]
    c4a2:	f000 f82b 	bl	c4fc <_vfprintf_r>
    c4a6:	9a00      	ldr	r2, [sp, #0]
    c4a8:	2300      	movs	r3, #0
    c4aa:	b018      	add	sp, #96
    c4ac:	7013      	strb	r3, [r2, #0]
    c4ae:	bc30      	pop	{r4, r5}
    c4b0:	bc08      	pop	{r3}
    c4b2:	b002      	add	sp, #8
    c4b4:	4718      	bx	r3
    c4b6:	0000      	lsls	r0, r0, #0
    c4b8:	ffff 7fff 	undefined

0000c4bc <strcpy>:
    c4bc:	1c02      	adds	r2, r0, #0
    c4be:	780b      	ldrb	r3, [r1, #0]
    c4c0:	3101      	adds	r1, #1
    c4c2:	7013      	strb	r3, [r2, #0]
    c4c4:	3201      	adds	r2, #1
    c4c6:	2b00      	cmp	r3, #0
    c4c8:	d1f9      	bne.n	c4be <strcpy+0x2>
    c4ca:	4770      	bx	lr

0000c4cc <strlen>:
    c4cc:	1c02      	adds	r2, r0, #0
    c4ce:	e000      	b.n	c4d2 <strlen+0x6>
    c4d0:	3001      	adds	r0, #1
    c4d2:	7803      	ldrb	r3, [r0, #0]
    c4d4:	2b00      	cmp	r3, #0
    c4d6:	d1fb      	bne.n	c4d0 <strlen+0x4>
    c4d8:	1a80      	subs	r0, r0, r2
    c4da:	4770      	bx	lr

0000c4dc <__sprint>:
    c4dc:	b510      	push	{r4, lr}
    c4de:	688b      	ldr	r3, [r1, #8]
    c4e0:	1c0c      	adds	r4, r1, #0
    c4e2:	2b00      	cmp	r3, #0
    c4e4:	d102      	bne.n	c4ec <__sprint+0x10>
    c4e6:	2000      	movs	r0, #0
    c4e8:	604b      	str	r3, [r1, #4]
    c4ea:	e004      	b.n	c4f6 <__sprint+0x1a>
    c4ec:	f002 fd34 	bl	ef58 <__sfvwrite>
    c4f0:	2300      	movs	r3, #0
    c4f2:	60a3      	str	r3, [r4, #8]
    c4f4:	6063      	str	r3, [r4, #4]
    c4f6:	bc10      	pop	{r4}
    c4f8:	bc02      	pop	{r1}
    c4fa:	4708      	bx	r1

0000c4fc <_vfprintf_r>:
    c4fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    c4fe:	4cd2      	ldr	r4, [pc, #840]	(c848 <.text+0xc848>)
    c500:	44a5      	add	sp, r4
    c502:	9005      	str	r0, [sp, #20]
    c504:	9104      	str	r1, [sp, #16]
    c506:	1c16      	adds	r6, r2, #0
    c508:	1c1d      	adds	r5, r3, #0
    c50a:	f002 fee5 	bl	f2d8 <localeconv>
    c50e:	6800      	ldr	r0, [r0, #0]
    c510:	900b      	str	r0, [sp, #44]
    c512:	9805      	ldr	r0, [sp, #20]
    c514:	2800      	cmp	r0, #0
    c516:	d004      	beq.n	c522 <_vfprintf_r+0x26>
    c518:	6b83      	ldr	r3, [r0, #56]
    c51a:	2b00      	cmp	r3, #0
    c51c:	d101      	bne.n	c522 <_vfprintf_r+0x26>
    c51e:	f002 fb3b 	bl	eb98 <__sinit>
    c522:	9904      	ldr	r1, [sp, #16]
    c524:	898b      	ldrh	r3, [r1, #12]
    c526:	071a      	lsls	r2, r3, #28
    c528:	d502      	bpl.n	c530 <_vfprintf_r+0x34>
    c52a:	690b      	ldr	r3, [r1, #16]
    c52c:	2b00      	cmp	r3, #0
    c52e:	d106      	bne.n	c53e <_vfprintf_r+0x42>
    c530:	9804      	ldr	r0, [sp, #16]
    c532:	f001 fbef 	bl	dd14 <__swsetup>
    c536:	2800      	cmp	r0, #0
    c538:	d001      	beq.n	c53e <_vfprintf_r+0x42>
    c53a:	f001 f9bd 	bl	d8b8 <.text+0xd8b8>
    c53e:	9b04      	ldr	r3, [sp, #16]
    c540:	899a      	ldrh	r2, [r3, #12]
    c542:	231a      	movs	r3, #26
    c544:	4013      	ands	r3, r2
    c546:	2b0a      	cmp	r3, #10
    c548:	d147      	bne.n	c5da <_vfprintf_r+0xde>
    c54a:	9c04      	ldr	r4, [sp, #16]
    c54c:	200e      	movs	r0, #14
    c54e:	5e23      	ldrsh	r3, [r4, r0]
    c550:	2b00      	cmp	r3, #0
    c552:	db42      	blt.n	c5da <_vfprintf_r+0xde>
    c554:	4cbd      	ldr	r4, [pc, #756]	(c84c <.text+0xc84c>)
    c556:	2302      	movs	r3, #2
    c558:	446c      	add	r4, sp
    c55a:	439a      	bics	r2, r3
    c55c:	9904      	ldr	r1, [sp, #16]
    c55e:	81a2      	strh	r2, [r4, #12]
    c560:	89cb      	ldrh	r3, [r1, #14]
    c562:	22bd      	movs	r2, #189
    c564:	81e3      	strh	r3, [r4, #14]
    c566:	00d2      	lsls	r2, r2, #3
    c568:	69cb      	ldr	r3, [r1, #28]
    c56a:	446a      	add	r2, sp
    c56c:	20be      	movs	r0, #190
    c56e:	6013      	str	r3, [r2, #0]
    c570:	00c0      	lsls	r0, r0, #3
    c572:	6a4b      	ldr	r3, [r1, #36]
    c574:	4ab6      	ldr	r2, [pc, #728]	(c850 <.text+0xc850>)
    c576:	4468      	add	r0, sp
    c578:	6003      	str	r3, [r0, #0]
    c57a:	446a      	add	r2, sp
    c57c:	ab1c      	add	r3, sp, #112
    c57e:	48b5      	ldr	r0, [pc, #724]	(c854 <.text+0xc854>)
    c580:	21bc      	movs	r1, #188
    c582:	6013      	str	r3, [r2, #0]
    c584:	6023      	str	r3, [r4, #0]
    c586:	00c9      	lsls	r1, r1, #3
    c588:	2380      	movs	r3, #128
    c58a:	4ab3      	ldr	r2, [pc, #716]	(c858 <.text+0xc858>)
    c58c:	00db      	lsls	r3, r3, #3
    c58e:	4468      	add	r0, sp
    c590:	4469      	add	r1, sp
    c592:	6003      	str	r3, [r0, #0]
    c594:	600b      	str	r3, [r1, #0]
    c596:	446a      	add	r2, sp
    c598:	2300      	movs	r3, #0
    c59a:	6013      	str	r3, [r2, #0]
    c59c:	9805      	ldr	r0, [sp, #20]
    c59e:	1c21      	adds	r1, r4, #0
    c5a0:	1c32      	adds	r2, r6, #0
    c5a2:	1c2b      	adds	r3, r5, #0
    c5a4:	f7ff ffaa 	bl	c4fc <_vfprintf_r>
    c5a8:	9008      	str	r0, [sp, #32]
    c5aa:	2800      	cmp	r0, #0
    c5ac:	db07      	blt.n	c5be <_vfprintf_r+0xc2>
    c5ae:	1c20      	adds	r0, r4, #0
    c5b0:	f002 fa92 	bl	ead8 <fflush>
    c5b4:	2800      	cmp	r0, #0
    c5b6:	d002      	beq.n	c5be <_vfprintf_r+0xc2>
    c5b8:	2301      	movs	r3, #1
    c5ba:	425b      	negs	r3, r3
    c5bc:	9308      	str	r3, [sp, #32]
    c5be:	4ba3      	ldr	r3, [pc, #652]	(c84c <.text+0xc84c>)
    c5c0:	446b      	add	r3, sp
    c5c2:	899b      	ldrh	r3, [r3, #12]
    c5c4:	065c      	lsls	r4, r3, #25
    c5c6:	d401      	bmi.n	c5cc <_vfprintf_r+0xd0>
    c5c8:	f001 f991 	bl	d8ee <.text+0xd8ee>
    c5cc:	9804      	ldr	r0, [sp, #16]
    c5ce:	8983      	ldrh	r3, [r0, #12]
    c5d0:	2240      	movs	r2, #64
    c5d2:	4313      	orrs	r3, r2
    c5d4:	8183      	strh	r3, [r0, #12]
    c5d6:	f001 f98a 	bl	d8ee <.text+0xd8ee>
    c5da:	22c5      	movs	r2, #197
    c5dc:	23d2      	movs	r3, #210
    c5de:	00d2      	lsls	r2, r2, #3
    c5e0:	00db      	lsls	r3, r3, #3
    c5e2:	24d3      	movs	r4, #211
    c5e4:	489d      	ldr	r0, [pc, #628]	(c85c <.text+0xc85c>)
    c5e6:	446a      	add	r2, sp
    c5e8:	446b      	add	r3, sp
    c5ea:	00e4      	lsls	r4, r4, #3
    c5ec:	446c      	add	r4, sp
    c5ee:	601a      	str	r2, [r3, #0]
    c5f0:	4468      	add	r0, sp
    c5f2:	2300      	movs	r3, #0
    c5f4:	6023      	str	r3, [r4, #0]
    c5f6:	6003      	str	r3, [r0, #0]
    c5f8:	4b99      	ldr	r3, [pc, #612]	(c860 <.text+0xc860>)
    c5fa:	4c9a      	ldr	r4, [pc, #616]	(c864 <.text+0xc864>)
    c5fc:	9314      	str	r3, [sp, #80]
    c5fe:	9415      	str	r4, [sp, #84]
    c600:	2400      	movs	r4, #0
    c602:	961b      	str	r6, [sp, #108]
    c604:	9411      	str	r4, [sp, #68]
    c606:	9412      	str	r4, [sp, #72]
    c608:	9207      	str	r2, [sp, #28]
    c60a:	9408      	str	r4, [sp, #32]
    c60c:	940d      	str	r4, [sp, #52]
    c60e:	e001      	b.n	c614 <_vfprintf_r+0x118>
    c610:	9407      	str	r4, [sp, #28]
    c612:	9d18      	ldr	r5, [sp, #96]
    c614:	9e1b      	ldr	r6, [sp, #108]
    c616:	e000      	b.n	c61a <_vfprintf_r+0x11e>
    c618:	3601      	adds	r6, #1
    c61a:	7833      	ldrb	r3, [r6, #0]
    c61c:	2b00      	cmp	r3, #0
    c61e:	d001      	beq.n	c624 <_vfprintf_r+0x128>
    c620:	2b25      	cmp	r3, #37
    c622:	d1f9      	bne.n	c618 <_vfprintf_r+0x11c>
    c624:	981b      	ldr	r0, [sp, #108]
    c626:	1a34      	subs	r4, r6, r0
    c628:	2c00      	cmp	r4, #0
    c62a:	d022      	beq.n	c672 <_vfprintf_r+0x176>
    c62c:	22d3      	movs	r2, #211
    c62e:	9907      	ldr	r1, [sp, #28]
    c630:	00d2      	lsls	r2, r2, #3
    c632:	446a      	add	r2, sp
    c634:	6813      	ldr	r3, [r2, #0]
    c636:	6008      	str	r0, [r1, #0]
    c638:	4888      	ldr	r0, [pc, #544]	(c85c <.text+0xc85c>)
    c63a:	191b      	adds	r3, r3, r4
    c63c:	4468      	add	r0, sp
    c63e:	6013      	str	r3, [r2, #0]
    c640:	6803      	ldr	r3, [r0, #0]
    c642:	3301      	adds	r3, #1
    c644:	604c      	str	r4, [r1, #4]
    c646:	6003      	str	r3, [r0, #0]
    c648:	2b07      	cmp	r3, #7
    c64a:	dc01      	bgt.n	c650 <_vfprintf_r+0x154>
    c64c:	3108      	adds	r1, #8
    c64e:	e00c      	b.n	c66a <_vfprintf_r+0x16e>
    c650:	21d2      	movs	r1, #210
    c652:	00c9      	lsls	r1, r1, #3
    c654:	9804      	ldr	r0, [sp, #16]
    c656:	4469      	add	r1, sp
    c658:	f7ff ff40 	bl	c4dc <__sprint>
    c65c:	2800      	cmp	r0, #0
    c65e:	d001      	beq.n	c664 <_vfprintf_r+0x168>
    c660:	f001 f926 	bl	d8b0 <.text+0xd8b0>
    c664:	21c5      	movs	r1, #197
    c666:	00c9      	lsls	r1, r1, #3
    c668:	4469      	add	r1, sp
    c66a:	9a08      	ldr	r2, [sp, #32]
    c66c:	1912      	adds	r2, r2, r4
    c66e:	9107      	str	r1, [sp, #28]
    c670:	9208      	str	r2, [sp, #32]
    c672:	7833      	ldrb	r3, [r6, #0]
    c674:	2b00      	cmp	r3, #0
    c676:	d101      	bne.n	c67c <_vfprintf_r+0x180>
    c678:	f001 f900 	bl	d87c <.text+0xd87c>
    c67c:	4b7a      	ldr	r3, [pc, #488]	(c868 <.text+0xc868>)
    c67e:	2200      	movs	r2, #0
    c680:	446b      	add	r3, sp
    c682:	3601      	adds	r6, #1
    c684:	961b      	str	r6, [sp, #108]
    c686:	701a      	strb	r2, [r3, #0]
    c688:	2301      	movs	r3, #1
    c68a:	425b      	negs	r3, r3
    c68c:	9217      	str	r2, [sp, #92]
    c68e:	9209      	str	r2, [sp, #36]
    c690:	9316      	str	r3, [sp, #88]
    c692:	e003      	b.n	c69c <_vfprintf_r+0x1a0>
    c694:	2401      	movs	r4, #1
    c696:	4264      	negs	r4, r4
    c698:	9416      	str	r4, [sp, #88]
    c69a:	1c1d      	adds	r5, r3, #0
    c69c:	981b      	ldr	r0, [sp, #108]
    c69e:	991b      	ldr	r1, [sp, #108]
    c6a0:	7800      	ldrb	r0, [r0, #0]
    c6a2:	3101      	adds	r1, #1
    c6a4:	9019      	str	r0, [sp, #100]
    c6a6:	911b      	str	r1, [sp, #108]
    c6a8:	e000      	b.n	c6ac <_vfprintf_r+0x1b0>
    c6aa:	9209      	str	r2, [sp, #36]
    c6ac:	9b19      	ldr	r3, [sp, #100]
    c6ae:	3b20      	subs	r3, #32
    c6b0:	2b58      	cmp	r3, #88
    c6b2:	d900      	bls.n	c6b6 <_vfprintf_r+0x1ba>
    c6b4:	e3e9      	b.n	ce8a <.text+0xce8a>
    c6b6:	4a6d      	ldr	r2, [pc, #436]	(c86c <.text+0xc86c>)
    c6b8:	009b      	lsls	r3, r3, #2
    c6ba:	589b      	ldr	r3, [r3, r2]
    c6bc:	469f      	mov	pc, r3
    c6be:	4a6c      	ldr	r2, [pc, #432]	(c870 <.text+0xc870>)
    c6c0:	9211      	str	r2, [sp, #68]
    c6c2:	e359      	b.n	cd78 <.text+0xcd78>
    c6c4:	4a68      	ldr	r2, [pc, #416]	(c868 <.text+0xc868>)
    c6c6:	446a      	add	r2, sp
    c6c8:	7813      	ldrb	r3, [r2, #0]
    c6ca:	2b00      	cmp	r3, #0
    c6cc:	d1e6      	bne.n	c69c <_vfprintf_r+0x1a0>
    c6ce:	2320      	movs	r3, #32
    c6d0:	7013      	strb	r3, [r2, #0]
    c6d2:	e7e3      	b.n	c69c <_vfprintf_r+0x1a0>
    c6d4:	2301      	movs	r3, #1
    c6d6:	e03a      	b.n	c74e <_vfprintf_r+0x252>
    c6d8:	1d2b      	adds	r3, r5, #4
    c6da:	682d      	ldr	r5, [r5, #0]
    c6dc:	9509      	str	r5, [sp, #36]
    c6de:	2d00      	cmp	r5, #0
    c6e0:	da1a      	bge.n	c718 <_vfprintf_r+0x21c>
    c6e2:	4268      	negs	r0, r5
    c6e4:	9009      	str	r0, [sp, #36]
    c6e6:	1c1d      	adds	r5, r3, #0
    c6e8:	9917      	ldr	r1, [sp, #92]
    c6ea:	2304      	movs	r3, #4
    c6ec:	4319      	orrs	r1, r3
    c6ee:	9117      	str	r1, [sp, #92]
    c6f0:	e7d4      	b.n	c69c <_vfprintf_r+0x1a0>
    c6f2:	4b5d      	ldr	r3, [pc, #372]	(c868 <.text+0xc868>)
    c6f4:	222b      	movs	r2, #43
    c6f6:	446b      	add	r3, sp
    c6f8:	701a      	strb	r2, [r3, #0]
    c6fa:	e7cf      	b.n	c69c <_vfprintf_r+0x1a0>
    c6fc:	9a1b      	ldr	r2, [sp, #108]
    c6fe:	7813      	ldrb	r3, [r2, #0]
    c700:	3201      	adds	r2, #1
    c702:	921b      	str	r2, [sp, #108]
    c704:	2b2a      	cmp	r3, #42
    c706:	d002      	beq.n	c70e <_vfprintf_r+0x212>
    c708:	2200      	movs	r2, #0
    c70a:	9319      	str	r3, [sp, #100]
    c70c:	e013      	b.n	c736 <_vfprintf_r+0x23a>
    c70e:	1d2b      	adds	r3, r5, #4
    c710:	682d      	ldr	r5, [r5, #0]
    c712:	9516      	str	r5, [sp, #88]
    c714:	2d00      	cmp	r5, #0
    c716:	dbbd      	blt.n	c694 <_vfprintf_r+0x198>
    c718:	1c1d      	adds	r5, r3, #0
    c71a:	e7bf      	b.n	c69c <_vfprintf_r+0x1a0>
    c71c:	0093      	lsls	r3, r2, #2
    c71e:	981b      	ldr	r0, [sp, #108]
    c720:	189b      	adds	r3, r3, r2
    c722:	9c19      	ldr	r4, [sp, #100]
    c724:	991b      	ldr	r1, [sp, #108]
    c726:	7800      	ldrb	r0, [r0, #0]
    c728:	005b      	lsls	r3, r3, #1
    c72a:	191b      	adds	r3, r3, r4
    c72c:	3101      	adds	r1, #1
    c72e:	1c1a      	adds	r2, r3, #0
    c730:	9019      	str	r0, [sp, #100]
    c732:	911b      	str	r1, [sp, #108]
    c734:	3a30      	subs	r2, #48
    c736:	9b19      	ldr	r3, [sp, #100]
    c738:	3b30      	subs	r3, #48
    c73a:	2b09      	cmp	r3, #9
    c73c:	d9ee      	bls.n	c71c <_vfprintf_r+0x220>
    c73e:	2a00      	cmp	r2, #0
    c740:	9216      	str	r2, [sp, #88]
    c742:	dab3      	bge.n	c6ac <_vfprintf_r+0x1b0>
    c744:	2201      	movs	r2, #1
    c746:	4252      	negs	r2, r2
    c748:	9216      	str	r2, [sp, #88]
    c74a:	e7af      	b.n	c6ac <_vfprintf_r+0x1b0>
    c74c:	2380      	movs	r3, #128
    c74e:	9c17      	ldr	r4, [sp, #92]
    c750:	431c      	orrs	r4, r3
    c752:	9417      	str	r4, [sp, #92]
    c754:	e7a2      	b.n	c69c <_vfprintf_r+0x1a0>
    c756:	2200      	movs	r2, #0
    c758:	0093      	lsls	r3, r2, #2
    c75a:	189b      	adds	r3, r3, r2
    c75c:	9819      	ldr	r0, [sp, #100]
    c75e:	005b      	lsls	r3, r3, #1
    c760:	181b      	adds	r3, r3, r0
    c762:	991b      	ldr	r1, [sp, #108]
    c764:	1c1a      	adds	r2, r3, #0
    c766:	9b1b      	ldr	r3, [sp, #108]
    c768:	7809      	ldrb	r1, [r1, #0]
    c76a:	3301      	adds	r3, #1
    c76c:	931b      	str	r3, [sp, #108]
    c76e:	1c0b      	adds	r3, r1, #0
    c770:	3b30      	subs	r3, #48
    c772:	3a30      	subs	r2, #48
    c774:	9119      	str	r1, [sp, #100]
    c776:	2b09      	cmp	r3, #9
    c778:	d897      	bhi.n	c6aa <_vfprintf_r+0x1ae>
    c77a:	e7ed      	b.n	c758 <_vfprintf_r+0x25c>
    c77c:	2308      	movs	r3, #8
    c77e:	e7e6      	b.n	c74e <_vfprintf_r+0x252>
    c780:	2340      	movs	r3, #64
    c782:	e00d      	b.n	c7a0 <_vfprintf_r+0x2a4>
    c784:	991b      	ldr	r1, [sp, #108]
    c786:	780b      	ldrb	r3, [r1, #0]
    c788:	2b6c      	cmp	r3, #108
    c78a:	d106      	bne.n	c79a <_vfprintf_r+0x29e>
    c78c:	9a17      	ldr	r2, [sp, #92]
    c78e:	2310      	movs	r3, #16
    c790:	3101      	adds	r1, #1
    c792:	431a      	orrs	r2, r3
    c794:	911b      	str	r1, [sp, #108]
    c796:	9217      	str	r2, [sp, #92]
    c798:	e780      	b.n	c69c <_vfprintf_r+0x1a0>
    c79a:	2310      	movs	r3, #16
    c79c:	e7d7      	b.n	c74e <_vfprintf_r+0x252>
    c79e:	2310      	movs	r3, #16
    c7a0:	9817      	ldr	r0, [sp, #92]
    c7a2:	4318      	orrs	r0, r3
    c7a4:	9017      	str	r0, [sp, #92]
    c7a6:	e779      	b.n	c69c <_vfprintf_r+0x1a0>
    c7a8:	9919      	ldr	r1, [sp, #100]
    c7aa:	2943      	cmp	r1, #67
    c7ac:	d002      	beq.n	c7b4 <_vfprintf_r+0x2b8>
    c7ae:	9a17      	ldr	r2, [sp, #92]
    c7b0:	06d2      	lsls	r2, r2, #27
    c7b2:	d517      	bpl.n	c7e4 <_vfprintf_r+0x2e8>
    c7b4:	4c2f      	ldr	r4, [pc, #188]	(c874 <.text+0xc874>)
    c7b6:	446c      	add	r4, sp
    c7b8:	2100      	movs	r1, #0
    c7ba:	2208      	movs	r2, #8
    c7bc:	1c20      	adds	r0, r4, #0
    c7be:	f003 f879 	bl	f8b4 <memset>
    c7c2:	218e      	movs	r1, #142
    c7c4:	00c9      	lsls	r1, r1, #3
    c7c6:	682a      	ldr	r2, [r5, #0]
    c7c8:	9805      	ldr	r0, [sp, #20]
    c7ca:	4469      	add	r1, sp
    c7cc:	1c23      	adds	r3, r4, #0
    c7ce:	f001 f8b5 	bl	d93c <_wcrtomb_r>
    c7d2:	1c06      	adds	r6, r0, #0
    c7d4:	1c43      	adds	r3, r0, #1
    c7d6:	d101      	bne.n	c7dc <_vfprintf_r+0x2e0>
    c7d8:	f001 f84a 	bl	d870 <.text+0xd870>
    c7dc:	3504      	adds	r5, #4
    c7de:	9518      	str	r5, [sp, #96]
    c7e0:	f001 f876 	bl	d8d0 <.text+0xd8d0>
    c7e4:	238e      	movs	r3, #142
    c7e6:	682a      	ldr	r2, [r5, #0]
    c7e8:	00db      	lsls	r3, r3, #3
    c7ea:	1d29      	adds	r1, r5, #4
    c7ec:	446b      	add	r3, sp
    c7ee:	2601      	movs	r6, #1
    c7f0:	9118      	str	r1, [sp, #96]
    c7f2:	701a      	strb	r2, [r3, #0]
    c7f4:	f001 f86c 	bl	d8d0 <.text+0xd8d0>
    c7f8:	9a17      	ldr	r2, [sp, #92]
    c7fa:	2310      	movs	r3, #16
    c7fc:	431a      	orrs	r2, r3
    c7fe:	9217      	str	r2, [sp, #92]
    c800:	9b17      	ldr	r3, [sp, #92]
    c802:	06db      	lsls	r3, r3, #27
    c804:	d503      	bpl.n	c80e <_vfprintf_r+0x312>
    c806:	1d2c      	adds	r4, r5, #4
    c808:	9418      	str	r4, [sp, #96]
    c80a:	682c      	ldr	r4, [r5, #0]
    c80c:	e00a      	b.n	c824 <_vfprintf_r+0x328>
    c80e:	9917      	ldr	r1, [sp, #92]
    c810:	1d2b      	adds	r3, r5, #4
    c812:	6828      	ldr	r0, [r5, #0]
    c814:	0649      	lsls	r1, r1, #25
    c816:	d503      	bpl.n	c820 <_vfprintf_r+0x324>
    c818:	9318      	str	r3, [sp, #96]
    c81a:	0403      	lsls	r3, r0, #16
    c81c:	141c      	asrs	r4, r3, #16
    c81e:	e001      	b.n	c824 <_vfprintf_r+0x328>
    c820:	9318      	str	r3, [sp, #96]
    c822:	1c04      	adds	r4, r0, #0
    c824:	2c00      	cmp	r4, #0
    c826:	da04      	bge.n	c832 <_vfprintf_r+0x336>
    c828:	4b0f      	ldr	r3, [pc, #60]	(c868 <.text+0xc868>)
    c82a:	222d      	movs	r2, #45
    c82c:	446b      	add	r3, sp
    c82e:	701a      	strb	r2, [r3, #0]
    c830:	4264      	negs	r4, r4
    c832:	2101      	movs	r1, #1
    c834:	e2c0      	b.n	cdb8 <.text+0xcdb8>
    c836:	9a19      	ldr	r2, [sp, #100]
    c838:	9b16      	ldr	r3, [sp, #88]
    c83a:	921a      	str	r2, [sp, #104]
    c83c:	3301      	adds	r3, #1
    c83e:	d11b      	bne.n	c878 <.text+0xc878>
    c840:	2406      	movs	r4, #6
    c842:	9416      	str	r4, [sp, #88]
    c844:	e022      	b.n	c88c <.text+0xc88c>
    c846:	0000      	lsls	r0, r0, #0
    c848:	f938 ffff 	ldrsh.w	pc, [r8, #255]!
    c84c:	05cc      	lsls	r4, r1, #23
    c84e:	0000      	lsls	r0, r0, #0
    c850:	05dc      	lsls	r4, r3, #23
    c852:	0000      	lsls	r0, r0, #0
    c854:	05d4      	lsls	r4, r2, #23
    c856:	0000      	lsls	r0, r0, #0
    c858:	05e4      	lsls	r4, r4, #23
    c85a:	0000      	lsls	r0, r0, #0
    c85c:	0694      	lsls	r4, r2, #26
	...
    c866:	0000      	lsls	r0, r0, #0
    c868:	06c7      	lsls	r7, r0, #27
    c86a:	0000      	lsls	r0, r0, #0
    c86c:	8ab8      	ldrh	r0, [r7, #20]
    c86e:	0001      	lsls	r1, r0, #0
    c870:	92bc      	str	r2, [sp, #752]
    c872:	0001      	lsls	r1, r0, #0
    c874:	06a4      	lsls	r4, r4, #26
    c876:	0000      	lsls	r0, r0, #0
    c878:	9819      	ldr	r0, [sp, #100]
    c87a:	2867      	cmp	r0, #103
    c87c:	d001      	beq.n	c882 <.text+0xc882>
    c87e:	2847      	cmp	r0, #71
    c880:	d104      	bne.n	c88c <.text+0xc88c>
    c882:	9916      	ldr	r1, [sp, #88]
    c884:	2900      	cmp	r1, #0
    c886:	d101      	bne.n	c88c <.text+0xc88c>
    c888:	2201      	movs	r2, #1
    c88a:	9216      	str	r2, [sp, #88]
    c88c:	9c17      	ldr	r4, [sp, #92]
    c88e:	1c2b      	adds	r3, r5, #0
    c890:	3308      	adds	r3, #8
    c892:	0724      	lsls	r4, r4, #28
    c894:	d505      	bpl.n	c8a2 <.text+0xc8a2>
    c896:	6828      	ldr	r0, [r5, #0]
    c898:	6869      	ldr	r1, [r5, #4]
    c89a:	9318      	str	r3, [sp, #96]
    c89c:	9014      	str	r0, [sp, #80]
    c89e:	9115      	str	r1, [sp, #84]
    c8a0:	e004      	b.n	c8ac <.text+0xc8ac>
    c8a2:	6829      	ldr	r1, [r5, #0]
    c8a4:	686a      	ldr	r2, [r5, #4]
    c8a6:	9114      	str	r1, [sp, #80]
    c8a8:	9215      	str	r2, [sp, #84]
    c8aa:	9318      	str	r3, [sp, #96]
    c8ac:	9814      	ldr	r0, [sp, #80]
    c8ae:	9915      	ldr	r1, [sp, #84]
    c8b0:	f003 fdaa 	bl	10408 <isinf>
    c8b4:	2800      	cmp	r0, #0
    c8b6:	d017      	beq.n	c8e8 <.text+0xc8e8>
    c8b8:	9814      	ldr	r0, [sp, #80]
    c8ba:	9915      	ldr	r1, [sp, #84]
    c8bc:	4bc3      	ldr	r3, [pc, #780]	(cbcc <.text+0xcbcc>)
    c8be:	4ac2      	ldr	r2, [pc, #776]	(cbc8 <.text+0xcbc8>)
    c8c0:	f00b ffb4 	bl	1882c <____ltdf2_from_thumb>
    c8c4:	2800      	cmp	r0, #0
    c8c6:	da03      	bge.n	c8d0 <.text+0xc8d0>
    c8c8:	4bc1      	ldr	r3, [pc, #772]	(cbd0 <.text+0xcbd0>)
    c8ca:	222d      	movs	r2, #45
    c8cc:	446b      	add	r3, sp
    c8ce:	701a      	strb	r2, [r3, #0]
    c8d0:	9b19      	ldr	r3, [sp, #100]
    c8d2:	3b45      	subs	r3, #69
    c8d4:	2b02      	cmp	r3, #2
    c8d6:	d904      	bls.n	c8e2 <.text+0xc8e2>
    c8d8:	4fbe      	ldr	r7, [pc, #760]	(cbd4 <.text+0xcbd4>)
    c8da:	2200      	movs	r2, #0
    c8dc:	2603      	movs	r6, #3
    c8de:	920f      	str	r2, [sp, #60]
    c8e0:	e2ec      	b.n	cebc <.text+0xcebc>
    c8e2:	4fbd      	ldr	r7, [pc, #756]	(cbd8 <.text+0xcbd8>)
    c8e4:	2603      	movs	r6, #3
    c8e6:	e2e4      	b.n	ceb2 <.text+0xceb2>
    c8e8:	9814      	ldr	r0, [sp, #80]
    c8ea:	9915      	ldr	r1, [sp, #84]
    c8ec:	f003 fda2 	bl	10434 <isnan>
    c8f0:	2800      	cmp	r0, #0
    c8f2:	d009      	beq.n	c908 <.text+0xc908>
    c8f4:	9b19      	ldr	r3, [sp, #100]
    c8f6:	3b45      	subs	r3, #69
    c8f8:	2b02      	cmp	r3, #2
    c8fa:	d802      	bhi.n	c902 <.text+0xc902>
    c8fc:	4fb7      	ldr	r7, [pc, #732]	(cbdc <.text+0xcbdc>)
    c8fe:	2603      	movs	r6, #3
    c900:	e2da      	b.n	ceb8 <.text+0xceb8>
    c902:	4fb7      	ldr	r7, [pc, #732]	(cbe0 <.text+0xcbe0>)
    c904:	2603      	movs	r6, #3
    c906:	e21b      	b.n	cd40 <.text+0xcd40>
    c908:	9917      	ldr	r1, [sp, #92]
    c90a:	2380      	movs	r3, #128
    c90c:	005b      	lsls	r3, r3, #1
    c90e:	9a19      	ldr	r2, [sp, #100]
    c910:	4319      	orrs	r1, r3
    c912:	9117      	str	r1, [sp, #92]
    c914:	2a66      	cmp	r2, #102
    c916:	d103      	bne.n	c920 <.text+0xc920>
    c918:	9b16      	ldr	r3, [sp, #88]
    c91a:	2603      	movs	r6, #3
    c91c:	930a      	str	r3, [sp, #40]
    c91e:	e00b      	b.n	c938 <.text+0xc938>
    c920:	9c19      	ldr	r4, [sp, #100]
    c922:	2c65      	cmp	r4, #101
    c924:	d004      	beq.n	c930 <.text+0xc930>
    c926:	2c45      	cmp	r4, #69
    c928:	d002      	beq.n	c930 <.text+0xc930>
    c92a:	9816      	ldr	r0, [sp, #88]
    c92c:	900a      	str	r0, [sp, #40]
    c92e:	e002      	b.n	c936 <.text+0xc936>
    c930:	9916      	ldr	r1, [sp, #88]
    c932:	3101      	adds	r1, #1
    c934:	910a      	str	r1, [sp, #40]
    c936:	2602      	movs	r6, #2
    c938:	9b14      	ldr	r3, [sp, #80]
    c93a:	9c15      	ldr	r4, [sp, #84]
    c93c:	2b00      	cmp	r3, #0
    c93e:	db03      	blt.n	c948 <.text+0xc948>
    c940:	1c25      	adds	r5, r4, #0
    c942:	2200      	movs	r2, #0
    c944:	1c1c      	adds	r4, r3, #0
    c946:	e006      	b.n	c956 <.text+0xc956>
    c948:	9b15      	ldr	r3, [sp, #84]
    c94a:	9814      	ldr	r0, [sp, #80]
    c94c:	2180      	movs	r1, #128
    c94e:	0609      	lsls	r1, r1, #24
    c950:	1844      	adds	r4, r0, r1
    c952:	1c1d      	adds	r5, r3, #0
    c954:	222d      	movs	r2, #45
    c956:	9b0a      	ldr	r3, [sp, #40]
    c958:	9300      	str	r3, [sp, #0]
    c95a:	4ba2      	ldr	r3, [pc, #648]	(cbe4 <.text+0xcbe4>)
    c95c:	446b      	add	r3, sp
    c95e:	9301      	str	r3, [sp, #4]
    c960:	4ba1      	ldr	r3, [pc, #644]	(cbe8 <.text+0xcbe8>)
    c962:	446b      	add	r3, sp
    c964:	9302      	str	r3, [sp, #8]
    c966:	23d8      	movs	r3, #216
    c968:	00db      	lsls	r3, r3, #3
    c96a:	446b      	add	r3, sp
    c96c:	920c      	str	r2, [sp, #48]
    c96e:	9303      	str	r3, [sp, #12]
    c970:	9805      	ldr	r0, [sp, #20]
    c972:	1c21      	adds	r1, r4, #0
    c974:	1c2a      	adds	r2, r5, #0
    c976:	1c33      	adds	r3, r6, #0
    c978:	f001 fab0 	bl	dedc <_dtoa_r>
    c97c:	1c07      	adds	r7, r0, #0
    c97e:	9819      	ldr	r0, [sp, #100]
    c980:	2867      	cmp	r0, #103
    c982:	d001      	beq.n	c988 <.text+0xc988>
    c984:	2847      	cmp	r0, #71
    c986:	d102      	bne.n	c98e <.text+0xc98e>
    c988:	9917      	ldr	r1, [sp, #92]
    c98a:	07c9      	lsls	r1, r1, #31
    c98c:	d533      	bpl.n	c9f6 <.text+0xc9f6>
    c98e:	9a0a      	ldr	r2, [sp, #40]
    c990:	9b19      	ldr	r3, [sp, #100]
    c992:	18be      	adds	r6, r7, r2
    c994:	2b66      	cmp	r3, #102
    c996:	d114      	bne.n	c9c2 <.text+0xc9c2>
    c998:	783b      	ldrb	r3, [r7, #0]
    c99a:	2b30      	cmp	r3, #48
    c99c:	d10d      	bne.n	c9ba <.text+0xc9ba>
    c99e:	1c20      	adds	r0, r4, #0
    c9a0:	1c29      	adds	r1, r5, #0
    c9a2:	4b8a      	ldr	r3, [pc, #552]	(cbcc <.text+0xcbcc>)
    c9a4:	4a88      	ldr	r2, [pc, #544]	(cbc8 <.text+0xcbc8>)
    c9a6:	f00b ff45 	bl	18834 <____nedf2_from_thumb>
    c9aa:	2800      	cmp	r0, #0
    c9ac:	d005      	beq.n	c9ba <.text+0xc9ba>
    c9ae:	980a      	ldr	r0, [sp, #40]
    c9b0:	498c      	ldr	r1, [pc, #560]	(cbe4 <.text+0xcbe4>)
    c9b2:	2301      	movs	r3, #1
    c9b4:	1a1b      	subs	r3, r3, r0
    c9b6:	4469      	add	r1, sp
    c9b8:	600b      	str	r3, [r1, #0]
    c9ba:	4a8a      	ldr	r2, [pc, #552]	(cbe4 <.text+0xcbe4>)
    c9bc:	446a      	add	r2, sp
    c9be:	6813      	ldr	r3, [r2, #0]
    c9c0:	18f6      	adds	r6, r6, r3
    c9c2:	1c20      	adds	r0, r4, #0
    c9c4:	1c29      	adds	r1, r5, #0
    c9c6:	4b81      	ldr	r3, [pc, #516]	(cbcc <.text+0xcbcc>)
    c9c8:	4a7f      	ldr	r2, [pc, #508]	(cbc8 <.text+0xcbc8>)
    c9ca:	f00b ff37 	bl	1883c <____eqdf2_from_thumb>
    c9ce:	2800      	cmp	r0, #0
    c9d0:	d10b      	bne.n	c9ea <.text+0xc9ea>
    c9d2:	23d8      	movs	r3, #216
    c9d4:	00db      	lsls	r3, r3, #3
    c9d6:	446b      	add	r3, sp
    c9d8:	601e      	str	r6, [r3, #0]
    c9da:	e006      	b.n	c9ea <.text+0xc9ea>
    c9dc:	24d8      	movs	r4, #216
    c9de:	2330      	movs	r3, #48
    c9e0:	00e4      	lsls	r4, r4, #3
    c9e2:	7013      	strb	r3, [r2, #0]
    c9e4:	446c      	add	r4, sp
    c9e6:	1c53      	adds	r3, r2, #1
    c9e8:	6023      	str	r3, [r4, #0]
    c9ea:	20d8      	movs	r0, #216
    c9ec:	00c0      	lsls	r0, r0, #3
    c9ee:	4468      	add	r0, sp
    c9f0:	6802      	ldr	r2, [r0, #0]
    c9f2:	42b2      	cmp	r2, r6
    c9f4:	d3f2      	bcc.n	c9dc <.text+0xc9dc>
    c9f6:	21d8      	movs	r1, #216
    c9f8:	00c9      	lsls	r1, r1, #3
    c9fa:	4469      	add	r1, sp
    c9fc:	680b      	ldr	r3, [r1, #0]
    c9fe:	9a19      	ldr	r2, [sp, #100]
    ca00:	1bdb      	subs	r3, r3, r7
    ca02:	9313      	str	r3, [sp, #76]
    ca04:	2a67      	cmp	r2, #103
    ca06:	d001      	beq.n	ca0c <.text+0xca0c>
    ca08:	2a47      	cmp	r2, #71
    ca0a:	d112      	bne.n	ca32 <.text+0xca32>
    ca0c:	4c75      	ldr	r4, [pc, #468]	(cbe4 <.text+0xcbe4>)
    ca0e:	446c      	add	r4, sp
    ca10:	6823      	ldr	r3, [r4, #0]
    ca12:	1d18      	adds	r0, r3, #4
    ca14:	dd05      	ble.n	ca22 <.text+0xca22>
    ca16:	9916      	ldr	r1, [sp, #88]
    ca18:	428b      	cmp	r3, r1
    ca1a:	dc02      	bgt.n	ca22 <.text+0xca22>
    ca1c:	2267      	movs	r2, #103
    ca1e:	921a      	str	r2, [sp, #104]
    ca20:	e074      	b.n	cb0c <.text+0xcb0c>
    ca22:	9b19      	ldr	r3, [sp, #100]
    ca24:	2b67      	cmp	r3, #103
    ca26:	d001      	beq.n	ca2c <.text+0xca2c>
    ca28:	f000 ff4a 	bl	d8c0 <.text+0xd8c0>
    ca2c:	2465      	movs	r4, #101
    ca2e:	941a      	str	r4, [sp, #104]
    ca30:	e003      	b.n	ca3a <.text+0xca3a>
    ca32:	9819      	ldr	r0, [sp, #100]
    ca34:	2865      	cmp	r0, #101
    ca36:	dc4a      	bgt.n	cace <.text+0xcace>
    ca38:	901a      	str	r0, [sp, #104]
    ca3a:	496a      	ldr	r1, [pc, #424]	(cbe4 <.text+0xcbe4>)
    ca3c:	4469      	add	r1, sp
    ca3e:	680b      	ldr	r3, [r1, #0]
    ca40:	4a6a      	ldr	r2, [pc, #424]	(cbec <.text+0xcbec>)
    ca42:	1e5d      	subs	r5, r3, #1
    ca44:	ab1a      	add	r3, sp, #104
    ca46:	781b      	ldrb	r3, [r3, #0]
    ca48:	446a      	add	r2, sp
    ca4a:	600d      	str	r5, [r1, #0]
    ca4c:	7013      	strb	r3, [r2, #0]
    ca4e:	2d00      	cmp	r5, #0
    ca50:	da02      	bge.n	ca58 <.text+0xca58>
    ca52:	426d      	negs	r5, r5
    ca54:	232d      	movs	r3, #45
    ca56:	e000      	b.n	ca5a <.text+0xca5a>
    ca58:	232b      	movs	r3, #43
    ca5a:	7053      	strb	r3, [r2, #1]
    ca5c:	2d09      	cmp	r5, #9
    ca5e:	dd21      	ble.n	caa4 <.text+0xcaa4>
    ca60:	24d2      	movs	r4, #210
    ca62:	00e4      	lsls	r4, r4, #3
    ca64:	446c      	add	r4, sp
    ca66:	1c28      	adds	r0, r5, #0
    ca68:	210a      	movs	r1, #10
    ca6a:	f003 feef 	bl	1084c <__modsi3>
    ca6e:	3c01      	subs	r4, #1
    ca70:	3030      	adds	r0, #48
    ca72:	7020      	strb	r0, [r4, #0]
    ca74:	210a      	movs	r1, #10
    ca76:	1c28      	adds	r0, r5, #0
    ca78:	f003 fe32 	bl	106e0 <__aeabi_idiv>
    ca7c:	1c05      	adds	r5, r0, #0
    ca7e:	2809      	cmp	r0, #9
    ca80:	dcf1      	bgt.n	ca66 <.text+0xca66>
    ca82:	4a5b      	ldr	r2, [pc, #364]	(cbf0 <.text+0xcbf0>)
    ca84:	1c03      	adds	r3, r0, #0
    ca86:	1e61      	subs	r1, r4, #1
    ca88:	3330      	adds	r3, #48
    ca8a:	446a      	add	r2, sp
    ca8c:	700b      	strb	r3, [r1, #0]
    ca8e:	e003      	b.n	ca98 <.text+0xca98>
    ca90:	780b      	ldrb	r3, [r1, #0]
    ca92:	3101      	adds	r1, #1
    ca94:	7013      	strb	r3, [r2, #0]
    ca96:	3201      	adds	r2, #1
    ca98:	23d2      	movs	r3, #210
    ca9a:	00db      	lsls	r3, r3, #3
    ca9c:	446b      	add	r3, sp
    ca9e:	4299      	cmp	r1, r3
    caa0:	d3f6      	bcc.n	ca90 <.text+0xca90>
    caa2:	e008      	b.n	cab6 <.text+0xcab6>
    caa4:	4b51      	ldr	r3, [pc, #324]	(cbec <.text+0xcbec>)
    caa6:	2230      	movs	r2, #48
    caa8:	446b      	add	r3, sp
    caaa:	709a      	strb	r2, [r3, #2]
    caac:	1c2a      	adds	r2, r5, #0
    caae:	3230      	adds	r2, #48
    cab0:	70da      	strb	r2, [r3, #3]
    cab2:	4a50      	ldr	r2, [pc, #320]	(cbf4 <.text+0xcbf4>)
    cab4:	446a      	add	r2, sp
    cab6:	4b4d      	ldr	r3, [pc, #308]	(cbec <.text+0xcbec>)
    cab8:	9c13      	ldr	r4, [sp, #76]
    caba:	446b      	add	r3, sp
    cabc:	1ad2      	subs	r2, r2, r3
    cabe:	920d      	str	r2, [sp, #52]
    cac0:	1916      	adds	r6, r2, r4
    cac2:	2c01      	cmp	r4, #1
    cac4:	dc2b      	bgt.n	cb1e <.text+0xcb1e>
    cac6:	9817      	ldr	r0, [sp, #92]
    cac8:	07c0      	lsls	r0, r0, #31
    caca:	d532      	bpl.n	cb32 <.text+0xcb32>
    cacc:	e027      	b.n	cb1e <.text+0xcb1e>
    cace:	9919      	ldr	r1, [sp, #100]
    cad0:	2966      	cmp	r1, #102
    cad2:	d119      	bne.n	cb08 <.text+0xcb08>
    cad4:	4a43      	ldr	r2, [pc, #268]	(cbe4 <.text+0xcbe4>)
    cad6:	446a      	add	r2, sp
    cad8:	6816      	ldr	r6, [r2, #0]
    cada:	2e00      	cmp	r6, #0
    cadc:	dd09      	ble.n	caf2 <.text+0xcaf2>
    cade:	9b16      	ldr	r3, [sp, #88]
    cae0:	2b00      	cmp	r3, #0
    cae2:	d102      	bne.n	caea <.text+0xcaea>
    cae4:	9c17      	ldr	r4, [sp, #92]
    cae6:	07e4      	lsls	r4, r4, #31
    cae8:	d523      	bpl.n	cb32 <.text+0xcb32>
    caea:	9816      	ldr	r0, [sp, #88]
    caec:	1c73      	adds	r3, r6, #1
    caee:	18c6      	adds	r6, r0, r3
    caf0:	e01f      	b.n	cb32 <.text+0xcb32>
    caf2:	9916      	ldr	r1, [sp, #88]
    caf4:	2900      	cmp	r1, #0
    caf6:	d104      	bne.n	cb02 <.text+0xcb02>
    caf8:	9a17      	ldr	r2, [sp, #92]
    cafa:	07d2      	lsls	r2, r2, #31
    cafc:	d401      	bmi.n	cb02 <.text+0xcb02>
    cafe:	2601      	movs	r6, #1
    cb00:	e017      	b.n	cb32 <.text+0xcb32>
    cb02:	9e16      	ldr	r6, [sp, #88]
    cb04:	3602      	adds	r6, #2
    cb06:	e014      	b.n	cb32 <.text+0xcb32>
    cb08:	9b19      	ldr	r3, [sp, #100]
    cb0a:	931a      	str	r3, [sp, #104]
    cb0c:	4c35      	ldr	r4, [pc, #212]	(cbe4 <.text+0xcbe4>)
    cb0e:	446c      	add	r4, sp
    cb10:	6826      	ldr	r6, [r4, #0]
    cb12:	9813      	ldr	r0, [sp, #76]
    cb14:	4286      	cmp	r6, r0
    cb16:	db04      	blt.n	cb22 <.text+0xcb22>
    cb18:	9917      	ldr	r1, [sp, #92]
    cb1a:	07c9      	lsls	r1, r1, #31
    cb1c:	d509      	bpl.n	cb32 <.text+0xcb32>
    cb1e:	3601      	adds	r6, #1
    cb20:	e007      	b.n	cb32 <.text+0xcb32>
    cb22:	2e00      	cmp	r6, #0
    cb24:	dd01      	ble.n	cb2a <.text+0xcb2a>
    cb26:	2001      	movs	r0, #1
    cb28:	e001      	b.n	cb2e <.text+0xcb2e>
    cb2a:	2302      	movs	r3, #2
    cb2c:	1b98      	subs	r0, r3, r6
    cb2e:	9a13      	ldr	r2, [sp, #76]
    cb30:	1816      	adds	r6, r2, r0
    cb32:	9b0c      	ldr	r3, [sp, #48]
    cb34:	2b00      	cmp	r3, #0
    cb36:	d106      	bne.n	cb46 <.text+0xcb46>
    cb38:	9c1a      	ldr	r4, [sp, #104]
    cb3a:	9813      	ldr	r0, [sp, #76]
    cb3c:	2100      	movs	r1, #0
    cb3e:	9419      	str	r4, [sp, #100]
    cb40:	900e      	str	r0, [sp, #56]
    cb42:	910f      	str	r1, [sp, #60]
    cb44:	e1ba      	b.n	cebc <.text+0xcebc>
    cb46:	4b22      	ldr	r3, [pc, #136]	(cbd0 <.text+0xcbd0>)
    cb48:	222d      	movs	r2, #45
    cb4a:	446b      	add	r3, sp
    cb4c:	701a      	strb	r2, [r3, #0]
    cb4e:	2e00      	cmp	r6, #0
    cb50:	9610      	str	r6, [sp, #64]
    cb52:	da01      	bge.n	cb58 <.text+0xcb58>
    cb54:	2200      	movs	r2, #0
    cb56:	9210      	str	r2, [sp, #64]
    cb58:	9b1a      	ldr	r3, [sp, #104]
    cb5a:	9c13      	ldr	r4, [sp, #76]
    cb5c:	2000      	movs	r0, #0
    cb5e:	9319      	str	r3, [sp, #100]
    cb60:	940e      	str	r4, [sp, #56]
    cb62:	900f      	str	r0, [sp, #60]
    cb64:	e1b4      	b.n	ced0 <.text+0xced0>
    cb66:	9917      	ldr	r1, [sp, #92]
    cb68:	06c9      	lsls	r1, r1, #27
    cb6a:	d505      	bpl.n	cb78 <.text+0xcb78>
    cb6c:	682b      	ldr	r3, [r5, #0]
    cb6e:	9c08      	ldr	r4, [sp, #32]
    cb70:	1d2a      	adds	r2, r5, #4
    cb72:	9218      	str	r2, [sp, #96]
    cb74:	601c      	str	r4, [r3, #0]
    cb76:	e54c      	b.n	c612 <_vfprintf_r+0x116>
    cb78:	9817      	ldr	r0, [sp, #92]
    cb7a:	1d2b      	adds	r3, r5, #4
    cb7c:	0640      	lsls	r0, r0, #25
    cb7e:	d505      	bpl.n	cb8c <.text+0xcb8c>
    cb80:	4669      	mov	r1, sp
    cb82:	9318      	str	r3, [sp, #96]
    cb84:	8c09      	ldrh	r1, [r1, #32]
    cb86:	682b      	ldr	r3, [r5, #0]
    cb88:	8019      	strh	r1, [r3, #0]
    cb8a:	e542      	b.n	c612 <_vfprintf_r+0x116>
    cb8c:	9318      	str	r3, [sp, #96]
    cb8e:	9a08      	ldr	r2, [sp, #32]
    cb90:	682b      	ldr	r3, [r5, #0]
    cb92:	601a      	str	r2, [r3, #0]
    cb94:	e53d      	b.n	c612 <_vfprintf_r+0x116>
    cb96:	9c17      	ldr	r4, [sp, #92]
    cb98:	2310      	movs	r3, #16
    cb9a:	431c      	orrs	r4, r3
    cb9c:	9417      	str	r4, [sp, #92]
    cb9e:	9817      	ldr	r0, [sp, #92]
    cba0:	06c0      	lsls	r0, r0, #27
    cba2:	d503      	bpl.n	cbac <.text+0xcbac>
    cba4:	682c      	ldr	r4, [r5, #0]
    cba6:	1d29      	adds	r1, r5, #4
    cba8:	9118      	str	r1, [sp, #96]
    cbaa:	e007      	b.n	cbbc <.text+0xcbbc>
    cbac:	9a17      	ldr	r2, [sp, #92]
    cbae:	1d2b      	adds	r3, r5, #4
    cbb0:	6828      	ldr	r0, [r5, #0]
    cbb2:	0652      	lsls	r2, r2, #25
    cbb4:	d504      	bpl.n	cbc0 <.text+0xcbc0>
    cbb6:	9318      	str	r3, [sp, #96]
    cbb8:	0403      	lsls	r3, r0, #16
    cbba:	0c1c      	lsrs	r4, r3, #16
    cbbc:	2100      	movs	r1, #0
    cbbe:	e0f7      	b.n	cdb0 <.text+0xcdb0>
    cbc0:	1c04      	adds	r4, r0, #0
    cbc2:	9318      	str	r3, [sp, #96]
    cbc4:	e7fa      	b.n	cbbc <.text+0xcbbc>
	...
    cbce:	0000      	lsls	r0, r0, #0
    cbd0:	06c7      	lsls	r7, r0, #27
    cbd2:	0000      	lsls	r0, r0, #0
    cbd4:	92d0      	str	r2, [sp, #832]
    cbd6:	0001      	lsls	r1, r0, #0
    cbd8:	92d4      	str	r2, [sp, #848]
    cbda:	0001      	lsls	r1, r0, #0
    cbdc:	92d8      	str	r2, [sp, #864]
    cbde:	0001      	lsls	r1, r0, #0
    cbe0:	92dc      	str	r2, [sp, #880]
    cbe2:	0001      	lsls	r1, r0, #0
    cbe4:	06b4      	lsls	r4, r6, #26
    cbe6:	0000      	lsls	r0, r0, #0
    cbe8:	06bc      	lsls	r4, r7, #26
    cbea:	0000      	lsls	r0, r0, #0
    cbec:	06ad      	lsls	r5, r5, #26
    cbee:	0000      	lsls	r0, r0, #0
    cbf0:	06af      	lsls	r7, r5, #26
    cbf2:	0000      	lsls	r0, r0, #0
    cbf4:	06b1      	lsls	r1, r6, #26
    cbf6:	0000      	lsls	r0, r0, #0
    cbf8:	1d2b      	adds	r3, r5, #4
    cbfa:	9817      	ldr	r0, [sp, #92]
    cbfc:	9318      	str	r3, [sp, #96]
    cbfe:	49c9      	ldr	r1, [pc, #804]	(cf24 <.text+0xcf24>)
    cc00:	2302      	movs	r3, #2
    cc02:	682c      	ldr	r4, [r5, #0]
    cc04:	4318      	orrs	r0, r3
    cc06:	2278      	movs	r2, #120
    cc08:	9017      	str	r0, [sp, #92]
    cc0a:	9111      	str	r1, [sp, #68]
    cc0c:	9219      	str	r2, [sp, #100]
    cc0e:	e0ce      	b.n	cdae <.text+0xcdae>
    cc10:	4bc5      	ldr	r3, [pc, #788]	(cf28 <.text+0xcf28>)
    cc12:	2200      	movs	r2, #0
    cc14:	446b      	add	r3, sp
    cc16:	701a      	strb	r2, [r3, #0]
    cc18:	682f      	ldr	r7, [r5, #0]
    cc1a:	1d2b      	adds	r3, r5, #4
    cc1c:	9318      	str	r3, [sp, #96]
    cc1e:	2f00      	cmp	r7, #0
    cc20:	d101      	bne.n	cc26 <.text+0xcc26>
    cc22:	f000 fe51 	bl	d8c8 <.text+0xd8c8>
    cc26:	9c19      	ldr	r4, [sp, #100]
    cc28:	2c53      	cmp	r4, #83
    cc2a:	d002      	beq.n	cc32 <.text+0xcc32>
    cc2c:	9817      	ldr	r0, [sp, #92]
    cc2e:	06c0      	lsls	r0, r0, #27
    cc30:	d571      	bpl.n	cd16 <.text+0xcd16>
    cc32:	21d7      	movs	r1, #215
    cc34:	00c9      	lsls	r1, r1, #3
    cc36:	48bd      	ldr	r0, [pc, #756]	(cf2c <.text+0xcf2c>)
    cc38:	4469      	add	r1, sp
    cc3a:	600f      	str	r7, [r1, #0]
    cc3c:	2208      	movs	r2, #8
    cc3e:	4468      	add	r0, sp
    cc40:	2100      	movs	r1, #0
    cc42:	f002 fe37 	bl	f8b4 <memset>
    cc46:	9a16      	ldr	r2, [sp, #88]
    cc48:	2a00      	cmp	r2, #0
    cc4a:	db1d      	blt.n	cc88 <.text+0xcc88>
    cc4c:	2600      	movs	r6, #0
    cc4e:	2400      	movs	r4, #0
    cc50:	20d7      	movs	r0, #215
    cc52:	00c0      	lsls	r0, r0, #3
    cc54:	4468      	add	r0, sp
    cc56:	6803      	ldr	r3, [r0, #0]
    cc58:	591a      	ldr	r2, [r3, r4]
    cc5a:	2a00      	cmp	r2, #0
    cc5c:	d02a      	beq.n	ccb4 <.text+0xccb4>
    cc5e:	218e      	movs	r1, #142
    cc60:	4bb2      	ldr	r3, [pc, #712]	(cf2c <.text+0xcf2c>)
    cc62:	00c9      	lsls	r1, r1, #3
    cc64:	4469      	add	r1, sp
    cc66:	9805      	ldr	r0, [sp, #20]
    cc68:	446b      	add	r3, sp
    cc6a:	f000 fe67 	bl	d93c <_wcrtomb_r>
    cc6e:	1c41      	adds	r1, r0, #1
    cc70:	d101      	bne.n	cc76 <.text+0xcc76>
    cc72:	f000 fdfd 	bl	d870 <.text+0xd870>
    cc76:	9a16      	ldr	r2, [sp, #88]
    cc78:	1980      	adds	r0, r0, r6
    cc7a:	4290      	cmp	r0, r2
    cc7c:	dc1a      	bgt.n	ccb4 <.text+0xccb4>
    cc7e:	3404      	adds	r4, #4
    cc80:	4290      	cmp	r0, r2
    cc82:	d011      	beq.n	cca8 <.text+0xcca8>
    cc84:	1c06      	adds	r6, r0, #0
    cc86:	e7e3      	b.n	cc50 <.text+0xcc50>
    cc88:	4ba8      	ldr	r3, [pc, #672]	(cf2c <.text+0xcf2c>)
    cc8a:	22d7      	movs	r2, #215
    cc8c:	446b      	add	r3, sp
    cc8e:	00d2      	lsls	r2, r2, #3
    cc90:	9300      	str	r3, [sp, #0]
    cc92:	9805      	ldr	r0, [sp, #20]
    cc94:	2100      	movs	r1, #0
    cc96:	446a      	add	r2, sp
    cc98:	2300      	movs	r3, #0
    cc9a:	f000 fe77 	bl	d98c <_wcsrtombs_r>
    cc9e:	1c06      	adds	r6, r0, #0
    cca0:	1c43      	adds	r3, r0, #1
    cca2:	d103      	bne.n	ccac <.text+0xccac>
    cca4:	f000 fde4 	bl	d870 <.text+0xd870>
    cca8:	9e16      	ldr	r6, [sp, #88]
    ccaa:	e003      	b.n	ccb4 <.text+0xccb4>
    ccac:	21d7      	movs	r1, #215
    ccae:	00c9      	lsls	r1, r1, #3
    ccb0:	4469      	add	r1, sp
    ccb2:	600f      	str	r7, [r1, #0]
    ccb4:	2e00      	cmp	r6, #0
    ccb6:	d100      	bne.n	ccba <.text+0xccba>
    ccb8:	e0fb      	b.n	ceb2 <.text+0xceb2>
    ccba:	1c71      	adds	r1, r6, #1
    ccbc:	9805      	ldr	r0, [sp, #20]
    ccbe:	f002 fb7b 	bl	f3b8 <_malloc_r>
    ccc2:	2800      	cmp	r0, #0
    ccc4:	d107      	bne.n	ccd6 <.text+0xccd6>
    ccc6:	9a04      	ldr	r2, [sp, #16]
    ccc8:	8993      	ldrh	r3, [r2, #12]
    ccca:	9c04      	ldr	r4, [sp, #16]
    cccc:	2240      	movs	r2, #64
    ccce:	4313      	orrs	r3, r2
    ccd0:	81a3      	strh	r3, [r4, #12]
    ccd2:	f000 fded 	bl	d8b0 <.text+0xd8b0>
    ccd6:	4c95      	ldr	r4, [pc, #596]	(cf2c <.text+0xcf2c>)
    ccd8:	446c      	add	r4, sp
    ccda:	9012      	str	r0, [sp, #72]
    ccdc:	2100      	movs	r1, #0
    ccde:	2208      	movs	r2, #8
    cce0:	1c20      	adds	r0, r4, #0
    cce2:	f002 fde7 	bl	f8b4 <memset>
    cce6:	22d7      	movs	r2, #215
    cce8:	00d2      	lsls	r2, r2, #3
    ccea:	9805      	ldr	r0, [sp, #20]
    ccec:	9912      	ldr	r1, [sp, #72]
    ccee:	446a      	add	r2, sp
    ccf0:	1c33      	adds	r3, r6, #0
    ccf2:	9400      	str	r4, [sp, #0]
    ccf4:	f000 fe4a 	bl	d98c <_wcsrtombs_r>
    ccf8:	42b0      	cmp	r0, r6
    ccfa:	d006      	beq.n	cd0a <.text+0xcd0a>
    ccfc:	9804      	ldr	r0, [sp, #16]
    ccfe:	8983      	ldrh	r3, [r0, #12]
    cd00:	2240      	movs	r2, #64
    cd02:	4313      	orrs	r3, r2
    cd04:	8183      	strh	r3, [r0, #12]
    cd06:	f000 fdcf 	bl	d8a8 <.text+0xd8a8>
    cd0a:	9a12      	ldr	r2, [sp, #72]
    cd0c:	2300      	movs	r3, #0
    cd0e:	5593      	strb	r3, [r2, r6]
    cd10:	9f12      	ldr	r7, [sp, #72]
    cd12:	930f      	str	r3, [sp, #60]
    cd14:	e0d2      	b.n	cebc <.text+0xcebc>
    cd16:	9b16      	ldr	r3, [sp, #88]
    cd18:	2b00      	cmp	r3, #0
    cd1a:	db0d      	blt.n	cd38 <.text+0xcd38>
    cd1c:	1c38      	adds	r0, r7, #0
    cd1e:	2100      	movs	r1, #0
    cd20:	1c1a      	adds	r2, r3, #0
    cd22:	f002 fd9f 	bl	f864 <memchr>
    cd26:	2800      	cmp	r0, #0
    cd28:	d100      	bne.n	cd2c <.text+0xcd2c>
    cd2a:	e0c4      	b.n	ceb6 <.text+0xceb6>
    cd2c:	9c16      	ldr	r4, [sp, #88]
    cd2e:	1bc6      	subs	r6, r0, r7
    cd30:	42a6      	cmp	r6, r4
    cd32:	dd00      	ble.n	cd36 <.text+0xcd36>
    cd34:	e0bf      	b.n	ceb6 <.text+0xceb6>
    cd36:	e0bc      	b.n	ceb2 <.text+0xceb2>
    cd38:	1c38      	adds	r0, r7, #0
    cd3a:	f7ff fbc7 	bl	c4cc <strlen>
    cd3e:	1c06      	adds	r6, r0, #0
    cd40:	2000      	movs	r0, #0
    cd42:	e0a0      	b.n	ce86 <.text+0xce86>
    cd44:	9917      	ldr	r1, [sp, #92]
    cd46:	2310      	movs	r3, #16
    cd48:	4319      	orrs	r1, r3
    cd4a:	9117      	str	r1, [sp, #92]
    cd4c:	9a17      	ldr	r2, [sp, #92]
    cd4e:	06d2      	lsls	r2, r2, #27
    cd50:	d503      	bpl.n	cd5a <.text+0xcd5a>
    cd52:	682c      	ldr	r4, [r5, #0]
    cd54:	1d2b      	adds	r3, r5, #4
    cd56:	9318      	str	r3, [sp, #96]
    cd58:	e00a      	b.n	cd70 <.text+0xcd70>
    cd5a:	9c17      	ldr	r4, [sp, #92]
    cd5c:	1d2b      	adds	r3, r5, #4
    cd5e:	6828      	ldr	r0, [r5, #0]
    cd60:	0664      	lsls	r4, r4, #25
    cd62:	d503      	bpl.n	cd6c <.text+0xcd6c>
    cd64:	9318      	str	r3, [sp, #96]
    cd66:	0403      	lsls	r3, r0, #16
    cd68:	0c1c      	lsrs	r4, r3, #16
    cd6a:	e001      	b.n	cd70 <.text+0xcd70>
    cd6c:	9318      	str	r3, [sp, #96]
    cd6e:	1c04      	adds	r4, r0, #0
    cd70:	2101      	movs	r1, #1
    cd72:	e01d      	b.n	cdb0 <.text+0xcdb0>
    cd74:	486e      	ldr	r0, [pc, #440]	(cf30 <.text+0xcf30>)
    cd76:	9011      	str	r0, [sp, #68]
    cd78:	9917      	ldr	r1, [sp, #92]
    cd7a:	06c9      	lsls	r1, r1, #27
    cd7c:	d503      	bpl.n	cd86 <.text+0xcd86>
    cd7e:	682c      	ldr	r4, [r5, #0]
    cd80:	1d2a      	adds	r2, r5, #4
    cd82:	9218      	str	r2, [sp, #96]
    cd84:	e00a      	b.n	cd9c <.text+0xcd9c>
    cd86:	9c17      	ldr	r4, [sp, #92]
    cd88:	1d2b      	adds	r3, r5, #4
    cd8a:	6828      	ldr	r0, [r5, #0]
    cd8c:	0664      	lsls	r4, r4, #25
    cd8e:	d503      	bpl.n	cd98 <.text+0xcd98>
    cd90:	9318      	str	r3, [sp, #96]
    cd92:	0403      	lsls	r3, r0, #16
    cd94:	0c1c      	lsrs	r4, r3, #16
    cd96:	e001      	b.n	cd9c <.text+0xcd9c>
    cd98:	9318      	str	r3, [sp, #96]
    cd9a:	1c04      	adds	r4, r0, #0
    cd9c:	9817      	ldr	r0, [sp, #92]
    cd9e:	07c0      	lsls	r0, r0, #31
    cda0:	d505      	bpl.n	cdae <.text+0xcdae>
    cda2:	2c00      	cmp	r4, #0
    cda4:	d003      	beq.n	cdae <.text+0xcdae>
    cda6:	9917      	ldr	r1, [sp, #92]
    cda8:	2302      	movs	r3, #2
    cdaa:	4319      	orrs	r1, r3
    cdac:	9117      	str	r1, [sp, #92]
    cdae:	2102      	movs	r1, #2
    cdb0:	4b5d      	ldr	r3, [pc, #372]	(cf28 <.text+0xcf28>)
    cdb2:	2200      	movs	r2, #0
    cdb4:	446b      	add	r3, sp
    cdb6:	701a      	strb	r2, [r3, #0]
    cdb8:	9a16      	ldr	r2, [sp, #88]
    cdba:	2a00      	cmp	r2, #0
    cdbc:	db03      	blt.n	cdc6 <.text+0xcdc6>
    cdbe:	9817      	ldr	r0, [sp, #92]
    cdc0:	2380      	movs	r3, #128
    cdc2:	4398      	bics	r0, r3
    cdc4:	9017      	str	r0, [sp, #92]
    cdc6:	2c00      	cmp	r4, #0
    cdc8:	d102      	bne.n	cdd0 <.text+0xcdd0>
    cdca:	9a16      	ldr	r2, [sp, #88]
    cdcc:	2a00      	cmp	r2, #0
    cdce:	d044      	beq.n	ce5a <.text+0xce5a>
    cdd0:	2901      	cmp	r1, #1
    cdd2:	d004      	beq.n	cdde <.text+0xcdde>
    cdd4:	2901      	cmp	r1, #1
    cdd6:	d305      	bcc.n	cde4 <.text+0xcde4>
    cdd8:	2902      	cmp	r1, #2
    cdda:	d135      	bne.n	ce48 <.text+0xce48>
    cddc:	e028      	b.n	ce30 <.text+0xce30>
    cdde:	4d55      	ldr	r5, [pc, #340]	(cf34 <.text+0xcf34>)
    cde0:	446d      	add	r5, sp
    cde2:	e01d      	b.n	ce20 <.text+0xce20>
    cde4:	4f53      	ldr	r7, [pc, #332]	(cf34 <.text+0xcf34>)
    cde6:	446f      	add	r7, sp
    cde8:	2307      	movs	r3, #7
    cdea:	4023      	ands	r3, r4
    cdec:	3f01      	subs	r7, #1
    cdee:	3330      	adds	r3, #48
    cdf0:	08e4      	lsrs	r4, r4, #3
    cdf2:	703b      	strb	r3, [r7, #0]
    cdf4:	2c00      	cmp	r4, #0
    cdf6:	d1f7      	bne.n	cde8 <.text+0xcde8>
    cdf8:	9c17      	ldr	r4, [sp, #92]
    cdfa:	07e4      	lsls	r4, r4, #31
    cdfc:	d53c      	bpl.n	ce78 <.text+0xce78>
    cdfe:	2b30      	cmp	r3, #48
    ce00:	d03a      	beq.n	ce78 <.text+0xce78>
    ce02:	3f01      	subs	r7, #1
    ce04:	2330      	movs	r3, #48
    ce06:	e011      	b.n	ce2c <.text+0xce2c>
    ce08:	1c05      	adds	r5, r0, #0
    ce0a:	210a      	movs	r1, #10
    ce0c:	1c20      	adds	r0, r4, #0
    ce0e:	f003 fcb9 	bl	10784 <__umodsi3>
    ce12:	3030      	adds	r0, #48
    ce14:	7028      	strb	r0, [r5, #0]
    ce16:	210a      	movs	r1, #10
    ce18:	1c20      	adds	r0, r4, #0
    ce1a:	f003 fc1b 	bl	10654 <__aeabi_uidiv>
    ce1e:	1c04      	adds	r4, r0, #0
    ce20:	1e68      	subs	r0, r5, #1
    ce22:	2c09      	cmp	r4, #9
    ce24:	d8f0      	bhi.n	ce08 <.text+0xce08>
    ce26:	1c23      	adds	r3, r4, #0
    ce28:	1c07      	adds	r7, r0, #0
    ce2a:	3330      	adds	r3, #48
    ce2c:	703b      	strb	r3, [r7, #0]
    ce2e:	e023      	b.n	ce78 <.text+0xce78>
    ce30:	4f40      	ldr	r7, [pc, #256]	(cf34 <.text+0xcf34>)
    ce32:	446f      	add	r7, sp
    ce34:	9811      	ldr	r0, [sp, #68]
    ce36:	230f      	movs	r3, #15
    ce38:	4023      	ands	r3, r4
    ce3a:	5cc3      	ldrb	r3, [r0, r3]
    ce3c:	3f01      	subs	r7, #1
    ce3e:	0924      	lsrs	r4, r4, #4
    ce40:	703b      	strb	r3, [r7, #0]
    ce42:	2c00      	cmp	r4, #0
    ce44:	d018      	beq.n	ce78 <.text+0xce78>
    ce46:	e7f5      	b.n	ce34 <.text+0xce34>
    ce48:	4c3b      	ldr	r4, [pc, #236]	(cf38 <.text+0xcf38>)
    ce4a:	1c20      	adds	r0, r4, #0
    ce4c:	f7ff fb3e 	bl	c4cc <strlen>
    ce50:	9916      	ldr	r1, [sp, #88]
    ce52:	1c06      	adds	r6, r0, #0
    ce54:	1c27      	adds	r7, r4, #0
    ce56:	910f      	str	r1, [sp, #60]
    ce58:	e030      	b.n	cebc <.text+0xcebc>
    ce5a:	2900      	cmp	r1, #0
    ce5c:	d102      	bne.n	ce64 <.text+0xce64>
    ce5e:	9a17      	ldr	r2, [sp, #92]
    ce60:	07d2      	lsls	r2, r2, #31
    ce62:	d401      	bmi.n	ce68 <.text+0xce68>
    ce64:	4f33      	ldr	r7, [pc, #204]	(cf34 <.text+0xcf34>)
    ce66:	e006      	b.n	ce76 <.text+0xce76>
    ce68:	228e      	movs	r2, #142
    ce6a:	00d2      	lsls	r2, r2, #3
    ce6c:	4b33      	ldr	r3, [pc, #204]	(cf3c <.text+0xcf3c>)
    ce6e:	2130      	movs	r1, #48
    ce70:	446a      	add	r2, sp
    ce72:	54d1      	strb	r1, [r2, r3]
    ce74:	4f32      	ldr	r7, [pc, #200]	(cf40 <.text+0xcf40>)
    ce76:	446f      	add	r7, sp
    ce78:	24d9      	movs	r4, #217
    ce7a:	00e4      	lsls	r4, r4, #3
    ce7c:	446c      	add	r4, sp
    ce7e:	1be3      	subs	r3, r4, r7
    ce80:	1c1e      	adds	r6, r3, #0
    ce82:	9816      	ldr	r0, [sp, #88]
    ce84:	3efc      	subs	r6, #252
    ce86:	900f      	str	r0, [sp, #60]
    ce88:	e018      	b.n	cebc <.text+0xcebc>
    ce8a:	9919      	ldr	r1, [sp, #100]
    ce8c:	2900      	cmp	r1, #0
    ce8e:	d101      	bne.n	ce94 <.text+0xce94>
    ce90:	f000 fcf4 	bl	d87c <.text+0xd87c>
    ce94:	218e      	movs	r1, #142
    ce96:	aa19      	add	r2, sp, #100
    ce98:	7812      	ldrb	r2, [r2, #0]
    ce9a:	00c9      	lsls	r1, r1, #3
    ce9c:	4b22      	ldr	r3, [pc, #136]	(cf28 <.text+0xcf28>)
    ce9e:	4469      	add	r1, sp
    cea0:	700a      	strb	r2, [r1, #0]
    cea2:	446b      	add	r3, sp
    cea4:	2200      	movs	r2, #0
    cea6:	2601      	movs	r6, #1
    cea8:	1c0f      	adds	r7, r1, #0
    ceaa:	701a      	strb	r2, [r3, #0]
    ceac:	9518      	str	r5, [sp, #96]
    ceae:	f000 fd0d 	bl	d8cc <.text+0xd8cc>
    ceb2:	2300      	movs	r3, #0
    ceb4:	e72d      	b.n	cd12 <.text+0xcd12>
    ceb6:	9e16      	ldr	r6, [sp, #88]
    ceb8:	2400      	movs	r4, #0
    ceba:	940f      	str	r4, [sp, #60]
    cebc:	980f      	ldr	r0, [sp, #60]
    cebe:	9610      	str	r6, [sp, #64]
    cec0:	4286      	cmp	r6, r0
    cec2:	da00      	bge.n	cec6 <.text+0xcec6>
    cec4:	9010      	str	r0, [sp, #64]
    cec6:	4b18      	ldr	r3, [pc, #96]	(cf28 <.text+0xcf28>)
    cec8:	446b      	add	r3, sp
    ceca:	781b      	ldrb	r3, [r3, #0]
    cecc:	2b00      	cmp	r3, #0
    cece:	d003      	beq.n	ced8 <.text+0xced8>
    ced0:	9910      	ldr	r1, [sp, #64]
    ced2:	3101      	adds	r1, #1
    ced4:	9110      	str	r1, [sp, #64]
    ced6:	e005      	b.n	cee4 <.text+0xcee4>
    ced8:	9a17      	ldr	r2, [sp, #92]
    ceda:	0792      	lsls	r2, r2, #30
    cedc:	d502      	bpl.n	cee4 <.text+0xcee4>
    cede:	9b10      	ldr	r3, [sp, #64]
    cee0:	3302      	adds	r3, #2
    cee2:	9310      	str	r3, [sp, #64]
    cee4:	9c17      	ldr	r4, [sp, #92]
    cee6:	2384      	movs	r3, #132
    cee8:	401c      	ands	r4, r3
    ceea:	9406      	str	r4, [sp, #24]
    ceec:	d161      	bne.n	cfb2 <.text+0xcfb2>
    ceee:	9809      	ldr	r0, [sp, #36]
    cef0:	9910      	ldr	r1, [sp, #64]
    cef2:	1a44      	subs	r4, r0, r1
    cef4:	2c00      	cmp	r4, #0
    cef6:	dc33      	bgt.n	cf60 <.text+0xcf60>
    cef8:	e05b      	b.n	cfb2 <.text+0xcfb2>
    cefa:	9a07      	ldr	r2, [sp, #28]
    cefc:	6013      	str	r3, [r2, #0]
    cefe:	2310      	movs	r3, #16
    cf00:	6053      	str	r3, [r2, #4]
    cf02:	1c03      	adds	r3, r0, #0
    cf04:	20d3      	movs	r0, #211
    cf06:	00c0      	lsls	r0, r0, #3
    cf08:	4a0e      	ldr	r2, [pc, #56]	(cf44 <.text+0xcf44>)
    cf0a:	3310      	adds	r3, #16
    cf0c:	4468      	add	r0, sp
    cf0e:	6003      	str	r3, [r0, #0]
    cf10:	446a      	add	r2, sp
    cf12:	1c6b      	adds	r3, r5, #1
    cf14:	6013      	str	r3, [r2, #0]
    cf16:	2b07      	cmp	r3, #7
    cf18:	dc16      	bgt.n	cf48 <.text+0xcf48>
    cf1a:	9b07      	ldr	r3, [sp, #28]
    cf1c:	3308      	adds	r3, #8
    cf1e:	9307      	str	r3, [sp, #28]
    cf20:	e01d      	b.n	cf5e <.text+0xcf5e>
    cf22:	0000      	lsls	r0, r0, #0
    cf24:	92bc      	str	r2, [sp, #752]
    cf26:	0001      	lsls	r1, r0, #0
    cf28:	06c7      	lsls	r7, r0, #27
    cf2a:	0000      	lsls	r0, r0, #0
    cf2c:	069c      	lsls	r4, r3, #26
    cf2e:	0000      	lsls	r0, r0, #0
    cf30:	92e0      	str	r2, [sp, #896]
    cf32:	0001      	lsls	r1, r0, #0
    cf34:	05cc      	lsls	r4, r1, #23
    cf36:	0000      	lsls	r0, r0, #0
    cf38:	92f4      	str	r2, [sp, #976]
    cf3a:	0001      	lsls	r1, r0, #0
    cf3c:	015b      	lsls	r3, r3, #5
    cf3e:	0000      	lsls	r0, r0, #0
    cf40:	05cb      	lsls	r3, r1, #23
    cf42:	0000      	lsls	r0, r0, #0
    cf44:	0694      	lsls	r4, r2, #26
    cf46:	0000      	lsls	r0, r0, #0
    cf48:	9804      	ldr	r0, [sp, #16]
    cf4a:	f7ff fac7 	bl	c4dc <__sprint>
    cf4e:	2800      	cmp	r0, #0
    cf50:	d001      	beq.n	cf56 <.text+0xcf56>
    cf52:	f000 fca6 	bl	d8a2 <.text+0xd8a2>
    cf56:	20c5      	movs	r0, #197
    cf58:	00c0      	lsls	r0, r0, #3
    cf5a:	4468      	add	r0, sp
    cf5c:	9007      	str	r0, [sp, #28]
    cf5e:	3c10      	subs	r4, #16
    cf60:	22d3      	movs	r2, #211
    cf62:	4bce      	ldr	r3, [pc, #824]	(d29c <.text+0xd29c>)
    cf64:	21d2      	movs	r1, #210
    cf66:	00d2      	lsls	r2, r2, #3
    cf68:	446b      	add	r3, sp
    cf6a:	00c9      	lsls	r1, r1, #3
    cf6c:	446a      	add	r2, sp
    cf6e:	681d      	ldr	r5, [r3, #0]
    cf70:	4469      	add	r1, sp
    cf72:	6810      	ldr	r0, [r2, #0]
    cf74:	4bca      	ldr	r3, [pc, #808]	(d2a0 <.text+0xd2a0>)
    cf76:	2c10      	cmp	r4, #16
    cf78:	dcbf      	bgt.n	cefa <.text+0xcefa>
    cf7a:	9a07      	ldr	r2, [sp, #28]
    cf7c:	6013      	str	r3, [r2, #0]
    cf7e:	6054      	str	r4, [r2, #4]
    cf80:	1903      	adds	r3, r0, r4
    cf82:	24d3      	movs	r4, #211
    cf84:	00e4      	lsls	r4, r4, #3
    cf86:	48c5      	ldr	r0, [pc, #788]	(d29c <.text+0xd29c>)
    cf88:	446c      	add	r4, sp
    cf8a:	6023      	str	r3, [r4, #0]
    cf8c:	4468      	add	r0, sp
    cf8e:	1c6b      	adds	r3, r5, #1
    cf90:	6003      	str	r3, [r0, #0]
    cf92:	2b07      	cmp	r3, #7
    cf94:	dc02      	bgt.n	cf9c <.text+0xcf9c>
    cf96:	3208      	adds	r2, #8
    cf98:	9207      	str	r2, [sp, #28]
    cf9a:	e00a      	b.n	cfb2 <.text+0xcfb2>
    cf9c:	9804      	ldr	r0, [sp, #16]
    cf9e:	f7ff fa9d 	bl	c4dc <__sprint>
    cfa2:	2800      	cmp	r0, #0
    cfa4:	d001      	beq.n	cfaa <.text+0xcfaa>
    cfa6:	f000 fc7c 	bl	d8a2 <.text+0xd8a2>
    cfaa:	21c5      	movs	r1, #197
    cfac:	00c9      	lsls	r1, r1, #3
    cfae:	4469      	add	r1, sp
    cfb0:	9107      	str	r1, [sp, #28]
    cfb2:	4abc      	ldr	r2, [pc, #752]	(d2a4 <.text+0xd2a4>)
    cfb4:	446a      	add	r2, sp
    cfb6:	7813      	ldrb	r3, [r2, #0]
    cfb8:	2b00      	cmp	r3, #0
    cfba:	d023      	beq.n	d004 <.text+0xd004>
    cfbc:	9b07      	ldr	r3, [sp, #28]
    cfbe:	20d3      	movs	r0, #211
    cfc0:	9c07      	ldr	r4, [sp, #28]
    cfc2:	00c0      	lsls	r0, r0, #3
    cfc4:	4468      	add	r0, sp
    cfc6:	601a      	str	r2, [r3, #0]
    cfc8:	2301      	movs	r3, #1
    cfca:	6063      	str	r3, [r4, #4]
    cfcc:	49b3      	ldr	r1, [pc, #716]	(d29c <.text+0xd29c>)
    cfce:	6803      	ldr	r3, [r0, #0]
    cfd0:	4469      	add	r1, sp
    cfd2:	3301      	adds	r3, #1
    cfd4:	6003      	str	r3, [r0, #0]
    cfd6:	680b      	ldr	r3, [r1, #0]
    cfd8:	3301      	adds	r3, #1
    cfda:	600b      	str	r3, [r1, #0]
    cfdc:	2b07      	cmp	r3, #7
    cfde:	dc02      	bgt.n	cfe6 <.text+0xcfe6>
    cfe0:	3408      	adds	r4, #8
    cfe2:	9407      	str	r4, [sp, #28]
    cfe4:	e03a      	b.n	d05c <.text+0xd05c>
    cfe6:	21d2      	movs	r1, #210
    cfe8:	00c9      	lsls	r1, r1, #3
    cfea:	9804      	ldr	r0, [sp, #16]
    cfec:	4469      	add	r1, sp
    cfee:	f7ff fa75 	bl	c4dc <__sprint>
    cff2:	2800      	cmp	r0, #0
    cff4:	d001      	beq.n	cffa <.text+0xcffa>
    cff6:	f000 fc54 	bl	d8a2 <.text+0xd8a2>
    cffa:	22c5      	movs	r2, #197
    cffc:	00d2      	lsls	r2, r2, #3
    cffe:	446a      	add	r2, sp
    d000:	9207      	str	r2, [sp, #28]
    d002:	e02b      	b.n	d05c <.text+0xd05c>
    d004:	9b17      	ldr	r3, [sp, #92]
    d006:	2102      	movs	r1, #2
    d008:	420b      	tst	r3, r1
    d00a:	d027      	beq.n	d05c <.text+0xd05c>
    d00c:	4ba6      	ldr	r3, [pc, #664]	(d2a8 <.text+0xd2a8>)
    d00e:	2230      	movs	r2, #48
    d010:	446b      	add	r3, sp
    d012:	701a      	strb	r2, [r3, #0]
    d014:	ac19      	add	r4, sp, #100
    d016:	7824      	ldrb	r4, [r4, #0]
    d018:	705c      	strb	r4, [r3, #1]
    d01a:	9807      	ldr	r0, [sp, #28]
    d01c:	6041      	str	r1, [r0, #4]
    d01e:	21d3      	movs	r1, #211
    d020:	00c9      	lsls	r1, r1, #3
    d022:	4469      	add	r1, sp
    d024:	6003      	str	r3, [r0, #0]
    d026:	4a9d      	ldr	r2, [pc, #628]	(d29c <.text+0xd29c>)
    d028:	680b      	ldr	r3, [r1, #0]
    d02a:	446a      	add	r2, sp
    d02c:	3302      	adds	r3, #2
    d02e:	600b      	str	r3, [r1, #0]
    d030:	6813      	ldr	r3, [r2, #0]
    d032:	3301      	adds	r3, #1
    d034:	6013      	str	r3, [r2, #0]
    d036:	2b07      	cmp	r3, #7
    d038:	dc02      	bgt.n	d040 <.text+0xd040>
    d03a:	3008      	adds	r0, #8
    d03c:	9007      	str	r0, [sp, #28]
    d03e:	e00d      	b.n	d05c <.text+0xd05c>
    d040:	21d2      	movs	r1, #210
    d042:	00c9      	lsls	r1, r1, #3
    d044:	9804      	ldr	r0, [sp, #16]
    d046:	4469      	add	r1, sp
    d048:	f7ff fa48 	bl	c4dc <__sprint>
    d04c:	2800      	cmp	r0, #0
    d04e:	d001      	beq.n	d054 <.text+0xd054>
    d050:	f000 fc27 	bl	d8a2 <.text+0xd8a2>
    d054:	23c5      	movs	r3, #197
    d056:	00db      	lsls	r3, r3, #3
    d058:	446b      	add	r3, sp
    d05a:	9307      	str	r3, [sp, #28]
    d05c:	9c06      	ldr	r4, [sp, #24]
    d05e:	2c80      	cmp	r4, #128
    d060:	d14d      	bne.n	d0fe <.text+0xd0fe>
    d062:	9809      	ldr	r0, [sp, #36]
    d064:	9910      	ldr	r1, [sp, #64]
    d066:	1a44      	subs	r4, r0, r1
    d068:	2c00      	cmp	r4, #0
    d06a:	dc20      	bgt.n	d0ae <.text+0xd0ae>
    d06c:	e047      	b.n	d0fe <.text+0xd0fe>
    d06e:	9a07      	ldr	r2, [sp, #28]
    d070:	6013      	str	r3, [r2, #0]
    d072:	2310      	movs	r3, #16
    d074:	6053      	str	r3, [r2, #4]
    d076:	1c03      	adds	r3, r0, #0
    d078:	20d3      	movs	r0, #211
    d07a:	00c0      	lsls	r0, r0, #3
    d07c:	4a87      	ldr	r2, [pc, #540]	(d29c <.text+0xd29c>)
    d07e:	3310      	adds	r3, #16
    d080:	4468      	add	r0, sp
    d082:	6003      	str	r3, [r0, #0]
    d084:	446a      	add	r2, sp
    d086:	1c6b      	adds	r3, r5, #1
    d088:	6013      	str	r3, [r2, #0]
    d08a:	2b07      	cmp	r3, #7
    d08c:	dc03      	bgt.n	d096 <.text+0xd096>
    d08e:	9b07      	ldr	r3, [sp, #28]
    d090:	3308      	adds	r3, #8
    d092:	9307      	str	r3, [sp, #28]
    d094:	e00a      	b.n	d0ac <.text+0xd0ac>
    d096:	9804      	ldr	r0, [sp, #16]
    d098:	f7ff fa20 	bl	c4dc <__sprint>
    d09c:	2800      	cmp	r0, #0
    d09e:	d001      	beq.n	d0a4 <.text+0xd0a4>
    d0a0:	f000 fbff 	bl	d8a2 <.text+0xd8a2>
    d0a4:	20c5      	movs	r0, #197
    d0a6:	00c0      	lsls	r0, r0, #3
    d0a8:	4468      	add	r0, sp
    d0aa:	9007      	str	r0, [sp, #28]
    d0ac:	3c10      	subs	r4, #16
    d0ae:	22d3      	movs	r2, #211
    d0b0:	4b7a      	ldr	r3, [pc, #488]	(d29c <.text+0xd29c>)
    d0b2:	21d2      	movs	r1, #210
    d0b4:	00d2      	lsls	r2, r2, #3
    d0b6:	446b      	add	r3, sp
    d0b8:	00c9      	lsls	r1, r1, #3
    d0ba:	446a      	add	r2, sp
    d0bc:	681d      	ldr	r5, [r3, #0]
    d0be:	4469      	add	r1, sp
    d0c0:	6810      	ldr	r0, [r2, #0]
    d0c2:	4b7a      	ldr	r3, [pc, #488]	(d2ac <.text+0xd2ac>)
    d0c4:	2c10      	cmp	r4, #16
    d0c6:	dcd2      	bgt.n	d06e <.text+0xd06e>
    d0c8:	9a07      	ldr	r2, [sp, #28]
    d0ca:	6013      	str	r3, [r2, #0]
    d0cc:	6054      	str	r4, [r2, #4]
    d0ce:	1903      	adds	r3, r0, r4
    d0d0:	24d3      	movs	r4, #211
    d0d2:	00e4      	lsls	r4, r4, #3
    d0d4:	4871      	ldr	r0, [pc, #452]	(d29c <.text+0xd29c>)
    d0d6:	446c      	add	r4, sp
    d0d8:	6023      	str	r3, [r4, #0]
    d0da:	4468      	add	r0, sp
    d0dc:	1c6b      	adds	r3, r5, #1
    d0de:	6003      	str	r3, [r0, #0]
    d0e0:	2b07      	cmp	r3, #7
    d0e2:	dc02      	bgt.n	d0ea <.text+0xd0ea>
    d0e4:	3208      	adds	r2, #8
    d0e6:	9207      	str	r2, [sp, #28]
    d0e8:	e009      	b.n	d0fe <.text+0xd0fe>
    d0ea:	9804      	ldr	r0, [sp, #16]
    d0ec:	f7ff f9f6 	bl	c4dc <__sprint>
    d0f0:	2800      	cmp	r0, #0
    d0f2:	d000      	beq.n	d0f6 <.text+0xd0f6>
    d0f4:	e3d5      	b.n	d8a2 <.text+0xd8a2>
    d0f6:	21c5      	movs	r1, #197
    d0f8:	00c9      	lsls	r1, r1, #3
    d0fa:	4469      	add	r1, sp
    d0fc:	9107      	str	r1, [sp, #28]
    d0fe:	9a0f      	ldr	r2, [sp, #60]
    d100:	1b94      	subs	r4, r2, r6
    d102:	2c00      	cmp	r4, #0
    d104:	dc1f      	bgt.n	d146 <.text+0xd146>
    d106:	e046      	b.n	d196 <.text+0xd196>
    d108:	9a07      	ldr	r2, [sp, #28]
    d10a:	6013      	str	r3, [r2, #0]
    d10c:	2310      	movs	r3, #16
    d10e:	6053      	str	r3, [r2, #4]
    d110:	1c03      	adds	r3, r0, #0
    d112:	20d3      	movs	r0, #211
    d114:	00c0      	lsls	r0, r0, #3
    d116:	4a61      	ldr	r2, [pc, #388]	(d29c <.text+0xd29c>)
    d118:	3310      	adds	r3, #16
    d11a:	4468      	add	r0, sp
    d11c:	6003      	str	r3, [r0, #0]
    d11e:	446a      	add	r2, sp
    d120:	1c6b      	adds	r3, r5, #1
    d122:	6013      	str	r3, [r2, #0]
    d124:	2b07      	cmp	r3, #7
    d126:	dc03      	bgt.n	d130 <.text+0xd130>
    d128:	9b07      	ldr	r3, [sp, #28]
    d12a:	3308      	adds	r3, #8
    d12c:	9307      	str	r3, [sp, #28]
    d12e:	e009      	b.n	d144 <.text+0xd144>
    d130:	9804      	ldr	r0, [sp, #16]
    d132:	f7ff f9d3 	bl	c4dc <__sprint>
    d136:	2800      	cmp	r0, #0
    d138:	d000      	beq.n	d13c <.text+0xd13c>
    d13a:	e3b2      	b.n	d8a2 <.text+0xd8a2>
    d13c:	20c5      	movs	r0, #197
    d13e:	00c0      	lsls	r0, r0, #3
    d140:	4468      	add	r0, sp
    d142:	9007      	str	r0, [sp, #28]
    d144:	3c10      	subs	r4, #16
    d146:	22d3      	movs	r2, #211
    d148:	4b54      	ldr	r3, [pc, #336]	(d29c <.text+0xd29c>)
    d14a:	21d2      	movs	r1, #210
    d14c:	00d2      	lsls	r2, r2, #3
    d14e:	446b      	add	r3, sp
    d150:	00c9      	lsls	r1, r1, #3
    d152:	446a      	add	r2, sp
    d154:	681d      	ldr	r5, [r3, #0]
    d156:	4469      	add	r1, sp
    d158:	6810      	ldr	r0, [r2, #0]
    d15a:	4b54      	ldr	r3, [pc, #336]	(d2ac <.text+0xd2ac>)
    d15c:	2c10      	cmp	r4, #16
    d15e:	dcd3      	bgt.n	d108 <.text+0xd108>
    d160:	9a07      	ldr	r2, [sp, #28]
    d162:	6013      	str	r3, [r2, #0]
    d164:	6054      	str	r4, [r2, #4]
    d166:	1903      	adds	r3, r0, r4
    d168:	24d3      	movs	r4, #211
    d16a:	00e4      	lsls	r4, r4, #3
    d16c:	484b      	ldr	r0, [pc, #300]	(d29c <.text+0xd29c>)
    d16e:	446c      	add	r4, sp
    d170:	6023      	str	r3, [r4, #0]
    d172:	4468      	add	r0, sp
    d174:	1c6b      	adds	r3, r5, #1
    d176:	6003      	str	r3, [r0, #0]
    d178:	2b07      	cmp	r3, #7
    d17a:	dc02      	bgt.n	d182 <.text+0xd182>
    d17c:	3208      	adds	r2, #8
    d17e:	9207      	str	r2, [sp, #28]
    d180:	e009      	b.n	d196 <.text+0xd196>
    d182:	9804      	ldr	r0, [sp, #16]
    d184:	f7ff f9aa 	bl	c4dc <__sprint>
    d188:	2800      	cmp	r0, #0
    d18a:	d000      	beq.n	d18e <.text+0xd18e>
    d18c:	e389      	b.n	d8a2 <.text+0xd8a2>
    d18e:	21c5      	movs	r1, #197
    d190:	00c9      	lsls	r1, r1, #3
    d192:	4469      	add	r1, sp
    d194:	9107      	str	r1, [sp, #28]
    d196:	9a17      	ldr	r2, [sp, #92]
    d198:	05d2      	lsls	r2, r2, #23
    d19a:	d412      	bmi.n	d1c2 <.text+0xd1c2>
    d19c:	24d3      	movs	r4, #211
    d19e:	9b07      	ldr	r3, [sp, #28]
    d1a0:	00e4      	lsls	r4, r4, #3
    d1a2:	446c      	add	r4, sp
    d1a4:	601f      	str	r7, [r3, #0]
    d1a6:	605e      	str	r6, [r3, #4]
    d1a8:	483c      	ldr	r0, [pc, #240]	(d29c <.text+0xd29c>)
    d1aa:	6823      	ldr	r3, [r4, #0]
    d1ac:	4468      	add	r0, sp
    d1ae:	199b      	adds	r3, r3, r6
    d1b0:	6023      	str	r3, [r4, #0]
    d1b2:	6803      	ldr	r3, [r0, #0]
    d1b4:	3301      	adds	r3, #1
    d1b6:	6003      	str	r3, [r0, #0]
    d1b8:	2b07      	cmp	r3, #7
    d1ba:	dd00      	ble.n	d1be <.text+0xd1be>
    d1bc:	e2e5      	b.n	d78a <.text+0xd78a>
    d1be:	9a07      	ldr	r2, [sp, #28]
    d1c0:	e2e1      	b.n	d786 <.text+0xd786>
    d1c2:	9919      	ldr	r1, [sp, #100]
    d1c4:	2965      	cmp	r1, #101
    d1c6:	dc00      	bgt.n	d1ca <.text+0xd1ca>
    d1c8:	e21c      	b.n	d604 <.text+0xd604>
    d1ca:	9814      	ldr	r0, [sp, #80]
    d1cc:	9915      	ldr	r1, [sp, #84]
    d1ce:	4a38      	ldr	r2, [pc, #224]	(d2b0 <.text+0xd2b0>)
    d1d0:	4b38      	ldr	r3, [pc, #224]	(d2b4 <.text+0xd2b4>)
    d1d2:	f00b fb33 	bl	1883c <____eqdf2_from_thumb>
    d1d6:	2800      	cmp	r0, #0
    d1d8:	d000      	beq.n	d1dc <.text+0xd1dc>
    d1da:	e09d      	b.n	d318 <.text+0xd318>
    d1dc:	4b36      	ldr	r3, [pc, #216]	(d2b8 <.text+0xd2b8>)
    d1de:	9a07      	ldr	r2, [sp, #28]
    d1e0:	24d3      	movs	r4, #211
    d1e2:	00e4      	lsls	r4, r4, #3
    d1e4:	446c      	add	r4, sp
    d1e6:	6013      	str	r3, [r2, #0]
    d1e8:	2301      	movs	r3, #1
    d1ea:	6053      	str	r3, [r2, #4]
    d1ec:	482b      	ldr	r0, [pc, #172]	(d29c <.text+0xd29c>)
    d1ee:	6823      	ldr	r3, [r4, #0]
    d1f0:	4468      	add	r0, sp
    d1f2:	3301      	adds	r3, #1
    d1f4:	6023      	str	r3, [r4, #0]
    d1f6:	6803      	ldr	r3, [r0, #0]
    d1f8:	3301      	adds	r3, #1
    d1fa:	6003      	str	r3, [r0, #0]
    d1fc:	2b07      	cmp	r3, #7
    d1fe:	dc01      	bgt.n	d204 <.text+0xd204>
    d200:	3208      	adds	r2, #8
    d202:	e00b      	b.n	d21c <.text+0xd21c>
    d204:	21d2      	movs	r1, #210
    d206:	00c9      	lsls	r1, r1, #3
    d208:	9804      	ldr	r0, [sp, #16]
    d20a:	4469      	add	r1, sp
    d20c:	f7ff f966 	bl	c4dc <__sprint>
    d210:	2800      	cmp	r0, #0
    d212:	d000      	beq.n	d216 <.text+0xd216>
    d214:	e345      	b.n	d8a2 <.text+0xd8a2>
    d216:	22c5      	movs	r2, #197
    d218:	00d2      	lsls	r2, r2, #3
    d21a:	446a      	add	r2, sp
    d21c:	4927      	ldr	r1, [pc, #156]	(d2bc <.text+0xd2bc>)
    d21e:	4469      	add	r1, sp
    d220:	680b      	ldr	r3, [r1, #0]
    d222:	9c0e      	ldr	r4, [sp, #56]
    d224:	42a3      	cmp	r3, r4
    d226:	db03      	blt.n	d230 <.text+0xd230>
    d228:	9817      	ldr	r0, [sp, #92]
    d22a:	07c0      	lsls	r0, r0, #31
    d22c:	d400      	bmi.n	d230 <.text+0xd230>
    d22e:	e2b4      	b.n	d79a <.text+0xd79a>
    d230:	24d3      	movs	r4, #211
    d232:	00e4      	lsls	r4, r4, #3
    d234:	2301      	movs	r3, #1
    d236:	446c      	add	r4, sp
    d238:	6053      	str	r3, [r2, #4]
    d23a:	4818      	ldr	r0, [pc, #96]	(d29c <.text+0xd29c>)
    d23c:	6823      	ldr	r3, [r4, #0]
    d23e:	4468      	add	r0, sp
    d240:	3301      	adds	r3, #1
    d242:	6023      	str	r3, [r4, #0]
    d244:	6803      	ldr	r3, [r0, #0]
    d246:	990b      	ldr	r1, [sp, #44]
    d248:	3301      	adds	r3, #1
    d24a:	6011      	str	r1, [r2, #0]
    d24c:	6003      	str	r3, [r0, #0]
    d24e:	2b07      	cmp	r3, #7
    d250:	dc01      	bgt.n	d256 <.text+0xd256>
    d252:	3208      	adds	r2, #8
    d254:	e00b      	b.n	d26e <.text+0xd26e>
    d256:	21d2      	movs	r1, #210
    d258:	00c9      	lsls	r1, r1, #3
    d25a:	9804      	ldr	r0, [sp, #16]
    d25c:	4469      	add	r1, sp
    d25e:	f7ff f93d 	bl	c4dc <__sprint>
    d262:	2800      	cmp	r0, #0
    d264:	d000      	beq.n	d268 <.text+0xd268>
    d266:	e31c      	b.n	d8a2 <.text+0xd8a2>
    d268:	22c5      	movs	r2, #197
    d26a:	00d2      	lsls	r2, r2, #3
    d26c:	446a      	add	r2, sp
    d26e:	9c0e      	ldr	r4, [sp, #56]
    d270:	3c01      	subs	r4, #1
    d272:	2c00      	cmp	r4, #0
    d274:	dc2e      	bgt.n	d2d4 <.text+0xd2d4>
    d276:	e290      	b.n	d79a <.text+0xd79a>
    d278:	6013      	str	r3, [r2, #0]
    d27a:	2310      	movs	r3, #16
    d27c:	6053      	str	r3, [r2, #4]
    d27e:	1c03      	adds	r3, r0, #0
    d280:	20d3      	movs	r0, #211
    d282:	00c0      	lsls	r0, r0, #3
    d284:	3310      	adds	r3, #16
    d286:	4468      	add	r0, sp
    d288:	6003      	str	r3, [r0, #0]
    d28a:	4804      	ldr	r0, [pc, #16]	(d29c <.text+0xd29c>)
    d28c:	1c6b      	adds	r3, r5, #1
    d28e:	4468      	add	r0, sp
    d290:	6003      	str	r3, [r0, #0]
    d292:	2b07      	cmp	r3, #7
    d294:	dc14      	bgt.n	d2c0 <.text+0xd2c0>
    d296:	3208      	adds	r2, #8
    d298:	e01b      	b.n	d2d2 <.text+0xd2d2>
    d29a:	0000      	lsls	r0, r0, #0
    d29c:	0694      	lsls	r4, r2, #26
    d29e:	0000      	lsls	r0, r0, #0
    d2a0:	8c2c      	ldrh	r4, [r5, #32]
    d2a2:	0001      	lsls	r1, r0, #0
    d2a4:	06c7      	lsls	r7, r0, #27
    d2a6:	0000      	lsls	r0, r0, #0
    d2a8:	06c5      	lsls	r5, r0, #27
    d2aa:	0000      	lsls	r0, r0, #0
    d2ac:	8c1c      	ldrh	r4, [r3, #32]
    d2ae:	0001      	lsls	r1, r0, #0
	...
    d2b8:	9310      	str	r3, [sp, #64]
    d2ba:	0001      	lsls	r1, r0, #0
    d2bc:	06b4      	lsls	r4, r6, #26
    d2be:	0000      	lsls	r0, r0, #0
    d2c0:	9804      	ldr	r0, [sp, #16]
    d2c2:	f7ff f90b 	bl	c4dc <__sprint>
    d2c6:	2800      	cmp	r0, #0
    d2c8:	d000      	beq.n	d2cc <.text+0xd2cc>
    d2ca:	e2ea      	b.n	d8a2 <.text+0xd8a2>
    d2cc:	22c5      	movs	r2, #197
    d2ce:	00d2      	lsls	r2, r2, #3
    d2d0:	446a      	add	r2, sp
    d2d2:	3c10      	subs	r4, #16
    d2d4:	23d3      	movs	r3, #211
    d2d6:	00db      	lsls	r3, r3, #3
    d2d8:	446b      	add	r3, sp
    d2da:	6818      	ldr	r0, [r3, #0]
    d2dc:	4bda      	ldr	r3, [pc, #872]	(d648 <.text+0xd648>)
    d2de:	21d2      	movs	r1, #210
    d2e0:	446b      	add	r3, sp
    d2e2:	00c9      	lsls	r1, r1, #3
    d2e4:	681d      	ldr	r5, [r3, #0]
    d2e6:	4469      	add	r1, sp
    d2e8:	4bd8      	ldr	r3, [pc, #864]	(d64c <.text+0xd64c>)
    d2ea:	2c10      	cmp	r4, #16
    d2ec:	dcc4      	bgt.n	d278 <.text+0xd278>
    d2ee:	6013      	str	r3, [r2, #0]
    d2f0:	6054      	str	r4, [r2, #4]
    d2f2:	1903      	adds	r3, r0, r4
    d2f4:	24d3      	movs	r4, #211
    d2f6:	00e4      	lsls	r4, r4, #3
    d2f8:	48d3      	ldr	r0, [pc, #844]	(d648 <.text+0xd648>)
    d2fa:	446c      	add	r4, sp
    d2fc:	6023      	str	r3, [r4, #0]
    d2fe:	4468      	add	r0, sp
    d300:	1c6b      	adds	r3, r5, #1
    d302:	6003      	str	r3, [r0, #0]
    d304:	2b07      	cmp	r3, #7
    d306:	dc00      	bgt.n	d30a <.text+0xd30a>
    d308:	e23d      	b.n	d786 <.text+0xd786>
    d30a:	9804      	ldr	r0, [sp, #16]
    d30c:	f7ff f8e6 	bl	c4dc <__sprint>
    d310:	2800      	cmp	r0, #0
    d312:	d000      	beq.n	d316 <.text+0xd316>
    d314:	e2c5      	b.n	d8a2 <.text+0xd8a2>
    d316:	e23d      	b.n	d794 <.text+0xd794>
    d318:	49cd      	ldr	r1, [pc, #820]	(d650 <.text+0xd650>)
    d31a:	4469      	add	r1, sp
    d31c:	680b      	ldr	r3, [r1, #0]
    d31e:	2b00      	cmp	r3, #0
    d320:	dd00      	ble.n	d324 <.text+0xd324>
    d322:	e095      	b.n	d450 <.text+0xd450>
    d324:	4bcb      	ldr	r3, [pc, #812]	(d654 <.text+0xd654>)
    d326:	9a07      	ldr	r2, [sp, #28]
    d328:	24d3      	movs	r4, #211
    d32a:	00e4      	lsls	r4, r4, #3
    d32c:	446c      	add	r4, sp
    d32e:	6013      	str	r3, [r2, #0]
    d330:	2301      	movs	r3, #1
    d332:	6053      	str	r3, [r2, #4]
    d334:	48c4      	ldr	r0, [pc, #784]	(d648 <.text+0xd648>)
    d336:	6823      	ldr	r3, [r4, #0]
    d338:	4468      	add	r0, sp
    d33a:	3301      	adds	r3, #1
    d33c:	6023      	str	r3, [r4, #0]
    d33e:	6803      	ldr	r3, [r0, #0]
    d340:	3301      	adds	r3, #1
    d342:	6003      	str	r3, [r0, #0]
    d344:	2b07      	cmp	r3, #7
    d346:	dc01      	bgt.n	d34c <.text+0xd34c>
    d348:	3208      	adds	r2, #8
    d34a:	e00b      	b.n	d364 <.text+0xd364>
    d34c:	21d2      	movs	r1, #210
    d34e:	00c9      	lsls	r1, r1, #3
    d350:	9804      	ldr	r0, [sp, #16]
    d352:	4469      	add	r1, sp
    d354:	f7ff f8c2 	bl	c4dc <__sprint>
    d358:	2800      	cmp	r0, #0
    d35a:	d000      	beq.n	d35e <.text+0xd35e>
    d35c:	e2a1      	b.n	d8a2 <.text+0xd8a2>
    d35e:	22c5      	movs	r2, #197
    d360:	00d2      	lsls	r2, r2, #3
    d362:	446a      	add	r2, sp
    d364:	49ba      	ldr	r1, [pc, #744]	(d650 <.text+0xd650>)
    d366:	4469      	add	r1, sp
    d368:	680b      	ldr	r3, [r1, #0]
    d36a:	2b00      	cmp	r3, #0
    d36c:	d103      	bne.n	d376 <.text+0xd376>
    d36e:	9b0e      	ldr	r3, [sp, #56]
    d370:	2b00      	cmp	r3, #0
    d372:	d100      	bne.n	d376 <.text+0xd376>
    d374:	e211      	b.n	d79a <.text+0xd79a>
    d376:	20d3      	movs	r0, #211
    d378:	00c0      	lsls	r0, r0, #3
    d37a:	2301      	movs	r3, #1
    d37c:	4468      	add	r0, sp
    d37e:	6053      	str	r3, [r2, #4]
    d380:	49b1      	ldr	r1, [pc, #708]	(d648 <.text+0xd648>)
    d382:	6803      	ldr	r3, [r0, #0]
    d384:	4469      	add	r1, sp
    d386:	3301      	adds	r3, #1
    d388:	6003      	str	r3, [r0, #0]
    d38a:	680b      	ldr	r3, [r1, #0]
    d38c:	9c0b      	ldr	r4, [sp, #44]
    d38e:	3301      	adds	r3, #1
    d390:	6014      	str	r4, [r2, #0]
    d392:	600b      	str	r3, [r1, #0]
    d394:	2b07      	cmp	r3, #7
    d396:	dc01      	bgt.n	d39c <.text+0xd39c>
    d398:	3208      	adds	r2, #8
    d39a:	e00b      	b.n	d3b4 <.text+0xd3b4>
    d39c:	21d2      	movs	r1, #210
    d39e:	00c9      	lsls	r1, r1, #3
    d3a0:	9804      	ldr	r0, [sp, #16]
    d3a2:	4469      	add	r1, sp
    d3a4:	f7ff f89a 	bl	c4dc <__sprint>
    d3a8:	2800      	cmp	r0, #0
    d3aa:	d000      	beq.n	d3ae <.text+0xd3ae>
    d3ac:	e279      	b.n	d8a2 <.text+0xd8a2>
    d3ae:	22c5      	movs	r2, #197
    d3b0:	00d2      	lsls	r2, r2, #3
    d3b2:	446a      	add	r2, sp
    d3b4:	4ca6      	ldr	r4, [pc, #664]	(d650 <.text+0xd650>)
    d3b6:	446c      	add	r4, sp
    d3b8:	6823      	ldr	r3, [r4, #0]
    d3ba:	425e      	negs	r6, r3
    d3bc:	2e00      	cmp	r6, #0
    d3be:	dc1b      	bgt.n	d3f8 <.text+0xd3f8>
    d3c0:	e03d      	b.n	d43e <.text+0xd43e>
    d3c2:	6013      	str	r3, [r2, #0]
    d3c4:	2310      	movs	r3, #16
    d3c6:	6053      	str	r3, [r2, #4]
    d3c8:	1c03      	adds	r3, r0, #0
    d3ca:	20d3      	movs	r0, #211
    d3cc:	00c0      	lsls	r0, r0, #3
    d3ce:	4c9e      	ldr	r4, [pc, #632]	(d648 <.text+0xd648>)
    d3d0:	3310      	adds	r3, #16
    d3d2:	4468      	add	r0, sp
    d3d4:	6003      	str	r3, [r0, #0]
    d3d6:	446c      	add	r4, sp
    d3d8:	1c6b      	adds	r3, r5, #1
    d3da:	6023      	str	r3, [r4, #0]
    d3dc:	2b07      	cmp	r3, #7
    d3de:	dc01      	bgt.n	d3e4 <.text+0xd3e4>
    d3e0:	3208      	adds	r2, #8
    d3e2:	e008      	b.n	d3f6 <.text+0xd3f6>
    d3e4:	9804      	ldr	r0, [sp, #16]
    d3e6:	f7ff f879 	bl	c4dc <__sprint>
    d3ea:	2800      	cmp	r0, #0
    d3ec:	d000      	beq.n	d3f0 <.text+0xd3f0>
    d3ee:	e258      	b.n	d8a2 <.text+0xd8a2>
    d3f0:	22c5      	movs	r2, #197
    d3f2:	00d2      	lsls	r2, r2, #3
    d3f4:	446a      	add	r2, sp
    d3f6:	3e10      	subs	r6, #16
    d3f8:	23d3      	movs	r3, #211
    d3fa:	4c93      	ldr	r4, [pc, #588]	(d648 <.text+0xd648>)
    d3fc:	21d2      	movs	r1, #210
    d3fe:	00db      	lsls	r3, r3, #3
    d400:	446b      	add	r3, sp
    d402:	00c9      	lsls	r1, r1, #3
    d404:	446c      	add	r4, sp
    d406:	6818      	ldr	r0, [r3, #0]
    d408:	4469      	add	r1, sp
    d40a:	6825      	ldr	r5, [r4, #0]
    d40c:	4b8f      	ldr	r3, [pc, #572]	(d64c <.text+0xd64c>)
    d40e:	2e10      	cmp	r6, #16
    d410:	dcd7      	bgt.n	d3c2 <.text+0xd3c2>
    d412:	6013      	str	r3, [r2, #0]
    d414:	1983      	adds	r3, r0, r6
    d416:	20d3      	movs	r0, #211
    d418:	00c0      	lsls	r0, r0, #3
    d41a:	4468      	add	r0, sp
    d41c:	6003      	str	r3, [r0, #0]
    d41e:	1c6b      	adds	r3, r5, #1
    d420:	6056      	str	r6, [r2, #4]
    d422:	6023      	str	r3, [r4, #0]
    d424:	2b07      	cmp	r3, #7
    d426:	dc01      	bgt.n	d42c <.text+0xd42c>
    d428:	3208      	adds	r2, #8
    d42a:	e008      	b.n	d43e <.text+0xd43e>
    d42c:	9804      	ldr	r0, [sp, #16]
    d42e:	f7ff f855 	bl	c4dc <__sprint>
    d432:	2800      	cmp	r0, #0
    d434:	d000      	beq.n	d438 <.text+0xd438>
    d436:	e234      	b.n	d8a2 <.text+0xd8a2>
    d438:	22c5      	movs	r2, #197
    d43a:	00d2      	lsls	r2, r2, #3
    d43c:	446a      	add	r2, sp
    d43e:	24d3      	movs	r4, #211
    d440:	00e4      	lsls	r4, r4, #3
    d442:	446c      	add	r4, sp
    d444:	990e      	ldr	r1, [sp, #56]
    d446:	6823      	ldr	r3, [r4, #0]
    d448:	185b      	adds	r3, r3, r1
    d44a:	6017      	str	r7, [r2, #0]
    d44c:	6051      	str	r1, [r2, #4]
    d44e:	e07b      	b.n	d548 <.text+0xd548>
    d450:	22d3      	movs	r2, #211
    d452:	00d2      	lsls	r2, r2, #3
    d454:	446a      	add	r2, sp
    d456:	4c7c      	ldr	r4, [pc, #496]	(d648 <.text+0xd648>)
    d458:	21d2      	movs	r1, #210
    d45a:	6810      	ldr	r0, [r2, #0]
    d45c:	9a0e      	ldr	r2, [sp, #56]
    d45e:	00c9      	lsls	r1, r1, #3
    d460:	446c      	add	r4, sp
    d462:	4469      	add	r1, sp
    d464:	6825      	ldr	r5, [r4, #0]
    d466:	4293      	cmp	r3, r2
    d468:	db78      	blt.n	d55c <.text+0xd55c>
    d46a:	9b07      	ldr	r3, [sp, #28]
    d46c:	24d3      	movs	r4, #211
    d46e:	601f      	str	r7, [r3, #0]
    d470:	605a      	str	r2, [r3, #4]
    d472:	00e4      	lsls	r4, r4, #3
    d474:	1883      	adds	r3, r0, r2
    d476:	4874      	ldr	r0, [pc, #464]	(d648 <.text+0xd648>)
    d478:	446c      	add	r4, sp
    d47a:	6023      	str	r3, [r4, #0]
    d47c:	4468      	add	r0, sp
    d47e:	1c6b      	adds	r3, r5, #1
    d480:	6003      	str	r3, [r0, #0]
    d482:	2b07      	cmp	r3, #7
    d484:	dc02      	bgt.n	d48c <.text+0xd48c>
    d486:	9a07      	ldr	r2, [sp, #28]
    d488:	3208      	adds	r2, #8
    d48a:	e008      	b.n	d49e <.text+0xd49e>
    d48c:	9804      	ldr	r0, [sp, #16]
    d48e:	f7ff f825 	bl	c4dc <__sprint>
    d492:	2800      	cmp	r0, #0
    d494:	d000      	beq.n	d498 <.text+0xd498>
    d496:	e204      	b.n	d8a2 <.text+0xd8a2>
    d498:	22c5      	movs	r2, #197
    d49a:	00d2      	lsls	r2, r2, #3
    d49c:	446a      	add	r2, sp
    d49e:	496c      	ldr	r1, [pc, #432]	(d650 <.text+0xd650>)
    d4a0:	4469      	add	r1, sp
    d4a2:	680b      	ldr	r3, [r1, #0]
    d4a4:	980e      	ldr	r0, [sp, #56]
    d4a6:	1a1c      	subs	r4, r3, r0
    d4a8:	2c00      	cmp	r4, #0
    d4aa:	dc1b      	bgt.n	d4e4 <.text+0xd4e4>
    d4ac:	e03f      	b.n	d52e <.text+0xd52e>
    d4ae:	6013      	str	r3, [r2, #0]
    d4b0:	2310      	movs	r3, #16
    d4b2:	6053      	str	r3, [r2, #4]
    d4b4:	1c03      	adds	r3, r0, #0
    d4b6:	20d3      	movs	r0, #211
    d4b8:	00c0      	lsls	r0, r0, #3
    d4ba:	3310      	adds	r3, #16
    d4bc:	4468      	add	r0, sp
    d4be:	6003      	str	r3, [r0, #0]
    d4c0:	4861      	ldr	r0, [pc, #388]	(d648 <.text+0xd648>)
    d4c2:	1c6b      	adds	r3, r5, #1
    d4c4:	4468      	add	r0, sp
    d4c6:	6003      	str	r3, [r0, #0]
    d4c8:	2b07      	cmp	r3, #7
    d4ca:	dc01      	bgt.n	d4d0 <.text+0xd4d0>
    d4cc:	3208      	adds	r2, #8
    d4ce:	e008      	b.n	d4e2 <.text+0xd4e2>
    d4d0:	9804      	ldr	r0, [sp, #16]
    d4d2:	f7ff f803 	bl	c4dc <__sprint>
    d4d6:	2800      	cmp	r0, #0
    d4d8:	d000      	beq.n	d4dc <.text+0xd4dc>
    d4da:	e1e2      	b.n	d8a2 <.text+0xd8a2>
    d4dc:	22c5      	movs	r2, #197
    d4de:	00d2      	lsls	r2, r2, #3
    d4e0:	446a      	add	r2, sp
    d4e2:	3c10      	subs	r4, #16
    d4e4:	23d3      	movs	r3, #211
    d4e6:	00db      	lsls	r3, r3, #3
    d4e8:	446b      	add	r3, sp
    d4ea:	6818      	ldr	r0, [r3, #0]
    d4ec:	4b56      	ldr	r3, [pc, #344]	(d648 <.text+0xd648>)
    d4ee:	21d2      	movs	r1, #210
    d4f0:	446b      	add	r3, sp
    d4f2:	00c9      	lsls	r1, r1, #3
    d4f4:	681d      	ldr	r5, [r3, #0]
    d4f6:	4469      	add	r1, sp
    d4f8:	4b54      	ldr	r3, [pc, #336]	(d64c <.text+0xd64c>)
    d4fa:	2c10      	cmp	r4, #16
    d4fc:	dcd7      	bgt.n	d4ae <.text+0xd4ae>
    d4fe:	6013      	str	r3, [r2, #0]
    d500:	6054      	str	r4, [r2, #4]
    d502:	1903      	adds	r3, r0, r4
    d504:	24d3      	movs	r4, #211
    d506:	00e4      	lsls	r4, r4, #3
    d508:	484f      	ldr	r0, [pc, #316]	(d648 <.text+0xd648>)
    d50a:	446c      	add	r4, sp
    d50c:	6023      	str	r3, [r4, #0]
    d50e:	4468      	add	r0, sp
    d510:	1c6b      	adds	r3, r5, #1
    d512:	6003      	str	r3, [r0, #0]
    d514:	2b07      	cmp	r3, #7
    d516:	dc01      	bgt.n	d51c <.text+0xd51c>
    d518:	3208      	adds	r2, #8
    d51a:	e008      	b.n	d52e <.text+0xd52e>
    d51c:	9804      	ldr	r0, [sp, #16]
    d51e:	f7fe ffdd 	bl	c4dc <__sprint>
    d522:	2800      	cmp	r0, #0
    d524:	d000      	beq.n	d528 <.text+0xd528>
    d526:	e1bc      	b.n	d8a2 <.text+0xd8a2>
    d528:	22c5      	movs	r2, #197
    d52a:	00d2      	lsls	r2, r2, #3
    d52c:	446a      	add	r2, sp
    d52e:	9b17      	ldr	r3, [sp, #92]
    d530:	2101      	movs	r1, #1
    d532:	420b      	tst	r3, r1
    d534:	d100      	bne.n	d538 <.text+0xd538>
    d536:	e130      	b.n	d79a <.text+0xd79a>
    d538:	24d3      	movs	r4, #211
    d53a:	4b47      	ldr	r3, [pc, #284]	(d658 <.text+0xd658>)
    d53c:	00e4      	lsls	r4, r4, #3
    d53e:	446c      	add	r4, sp
    d540:	6013      	str	r3, [r2, #0]
    d542:	6823      	ldr	r3, [r4, #0]
    d544:	6051      	str	r1, [r2, #4]
    d546:	3301      	adds	r3, #1
    d548:	483f      	ldr	r0, [pc, #252]	(d648 <.text+0xd648>)
    d54a:	4468      	add	r0, sp
    d54c:	6023      	str	r3, [r4, #0]
    d54e:	6803      	ldr	r3, [r0, #0]
    d550:	3301      	adds	r3, #1
    d552:	6003      	str	r3, [r0, #0]
    d554:	2b07      	cmp	r3, #7
    d556:	dc00      	bgt.n	d55a <.text+0xd55a>
    d558:	e115      	b.n	d786 <.text+0xd786>
    d55a:	e116      	b.n	d78a <.text+0xd78a>
    d55c:	9a07      	ldr	r2, [sp, #28]
    d55e:	24d3      	movs	r4, #211
    d560:	6053      	str	r3, [r2, #4]
    d562:	00e4      	lsls	r4, r4, #3
    d564:	18c3      	adds	r3, r0, r3
    d566:	4838      	ldr	r0, [pc, #224]	(d648 <.text+0xd648>)
    d568:	446c      	add	r4, sp
    d56a:	6023      	str	r3, [r4, #0]
    d56c:	4468      	add	r0, sp
    d56e:	1c6b      	adds	r3, r5, #1
    d570:	6017      	str	r7, [r2, #0]
    d572:	6003      	str	r3, [r0, #0]
    d574:	2b07      	cmp	r3, #7
    d576:	dc01      	bgt.n	d57c <.text+0xd57c>
    d578:	3208      	adds	r2, #8
    d57a:	e008      	b.n	d58e <.text+0xd58e>
    d57c:	9804      	ldr	r0, [sp, #16]
    d57e:	f7fe ffad 	bl	c4dc <__sprint>
    d582:	2800      	cmp	r0, #0
    d584:	d000      	beq.n	d588 <.text+0xd588>
    d586:	e18c      	b.n	d8a2 <.text+0xd8a2>
    d588:	22c5      	movs	r2, #197
    d58a:	00d2      	lsls	r2, r2, #3
    d58c:	446a      	add	r2, sp
    d58e:	4b32      	ldr	r3, [pc, #200]	(d658 <.text+0xd658>)
    d590:	492f      	ldr	r1, [pc, #188]	(d650 <.text+0xd650>)
    d592:	20d3      	movs	r0, #211
    d594:	00c0      	lsls	r0, r0, #3
    d596:	4469      	add	r1, sp
    d598:	4468      	add	r0, sp
    d59a:	6013      	str	r3, [r2, #0]
    d59c:	2301      	movs	r3, #1
    d59e:	680c      	ldr	r4, [r1, #0]
    d5a0:	6053      	str	r3, [r2, #4]
    d5a2:	4929      	ldr	r1, [pc, #164]	(d648 <.text+0xd648>)
    d5a4:	6803      	ldr	r3, [r0, #0]
    d5a6:	4469      	add	r1, sp
    d5a8:	3301      	adds	r3, #1
    d5aa:	6003      	str	r3, [r0, #0]
    d5ac:	680b      	ldr	r3, [r1, #0]
    d5ae:	3301      	adds	r3, #1
    d5b0:	600b      	str	r3, [r1, #0]
    d5b2:	2b07      	cmp	r3, #7
    d5b4:	dc02      	bgt.n	d5bc <.text+0xd5bc>
    d5b6:	1c11      	adds	r1, r2, #0
    d5b8:	3108      	adds	r1, #8
    d5ba:	e00b      	b.n	d5d4 <.text+0xd5d4>
    d5bc:	21d2      	movs	r1, #210
    d5be:	00c9      	lsls	r1, r1, #3
    d5c0:	9804      	ldr	r0, [sp, #16]
    d5c2:	4469      	add	r1, sp
    d5c4:	f7fe ff8a 	bl	c4dc <__sprint>
    d5c8:	2800      	cmp	r0, #0
    d5ca:	d000      	beq.n	d5ce <.text+0xd5ce>
    d5cc:	e169      	b.n	d8a2 <.text+0xd8a2>
    d5ce:	21c5      	movs	r1, #197
    d5d0:	00c9      	lsls	r1, r1, #3
    d5d2:	4469      	add	r1, sp
    d5d4:	193b      	adds	r3, r7, r4
    d5d6:	600b      	str	r3, [r1, #0]
    d5d8:	4b1d      	ldr	r3, [pc, #116]	(d650 <.text+0xd650>)
    d5da:	20d3      	movs	r0, #211
    d5dc:	446b      	add	r3, sp
    d5de:	00c0      	lsls	r0, r0, #3
    d5e0:	681a      	ldr	r2, [r3, #0]
    d5e2:	4468      	add	r0, sp
    d5e4:	9c0e      	ldr	r4, [sp, #56]
    d5e6:	6803      	ldr	r3, [r0, #0]
    d5e8:	1aa2      	subs	r2, r4, r2
    d5ea:	189b      	adds	r3, r3, r2
    d5ec:	604a      	str	r2, [r1, #4]
    d5ee:	4a16      	ldr	r2, [pc, #88]	(d648 <.text+0xd648>)
    d5f0:	446a      	add	r2, sp
    d5f2:	6003      	str	r3, [r0, #0]
    d5f4:	6813      	ldr	r3, [r2, #0]
    d5f6:	3301      	adds	r3, #1
    d5f8:	6013      	str	r3, [r2, #0]
    d5fa:	2b07      	cmp	r3, #7
    d5fc:	dd00      	ble.n	d600 <.text+0xd600>
    d5fe:	e0c4      	b.n	d78a <.text+0xd78a>
    d600:	1c0a      	adds	r2, r1, #0
    d602:	e0c0      	b.n	d786 <.text+0xd786>
    d604:	9b0e      	ldr	r3, [sp, #56]
    d606:	2b01      	cmp	r3, #1
    d608:	dc04      	bgt.n	d614 <.text+0xd614>
    d60a:	9c17      	ldr	r4, [sp, #92]
    d60c:	2301      	movs	r3, #1
    d60e:	421c      	tst	r4, r3
    d610:	d100      	bne.n	d614 <.text+0xd614>
    d612:	e086      	b.n	d722 <.text+0xd722>
    d614:	4a11      	ldr	r2, [pc, #68]	(d65c <.text+0xd65c>)
    d616:	783b      	ldrb	r3, [r7, #0]
    d618:	446a      	add	r2, sp
    d61a:	7013      	strb	r3, [r2, #0]
    d61c:	232e      	movs	r3, #46
    d61e:	7053      	strb	r3, [r2, #1]
    d620:	21d3      	movs	r1, #211
    d622:	9807      	ldr	r0, [sp, #28]
    d624:	00c9      	lsls	r1, r1, #3
    d626:	2302      	movs	r3, #2
    d628:	4469      	add	r1, sp
    d62a:	6002      	str	r2, [r0, #0]
    d62c:	6043      	str	r3, [r0, #4]
    d62e:	4a06      	ldr	r2, [pc, #24]	(d648 <.text+0xd648>)
    d630:	680b      	ldr	r3, [r1, #0]
    d632:	446a      	add	r2, sp
    d634:	3302      	adds	r3, #2
    d636:	600b      	str	r3, [r1, #0]
    d638:	6813      	ldr	r3, [r2, #0]
    d63a:	3301      	adds	r3, #1
    d63c:	6013      	str	r3, [r2, #0]
    d63e:	2b07      	cmp	r3, #7
    d640:	dc0e      	bgt.n	d660 <.text+0xd660>
    d642:	1c04      	adds	r4, r0, #0
    d644:	3408      	adds	r4, #8
    d646:	e017      	b.n	d678 <.text+0xd678>
    d648:	0694      	lsls	r4, r2, #26
    d64a:	0000      	lsls	r0, r0, #0
    d64c:	8c1c      	ldrh	r4, [r3, #32]
    d64e:	0001      	lsls	r1, r0, #0
    d650:	06b4      	lsls	r4, r6, #26
    d652:	0000      	lsls	r0, r0, #0
    d654:	9310      	str	r3, [sp, #64]
    d656:	0001      	lsls	r1, r0, #0
    d658:	9314      	str	r3, [sp, #80]
    d65a:	0001      	lsls	r1, r0, #0
    d65c:	06c5      	lsls	r5, r0, #27
    d65e:	0000      	lsls	r0, r0, #0
    d660:	21d2      	movs	r1, #210
    d662:	00c9      	lsls	r1, r1, #3
    d664:	9804      	ldr	r0, [sp, #16]
    d666:	4469      	add	r1, sp
    d668:	f7fe ff38 	bl	c4dc <__sprint>
    d66c:	2800      	cmp	r0, #0
    d66e:	d000      	beq.n	d672 <.text+0xd672>
    d670:	e117      	b.n	d8a2 <.text+0xd8a2>
    d672:	24c5      	movs	r4, #197
    d674:	00e4      	lsls	r4, r4, #3
    d676:	446c      	add	r4, sp
    d678:	9814      	ldr	r0, [sp, #80]
    d67a:	9915      	ldr	r1, [sp, #84]
    d67c:	4ba0      	ldr	r3, [pc, #640]	(d900 <.text+0xd900>)
    d67e:	4a9f      	ldr	r2, [pc, #636]	(d8fc <.text+0xd8fc>)
    d680:	f00b f8d8 	bl	18834 <____nedf2_from_thumb>
    d684:	9d0e      	ldr	r5, [sp, #56]
    d686:	3d01      	subs	r5, #1
    d688:	2800      	cmp	r0, #0
    d68a:	d012      	beq.n	d6b2 <.text+0xd6b2>
    d68c:	20d3      	movs	r0, #211
    d68e:	00c0      	lsls	r0, r0, #3
    d690:	1c7b      	adds	r3, r7, #1
    d692:	4468      	add	r0, sp
    d694:	6023      	str	r3, [r4, #0]
    d696:	990e      	ldr	r1, [sp, #56]
    d698:	6803      	ldr	r3, [r0, #0]
    d69a:	4a9a      	ldr	r2, [pc, #616]	(d904 <.text+0xd904>)
    d69c:	18cb      	adds	r3, r1, r3
    d69e:	3b01      	subs	r3, #1
    d6a0:	446a      	add	r2, sp
    d6a2:	6003      	str	r3, [r0, #0]
    d6a4:	6813      	ldr	r3, [r2, #0]
    d6a6:	3301      	adds	r3, #1
    d6a8:	6065      	str	r5, [r4, #4]
    d6aa:	6013      	str	r3, [r2, #0]
    d6ac:	2b07      	cmp	r3, #7
    d6ae:	dd49      	ble.n	d744 <.text+0xd744>
    d6b0:	e04a      	b.n	d748 <.text+0xd748>
    d6b2:	1e2e      	subs	r6, r5, #0
    d6b4:	dc1b      	bgt.n	d6ee <.text+0xd6ee>
    d6b6:	e053      	b.n	d760 <.text+0xd760>
    d6b8:	6023      	str	r3, [r4, #0]
    d6ba:	2310      	movs	r3, #16
    d6bc:	6063      	str	r3, [r4, #4]
    d6be:	1c03      	adds	r3, r0, #0
    d6c0:	20d3      	movs	r0, #211
    d6c2:	00c0      	lsls	r0, r0, #3
    d6c4:	4a8f      	ldr	r2, [pc, #572]	(d904 <.text+0xd904>)
    d6c6:	3310      	adds	r3, #16
    d6c8:	4468      	add	r0, sp
    d6ca:	6003      	str	r3, [r0, #0]
    d6cc:	446a      	add	r2, sp
    d6ce:	1c6b      	adds	r3, r5, #1
    d6d0:	6013      	str	r3, [r2, #0]
    d6d2:	2b07      	cmp	r3, #7
    d6d4:	dc01      	bgt.n	d6da <.text+0xd6da>
    d6d6:	3408      	adds	r4, #8
    d6d8:	e008      	b.n	d6ec <.text+0xd6ec>
    d6da:	9804      	ldr	r0, [sp, #16]
    d6dc:	f7fe fefe 	bl	c4dc <__sprint>
    d6e0:	2800      	cmp	r0, #0
    d6e2:	d000      	beq.n	d6e6 <.text+0xd6e6>
    d6e4:	e0dd      	b.n	d8a2 <.text+0xd8a2>
    d6e6:	24c5      	movs	r4, #197
    d6e8:	00e4      	lsls	r4, r4, #3
    d6ea:	446c      	add	r4, sp
    d6ec:	3e10      	subs	r6, #16
    d6ee:	23d3      	movs	r3, #211
    d6f0:	4a84      	ldr	r2, [pc, #528]	(d904 <.text+0xd904>)
    d6f2:	21d2      	movs	r1, #210
    d6f4:	00db      	lsls	r3, r3, #3
    d6f6:	446b      	add	r3, sp
    d6f8:	00c9      	lsls	r1, r1, #3
    d6fa:	446a      	add	r2, sp
    d6fc:	6818      	ldr	r0, [r3, #0]
    d6fe:	4469      	add	r1, sp
    d700:	6815      	ldr	r5, [r2, #0]
    d702:	4b81      	ldr	r3, [pc, #516]	(d908 <.text+0xd908>)
    d704:	2e10      	cmp	r6, #16
    d706:	dcd7      	bgt.n	d6b8 <.text+0xd6b8>
    d708:	6023      	str	r3, [r4, #0]
    d70a:	1983      	adds	r3, r0, r6
    d70c:	20d3      	movs	r0, #211
    d70e:	00c0      	lsls	r0, r0, #3
    d710:	4468      	add	r0, sp
    d712:	6003      	str	r3, [r0, #0]
    d714:	1c6b      	adds	r3, r5, #1
    d716:	6066      	str	r6, [r4, #4]
    d718:	6013      	str	r3, [r2, #0]
    d71a:	2b07      	cmp	r3, #7
    d71c:	dd12      	ble.n	d744 <.text+0xd744>
    d71e:	9804      	ldr	r0, [sp, #16]
    d720:	e016      	b.n	d750 <.text+0xd750>
    d722:	22d3      	movs	r2, #211
    d724:	9907      	ldr	r1, [sp, #28]
    d726:	00d2      	lsls	r2, r2, #3
    d728:	446a      	add	r2, sp
    d72a:	604b      	str	r3, [r1, #4]
    d72c:	4c75      	ldr	r4, [pc, #468]	(d904 <.text+0xd904>)
    d72e:	6813      	ldr	r3, [r2, #0]
    d730:	446c      	add	r4, sp
    d732:	3301      	adds	r3, #1
    d734:	6013      	str	r3, [r2, #0]
    d736:	6823      	ldr	r3, [r4, #0]
    d738:	3301      	adds	r3, #1
    d73a:	600f      	str	r7, [r1, #0]
    d73c:	6023      	str	r3, [r4, #0]
    d73e:	2b07      	cmp	r3, #7
    d740:	dc02      	bgt.n	d748 <.text+0xd748>
    d742:	1c0c      	adds	r4, r1, #0
    d744:	3408      	adds	r4, #8
    d746:	e00b      	b.n	d760 <.text+0xd760>
    d748:	21d2      	movs	r1, #210
    d74a:	00c9      	lsls	r1, r1, #3
    d74c:	9804      	ldr	r0, [sp, #16]
    d74e:	4469      	add	r1, sp
    d750:	f7fe fec4 	bl	c4dc <__sprint>
    d754:	2800      	cmp	r0, #0
    d756:	d000      	beq.n	d75a <.text+0xd75a>
    d758:	e0a3      	b.n	d8a2 <.text+0xd8a2>
    d75a:	24c5      	movs	r4, #197
    d75c:	00e4      	lsls	r4, r4, #3
    d75e:	446c      	add	r4, sp
    d760:	4b6a      	ldr	r3, [pc, #424]	(d90c <.text+0xd90c>)
    d762:	21d3      	movs	r1, #211
    d764:	00c9      	lsls	r1, r1, #3
    d766:	446b      	add	r3, sp
    d768:	4469      	add	r1, sp
    d76a:	980d      	ldr	r0, [sp, #52]
    d76c:	6023      	str	r3, [r4, #0]
    d76e:	4a65      	ldr	r2, [pc, #404]	(d904 <.text+0xd904>)
    d770:	680b      	ldr	r3, [r1, #0]
    d772:	446a      	add	r2, sp
    d774:	181b      	adds	r3, r3, r0
    d776:	600b      	str	r3, [r1, #0]
    d778:	6813      	ldr	r3, [r2, #0]
    d77a:	3301      	adds	r3, #1
    d77c:	6060      	str	r0, [r4, #4]
    d77e:	6013      	str	r3, [r2, #0]
    d780:	2b07      	cmp	r3, #7
    d782:	dc02      	bgt.n	d78a <.text+0xd78a>
    d784:	1c22      	adds	r2, r4, #0
    d786:	3208      	adds	r2, #8
    d788:	e007      	b.n	d79a <.text+0xd79a>
    d78a:	21d2      	movs	r1, #210
    d78c:	00c9      	lsls	r1, r1, #3
    d78e:	9804      	ldr	r0, [sp, #16]
    d790:	4469      	add	r1, sp
    d792:	e5bb      	b.n	d30c <.text+0xd30c>
    d794:	22c5      	movs	r2, #197
    d796:	00d2      	lsls	r2, r2, #3
    d798:	446a      	add	r2, sp
    d79a:	9b17      	ldr	r3, [sp, #92]
    d79c:	075b      	lsls	r3, r3, #29
    d79e:	d53e      	bpl.n	d81e <.text+0xd81e>
    d7a0:	9809      	ldr	r0, [sp, #36]
    d7a2:	9910      	ldr	r1, [sp, #64]
    d7a4:	1a44      	subs	r4, r0, r1
    d7a6:	2c00      	cmp	r4, #0
    d7a8:	dc1a      	bgt.n	d7e0 <.text+0xd7e0>
    d7aa:	e038      	b.n	d81e <.text+0xd81e>
    d7ac:	6013      	str	r3, [r2, #0]
    d7ae:	2310      	movs	r3, #16
    d7b0:	6053      	str	r3, [r2, #4]
    d7b2:	1c03      	adds	r3, r0, #0
    d7b4:	20d3      	movs	r0, #211
    d7b6:	00c0      	lsls	r0, r0, #3
    d7b8:	3310      	adds	r3, #16
    d7ba:	4468      	add	r0, sp
    d7bc:	6003      	str	r3, [r0, #0]
    d7be:	4851      	ldr	r0, [pc, #324]	(d904 <.text+0xd904>)
    d7c0:	1c6b      	adds	r3, r5, #1
    d7c2:	4468      	add	r0, sp
    d7c4:	6003      	str	r3, [r0, #0]
    d7c6:	2b07      	cmp	r3, #7
    d7c8:	dc01      	bgt.n	d7ce <.text+0xd7ce>
    d7ca:	3208      	adds	r2, #8
    d7cc:	e007      	b.n	d7de <.text+0xd7de>
    d7ce:	9804      	ldr	r0, [sp, #16]
    d7d0:	f7fe fe84 	bl	c4dc <__sprint>
    d7d4:	2800      	cmp	r0, #0
    d7d6:	d164      	bne.n	d8a2 <.text+0xd8a2>
    d7d8:	22c5      	movs	r2, #197
    d7da:	00d2      	lsls	r2, r2, #3
    d7dc:	446a      	add	r2, sp
    d7de:	3c10      	subs	r4, #16
    d7e0:	23d3      	movs	r3, #211
    d7e2:	00db      	lsls	r3, r3, #3
    d7e4:	446b      	add	r3, sp
    d7e6:	6818      	ldr	r0, [r3, #0]
    d7e8:	4b46      	ldr	r3, [pc, #280]	(d904 <.text+0xd904>)
    d7ea:	21d2      	movs	r1, #210
    d7ec:	446b      	add	r3, sp
    d7ee:	00c9      	lsls	r1, r1, #3
    d7f0:	681d      	ldr	r5, [r3, #0]
    d7f2:	4469      	add	r1, sp
    d7f4:	4b46      	ldr	r3, [pc, #280]	(d910 <.text+0xd910>)
    d7f6:	2c10      	cmp	r4, #16
    d7f8:	dcd8      	bgt.n	d7ac <.text+0xd7ac>
    d7fa:	6013      	str	r3, [r2, #0]
    d7fc:	6054      	str	r4, [r2, #4]
    d7fe:	1903      	adds	r3, r0, r4
    d800:	24d3      	movs	r4, #211
    d802:	00e4      	lsls	r4, r4, #3
    d804:	483f      	ldr	r0, [pc, #252]	(d904 <.text+0xd904>)
    d806:	446c      	add	r4, sp
    d808:	6023      	str	r3, [r4, #0]
    d80a:	4468      	add	r0, sp
    d80c:	1c6b      	adds	r3, r5, #1
    d80e:	6003      	str	r3, [r0, #0]
    d810:	2b07      	cmp	r3, #7
    d812:	dd04      	ble.n	d81e <.text+0xd81e>
    d814:	9804      	ldr	r0, [sp, #16]
    d816:	f7fe fe61 	bl	c4dc <__sprint>
    d81a:	2800      	cmp	r0, #0
    d81c:	d141      	bne.n	d8a2 <.text+0xd8a2>
    d81e:	9b10      	ldr	r3, [sp, #64]
    d820:	9909      	ldr	r1, [sp, #36]
    d822:	428b      	cmp	r3, r1
    d824:	da00      	bge.n	d828 <.text+0xd828>
    d826:	1c0b      	adds	r3, r1, #0
    d828:	24d3      	movs	r4, #211
    d82a:	9a08      	ldr	r2, [sp, #32]
    d82c:	00e4      	lsls	r4, r4, #3
    d82e:	446c      	add	r4, sp
    d830:	18d2      	adds	r2, r2, r3
    d832:	6823      	ldr	r3, [r4, #0]
    d834:	9208      	str	r2, [sp, #32]
    d836:	2b00      	cmp	r3, #0
    d838:	d007      	beq.n	d84a <.text+0xd84a>
    d83a:	21d2      	movs	r1, #210
    d83c:	00c9      	lsls	r1, r1, #3
    d83e:	9804      	ldr	r0, [sp, #16]
    d840:	4469      	add	r1, sp
    d842:	f7fe fe4b 	bl	c4dc <__sprint>
    d846:	2800      	cmp	r0, #0
    d848:	d12b      	bne.n	d8a2 <.text+0xd8a2>
    d84a:	482e      	ldr	r0, [pc, #184]	(d904 <.text+0xd904>)
    d84c:	24c5      	movs	r4, #197
    d84e:	9912      	ldr	r1, [sp, #72]
    d850:	2300      	movs	r3, #0
    d852:	4468      	add	r0, sp
    d854:	00e4      	lsls	r4, r4, #3
    d856:	6003      	str	r3, [r0, #0]
    d858:	446c      	add	r4, sp
    d85a:	2900      	cmp	r1, #0
    d85c:	d101      	bne.n	d862 <.text+0xd862>
    d85e:	f7fe fed7 	bl	c610 <_vfprintf_r+0x114>
    d862:	9805      	ldr	r0, [sp, #20]
    d864:	f001 faa4 	bl	edb0 <_free_r>
    d868:	2200      	movs	r2, #0
    d86a:	9212      	str	r2, [sp, #72]
    d86c:	f7fe fed0 	bl	c610 <_vfprintf_r+0x114>
    d870:	9c04      	ldr	r4, [sp, #16]
    d872:	89a3      	ldrh	r3, [r4, #12]
    d874:	2240      	movs	r2, #64
    d876:	4313      	orrs	r3, r2
    d878:	81a3      	strh	r3, [r4, #12]
    d87a:	e019      	b.n	d8b0 <.text+0xd8b0>
    d87c:	21d3      	movs	r1, #211
    d87e:	00c9      	lsls	r1, r1, #3
    d880:	4469      	add	r1, sp
    d882:	680b      	ldr	r3, [r1, #0]
    d884:	2b00      	cmp	r3, #0
    d886:	d007      	beq.n	d898 <.text+0xd898>
    d888:	21d2      	movs	r1, #210
    d88a:	00c9      	lsls	r1, r1, #3
    d88c:	9804      	ldr	r0, [sp, #16]
    d88e:	4469      	add	r1, sp
    d890:	f7fe fe24 	bl	c4dc <__sprint>
    d894:	2800      	cmp	r0, #0
    d896:	d10b      	bne.n	d8b0 <.text+0xd8b0>
    d898:	4a1a      	ldr	r2, [pc, #104]	(d904 <.text+0xd904>)
    d89a:	2300      	movs	r3, #0
    d89c:	446a      	add	r2, sp
    d89e:	6013      	str	r3, [r2, #0]
    d8a0:	e006      	b.n	d8b0 <.text+0xd8b0>
    d8a2:	9b12      	ldr	r3, [sp, #72]
    d8a4:	2b00      	cmp	r3, #0
    d8a6:	d003      	beq.n	d8b0 <.text+0xd8b0>
    d8a8:	9805      	ldr	r0, [sp, #20]
    d8aa:	9912      	ldr	r1, [sp, #72]
    d8ac:	f001 fa80 	bl	edb0 <_free_r>
    d8b0:	9c04      	ldr	r4, [sp, #16]
    d8b2:	89a3      	ldrh	r3, [r4, #12]
    d8b4:	0658      	lsls	r0, r3, #25
    d8b6:	d51a      	bpl.n	d8ee <.text+0xd8ee>
    d8b8:	2101      	movs	r1, #1
    d8ba:	4249      	negs	r1, r1
    d8bc:	9108      	str	r1, [sp, #32]
    d8be:	e016      	b.n	d8ee <.text+0xd8ee>
    d8c0:	2245      	movs	r2, #69
    d8c2:	921a      	str	r2, [sp, #104]
    d8c4:	f7ff f8b9 	bl	ca3a <.text+0xca3a>
    d8c8:	4f12      	ldr	r7, [pc, #72]	(d914 <.text+0xd914>)
    d8ca:	2606      	movs	r6, #6
    d8cc:	9610      	str	r6, [sp, #64]
    d8ce:	e00a      	b.n	d8e6 <.text+0xd8e6>
    d8d0:	4b11      	ldr	r3, [pc, #68]	(d918 <.text+0xd918>)
    d8d2:	278e      	movs	r7, #142
    d8d4:	2200      	movs	r2, #0
    d8d6:	446b      	add	r3, sp
    d8d8:	00ff      	lsls	r7, r7, #3
    d8da:	701a      	strb	r2, [r3, #0]
    d8dc:	446f      	add	r7, sp
    d8de:	2e00      	cmp	r6, #0
    d8e0:	9610      	str	r6, [sp, #64]
    d8e2:	da00      	bge.n	d8e6 <.text+0xd8e6>
    d8e4:	9210      	str	r2, [sp, #64]
    d8e6:	2300      	movs	r3, #0
    d8e8:	930f      	str	r3, [sp, #60]
    d8ea:	f7ff faf5 	bl	ced8 <.text+0xced8>
    d8ee:	23d9      	movs	r3, #217
    d8f0:	9808      	ldr	r0, [sp, #32]
    d8f2:	00db      	lsls	r3, r3, #3
    d8f4:	449d      	add	sp, r3
    d8f6:	bcf0      	pop	{r4, r5, r6, r7}
    d8f8:	bc02      	pop	{r1}
    d8fa:	4708      	bx	r1
	...
    d904:	0694      	lsls	r4, r2, #26
    d906:	0000      	lsls	r0, r0, #0
    d908:	8c1c      	ldrh	r4, [r3, #32]
    d90a:	0001      	lsls	r1, r0, #0
    d90c:	06ad      	lsls	r5, r5, #26
    d90e:	0000      	lsls	r0, r0, #0
    d910:	8c2c      	ldrh	r4, [r5, #32]
    d912:	0001      	lsls	r1, r0, #0
    d914:	9318      	str	r3, [sp, #96]
    d916:	0001      	lsls	r1, r0, #0
    d918:	06c7      	lsls	r7, r0, #27
	...

0000d91c <vfprintf>:
    d91c:	b530      	push	{r4, r5, lr}
    d91e:	1c13      	adds	r3, r2, #0
    d920:	4a05      	ldr	r2, [pc, #20]	(d938 <.text+0xd938>)
    d922:	1c0d      	adds	r5, r1, #0
    d924:	1c04      	adds	r4, r0, #0
    d926:	1c21      	adds	r1, r4, #0
    d928:	6810      	ldr	r0, [r2, #0]
    d92a:	1c2a      	adds	r2, r5, #0
    d92c:	f7fe fde6 	bl	c4fc <_vfprintf_r>
    d930:	bc30      	pop	{r4, r5}
    d932:	bc02      	pop	{r1}
    d934:	4708      	bx	r1
    d936:	0000      	lsls	r0, r0, #0
    d938:	0030      	lsls	r0, r6, #0
    d93a:	4000      	ands	r0, r0

0000d93c <_wcrtomb_r>:
    d93c:	b530      	push	{r4, r5, lr}
    d93e:	b083      	sub	sp, #12
    d940:	1c05      	adds	r5, r0, #0
    d942:	1c1c      	adds	r4, r3, #0
    d944:	2900      	cmp	r1, #0
    d946:	d102      	bne.n	d94e <_wcrtomb_r+0x12>
    d948:	4669      	mov	r1, sp
    d94a:	3102      	adds	r1, #2
    d94c:	2200      	movs	r2, #0
    d94e:	1c23      	adds	r3, r4, #0
    d950:	f000 f888 	bl	da64 <_wctomb_r>
    d954:	1c43      	adds	r3, r0, #1
    d956:	d105      	bne.n	d964 <_wcrtomb_r+0x28>
    d958:	2300      	movs	r3, #0
    d95a:	6023      	str	r3, [r4, #0]
    d95c:	238a      	movs	r3, #138
    d95e:	2001      	movs	r0, #1
    d960:	602b      	str	r3, [r5, #0]
    d962:	4240      	negs	r0, r0
    d964:	b003      	add	sp, #12
    d966:	bc30      	pop	{r4, r5}
    d968:	bc02      	pop	{r1}
    d96a:	4708      	bx	r1

0000d96c <wcrtomb>:
    d96c:	b530      	push	{r4, r5, lr}
    d96e:	1c13      	adds	r3, r2, #0
    d970:	4a05      	ldr	r2, [pc, #20]	(d988 <.text+0xd988>)
    d972:	1c0d      	adds	r5, r1, #0
    d974:	1c04      	adds	r4, r0, #0
    d976:	1c21      	adds	r1, r4, #0
    d978:	6810      	ldr	r0, [r2, #0]
    d97a:	1c2a      	adds	r2, r5, #0
    d97c:	f7ff ffde 	bl	d93c <_wcrtomb_r>
    d980:	bc30      	pop	{r4, r5}
    d982:	bc02      	pop	{r1}
    d984:	4708      	bx	r1
    d986:	0000      	lsls	r0, r0, #0
    d988:	0030      	lsls	r0, r6, #0
    d98a:	4000      	ands	r0, r0

0000d98c <_wcsrtombs_r>:
    d98c:	b5f0      	push	{r4, r5, r6, r7, lr}
    d98e:	b089      	sub	sp, #36
    d990:	9002      	str	r0, [sp, #8]
    d992:	9101      	str	r1, [sp, #4]
    d994:	9200      	str	r2, [sp, #0]
    d996:	1c1d      	adds	r5, r3, #0
    d998:	9f0e      	ldr	r7, [sp, #56]
    d99a:	2900      	cmp	r1, #0
    d99c:	d101      	bne.n	d9a2 <_wcsrtombs_r+0x16>
    d99e:	2501      	movs	r5, #1
    d9a0:	426d      	negs	r5, r5
    d9a2:	9900      	ldr	r1, [sp, #0]
    d9a4:	9a01      	ldr	r2, [sp, #4]
    d9a6:	680e      	ldr	r6, [r1, #0]
    d9a8:	2400      	movs	r4, #0
    d9aa:	9203      	str	r2, [sp, #12]
    d9ac:	e03f      	b.n	da2e <_wcsrtombs_r+0xa2>
    d9ae:	683b      	ldr	r3, [r7, #0]
    d9b0:	9304      	str	r3, [sp, #16]
    d9b2:	6879      	ldr	r1, [r7, #4]
    d9b4:	9105      	str	r1, [sp, #20]
    d9b6:	4669      	mov	r1, sp
    d9b8:	6832      	ldr	r2, [r6, #0]
    d9ba:	9802      	ldr	r0, [sp, #8]
    d9bc:	311a      	adds	r1, #26
    d9be:	1c3b      	adds	r3, r7, #0
    d9c0:	f7ff ffbc 	bl	d93c <_wcrtomb_r>
    d9c4:	1c42      	adds	r2, r0, #1
    d9c6:	d107      	bne.n	d9d8 <_wcsrtombs_r+0x4c>
    d9c8:	9902      	ldr	r1, [sp, #8]
    d9ca:	238a      	movs	r3, #138
    d9cc:	2401      	movs	r4, #1
    d9ce:	600b      	str	r3, [r1, #0]
    d9d0:	4264      	negs	r4, r4
    d9d2:	2300      	movs	r3, #0
    d9d4:	603b      	str	r3, [r7, #0]
    d9d6:	e02c      	b.n	da32 <_wcsrtombs_r+0xa6>
    d9d8:	1a2b      	subs	r3, r5, r0
    d9da:	429c      	cmp	r4, r3
    d9dc:	d822      	bhi.n	da24 <_wcsrtombs_r+0x98>
    d9de:	42a8      	cmp	r0, r5
    d9e0:	d220      	bcs.n	da24 <_wcsrtombs_r+0x98>
    d9e2:	9a01      	ldr	r2, [sp, #4]
    d9e4:	1824      	adds	r4, r4, r0
    d9e6:	2a00      	cmp	r2, #0
    d9e8:	d00f      	beq.n	da0a <_wcsrtombs_r+0x7e>
    d9ea:	2200      	movs	r2, #0
    d9ec:	e007      	b.n	d9fe <_wcsrtombs_r+0x72>
    d9ee:	466b      	mov	r3, sp
    d9f0:	331a      	adds	r3, #26
    d9f2:	5cd3      	ldrb	r3, [r2, r3]
    d9f4:	9903      	ldr	r1, [sp, #12]
    d9f6:	700b      	strb	r3, [r1, #0]
    d9f8:	3101      	adds	r1, #1
    d9fa:	9103      	str	r1, [sp, #12]
    d9fc:	3201      	adds	r2, #1
    d9fe:	4282      	cmp	r2, r0
    da00:	dbf5      	blt.n	d9ee <_wcsrtombs_r+0x62>
    da02:	9a00      	ldr	r2, [sp, #0]
    da04:	6813      	ldr	r3, [r2, #0]
    da06:	3304      	adds	r3, #4
    da08:	6013      	str	r3, [r2, #0]
    da0a:	6833      	ldr	r3, [r6, #0]
    da0c:	2b00      	cmp	r3, #0
    da0e:	d001      	beq.n	da14 <_wcsrtombs_r+0x88>
    da10:	3604      	adds	r6, #4
    da12:	e00c      	b.n	da2e <_wcsrtombs_r+0xa2>
    da14:	9901      	ldr	r1, [sp, #4]
    da16:	2900      	cmp	r1, #0
    da18:	d001      	beq.n	da1e <_wcsrtombs_r+0x92>
    da1a:	9a00      	ldr	r2, [sp, #0]
    da1c:	6013      	str	r3, [r2, #0]
    da1e:	3c01      	subs	r4, #1
    da20:	603b      	str	r3, [r7, #0]
    da22:	e006      	b.n	da32 <_wcsrtombs_r+0xa6>
    da24:	9b04      	ldr	r3, [sp, #16]
    da26:	9905      	ldr	r1, [sp, #20]
    da28:	603b      	str	r3, [r7, #0]
    da2a:	6079      	str	r1, [r7, #4]
    da2c:	e001      	b.n	da32 <_wcsrtombs_r+0xa6>
    da2e:	42ac      	cmp	r4, r5
    da30:	d3bd      	bcc.n	d9ae <_wcsrtombs_r+0x22>
    da32:	1c20      	adds	r0, r4, #0
    da34:	b009      	add	sp, #36
    da36:	bcf0      	pop	{r4, r5, r6, r7}
    da38:	bc02      	pop	{r1}
    da3a:	4708      	bx	r1

0000da3c <wcsrtombs>:
    da3c:	b570      	push	{r4, r5, r6, lr}
    da3e:	1c16      	adds	r6, r2, #0
    da40:	4a07      	ldr	r2, [pc, #28]	(da60 <.text+0xda60>)
    da42:	1c0d      	adds	r5, r1, #0
    da44:	b081      	sub	sp, #4
    da46:	1c04      	adds	r4, r0, #0
    da48:	1c21      	adds	r1, r4, #0
    da4a:	6810      	ldr	r0, [r2, #0]
    da4c:	9300      	str	r3, [sp, #0]
    da4e:	1c2a      	adds	r2, r5, #0
    da50:	1c33      	adds	r3, r6, #0
    da52:	f7ff ff9b 	bl	d98c <_wcsrtombs_r>
    da56:	b001      	add	sp, #4
    da58:	bc70      	pop	{r4, r5, r6}
    da5a:	bc02      	pop	{r1}
    da5c:	4708      	bx	r1
    da5e:	0000      	lsls	r0, r0, #0
    da60:	0030      	lsls	r0, r6, #0
    da62:	4000      	ands	r0, r0

0000da64 <_wctomb_r>:
    da64:	b5f0      	push	{r4, r5, r6, r7, lr}
    da66:	4e9c      	ldr	r6, [pc, #624]	(dcd8 <.text+0xdcd8>)
    da68:	1c30      	adds	r0, r6, #0
    da6a:	1c0d      	adds	r5, r1, #0
    da6c:	1c14      	adds	r4, r2, #0
    da6e:	1c1f      	adds	r7, r3, #0
    da70:	f7fe fd2c 	bl	c4cc <strlen>
    da74:	2801      	cmp	r0, #1
    da76:	d800      	bhi.n	da7a <_wctomb_r+0x16>
    da78:	e121      	b.n	dcbe <_wctomb_r+0x25a>
    da7a:	4998      	ldr	r1, [pc, #608]	(dcdc <.text+0xdcdc>)
    da7c:	1c30      	adds	r0, r6, #0
    da7e:	f002 fd53 	bl	10528 <strcmp>
    da82:	2800      	cmp	r0, #0
    da84:	d000      	beq.n	da88 <_wctomb_r+0x24>
    da86:	e097      	b.n	dbb8 <_wctomb_r+0x154>
    da88:	2d00      	cmp	r5, #0
    da8a:	d100      	bne.n	da8e <_wctomb_r+0x2a>
    da8c:	e11c      	b.n	dcc8 <_wctomb_r+0x264>
    da8e:	2c7f      	cmp	r4, #127
    da90:	dc00      	bgt.n	da94 <_wctomb_r+0x30>
    da92:	e116      	b.n	dcc2 <_wctomb_r+0x25e>
    da94:	1c22      	adds	r2, r4, #0
    da96:	4b92      	ldr	r3, [pc, #584]	(dce0 <.text+0xdce0>)
    da98:	3a80      	subs	r2, #128
    da9a:	429a      	cmp	r2, r3
    da9c:	d80d      	bhi.n	daba <_wctomb_r+0x56>
    da9e:	0562      	lsls	r2, r4, #21
    daa0:	2340      	movs	r3, #64
    daa2:	425b      	negs	r3, r3
    daa4:	0ed2      	lsrs	r2, r2, #27
    daa6:	431a      	orrs	r2, r3
    daa8:	702a      	strb	r2, [r5, #0]
    daaa:	233f      	movs	r3, #63
    daac:	1c22      	adds	r2, r4, #0
    daae:	401a      	ands	r2, r3
    dab0:	2380      	movs	r3, #128
    dab2:	425b      	negs	r3, r3
    dab4:	431a      	orrs	r2, r3
    dab6:	706a      	strb	r2, [r5, #1]
    dab8:	e0a4      	b.n	dc04 <_wctomb_r+0x1a0>
    daba:	488a      	ldr	r0, [pc, #552]	(dce4 <.text+0xdce4>)
    dabc:	4b8a      	ldr	r3, [pc, #552]	(dce8 <.text+0xdce8>)
    dabe:	1822      	adds	r2, r4, r0
    dac0:	429a      	cmp	r2, r3
    dac2:	d817      	bhi.n	daf4 <_wctomb_r+0x90>
    dac4:	4b89      	ldr	r3, [pc, #548]	(dcec <.text+0xdcec>)
    dac6:	18e2      	adds	r2, r4, r3
    dac8:	4b89      	ldr	r3, [pc, #548]	(dcf0 <.text+0xdcf0>)
    daca:	429a      	cmp	r2, r3
    dacc:	d800      	bhi.n	dad0 <_wctomb_r+0x6c>
    dace:	e0fd      	b.n	dccc <_wctomb_r+0x268>
    dad0:	0422      	lsls	r2, r4, #16
    dad2:	2320      	movs	r3, #32
    dad4:	425b      	negs	r3, r3
    dad6:	0f12      	lsrs	r2, r2, #28
    dad8:	431a      	orrs	r2, r3
    dada:	702a      	strb	r2, [r5, #0]
    dadc:	0523      	lsls	r3, r4, #20
    dade:	2280      	movs	r2, #128
    dae0:	4252      	negs	r2, r2
    dae2:	0e9b      	lsrs	r3, r3, #26
    dae4:	4313      	orrs	r3, r2
    dae6:	706b      	strb	r3, [r5, #1]
    dae8:	233f      	movs	r3, #63
    daea:	4023      	ands	r3, r4
    daec:	4313      	orrs	r3, r2
    daee:	2003      	movs	r0, #3
    daf0:	70ab      	strb	r3, [r5, #2]
    daf2:	e0ed      	b.n	dcd0 <_wctomb_r+0x26c>
    daf4:	487f      	ldr	r0, [pc, #508]	(dcf4 <.text+0xdcf4>)
    daf6:	4b80      	ldr	r3, [pc, #512]	(dcf8 <.text+0xdcf8>)
    daf8:	1822      	adds	r2, r4, r0
    dafa:	429a      	cmp	r2, r3
    dafc:	d816      	bhi.n	db2c <_wctomb_r+0xc8>
    dafe:	02e2      	lsls	r2, r4, #11
    db00:	2310      	movs	r3, #16
    db02:	425b      	negs	r3, r3
    db04:	0f52      	lsrs	r2, r2, #29
    db06:	431a      	orrs	r2, r3
    db08:	702a      	strb	r2, [r5, #0]
    db0a:	03a3      	lsls	r3, r4, #14
    db0c:	2280      	movs	r2, #128
    db0e:	4252      	negs	r2, r2
    db10:	0e9b      	lsrs	r3, r3, #26
    db12:	4313      	orrs	r3, r2
    db14:	706b      	strb	r3, [r5, #1]
    db16:	0523      	lsls	r3, r4, #20
    db18:	0e9b      	lsrs	r3, r3, #26
    db1a:	1c69      	adds	r1, r5, #1
    db1c:	4313      	orrs	r3, r2
    db1e:	704b      	strb	r3, [r1, #1]
    db20:	233f      	movs	r3, #63
    db22:	4023      	ands	r3, r4
    db24:	4313      	orrs	r3, r2
    db26:	2004      	movs	r0, #4
    db28:	708b      	strb	r3, [r1, #2]
    db2a:	e0d1      	b.n	dcd0 <_wctomb_r+0x26c>
    db2c:	4b73      	ldr	r3, [pc, #460]	(dcfc <.text+0xdcfc>)
    db2e:	18e2      	adds	r2, r4, r3
    db30:	4b73      	ldr	r3, [pc, #460]	(dd00 <.text+0xdd00>)
    db32:	429a      	cmp	r2, r3
    db34:	d81b      	bhi.n	db6e <_wctomb_r+0x10a>
    db36:	01a2      	lsls	r2, r4, #6
    db38:	2308      	movs	r3, #8
    db3a:	425b      	negs	r3, r3
    db3c:	0f92      	lsrs	r2, r2, #30
    db3e:	431a      	orrs	r2, r3
    db40:	702a      	strb	r2, [r5, #0]
    db42:	0223      	lsls	r3, r4, #8
    db44:	2280      	movs	r2, #128
    db46:	4252      	negs	r2, r2
    db48:	0e9b      	lsrs	r3, r3, #26
    db4a:	4313      	orrs	r3, r2
    db4c:	706b      	strb	r3, [r5, #1]
    db4e:	03a3      	lsls	r3, r4, #14
    db50:	0e9b      	lsrs	r3, r3, #26
    db52:	1c69      	adds	r1, r5, #1
    db54:	4313      	orrs	r3, r2
    db56:	704b      	strb	r3, [r1, #1]
    db58:	0523      	lsls	r3, r4, #20
    db5a:	0e9b      	lsrs	r3, r3, #26
    db5c:	1c48      	adds	r0, r1, #1
    db5e:	4313      	orrs	r3, r2
    db60:	7043      	strb	r3, [r0, #1]
    db62:	233f      	movs	r3, #63
    db64:	4023      	ands	r3, r4
    db66:	4313      	orrs	r3, r2
    db68:	7083      	strb	r3, [r0, #2]
    db6a:	2005      	movs	r0, #5
    db6c:	e0b0      	b.n	dcd0 <_wctomb_r+0x26c>
    db6e:	4b65      	ldr	r3, [pc, #404]	(dd04 <.text+0xdd04>)
    db70:	429c      	cmp	r4, r3
    db72:	dc00      	bgt.n	db76 <_wctomb_r+0x112>
    db74:	e0aa      	b.n	dccc <_wctomb_r+0x268>
    db76:	0062      	lsls	r2, r4, #1
    db78:	2304      	movs	r3, #4
    db7a:	425b      	negs	r3, r3
    db7c:	0fd2      	lsrs	r2, r2, #31
    db7e:	431a      	orrs	r2, r3
    db80:	702a      	strb	r2, [r5, #0]
    db82:	00a3      	lsls	r3, r4, #2
    db84:	2280      	movs	r2, #128
    db86:	4252      	negs	r2, r2
    db88:	0e9b      	lsrs	r3, r3, #26
    db8a:	4313      	orrs	r3, r2
    db8c:	706b      	strb	r3, [r5, #1]
    db8e:	0223      	lsls	r3, r4, #8
    db90:	0e9b      	lsrs	r3, r3, #26
    db92:	1c68      	adds	r0, r5, #1
    db94:	4313      	orrs	r3, r2
    db96:	7043      	strb	r3, [r0, #1]
    db98:	03a3      	lsls	r3, r4, #14
    db9a:	0e9b      	lsrs	r3, r3, #26
    db9c:	1c41      	adds	r1, r0, #1
    db9e:	4313      	orrs	r3, r2
    dba0:	704b      	strb	r3, [r1, #1]
    dba2:	0523      	lsls	r3, r4, #20
    dba4:	0e9b      	lsrs	r3, r3, #26
    dba6:	1c48      	adds	r0, r1, #1
    dba8:	4313      	orrs	r3, r2
    dbaa:	7043      	strb	r3, [r0, #1]
    dbac:	233f      	movs	r3, #63
    dbae:	4023      	ands	r3, r4
    dbb0:	4313      	orrs	r3, r2
    dbb2:	7083      	strb	r3, [r0, #2]
    dbb4:	2006      	movs	r0, #6
    dbb6:	e08b      	b.n	dcd0 <_wctomb_r+0x26c>
    dbb8:	4953      	ldr	r1, [pc, #332]	(dd08 <.text+0xdd08>)
    dbba:	1c30      	adds	r0, r6, #0
    dbbc:	f002 fcb4 	bl	10528 <strcmp>
    dbc0:	2800      	cmp	r0, #0
    dbc2:	d121      	bne.n	dc08 <_wctomb_r+0x1a4>
    dbc4:	2d00      	cmp	r5, #0
    dbc6:	d07f      	beq.n	dcc8 <_wctomb_r+0x264>
    dbc8:	0423      	lsls	r3, r4, #16
    dbca:	0e1a      	lsrs	r2, r3, #24
    dbcc:	2a00      	cmp	r2, #0
    dbce:	d078      	beq.n	dcc2 <_wctomb_r+0x25e>
    dbd0:	1c13      	adds	r3, r2, #0
    dbd2:	337f      	adds	r3, #127
    dbd4:	061b      	lsls	r3, r3, #24
    dbd6:	0e1b      	lsrs	r3, r3, #24
    dbd8:	2b1e      	cmp	r3, #30
    dbda:	d905      	bls.n	dbe8 <_wctomb_r+0x184>
    dbdc:	1c13      	adds	r3, r2, #0
    dbde:	3320      	adds	r3, #32
    dbe0:	061b      	lsls	r3, r3, #24
    dbe2:	0e1b      	lsrs	r3, r3, #24
    dbe4:	2b0f      	cmp	r3, #15
    dbe6:	d871      	bhi.n	dccc <_wctomb_r+0x268>
    dbe8:	20c0      	movs	r0, #192
    dbea:	0623      	lsls	r3, r4, #24
    dbec:	0600      	lsls	r0, r0, #24
    dbee:	0e19      	lsrs	r1, r3, #24
    dbf0:	181b      	adds	r3, r3, r0
    dbf2:	0e1b      	lsrs	r3, r3, #24
    dbf4:	2b3e      	cmp	r3, #62
    dbf6:	d903      	bls.n	dc00 <_wctomb_r+0x19c>
    dbf8:	2380      	movs	r3, #128
    dbfa:	404b      	eors	r3, r1
    dbfc:	2b7c      	cmp	r3, #124
    dbfe:	d865      	bhi.n	dccc <_wctomb_r+0x268>
    dc00:	702a      	strb	r2, [r5, #0]
    dc02:	7069      	strb	r1, [r5, #1]
    dc04:	2002      	movs	r0, #2
    dc06:	e063      	b.n	dcd0 <_wctomb_r+0x26c>
    dc08:	4940      	ldr	r1, [pc, #256]	(dd0c <.text+0xdd0c>)
    dc0a:	1c30      	adds	r0, r6, #0
    dc0c:	f002 fc8c 	bl	10528 <strcmp>
    dc10:	2800      	cmp	r0, #0
    dc12:	d114      	bne.n	dc3e <_wctomb_r+0x1da>
    dc14:	2d00      	cmp	r5, #0
    dc16:	d057      	beq.n	dcc8 <_wctomb_r+0x264>
    dc18:	0423      	lsls	r3, r4, #16
    dc1a:	0e1a      	lsrs	r2, r3, #24
    dc1c:	2a00      	cmp	r2, #0
    dc1e:	d050      	beq.n	dcc2 <_wctomb_r+0x25e>
    dc20:	1c13      	adds	r3, r2, #0
    dc22:	335f      	adds	r3, #95
    dc24:	061b      	lsls	r3, r3, #24
    dc26:	0e1b      	lsrs	r3, r3, #24
    dc28:	2b5d      	cmp	r3, #93
    dc2a:	d84f      	bhi.n	dccc <_wctomb_r+0x268>
    dc2c:	20be      	movs	r0, #190
    dc2e:	0623      	lsls	r3, r4, #24
    dc30:	05c0      	lsls	r0, r0, #23
    dc32:	0e19      	lsrs	r1, r3, #24
    dc34:	181b      	adds	r3, r3, r0
    dc36:	0e1b      	lsrs	r3, r3, #24
    dc38:	2b5d      	cmp	r3, #93
    dc3a:	d847      	bhi.n	dccc <_wctomb_r+0x268>
    dc3c:	e7e0      	b.n	dc00 <_wctomb_r+0x19c>
    dc3e:	4934      	ldr	r1, [pc, #208]	(dd10 <.text+0xdd10>)
    dc40:	1c30      	adds	r0, r6, #0
    dc42:	f002 fc71 	bl	10528 <strcmp>
    dc46:	2800      	cmp	r0, #0
    dc48:	d139      	bne.n	dcbe <_wctomb_r+0x25a>
    dc4a:	2d00      	cmp	r5, #0
    dc4c:	d03a      	beq.n	dcc4 <_wctomb_r+0x260>
    dc4e:	0623      	lsls	r3, r4, #24
    dc50:	0e1e      	lsrs	r6, r3, #24
    dc52:	0423      	lsls	r3, r4, #16
    dc54:	0e19      	lsrs	r1, r3, #24
    dc56:	2900      	cmp	r1, #0
    dc58:	d01f      	beq.n	dc9a <_wctomb_r+0x236>
    dc5a:	1c0b      	adds	r3, r1, #0
    dc5c:	3b21      	subs	r3, #33
    dc5e:	061b      	lsls	r3, r3, #24
    dc60:	0e1b      	lsrs	r3, r3, #24
    dc62:	2b5d      	cmp	r3, #93
    dc64:	d832      	bhi.n	dccc <_wctomb_r+0x268>
    dc66:	1c33      	adds	r3, r6, #0
    dc68:	3b21      	subs	r3, #33
    dc6a:	061b      	lsls	r3, r3, #24
    dc6c:	0e1b      	lsrs	r3, r3, #24
    dc6e:	2b5d      	cmp	r3, #93
    dc70:	d82c      	bhi.n	dccc <_wctomb_r+0x268>
    dc72:	683b      	ldr	r3, [r7, #0]
    dc74:	2b00      	cmp	r3, #0
    dc76:	d001      	beq.n	dc7c <_wctomb_r+0x218>
    dc78:	2000      	movs	r0, #0
    dc7a:	e00a      	b.n	dc92 <_wctomb_r+0x22e>
    dc7c:	2301      	movs	r3, #1
    dc7e:	603b      	str	r3, [r7, #0]
    dc80:	231b      	movs	r3, #27
    dc82:	702b      	strb	r3, [r5, #0]
    dc84:	2324      	movs	r3, #36
    dc86:	706b      	strb	r3, [r5, #1]
    dc88:	1c6a      	adds	r2, r5, #1
    dc8a:	2342      	movs	r3, #66
    dc8c:	7053      	strb	r3, [r2, #1]
    dc8e:	1c95      	adds	r5, r2, #2
    dc90:	2003      	movs	r0, #3
    dc92:	3002      	adds	r0, #2
    dc94:	7029      	strb	r1, [r5, #0]
    dc96:	706e      	strb	r6, [r5, #1]
    dc98:	e01a      	b.n	dcd0 <_wctomb_r+0x26c>
    dc9a:	683b      	ldr	r3, [r7, #0]
    dc9c:	2b00      	cmp	r3, #0
    dc9e:	d101      	bne.n	dca4 <_wctomb_r+0x240>
    dca0:	2000      	movs	r0, #0
    dca2:	e009      	b.n	dcb8 <_wctomb_r+0x254>
    dca4:	231b      	movs	r3, #27
    dca6:	6039      	str	r1, [r7, #0]
    dca8:	702b      	strb	r3, [r5, #0]
    dcaa:	2328      	movs	r3, #40
    dcac:	706b      	strb	r3, [r5, #1]
    dcae:	1c6a      	adds	r2, r5, #1
    dcb0:	2342      	movs	r3, #66
    dcb2:	7053      	strb	r3, [r2, #1]
    dcb4:	1c95      	adds	r5, r2, #2
    dcb6:	2003      	movs	r0, #3
    dcb8:	3001      	adds	r0, #1
    dcba:	702e      	strb	r6, [r5, #0]
    dcbc:	e008      	b.n	dcd0 <_wctomb_r+0x26c>
    dcbe:	2d00      	cmp	r5, #0
    dcc0:	d002      	beq.n	dcc8 <_wctomb_r+0x264>
    dcc2:	702c      	strb	r4, [r5, #0]
    dcc4:	2001      	movs	r0, #1
    dcc6:	e003      	b.n	dcd0 <_wctomb_r+0x26c>
    dcc8:	2000      	movs	r0, #0
    dcca:	e001      	b.n	dcd0 <_wctomb_r+0x26c>
    dccc:	2001      	movs	r0, #1
    dcce:	4240      	negs	r0, r0
    dcd0:	bcf0      	pop	{r4, r5, r6, r7}
    dcd2:	bc02      	pop	{r1}
    dcd4:	4708      	bx	r1
    dcd6:	0000      	lsls	r0, r0, #0
    dcd8:	0438      	lsls	r0, r7, #16
    dcda:	4000      	ands	r0, r0
    dcdc:	9320      	str	r3, [sp, #128]
    dcde:	0001      	lsls	r1, r0, #0
    dce0:	077f      	lsls	r7, r7, #29
    dce2:	0000      	lsls	r0, r0, #0
    dce4:	f800 ffff 	strb.w	pc, [r0, #255]!
    dce8:	f7ff 0000 	undefined
    dcec:	2800      	cmp	r0, #0
    dcee:	ffff 07ff 	vqshl.u64	q8, <illegal reg q15.5>, #63
    dcf2:	0000      	lsls	r0, r0, #0
    dcf4:	0000      	lsls	r0, r0, #0
    dcf6:	ffff ffff 	undefined
    dcfa:	001e      	lsls	r6, r3, #0
    dcfc:	0000      	lsls	r0, r0, #0
    dcfe:	ffe0 ffff 	undefined
    dd02:	03df      	lsls	r7, r3, #15
    dd04:	ffff 03ff 	vrsra.u64	q8, <illegal reg q15.5>, #1
    dd08:	9328      	str	r3, [sp, #160]
    dd0a:	0001      	lsls	r1, r0, #0
    dd0c:	9330      	str	r3, [sp, #192]
    dd0e:	0001      	lsls	r1, r0, #0
    dd10:	9338      	str	r3, [sp, #224]
    dd12:	0001      	lsls	r1, r0, #0

0000dd14 <__swsetup>:
    dd14:	b530      	push	{r4, r5, lr}
    dd16:	4b23      	ldr	r3, [pc, #140]	(dda4 <.text+0xdda4>)
    dd18:	1c04      	adds	r4, r0, #0
    dd1a:	6818      	ldr	r0, [r3, #0]
    dd1c:	2800      	cmp	r0, #0
    dd1e:	d004      	beq.n	dd2a <__swsetup+0x16>
    dd20:	6b83      	ldr	r3, [r0, #56]
    dd22:	2b00      	cmp	r3, #0
    dd24:	d101      	bne.n	dd2a <__swsetup+0x16>
    dd26:	f000 ff37 	bl	eb98 <__sinit>
    dd2a:	89a2      	ldrh	r2, [r4, #12]
    dd2c:	2308      	movs	r3, #8
    dd2e:	1c15      	adds	r5, r2, #0
    dd30:	401d      	ands	r5, r3
    dd32:	d11e      	bne.n	dd72 <__swsetup+0x5e>
    dd34:	06d3      	lsls	r3, r2, #27
    dd36:	d402      	bmi.n	dd3e <__swsetup+0x2a>
    dd38:	2001      	movs	r0, #1
    dd3a:	4240      	negs	r0, r0
    dd3c:	e02f      	b.n	dd9e <__swsetup+0x8a>
    dd3e:	0753      	lsls	r3, r2, #29
    dd40:	d513      	bpl.n	dd6a <__swsetup+0x56>
    dd42:	6b21      	ldr	r1, [r4, #48]
    dd44:	2900      	cmp	r1, #0
    dd46:	d008      	beq.n	dd5a <__swsetup+0x46>
    dd48:	1c23      	adds	r3, r4, #0
    dd4a:	3340      	adds	r3, #64
    dd4c:	4299      	cmp	r1, r3
    dd4e:	d003      	beq.n	dd58 <__swsetup+0x44>
    dd50:	4b14      	ldr	r3, [pc, #80]	(dda4 <.text+0xdda4>)
    dd52:	6818      	ldr	r0, [r3, #0]
    dd54:	f001 f82c 	bl	edb0 <_free_r>
    dd58:	6325      	str	r5, [r4, #48]
    dd5a:	89a3      	ldrh	r3, [r4, #12]
    dd5c:	2224      	movs	r2, #36
    dd5e:	4393      	bics	r3, r2
    dd60:	81a3      	strh	r3, [r4, #12]
    dd62:	2300      	movs	r3, #0
    dd64:	6063      	str	r3, [r4, #4]
    dd66:	6923      	ldr	r3, [r4, #16]
    dd68:	6023      	str	r3, [r4, #0]
    dd6a:	89a3      	ldrh	r3, [r4, #12]
    dd6c:	2208      	movs	r2, #8
    dd6e:	4313      	orrs	r3, r2
    dd70:	81a3      	strh	r3, [r4, #12]
    dd72:	6923      	ldr	r3, [r4, #16]
    dd74:	2b00      	cmp	r3, #0
    dd76:	d102      	bne.n	dd7e <__swsetup+0x6a>
    dd78:	1c20      	adds	r0, r4, #0
    dd7a:	f001 fab1 	bl	f2e0 <__smakebuf>
    dd7e:	89a3      	ldrh	r3, [r4, #12]
    dd80:	07da      	lsls	r2, r3, #31
    dd82:	d505      	bpl.n	dd90 <__swsetup+0x7c>
    dd84:	2300      	movs	r3, #0
    dd86:	60a3      	str	r3, [r4, #8]
    dd88:	6963      	ldr	r3, [r4, #20]
    dd8a:	425b      	negs	r3, r3
    dd8c:	61a3      	str	r3, [r4, #24]
    dd8e:	e005      	b.n	dd9c <__swsetup+0x88>
    dd90:	079a      	lsls	r2, r3, #30
    dd92:	d501      	bpl.n	dd98 <__swsetup+0x84>
    dd94:	2300      	movs	r3, #0
    dd96:	e000      	b.n	dd9a <__swsetup+0x86>
    dd98:	6963      	ldr	r3, [r4, #20]
    dd9a:	60a3      	str	r3, [r4, #8]
    dd9c:	2000      	movs	r0, #0
    dd9e:	bc30      	pop	{r4, r5}
    dda0:	bc02      	pop	{r1}
    dda2:	4708      	bx	r1
    dda4:	0030      	lsls	r0, r6, #0
    dda6:	4000      	ands	r0, r0

0000dda8 <quorem>:
    dda8:	b5f0      	push	{r4, r5, r6, r7, lr}
    ddaa:	690a      	ldr	r2, [r1, #16]
    ddac:	6903      	ldr	r3, [r0, #16]
    ddae:	b089      	sub	sp, #36
    ddb0:	9001      	str	r0, [sp, #4]
    ddb2:	9100      	str	r1, [sp, #0]
    ddb4:	4293      	cmp	r3, r2
    ddb6:	da01      	bge.n	ddbc <quorem+0x14>
    ddb8:	2000      	movs	r0, #0
    ddba:	e089      	b.n	ded0 <quorem+0x128>
    ddbc:	1e56      	subs	r6, r2, #1
    ddbe:	9800      	ldr	r0, [sp, #0]
    ddc0:	9a01      	ldr	r2, [sp, #4]
    ddc2:	3014      	adds	r0, #20
    ddc4:	3214      	adds	r2, #20
    ddc6:	00b3      	lsls	r3, r6, #2
    ddc8:	18c1      	adds	r1, r0, r3
    ddca:	18d3      	adds	r3, r2, r3
    ddcc:	9106      	str	r1, [sp, #24]
    ddce:	9305      	str	r3, [sp, #20]
    ddd0:	6809      	ldr	r1, [r1, #0]
    ddd2:	681b      	ldr	r3, [r3, #0]
    ddd4:	9008      	str	r0, [sp, #32]
    ddd6:	3101      	adds	r1, #1
    ddd8:	1c18      	adds	r0, r3, #0
    ddda:	9207      	str	r2, [sp, #28]
    dddc:	9302      	str	r3, [sp, #8]
    ddde:	f002 fc39 	bl	10654 <__aeabi_uidiv>
    dde2:	9004      	str	r0, [sp, #16]
    dde4:	2800      	cmp	r0, #0
    dde6:	d036      	beq.n	de56 <quorem+0xae>
    dde8:	2000      	movs	r0, #0
    ddea:	9d07      	ldr	r5, [sp, #28]
    ddec:	9f08      	ldr	r7, [sp, #32]
    ddee:	9003      	str	r0, [sp, #12]
    ddf0:	4684      	mov	ip, r0
    ddf2:	cf04      	ldmia	r7!, {r2}
    ddf4:	4c38      	ldr	r4, [pc, #224]	(ded8 <.text+0xded8>)
    ddf6:	9804      	ldr	r0, [sp, #16]
    ddf8:	1c13      	adds	r3, r2, #0
    ddfa:	4023      	ands	r3, r4
    ddfc:	1c01      	adds	r1, r0, #0
    ddfe:	4359      	muls	r1, r3
    de00:	0c12      	lsrs	r2, r2, #16
    de02:	4342      	muls	r2, r0
    de04:	4461      	add	r1, ip
    de06:	0c0b      	lsrs	r3, r1, #16
    de08:	18d2      	adds	r2, r2, r3
    de0a:	0c13      	lsrs	r3, r2, #16
    de0c:	469c      	mov	ip, r3
    de0e:	682b      	ldr	r3, [r5, #0]
    de10:	1c18      	adds	r0, r3, #0
    de12:	4021      	ands	r1, r4
    de14:	4020      	ands	r0, r4
    de16:	1a40      	subs	r0, r0, r1
    de18:	9903      	ldr	r1, [sp, #12]
    de1a:	4022      	ands	r2, r4
    de1c:	1840      	adds	r0, r0, r1
    de1e:	0c1b      	lsrs	r3, r3, #16
    de20:	1a9b      	subs	r3, r3, r2
    de22:	1402      	asrs	r2, r0, #16
    de24:	189b      	adds	r3, r3, r2
    de26:	141a      	asrs	r2, r3, #16
    de28:	806b      	strh	r3, [r5, #2]
    de2a:	9b06      	ldr	r3, [sp, #24]
    de2c:	8028      	strh	r0, [r5, #0]
    de2e:	9203      	str	r2, [sp, #12]
    de30:	3504      	adds	r5, #4
    de32:	429f      	cmp	r7, r3
    de34:	d9dd      	bls.n	ddf2 <quorem+0x4a>
    de36:	9802      	ldr	r0, [sp, #8]
    de38:	2800      	cmp	r0, #0
    de3a:	d001      	beq.n	de40 <quorem+0x98>
    de3c:	e00b      	b.n	de56 <quorem+0xae>
    de3e:	3e01      	subs	r6, #1
    de40:	9905      	ldr	r1, [sp, #20]
    de42:	9a07      	ldr	r2, [sp, #28]
    de44:	3904      	subs	r1, #4
    de46:	9105      	str	r1, [sp, #20]
    de48:	4291      	cmp	r1, r2
    de4a:	d902      	bls.n	de52 <quorem+0xaa>
    de4c:	680b      	ldr	r3, [r1, #0]
    de4e:	2b00      	cmp	r3, #0
    de50:	d0f5      	beq.n	de3e <quorem+0x96>
    de52:	9b01      	ldr	r3, [sp, #4]
    de54:	611e      	str	r6, [r3, #16]
    de56:	9801      	ldr	r0, [sp, #4]
    de58:	9900      	ldr	r1, [sp, #0]
    de5a:	f001 fd9d 	bl	f998 <__mcmp>
    de5e:	2800      	cmp	r0, #0
    de60:	db35      	blt.n	dece <quorem+0x126>
    de62:	9804      	ldr	r0, [sp, #16]
    de64:	3001      	adds	r0, #1
    de66:	2700      	movs	r7, #0
    de68:	9004      	str	r0, [sp, #16]
    de6a:	9d07      	ldr	r5, [sp, #28]
    de6c:	46bc      	mov	ip, r7
    de6e:	9908      	ldr	r1, [sp, #32]
    de70:	c904      	ldmia	r1!, {r2}
    de72:	4c19      	ldr	r4, [pc, #100]	(ded8 <.text+0xded8>)
    de74:	9108      	str	r1, [sp, #32]
    de76:	1c11      	adds	r1, r2, #0
    de78:	4021      	ands	r1, r4
    de7a:	4461      	add	r1, ip
    de7c:	0c0b      	lsrs	r3, r1, #16
    de7e:	0c12      	lsrs	r2, r2, #16
    de80:	18d2      	adds	r2, r2, r3
    de82:	0c13      	lsrs	r3, r2, #16
    de84:	469c      	mov	ip, r3
    de86:	682b      	ldr	r3, [r5, #0]
    de88:	1c18      	adds	r0, r3, #0
    de8a:	4021      	ands	r1, r4
    de8c:	4020      	ands	r0, r4
    de8e:	1a40      	subs	r0, r0, r1
    de90:	19c0      	adds	r0, r0, r7
    de92:	4022      	ands	r2, r4
    de94:	0c1b      	lsrs	r3, r3, #16
    de96:	1a9b      	subs	r3, r3, r2
    de98:	8028      	strh	r0, [r5, #0]
    de9a:	1402      	asrs	r2, r0, #16
    de9c:	9906      	ldr	r1, [sp, #24]
    de9e:	9808      	ldr	r0, [sp, #32]
    dea0:	189b      	adds	r3, r3, r2
    dea2:	806b      	strh	r3, [r5, #2]
    dea4:	141f      	asrs	r7, r3, #16
    dea6:	3504      	adds	r5, #4
    dea8:	4288      	cmp	r0, r1
    deaa:	d9e0      	bls.n	de6e <quorem+0xc6>
    deac:	9807      	ldr	r0, [sp, #28]
    deae:	00b3      	lsls	r3, r6, #2
    deb0:	18c2      	adds	r2, r0, r3
    deb2:	6813      	ldr	r3, [r2, #0]
    deb4:	2b00      	cmp	r3, #0
    deb6:	d001      	beq.n	debc <quorem+0x114>
    deb8:	e009      	b.n	dece <quorem+0x126>
    deba:	3e01      	subs	r6, #1
    debc:	9907      	ldr	r1, [sp, #28]
    debe:	3a04      	subs	r2, #4
    dec0:	428a      	cmp	r2, r1
    dec2:	d902      	bls.n	deca <quorem+0x122>
    dec4:	6813      	ldr	r3, [r2, #0]
    dec6:	2b00      	cmp	r3, #0
    dec8:	d0f7      	beq.n	deba <quorem+0x112>
    deca:	9a01      	ldr	r2, [sp, #4]
    decc:	6116      	str	r6, [r2, #16]
    dece:	9804      	ldr	r0, [sp, #16]
    ded0:	b009      	add	sp, #36
    ded2:	bcf0      	pop	{r4, r5, r6, r7}
    ded4:	bc02      	pop	{r1}
    ded6:	4708      	bx	r1
    ded8:	ffff 0000 	vaddl.u<illegal width 64>	q8, d15, d0

0000dedc <_dtoa_r>:
    dedc:	b5f0      	push	{r4, r5, r6, r7, lr}
    dede:	b0a4      	sub	sp, #144
    dee0:	9103      	str	r1, [sp, #12]
    dee2:	9204      	str	r2, [sp, #16]
    dee4:	6c01      	ldr	r1, [r0, #64]
    dee6:	9002      	str	r0, [sp, #8]
    dee8:	9301      	str	r3, [sp, #4]
    deea:	9c2b      	ldr	r4, [sp, #172]
    deec:	2900      	cmp	r1, #0
    deee:	d00a      	beq.n	df06 <_dtoa_r+0x2a>
    def0:	6c43      	ldr	r3, [r0, #68]
    def2:	604b      	str	r3, [r1, #4]
    def4:	6c42      	ldr	r2, [r0, #68]
    def6:	2301      	movs	r3, #1
    def8:	4093      	lsls	r3, r2
    defa:	608b      	str	r3, [r1, #8]
    defc:	f001 fce6 	bl	f8cc <_Bfree>
    df00:	9802      	ldr	r0, [sp, #8]
    df02:	2300      	movs	r3, #0
    df04:	6403      	str	r3, [r0, #64]
    df06:	9a03      	ldr	r2, [sp, #12]
    df08:	2a00      	cmp	r2, #0
    df0a:	da05      	bge.n	df18 <_dtoa_r+0x3c>
    df0c:	2301      	movs	r3, #1
    df0e:	6023      	str	r3, [r4, #0]
    df10:	4bcd      	ldr	r3, [pc, #820]	(e248 <.text+0xe248>)
    df12:	401a      	ands	r2, r3
    df14:	9203      	str	r2, [sp, #12]
    df16:	e001      	b.n	df1c <_dtoa_r+0x40>
    df18:	2300      	movs	r3, #0
    df1a:	6023      	str	r3, [r4, #0]
    df1c:	9e03      	ldr	r6, [sp, #12]
    df1e:	4acb      	ldr	r2, [pc, #812]	(e24c <.text+0xe24c>)
    df20:	1c33      	adds	r3, r6, #0
    df22:	4013      	ands	r3, r2
    df24:	4293      	cmp	r3, r2
    df26:	d119      	bne.n	df5c <_dtoa_r+0x80>
    df28:	4bc9      	ldr	r3, [pc, #804]	(e250 <.text+0xe250>)
    df2a:	992a      	ldr	r1, [sp, #168]
    df2c:	9a04      	ldr	r2, [sp, #16]
    df2e:	600b      	str	r3, [r1, #0]
    df30:	2a00      	cmp	r2, #0
    df32:	d104      	bne.n	df3e <_dtoa_r+0x62>
    df34:	4bc7      	ldr	r3, [pc, #796]	(e254 <.text+0xe254>)
    df36:	421e      	tst	r6, r3
    df38:	d101      	bne.n	df3e <_dtoa_r+0x62>
    df3a:	48c7      	ldr	r0, [pc, #796]	(e258 <.text+0xe258>)
    df3c:	e000      	b.n	df40 <_dtoa_r+0x64>
    df3e:	48c7      	ldr	r0, [pc, #796]	(e25c <.text+0xe25c>)
    df40:	9b2c      	ldr	r3, [sp, #176]
    df42:	2b00      	cmp	r3, #0
    df44:	d101      	bne.n	df4a <_dtoa_r+0x6e>
    df46:	f000 fdc3 	bl	ead0 <.text+0xead0>
    df4a:	78c3      	ldrb	r3, [r0, #3]
    df4c:	1cc2      	adds	r2, r0, #3
    df4e:	2b00      	cmp	r3, #0
    df50:	d000      	beq.n	df54 <_dtoa_r+0x78>
    df52:	3205      	adds	r2, #5
    df54:	9c2c      	ldr	r4, [sp, #176]
    df56:	6022      	str	r2, [r4, #0]
    df58:	f000 fdba 	bl	ead0 <.text+0xead0>
    df5c:	9803      	ldr	r0, [sp, #12]
    df5e:	9904      	ldr	r1, [sp, #16]
    df60:	4abf      	ldr	r2, [pc, #764]	(e260 <.text+0xe260>)
    df62:	4bc0      	ldr	r3, [pc, #768]	(e264 <.text+0xe264>)
    df64:	9005      	str	r0, [sp, #20]
    df66:	9106      	str	r1, [sp, #24]
    df68:	f00a fc64 	bl	18834 <____nedf2_from_thumb>
    df6c:	2800      	cmp	r0, #0
    df6e:	d10e      	bne.n	df8e <_dtoa_r+0xb2>
    df70:	992a      	ldr	r1, [sp, #168]
    df72:	9a2c      	ldr	r2, [sp, #176]
    df74:	2301      	movs	r3, #1
    df76:	600b      	str	r3, [r1, #0]
    df78:	2a00      	cmp	r2, #0
    df7a:	d102      	bne.n	df82 <_dtoa_r+0xa6>
    df7c:	48ba      	ldr	r0, [pc, #744]	(e268 <.text+0xe268>)
    df7e:	f000 fda7 	bl	ead0 <.text+0xead0>
    df82:	4bba      	ldr	r3, [pc, #744]	(e26c <.text+0xe26c>)
    df84:	9c2c      	ldr	r4, [sp, #176]
    df86:	1e58      	subs	r0, r3, #1
    df88:	6023      	str	r3, [r4, #0]
    df8a:	f000 fda1 	bl	ead0 <.text+0xead0>
    df8e:	ab22      	add	r3, sp, #136
    df90:	9300      	str	r3, [sp, #0]
    df92:	9802      	ldr	r0, [sp, #8]
    df94:	ab23      	add	r3, sp, #140
    df96:	9905      	ldr	r1, [sp, #20]
    df98:	9a06      	ldr	r2, [sp, #24]
    df9a:	f001 fe1f 	bl	fbdc <_d2b>
    df9e:	0073      	lsls	r3, r6, #1
    dfa0:	0d5c      	lsrs	r4, r3, #21
    dfa2:	9014      	str	r0, [sp, #80]
    dfa4:	2c00      	cmp	r4, #0
    dfa6:	d00b      	beq.n	dfc0 <_dtoa_r+0xe4>
    dfa8:	9805      	ldr	r0, [sp, #20]
    dfaa:	9906      	ldr	r1, [sp, #24]
    dfac:	4ba9      	ldr	r3, [pc, #676]	(e254 <.text+0xe254>)
    dfae:	4ab0      	ldr	r2, [pc, #704]	(e270 <.text+0xe270>)
    dfb0:	4003      	ands	r3, r0
    dfb2:	1c18      	adds	r0, r3, #0
    dfb4:	4310      	orrs	r0, r2
    dfb6:	4aaf      	ldr	r2, [pc, #700]	(e274 <.text+0xe274>)
    dfb8:	2300      	movs	r3, #0
    dfba:	18a6      	adds	r6, r4, r2
    dfbc:	9313      	str	r3, [sp, #76]
    dfbe:	e023      	b.n	e008 <_dtoa_r+0x12c>
    dfc0:	9b22      	ldr	r3, [sp, #136]
    dfc2:	4cad      	ldr	r4, [pc, #692]	(e278 <.text+0xe278>)
    dfc4:	9a23      	ldr	r2, [sp, #140]
    dfc6:	191b      	adds	r3, r3, r4
    dfc8:	189d      	adds	r5, r3, r2
    dfca:	2d20      	cmp	r5, #32
    dfcc:	dd09      	ble.n	dfe2 <_dtoa_r+0x106>
    dfce:	2240      	movs	r2, #64
    dfd0:	1b52      	subs	r2, r2, r5
    dfd2:	1c2b      	adds	r3, r5, #0
    dfd4:	9804      	ldr	r0, [sp, #16]
    dfd6:	4096      	lsls	r6, r2
    dfd8:	3b20      	subs	r3, #32
    dfda:	40d8      	lsrs	r0, r3
    dfdc:	1c34      	adds	r4, r6, #0
    dfde:	4304      	orrs	r4, r0
    dfe0:	e003      	b.n	dfea <_dtoa_r+0x10e>
    dfe2:	2320      	movs	r3, #32
    dfe4:	9c04      	ldr	r4, [sp, #16]
    dfe6:	1b5b      	subs	r3, r3, r5
    dfe8:	409c      	lsls	r4, r3
    dfea:	1c20      	adds	r0, r4, #0
    dfec:	f00a fc2a 	bl	18844 <____floatsidf_from_thumb>
    dff0:	2c00      	cmp	r4, #0
    dff2:	da03      	bge.n	dffc <_dtoa_r+0x120>
    dff4:	4aa1      	ldr	r2, [pc, #644]	(e27c <.text+0xe27c>)
    dff6:	4ba2      	ldr	r3, [pc, #648]	(e280 <.text+0xe280>)
    dff8:	f00a fc28 	bl	1884c <____adddf3_from_thumb>
    dffc:	4aa1      	ldr	r2, [pc, #644]	(e284 <.text+0xe284>)
    dffe:	4ba2      	ldr	r3, [pc, #648]	(e288 <.text+0xe288>)
    e000:	2401      	movs	r4, #1
    e002:	9413      	str	r4, [sp, #76]
    e004:	1880      	adds	r0, r0, r2
    e006:	18ee      	adds	r6, r5, r3
    e008:	4aa0      	ldr	r2, [pc, #640]	(e28c <.text+0xe28c>)
    e00a:	4ba1      	ldr	r3, [pc, #644]	(e290 <.text+0xe290>)
    e00c:	f00a fc22 	bl	18854 <____subdf3_from_thumb>
    e010:	4aa0      	ldr	r2, [pc, #640]	(e294 <.text+0xe294>)
    e012:	4ba1      	ldr	r3, [pc, #644]	(e298 <.text+0xe298>)
    e014:	f00a fc22 	bl	1885c <____muldf3_from_thumb>
    e018:	4aa0      	ldr	r2, [pc, #640]	(e29c <.text+0xe29c>)
    e01a:	4ba1      	ldr	r3, [pc, #644]	(e2a0 <.text+0xe2a0>)
    e01c:	f00a fc16 	bl	1884c <____adddf3_from_thumb>
    e020:	1c04      	adds	r4, r0, #0
    e022:	1c30      	adds	r0, r6, #0
    e024:	1c0d      	adds	r5, r1, #0
    e026:	f00a fc0d 	bl	18844 <____floatsidf_from_thumb>
    e02a:	4a9e      	ldr	r2, [pc, #632]	(e2a4 <.text+0xe2a4>)
    e02c:	4b9e      	ldr	r3, [pc, #632]	(e2a8 <.text+0xe2a8>)
    e02e:	f00a fc15 	bl	1885c <____muldf3_from_thumb>
    e032:	1c02      	adds	r2, r0, #0
    e034:	1c0b      	adds	r3, r1, #0
    e036:	1c20      	adds	r0, r4, #0
    e038:	1c29      	adds	r1, r5, #0
    e03a:	f00a fc07 	bl	1884c <____adddf3_from_thumb>
    e03e:	1c04      	adds	r4, r0, #0
    e040:	1c0d      	adds	r5, r1, #0
    e042:	f00a fc0f 	bl	18864 <____fixdfsi_from_thumb>
    e046:	1c29      	adds	r1, r5, #0
    e048:	900e      	str	r0, [sp, #56]
    e04a:	4a85      	ldr	r2, [pc, #532]	(e260 <.text+0xe260>)
    e04c:	4b85      	ldr	r3, [pc, #532]	(e264 <.text+0xe264>)
    e04e:	1c20      	adds	r0, r4, #0
    e050:	f00a fbec 	bl	1882c <____ltdf2_from_thumb>
    e054:	2800      	cmp	r0, #0
    e056:	da0d      	bge.n	e074 <_dtoa_r+0x198>
    e058:	980e      	ldr	r0, [sp, #56]
    e05a:	f00a fbf3 	bl	18844 <____floatsidf_from_thumb>
    e05e:	1c02      	adds	r2, r0, #0
    e060:	1c0b      	adds	r3, r1, #0
    e062:	1c20      	adds	r0, r4, #0
    e064:	1c29      	adds	r1, r5, #0
    e066:	f00a fbe5 	bl	18834 <____nedf2_from_thumb>
    e06a:	2800      	cmp	r0, #0
    e06c:	d002      	beq.n	e074 <_dtoa_r+0x198>
    e06e:	980e      	ldr	r0, [sp, #56]
    e070:	3801      	subs	r0, #1
    e072:	900e      	str	r0, [sp, #56]
    e074:	990e      	ldr	r1, [sp, #56]
    e076:	2916      	cmp	r1, #22
    e078:	d901      	bls.n	e07e <_dtoa_r+0x1a2>
    e07a:	2201      	movs	r2, #1
    e07c:	e012      	b.n	e0a4 <_dtoa_r+0x1c8>
    e07e:	9c0e      	ldr	r4, [sp, #56]
    e080:	4b8a      	ldr	r3, [pc, #552]	(e2ac <.text+0xe2ac>)
    e082:	00e2      	lsls	r2, r4, #3
    e084:	18d2      	adds	r2, r2, r3
    e086:	9805      	ldr	r0, [sp, #20]
    e088:	9906      	ldr	r1, [sp, #24]
    e08a:	6853      	ldr	r3, [r2, #4]
    e08c:	6812      	ldr	r2, [r2, #0]
    e08e:	f00a fbcd 	bl	1882c <____ltdf2_from_thumb>
    e092:	2800      	cmp	r0, #0
    e094:	db02      	blt.n	e09c <_dtoa_r+0x1c0>
    e096:	2000      	movs	r0, #0
    e098:	900f      	str	r0, [sp, #60]
    e09a:	e004      	b.n	e0a6 <_dtoa_r+0x1ca>
    e09c:	990e      	ldr	r1, [sp, #56]
    e09e:	3901      	subs	r1, #1
    e0a0:	910e      	str	r1, [sp, #56]
    e0a2:	2200      	movs	r2, #0
    e0a4:	920f      	str	r2, [sp, #60]
    e0a6:	9b22      	ldr	r3, [sp, #136]
    e0a8:	1b9b      	subs	r3, r3, r6
    e0aa:	1e5a      	subs	r2, r3, #1
    e0ac:	d403      	bmi.n	e0b6 <_dtoa_r+0x1da>
    e0ae:	2300      	movs	r3, #0
    e0b0:	9211      	str	r2, [sp, #68]
    e0b2:	9309      	str	r3, [sp, #36]
    e0b4:	e003      	b.n	e0be <_dtoa_r+0x1e2>
    e0b6:	4252      	negs	r2, r2
    e0b8:	2400      	movs	r4, #0
    e0ba:	9209      	str	r2, [sp, #36]
    e0bc:	9411      	str	r4, [sp, #68]
    e0be:	980e      	ldr	r0, [sp, #56]
    e0c0:	2800      	cmp	r0, #0
    e0c2:	db06      	blt.n	e0d2 <_dtoa_r+0x1f6>
    e0c4:	9911      	ldr	r1, [sp, #68]
    e0c6:	2200      	movs	r2, #0
    e0c8:	1809      	adds	r1, r1, r0
    e0ca:	9111      	str	r1, [sp, #68]
    e0cc:	9012      	str	r0, [sp, #72]
    e0ce:	920a      	str	r2, [sp, #40]
    e0d0:	e007      	b.n	e0e2 <_dtoa_r+0x206>
    e0d2:	9b09      	ldr	r3, [sp, #36]
    e0d4:	9c0e      	ldr	r4, [sp, #56]
    e0d6:	2100      	movs	r1, #0
    e0d8:	1b1b      	subs	r3, r3, r4
    e0da:	4260      	negs	r0, r4
    e0dc:	9309      	str	r3, [sp, #36]
    e0de:	900a      	str	r0, [sp, #40]
    e0e0:	9112      	str	r1, [sp, #72]
    e0e2:	9a01      	ldr	r2, [sp, #4]
    e0e4:	2a09      	cmp	r2, #9
    e0e6:	d81b      	bhi.n	e120 <_dtoa_r+0x244>
    e0e8:	2a05      	cmp	r2, #5
    e0ea:	dc01      	bgt.n	e0f0 <_dtoa_r+0x214>
    e0ec:	2401      	movs	r4, #1
    e0ee:	e003      	b.n	e0f8 <_dtoa_r+0x21c>
    e0f0:	9b01      	ldr	r3, [sp, #4]
    e0f2:	3b04      	subs	r3, #4
    e0f4:	9301      	str	r3, [sp, #4]
    e0f6:	2400      	movs	r4, #0
    e0f8:	9801      	ldr	r0, [sp, #4]
    e0fa:	2805      	cmp	r0, #5
    e0fc:	d803      	bhi.n	e106 <_dtoa_r+0x22a>
    e0fe:	4a6c      	ldr	r2, [pc, #432]	(e2b0 <.text+0xe2b0>)
    e100:	0083      	lsls	r3, r0, #2
    e102:	589b      	ldr	r3, [r3, r2]
    e104:	469f      	mov	pc, r3
    e106:	2101      	movs	r1, #1
    e108:	4249      	negs	r1, r1
    e10a:	2201      	movs	r2, #1
    e10c:	910c      	str	r1, [sp, #48]
    e10e:	910d      	str	r1, [sp, #52]
    e110:	9210      	str	r2, [sp, #64]
    e112:	e02f      	b.n	e174 <_dtoa_r+0x298>
    e114:	2301      	movs	r3, #1
    e116:	9310      	str	r3, [sp, #64]
    e118:	e020      	b.n	e15c <_dtoa_r+0x280>
    e11a:	2001      	movs	r0, #1
    e11c:	9010      	str	r0, [sp, #64]
    e11e:	e00e      	b.n	e13e <_dtoa_r+0x262>
    e120:	2100      	movs	r1, #0
    e122:	9101      	str	r1, [sp, #4]
    e124:	2401      	movs	r4, #1
    e126:	2301      	movs	r3, #1
    e128:	425b      	negs	r3, r3
    e12a:	2200      	movs	r2, #0
    e12c:	2001      	movs	r0, #1
    e12e:	2612      	movs	r6, #18
    e130:	9229      	str	r2, [sp, #164]
    e132:	930c      	str	r3, [sp, #48]
    e134:	930d      	str	r3, [sp, #52]
    e136:	9010      	str	r0, [sp, #64]
    e138:	e01c      	b.n	e174 <_dtoa_r+0x298>
    e13a:	2100      	movs	r1, #0
    e13c:	9110      	str	r1, [sp, #64]
    e13e:	9a29      	ldr	r2, [sp, #164]
    e140:	2a00      	cmp	r2, #0
    e142:	dd03      	ble.n	e14c <_dtoa_r+0x270>
    e144:	1c16      	adds	r6, r2, #0
    e146:	920c      	str	r2, [sp, #48]
    e148:	920d      	str	r2, [sp, #52]
    e14a:	e013      	b.n	e174 <_dtoa_r+0x298>
    e14c:	2601      	movs	r6, #1
    e14e:	2301      	movs	r3, #1
    e150:	9329      	str	r3, [sp, #164]
    e152:	960c      	str	r6, [sp, #48]
    e154:	960d      	str	r6, [sp, #52]
    e156:	e00d      	b.n	e174 <_dtoa_r+0x298>
    e158:	2000      	movs	r0, #0
    e15a:	9010      	str	r0, [sp, #64]
    e15c:	9b29      	ldr	r3, [sp, #164]
    e15e:	990e      	ldr	r1, [sp, #56]
    e160:	3301      	adds	r3, #1
    e162:	18ce      	adds	r6, r1, r3
    e164:	1e72      	subs	r2, r6, #1
    e166:	920d      	str	r2, [sp, #52]
    e168:	2e00      	cmp	r6, #0
    e16a:	dc02      	bgt.n	e172 <_dtoa_r+0x296>
    e16c:	960c      	str	r6, [sp, #48]
    e16e:	2601      	movs	r6, #1
    e170:	e000      	b.n	e174 <_dtoa_r+0x298>
    e172:	960c      	str	r6, [sp, #48]
    e174:	9802      	ldr	r0, [sp, #8]
    e176:	2300      	movs	r3, #0
    e178:	2204      	movs	r2, #4
    e17a:	6443      	str	r3, [r0, #68]
    e17c:	e003      	b.n	e186 <_dtoa_r+0x2aa>
    e17e:	1c4b      	adds	r3, r1, #1
    e180:	9902      	ldr	r1, [sp, #8]
    e182:	644b      	str	r3, [r1, #68]
    e184:	0052      	lsls	r2, r2, #1
    e186:	1c13      	adds	r3, r2, #0
    e188:	9802      	ldr	r0, [sp, #8]
    e18a:	3314      	adds	r3, #20
    e18c:	6c41      	ldr	r1, [r0, #68]
    e18e:	42b3      	cmp	r3, r6
    e190:	d9f5      	bls.n	e17e <_dtoa_r+0x2a2>
    e192:	f001 fcf5 	bl	fb80 <_Balloc>
    e196:	9902      	ldr	r1, [sp, #8]
    e198:	9a0c      	ldr	r2, [sp, #48]
    e19a:	901a      	str	r0, [sp, #104]
    e19c:	6408      	str	r0, [r1, #64]
    e19e:	2a0e      	cmp	r2, #14
    e1a0:	d900      	bls.n	e1a4 <_dtoa_r+0x2c8>
    e1a2:	e1a5      	b.n	e4f0 <.text+0xe4f0>
    e1a4:	2c00      	cmp	r4, #0
    e1a6:	d100      	bne.n	e1aa <_dtoa_r+0x2ce>
    e1a8:	e1a2      	b.n	e4f0 <.text+0xe4f0>
    e1aa:	9b0e      	ldr	r3, [sp, #56]
    e1ac:	2b00      	cmp	r3, #0
    e1ae:	dd33      	ble.n	e218 <_dtoa_r+0x33c>
    e1b0:	210f      	movs	r1, #15
    e1b2:	4a3e      	ldr	r2, [pc, #248]	(e2ac <.text+0xe2ac>)
    e1b4:	400b      	ands	r3, r1
    e1b6:	980e      	ldr	r0, [sp, #56]
    e1b8:	00db      	lsls	r3, r3, #3
    e1ba:	189b      	adds	r3, r3, r2
    e1bc:	1104      	asrs	r4, r0, #4
    e1be:	681e      	ldr	r6, [r3, #0]
    e1c0:	685f      	ldr	r7, [r3, #4]
    e1c2:	06e2      	lsls	r2, r4, #27
    e1c4:	d402      	bmi.n	e1cc <_dtoa_r+0x2f0>
    e1c6:	2302      	movs	r3, #2
    e1c8:	930b      	str	r3, [sp, #44]
    e1ca:	e00b      	b.n	e1e4 <_dtoa_r+0x308>
    e1cc:	4b39      	ldr	r3, [pc, #228]	(e2b4 <.text+0xe2b4>)
    e1ce:	400c      	ands	r4, r1
    e1d0:	6a1a      	ldr	r2, [r3, #32]
    e1d2:	6a5b      	ldr	r3, [r3, #36]
    e1d4:	9805      	ldr	r0, [sp, #20]
    e1d6:	9906      	ldr	r1, [sp, #24]
    e1d8:	f00a fb48 	bl	1886c <____divdf3_from_thumb>
    e1dc:	9003      	str	r0, [sp, #12]
    e1de:	9104      	str	r1, [sp, #16]
    e1e0:	2003      	movs	r0, #3
    e1e2:	900b      	str	r0, [sp, #44]
    e1e4:	4d33      	ldr	r5, [pc, #204]	(e2b4 <.text+0xe2b4>)
    e1e6:	e00e      	b.n	e206 <_dtoa_r+0x32a>
    e1e8:	07e1      	lsls	r1, r4, #31
    e1ea:	d50a      	bpl.n	e202 <_dtoa_r+0x326>
    e1ec:	9a0b      	ldr	r2, [sp, #44]
    e1ee:	3201      	adds	r2, #1
    e1f0:	920b      	str	r2, [sp, #44]
    e1f2:	1c30      	adds	r0, r6, #0
    e1f4:	1c39      	adds	r1, r7, #0
    e1f6:	682a      	ldr	r2, [r5, #0]
    e1f8:	686b      	ldr	r3, [r5, #4]
    e1fa:	f00a fb2f 	bl	1885c <____muldf3_from_thumb>
    e1fe:	1c06      	adds	r6, r0, #0
    e200:	1c0f      	adds	r7, r1, #0
    e202:	1064      	asrs	r4, r4, #1
    e204:	3508      	adds	r5, #8
    e206:	2c00      	cmp	r4, #0
    e208:	d1ee      	bne.n	e1e8 <_dtoa_r+0x30c>
    e20a:	9803      	ldr	r0, [sp, #12]
    e20c:	9904      	ldr	r1, [sp, #16]
    e20e:	1c32      	adds	r2, r6, #0
    e210:	1c3b      	adds	r3, r7, #0
    e212:	f00a fb2b 	bl	1886c <____divdf3_from_thumb>
    e216:	e05c      	b.n	e2d2 <.text+0xe2d2>
    e218:	9b0e      	ldr	r3, [sp, #56]
    e21a:	425c      	negs	r4, r3
    e21c:	2c00      	cmp	r4, #0
    e21e:	d102      	bne.n	e226 <_dtoa_r+0x34a>
    e220:	2402      	movs	r4, #2
    e222:	940b      	str	r4, [sp, #44]
    e224:	e057      	b.n	e2d6 <.text+0xe2d6>
    e226:	230f      	movs	r3, #15
    e228:	4a20      	ldr	r2, [pc, #128]	(e2ac <.text+0xe2ac>)
    e22a:	4023      	ands	r3, r4
    e22c:	00db      	lsls	r3, r3, #3
    e22e:	189b      	adds	r3, r3, r2
    e230:	681a      	ldr	r2, [r3, #0]
    e232:	685b      	ldr	r3, [r3, #4]
    e234:	9805      	ldr	r0, [sp, #20]
    e236:	9906      	ldr	r1, [sp, #24]
    e238:	f00a fb10 	bl	1885c <____muldf3_from_thumb>
    e23c:	4d1d      	ldr	r5, [pc, #116]	(e2b4 <.text+0xe2b4>)
    e23e:	2202      	movs	r2, #2
    e240:	1124      	asrs	r4, r4, #4
    e242:	920b      	str	r2, [sp, #44]
    e244:	e043      	b.n	e2ce <.text+0xe2ce>
    e246:	0000      	lsls	r0, r0, #0
    e248:	ffff 7fff 	undefined
    e24c:	0000      	lsls	r0, r0, #0
    e24e:	7ff0      	ldrb	r0, [r6, #31]
    e250:	270f      	movs	r7, #15
    e252:	0000      	lsls	r0, r0, #0
    e254:	ffff 000f 	vaddl.u<illegal width 64>	q8, d15, d15
    e258:	9340      	str	r3, [sp, #256]
    e25a:	0001      	lsls	r1, r0, #0
    e25c:	934c      	str	r3, [sp, #304]
    e25e:	0001      	lsls	r1, r0, #0
	...
    e268:	9310      	str	r3, [sp, #64]
    e26a:	0001      	lsls	r1, r0, #0
    e26c:	9311      	str	r3, [sp, #68]
    e26e:	0001      	lsls	r1, r0, #0
    e270:	0000      	lsls	r0, r0, #0
    e272:	3ff0      	subs	r7, #240
    e274:	fc01 ffff 	stc2	15, cr15, [r1], {255}
    e278:	0432      	lsls	r2, r6, #16
    e27a:	0000      	lsls	r0, r0, #0
    e27c:	0000      	lsls	r0, r0, #0
    e27e:	41f0      	rors	r0, r6
    e280:	0000      	lsls	r0, r0, #0
    e282:	0000      	lsls	r0, r0, #0
    e284:	0000      	lsls	r0, r0, #0
    e286:	fe10 fbcd 	cdp2	11, 1, cr15, cr0, cr13, {6}
    e28a:	ffff 0000 	vaddl.u<illegal width 64>	q8, d15, d0
    e28e:	3ff8      	subs	r7, #248
    e290:	0000      	lsls	r0, r0, #0
    e292:	0000      	lsls	r0, r0, #0
    e294:	87a7      	strh	r7, [r4, #60]
    e296:	3fd2      	subs	r7, #210
    e298:	4361      	muls	r1, r4
    e29a:	636f      	str	r7, [r5, #52]
    e29c:	8a28      	ldrh	r0, [r5, #16]
    e29e:	3fc6      	subs	r7, #198
    e2a0:	c8b3      	ldmia	r0!, {r0, r1, r4, r5, r7}
    e2a2:	8b60      	ldrh	r0, [r4, #26]
    e2a4:	4413      	add	r3, r2
    e2a6:	3fd3      	subs	r7, #211
    e2a8:	79fb      	ldrb	r3, [r7, #7]
    e2aa:	509f      	str	r7, [r3, r2]
    e2ac:	8c8c      	ldrh	r4, [r1, #36]
    e2ae:	0001      	lsls	r1, r0, #0
    e2b0:	8c3c      	ldrh	r4, [r7, #32]
    e2b2:	0001      	lsls	r1, r0, #0
    e2b4:	8d54      	ldrh	r4, [r2, #42]
    e2b6:	0001      	lsls	r1, r0, #0
    e2b8:	07e3      	lsls	r3, r4, #31
    e2ba:	d506      	bpl.n	e2ca <.text+0xe2ca>
    e2bc:	9a0b      	ldr	r2, [sp, #44]
    e2be:	3201      	adds	r2, #1
    e2c0:	920b      	str	r2, [sp, #44]
    e2c2:	682a      	ldr	r2, [r5, #0]
    e2c4:	686b      	ldr	r3, [r5, #4]
    e2c6:	f00a fac9 	bl	1885c <____muldf3_from_thumb>
    e2ca:	1064      	asrs	r4, r4, #1
    e2cc:	3508      	adds	r5, #8
    e2ce:	2c00      	cmp	r4, #0
    e2d0:	d1f2      	bne.n	e2b8 <.text+0xe2b8>
    e2d2:	9003      	str	r0, [sp, #12]
    e2d4:	9104      	str	r1, [sp, #16]
    e2d6:	9b0f      	ldr	r3, [sp, #60]
    e2d8:	2b00      	cmp	r3, #0
    e2da:	d02f      	beq.n	e33c <.text+0xe33c>
    e2dc:	9c03      	ldr	r4, [sp, #12]
    e2de:	9d04      	ldr	r5, [sp, #16]
    e2e0:	4bce      	ldr	r3, [pc, #824]	(e61c <.text+0xe61c>)
    e2e2:	4acd      	ldr	r2, [pc, #820]	(e618 <.text+0xe618>)
    e2e4:	1c20      	adds	r0, r4, #0
    e2e6:	1c29      	adds	r1, r5, #0
    e2e8:	f00a faa0 	bl	1882c <____ltdf2_from_thumb>
    e2ec:	2800      	cmp	r0, #0
    e2ee:	da25      	bge.n	e33c <.text+0xe33c>
    e2f0:	980c      	ldr	r0, [sp, #48]
    e2f2:	2800      	cmp	r0, #0
    e2f4:	dd22      	ble.n	e33c <.text+0xe33c>
    e2f6:	990d      	ldr	r1, [sp, #52]
    e2f8:	2900      	cmp	r1, #0
    e2fa:	dc00      	bgt.n	e2fe <.text+0xe2fe>
    e2fc:	e0f4      	b.n	e4e8 <.text+0xe4e8>
    e2fe:	9a0e      	ldr	r2, [sp, #56]
    e300:	3a01      	subs	r2, #1
    e302:	9220      	str	r2, [sp, #128]
    e304:	1c20      	adds	r0, r4, #0
    e306:	4ac6      	ldr	r2, [pc, #792]	(e620 <.text+0xe620>)
    e308:	4bc6      	ldr	r3, [pc, #792]	(e624 <.text+0xe624>)
    e30a:	1c29      	adds	r1, r5, #0
    e30c:	f00a faa6 	bl	1885c <____muldf3_from_thumb>
    e310:	1c04      	adds	r4, r0, #0
    e312:	980b      	ldr	r0, [sp, #44]
    e314:	1c0d      	adds	r5, r1, #0
    e316:	3001      	adds	r0, #1
    e318:	9403      	str	r4, [sp, #12]
    e31a:	9504      	str	r5, [sp, #16]
    e31c:	f00a fa92 	bl	18844 <____floatsidf_from_thumb>
    e320:	1c22      	adds	r2, r4, #0
    e322:	1c2b      	adds	r3, r5, #0
    e324:	f00a fa9a 	bl	1885c <____muldf3_from_thumb>
    e328:	4abf      	ldr	r2, [pc, #764]	(e628 <.text+0xe628>)
    e32a:	4bc0      	ldr	r3, [pc, #768]	(e62c <.text+0xe62c>)
    e32c:	f00a fa8e 	bl	1884c <____adddf3_from_thumb>
    e330:	4bbf      	ldr	r3, [pc, #764]	(e630 <.text+0xe630>)
    e332:	18c4      	adds	r4, r0, r3
    e334:	980d      	ldr	r0, [sp, #52]
    e336:	1c0d      	adds	r5, r1, #0
    e338:	9021      	str	r0, [sp, #132]
    e33a:	e032      	b.n	e3a2 <.text+0xe3a2>
    e33c:	9e03      	ldr	r6, [sp, #12]
    e33e:	9f04      	ldr	r7, [sp, #16]
    e340:	980b      	ldr	r0, [sp, #44]
    e342:	f00a fa7f 	bl	18844 <____floatsidf_from_thumb>
    e346:	1c32      	adds	r2, r6, #0
    e348:	1c3b      	adds	r3, r7, #0
    e34a:	f00a fa87 	bl	1885c <____muldf3_from_thumb>
    e34e:	4ab6      	ldr	r2, [pc, #728]	(e628 <.text+0xe628>)
    e350:	4bb6      	ldr	r3, [pc, #728]	(e62c <.text+0xe62c>)
    e352:	f00a fa7b 	bl	1884c <____adddf3_from_thumb>
    e356:	9a0c      	ldr	r2, [sp, #48]
    e358:	1c0d      	adds	r5, r1, #0
    e35a:	49b5      	ldr	r1, [pc, #724]	(e630 <.text+0xe630>)
    e35c:	1c04      	adds	r4, r0, #0
    e35e:	1864      	adds	r4, r4, r1
    e360:	2a00      	cmp	r2, #0
    e362:	d11a      	bne.n	e39a <.text+0xe39a>
    e364:	4ab3      	ldr	r2, [pc, #716]	(e634 <.text+0xe634>)
    e366:	4bb4      	ldr	r3, [pc, #720]	(e638 <.text+0xe638>)
    e368:	1c30      	adds	r0, r6, #0
    e36a:	1c39      	adds	r1, r7, #0
    e36c:	f00a fa72 	bl	18854 <____subdf3_from_thumb>
    e370:	1c22      	adds	r2, r4, #0
    e372:	1c2b      	adds	r3, r5, #0
    e374:	1c06      	adds	r6, r0, #0
    e376:	1c0f      	adds	r7, r1, #0
    e378:	f00a fa7c 	bl	18874 <____gtdf2_from_thumb>
    e37c:	2800      	cmp	r0, #0
    e37e:	dd00      	ble.n	e382 <.text+0xe382>
    e380:	e26f      	b.n	e862 <.text+0xe862>
    e382:	2080      	movs	r0, #128
    e384:	0600      	lsls	r0, r0, #24
    e386:	1822      	adds	r2, r4, r0
    e388:	1c2b      	adds	r3, r5, #0
    e38a:	1c30      	adds	r0, r6, #0
    e38c:	1c39      	adds	r1, r7, #0
    e38e:	f00a fa4d 	bl	1882c <____ltdf2_from_thumb>
    e392:	2800      	cmp	r0, #0
    e394:	da00      	bge.n	e398 <.text+0xe398>
    e396:	e25a      	b.n	e84e <.text+0xe84e>
    e398:	e0a6      	b.n	e4e8 <.text+0xe4e8>
    e39a:	990c      	ldr	r1, [sp, #48]
    e39c:	9a0e      	ldr	r2, [sp, #56]
    e39e:	9121      	str	r1, [sp, #132]
    e3a0:	9220      	str	r2, [sp, #128]
    e3a2:	9821      	ldr	r0, [sp, #132]
    e3a4:	9910      	ldr	r1, [sp, #64]
    e3a6:	4aa5      	ldr	r2, [pc, #660]	(e63c <.text+0xe63c>)
    e3a8:	00c3      	lsls	r3, r0, #3
    e3aa:	2900      	cmp	r1, #0
    e3ac:	d04c      	beq.n	e448 <.text+0xe448>
    e3ae:	189b      	adds	r3, r3, r2
    e3b0:	3b08      	subs	r3, #8
    e3b2:	681a      	ldr	r2, [r3, #0]
    e3b4:	685b      	ldr	r3, [r3, #4]
    e3b6:	48a2      	ldr	r0, [pc, #648]	(e640 <.text+0xe640>)
    e3b8:	49a2      	ldr	r1, [pc, #648]	(e644 <.text+0xe644>)
    e3ba:	f00a fa57 	bl	1886c <____divdf3_from_thumb>
    e3be:	1c2b      	adds	r3, r5, #0
    e3c0:	1c22      	adds	r2, r4, #0
    e3c2:	f00a fa47 	bl	18854 <____subdf3_from_thumb>
    e3c6:	9018      	str	r0, [sp, #96]
    e3c8:	9119      	str	r1, [sp, #100]
    e3ca:	9d03      	ldr	r5, [sp, #12]
    e3cc:	9e04      	ldr	r6, [sp, #16]
    e3ce:	9f1a      	ldr	r7, [sp, #104]
    e3d0:	1c31      	adds	r1, r6, #0
    e3d2:	1c28      	adds	r0, r5, #0
    e3d4:	f00a fa46 	bl	18864 <____fixdfsi_from_thumb>
    e3d8:	1c04      	adds	r4, r0, #0
    e3da:	f00a fa33 	bl	18844 <____floatsidf_from_thumb>
    e3de:	1c02      	adds	r2, r0, #0
    e3e0:	1c0b      	adds	r3, r1, #0
    e3e2:	1c28      	adds	r0, r5, #0
    e3e4:	1c31      	adds	r1, r6, #0
    e3e6:	f00a fa35 	bl	18854 <____subdf3_from_thumb>
    e3ea:	3430      	adds	r4, #48
    e3ec:	703c      	strb	r4, [r7, #0]
    e3ee:	9a18      	ldr	r2, [sp, #96]
    e3f0:	9b19      	ldr	r3, [sp, #100]
    e3f2:	1c05      	adds	r5, r0, #0
    e3f4:	1c0e      	adds	r6, r1, #0
    e3f6:	3701      	adds	r7, #1
    e3f8:	f00a fa18 	bl	1882c <____ltdf2_from_thumb>
    e3fc:	2800      	cmp	r0, #0
    e3fe:	da00      	bge.n	e402 <.text+0xe402>
    e400:	e334      	b.n	ea6c <.text+0xea6c>
    e402:	1c2a      	adds	r2, r5, #0
    e404:	1c33      	adds	r3, r6, #0
    e406:	4985      	ldr	r1, [pc, #532]	(e61c <.text+0xe61c>)
    e408:	4883      	ldr	r0, [pc, #524]	(e618 <.text+0xe618>)
    e40a:	f00a fa23 	bl	18854 <____subdf3_from_thumb>
    e40e:	9a18      	ldr	r2, [sp, #96]
    e410:	9b19      	ldr	r3, [sp, #100]
    e412:	f00a fa0b 	bl	1882c <____ltdf2_from_thumb>
    e416:	2800      	cmp	r0, #0
    e418:	da00      	bge.n	e41c <.text+0xe41c>
    e41a:	e0da      	b.n	e5d2 <.text+0xe5d2>
    e41c:	9a1a      	ldr	r2, [sp, #104]
    e41e:	9c21      	ldr	r4, [sp, #132]
    e420:	1abb      	subs	r3, r7, r2
    e422:	42a3      	cmp	r3, r4
    e424:	da60      	bge.n	e4e8 <.text+0xe4e8>
    e426:	9818      	ldr	r0, [sp, #96]
    e428:	9919      	ldr	r1, [sp, #100]
    e42a:	4a7d      	ldr	r2, [pc, #500]	(e620 <.text+0xe620>)
    e42c:	4b7d      	ldr	r3, [pc, #500]	(e624 <.text+0xe624>)
    e42e:	f00a fa15 	bl	1885c <____muldf3_from_thumb>
    e432:	4a7b      	ldr	r2, [pc, #492]	(e620 <.text+0xe620>)
    e434:	4b7b      	ldr	r3, [pc, #492]	(e624 <.text+0xe624>)
    e436:	9018      	str	r0, [sp, #96]
    e438:	9119      	str	r1, [sp, #100]
    e43a:	1c28      	adds	r0, r5, #0
    e43c:	1c31      	adds	r1, r6, #0
    e43e:	f00a fa0d 	bl	1885c <____muldf3_from_thumb>
    e442:	1c05      	adds	r5, r0, #0
    e444:	1c0e      	adds	r6, r1, #0
    e446:	e7c3      	b.n	e3d0 <.text+0xe3d0>
    e448:	189b      	adds	r3, r3, r2
    e44a:	3b08      	subs	r3, #8
    e44c:	1c29      	adds	r1, r5, #0
    e44e:	1c20      	adds	r0, r4, #0
    e450:	681a      	ldr	r2, [r3, #0]
    e452:	685b      	ldr	r3, [r3, #4]
    e454:	f00a fa02 	bl	1885c <____muldf3_from_thumb>
    e458:	901b      	str	r0, [sp, #108]
    e45a:	911c      	str	r1, [sp, #112]
    e45c:	9d03      	ldr	r5, [sp, #12]
    e45e:	9e04      	ldr	r6, [sp, #16]
    e460:	2700      	movs	r7, #0
    e462:	1c31      	adds	r1, r6, #0
    e464:	1c28      	adds	r0, r5, #0
    e466:	f00a f9fd 	bl	18864 <____fixdfsi_from_thumb>
    e46a:	1c04      	adds	r4, r0, #0
    e46c:	f00a f9ea 	bl	18844 <____floatsidf_from_thumb>
    e470:	1c02      	adds	r2, r0, #0
    e472:	1c0b      	adds	r3, r1, #0
    e474:	1c28      	adds	r0, r5, #0
    e476:	1c31      	adds	r1, r6, #0
    e478:	f00a f9ec 	bl	18854 <____subdf3_from_thumb>
    e47c:	1c05      	adds	r5, r0, #0
    e47e:	981a      	ldr	r0, [sp, #104]
    e480:	3430      	adds	r4, #48
    e482:	543c      	strb	r4, [r7, r0]
    e484:	1c0e      	adds	r6, r1, #0
    e486:	9921      	ldr	r1, [sp, #132]
    e488:	3701      	adds	r7, #1
    e48a:	428f      	cmp	r7, r1
    e48c:	d123      	bne.n	e4d6 <.text+0xe4d6>
    e48e:	4a6c      	ldr	r2, [pc, #432]	(e640 <.text+0xe640>)
    e490:	4b6c      	ldr	r3, [pc, #432]	(e644 <.text+0xe644>)
    e492:	19c7      	adds	r7, r0, r7
    e494:	981b      	ldr	r0, [sp, #108]
    e496:	991c      	ldr	r1, [sp, #112]
    e498:	f00a f9d8 	bl	1884c <____adddf3_from_thumb>
    e49c:	1c02      	adds	r2, r0, #0
    e49e:	1c0b      	adds	r3, r1, #0
    e4a0:	1c28      	adds	r0, r5, #0
    e4a2:	1c31      	adds	r1, r6, #0
    e4a4:	f00a f9e6 	bl	18874 <____gtdf2_from_thumb>
    e4a8:	2800      	cmp	r0, #0
    e4aa:	dd00      	ble.n	e4ae <.text+0xe4ae>
    e4ac:	e091      	b.n	e5d2 <.text+0xe5d2>
    e4ae:	9a1b      	ldr	r2, [sp, #108]
    e4b0:	9b1c      	ldr	r3, [sp, #112]
    e4b2:	4863      	ldr	r0, [pc, #396]	(e640 <.text+0xe640>)
    e4b4:	4963      	ldr	r1, [pc, #396]	(e644 <.text+0xe644>)
    e4b6:	f00a f9cd 	bl	18854 <____subdf3_from_thumb>
    e4ba:	1c02      	adds	r2, r0, #0
    e4bc:	1c0b      	adds	r3, r1, #0
    e4be:	1c28      	adds	r0, r5, #0
    e4c0:	1c31      	adds	r1, r6, #0
    e4c2:	f00a f9b3 	bl	1882c <____ltdf2_from_thumb>
    e4c6:	2800      	cmp	r0, #0
    e4c8:	da0e      	bge.n	e4e8 <.text+0xe4e8>
    e4ca:	3f01      	subs	r7, #1
    e4cc:	783b      	ldrb	r3, [r7, #0]
    e4ce:	2b30      	cmp	r3, #48
    e4d0:	d0fb      	beq.n	e4ca <.text+0xe4ca>
    e4d2:	3701      	adds	r7, #1
    e4d4:	e086      	b.n	e5e4 <.text+0xe5e4>
    e4d6:	1c28      	adds	r0, r5, #0
    e4d8:	1c31      	adds	r1, r6, #0
    e4da:	4a51      	ldr	r2, [pc, #324]	(e620 <.text+0xe620>)
    e4dc:	4b51      	ldr	r3, [pc, #324]	(e624 <.text+0xe624>)
    e4de:	f00a f9bd 	bl	1885c <____muldf3_from_thumb>
    e4e2:	1c05      	adds	r5, r0, #0
    e4e4:	1c0e      	adds	r6, r1, #0
    e4e6:	e7bc      	b.n	e462 <.text+0xe462>
    e4e8:	9b05      	ldr	r3, [sp, #20]
    e4ea:	9c06      	ldr	r4, [sp, #24]
    e4ec:	9303      	str	r3, [sp, #12]
    e4ee:	9404      	str	r4, [sp, #16]
    e4f0:	9b23      	ldr	r3, [sp, #140]
    e4f2:	2b00      	cmp	r3, #0
    e4f4:	da00      	bge.n	e4f8 <.text+0xe4f8>
    e4f6:	e088      	b.n	e60a <.text+0xe60a>
    e4f8:	9c0e      	ldr	r4, [sp, #56]
    e4fa:	2c0e      	cmp	r4, #14
    e4fc:	dd00      	ble.n	e500 <.text+0xe500>
    e4fe:	e084      	b.n	e60a <.text+0xe60a>
    e500:	4a4e      	ldr	r2, [pc, #312]	(e63c <.text+0xe63c>)
    e502:	00e3      	lsls	r3, r4, #3
    e504:	189b      	adds	r3, r3, r2
    e506:	6818      	ldr	r0, [r3, #0]
    e508:	6859      	ldr	r1, [r3, #4]
    e50a:	901d      	str	r0, [sp, #116]
    e50c:	911e      	str	r1, [sp, #120]
    e50e:	9929      	ldr	r1, [sp, #164]
    e510:	2900      	cmp	r1, #0
    e512:	da02      	bge.n	e51a <.text+0xe51a>
    e514:	9a0c      	ldr	r2, [sp, #48]
    e516:	2a00      	cmp	r2, #0
    e518:	dd03      	ble.n	e522 <.text+0xe522>
    e51a:	9c03      	ldr	r4, [sp, #12]
    e51c:	9d04      	ldr	r5, [sp, #16]
    e51e:	9f1a      	ldr	r7, [sp, #104]
    e520:	e011      	b.n	e546 <.text+0xe546>
    e522:	9b0c      	ldr	r3, [sp, #48]
    e524:	2b00      	cmp	r3, #0
    e526:	d000      	beq.n	e52a <.text+0xe52a>
    e528:	e191      	b.n	e84e <.text+0xe84e>
    e52a:	4a42      	ldr	r2, [pc, #264]	(e634 <.text+0xe634>)
    e52c:	4b42      	ldr	r3, [pc, #264]	(e638 <.text+0xe638>)
    e52e:	981d      	ldr	r0, [sp, #116]
    e530:	991e      	ldr	r1, [sp, #120]
    e532:	f00a f993 	bl	1885c <____muldf3_from_thumb>
    e536:	9a03      	ldr	r2, [sp, #12]
    e538:	9b04      	ldr	r3, [sp, #16]
    e53a:	f00a f99f 	bl	1887c <____gedf2_from_thumb>
    e53e:	2800      	cmp	r0, #0
    e540:	db00      	blt.n	e544 <.text+0xe544>
    e542:	e184      	b.n	e84e <.text+0xe84e>
    e544:	e18d      	b.n	e862 <.text+0xe862>
    e546:	9a1d      	ldr	r2, [sp, #116]
    e548:	9b1e      	ldr	r3, [sp, #120]
    e54a:	1c20      	adds	r0, r4, #0
    e54c:	1c29      	adds	r1, r5, #0
    e54e:	f00a f98d 	bl	1886c <____divdf3_from_thumb>
    e552:	f00a f987 	bl	18864 <____fixdfsi_from_thumb>
    e556:	1c06      	adds	r6, r0, #0
    e558:	f00a f974 	bl	18844 <____floatsidf_from_thumb>
    e55c:	9a1d      	ldr	r2, [sp, #116]
    e55e:	9b1e      	ldr	r3, [sp, #120]
    e560:	f00a f97c 	bl	1885c <____muldf3_from_thumb>
    e564:	1c0b      	adds	r3, r1, #0
    e566:	1c02      	adds	r2, r0, #0
    e568:	1c29      	adds	r1, r5, #0
    e56a:	1c20      	adds	r0, r4, #0
    e56c:	f00a f972 	bl	18854 <____subdf3_from_thumb>
    e570:	1c33      	adds	r3, r6, #0
    e572:	3330      	adds	r3, #48
    e574:	703b      	strb	r3, [r7, #0]
    e576:	1c04      	adds	r4, r0, #0
    e578:	1c0d      	adds	r5, r1, #0
    e57a:	981a      	ldr	r0, [sp, #104]
    e57c:	990c      	ldr	r1, [sp, #48]
    e57e:	3701      	adds	r7, #1
    e580:	1843      	adds	r3, r0, r1
    e582:	429f      	cmp	r7, r3
    e584:	d131      	bne.n	e5ea <.text+0xe5ea>
    e586:	1c22      	adds	r2, r4, #0
    e588:	1c2b      	adds	r3, r5, #0
    e58a:	1c20      	adds	r0, r4, #0
    e58c:	1c29      	adds	r1, r5, #0
    e58e:	f00a f95d 	bl	1884c <____adddf3_from_thumb>
    e592:	9a1d      	ldr	r2, [sp, #116]
    e594:	9b1e      	ldr	r3, [sp, #120]
    e596:	1c04      	adds	r4, r0, #0
    e598:	1c0d      	adds	r5, r1, #0
    e59a:	f00a f96b 	bl	18874 <____gtdf2_from_thumb>
    e59e:	2800      	cmp	r0, #0
    e5a0:	dc15      	bgt.n	e5ce <.text+0xe5ce>
    e5a2:	1c20      	adds	r0, r4, #0
    e5a4:	1c29      	adds	r1, r5, #0
    e5a6:	9a1d      	ldr	r2, [sp, #116]
    e5a8:	9b1e      	ldr	r3, [sp, #120]
    e5aa:	f00a f947 	bl	1883c <____eqdf2_from_thumb>
    e5ae:	2800      	cmp	r0, #0
    e5b0:	d000      	beq.n	e5b4 <.text+0xe5b4>
    e5b2:	e277      	b.n	eaa4 <.text+0xeaa4>
    e5b4:	07f2      	lsls	r2, r6, #31
    e5b6:	d40a      	bmi.n	e5ce <.text+0xe5ce>
    e5b8:	e274      	b.n	eaa4 <.text+0xeaa4>
    e5ba:	9b1a      	ldr	r3, [sp, #104]
    e5bc:	429a      	cmp	r2, r3
    e5be:	d109      	bne.n	e5d4 <.text+0xe5d4>
    e5c0:	9c20      	ldr	r4, [sp, #128]
    e5c2:	981a      	ldr	r0, [sp, #104]
    e5c4:	3401      	adds	r4, #1
    e5c6:	2330      	movs	r3, #48
    e5c8:	9420      	str	r4, [sp, #128]
    e5ca:	7003      	strb	r3, [r0, #0]
    e5cc:	e006      	b.n	e5dc <.text+0xe5dc>
    e5ce:	990e      	ldr	r1, [sp, #56]
    e5d0:	9120      	str	r1, [sp, #128]
    e5d2:	1c3a      	adds	r2, r7, #0
    e5d4:	3a01      	subs	r2, #1
    e5d6:	7813      	ldrb	r3, [r2, #0]
    e5d8:	2b39      	cmp	r3, #57
    e5da:	d0ee      	beq.n	e5ba <.text+0xe5ba>
    e5dc:	7813      	ldrb	r3, [r2, #0]
    e5de:	3301      	adds	r3, #1
    e5e0:	7013      	strb	r3, [r2, #0]
    e5e2:	1c57      	adds	r7, r2, #1
    e5e4:	9a20      	ldr	r2, [sp, #128]
    e5e6:	920e      	str	r2, [sp, #56]
    e5e8:	e25c      	b.n	eaa4 <.text+0xeaa4>
    e5ea:	1c20      	adds	r0, r4, #0
    e5ec:	1c29      	adds	r1, r5, #0
    e5ee:	4a0c      	ldr	r2, [pc, #48]	(e620 <.text+0xe620>)
    e5f0:	4b0c      	ldr	r3, [pc, #48]	(e624 <.text+0xe624>)
    e5f2:	f00a f933 	bl	1885c <____muldf3_from_thumb>
    e5f6:	4a14      	ldr	r2, [pc, #80]	(e648 <.text+0xe648>)
    e5f8:	4b14      	ldr	r3, [pc, #80]	(e64c <.text+0xe64c>)
    e5fa:	1c04      	adds	r4, r0, #0
    e5fc:	1c0d      	adds	r5, r1, #0
    e5fe:	f00a f919 	bl	18834 <____nedf2_from_thumb>
    e602:	2800      	cmp	r0, #0
    e604:	d100      	bne.n	e608 <.text+0xe608>
    e606:	e24d      	b.n	eaa4 <.text+0xeaa4>
    e608:	e79d      	b.n	e546 <.text+0xe546>
    e60a:	9c10      	ldr	r4, [sp, #64]
    e60c:	2c00      	cmp	r4, #0
    e60e:	d11f      	bne.n	e650 <.text+0xe650>
    e610:	9e09      	ldr	r6, [sp, #36]
    e612:	9d0a      	ldr	r5, [sp, #40]
    e614:	2000      	movs	r0, #0
    e616:	e04c      	b.n	e6b2 <.text+0xe6b2>
    e618:	0000      	lsls	r0, r0, #0
    e61a:	3ff0      	subs	r7, #240
    e61c:	0000      	lsls	r0, r0, #0
    e61e:	0000      	lsls	r0, r0, #0
    e620:	0000      	lsls	r0, r0, #0
    e622:	4024      	ands	r4, r4
    e624:	0000      	lsls	r0, r0, #0
    e626:	0000      	lsls	r0, r0, #0
    e628:	0000      	lsls	r0, r0, #0
    e62a:	401c      	ands	r4, r3
    e62c:	0000      	lsls	r0, r0, #0
    e62e:	0000      	lsls	r0, r0, #0
    e630:	0000      	lsls	r0, r0, #0
    e632:	fcc0 0000 	stc2l	0, cr0, [r0], {0}
    e636:	4014      	ands	r4, r2
    e638:	0000      	lsls	r0, r0, #0
    e63a:	0000      	lsls	r0, r0, #0
    e63c:	8c8c      	ldrh	r4, [r1, #36]
    e63e:	0001      	lsls	r1, r0, #0
    e640:	0000      	lsls	r0, r0, #0
    e642:	3fe0      	subs	r7, #224
	...
    e650:	9901      	ldr	r1, [sp, #4]
    e652:	2901      	cmp	r1, #1
    e654:	dc0b      	bgt.n	e66e <.text+0xe66e>
    e656:	9a13      	ldr	r2, [sp, #76]
    e658:	2a00      	cmp	r2, #0
    e65a:	d002      	beq.n	e662 <.text+0xe662>
    e65c:	4cc6      	ldr	r4, [pc, #792]	(e978 <.text+0xe978>)
    e65e:	191b      	adds	r3, r3, r4
    e660:	e002      	b.n	e668 <.text+0xe668>
    e662:	9a22      	ldr	r2, [sp, #136]
    e664:	2336      	movs	r3, #54
    e666:	1a9b      	subs	r3, r3, r2
    e668:	9e09      	ldr	r6, [sp, #36]
    e66a:	9d0a      	ldr	r5, [sp, #40]
    e66c:	e017      	b.n	e69e <.text+0xe69e>
    e66e:	9a0c      	ldr	r2, [sp, #48]
    e670:	980a      	ldr	r0, [sp, #40]
    e672:	3a01      	subs	r2, #1
    e674:	4290      	cmp	r0, r2
    e676:	db01      	blt.n	e67c <.text+0xe67c>
    e678:	1a85      	subs	r5, r0, r2
    e67a:	e007      	b.n	e68c <.text+0xe68c>
    e67c:	990a      	ldr	r1, [sp, #40]
    e67e:	1a53      	subs	r3, r2, r1
    e680:	9a12      	ldr	r2, [sp, #72]
    e682:	18c9      	adds	r1, r1, r3
    e684:	18d2      	adds	r2, r2, r3
    e686:	9212      	str	r2, [sp, #72]
    e688:	910a      	str	r1, [sp, #40]
    e68a:	2500      	movs	r5, #0
    e68c:	9b0c      	ldr	r3, [sp, #48]
    e68e:	2b00      	cmp	r3, #0
    e690:	db01      	blt.n	e696 <.text+0xe696>
    e692:	9e09      	ldr	r6, [sp, #36]
    e694:	e003      	b.n	e69e <.text+0xe69e>
    e696:	9c09      	ldr	r4, [sp, #36]
    e698:	980c      	ldr	r0, [sp, #48]
    e69a:	2300      	movs	r3, #0
    e69c:	1a26      	subs	r6, r4, r0
    e69e:	9909      	ldr	r1, [sp, #36]
    e6a0:	9a11      	ldr	r2, [sp, #68]
    e6a2:	18c9      	adds	r1, r1, r3
    e6a4:	9109      	str	r1, [sp, #36]
    e6a6:	18d2      	adds	r2, r2, r3
    e6a8:	9802      	ldr	r0, [sp, #8]
    e6aa:	2101      	movs	r1, #1
    e6ac:	9211      	str	r2, [sp, #68]
    e6ae:	f001 fc4d 	bl	ff4c <_i2b>
    e6b2:	9016      	str	r0, [sp, #88]
    e6b4:	2e00      	cmp	r6, #0
    e6b6:	dd0c      	ble.n	e6d2 <.text+0xe6d2>
    e6b8:	9b11      	ldr	r3, [sp, #68]
    e6ba:	2b00      	cmp	r3, #0
    e6bc:	dd09      	ble.n	e6d2 <.text+0xe6d2>
    e6be:	42b3      	cmp	r3, r6
    e6c0:	dd00      	ble.n	e6c4 <.text+0xe6c4>
    e6c2:	1c33      	adds	r3, r6, #0
    e6c4:	9c09      	ldr	r4, [sp, #36]
    e6c6:	9811      	ldr	r0, [sp, #68]
    e6c8:	1ae4      	subs	r4, r4, r3
    e6ca:	1ac0      	subs	r0, r0, r3
    e6cc:	9409      	str	r4, [sp, #36]
    e6ce:	9011      	str	r0, [sp, #68]
    e6d0:	1af6      	subs	r6, r6, r3
    e6d2:	990a      	ldr	r1, [sp, #40]
    e6d4:	2900      	cmp	r1, #0
    e6d6:	dd22      	ble.n	e71e <.text+0xe71e>
    e6d8:	9a10      	ldr	r2, [sp, #64]
    e6da:	2a00      	cmp	r2, #0
    e6dc:	d019      	beq.n	e712 <.text+0xe712>
    e6de:	2d00      	cmp	r5, #0
    e6e0:	dd10      	ble.n	e704 <.text+0xe704>
    e6e2:	9916      	ldr	r1, [sp, #88]
    e6e4:	1c2a      	adds	r2, r5, #0
    e6e6:	9802      	ldr	r0, [sp, #8]
    e6e8:	f001 fc82 	bl	fff0 <_pow5mult>
    e6ec:	9016      	str	r0, [sp, #88]
    e6ee:	9916      	ldr	r1, [sp, #88]
    e6f0:	9a14      	ldr	r2, [sp, #80]
    e6f2:	9802      	ldr	r0, [sp, #8]
    e6f4:	f001 fb94 	bl	fe20 <_multiply>
    e6f8:	9914      	ldr	r1, [sp, #80]
    e6fa:	1c04      	adds	r4, r0, #0
    e6fc:	9802      	ldr	r0, [sp, #8]
    e6fe:	f001 f8e5 	bl	f8cc <_Bfree>
    e702:	9414      	str	r4, [sp, #80]
    e704:	9b0a      	ldr	r3, [sp, #40]
    e706:	1b5a      	subs	r2, r3, r5
    e708:	2a00      	cmp	r2, #0
    e70a:	d008      	beq.n	e71e <.text+0xe71e>
    e70c:	9802      	ldr	r0, [sp, #8]
    e70e:	9914      	ldr	r1, [sp, #80]
    e710:	e002      	b.n	e718 <.text+0xe718>
    e712:	9802      	ldr	r0, [sp, #8]
    e714:	9914      	ldr	r1, [sp, #80]
    e716:	9a0a      	ldr	r2, [sp, #40]
    e718:	f001 fc6a 	bl	fff0 <_pow5mult>
    e71c:	9014      	str	r0, [sp, #80]
    e71e:	9802      	ldr	r0, [sp, #8]
    e720:	2101      	movs	r1, #1
    e722:	f001 fc13 	bl	ff4c <_i2b>
    e726:	9c12      	ldr	r4, [sp, #72]
    e728:	9017      	str	r0, [sp, #92]
    e72a:	2c00      	cmp	r4, #0
    e72c:	dd05      	ble.n	e73a <.text+0xe73a>
    e72e:	9802      	ldr	r0, [sp, #8]
    e730:	9917      	ldr	r1, [sp, #92]
    e732:	1c22      	adds	r2, r4, #0
    e734:	f001 fc5c 	bl	fff0 <_pow5mult>
    e738:	9017      	str	r0, [sp, #92]
    e73a:	9801      	ldr	r0, [sp, #4]
    e73c:	2801      	cmp	r0, #1
    e73e:	dc11      	bgt.n	e764 <.text+0xe764>
    e740:	9904      	ldr	r1, [sp, #16]
    e742:	2900      	cmp	r1, #0
    e744:	d10e      	bne.n	e764 <.text+0xe764>
    e746:	9a03      	ldr	r2, [sp, #12]
    e748:	4b8c      	ldr	r3, [pc, #560]	(e97c <.text+0xe97c>)
    e74a:	421a      	tst	r2, r3
    e74c:	d10a      	bne.n	e764 <.text+0xe764>
    e74e:	4b8c      	ldr	r3, [pc, #560]	(e980 <.text+0xe980>)
    e750:	421a      	tst	r2, r3
    e752:	d007      	beq.n	e764 <.text+0xe764>
    e754:	9a09      	ldr	r2, [sp, #36]
    e756:	9b11      	ldr	r3, [sp, #68]
    e758:	3201      	adds	r2, #1
    e75a:	3301      	adds	r3, #1
    e75c:	2401      	movs	r4, #1
    e75e:	9209      	str	r2, [sp, #36]
    e760:	9311      	str	r3, [sp, #68]
    e762:	e000      	b.n	e766 <.text+0xe766>
    e764:	2400      	movs	r4, #0
    e766:	9812      	ldr	r0, [sp, #72]
    e768:	2800      	cmp	r0, #0
    e76a:	d101      	bne.n	e770 <.text+0xe770>
    e76c:	2201      	movs	r2, #1
    e76e:	e008      	b.n	e782 <.text+0xe782>
    e770:	9917      	ldr	r1, [sp, #92]
    e772:	690b      	ldr	r3, [r1, #16]
    e774:	009b      	lsls	r3, r3, #2
    e776:	185b      	adds	r3, r3, r1
    e778:	6918      	ldr	r0, [r3, #16]
    e77a:	f001 f8b3 	bl	f8e4 <_hi0bits>
    e77e:	2320      	movs	r3, #32
    e780:	1a1a      	subs	r2, r3, r0
    e782:	9b11      	ldr	r3, [sp, #68]
    e784:	18d2      	adds	r2, r2, r3
    e786:	231f      	movs	r3, #31
    e788:	401a      	ands	r2, r3
    e78a:	d00e      	beq.n	e7aa <.text+0xe7aa>
    e78c:	2320      	movs	r3, #32
    e78e:	1a9a      	subs	r2, r3, r2
    e790:	2a04      	cmp	r2, #4
    e792:	dd08      	ble.n	e7a6 <.text+0xe7a6>
    e794:	9809      	ldr	r0, [sp, #36]
    e796:	9911      	ldr	r1, [sp, #68]
    e798:	1f13      	subs	r3, r2, #4
    e79a:	18c0      	adds	r0, r0, r3
    e79c:	18c9      	adds	r1, r1, r3
    e79e:	18f6      	adds	r6, r6, r3
    e7a0:	9009      	str	r0, [sp, #36]
    e7a2:	9111      	str	r1, [sp, #68]
    e7a4:	e00a      	b.n	e7bc <.text+0xe7bc>
    e7a6:	2a03      	cmp	r2, #3
    e7a8:	dc08      	bgt.n	e7bc <.text+0xe7bc>
    e7aa:	1c13      	adds	r3, r2, #0
    e7ac:	9811      	ldr	r0, [sp, #68]
    e7ae:	9a09      	ldr	r2, [sp, #36]
    e7b0:	331c      	adds	r3, #28
    e7b2:	18d2      	adds	r2, r2, r3
    e7b4:	18c0      	adds	r0, r0, r3
    e7b6:	9209      	str	r2, [sp, #36]
    e7b8:	9011      	str	r0, [sp, #68]
    e7ba:	18f6      	adds	r6, r6, r3
    e7bc:	9909      	ldr	r1, [sp, #36]
    e7be:	2900      	cmp	r1, #0
    e7c0:	dd05      	ble.n	e7ce <.text+0xe7ce>
    e7c2:	9802      	ldr	r0, [sp, #8]
    e7c4:	9914      	ldr	r1, [sp, #80]
    e7c6:	9a09      	ldr	r2, [sp, #36]
    e7c8:	f001 fae2 	bl	fd90 <_lshift>
    e7cc:	9014      	str	r0, [sp, #80]
    e7ce:	9a11      	ldr	r2, [sp, #68]
    e7d0:	2a00      	cmp	r2, #0
    e7d2:	dd04      	ble.n	e7de <.text+0xe7de>
    e7d4:	9802      	ldr	r0, [sp, #8]
    e7d6:	9917      	ldr	r1, [sp, #92]
    e7d8:	f001 fada 	bl	fd90 <_lshift>
    e7dc:	9017      	str	r0, [sp, #92]
    e7de:	9b0f      	ldr	r3, [sp, #60]
    e7e0:	2b00      	cmp	r3, #0
    e7e2:	d01e      	beq.n	e822 <.text+0xe822>
    e7e4:	9814      	ldr	r0, [sp, #80]
    e7e6:	9917      	ldr	r1, [sp, #92]
    e7e8:	f001 f8d6 	bl	f998 <__mcmp>
    e7ec:	2800      	cmp	r0, #0
    e7ee:	da18      	bge.n	e822 <.text+0xe822>
    e7f0:	980e      	ldr	r0, [sp, #56]
    e7f2:	3801      	subs	r0, #1
    e7f4:	900e      	str	r0, [sp, #56]
    e7f6:	9914      	ldr	r1, [sp, #80]
    e7f8:	9802      	ldr	r0, [sp, #8]
    e7fa:	220a      	movs	r2, #10
    e7fc:	2300      	movs	r3, #0
    e7fe:	f001 fbb1 	bl	ff64 <_multadd>
    e802:	9910      	ldr	r1, [sp, #64]
    e804:	9014      	str	r0, [sp, #80]
    e806:	2900      	cmp	r1, #0
    e808:	d102      	bne.n	e810 <.text+0xe810>
    e80a:	9a0d      	ldr	r2, [sp, #52]
    e80c:	920c      	str	r2, [sp, #48]
    e80e:	e008      	b.n	e822 <.text+0xe822>
    e810:	2300      	movs	r3, #0
    e812:	9802      	ldr	r0, [sp, #8]
    e814:	9916      	ldr	r1, [sp, #88]
    e816:	220a      	movs	r2, #10
    e818:	f001 fba4 	bl	ff64 <_multadd>
    e81c:	9b0d      	ldr	r3, [sp, #52]
    e81e:	9016      	str	r0, [sp, #88]
    e820:	930c      	str	r3, [sp, #48]
    e822:	980c      	ldr	r0, [sp, #48]
    e824:	2800      	cmp	r0, #0
    e826:	dc2a      	bgt.n	e87e <.text+0xe87e>
    e828:	9901      	ldr	r1, [sp, #4]
    e82a:	2902      	cmp	r1, #2
    e82c:	dd27      	ble.n	e87e <.text+0xe87e>
    e82e:	2800      	cmp	r0, #0
    e830:	d110      	bne.n	e854 <.text+0xe854>
    e832:	9917      	ldr	r1, [sp, #92]
    e834:	9802      	ldr	r0, [sp, #8]
    e836:	2205      	movs	r2, #5
    e838:	2300      	movs	r3, #0
    e83a:	f001 fb93 	bl	ff64 <_multadd>
    e83e:	9017      	str	r0, [sp, #92]
    e840:	9917      	ldr	r1, [sp, #92]
    e842:	9814      	ldr	r0, [sp, #80]
    e844:	f001 f8a8 	bl	f998 <__mcmp>
    e848:	2800      	cmp	r0, #0
    e84a:	dc0d      	bgt.n	e868 <.text+0xe868>
    e84c:	e002      	b.n	e854 <.text+0xe854>
    e84e:	2200      	movs	r2, #0
    e850:	9216      	str	r2, [sp, #88]
    e852:	9217      	str	r2, [sp, #92]
    e854:	9b29      	ldr	r3, [sp, #164]
    e856:	9f1a      	ldr	r7, [sp, #104]
    e858:	43db      	mvns	r3, r3
    e85a:	2400      	movs	r4, #0
    e85c:	930e      	str	r3, [sp, #56]
    e85e:	9415      	str	r4, [sp, #84]
    e860:	e10c      	b.n	ea7c <.text+0xea7c>
    e862:	2000      	movs	r0, #0
    e864:	9016      	str	r0, [sp, #88]
    e866:	9017      	str	r0, [sp, #92]
    e868:	991a      	ldr	r1, [sp, #104]
    e86a:	2331      	movs	r3, #49
    e86c:	700b      	strb	r3, [r1, #0]
    e86e:	9a0e      	ldr	r2, [sp, #56]
    e870:	1c0f      	adds	r7, r1, #0
    e872:	3201      	adds	r2, #1
    e874:	2300      	movs	r3, #0
    e876:	3701      	adds	r7, #1
    e878:	920e      	str	r2, [sp, #56]
    e87a:	9315      	str	r3, [sp, #84]
    e87c:	e0fe      	b.n	ea7c <.text+0xea7c>
    e87e:	9810      	ldr	r0, [sp, #64]
    e880:	2800      	cmp	r0, #0
    e882:	d100      	bne.n	e886 <.text+0xe886>
    e884:	e0b8      	b.n	e9f8 <.text+0xe9f8>
    e886:	2e00      	cmp	r6, #0
    e888:	dd05      	ble.n	e896 <.text+0xe896>
    e88a:	9802      	ldr	r0, [sp, #8]
    e88c:	9916      	ldr	r1, [sp, #88]
    e88e:	1c32      	adds	r2, r6, #0
    e890:	f001 fa7e 	bl	fd90 <_lshift>
    e894:	9016      	str	r0, [sp, #88]
    e896:	2c00      	cmp	r4, #0
    e898:	d101      	bne.n	e89e <.text+0xe89e>
    e89a:	9816      	ldr	r0, [sp, #88]
    e89c:	e013      	b.n	e8c6 <.text+0xe8c6>
    e89e:	9a16      	ldr	r2, [sp, #88]
    e8a0:	9802      	ldr	r0, [sp, #8]
    e8a2:	6851      	ldr	r1, [r2, #4]
    e8a4:	f001 f96c 	bl	fb80 <_Balloc>
    e8a8:	9b16      	ldr	r3, [sp, #88]
    e8aa:	691a      	ldr	r2, [r3, #16]
    e8ac:	9916      	ldr	r1, [sp, #88]
    e8ae:	0092      	lsls	r2, r2, #2
    e8b0:	1c04      	adds	r4, r0, #0
    e8b2:	310c      	adds	r1, #12
    e8b4:	3208      	adds	r2, #8
    e8b6:	300c      	adds	r0, #12
    e8b8:	f7fd fdae 	bl	c418 <memcpy>
    e8bc:	9802      	ldr	r0, [sp, #8]
    e8be:	1c21      	adds	r1, r4, #0
    e8c0:	2201      	movs	r2, #1
    e8c2:	f001 fa65 	bl	fd90 <_lshift>
    e8c6:	9c04      	ldr	r4, [sp, #16]
    e8c8:	9916      	ldr	r1, [sp, #88]
    e8ca:	2301      	movs	r3, #1
    e8cc:	401c      	ands	r4, r3
    e8ce:	9408      	str	r4, [sp, #32]
    e8d0:	9115      	str	r1, [sp, #84]
    e8d2:	9016      	str	r0, [sp, #88]
    e8d4:	9c1a      	ldr	r4, [sp, #104]
    e8d6:	9917      	ldr	r1, [sp, #92]
    e8d8:	9814      	ldr	r0, [sp, #80]
    e8da:	f7ff fa65 	bl	dda8 <quorem>
    e8de:	9915      	ldr	r1, [sp, #84]
    e8e0:	9007      	str	r0, [sp, #28]
    e8e2:	1c05      	adds	r5, r0, #0
    e8e4:	9814      	ldr	r0, [sp, #80]
    e8e6:	f001 f857 	bl	f998 <__mcmp>
    e8ea:	9917      	ldr	r1, [sp, #92]
    e8ec:	901f      	str	r0, [sp, #124]
    e8ee:	9a16      	ldr	r2, [sp, #88]
    e8f0:	9802      	ldr	r0, [sp, #8]
    e8f2:	f001 f9dd 	bl	fcb0 <__mdiff>
    e8f6:	68c3      	ldr	r3, [r0, #12]
    e8f8:	3530      	adds	r5, #48
    e8fa:	1c06      	adds	r6, r0, #0
    e8fc:	2b00      	cmp	r3, #0
    e8fe:	d000      	beq.n	e902 <.text+0xe902>
    e900:	e0e0      	b.n	eac4 <.text+0xeac4>
    e902:	1c31      	adds	r1, r6, #0
    e904:	9814      	ldr	r0, [sp, #80]
    e906:	f001 f847 	bl	f998 <__mcmp>
    e90a:	1c31      	adds	r1, r6, #0
    e90c:	1c07      	adds	r7, r0, #0
    e90e:	9802      	ldr	r0, [sp, #8]
    e910:	f000 ffdc 	bl	f8cc <_Bfree>
    e914:	2f00      	cmp	r7, #0
    e916:	d10d      	bne.n	e934 <.text+0xe934>
    e918:	9a01      	ldr	r2, [sp, #4]
    e91a:	2a00      	cmp	r2, #0
    e91c:	d10a      	bne.n	e934 <.text+0xe934>
    e91e:	9b08      	ldr	r3, [sp, #32]
    e920:	2b00      	cmp	r3, #0
    e922:	d107      	bne.n	e934 <.text+0xe934>
    e924:	2d39      	cmp	r5, #57
    e926:	d031      	beq.n	e98c <.text+0xe98c>
    e928:	981f      	ldr	r0, [sp, #124]
    e92a:	2800      	cmp	r0, #0
    e92c:	dd21      	ble.n	e972 <.text+0xe972>
    e92e:	9d07      	ldr	r5, [sp, #28]
    e930:	3531      	adds	r5, #49
    e932:	e01e      	b.n	e972 <.text+0xe972>
    e934:	991f      	ldr	r1, [sp, #124]
    e936:	2900      	cmp	r1, #0
    e938:	db07      	blt.n	e94a <.text+0xe94a>
    e93a:	2900      	cmp	r1, #0
    e93c:	d122      	bne.n	e984 <.text+0xe984>
    e93e:	9a01      	ldr	r2, [sp, #4]
    e940:	2a00      	cmp	r2, #0
    e942:	d11f      	bne.n	e984 <.text+0xe984>
    e944:	9b08      	ldr	r3, [sp, #32]
    e946:	2b00      	cmp	r3, #0
    e948:	d11c      	bne.n	e984 <.text+0xe984>
    e94a:	2f00      	cmp	r7, #0
    e94c:	dd11      	ble.n	e972 <.text+0xe972>
    e94e:	9914      	ldr	r1, [sp, #80]
    e950:	9802      	ldr	r0, [sp, #8]
    e952:	2201      	movs	r2, #1
    e954:	f001 fa1c 	bl	fd90 <_lshift>
    e958:	9917      	ldr	r1, [sp, #92]
    e95a:	9014      	str	r0, [sp, #80]
    e95c:	f001 f81c 	bl	f998 <__mcmp>
    e960:	2800      	cmp	r0, #0
    e962:	dc03      	bgt.n	e96c <.text+0xe96c>
    e964:	2800      	cmp	r0, #0
    e966:	d104      	bne.n	e972 <.text+0xe972>
    e968:	07e8      	lsls	r0, r5, #31
    e96a:	d502      	bpl.n	e972 <.text+0xe972>
    e96c:	3501      	adds	r5, #1
    e96e:	2d3a      	cmp	r5, #58
    e970:	d00c      	beq.n	e98c <.text+0xe98c>
    e972:	7025      	strb	r5, [r4, #0]
    e974:	e081      	b.n	ea7a <.text+0xea7a>
    e976:	0000      	lsls	r0, r0, #0
    e978:	0433      	lsls	r3, r6, #16
    e97a:	0000      	lsls	r0, r0, #0
    e97c:	ffff 000f 	vaddl.u<illegal width 64>	q8, d15, d15
    e980:	0000      	lsls	r0, r0, #0
    e982:	7ff0      	ldrb	r0, [r6, #31]
    e984:	2f00      	cmp	r7, #0
    e986:	dd08      	ble.n	e99a <.text+0xe99a>
    e988:	2d39      	cmp	r5, #57
    e98a:	d103      	bne.n	e994 <.text+0xe994>
    e98c:	2339      	movs	r3, #57
    e98e:	7023      	strb	r3, [r4, #0]
    e990:	3401      	adds	r4, #1
    e992:	e062      	b.n	ea5a <.text+0xea5a>
    e994:	1c6b      	adds	r3, r5, #1
    e996:	7023      	strb	r3, [r4, #0]
    e998:	e06f      	b.n	ea7a <.text+0xea7a>
    e99a:	7025      	strb	r5, [r4, #0]
    e99c:	991a      	ldr	r1, [sp, #104]
    e99e:	9a0c      	ldr	r2, [sp, #48]
    e9a0:	3401      	adds	r4, #1
    e9a2:	188b      	adds	r3, r1, r2
    e9a4:	429c      	cmp	r4, r3
    e9a6:	d03c      	beq.n	ea22 <.text+0xea22>
    e9a8:	2300      	movs	r3, #0
    e9aa:	9802      	ldr	r0, [sp, #8]
    e9ac:	9914      	ldr	r1, [sp, #80]
    e9ae:	220a      	movs	r2, #10
    e9b0:	f001 fad8 	bl	ff64 <_multadd>
    e9b4:	9b15      	ldr	r3, [sp, #84]
    e9b6:	9014      	str	r0, [sp, #80]
    e9b8:	9816      	ldr	r0, [sp, #88]
    e9ba:	4283      	cmp	r3, r0
    e9bc:	d108      	bne.n	e9d0 <.text+0xe9d0>
    e9be:	9802      	ldr	r0, [sp, #8]
    e9c0:	9916      	ldr	r1, [sp, #88]
    e9c2:	220a      	movs	r2, #10
    e9c4:	2300      	movs	r3, #0
    e9c6:	f001 facd 	bl	ff64 <_multadd>
    e9ca:	9016      	str	r0, [sp, #88]
    e9cc:	9015      	str	r0, [sp, #84]
    e9ce:	e782      	b.n	e8d6 <.text+0xe8d6>
    e9d0:	9915      	ldr	r1, [sp, #84]
    e9d2:	220a      	movs	r2, #10
    e9d4:	2300      	movs	r3, #0
    e9d6:	9802      	ldr	r0, [sp, #8]
    e9d8:	f001 fac4 	bl	ff64 <_multadd>
    e9dc:	9916      	ldr	r1, [sp, #88]
    e9de:	9015      	str	r0, [sp, #84]
    e9e0:	220a      	movs	r2, #10
    e9e2:	9802      	ldr	r0, [sp, #8]
    e9e4:	2300      	movs	r3, #0
    e9e6:	f001 fabd 	bl	ff64 <_multadd>
    e9ea:	9016      	str	r0, [sp, #88]
    e9ec:	e773      	b.n	e8d6 <.text+0xe8d6>
    e9ee:	991a      	ldr	r1, [sp, #104]
    e9f0:	2200      	movs	r2, #0
    e9f2:	190c      	adds	r4, r1, r4
    e9f4:	9215      	str	r2, [sp, #84]
    e9f6:	e014      	b.n	ea22 <.text+0xea22>
    e9f8:	2400      	movs	r4, #0
    e9fa:	9814      	ldr	r0, [sp, #80]
    e9fc:	9917      	ldr	r1, [sp, #92]
    e9fe:	f7ff f9d3 	bl	dda8 <quorem>
    ea02:	9b1a      	ldr	r3, [sp, #104]
    ea04:	1c05      	adds	r5, r0, #0
    ea06:	3530      	adds	r5, #48
    ea08:	54e5      	strb	r5, [r4, r3]
    ea0a:	980c      	ldr	r0, [sp, #48]
    ea0c:	3401      	adds	r4, #1
    ea0e:	4284      	cmp	r4, r0
    ea10:	daed      	bge.n	e9ee <.text+0xe9ee>
    ea12:	9802      	ldr	r0, [sp, #8]
    ea14:	9914      	ldr	r1, [sp, #80]
    ea16:	220a      	movs	r2, #10
    ea18:	2300      	movs	r3, #0
    ea1a:	f001 faa3 	bl	ff64 <_multadd>
    ea1e:	9014      	str	r0, [sp, #80]
    ea20:	e7eb      	b.n	e9fa <.text+0xe9fa>
    ea22:	9914      	ldr	r1, [sp, #80]
    ea24:	9802      	ldr	r0, [sp, #8]
    ea26:	2201      	movs	r2, #1
    ea28:	f001 f9b2 	bl	fd90 <_lshift>
    ea2c:	9917      	ldr	r1, [sp, #92]
    ea2e:	9014      	str	r0, [sp, #80]
    ea30:	f000 ffb2 	bl	f998 <__mcmp>
    ea34:	2800      	cmp	r0, #0
    ea36:	dc10      	bgt.n	ea5a <.text+0xea5a>
    ea38:	2800      	cmp	r0, #0
    ea3a:	d11a      	bne.n	ea72 <.text+0xea72>
    ea3c:	07e9      	lsls	r1, r5, #31
    ea3e:	d40c      	bmi.n	ea5a <.text+0xea5a>
    ea40:	e017      	b.n	ea72 <.text+0xea72>
    ea42:	9b1a      	ldr	r3, [sp, #104]
    ea44:	429a      	cmp	r2, r3
    ea46:	d109      	bne.n	ea5c <.text+0xea5c>
    ea48:	981a      	ldr	r0, [sp, #104]
    ea4a:	9c0e      	ldr	r4, [sp, #56]
    ea4c:	1c07      	adds	r7, r0, #0
    ea4e:	3401      	adds	r4, #1
    ea50:	2331      	movs	r3, #49
    ea52:	3701      	adds	r7, #1
    ea54:	940e      	str	r4, [sp, #56]
    ea56:	7003      	strb	r3, [r0, #0]
    ea58:	e010      	b.n	ea7c <.text+0xea7c>
    ea5a:	1c22      	adds	r2, r4, #0
    ea5c:	3a01      	subs	r2, #1
    ea5e:	7813      	ldrb	r3, [r2, #0]
    ea60:	2b39      	cmp	r3, #57
    ea62:	d0ee      	beq.n	ea42 <.text+0xea42>
    ea64:	3301      	adds	r3, #1
    ea66:	1c57      	adds	r7, r2, #1
    ea68:	7013      	strb	r3, [r2, #0]
    ea6a:	e007      	b.n	ea7c <.text+0xea7c>
    ea6c:	9920      	ldr	r1, [sp, #128]
    ea6e:	910e      	str	r1, [sp, #56]
    ea70:	e018      	b.n	eaa4 <.text+0xeaa4>
    ea72:	3c01      	subs	r4, #1
    ea74:	7823      	ldrb	r3, [r4, #0]
    ea76:	2b30      	cmp	r3, #48
    ea78:	d0fb      	beq.n	ea72 <.text+0xea72>
    ea7a:	1c67      	adds	r7, r4, #1
    ea7c:	9802      	ldr	r0, [sp, #8]
    ea7e:	9917      	ldr	r1, [sp, #92]
    ea80:	f000 ff24 	bl	f8cc <_Bfree>
    ea84:	9a16      	ldr	r2, [sp, #88]
    ea86:	2a00      	cmp	r2, #0
    ea88:	d00c      	beq.n	eaa4 <.text+0xeaa4>
    ea8a:	9b15      	ldr	r3, [sp, #84]
    ea8c:	2b00      	cmp	r3, #0
    ea8e:	d005      	beq.n	ea9c <.text+0xea9c>
    ea90:	4293      	cmp	r3, r2
    ea92:	d003      	beq.n	ea9c <.text+0xea9c>
    ea94:	9802      	ldr	r0, [sp, #8]
    ea96:	1c19      	adds	r1, r3, #0
    ea98:	f000 ff18 	bl	f8cc <_Bfree>
    ea9c:	9802      	ldr	r0, [sp, #8]
    ea9e:	9916      	ldr	r1, [sp, #88]
    eaa0:	f000 ff14 	bl	f8cc <_Bfree>
    eaa4:	9802      	ldr	r0, [sp, #8]
    eaa6:	9914      	ldr	r1, [sp, #80]
    eaa8:	f000 ff10 	bl	f8cc <_Bfree>
    eaac:	2300      	movs	r3, #0
    eaae:	703b      	strb	r3, [r7, #0]
    eab0:	9b0e      	ldr	r3, [sp, #56]
    eab2:	9c2a      	ldr	r4, [sp, #168]
    eab4:	982c      	ldr	r0, [sp, #176]
    eab6:	3301      	adds	r3, #1
    eab8:	6023      	str	r3, [r4, #0]
    eaba:	2800      	cmp	r0, #0
    eabc:	d000      	beq.n	eac0 <.text+0xeac0>
    eabe:	6007      	str	r7, [r0, #0]
    eac0:	981a      	ldr	r0, [sp, #104]
    eac2:	e005      	b.n	ead0 <.text+0xead0>
    eac4:	9802      	ldr	r0, [sp, #8]
    eac6:	1c31      	adds	r1, r6, #0
    eac8:	f000 ff00 	bl	f8cc <_Bfree>
    eacc:	2701      	movs	r7, #1
    eace:	e731      	b.n	e934 <.text+0xe934>
    ead0:	b024      	add	sp, #144
    ead2:	bcf0      	pop	{r4, r5, r6, r7}
    ead4:	bc02      	pop	{r1}
    ead6:	4708      	bx	r1

0000ead8 <fflush>:
    ead8:	b570      	push	{r4, r5, r6, lr}
    eada:	1c04      	adds	r4, r0, #0
    eadc:	2800      	cmp	r0, #0
    eade:	d105      	bne.n	eaec <fflush+0x14>
    eae0:	4b1b      	ldr	r3, [pc, #108]	(eb50 <.text+0xeb50>)
    eae2:	491c      	ldr	r1, [pc, #112]	(eb54 <.text+0xeb54>)
    eae4:	6818      	ldr	r0, [r3, #0]
    eae6:	f000 fb93 	bl	f210 <_fwalk>
    eaea:	e02e      	b.n	eb4a <fflush+0x72>
    eaec:	4b1a      	ldr	r3, [pc, #104]	(eb58 <.text+0xeb58>)
    eaee:	6818      	ldr	r0, [r3, #0]
    eaf0:	2800      	cmp	r0, #0
    eaf2:	d004      	beq.n	eafe <fflush+0x26>
    eaf4:	6b83      	ldr	r3, [r0, #56]
    eaf6:	2b00      	cmp	r3, #0
    eaf8:	d101      	bne.n	eafe <fflush+0x26>
    eafa:	f000 f84d 	bl	eb98 <__sinit>
    eafe:	230c      	movs	r3, #12
    eb00:	5ee1      	ldrsh	r1, [r4, r3]
    eb02:	070b      	lsls	r3, r1, #28
    eb04:	d520      	bpl.n	eb48 <fflush+0x70>
    eb06:	6926      	ldr	r6, [r4, #16]
    eb08:	2e00      	cmp	r6, #0
    eb0a:	d01d      	beq.n	eb48 <fflush+0x70>
    eb0c:	2303      	movs	r3, #3
    eb0e:	6822      	ldr	r2, [r4, #0]
    eb10:	6026      	str	r6, [r4, #0]
    eb12:	4219      	tst	r1, r3
    eb14:	d008      	beq.n	eb28 <fflush+0x50>
    eb16:	2300      	movs	r3, #0
    eb18:	e007      	b.n	eb2a <fflush+0x52>
    eb1a:	89a3      	ldrh	r3, [r4, #12]
    eb1c:	2240      	movs	r2, #64
    eb1e:	2001      	movs	r0, #1
    eb20:	4313      	orrs	r3, r2
    eb22:	4240      	negs	r0, r0
    eb24:	81a3      	strh	r3, [r4, #12]
    eb26:	e010      	b.n	eb4a <fflush+0x72>
    eb28:	6963      	ldr	r3, [r4, #20]
    eb2a:	1b95      	subs	r5, r2, r6
    eb2c:	60a3      	str	r3, [r4, #8]
    eb2e:	e009      	b.n	eb44 <fflush+0x6c>
    eb30:	69e0      	ldr	r0, [r4, #28]
    eb32:	6a63      	ldr	r3, [r4, #36]
    eb34:	1c31      	adds	r1, r6, #0
    eb36:	1c2a      	adds	r2, r5, #0
    eb38:	f000 f810 	bl	eb5c <.text+0xeb5c>
    eb3c:	2800      	cmp	r0, #0
    eb3e:	ddec      	ble.n	eb1a <fflush+0x42>
    eb40:	1836      	adds	r6, r6, r0
    eb42:	1a2d      	subs	r5, r5, r0
    eb44:	2d00      	cmp	r5, #0
    eb46:	dcf3      	bgt.n	eb30 <fflush+0x58>
    eb48:	2000      	movs	r0, #0
    eb4a:	bc70      	pop	{r4, r5, r6}
    eb4c:	bc02      	pop	{r1}
    eb4e:	4708      	bx	r1
    eb50:	8c54      	ldrh	r4, [r2, #34]
    eb52:	0001      	lsls	r1, r0, #0
    eb54:	ead9 0000 	undefined
    eb58:	0030      	lsls	r0, r6, #0
    eb5a:	4000      	ands	r0, r0
    eb5c:	4718      	bx	r3
    eb5e:	46c0      	nop			(mov r8, r8)

0000eb60 <std>:
    eb60:	2300      	movs	r3, #0
    eb62:	6003      	str	r3, [r0, #0]
    eb64:	6043      	str	r3, [r0, #4]
    eb66:	6083      	str	r3, [r0, #8]
    eb68:	6103      	str	r3, [r0, #16]
    eb6a:	6143      	str	r3, [r0, #20]
    eb6c:	6183      	str	r3, [r0, #24]
    eb6e:	4b06      	ldr	r3, [pc, #24]	(eb88 <.text+0xeb88>)
    eb70:	6203      	str	r3, [r0, #32]
    eb72:	4b06      	ldr	r3, [pc, #24]	(eb8c <.text+0xeb8c>)
    eb74:	6243      	str	r3, [r0, #36]
    eb76:	4b06      	ldr	r3, [pc, #24]	(eb90 <.text+0xeb90>)
    eb78:	6283      	str	r3, [r0, #40]
    eb7a:	4b06      	ldr	r3, [pc, #24]	(eb94 <.text+0xeb94>)
    eb7c:	8181      	strh	r1, [r0, #12]
    eb7e:	81c2      	strh	r2, [r0, #14]
    eb80:	61c0      	str	r0, [r0, #28]
    eb82:	62c3      	str	r3, [r0, #44]
    eb84:	4770      	bx	lr
    eb86:	0000      	lsls	r0, r0, #0
    eb88:	04f1      	lsls	r1, r6, #19
    eb8a:	0001      	lsls	r1, r0, #0
    eb8c:	04ad      	lsls	r5, r5, #18
    eb8e:	0001      	lsls	r1, r0, #0
    eb90:	0471      	lsls	r1, r6, #17
    eb92:	0001      	lsls	r1, r0, #0
    eb94:	0459      	lsls	r1, r3, #17
    eb96:	0001      	lsls	r1, r0, #0

0000eb98 <__sinit>:
    eb98:	b510      	push	{r4, lr}
    eb9a:	6b82      	ldr	r2, [r0, #56]
    eb9c:	1c04      	adds	r4, r0, #0
    eb9e:	2a00      	cmp	r2, #0
    eba0:	d122      	bne.n	ebe8 <__sinit+0x50>
    eba2:	4b13      	ldr	r3, [pc, #76]	(ebf0 <.text+0xebf0>)
    eba4:	63c3      	str	r3, [r0, #60]
    eba6:	2301      	movs	r3, #1
    eba8:	6383      	str	r3, [r0, #56]
    ebaa:	23b8      	movs	r3, #184
    ebac:	009b      	lsls	r3, r3, #2
    ebae:	50c2      	str	r2, [r0, r3]
    ebb0:	23b9      	movs	r3, #185
    ebb2:	009b      	lsls	r3, r3, #2
    ebb4:	2203      	movs	r2, #3
    ebb6:	21bb      	movs	r1, #187
    ebb8:	50c2      	str	r2, [r0, r3]
    ebba:	0089      	lsls	r1, r1, #2
    ebbc:	23ba      	movs	r3, #186
    ebbe:	1842      	adds	r2, r0, r1
    ebc0:	009b      	lsls	r3, r3, #2
    ebc2:	50c2      	str	r2, [r0, r3]
    ebc4:	2104      	movs	r1, #4
    ebc6:	6840      	ldr	r0, [r0, #4]
    ebc8:	2200      	movs	r2, #0
    ebca:	1c23      	adds	r3, r4, #0
    ebcc:	f7ff ffc8 	bl	eb60 <std>
    ebd0:	68a0      	ldr	r0, [r4, #8]
    ebd2:	2109      	movs	r1, #9
    ebd4:	2201      	movs	r2, #1
    ebd6:	1c23      	adds	r3, r4, #0
    ebd8:	f7ff ffc2 	bl	eb60 <std>
    ebdc:	68e0      	ldr	r0, [r4, #12]
    ebde:	210a      	movs	r1, #10
    ebe0:	2202      	movs	r2, #2
    ebe2:	1c23      	adds	r3, r4, #0
    ebe4:	f7ff ffbc 	bl	eb60 <std>
    ebe8:	bc10      	pop	{r4}
    ebea:	bc01      	pop	{r0}
    ebec:	4700      	bx	r0
    ebee:	0000      	lsls	r0, r0, #0
    ebf0:	ec0d 0000 	stc	0, cr0, [sp], {0}

0000ebf4 <__sfp_lock_acquire>:
    ebf4:	4770      	bx	lr
	...

0000ebf8 <__sfp_lock_release>:
    ebf8:	4770      	bx	lr
	...

0000ebfc <__sinit_lock_acquire>:
    ebfc:	4770      	bx	lr
	...

0000ec00 <__sinit_lock_release>:
    ec00:	4770      	bx	lr
	...

0000ec04 <__fp_lock>:
    ec04:	2000      	movs	r0, #0
    ec06:	4770      	bx	lr

0000ec08 <__fp_unlock>:
    ec08:	2000      	movs	r0, #0
    ec0a:	4770      	bx	lr

0000ec0c <_cleanup_r>:
    ec0c:	b500      	push	{lr}
    ec0e:	4902      	ldr	r1, [pc, #8]	(ec18 <.text+0xec18>)
    ec10:	f000 fafe 	bl	f210 <_fwalk>
    ec14:	bc01      	pop	{r0}
    ec16:	4700      	bx	r0
    ec18:	063d      	lsls	r5, r7, #24
    ec1a:	0001      	lsls	r1, r0, #0

0000ec1c <_cleanup>:
    ec1c:	b500      	push	{lr}
    ec1e:	4b03      	ldr	r3, [pc, #12]	(ec2c <.text+0xec2c>)
    ec20:	6818      	ldr	r0, [r3, #0]
    ec22:	f7ff fff3 	bl	ec0c <_cleanup_r>
    ec26:	bc01      	pop	{r0}
    ec28:	4700      	bx	r0
    ec2a:	0000      	lsls	r0, r0, #0
    ec2c:	8c54      	ldrh	r4, [r2, #34]
    ec2e:	0001      	lsls	r1, r0, #0

0000ec30 <__sfmoreglue>:
    ec30:	b570      	push	{r4, r5, r6, lr}
    ec32:	235c      	movs	r3, #92
    ec34:	1c0e      	adds	r6, r1, #0
    ec36:	435e      	muls	r6, r3
    ec38:	1c0d      	adds	r5, r1, #0
    ec3a:	1c31      	adds	r1, r6, #0
    ec3c:	310c      	adds	r1, #12
    ec3e:	f000 fbbb 	bl	f3b8 <_malloc_r>
    ec42:	2800      	cmp	r0, #0
    ec44:	d101      	bne.n	ec4a <__sfmoreglue+0x1a>
    ec46:	2400      	movs	r4, #0
    ec48:	e009      	b.n	ec5e <__sfmoreglue+0x2e>
    ec4a:	1c04      	adds	r4, r0, #0
    ec4c:	2300      	movs	r3, #0
    ec4e:	300c      	adds	r0, #12
    ec50:	6023      	str	r3, [r4, #0]
    ec52:	6065      	str	r5, [r4, #4]
    ec54:	60a0      	str	r0, [r4, #8]
    ec56:	2100      	movs	r1, #0
    ec58:	1c32      	adds	r2, r6, #0
    ec5a:	f000 fe2b 	bl	f8b4 <memset>
    ec5e:	1c20      	adds	r0, r4, #0
    ec60:	bc70      	pop	{r4, r5, r6}
    ec62:	bc02      	pop	{r1}
    ec64:	4708      	bx	r1
	...

0000ec68 <__fp_unlock_all>:
    ec68:	b500      	push	{lr}
    ec6a:	4b03      	ldr	r3, [pc, #12]	(ec78 <.text+0xec78>)
    ec6c:	4903      	ldr	r1, [pc, #12]	(ec7c <.text+0xec7c>)
    ec6e:	6818      	ldr	r0, [r3, #0]
    ec70:	f000 face 	bl	f210 <_fwalk>
    ec74:	bc01      	pop	{r0}
    ec76:	4700      	bx	r0
    ec78:	0030      	lsls	r0, r6, #0
    ec7a:	4000      	ands	r0, r0
    ec7c:	ec09 0000 	stc	0, cr0, [r9], {0}

0000ec80 <__fp_lock_all>:
    ec80:	b500      	push	{lr}
    ec82:	4b03      	ldr	r3, [pc, #12]	(ec90 <.text+0xec90>)
    ec84:	4903      	ldr	r1, [pc, #12]	(ec94 <.text+0xec94>)
    ec86:	6818      	ldr	r0, [r3, #0]
    ec88:	f000 fac2 	bl	f210 <_fwalk>
    ec8c:	bc01      	pop	{r0}
    ec8e:	4700      	bx	r0
    ec90:	0030      	lsls	r0, r6, #0
    ec92:	4000      	ands	r0, r0
    ec94:	ec05 0000 	stc	0, cr0, [r5], {0}

0000ec98 <__sfp>:
    ec98:	b530      	push	{r4, r5, lr}
    ec9a:	4b1c      	ldr	r3, [pc, #112]	(ed0c <.text+0xed0c>)
    ec9c:	681c      	ldr	r4, [r3, #0]
    ec9e:	6ba3      	ldr	r3, [r4, #56]
    eca0:	1c05      	adds	r5, r0, #0
    eca2:	2b00      	cmp	r3, #0
    eca4:	d102      	bne.n	ecac <__sfp+0x14>
    eca6:	1c20      	adds	r0, r4, #0
    eca8:	f7ff ff76 	bl	eb98 <__sinit>
    ecac:	21b8      	movs	r1, #184
    ecae:	0089      	lsls	r1, r1, #2
    ecb0:	1864      	adds	r4, r4, r1
    ecb2:	68a0      	ldr	r0, [r4, #8]
    ecb4:	6863      	ldr	r3, [r4, #4]
    ecb6:	e004      	b.n	ecc2 <__sfp+0x2a>
    ecb8:	210c      	movs	r1, #12
    ecba:	5e42      	ldrsh	r2, [r0, r1]
    ecbc:	2a00      	cmp	r2, #0
    ecbe:	d012      	beq.n	ece6 <__sfp+0x4e>
    ecc0:	305c      	adds	r0, #92
    ecc2:	3b01      	subs	r3, #1
    ecc4:	d5f8      	bpl.n	ecb8 <__sfp+0x20>
    ecc6:	6823      	ldr	r3, [r4, #0]
    ecc8:	2b00      	cmp	r3, #0
    ecca:	d106      	bne.n	ecda <__sfp+0x42>
    eccc:	1c28      	adds	r0, r5, #0
    ecce:	2104      	movs	r1, #4
    ecd0:	f7ff ffae 	bl	ec30 <__sfmoreglue>
    ecd4:	6020      	str	r0, [r4, #0]
    ecd6:	2800      	cmp	r0, #0
    ecd8:	d001      	beq.n	ecde <__sfp+0x46>
    ecda:	6824      	ldr	r4, [r4, #0]
    ecdc:	e7e9      	b.n	ecb2 <__sfp+0x1a>
    ecde:	230c      	movs	r3, #12
    ece0:	2000      	movs	r0, #0
    ece2:	602b      	str	r3, [r5, #0]
    ece4:	e00e      	b.n	ed04 <__sfp+0x6c>
    ece6:	2301      	movs	r3, #1
    ece8:	425b      	negs	r3, r3
    ecea:	81c3      	strh	r3, [r0, #14]
    ecec:	2301      	movs	r3, #1
    ecee:	8183      	strh	r3, [r0, #12]
    ecf0:	6002      	str	r2, [r0, #0]
    ecf2:	6082      	str	r2, [r0, #8]
    ecf4:	6042      	str	r2, [r0, #4]
    ecf6:	6102      	str	r2, [r0, #16]
    ecf8:	6142      	str	r2, [r0, #20]
    ecfa:	6182      	str	r2, [r0, #24]
    ecfc:	6302      	str	r2, [r0, #48]
    ecfe:	6342      	str	r2, [r0, #52]
    ed00:	6442      	str	r2, [r0, #68]
    ed02:	6482      	str	r2, [r0, #72]
    ed04:	bc30      	pop	{r4, r5}
    ed06:	bc02      	pop	{r1}
    ed08:	4708      	bx	r1
    ed0a:	0000      	lsls	r0, r0, #0
    ed0c:	8c54      	ldrh	r4, [r2, #34]
    ed0e:	0001      	lsls	r1, r0, #0

0000ed10 <_malloc_trim_r>:
    ed10:	b5f0      	push	{r4, r5, r6, r7, lr}
    ed12:	1c0c      	adds	r4, r1, #0
    ed14:	1c05      	adds	r5, r0, #0
    ed16:	f000 fdd5 	bl	f8c4 <__malloc_lock>
    ed1a:	4f21      	ldr	r7, [pc, #132]	(eda0 <.text+0xeda0>)
    ed1c:	68bb      	ldr	r3, [r7, #8]
    ed1e:	685a      	ldr	r2, [r3, #4]
    ed20:	2303      	movs	r3, #3
    ed22:	1c16      	adds	r6, r2, #0
    ed24:	439e      	bics	r6, r3
    ed26:	4b1f      	ldr	r3, [pc, #124]	(eda4 <.text+0xeda4>)
    ed28:	1b34      	subs	r4, r6, r4
    ed2a:	18e4      	adds	r4, r4, r3
    ed2c:	0b24      	lsrs	r4, r4, #12
    ed2e:	3c01      	subs	r4, #1
    ed30:	0324      	lsls	r4, r4, #12
    ed32:	3310      	adds	r3, #16
    ed34:	429c      	cmp	r4, r3
    ed36:	dd1d      	ble.n	ed74 <_malloc_trim_r+0x64>
    ed38:	1c28      	adds	r0, r5, #0
    ed3a:	2100      	movs	r1, #0
    ed3c:	f009 fda2 	bl	18884 <___sbrk_r_from_thumb>
    ed40:	68bb      	ldr	r3, [r7, #8]
    ed42:	18f3      	adds	r3, r6, r3
    ed44:	4298      	cmp	r0, r3
    ed46:	d115      	bne.n	ed74 <_malloc_trim_r+0x64>
    ed48:	4261      	negs	r1, r4
    ed4a:	1c28      	adds	r0, r5, #0
    ed4c:	f009 fd9a 	bl	18884 <___sbrk_r_from_thumb>
    ed50:	3001      	adds	r0, #1
    ed52:	d114      	bne.n	ed7e <_malloc_trim_r+0x6e>
    ed54:	2100      	movs	r1, #0
    ed56:	1c28      	adds	r0, r5, #0
    ed58:	f009 fd94 	bl	18884 <___sbrk_r_from_thumb>
    ed5c:	68bc      	ldr	r4, [r7, #8]
    ed5e:	1b01      	subs	r1, r0, r4
    ed60:	290f      	cmp	r1, #15
    ed62:	dd07      	ble.n	ed74 <_malloc_trim_r+0x64>
    ed64:	4b10      	ldr	r3, [pc, #64]	(eda8 <.text+0xeda8>)
    ed66:	681b      	ldr	r3, [r3, #0]
    ed68:	4a10      	ldr	r2, [pc, #64]	(edac <.text+0xedac>)
    ed6a:	1ac3      	subs	r3, r0, r3
    ed6c:	6013      	str	r3, [r2, #0]
    ed6e:	2301      	movs	r3, #1
    ed70:	430b      	orrs	r3, r1
    ed72:	6063      	str	r3, [r4, #4]
    ed74:	1c28      	adds	r0, r5, #0
    ed76:	f000 fda7 	bl	f8c8 <__malloc_unlock>
    ed7a:	2000      	movs	r0, #0
    ed7c:	e00c      	b.n	ed98 <_malloc_trim_r+0x88>
    ed7e:	2201      	movs	r2, #1
    ed80:	1b33      	subs	r3, r6, r4
    ed82:	4313      	orrs	r3, r2
    ed84:	68b9      	ldr	r1, [r7, #8]
    ed86:	4a09      	ldr	r2, [pc, #36]	(edac <.text+0xedac>)
    ed88:	604b      	str	r3, [r1, #4]
    ed8a:	6813      	ldr	r3, [r2, #0]
    ed8c:	1b1b      	subs	r3, r3, r4
    ed8e:	1c28      	adds	r0, r5, #0
    ed90:	6013      	str	r3, [r2, #0]
    ed92:	f000 fd99 	bl	f8c8 <__malloc_unlock>
    ed96:	2001      	movs	r0, #1
    ed98:	bcf0      	pop	{r4, r5, r6, r7}
    ed9a:	bc02      	pop	{r1}
    ed9c:	4708      	bx	r1
    ed9e:	0000      	lsls	r0, r0, #0
    eda0:	0444      	lsls	r4, r0, #17
    eda2:	4000      	ands	r0, r0
    eda4:	0fef      	lsrs	r7, r5, #31
    eda6:	0000      	lsls	r0, r0, #0
    eda8:	0850      	lsrs	r0, r2, #1
    edaa:	4000      	ands	r0, r0
    edac:	1250      	asrs	r0, r2, #9
    edae:	4000      	ands	r0, r0

0000edb0 <_free_r>:
    edb0:	b5f0      	push	{r4, r5, r6, r7, lr}
    edb2:	b081      	sub	sp, #4
    edb4:	9000      	str	r0, [sp, #0]
    edb6:	1c0c      	adds	r4, r1, #0
    edb8:	2900      	cmp	r1, #0
    edba:	d100      	bne.n	edbe <_free_r+0xe>
    edbc:	e0bd      	b.n	ef3a <_free_r+0x18a>
    edbe:	1c26      	adds	r6, r4, #0
    edc0:	3e08      	subs	r6, #8
    edc2:	f000 fd7f 	bl	f8c4 <__malloc_lock>
    edc6:	6871      	ldr	r1, [r6, #4]
    edc8:	2201      	movs	r2, #1
    edca:	1c0c      	adds	r4, r1, #0
    edcc:	4394      	bics	r4, r2
    edce:	1930      	adds	r0, r6, r4
    edd0:	4694      	mov	ip, r2
    edd2:	6842      	ldr	r2, [r0, #4]
    edd4:	4f5b      	ldr	r7, [pc, #364]	(ef44 <.text+0xef44>)
    edd6:	2303      	movs	r3, #3
    edd8:	1c15      	adds	r5, r2, #0
    edda:	439d      	bics	r5, r3
    eddc:	68bb      	ldr	r3, [r7, #8]
    edde:	4662      	mov	r2, ip
    ede0:	4011      	ands	r1, r2
    ede2:	4298      	cmp	r0, r3
    ede4:	d118      	bne.n	ee18 <_free_r+0x68>
    ede6:	1960      	adds	r0, r4, r5
    ede8:	2900      	cmp	r1, #0
    edea:	d106      	bne.n	edfa <_free_r+0x4a>
    edec:	6833      	ldr	r3, [r6, #0]
    edee:	1af6      	subs	r6, r6, r3
    edf0:	68f2      	ldr	r2, [r6, #12]
    edf2:	18c0      	adds	r0, r0, r3
    edf4:	68b3      	ldr	r3, [r6, #8]
    edf6:	60da      	str	r2, [r3, #12]
    edf8:	6093      	str	r3, [r2, #8]
    edfa:	4663      	mov	r3, ip
    edfc:	4303      	orrs	r3, r0
    edfe:	6073      	str	r3, [r6, #4]
    ee00:	4b51      	ldr	r3, [pc, #324]	(ef48 <.text+0xef48>)
    ee02:	681b      	ldr	r3, [r3, #0]
    ee04:	60be      	str	r6, [r7, #8]
    ee06:	4298      	cmp	r0, r3
    ee08:	d200      	bcs.n	ee0c <_free_r+0x5c>
    ee0a:	e093      	b.n	ef34 <_free_r+0x184>
    ee0c:	4b4f      	ldr	r3, [pc, #316]	(ef4c <.text+0xef4c>)
    ee0e:	9800      	ldr	r0, [sp, #0]
    ee10:	6819      	ldr	r1, [r3, #0]
    ee12:	f7ff ff7d 	bl	ed10 <_malloc_trim_r>
    ee16:	e08d      	b.n	ef34 <_free_r+0x184>
    ee18:	6045      	str	r5, [r0, #4]
    ee1a:	2900      	cmp	r1, #0
    ee1c:	d10c      	bne.n	ee38 <_free_r+0x88>
    ee1e:	6833      	ldr	r3, [r6, #0]
    ee20:	1af6      	subs	r6, r6, r3
    ee22:	18e4      	adds	r4, r4, r3
    ee24:	68b2      	ldr	r2, [r6, #8]
    ee26:	1c3b      	adds	r3, r7, #0
    ee28:	3308      	adds	r3, #8
    ee2a:	429a      	cmp	r2, r3
    ee2c:	d101      	bne.n	ee32 <_free_r+0x82>
    ee2e:	2101      	movs	r1, #1
    ee30:	e003      	b.n	ee3a <_free_r+0x8a>
    ee32:	68f3      	ldr	r3, [r6, #12]
    ee34:	60d3      	str	r3, [r2, #12]
    ee36:	609a      	str	r2, [r3, #8]
    ee38:	2100      	movs	r1, #0
    ee3a:	1943      	adds	r3, r0, r5
    ee3c:	685b      	ldr	r3, [r3, #4]
    ee3e:	2201      	movs	r2, #1
    ee40:	4694      	mov	ip, r2
    ee42:	4213      	tst	r3, r2
    ee44:	d114      	bne.n	ee70 <_free_r+0xc0>
    ee46:	1964      	adds	r4, r4, r5
    ee48:	2900      	cmp	r1, #0
    ee4a:	d10d      	bne.n	ee68 <_free_r+0xb8>
    ee4c:	4b3d      	ldr	r3, [pc, #244]	(ef44 <.text+0xef44>)
    ee4e:	6882      	ldr	r2, [r0, #8]
    ee50:	3308      	adds	r3, #8
    ee52:	429a      	cmp	r2, r3
    ee54:	d108      	bne.n	ee68 <_free_r+0xb8>
    ee56:	4663      	mov	r3, ip
    ee58:	4323      	orrs	r3, r4
    ee5a:	60d6      	str	r6, [r2, #12]
    ee5c:	6096      	str	r6, [r2, #8]
    ee5e:	60f2      	str	r2, [r6, #12]
    ee60:	60b2      	str	r2, [r6, #8]
    ee62:	6073      	str	r3, [r6, #4]
    ee64:	5134      	str	r4, [r6, r4]
    ee66:	e065      	b.n	ef34 <_free_r+0x184>
    ee68:	68c2      	ldr	r2, [r0, #12]
    ee6a:	6883      	ldr	r3, [r0, #8]
    ee6c:	60da      	str	r2, [r3, #12]
    ee6e:	6093      	str	r3, [r2, #8]
    ee70:	2001      	movs	r0, #1
    ee72:	1c23      	adds	r3, r4, #0
    ee74:	4303      	orrs	r3, r0
    ee76:	6073      	str	r3, [r6, #4]
    ee78:	5134      	str	r4, [r6, r4]
    ee7a:	2900      	cmp	r1, #0
    ee7c:	d15a      	bne.n	ef34 <_free_r+0x184>
    ee7e:	4b34      	ldr	r3, [pc, #208]	(ef50 <.text+0xef50>)
    ee80:	429c      	cmp	r4, r3
    ee82:	d812      	bhi.n	eeaa <_free_r+0xfa>
    ee84:	08e1      	lsrs	r1, r4, #3
    ee86:	1c0a      	adds	r2, r1, #0
    ee88:	2900      	cmp	r1, #0
    ee8a:	da00      	bge.n	ee8e <_free_r+0xde>
    ee8c:	1cca      	adds	r2, r1, #3
    ee8e:	1092      	asrs	r2, r2, #2
    ee90:	687b      	ldr	r3, [r7, #4]
    ee92:	4090      	lsls	r0, r2
    ee94:	4303      	orrs	r3, r0
    ee96:	4a2b      	ldr	r2, [pc, #172]	(ef44 <.text+0xef44>)
    ee98:	607b      	str	r3, [r7, #4]
    ee9a:	00cb      	lsls	r3, r1, #3
    ee9c:	189b      	adds	r3, r3, r2
    ee9e:	689a      	ldr	r2, [r3, #8]
    eea0:	60f3      	str	r3, [r6, #12]
    eea2:	60b2      	str	r2, [r6, #8]
    eea4:	60d6      	str	r6, [r2, #12]
    eea6:	609e      	str	r6, [r3, #8]
    eea8:	e044      	b.n	ef34 <_free_r+0x184>
    eeaa:	0a62      	lsrs	r2, r4, #9
    eeac:	2a00      	cmp	r2, #0
    eeae:	d101      	bne.n	eeb4 <_free_r+0x104>
    eeb0:	08e1      	lsrs	r1, r4, #3
    eeb2:	e020      	b.n	eef6 <_free_r+0x146>
    eeb4:	2a04      	cmp	r2, #4
    eeb6:	d803      	bhi.n	eec0 <_free_r+0x110>
    eeb8:	09a3      	lsrs	r3, r4, #6
    eeba:	1c19      	adds	r1, r3, #0
    eebc:	3138      	adds	r1, #56
    eebe:	e01a      	b.n	eef6 <_free_r+0x146>
    eec0:	2a14      	cmp	r2, #20
    eec2:	d802      	bhi.n	eeca <_free_r+0x11a>
    eec4:	1c11      	adds	r1, r2, #0
    eec6:	315b      	adds	r1, #91
    eec8:	e015      	b.n	eef6 <_free_r+0x146>
    eeca:	2a54      	cmp	r2, #84
    eecc:	d803      	bhi.n	eed6 <_free_r+0x126>
    eece:	0b23      	lsrs	r3, r4, #12
    eed0:	1c19      	adds	r1, r3, #0
    eed2:	316e      	adds	r1, #110
    eed4:	e00f      	b.n	eef6 <_free_r+0x146>
    eed6:	23aa      	movs	r3, #170
    eed8:	005b      	lsls	r3, r3, #1
    eeda:	429a      	cmp	r2, r3
    eedc:	d803      	bhi.n	eee6 <_free_r+0x136>
    eede:	0be3      	lsrs	r3, r4, #15
    eee0:	1c19      	adds	r1, r3, #0
    eee2:	3177      	adds	r1, #119
    eee4:	e007      	b.n	eef6 <_free_r+0x146>
    eee6:	4b1b      	ldr	r3, [pc, #108]	(ef54 <.text+0xef54>)
    eee8:	429a      	cmp	r2, r3
    eeea:	d901      	bls.n	eef0 <_free_r+0x140>
    eeec:	217e      	movs	r1, #126
    eeee:	e002      	b.n	eef6 <_free_r+0x146>
    eef0:	0ca3      	lsrs	r3, r4, #18
    eef2:	1c19      	adds	r1, r3, #0
    eef4:	317c      	adds	r1, #124
    eef6:	4a13      	ldr	r2, [pc, #76]	(ef44 <.text+0xef44>)
    eef8:	00cb      	lsls	r3, r1, #3
    eefa:	189d      	adds	r5, r3, r2
    eefc:	68a8      	ldr	r0, [r5, #8]
    eefe:	42a8      	cmp	r0, r5
    ef00:	d10e      	bne.n	ef20 <_free_r+0x170>
    ef02:	1c0b      	adds	r3, r1, #0
    ef04:	2900      	cmp	r1, #0
    ef06:	da00      	bge.n	ef0a <_free_r+0x15a>
    ef08:	3303      	adds	r3, #3
    ef0a:	109b      	asrs	r3, r3, #2
    ef0c:	2201      	movs	r2, #1
    ef0e:	409a      	lsls	r2, r3
    ef10:	687b      	ldr	r3, [r7, #4]
    ef12:	4313      	orrs	r3, r2
    ef14:	607b      	str	r3, [r7, #4]
    ef16:	1c03      	adds	r3, r0, #0
    ef18:	e008      	b.n	ef2c <_free_r+0x17c>
    ef1a:	6880      	ldr	r0, [r0, #8]
    ef1c:	42a8      	cmp	r0, r5
    ef1e:	d004      	beq.n	ef2a <_free_r+0x17a>
    ef20:	6843      	ldr	r3, [r0, #4]
    ef22:	2203      	movs	r2, #3
    ef24:	4393      	bics	r3, r2
    ef26:	429c      	cmp	r4, r3
    ef28:	d3f7      	bcc.n	ef1a <_free_r+0x16a>
    ef2a:	68c3      	ldr	r3, [r0, #12]
    ef2c:	60f3      	str	r3, [r6, #12]
    ef2e:	60b0      	str	r0, [r6, #8]
    ef30:	60c6      	str	r6, [r0, #12]
    ef32:	609e      	str	r6, [r3, #8]
    ef34:	9800      	ldr	r0, [sp, #0]
    ef36:	f000 fcc7 	bl	f8c8 <__malloc_unlock>
    ef3a:	b001      	add	sp, #4
    ef3c:	bcf0      	pop	{r4, r5, r6, r7}
    ef3e:	bc01      	pop	{r0}
    ef40:	4700      	bx	r0
    ef42:	0000      	lsls	r0, r0, #0
    ef44:	0444      	lsls	r4, r0, #17
    ef46:	4000      	ands	r0, r0
    ef48:	084c      	lsrs	r4, r1, #1
    ef4a:	4000      	ands	r0, r0
    ef4c:	1244      	asrs	r4, r0, #9
    ef4e:	4000      	ands	r0, r0
    ef50:	01ff      	lsls	r7, r7, #7
    ef52:	0000      	lsls	r0, r0, #0
    ef54:	0554      	lsls	r4, r2, #21
	...

0000ef58 <__sfvwrite>:
    ef58:	b5f0      	push	{r4, r5, r6, r7, lr}
    ef5a:	688b      	ldr	r3, [r1, #8]
    ef5c:	b087      	sub	sp, #28
    ef5e:	1c05      	adds	r5, r0, #0
    ef60:	9100      	str	r1, [sp, #0]
    ef62:	2b00      	cmp	r3, #0
    ef64:	d100      	bne.n	ef68 <__sfvwrite+0x10>
    ef66:	e11c      	b.n	f1a2 <__sfvwrite+0x24a>
    ef68:	8983      	ldrh	r3, [r0, #12]
    ef6a:	071a      	lsls	r2, r3, #28
    ef6c:	d502      	bpl.n	ef74 <__sfvwrite+0x1c>
    ef6e:	6903      	ldr	r3, [r0, #16]
    ef70:	2b00      	cmp	r3, #0
    ef72:	d105      	bne.n	ef80 <__sfvwrite+0x28>
    ef74:	1c28      	adds	r0, r5, #0
    ef76:	f7fe fecd 	bl	dd14 <__swsetup>
    ef7a:	2800      	cmp	r0, #0
    ef7c:	d000      	beq.n	ef80 <__sfvwrite+0x28>
    ef7e:	e10d      	b.n	f19c <__sfvwrite+0x244>
    ef80:	9b00      	ldr	r3, [sp, #0]
    ef82:	681b      	ldr	r3, [r3, #0]
    ef84:	9304      	str	r3, [sp, #16]
    ef86:	89ab      	ldrh	r3, [r5, #12]
    ef88:	079a      	lsls	r2, r3, #30
    ef8a:	d521      	bpl.n	efd0 <__sfvwrite+0x78>
    ef8c:	2400      	movs	r4, #0
    ef8e:	2600      	movs	r6, #0
    ef90:	e004      	b.n	ef9c <__sfvwrite+0x44>
    ef92:	9b04      	ldr	r3, [sp, #16]
    ef94:	681e      	ldr	r6, [r3, #0]
    ef96:	685c      	ldr	r4, [r3, #4]
    ef98:	3308      	adds	r3, #8
    ef9a:	9304      	str	r3, [sp, #16]
    ef9c:	2c00      	cmp	r4, #0
    ef9e:	d0f8      	beq.n	ef92 <__sfvwrite+0x3a>
    efa0:	2380      	movs	r3, #128
    efa2:	00db      	lsls	r3, r3, #3
    efa4:	69e8      	ldr	r0, [r5, #28]
    efa6:	1c22      	adds	r2, r4, #0
    efa8:	429c      	cmp	r4, r3
    efaa:	d900      	bls.n	efae <__sfvwrite+0x56>
    efac:	1c1a      	adds	r2, r3, #0
    efae:	6a6b      	ldr	r3, [r5, #36]
    efb0:	1c31      	adds	r1, r6, #0
    efb2:	f000 f8fd 	bl	f1b0 <.text+0xf1b0>
    efb6:	2800      	cmp	r0, #0
    efb8:	dc00      	bgt.n	efbc <__sfvwrite+0x64>
    efba:	e0eb      	b.n	f194 <__sfvwrite+0x23c>
    efbc:	9a00      	ldr	r2, [sp, #0]
    efbe:	6893      	ldr	r3, [r2, #8]
    efc0:	1a1b      	subs	r3, r3, r0
    efc2:	6093      	str	r3, [r2, #8]
    efc4:	2b00      	cmp	r3, #0
    efc6:	d100      	bne.n	efca <__sfvwrite+0x72>
    efc8:	e0eb      	b.n	f1a2 <__sfvwrite+0x24a>
    efca:	1836      	adds	r6, r6, r0
    efcc:	1a24      	subs	r4, r4, r0
    efce:	e7e5      	b.n	ef9c <__sfvwrite+0x44>
    efd0:	07da      	lsls	r2, r3, #31
    efd2:	d50a      	bpl.n	efea <__sfvwrite+0x92>
    efd4:	2300      	movs	r3, #0
    efd6:	2700      	movs	r7, #0
    efd8:	9302      	str	r3, [sp, #8]
    efda:	9303      	str	r3, [sp, #12]
    efdc:	9305      	str	r3, [sp, #20]
    efde:	e07b      	b.n	f0d8 <__sfvwrite+0x180>
    efe0:	6820      	ldr	r0, [r4, #0]
    efe2:	6929      	ldr	r1, [r5, #16]
    efe4:	f7ff fee4 	bl	edb0 <_free_r>
    efe8:	e0d4      	b.n	f194 <__sfvwrite+0x23c>
    efea:	2600      	movs	r6, #0
    efec:	9606      	str	r6, [sp, #24]
    efee:	e006      	b.n	effe <__sfvwrite+0xa6>
    eff0:	9a04      	ldr	r2, [sp, #16]
    eff2:	9b04      	ldr	r3, [sp, #16]
    eff4:	6812      	ldr	r2, [r2, #0]
    eff6:	685e      	ldr	r6, [r3, #4]
    eff8:	3308      	adds	r3, #8
    effa:	9206      	str	r2, [sp, #24]
    effc:	9304      	str	r3, [sp, #16]
    effe:	2e00      	cmp	r6, #0
    f000:	d0f6      	beq.n	eff0 <__sfvwrite+0x98>
    f002:	89ab      	ldrh	r3, [r5, #12]
    f004:	68ac      	ldr	r4, [r5, #8]
    f006:	059a      	lsls	r2, r3, #22
    f008:	d526      	bpl.n	f058 <__sfvwrite+0x100>
    f00a:	42a6      	cmp	r6, r4
    f00c:	d914      	bls.n	f038 <__sfvwrite+0xe0>
    f00e:	061a      	lsls	r2, r3, #24
    f010:	d512      	bpl.n	f038 <__sfvwrite+0xe0>
    f012:	682b      	ldr	r3, [r5, #0]
    f014:	6929      	ldr	r1, [r5, #16]
    f016:	4c65      	ldr	r4, [pc, #404]	(f1ac <.text+0xf1ac>)
    f018:	1a5f      	subs	r7, r3, r1
    f01a:	19bb      	adds	r3, r7, r6
    f01c:	6820      	ldr	r0, [r4, #0]
    f01e:	1c1a      	adds	r2, r3, #0
    f020:	9301      	str	r3, [sp, #4]
    f022:	f001 f86d 	bl	10100 <_realloc_r>
    f026:	2800      	cmp	r0, #0
    f028:	d0da      	beq.n	efe0 <__sfvwrite+0x88>
    f02a:	9a01      	ldr	r2, [sp, #4]
    f02c:	19c3      	adds	r3, r0, r7
    f02e:	6128      	str	r0, [r5, #16]
    f030:	602b      	str	r3, [r5, #0]
    f032:	616a      	str	r2, [r5, #20]
    f034:	60ae      	str	r6, [r5, #8]
    f036:	1c34      	adds	r4, r6, #0
    f038:	42a6      	cmp	r6, r4
    f03a:	d200      	bcs.n	f03e <__sfvwrite+0xe6>
    f03c:	1c34      	adds	r4, r6, #0
    f03e:	1c22      	adds	r2, r4, #0
    f040:	6828      	ldr	r0, [r5, #0]
    f042:	9906      	ldr	r1, [sp, #24]
    f044:	f000 fc1a 	bl	f87c <memmove>
    f048:	68ab      	ldr	r3, [r5, #8]
    f04a:	1b1b      	subs	r3, r3, r4
    f04c:	60ab      	str	r3, [r5, #8]
    f04e:	682b      	ldr	r3, [r5, #0]
    f050:	191b      	adds	r3, r3, r4
    f052:	1c34      	adds	r4, r6, #0
    f054:	602b      	str	r3, [r5, #0]
    f056:	e029      	b.n	f0ac <__sfvwrite+0x154>
    f058:	6828      	ldr	r0, [r5, #0]
    f05a:	692b      	ldr	r3, [r5, #16]
    f05c:	4298      	cmp	r0, r3
    f05e:	d90e      	bls.n	f07e <__sfvwrite+0x126>
    f060:	42a6      	cmp	r6, r4
    f062:	d90c      	bls.n	f07e <__sfvwrite+0x126>
    f064:	9906      	ldr	r1, [sp, #24]
    f066:	1c22      	adds	r2, r4, #0
    f068:	f000 fc08 	bl	f87c <memmove>
    f06c:	682b      	ldr	r3, [r5, #0]
    f06e:	191b      	adds	r3, r3, r4
    f070:	602b      	str	r3, [r5, #0]
    f072:	1c28      	adds	r0, r5, #0
    f074:	f7ff fd30 	bl	ead8 <fflush>
    f078:	2800      	cmp	r0, #0
    f07a:	d017      	beq.n	f0ac <__sfvwrite+0x154>
    f07c:	e08a      	b.n	f194 <__sfvwrite+0x23c>
    f07e:	696a      	ldr	r2, [r5, #20]
    f080:	4296      	cmp	r6, r2
    f082:	d308      	bcc.n	f096 <__sfvwrite+0x13e>
    f084:	69e8      	ldr	r0, [r5, #28]
    f086:	6a6b      	ldr	r3, [r5, #36]
    f088:	9906      	ldr	r1, [sp, #24]
    f08a:	f000 f891 	bl	f1b0 <.text+0xf1b0>
    f08e:	1c04      	adds	r4, r0, #0
    f090:	2800      	cmp	r0, #0
    f092:	dc0b      	bgt.n	f0ac <__sfvwrite+0x154>
    f094:	e07e      	b.n	f194 <__sfvwrite+0x23c>
    f096:	9906      	ldr	r1, [sp, #24]
    f098:	1c32      	adds	r2, r6, #0
    f09a:	f000 fbef 	bl	f87c <memmove>
    f09e:	68ab      	ldr	r3, [r5, #8]
    f0a0:	1b9b      	subs	r3, r3, r6
    f0a2:	60ab      	str	r3, [r5, #8]
    f0a4:	682b      	ldr	r3, [r5, #0]
    f0a6:	199b      	adds	r3, r3, r6
    f0a8:	602b      	str	r3, [r5, #0]
    f0aa:	1c34      	adds	r4, r6, #0
    f0ac:	9a00      	ldr	r2, [sp, #0]
    f0ae:	6893      	ldr	r3, [r2, #8]
    f0b0:	1b1b      	subs	r3, r3, r4
    f0b2:	6093      	str	r3, [r2, #8]
    f0b4:	2b00      	cmp	r3, #0
    f0b6:	d074      	beq.n	f1a2 <__sfvwrite+0x24a>
    f0b8:	9b06      	ldr	r3, [sp, #24]
    f0ba:	1b36      	subs	r6, r6, r4
    f0bc:	191b      	adds	r3, r3, r4
    f0be:	9306      	str	r3, [sp, #24]
    f0c0:	e79d      	b.n	effe <__sfvwrite+0xa6>
    f0c2:	9a04      	ldr	r2, [sp, #16]
    f0c4:	9b04      	ldr	r3, [sp, #16]
    f0c6:	6812      	ldr	r2, [r2, #0]
    f0c8:	685b      	ldr	r3, [r3, #4]
    f0ca:	9203      	str	r2, [sp, #12]
    f0cc:	9a04      	ldr	r2, [sp, #16]
    f0ce:	9302      	str	r3, [sp, #8]
    f0d0:	3208      	adds	r2, #8
    f0d2:	2300      	movs	r3, #0
    f0d4:	9204      	str	r2, [sp, #16]
    f0d6:	9305      	str	r3, [sp, #20]
    f0d8:	9a02      	ldr	r2, [sp, #8]
    f0da:	2a00      	cmp	r2, #0
    f0dc:	d0f1      	beq.n	f0c2 <__sfvwrite+0x16a>
    f0de:	9b05      	ldr	r3, [sp, #20]
    f0e0:	2b00      	cmp	r3, #0
    f0e2:	d10f      	bne.n	f104 <__sfvwrite+0x1ac>
    f0e4:	9803      	ldr	r0, [sp, #12]
    f0e6:	210a      	movs	r1, #10
    f0e8:	f000 fbbc 	bl	f864 <memchr>
    f0ec:	2800      	cmp	r0, #0
    f0ee:	d005      	beq.n	f0fc <__sfvwrite+0x1a4>
    f0f0:	9a03      	ldr	r2, [sp, #12]
    f0f2:	1a83      	subs	r3, r0, r2
    f0f4:	1c5f      	adds	r7, r3, #1
    f0f6:	2301      	movs	r3, #1
    f0f8:	9305      	str	r3, [sp, #20]
    f0fa:	e003      	b.n	f104 <__sfvwrite+0x1ac>
    f0fc:	9f02      	ldr	r7, [sp, #8]
    f0fe:	2201      	movs	r2, #1
    f100:	9205      	str	r2, [sp, #20]
    f102:	3701      	adds	r7, #1
    f104:	9b02      	ldr	r3, [sp, #8]
    f106:	1c3e      	adds	r6, r7, #0
    f108:	429f      	cmp	r7, r3
    f10a:	d900      	bls.n	f10e <__sfvwrite+0x1b6>
    f10c:	1c1e      	adds	r6, r3, #0
    f10e:	6828      	ldr	r0, [r5, #0]
    f110:	692b      	ldr	r3, [r5, #16]
    f112:	68a9      	ldr	r1, [r5, #8]
    f114:	696a      	ldr	r2, [r5, #20]
    f116:	4298      	cmp	r0, r3
    f118:	d90f      	bls.n	f13a <__sfvwrite+0x1e2>
    f11a:	188c      	adds	r4, r1, r2
    f11c:	42a6      	cmp	r6, r4
    f11e:	dd0c      	ble.n	f13a <__sfvwrite+0x1e2>
    f120:	9903      	ldr	r1, [sp, #12]
    f122:	1c22      	adds	r2, r4, #0
    f124:	f000 fbaa 	bl	f87c <memmove>
    f128:	682b      	ldr	r3, [r5, #0]
    f12a:	191b      	adds	r3, r3, r4
    f12c:	602b      	str	r3, [r5, #0]
    f12e:	1c28      	adds	r0, r5, #0
    f130:	f7ff fcd2 	bl	ead8 <fflush>
    f134:	2800      	cmp	r0, #0
    f136:	d016      	beq.n	f166 <__sfvwrite+0x20e>
    f138:	e02c      	b.n	f194 <__sfvwrite+0x23c>
    f13a:	4296      	cmp	r6, r2
    f13c:	db08      	blt.n	f150 <__sfvwrite+0x1f8>
    f13e:	69e8      	ldr	r0, [r5, #28]
    f140:	6a6b      	ldr	r3, [r5, #36]
    f142:	9903      	ldr	r1, [sp, #12]
    f144:	f000 f834 	bl	f1b0 <.text+0xf1b0>
    f148:	1c04      	adds	r4, r0, #0
    f14a:	2800      	cmp	r0, #0
    f14c:	dc0b      	bgt.n	f166 <__sfvwrite+0x20e>
    f14e:	e021      	b.n	f194 <__sfvwrite+0x23c>
    f150:	9903      	ldr	r1, [sp, #12]
    f152:	1c32      	adds	r2, r6, #0
    f154:	f000 fb92 	bl	f87c <memmove>
    f158:	68ab      	ldr	r3, [r5, #8]
    f15a:	1b9b      	subs	r3, r3, r6
    f15c:	60ab      	str	r3, [r5, #8]
    f15e:	682b      	ldr	r3, [r5, #0]
    f160:	199b      	adds	r3, r3, r6
    f162:	602b      	str	r3, [r5, #0]
    f164:	1c34      	adds	r4, r6, #0
    f166:	1b3f      	subs	r7, r7, r4
    f168:	2f00      	cmp	r7, #0
    f16a:	d106      	bne.n	f17a <__sfvwrite+0x222>
    f16c:	1c28      	adds	r0, r5, #0
    f16e:	f7ff fcb3 	bl	ead8 <fflush>
    f172:	2800      	cmp	r0, #0
    f174:	d10e      	bne.n	f194 <__sfvwrite+0x23c>
    f176:	2200      	movs	r2, #0
    f178:	9205      	str	r2, [sp, #20]
    f17a:	9a00      	ldr	r2, [sp, #0]
    f17c:	6893      	ldr	r3, [r2, #8]
    f17e:	1b1b      	subs	r3, r3, r4
    f180:	6093      	str	r3, [r2, #8]
    f182:	2b00      	cmp	r3, #0
    f184:	d00d      	beq.n	f1a2 <__sfvwrite+0x24a>
    f186:	9b03      	ldr	r3, [sp, #12]
    f188:	9a02      	ldr	r2, [sp, #8]
    f18a:	191b      	adds	r3, r3, r4
    f18c:	1b12      	subs	r2, r2, r4
    f18e:	9303      	str	r3, [sp, #12]
    f190:	9202      	str	r2, [sp, #8]
    f192:	e7a1      	b.n	f0d8 <__sfvwrite+0x180>
    f194:	89ab      	ldrh	r3, [r5, #12]
    f196:	2240      	movs	r2, #64
    f198:	4313      	orrs	r3, r2
    f19a:	81ab      	strh	r3, [r5, #12]
    f19c:	2001      	movs	r0, #1
    f19e:	4240      	negs	r0, r0
    f1a0:	e000      	b.n	f1a4 <__sfvwrite+0x24c>
    f1a2:	2000      	movs	r0, #0
    f1a4:	b007      	add	sp, #28
    f1a6:	bcf0      	pop	{r4, r5, r6, r7}
    f1a8:	bc02      	pop	{r1}
    f1aa:	4708      	bx	r1
    f1ac:	0030      	lsls	r0, r6, #0
    f1ae:	4000      	ands	r0, r0
    f1b0:	4718      	bx	r3
    f1b2:	46c0      	nop			(mov r8, r8)

0000f1b4 <_fwalk_reent>:
    f1b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    f1b6:	b082      	sub	sp, #8
    f1b8:	9001      	str	r0, [sp, #4]
    f1ba:	9100      	str	r1, [sp, #0]
    f1bc:	f7ff fd1a 	bl	ebf4 <__sfp_lock_acquire>
    f1c0:	9a01      	ldr	r2, [sp, #4]
    f1c2:	23b8      	movs	r3, #184
    f1c4:	009b      	lsls	r3, r3, #2
    f1c6:	18d5      	adds	r5, r2, r3
    f1c8:	2700      	movs	r7, #0
    f1ca:	e017      	b.n	f1fc <_fwalk_reent+0x48>
    f1cc:	68ab      	ldr	r3, [r5, #8]
    f1ce:	686e      	ldr	r6, [r5, #4]
    f1d0:	1c1c      	adds	r4, r3, #0
    f1d2:	340c      	adds	r4, #12
    f1d4:	e00d      	b.n	f1f2 <_fwalk_reent+0x3e>
    f1d6:	2200      	movs	r2, #0
    f1d8:	5ea3      	ldrsh	r3, [r4, r2]
    f1da:	2b00      	cmp	r3, #0
    f1dc:	d008      	beq.n	f1f0 <_fwalk_reent+0x3c>
    f1de:	2202      	movs	r2, #2
    f1e0:	5ea3      	ldrsh	r3, [r4, r2]
    f1e2:	3301      	adds	r3, #1
    f1e4:	d004      	beq.n	f1f0 <_fwalk_reent+0x3c>
    f1e6:	9801      	ldr	r0, [sp, #4]
    f1e8:	9b00      	ldr	r3, [sp, #0]
    f1ea:	f000 f83c 	bl	f266 <_fwalk+0x56>
    f1ee:	4307      	orrs	r7, r0
    f1f0:	345c      	adds	r4, #92
    f1f2:	1c21      	adds	r1, r4, #0
    f1f4:	390c      	subs	r1, #12
    f1f6:	3e01      	subs	r6, #1
    f1f8:	d5ed      	bpl.n	f1d6 <_fwalk_reent+0x22>
    f1fa:	682d      	ldr	r5, [r5, #0]
    f1fc:	2d00      	cmp	r5, #0
    f1fe:	d1e5      	bne.n	f1cc <_fwalk_reent+0x18>
    f200:	f7ff fcfa 	bl	ebf8 <__sfp_lock_release>
    f204:	1c38      	adds	r0, r7, #0
    f206:	b002      	add	sp, #8
    f208:	bcf0      	pop	{r4, r5, r6, r7}
    f20a:	bc02      	pop	{r1}
    f20c:	4708      	bx	r1
	...

0000f210 <_fwalk>:
    f210:	b5f0      	push	{r4, r5, r6, r7, lr}
    f212:	b081      	sub	sp, #4
    f214:	1c04      	adds	r4, r0, #0
    f216:	9100      	str	r1, [sp, #0]
    f218:	f7ff fcec 	bl	ebf4 <__sfp_lock_acquire>
    f21c:	22b8      	movs	r2, #184
    f21e:	0092      	lsls	r2, r2, #2
    f220:	18a5      	adds	r5, r4, r2
    f222:	2700      	movs	r7, #0
    f224:	e016      	b.n	f254 <_fwalk+0x44>
    f226:	68ab      	ldr	r3, [r5, #8]
    f228:	686e      	ldr	r6, [r5, #4]
    f22a:	1c1c      	adds	r4, r3, #0
    f22c:	340c      	adds	r4, #12
    f22e:	e00c      	b.n	f24a <_fwalk+0x3a>
    f230:	2200      	movs	r2, #0
    f232:	5ea3      	ldrsh	r3, [r4, r2]
    f234:	2b00      	cmp	r3, #0
    f236:	d007      	beq.n	f248 <_fwalk+0x38>
    f238:	2202      	movs	r2, #2
    f23a:	5ea3      	ldrsh	r3, [r4, r2]
    f23c:	3301      	adds	r3, #1
    f23e:	d003      	beq.n	f248 <_fwalk+0x38>
    f240:	9b00      	ldr	r3, [sp, #0]
    f242:	f000 f810 	bl	f266 <_fwalk+0x56>
    f246:	4307      	orrs	r7, r0
    f248:	345c      	adds	r4, #92
    f24a:	1c20      	adds	r0, r4, #0
    f24c:	380c      	subs	r0, #12
    f24e:	3e01      	subs	r6, #1
    f250:	d5ee      	bpl.n	f230 <_fwalk+0x20>
    f252:	682d      	ldr	r5, [r5, #0]
    f254:	2d00      	cmp	r5, #0
    f256:	d1e6      	bne.n	f226 <_fwalk+0x16>
    f258:	f7ff fcce 	bl	ebf8 <__sfp_lock_release>
    f25c:	1c38      	adds	r0, r7, #0
    f25e:	b001      	add	sp, #4
    f260:	bcf0      	pop	{r4, r5, r6, r7}
    f262:	bc02      	pop	{r1}
    f264:	4708      	bx	r1
    f266:	4718      	bx	r3

0000f268 <__locale_charset>:
    f268:	4b01      	ldr	r3, [pc, #4]	(f270 <.text+0xf270>)
    f26a:	6818      	ldr	r0, [r3, #0]
    f26c:	4770      	bx	lr
    f26e:	0000      	lsls	r0, r0, #0
    f270:	8c88      	ldrh	r0, [r1, #36]
    f272:	0001      	lsls	r1, r0, #0

0000f274 <_localeconv_r>:
    f274:	4800      	ldr	r0, [pc, #0]	(f278 <.text+0xf278>)
    f276:	4770      	bx	lr
    f278:	8c58      	ldrh	r0, [r3, #34]
    f27a:	0001      	lsls	r1, r0, #0

0000f27c <_setlocale_r>:
    f27c:	b570      	push	{r4, r5, r6, lr}
    f27e:	1c0e      	adds	r6, r1, #0
    f280:	1c05      	adds	r5, r0, #0
    f282:	1c14      	adds	r4, r2, #0
    f284:	490b      	ldr	r1, [pc, #44]	(f2b4 <.text+0xf2b4>)
    f286:	2a00      	cmp	r2, #0
    f288:	d101      	bne.n	f28e <_setlocale_r+0x12>
    f28a:	1c08      	adds	r0, r1, #0
    f28c:	e00f      	b.n	f2ae <_setlocale_r+0x32>
    f28e:	1c10      	adds	r0, r2, #0
    f290:	f001 f94a 	bl	10528 <strcmp>
    f294:	2800      	cmp	r0, #0
    f296:	d007      	beq.n	f2a8 <_setlocale_r+0x2c>
    f298:	4907      	ldr	r1, [pc, #28]	(f2b8 <.text+0xf2b8>)
    f29a:	1c20      	adds	r0, r4, #0
    f29c:	f001 f944 	bl	10528 <strcmp>
    f2a0:	2800      	cmp	r0, #0
    f2a2:	d001      	beq.n	f2a8 <_setlocale_r+0x2c>
    f2a4:	2000      	movs	r0, #0
    f2a6:	e002      	b.n	f2ae <_setlocale_r+0x32>
    f2a8:	632e      	str	r6, [r5, #48]
    f2aa:	636c      	str	r4, [r5, #52]
    f2ac:	4801      	ldr	r0, [pc, #4]	(f2b4 <.text+0xf2b4>)
    f2ae:	bc70      	pop	{r4, r5, r6}
    f2b0:	bc02      	pop	{r1}
    f2b2:	4708      	bx	r1
    f2b4:	9350      	str	r3, [sp, #320]
    f2b6:	0001      	lsls	r1, r0, #0
    f2b8:	9114      	str	r1, [sp, #80]
    f2ba:	0001      	lsls	r1, r0, #0

0000f2bc <setlocale>:
    f2bc:	b510      	push	{r4, lr}
    f2be:	4b05      	ldr	r3, [pc, #20]	(f2d4 <.text+0xf2d4>)
    f2c0:	1c04      	adds	r4, r0, #0
    f2c2:	1c0a      	adds	r2, r1, #0
    f2c4:	6818      	ldr	r0, [r3, #0]
    f2c6:	1c21      	adds	r1, r4, #0
    f2c8:	f7ff ffd8 	bl	f27c <_setlocale_r>
    f2cc:	bc10      	pop	{r4}
    f2ce:	bc02      	pop	{r1}
    f2d0:	4708      	bx	r1
    f2d2:	0000      	lsls	r0, r0, #0
    f2d4:	0030      	lsls	r0, r6, #0
    f2d6:	4000      	ands	r0, r0

0000f2d8 <localeconv>:
    f2d8:	4800      	ldr	r0, [pc, #0]	(f2dc <.text+0xf2dc>)
    f2da:	4770      	bx	lr
    f2dc:	8c58      	ldrh	r0, [r3, #34]
    f2de:	0001      	lsls	r1, r0, #0

0000f2e0 <__smakebuf>:
    f2e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    f2e2:	8983      	ldrh	r3, [r0, #12]
    f2e4:	b08f      	sub	sp, #60
    f2e6:	1c04      	adds	r4, r0, #0
    f2e8:	079a      	lsls	r2, r3, #30
    f2ea:	d43d      	bmi.n	f368 <__smakebuf+0x88>
    f2ec:	89c3      	ldrh	r3, [r0, #14]
    f2ee:	041b      	lsls	r3, r3, #16
    f2f0:	1419      	asrs	r1, r3, #16
    f2f2:	2900      	cmp	r1, #0
    f2f4:	db06      	blt.n	f304 <__smakebuf+0x24>
    f2f6:	4b2d      	ldr	r3, [pc, #180]	(f3ac <.text+0xf3ac>)
    f2f8:	466a      	mov	r2, sp
    f2fa:	6818      	ldr	r0, [r3, #0]
    f2fc:	f009 fac6 	bl	1888c <___fstat_r_from_thumb>
    f300:	2800      	cmp	r0, #0
    f302:	da06      	bge.n	f312 <__smakebuf+0x32>
    f304:	89a3      	ldrh	r3, [r4, #12]
    f306:	2280      	movs	r2, #128
    f308:	0112      	lsls	r2, r2, #4
    f30a:	4313      	orrs	r3, r2
    f30c:	2700      	movs	r7, #0
    f30e:	81a3      	strh	r3, [r4, #12]
    f310:	e01d      	b.n	f34e <__smakebuf+0x6e>
    f312:	23f0      	movs	r3, #240
    f314:	9a01      	ldr	r2, [sp, #4]
    f316:	021b      	lsls	r3, r3, #8
    f318:	401a      	ands	r2, r3
    f31a:	2380      	movs	r3, #128
    f31c:	019b      	lsls	r3, r3, #6
    f31e:	2700      	movs	r7, #0
    f320:	429a      	cmp	r2, r3
    f322:	d100      	bne.n	f326 <__smakebuf+0x46>
    f324:	2701      	movs	r7, #1
    f326:	2380      	movs	r3, #128
    f328:	021b      	lsls	r3, r3, #8
    f32a:	429a      	cmp	r2, r3
    f32c:	d10a      	bne.n	f344 <__smakebuf+0x64>
    f32e:	4a20      	ldr	r2, [pc, #128]	(f3b0 <.text+0xf3b0>)
    f330:	6aa3      	ldr	r3, [r4, #40]
    f332:	4293      	cmp	r3, r2
    f334:	d106      	bne.n	f344 <__smakebuf+0x64>
    f336:	89a3      	ldrh	r3, [r4, #12]
    f338:	2280      	movs	r2, #128
    f33a:	00d2      	lsls	r2, r2, #3
    f33c:	4313      	orrs	r3, r2
    f33e:	81a3      	strh	r3, [r4, #12]
    f340:	64e2      	str	r2, [r4, #76]
    f342:	e004      	b.n	f34e <__smakebuf+0x6e>
    f344:	89a3      	ldrh	r3, [r4, #12]
    f346:	2280      	movs	r2, #128
    f348:	0112      	lsls	r2, r2, #4
    f34a:	4313      	orrs	r3, r2
    f34c:	81a3      	strh	r3, [r4, #12]
    f34e:	4d17      	ldr	r5, [pc, #92]	(f3ac <.text+0xf3ac>)
    f350:	2680      	movs	r6, #128
    f352:	00f6      	lsls	r6, r6, #3
    f354:	6828      	ldr	r0, [r5, #0]
    f356:	1c31      	adds	r1, r6, #0
    f358:	f000 f82e 	bl	f3b8 <_malloc_r>
    f35c:	2800      	cmp	r0, #0
    f35e:	d10a      	bne.n	f376 <__smakebuf+0x96>
    f360:	89a3      	ldrh	r3, [r4, #12]
    f362:	2202      	movs	r2, #2
    f364:	4313      	orrs	r3, r2
    f366:	81a3      	strh	r3, [r4, #12]
    f368:	1c23      	adds	r3, r4, #0
    f36a:	3343      	adds	r3, #67
    f36c:	6023      	str	r3, [r4, #0]
    f36e:	6123      	str	r3, [r4, #16]
    f370:	2301      	movs	r3, #1
    f372:	6163      	str	r3, [r4, #20]
    f374:	e015      	b.n	f3a2 <__smakebuf+0xc2>
    f376:	682a      	ldr	r2, [r5, #0]
    f378:	4b0e      	ldr	r3, [pc, #56]	(f3b4 <.text+0xf3b4>)
    f37a:	63d3      	str	r3, [r2, #60]
    f37c:	89a3      	ldrh	r3, [r4, #12]
    f37e:	2280      	movs	r2, #128
    f380:	4313      	orrs	r3, r2
    f382:	81a3      	strh	r3, [r4, #12]
    f384:	6020      	str	r0, [r4, #0]
    f386:	6120      	str	r0, [r4, #16]
    f388:	6166      	str	r6, [r4, #20]
    f38a:	2f00      	cmp	r7, #0
    f38c:	d009      	beq.n	f3a2 <__smakebuf+0xc2>
    f38e:	230e      	movs	r3, #14
    f390:	5ee0      	ldrsh	r0, [r4, r3]
    f392:	f009 fa7f 	bl	18894 <__isatty_from_thumb>
    f396:	2800      	cmp	r0, #0
    f398:	d003      	beq.n	f3a2 <__smakebuf+0xc2>
    f39a:	89a3      	ldrh	r3, [r4, #12]
    f39c:	2201      	movs	r2, #1
    f39e:	4313      	orrs	r3, r2
    f3a0:	81a3      	strh	r3, [r4, #12]
    f3a2:	b00f      	add	sp, #60
    f3a4:	bcf0      	pop	{r4, r5, r6, r7}
    f3a6:	bc01      	pop	{r0}
    f3a8:	4700      	bx	r0
    f3aa:	0000      	lsls	r0, r0, #0
    f3ac:	0030      	lsls	r0, r6, #0
    f3ae:	4000      	ands	r0, r0
    f3b0:	0471      	lsls	r1, r6, #17
    f3b2:	0001      	lsls	r1, r0, #0
    f3b4:	ec0d 0000 	stc	0, cr0, [sp], {0}

0000f3b8 <_malloc_r>:
    f3b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    f3ba:	1c0a      	adds	r2, r1, #0
    f3bc:	b086      	sub	sp, #24
    f3be:	320b      	adds	r2, #11
    f3c0:	9000      	str	r0, [sp, #0]
    f3c2:	2a16      	cmp	r2, #22
    f3c4:	d802      	bhi.n	f3cc <_malloc_r+0x14>
    f3c6:	2010      	movs	r0, #16
    f3c8:	9004      	str	r0, [sp, #16]
    f3ca:	e004      	b.n	f3d6 <_malloc_r+0x1e>
    f3cc:	2307      	movs	r3, #7
    f3ce:	439a      	bics	r2, r3
    f3d0:	9204      	str	r2, [sp, #16]
    f3d2:	2a00      	cmp	r2, #0
    f3d4:	db02      	blt.n	f3dc <_malloc_r+0x24>
    f3d6:	9a04      	ldr	r2, [sp, #16]
    f3d8:	428a      	cmp	r2, r1
    f3da:	d203      	bcs.n	f3e4 <_malloc_r+0x2c>
    f3dc:	9800      	ldr	r0, [sp, #0]
    f3de:	230c      	movs	r3, #12
    f3e0:	6003      	str	r3, [r0, #0]
    f3e2:	e1f2      	b.n	f7ca <.text+0xf7ca>
    f3e4:	9800      	ldr	r0, [sp, #0]
    f3e6:	f000 fa6d 	bl	f8c4 <__malloc_lock>
    f3ea:	4bc0      	ldr	r3, [pc, #768]	(f6ec <.text+0xf6ec>)
    f3ec:	9904      	ldr	r1, [sp, #16]
    f3ee:	4299      	cmp	r1, r3
    f3f0:	d816      	bhi.n	f420 <_malloc_r+0x68>
    f3f2:	08c9      	lsrs	r1, r1, #3
    f3f4:	4abe      	ldr	r2, [pc, #760]	(f6f0 <.text+0xf6f0>)
    f3f6:	00cb      	lsls	r3, r1, #3
    f3f8:	189b      	adds	r3, r3, r2
    f3fa:	68dc      	ldr	r4, [r3, #12]
    f3fc:	429c      	cmp	r4, r3
    f3fe:	d104      	bne.n	f40a <_malloc_r+0x52>
    f400:	1c23      	adds	r3, r4, #0
    f402:	3308      	adds	r3, #8
    f404:	68dc      	ldr	r4, [r3, #12]
    f406:	429c      	cmp	r4, r3
    f408:	d008      	beq.n	f41c <_malloc_r+0x64>
    f40a:	6861      	ldr	r1, [r4, #4]
    f40c:	2303      	movs	r3, #3
    f40e:	4399      	bics	r1, r3
    f410:	68e2      	ldr	r2, [r4, #12]
    f412:	68a3      	ldr	r3, [r4, #8]
    f414:	1861      	adds	r1, r4, r1
    f416:	60da      	str	r2, [r3, #12]
    f418:	6093      	str	r3, [r2, #8]
    f41a:	e20c      	b.n	f836 <.text+0xf836>
    f41c:	1c8f      	adds	r7, r1, #2
    f41e:	e041      	b.n	f4a4 <_malloc_r+0xec>
    f420:	9b04      	ldr	r3, [sp, #16]
    f422:	0a5a      	lsrs	r2, r3, #9
    f424:	2a00      	cmp	r2, #0
    f426:	d101      	bne.n	f42c <_malloc_r+0x74>
    f428:	08d9      	lsrs	r1, r3, #3
    f42a:	e026      	b.n	f47a <_malloc_r+0xc2>
    f42c:	2a04      	cmp	r2, #4
    f42e:	d804      	bhi.n	f43a <_malloc_r+0x82>
    f430:	9804      	ldr	r0, [sp, #16]
    f432:	0983      	lsrs	r3, r0, #6
    f434:	1c19      	adds	r1, r3, #0
    f436:	3138      	adds	r1, #56
    f438:	e01f      	b.n	f47a <_malloc_r+0xc2>
    f43a:	2a14      	cmp	r2, #20
    f43c:	d802      	bhi.n	f444 <_malloc_r+0x8c>
    f43e:	1c11      	adds	r1, r2, #0
    f440:	315b      	adds	r1, #91
    f442:	e01a      	b.n	f47a <_malloc_r+0xc2>
    f444:	2a54      	cmp	r2, #84
    f446:	d804      	bhi.n	f452 <_malloc_r+0x9a>
    f448:	9904      	ldr	r1, [sp, #16]
    f44a:	0b0b      	lsrs	r3, r1, #12
    f44c:	1c19      	adds	r1, r3, #0
    f44e:	316e      	adds	r1, #110
    f450:	e013      	b.n	f47a <_malloc_r+0xc2>
    f452:	23aa      	movs	r3, #170
    f454:	005b      	lsls	r3, r3, #1
    f456:	429a      	cmp	r2, r3
    f458:	d804      	bhi.n	f464 <_malloc_r+0xac>
    f45a:	9a04      	ldr	r2, [sp, #16]
    f45c:	0bd3      	lsrs	r3, r2, #15
    f45e:	1c19      	adds	r1, r3, #0
    f460:	3177      	adds	r1, #119
    f462:	e00a      	b.n	f47a <_malloc_r+0xc2>
    f464:	4ba3      	ldr	r3, [pc, #652]	(f6f4 <.text+0xf6f4>)
    f466:	429a      	cmp	r2, r3
    f468:	d903      	bls.n	f472 <_malloc_r+0xba>
    f46a:	217e      	movs	r1, #126
    f46c:	e005      	b.n	f47a <_malloc_r+0xc2>
    f46e:	3901      	subs	r1, #1
    f470:	e017      	b.n	f4a2 <_malloc_r+0xea>
    f472:	9804      	ldr	r0, [sp, #16]
    f474:	0c83      	lsrs	r3, r0, #18
    f476:	1c19      	adds	r1, r3, #0
    f478:	317c      	adds	r1, #124
    f47a:	4a9d      	ldr	r2, [pc, #628]	(f6f0 <.text+0xf6f0>)
    f47c:	00cb      	lsls	r3, r1, #3
    f47e:	189d      	adds	r5, r3, r2
    f480:	68ec      	ldr	r4, [r5, #12]
    f482:	e00c      	b.n	f49e <_malloc_r+0xe6>
    f484:	6862      	ldr	r2, [r4, #4]
    f486:	2303      	movs	r3, #3
    f488:	1c10      	adds	r0, r2, #0
    f48a:	9a04      	ldr	r2, [sp, #16]
    f48c:	4398      	bics	r0, r3
    f48e:	1a83      	subs	r3, r0, r2
    f490:	2b0f      	cmp	r3, #15
    f492:	dcec      	bgt.n	f46e <_malloc_r+0xb6>
    f494:	68e2      	ldr	r2, [r4, #12]
    f496:	2b00      	cmp	r3, #0
    f498:	db00      	blt.n	f49c <_malloc_r+0xe4>
    f49a:	e1c8      	b.n	f82e <.text+0xf82e>
    f49c:	1c14      	adds	r4, r2, #0
    f49e:	42ac      	cmp	r4, r5
    f4a0:	d1f0      	bne.n	f484 <_malloc_r+0xcc>
    f4a2:	1c4f      	adds	r7, r1, #1
    f4a4:	4894      	ldr	r0, [pc, #592]	(f6f8 <.text+0xf6f8>)
    f4a6:	4b92      	ldr	r3, [pc, #584]	(f6f0 <.text+0xf6f0>)
    f4a8:	6885      	ldr	r5, [r0, #8]
    f4aa:	9301      	str	r3, [sp, #4]
    f4ac:	4285      	cmp	r5, r0
    f4ae:	d100      	bne.n	f4b2 <_malloc_r+0xfa>
    f4b0:	e081      	b.n	f5b6 <_malloc_r+0x1fe>
    f4b2:	686a      	ldr	r2, [r5, #4]
    f4b4:	2303      	movs	r3, #3
    f4b6:	1c14      	adds	r4, r2, #0
    f4b8:	9904      	ldr	r1, [sp, #16]
    f4ba:	439c      	bics	r4, r3
    f4bc:	1a60      	subs	r0, r4, r1
    f4be:	280f      	cmp	r0, #15
    f4c0:	dd0e      	ble.n	f4e0 <_malloc_r+0x128>
    f4c2:	9b04      	ldr	r3, [sp, #16]
    f4c4:	186a      	adds	r2, r5, r1
    f4c6:	2101      	movs	r1, #1
    f4c8:	430b      	orrs	r3, r1
    f4ca:	606b      	str	r3, [r5, #4]
    f4cc:	4b8a      	ldr	r3, [pc, #552]	(f6f8 <.text+0xf6f8>)
    f4ce:	60da      	str	r2, [r3, #12]
    f4d0:	609a      	str	r2, [r3, #8]
    f4d2:	60d3      	str	r3, [r2, #12]
    f4d4:	6093      	str	r3, [r2, #8]
    f4d6:	1c03      	adds	r3, r0, #0
    f4d8:	430b      	orrs	r3, r1
    f4da:	6053      	str	r3, [r2, #4]
    f4dc:	5010      	str	r0, [r2, r0]
    f4de:	e009      	b.n	f4f4 <_malloc_r+0x13c>
    f4e0:	4985      	ldr	r1, [pc, #532]	(f6f8 <.text+0xf6f8>)
    f4e2:	60c9      	str	r1, [r1, #12]
    f4e4:	6089      	str	r1, [r1, #8]
    f4e6:	2800      	cmp	r0, #0
    f4e8:	db09      	blt.n	f4fe <_malloc_r+0x146>
    f4ea:	192b      	adds	r3, r5, r4
    f4ec:	685a      	ldr	r2, [r3, #4]
    f4ee:	2101      	movs	r1, #1
    f4f0:	430a      	orrs	r2, r1
    f4f2:	605a      	str	r2, [r3, #4]
    f4f4:	9800      	ldr	r0, [sp, #0]
    f4f6:	f000 f9e7 	bl	f8c8 <__malloc_unlock>
    f4fa:	1c28      	adds	r0, r5, #0
    f4fc:	e1a3      	b.n	f846 <.text+0xf846>
    f4fe:	4b7f      	ldr	r3, [pc, #508]	(f6fc <.text+0xf6fc>)
    f500:	429c      	cmp	r4, r3
    f502:	d813      	bhi.n	f52c <_malloc_r+0x174>
    f504:	08e1      	lsrs	r1, r4, #3
    f506:	1c0b      	adds	r3, r1, #0
    f508:	2900      	cmp	r1, #0
    f50a:	da00      	bge.n	f50e <_malloc_r+0x156>
    f50c:	1ccb      	adds	r3, r1, #3
    f50e:	9801      	ldr	r0, [sp, #4]
    f510:	109b      	asrs	r3, r3, #2
    f512:	2201      	movs	r2, #1
    f514:	409a      	lsls	r2, r3
    f516:	6843      	ldr	r3, [r0, #4]
    f518:	4313      	orrs	r3, r2
    f51a:	6043      	str	r3, [r0, #4]
    f51c:	00cb      	lsls	r3, r1, #3
    f51e:	181b      	adds	r3, r3, r0
    f520:	689a      	ldr	r2, [r3, #8]
    f522:	60eb      	str	r3, [r5, #12]
    f524:	60aa      	str	r2, [r5, #8]
    f526:	60d5      	str	r5, [r2, #12]
    f528:	609d      	str	r5, [r3, #8]
    f52a:	e044      	b.n	f5b6 <_malloc_r+0x1fe>
    f52c:	0a62      	lsrs	r2, r4, #9
    f52e:	2a00      	cmp	r2, #0
    f530:	d101      	bne.n	f536 <_malloc_r+0x17e>
    f532:	08e2      	lsrs	r2, r4, #3
    f534:	e01f      	b.n	f576 <_malloc_r+0x1be>
    f536:	2a04      	cmp	r2, #4
    f538:	d803      	bhi.n	f542 <_malloc_r+0x18a>
    f53a:	09a3      	lsrs	r3, r4, #6
    f53c:	1c1a      	adds	r2, r3, #0
    f53e:	3238      	adds	r2, #56
    f540:	e019      	b.n	f576 <_malloc_r+0x1be>
    f542:	2a14      	cmp	r2, #20
    f544:	d801      	bhi.n	f54a <_malloc_r+0x192>
    f546:	325b      	adds	r2, #91
    f548:	e015      	b.n	f576 <_malloc_r+0x1be>
    f54a:	2a54      	cmp	r2, #84
    f54c:	d803      	bhi.n	f556 <_malloc_r+0x19e>
    f54e:	0b23      	lsrs	r3, r4, #12
    f550:	1c1a      	adds	r2, r3, #0
    f552:	326e      	adds	r2, #110
    f554:	e00f      	b.n	f576 <_malloc_r+0x1be>
    f556:	23aa      	movs	r3, #170
    f558:	005b      	lsls	r3, r3, #1
    f55a:	429a      	cmp	r2, r3
    f55c:	d803      	bhi.n	f566 <_malloc_r+0x1ae>
    f55e:	0be3      	lsrs	r3, r4, #15
    f560:	1c1a      	adds	r2, r3, #0
    f562:	3277      	adds	r2, #119
    f564:	e007      	b.n	f576 <_malloc_r+0x1be>
    f566:	4b63      	ldr	r3, [pc, #396]	(f6f4 <.text+0xf6f4>)
    f568:	429a      	cmp	r2, r3
    f56a:	d901      	bls.n	f570 <_malloc_r+0x1b8>
    f56c:	227e      	movs	r2, #126
    f56e:	e002      	b.n	f576 <_malloc_r+0x1be>
    f570:	0ca3      	lsrs	r3, r4, #18
    f572:	1c1a      	adds	r2, r3, #0
    f574:	327c      	adds	r2, #124
    f576:	9901      	ldr	r1, [sp, #4]
    f578:	00d3      	lsls	r3, r2, #3
    f57a:	1858      	adds	r0, r3, r1
    f57c:	6881      	ldr	r1, [r0, #8]
    f57e:	4281      	cmp	r1, r0
    f580:	d10f      	bne.n	f5a2 <_malloc_r+0x1ea>
    f582:	485b      	ldr	r0, [pc, #364]	(f6f0 <.text+0xf6f0>)
    f584:	1c13      	adds	r3, r2, #0
    f586:	2a00      	cmp	r2, #0
    f588:	da00      	bge.n	f58c <_malloc_r+0x1d4>
    f58a:	3303      	adds	r3, #3
    f58c:	109b      	asrs	r3, r3, #2
    f58e:	2201      	movs	r2, #1
    f590:	409a      	lsls	r2, r3
    f592:	6843      	ldr	r3, [r0, #4]
    f594:	4313      	orrs	r3, r2
    f596:	6043      	str	r3, [r0, #4]
    f598:	1c0b      	adds	r3, r1, #0
    f59a:	e008      	b.n	f5ae <_malloc_r+0x1f6>
    f59c:	6889      	ldr	r1, [r1, #8]
    f59e:	4281      	cmp	r1, r0
    f5a0:	d004      	beq.n	f5ac <_malloc_r+0x1f4>
    f5a2:	684b      	ldr	r3, [r1, #4]
    f5a4:	2203      	movs	r2, #3
    f5a6:	4393      	bics	r3, r2
    f5a8:	429c      	cmp	r4, r3
    f5aa:	d3f7      	bcc.n	f59c <_malloc_r+0x1e4>
    f5ac:	68cb      	ldr	r3, [r1, #12]
    f5ae:	60eb      	str	r3, [r5, #12]
    f5b0:	60a9      	str	r1, [r5, #8]
    f5b2:	60cd      	str	r5, [r1, #12]
    f5b4:	609d      	str	r5, [r3, #8]
    f5b6:	1c3a      	adds	r2, r7, #0
    f5b8:	2f00      	cmp	r7, #0
    f5ba:	da00      	bge.n	f5be <_malloc_r+0x206>
    f5bc:	1cfa      	adds	r2, r7, #3
    f5be:	2301      	movs	r3, #1
    f5c0:	1092      	asrs	r2, r2, #2
    f5c2:	1c19      	adds	r1, r3, #0
    f5c4:	4091      	lsls	r1, r2
    f5c6:	4a4a      	ldr	r2, [pc, #296]	(f6f0 <.text+0xf6f0>)
    f5c8:	9202      	str	r2, [sp, #8]
    f5ca:	6852      	ldr	r2, [r2, #4]
    f5cc:	4291      	cmp	r1, r2
    f5ce:	d84a      	bhi.n	f666 <_malloc_r+0x2ae>
    f5d0:	4211      	tst	r1, r2
    f5d2:	d107      	bne.n	f5e4 <_malloc_r+0x22c>
    f5d4:	2303      	movs	r3, #3
    f5d6:	439f      	bics	r7, r3
    f5d8:	3704      	adds	r7, #4
    f5da:	e000      	b.n	f5de <_malloc_r+0x226>
    f5dc:	3704      	adds	r7, #4
    f5de:	0049      	lsls	r1, r1, #1
    f5e0:	4211      	tst	r1, r2
    f5e2:	d0fb      	beq.n	f5dc <_malloc_r+0x224>
    f5e4:	9801      	ldr	r0, [sp, #4]
    f5e6:	00fb      	lsls	r3, r7, #3
    f5e8:	181b      	adds	r3, r3, r0
    f5ea:	9305      	str	r3, [sp, #20]
    f5ec:	46bc      	mov	ip, r7
    f5ee:	1c1e      	adds	r6, r3, #0
    f5f0:	68f4      	ldr	r4, [r6, #12]
    f5f2:	e00d      	b.n	f610 <_malloc_r+0x258>
    f5f4:	6862      	ldr	r2, [r4, #4]
    f5f6:	2303      	movs	r3, #3
    f5f8:	439a      	bics	r2, r3
    f5fa:	1c13      	adds	r3, r2, #0
    f5fc:	9a04      	ldr	r2, [sp, #16]
    f5fe:	1a9d      	subs	r5, r3, r2
    f600:	2d0f      	cmp	r5, #15
    f602:	dd00      	ble.n	f606 <_malloc_r+0x24e>
    f604:	e0f6      	b.n	f7f4 <.text+0xf7f4>
    f606:	68e0      	ldr	r0, [r4, #12]
    f608:	2d00      	cmp	r5, #0
    f60a:	db00      	blt.n	f60e <_malloc_r+0x256>
    f60c:	e106      	b.n	f81c <.text+0xf81c>
    f60e:	1c04      	adds	r4, r0, #0
    f610:	42b4      	cmp	r4, r6
    f612:	d1ef      	bne.n	f5f4 <_malloc_r+0x23c>
    f614:	2301      	movs	r3, #1
    f616:	449c      	add	ip, r3
    f618:	4660      	mov	r0, ip
    f61a:	2303      	movs	r3, #3
    f61c:	4218      	tst	r0, r3
    f61e:	d002      	beq.n	f626 <_malloc_r+0x26e>
    f620:	1c26      	adds	r6, r4, #0
    f622:	3608      	adds	r6, #8
    f624:	e7e4      	b.n	f5f0 <_malloc_r+0x238>
    f626:	9805      	ldr	r0, [sp, #20]
    f628:	1c3c      	adds	r4, r7, #0
    f62a:	2303      	movs	r3, #3
    f62c:	421c      	tst	r4, r3
    f62e:	d015      	beq.n	f65c <_malloc_r+0x2a4>
    f630:	1c03      	adds	r3, r0, #0
    f632:	6802      	ldr	r2, [r0, #0]
    f634:	3b08      	subs	r3, #8
    f636:	1c18      	adds	r0, r3, #0
    f638:	429a      	cmp	r2, r3
    f63a:	d101      	bne.n	f640 <_malloc_r+0x288>
    f63c:	3c01      	subs	r4, #1
    f63e:	e7f4      	b.n	f62a <_malloc_r+0x272>
    f640:	9a02      	ldr	r2, [sp, #8]
    f642:	6853      	ldr	r3, [r2, #4]
    f644:	0049      	lsls	r1, r1, #1
    f646:	4299      	cmp	r1, r3
    f648:	d80d      	bhi.n	f666 <_malloc_r+0x2ae>
    f64a:	2900      	cmp	r1, #0
    f64c:	d00b      	beq.n	f666 <_malloc_r+0x2ae>
    f64e:	4667      	mov	r7, ip
    f650:	e001      	b.n	f656 <_malloc_r+0x29e>
    f652:	3704      	adds	r7, #4
    f654:	0049      	lsls	r1, r1, #1
    f656:	4219      	tst	r1, r3
    f658:	d0fb      	beq.n	f652 <_malloc_r+0x29a>
    f65a:	e7c3      	b.n	f5e4 <_malloc_r+0x22c>
    f65c:	9802      	ldr	r0, [sp, #8]
    f65e:	6843      	ldr	r3, [r0, #4]
    f660:	438b      	bics	r3, r1
    f662:	6043      	str	r3, [r0, #4]
    f664:	e7ec      	b.n	f640 <_malloc_r+0x288>
    f666:	9902      	ldr	r1, [sp, #8]
    f668:	688f      	ldr	r7, [r1, #8]
    f66a:	687a      	ldr	r2, [r7, #4]
    f66c:	2303      	movs	r3, #3
    f66e:	439a      	bics	r2, r3
    f670:	9b04      	ldr	r3, [sp, #16]
    f672:	9203      	str	r2, [sp, #12]
    f674:	429a      	cmp	r2, r3
    f676:	d303      	bcc.n	f680 <_malloc_r+0x2c8>
    f678:	1ad0      	subs	r0, r2, r3
    f67a:	280f      	cmp	r0, #15
    f67c:	dd00      	ble.n	f680 <_malloc_r+0x2c8>
    f67e:	e0a6      	b.n	f7ce <.text+0xf7ce>
    f680:	4b1f      	ldr	r3, [pc, #124]	(f700 <.text+0xf700>)
    f682:	681b      	ldr	r3, [r3, #0]
    f684:	9804      	ldr	r0, [sp, #16]
    f686:	3310      	adds	r3, #16
    f688:	18c4      	adds	r4, r0, r3
    f68a:	4b1e      	ldr	r3, [pc, #120]	(f704 <.text+0xf704>)
    f68c:	681b      	ldr	r3, [r3, #0]
    f68e:	3301      	adds	r3, #1
    f690:	d004      	beq.n	f69c <_malloc_r+0x2e4>
    f692:	491d      	ldr	r1, [pc, #116]	(f708 <.text+0xf708>)
    f694:	4b1d      	ldr	r3, [pc, #116]	(f70c <.text+0xf70c>)
    f696:	1862      	adds	r2, r4, r1
    f698:	1c14      	adds	r4, r2, #0
    f69a:	401c      	ands	r4, r3
    f69c:	9800      	ldr	r0, [sp, #0]
    f69e:	1c21      	adds	r1, r4, #0
    f6a0:	f009 f8f0 	bl	18884 <___sbrk_r_from_thumb>
    f6a4:	1c42      	adds	r2, r0, #1
    f6a6:	d100      	bne.n	f6aa <_malloc_r+0x2f2>
    f6a8:	e081      	b.n	f7ae <.text+0xf7ae>
    f6aa:	9b03      	ldr	r3, [sp, #12]
    f6ac:	18fe      	adds	r6, r7, r3
    f6ae:	1c05      	adds	r5, r0, #0
    f6b0:	42b0      	cmp	r0, r6
    f6b2:	d203      	bcs.n	f6bc <_malloc_r+0x304>
    f6b4:	9902      	ldr	r1, [sp, #8]
    f6b6:	428f      	cmp	r7, r1
    f6b8:	d179      	bne.n	f7ae <.text+0xf7ae>
    f6ba:	e096      	b.n	f7ea <.text+0xf7ea>
    f6bc:	4a14      	ldr	r2, [pc, #80]	(f710 <.text+0xf710>)
    f6be:	6813      	ldr	r3, [r2, #0]
    f6c0:	18e1      	adds	r1, r4, r3
    f6c2:	6011      	str	r1, [r2, #0]
    f6c4:	42b0      	cmp	r0, r6
    f6c6:	d10a      	bne.n	f6de <_malloc_r+0x326>
    f6c8:	4b0f      	ldr	r3, [pc, #60]	(f708 <.text+0xf708>)
    f6ca:	4218      	tst	r0, r3
    f6cc:	d107      	bne.n	f6de <_malloc_r+0x326>
    f6ce:	9a02      	ldr	r2, [sp, #8]
    f6d0:	9803      	ldr	r0, [sp, #12]
    f6d2:	6893      	ldr	r3, [r2, #8]
    f6d4:	2101      	movs	r1, #1
    f6d6:	1822      	adds	r2, r4, r0
    f6d8:	430a      	orrs	r2, r1
    f6da:	605a      	str	r2, [r3, #4]
    f6dc:	e05b      	b.n	f796 <.text+0xf796>
    f6de:	4a09      	ldr	r2, [pc, #36]	(f704 <.text+0xf704>)
    f6e0:	6813      	ldr	r3, [r2, #0]
    f6e2:	3301      	adds	r3, #1
    f6e4:	d116      	bne.n	f714 <.text+0xf714>
    f6e6:	6010      	str	r0, [r2, #0]
    f6e8:	e018      	b.n	f71c <.text+0xf71c>
    f6ea:	0000      	lsls	r0, r0, #0
    f6ec:	01f7      	lsls	r7, r6, #7
    f6ee:	0000      	lsls	r0, r0, #0
    f6f0:	0444      	lsls	r4, r0, #17
    f6f2:	4000      	ands	r0, r0
    f6f4:	0554      	lsls	r4, r2, #21
    f6f6:	0000      	lsls	r0, r0, #0
    f6f8:	044c      	lsls	r4, r1, #17
    f6fa:	4000      	ands	r0, r0
    f6fc:	01ff      	lsls	r7, r7, #7
    f6fe:	0000      	lsls	r0, r0, #0
    f700:	1244      	asrs	r4, r0, #9
    f702:	4000      	ands	r0, r0
    f704:	0850      	lsrs	r0, r2, #1
    f706:	4000      	ands	r0, r0
    f708:	0fff      	lsrs	r7, r7, #31
    f70a:	0000      	lsls	r0, r0, #0
    f70c:	f000 ffff 	bl	1070e <__aeabi_idiv+0x2e>
    f710:	1250      	asrs	r0, r2, #9
    f712:	4000      	ands	r0, r0
    f714:	4a4e      	ldr	r2, [pc, #312]	(f850 <.text+0xf850>)
    f716:	1b83      	subs	r3, r0, r6
    f718:	18cb      	adds	r3, r1, r3
    f71a:	6013      	str	r3, [r2, #0]
    f71c:	2307      	movs	r3, #7
    f71e:	1c02      	adds	r2, r0, #0
    f720:	401a      	ands	r2, r3
    f722:	d101      	bne.n	f728 <.text+0xf728>
    f724:	2100      	movs	r1, #0
    f726:	e002      	b.n	f72e <.text+0xf72e>
    f728:	2308      	movs	r3, #8
    f72a:	1a99      	subs	r1, r3, r2
    f72c:	1845      	adds	r5, r0, r1
    f72e:	4b49      	ldr	r3, [pc, #292]	(f854 <.text+0xf854>)
    f730:	192a      	adds	r2, r5, r4
    f732:	401a      	ands	r2, r3
    f734:	2380      	movs	r3, #128
    f736:	015b      	lsls	r3, r3, #5
    f738:	1a9b      	subs	r3, r3, r2
    f73a:	18cc      	adds	r4, r1, r3
    f73c:	1c21      	adds	r1, r4, #0
    f73e:	9800      	ldr	r0, [sp, #0]
    f740:	f009 f8a0 	bl	18884 <___sbrk_r_from_thumb>
    f744:	1c41      	adds	r1, r0, #1
    f746:	d101      	bne.n	f74c <.text+0xf74c>
    f748:	1c28      	adds	r0, r5, #0
    f74a:	2400      	movs	r4, #0
    f74c:	4b40      	ldr	r3, [pc, #256]	(f850 <.text+0xf850>)
    f74e:	681a      	ldr	r2, [r3, #0]
    f750:	1912      	adds	r2, r2, r4
    f752:	601a      	str	r2, [r3, #0]
    f754:	1b43      	subs	r3, r0, r5
    f756:	9a02      	ldr	r2, [sp, #8]
    f758:	191b      	adds	r3, r3, r4
    f75a:	2101      	movs	r1, #1
    f75c:	430b      	orrs	r3, r1
    f75e:	6095      	str	r5, [r2, #8]
    f760:	606b      	str	r3, [r5, #4]
    f762:	4297      	cmp	r7, r2
    f764:	d017      	beq.n	f796 <.text+0xf796>
    f766:	9b03      	ldr	r3, [sp, #12]
    f768:	2b0f      	cmp	r3, #15
    f76a:	d801      	bhi.n	f770 <.text+0xf770>
    f76c:	6069      	str	r1, [r5, #4]
    f76e:	e01e      	b.n	f7ae <.text+0xf7ae>
    f770:	9a03      	ldr	r2, [sp, #12]
    f772:	2307      	movs	r3, #7
    f774:	3a0c      	subs	r2, #12
    f776:	439a      	bics	r2, r3
    f778:	687b      	ldr	r3, [r7, #4]
    f77a:	400b      	ands	r3, r1
    f77c:	4313      	orrs	r3, r2
    f77e:	607b      	str	r3, [r7, #4]
    f780:	18b9      	adds	r1, r7, r2
    f782:	2305      	movs	r3, #5
    f784:	604b      	str	r3, [r1, #4]
    f786:	608b      	str	r3, [r1, #8]
    f788:	2a0f      	cmp	r2, #15
    f78a:	d904      	bls.n	f796 <.text+0xf796>
    f78c:	1c39      	adds	r1, r7, #0
    f78e:	3108      	adds	r1, #8
    f790:	9800      	ldr	r0, [sp, #0]
    f792:	f7ff fb0d 	bl	edb0 <_free_r>
    f796:	4b2e      	ldr	r3, [pc, #184]	(f850 <.text+0xf850>)
    f798:	492f      	ldr	r1, [pc, #188]	(f858 <.text+0xf858>)
    f79a:	681a      	ldr	r2, [r3, #0]
    f79c:	680b      	ldr	r3, [r1, #0]
    f79e:	429a      	cmp	r2, r3
    f7a0:	d900      	bls.n	f7a4 <.text+0xf7a4>
    f7a2:	600a      	str	r2, [r1, #0]
    f7a4:	492d      	ldr	r1, [pc, #180]	(f85c <.text+0xf85c>)
    f7a6:	680b      	ldr	r3, [r1, #0]
    f7a8:	429a      	cmp	r2, r3
    f7aa:	d900      	bls.n	f7ae <.text+0xf7ae>
    f7ac:	600a      	str	r2, [r1, #0]
    f7ae:	9802      	ldr	r0, [sp, #8]
    f7b0:	6883      	ldr	r3, [r0, #8]
    f7b2:	685a      	ldr	r2, [r3, #4]
    f7b4:	9904      	ldr	r1, [sp, #16]
    f7b6:	2303      	movs	r3, #3
    f7b8:	439a      	bics	r2, r3
    f7ba:	428a      	cmp	r2, r1
    f7bc:	d302      	bcc.n	f7c4 <.text+0xf7c4>
    f7be:	1a50      	subs	r0, r2, r1
    f7c0:	280f      	cmp	r0, #15
    f7c2:	dc04      	bgt.n	f7ce <.text+0xf7ce>
    f7c4:	9800      	ldr	r0, [sp, #0]
    f7c6:	f000 f87f 	bl	f8c8 <__malloc_unlock>
    f7ca:	2000      	movs	r0, #0
    f7cc:	e03c      	b.n	f848 <.text+0xf848>
    f7ce:	9a02      	ldr	r2, [sp, #8]
    f7d0:	9b04      	ldr	r3, [sp, #16]
    f7d2:	6894      	ldr	r4, [r2, #8]
    f7d4:	2101      	movs	r1, #1
    f7d6:	430b      	orrs	r3, r1
    f7d8:	6063      	str	r3, [r4, #4]
    f7da:	9b04      	ldr	r3, [sp, #16]
    f7dc:	18e2      	adds	r2, r4, r3
    f7de:	9b02      	ldr	r3, [sp, #8]
    f7e0:	609a      	str	r2, [r3, #8]
    f7e2:	1c03      	adds	r3, r0, #0
    f7e4:	430b      	orrs	r3, r1
    f7e6:	6053      	str	r3, [r2, #4]
    f7e8:	e029      	b.n	f83e <.text+0xf83e>
    f7ea:	4a19      	ldr	r2, [pc, #100]	(f850 <.text+0xf850>)
    f7ec:	6813      	ldr	r3, [r2, #0]
    f7ee:	18e1      	adds	r1, r4, r3
    f7f0:	6011      	str	r1, [r2, #0]
    f7f2:	e774      	b.n	f6de <_malloc_r+0x326>
    f7f4:	9804      	ldr	r0, [sp, #16]
    f7f6:	9b04      	ldr	r3, [sp, #16]
    f7f8:	1822      	adds	r2, r4, r0
    f7fa:	2001      	movs	r0, #1
    f7fc:	4303      	orrs	r3, r0
    f7fe:	68e1      	ldr	r1, [r4, #12]
    f800:	6063      	str	r3, [r4, #4]
    f802:	68a3      	ldr	r3, [r4, #8]
    f804:	60d9      	str	r1, [r3, #12]
    f806:	608b      	str	r3, [r1, #8]
    f808:	4915      	ldr	r1, [pc, #84]	(f860 <.text+0xf860>)
    f80a:	1c2b      	adds	r3, r5, #0
    f80c:	4303      	orrs	r3, r0
    f80e:	60ca      	str	r2, [r1, #12]
    f810:	608a      	str	r2, [r1, #8]
    f812:	60d1      	str	r1, [r2, #12]
    f814:	6091      	str	r1, [r2, #8]
    f816:	6053      	str	r3, [r2, #4]
    f818:	5155      	str	r5, [r2, r5]
    f81a:	e010      	b.n	f83e <.text+0xf83e>
    f81c:	18e1      	adds	r1, r4, r3
    f81e:	684b      	ldr	r3, [r1, #4]
    f820:	2201      	movs	r2, #1
    f822:	4313      	orrs	r3, r2
    f824:	604b      	str	r3, [r1, #4]
    f826:	68a3      	ldr	r3, [r4, #8]
    f828:	60d8      	str	r0, [r3, #12]
    f82a:	6083      	str	r3, [r0, #8]
    f82c:	e007      	b.n	f83e <.text+0xf83e>
    f82e:	68a3      	ldr	r3, [r4, #8]
    f830:	60da      	str	r2, [r3, #12]
    f832:	6093      	str	r3, [r2, #8]
    f834:	1821      	adds	r1, r4, r0
    f836:	684b      	ldr	r3, [r1, #4]
    f838:	2201      	movs	r2, #1
    f83a:	4313      	orrs	r3, r2
    f83c:	604b      	str	r3, [r1, #4]
    f83e:	9800      	ldr	r0, [sp, #0]
    f840:	f000 f842 	bl	f8c8 <__malloc_unlock>
    f844:	1c20      	adds	r0, r4, #0
    f846:	3008      	adds	r0, #8
    f848:	b006      	add	sp, #24
    f84a:	bcf0      	pop	{r4, r5, r6, r7}
    f84c:	bc02      	pop	{r1}
    f84e:	4708      	bx	r1
    f850:	1250      	asrs	r0, r2, #9
    f852:	4000      	ands	r0, r0
    f854:	0fff      	lsrs	r7, r7, #31
    f856:	0000      	lsls	r0, r0, #0
    f858:	1248      	asrs	r0, r1, #9
    f85a:	4000      	ands	r0, r0
    f85c:	124c      	asrs	r4, r1, #9
    f85e:	4000      	ands	r0, r0
    f860:	044c      	lsls	r4, r1, #17
    f862:	4000      	ands	r0, r0

0000f864 <memchr>:
    f864:	23ff      	movs	r3, #255
    f866:	4019      	ands	r1, r3
    f868:	e003      	b.n	f872 <memchr+0xe>
    f86a:	7803      	ldrb	r3, [r0, #0]
    f86c:	428b      	cmp	r3, r1
    f86e:	d003      	beq.n	f878 <memchr+0x14>
    f870:	3001      	adds	r0, #1
    f872:	3a01      	subs	r2, #1
    f874:	d2f9      	bcs.n	f86a <memchr+0x6>
    f876:	2000      	movs	r0, #0
    f878:	4770      	bx	lr
    f87a:	46c0      	nop			(mov r8, r8)

0000f87c <memmove>:
    f87c:	b530      	push	{r4, r5, lr}
    f87e:	1c05      	adds	r5, r0, #0
    f880:	1c04      	adds	r4, r0, #0
    f882:	42a9      	cmp	r1, r5
    f884:	d20f      	bcs.n	f8a6 <memmove+0x2a>
    f886:	1888      	adds	r0, r1, r2
    f888:	4285      	cmp	r5, r0
    f88a:	d20c      	bcs.n	f8a6 <memmove+0x2a>
    f88c:	18a9      	adds	r1, r5, r2
    f88e:	e003      	b.n	f898 <memmove+0x1c>
    f890:	3801      	subs	r0, #1
    f892:	7803      	ldrb	r3, [r0, #0]
    f894:	3901      	subs	r1, #1
    f896:	700b      	strb	r3, [r1, #0]
    f898:	3a01      	subs	r2, #1
    f89a:	d2f9      	bcs.n	f890 <memmove+0x14>
    f89c:	e005      	b.n	f8aa <memmove+0x2e>
    f89e:	780b      	ldrb	r3, [r1, #0]
    f8a0:	3101      	adds	r1, #1
    f8a2:	7023      	strb	r3, [r4, #0]
    f8a4:	3401      	adds	r4, #1
    f8a6:	3a01      	subs	r2, #1
    f8a8:	d2f9      	bcs.n	f89e <memmove+0x22>
    f8aa:	1c28      	adds	r0, r5, #0
    f8ac:	bc30      	pop	{r4, r5}
    f8ae:	bc02      	pop	{r1}
    f8b0:	4708      	bx	r1
    f8b2:	46c0      	nop			(mov r8, r8)

0000f8b4 <memset>:
    f8b4:	1c03      	adds	r3, r0, #0
    f8b6:	e001      	b.n	f8bc <memset+0x8>
    f8b8:	7019      	strb	r1, [r3, #0]
    f8ba:	3301      	adds	r3, #1
    f8bc:	3a01      	subs	r2, #1
    f8be:	d2fb      	bcs.n	f8b8 <memset+0x4>
    f8c0:	4770      	bx	lr
    f8c2:	46c0      	nop			(mov r8, r8)

0000f8c4 <__malloc_lock>:
    f8c4:	4770      	bx	lr
	...

0000f8c8 <__malloc_unlock>:
    f8c8:	4770      	bx	lr
    f8ca:	46c0      	nop			(mov r8, r8)

0000f8cc <_Bfree>:
    f8cc:	1c02      	adds	r2, r0, #0
    f8ce:	1c08      	adds	r0, r1, #0
    f8d0:	2900      	cmp	r1, #0
    f8d2:	d005      	beq.n	f8e0 <_Bfree+0x14>
    f8d4:	684b      	ldr	r3, [r1, #4]
    f8d6:	6cd1      	ldr	r1, [r2, #76]
    f8d8:	009b      	lsls	r3, r3, #2
    f8da:	585a      	ldr	r2, [r3, r1]
    f8dc:	6002      	str	r2, [r0, #0]
    f8de:	5058      	str	r0, [r3, r1]
    f8e0:	4770      	bx	lr
	...

0000f8e4 <_hi0bits>:
    f8e4:	4b10      	ldr	r3, [pc, #64]	(f928 <.text+0xf928>)
    f8e6:	4218      	tst	r0, r3
    f8e8:	d001      	beq.n	f8ee <_hi0bits+0xa>
    f8ea:	2200      	movs	r2, #0
    f8ec:	e001      	b.n	f8f2 <_hi0bits+0xe>
    f8ee:	0400      	lsls	r0, r0, #16
    f8f0:	2210      	movs	r2, #16
    f8f2:	23ff      	movs	r3, #255
    f8f4:	061b      	lsls	r3, r3, #24
    f8f6:	4218      	tst	r0, r3
    f8f8:	d101      	bne.n	f8fe <_hi0bits+0x1a>
    f8fa:	3208      	adds	r2, #8
    f8fc:	0200      	lsls	r0, r0, #8
    f8fe:	23f0      	movs	r3, #240
    f900:	061b      	lsls	r3, r3, #24
    f902:	4218      	tst	r0, r3
    f904:	d101      	bne.n	f90a <_hi0bits+0x26>
    f906:	3204      	adds	r2, #4
    f908:	0100      	lsls	r0, r0, #4
    f90a:	23c0      	movs	r3, #192
    f90c:	061b      	lsls	r3, r3, #24
    f90e:	4218      	tst	r0, r3
    f910:	d101      	bne.n	f916 <_hi0bits+0x32>
    f912:	3202      	adds	r2, #2
    f914:	0080      	lsls	r0, r0, #2
    f916:	2800      	cmp	r0, #0
    f918:	db04      	blt.n	f924 <_hi0bits+0x40>
    f91a:	0043      	lsls	r3, r0, #1
    f91c:	d401      	bmi.n	f922 <_hi0bits+0x3e>
    f91e:	2220      	movs	r2, #32
    f920:	e000      	b.n	f924 <_hi0bits+0x40>
    f922:	3201      	adds	r2, #1
    f924:	1c10      	adds	r0, r2, #0
    f926:	4770      	bx	lr
    f928:	0000      	lsls	r0, r0, #0
    f92a:	ffff 6802 	vtbl.8	d22, {d15}, d2

0000f92c <_lo0bits>:
    f92c:	6802      	ldr	r2, [r0, #0]
    f92e:	2307      	movs	r3, #7
    f930:	1c01      	adds	r1, r0, #0
    f932:	421a      	tst	r2, r3
    f934:	d00d      	beq.n	f952 <_lo0bits+0x26>
    f936:	07d3      	lsls	r3, r2, #31
    f938:	d501      	bpl.n	f93e <_lo0bits+0x12>
    f93a:	2000      	movs	r0, #0
    f93c:	e028      	b.n	f990 <_lo0bits+0x64>
    f93e:	0793      	lsls	r3, r2, #30
    f940:	d503      	bpl.n	f94a <_lo0bits+0x1e>
    f942:	0853      	lsrs	r3, r2, #1
    f944:	6003      	str	r3, [r0, #0]
    f946:	2001      	movs	r0, #1
    f948:	e022      	b.n	f990 <_lo0bits+0x64>
    f94a:	0893      	lsrs	r3, r2, #2
    f94c:	6003      	str	r3, [r0, #0]
    f94e:	2002      	movs	r0, #2
    f950:	e01e      	b.n	f990 <_lo0bits+0x64>
    f952:	4b10      	ldr	r3, [pc, #64]	(f994 <.text+0xf994>)
    f954:	421a      	tst	r2, r3
    f956:	d001      	beq.n	f95c <_lo0bits+0x30>
    f958:	2000      	movs	r0, #0
    f95a:	e001      	b.n	f960 <_lo0bits+0x34>
    f95c:	0c12      	lsrs	r2, r2, #16
    f95e:	2010      	movs	r0, #16
    f960:	23ff      	movs	r3, #255
    f962:	421a      	tst	r2, r3
    f964:	d101      	bne.n	f96a <_lo0bits+0x3e>
    f966:	3008      	adds	r0, #8
    f968:	0a12      	lsrs	r2, r2, #8
    f96a:	230f      	movs	r3, #15
    f96c:	421a      	tst	r2, r3
    f96e:	d101      	bne.n	f974 <_lo0bits+0x48>
    f970:	3004      	adds	r0, #4
    f972:	0912      	lsrs	r2, r2, #4
    f974:	2303      	movs	r3, #3
    f976:	421a      	tst	r2, r3
    f978:	d101      	bne.n	f97e <_lo0bits+0x52>
    f97a:	3002      	adds	r0, #2
    f97c:	0892      	lsrs	r2, r2, #2
    f97e:	07d3      	lsls	r3, r2, #31
    f980:	d405      	bmi.n	f98e <_lo0bits+0x62>
    f982:	0852      	lsrs	r2, r2, #1
    f984:	2a00      	cmp	r2, #0
    f986:	d101      	bne.n	f98c <_lo0bits+0x60>
    f988:	2020      	movs	r0, #32
    f98a:	e001      	b.n	f990 <_lo0bits+0x64>
    f98c:	3001      	adds	r0, #1
    f98e:	600a      	str	r2, [r1, #0]
    f990:	4770      	bx	lr
    f992:	0000      	lsls	r0, r0, #0
    f994:	ffff 0000 	vaddl.u<illegal width 64>	q8, d15, d0

0000f998 <__mcmp>:
    f998:	b530      	push	{r4, r5, lr}
    f99a:	6903      	ldr	r3, [r0, #16]
    f99c:	690a      	ldr	r2, [r1, #16]
    f99e:	1c04      	adds	r4, r0, #0
    f9a0:	1a98      	subs	r0, r3, r2
    f9a2:	2800      	cmp	r0, #0
    f9a4:	d114      	bne.n	f9d0 <__mcmp+0x38>
    f9a6:	1c25      	adds	r5, r4, #0
    f9a8:	0093      	lsls	r3, r2, #2
    f9aa:	3514      	adds	r5, #20
    f9ac:	18ea      	adds	r2, r5, r3
    f9ae:	3314      	adds	r3, #20
    f9b0:	18c9      	adds	r1, r1, r3
    f9b2:	3a04      	subs	r2, #4
    f9b4:	3904      	subs	r1, #4
    f9b6:	6814      	ldr	r4, [r2, #0]
    f9b8:	680b      	ldr	r3, [r1, #0]
    f9ba:	429c      	cmp	r4, r3
    f9bc:	d006      	beq.n	f9cc <__mcmp+0x34>
    f9be:	429c      	cmp	r4, r3
    f9c0:	d202      	bcs.n	f9c8 <__mcmp+0x30>
    f9c2:	2001      	movs	r0, #1
    f9c4:	4240      	negs	r0, r0
    f9c6:	e003      	b.n	f9d0 <__mcmp+0x38>
    f9c8:	2001      	movs	r0, #1
    f9ca:	e001      	b.n	f9d0 <__mcmp+0x38>
    f9cc:	42aa      	cmp	r2, r5
    f9ce:	d8f0      	bhi.n	f9b2 <__mcmp+0x1a>
    f9d0:	bc30      	pop	{r4, r5}
    f9d2:	bc02      	pop	{r1}
    f9d4:	4708      	bx	r1
	...

0000f9d8 <_ulp>:
    f9d8:	b530      	push	{r4, r5, lr}
    f9da:	4b11      	ldr	r3, [pc, #68]	(fa20 <.text+0xfa20>)
    f9dc:	4a11      	ldr	r2, [pc, #68]	(fa24 <.text+0xfa24>)
    f9de:	4003      	ands	r3, r0
    f9e0:	189b      	adds	r3, r3, r2
    f9e2:	2b00      	cmp	r3, #0
    f9e4:	dd01      	ble.n	f9ea <_ulp+0x12>
    f9e6:	1c1c      	adds	r4, r3, #0
    f9e8:	e007      	b.n	f9fa <_ulp+0x22>
    f9ea:	425b      	negs	r3, r3
    f9ec:	151a      	asrs	r2, r3, #20
    f9ee:	2a13      	cmp	r2, #19
    f9f0:	dc05      	bgt.n	f9fe <_ulp+0x26>
    f9f2:	2380      	movs	r3, #128
    f9f4:	031b      	lsls	r3, r3, #12
    f9f6:	1c1c      	adds	r4, r3, #0
    f9f8:	4114      	asrs	r4, r2
    f9fa:	2500      	movs	r5, #0
    f9fc:	e00a      	b.n	fa14 <_ulp+0x3c>
    f9fe:	3a14      	subs	r2, #20
    fa00:	2a1e      	cmp	r2, #30
    fa02:	dd01      	ble.n	fa08 <_ulp+0x30>
    fa04:	2201      	movs	r2, #1
    fa06:	e003      	b.n	fa10 <_ulp+0x38>
    fa08:	231f      	movs	r3, #31
    fa0a:	1a9b      	subs	r3, r3, r2
    fa0c:	2201      	movs	r2, #1
    fa0e:	409a      	lsls	r2, r3
    fa10:	2400      	movs	r4, #0
    fa12:	1c15      	adds	r5, r2, #0
    fa14:	1c29      	adds	r1, r5, #0
    fa16:	1c20      	adds	r0, r4, #0
    fa18:	bc30      	pop	{r4, r5}
    fa1a:	bc04      	pop	{r2}
    fa1c:	4710      	bx	r2
    fa1e:	0000      	lsls	r0, r0, #0
    fa20:	0000      	lsls	r0, r0, #0
    fa22:	7ff0      	ldrb	r0, [r6, #31]
    fa24:	0000      	lsls	r0, r0, #0
    fa26:	fcc0 b5f0 	stc2l	5, cr11, [r0], {240}

0000fa28 <_b2d>:
    fa28:	b5f0      	push	{r4, r5, r6, r7, lr}
    fa2a:	b083      	sub	sp, #12
    fa2c:	6903      	ldr	r3, [r0, #16]
    fa2e:	9100      	str	r1, [sp, #0]
    fa30:	1c01      	adds	r1, r0, #0
    fa32:	3114      	adds	r1, #20
    fa34:	009b      	lsls	r3, r3, #2
    fa36:	18cc      	adds	r4, r1, r3
    fa38:	1f25      	subs	r5, r4, #4
    fa3a:	682a      	ldr	r2, [r5, #0]
    fa3c:	1c10      	adds	r0, r2, #0
    fa3e:	9101      	str	r1, [sp, #4]
    fa40:	9202      	str	r2, [sp, #8]
    fa42:	f7ff ff4f 	bl	f8e4 <_hi0bits>
    fa46:	2320      	movs	r3, #32
    fa48:	9900      	ldr	r1, [sp, #0]
    fa4a:	1a1b      	subs	r3, r3, r0
    fa4c:	600b      	str	r3, [r1, #0]
    fa4e:	280a      	cmp	r0, #10
    fa50:	dc18      	bgt.n	fa84 <_b2d+0x5c>
    fa52:	9a01      	ldr	r2, [sp, #4]
    fa54:	230b      	movs	r3, #11
    fa56:	1a19      	subs	r1, r3, r0
    fa58:	4295      	cmp	r5, r2
    fa5a:	d801      	bhi.n	fa60 <_b2d+0x38>
    fa5c:	2400      	movs	r4, #0
    fa5e:	e002      	b.n	fa66 <_b2d+0x3e>
    fa60:	1c23      	adds	r3, r4, #0
    fa62:	3b08      	subs	r3, #8
    fa64:	681c      	ldr	r4, [r3, #0]
    fa66:	9a02      	ldr	r2, [sp, #8]
    fa68:	4b1e      	ldr	r3, [pc, #120]	(fae4 <.text+0xfae4>)
    fa6a:	40ca      	lsrs	r2, r1
    fa6c:	1c16      	adds	r6, r2, #0
    fa6e:	431e      	orrs	r6, r3
    fa70:	9a02      	ldr	r2, [sp, #8]
    fa72:	1c03      	adds	r3, r0, #0
    fa74:	3315      	adds	r3, #21
    fa76:	409a      	lsls	r2, r3
    fa78:	1c13      	adds	r3, r2, #0
    fa7a:	1c22      	adds	r2, r4, #0
    fa7c:	40ca      	lsrs	r2, r1
    fa7e:	1c1f      	adds	r7, r3, #0
    fa80:	4317      	orrs	r7, r2
    fa82:	e029      	b.n	fad8 <_b2d+0xb0>
    fa84:	9b01      	ldr	r3, [sp, #4]
    fa86:	429d      	cmp	r5, r3
    fa88:	d801      	bhi.n	fa8e <_b2d+0x66>
    fa8a:	2400      	movs	r4, #0
    fa8c:	e002      	b.n	fa94 <_b2d+0x6c>
    fa8e:	1c25      	adds	r5, r4, #0
    fa90:	3d08      	subs	r5, #8
    fa92:	682c      	ldr	r4, [r5, #0]
    fa94:	380b      	subs	r0, #11
    fa96:	2800      	cmp	r0, #0
    fa98:	d01a      	beq.n	fad0 <_b2d+0xa8>
    fa9a:	2320      	movs	r3, #32
    fa9c:	9901      	ldr	r1, [sp, #4]
    fa9e:	1a1b      	subs	r3, r3, r0
    faa0:	469c      	mov	ip, r3
    faa2:	428d      	cmp	r5, r1
    faa4:	d801      	bhi.n	faaa <_b2d+0x82>
    faa6:	2500      	movs	r5, #0
    faa8:	e001      	b.n	faae <_b2d+0x86>
    faaa:	1f2b      	subs	r3, r5, #4
    faac:	681d      	ldr	r5, [r3, #0]
    faae:	4662      	mov	r2, ip
    fab0:	1c21      	adds	r1, r4, #0
    fab2:	9b02      	ldr	r3, [sp, #8]
    fab4:	40d1      	lsrs	r1, r2
    fab6:	4a0b      	ldr	r2, [pc, #44]	(fae4 <.text+0xfae4>)
    fab8:	4083      	lsls	r3, r0
    faba:	4313      	orrs	r3, r2
    fabc:	1c0e      	adds	r6, r1, #0
    fabe:	1c22      	adds	r2, r4, #0
    fac0:	431e      	orrs	r6, r3
    fac2:	4082      	lsls	r2, r0
    fac4:	1c2b      	adds	r3, r5, #0
    fac6:	4661      	mov	r1, ip
    fac8:	40cb      	lsrs	r3, r1
    faca:	1c17      	adds	r7, r2, #0
    facc:	431f      	orrs	r7, r3
    face:	e003      	b.n	fad8 <_b2d+0xb0>
    fad0:	4b04      	ldr	r3, [pc, #16]	(fae4 <.text+0xfae4>)
    fad2:	9e02      	ldr	r6, [sp, #8]
    fad4:	1c27      	adds	r7, r4, #0
    fad6:	431e      	orrs	r6, r3
    fad8:	1c30      	adds	r0, r6, #0
    fada:	1c39      	adds	r1, r7, #0
    fadc:	b003      	add	sp, #12
    fade:	bcf0      	pop	{r4, r5, r6, r7}
    fae0:	bc04      	pop	{r2}
    fae2:	4710      	bx	r2
    fae4:	0000      	lsls	r0, r0, #0
    fae6:	3ff0      	subs	r7, #240

0000fae8 <_ratio>:
    fae8:	b5f0      	push	{r4, r5, r6, r7, lr}
    faea:	b084      	sub	sp, #16
    faec:	1c0d      	adds	r5, r1, #0
    faee:	a902      	add	r1, sp, #8
    faf0:	1c04      	adds	r4, r0, #0
    faf2:	f7ff ff99 	bl	fa28 <_b2d>
    faf6:	9000      	str	r0, [sp, #0]
    faf8:	9101      	str	r1, [sp, #4]
    fafa:	1c28      	adds	r0, r5, #0
    fafc:	a903      	add	r1, sp, #12
    fafe:	f7ff ff93 	bl	fa28 <_b2d>
    fb02:	9b03      	ldr	r3, [sp, #12]
    fb04:	1c0f      	adds	r7, r1, #0
    fb06:	9902      	ldr	r1, [sp, #8]
    fb08:	692a      	ldr	r2, [r5, #16]
    fb0a:	1ac9      	subs	r1, r1, r3
    fb0c:	6923      	ldr	r3, [r4, #16]
    fb0e:	1a9b      	subs	r3, r3, r2
    fb10:	015b      	lsls	r3, r3, #5
    fb12:	18c9      	adds	r1, r1, r3
    fb14:	1c06      	adds	r6, r0, #0
    fb16:	2900      	cmp	r1, #0
    fb18:	dd04      	ble.n	fb24 <_ratio+0x3c>
    fb1a:	9a00      	ldr	r2, [sp, #0]
    fb1c:	050b      	lsls	r3, r1, #20
    fb1e:	189b      	adds	r3, r3, r2
    fb20:	9300      	str	r3, [sp, #0]
    fb22:	e001      	b.n	fb28 <_ratio+0x40>
    fb24:	050b      	lsls	r3, r1, #20
    fb26:	1af6      	subs	r6, r6, r3
    fb28:	9800      	ldr	r0, [sp, #0]
    fb2a:	9901      	ldr	r1, [sp, #4]
    fb2c:	1c32      	adds	r2, r6, #0
    fb2e:	1c3b      	adds	r3, r7, #0
    fb30:	f008 fe9c 	bl	1886c <____divdf3_from_thumb>
    fb34:	b004      	add	sp, #16
    fb36:	bcf0      	pop	{r4, r5, r6, r7}
    fb38:	bc04      	pop	{r2}
    fb3a:	4710      	bx	r2

0000fb3c <_mprec_log10>:
    fb3c:	b510      	push	{r4, lr}
    fb3e:	1c04      	adds	r4, r0, #0
    fb40:	2817      	cmp	r0, #23
    fb42:	dd02      	ble.n	fb4a <_mprec_log10+0xe>
    fb44:	490a      	ldr	r1, [pc, #40]	(fb70 <.text+0xfb70>)
    fb46:	4809      	ldr	r0, [pc, #36]	(fb6c <.text+0xfb6c>)
    fb48:	e00a      	b.n	fb60 <_mprec_log10+0x24>
    fb4a:	4a0a      	ldr	r2, [pc, #40]	(fb74 <.text+0xfb74>)
    fb4c:	00c3      	lsls	r3, r0, #3
    fb4e:	189b      	adds	r3, r3, r2
    fb50:	6818      	ldr	r0, [r3, #0]
    fb52:	6859      	ldr	r1, [r3, #4]
    fb54:	e006      	b.n	fb64 <_mprec_log10+0x28>
    fb56:	4a08      	ldr	r2, [pc, #32]	(fb78 <.text+0xfb78>)
    fb58:	4b08      	ldr	r3, [pc, #32]	(fb7c <.text+0xfb7c>)
    fb5a:	f008 fe7f 	bl	1885c <____muldf3_from_thumb>
    fb5e:	3c01      	subs	r4, #1
    fb60:	2c00      	cmp	r4, #0
    fb62:	d1f8      	bne.n	fb56 <_mprec_log10+0x1a>
    fb64:	bc10      	pop	{r4}
    fb66:	bc04      	pop	{r2}
    fb68:	4710      	bx	r2
    fb6a:	0000      	lsls	r0, r0, #0
    fb6c:	0000      	lsls	r0, r0, #0
    fb6e:	3ff0      	subs	r7, #240
    fb70:	0000      	lsls	r0, r0, #0
    fb72:	0000      	lsls	r0, r0, #0
    fb74:	8c8c      	ldrh	r4, [r1, #36]
    fb76:	0001      	lsls	r1, r0, #0
    fb78:	0000      	lsls	r0, r0, #0
    fb7a:	4024      	ands	r4, r4
    fb7c:	0000      	lsls	r0, r0, #0
	...

0000fb80 <_Balloc>:
    fb80:	b5f0      	push	{r4, r5, r6, r7, lr}
    fb82:	6cc3      	ldr	r3, [r0, #76]
    fb84:	1c05      	adds	r5, r0, #0
    fb86:	1c0e      	adds	r6, r1, #0
    fb88:	2b00      	cmp	r3, #0
    fb8a:	d108      	bne.n	fb9e <_Balloc+0x1e>
    fb8c:	2104      	movs	r1, #4
    fb8e:	2210      	movs	r2, #16
    fb90:	f000 fcd6 	bl	10540 <_calloc_r>
    fb94:	64e8      	str	r0, [r5, #76]
    fb96:	2800      	cmp	r0, #0
    fb98:	d101      	bne.n	fb9e <_Balloc+0x1e>
    fb9a:	2400      	movs	r4, #0
    fb9c:	e019      	b.n	fbd2 <_Balloc+0x52>
    fb9e:	6ceb      	ldr	r3, [r5, #76]
    fba0:	00b2      	lsls	r2, r6, #2
    fba2:	18d2      	adds	r2, r2, r3
    fba4:	6814      	ldr	r4, [r2, #0]
    fba6:	2c00      	cmp	r4, #0
    fba8:	d002      	beq.n	fbb0 <_Balloc+0x30>
    fbaa:	6823      	ldr	r3, [r4, #0]
    fbac:	6013      	str	r3, [r2, #0]
    fbae:	e00d      	b.n	fbcc <_Balloc+0x4c>
    fbb0:	2301      	movs	r3, #1
    fbb2:	1c1f      	adds	r7, r3, #0
    fbb4:	40b7      	lsls	r7, r6
    fbb6:	00ba      	lsls	r2, r7, #2
    fbb8:	3214      	adds	r2, #20
    fbba:	1c28      	adds	r0, r5, #0
    fbbc:	2101      	movs	r1, #1
    fbbe:	f000 fcbf 	bl	10540 <_calloc_r>
    fbc2:	2800      	cmp	r0, #0
    fbc4:	d005      	beq.n	fbd2 <_Balloc+0x52>
    fbc6:	6046      	str	r6, [r0, #4]
    fbc8:	6087      	str	r7, [r0, #8]
    fbca:	1c04      	adds	r4, r0, #0
    fbcc:	2300      	movs	r3, #0
    fbce:	6123      	str	r3, [r4, #16]
    fbd0:	60e3      	str	r3, [r4, #12]
    fbd2:	1c20      	adds	r0, r4, #0
    fbd4:	bcf0      	pop	{r4, r5, r6, r7}
    fbd6:	bc02      	pop	{r1}
    fbd8:	4708      	bx	r1
	...

0000fbdc <_d2b>:
    fbdc:	b5f0      	push	{r4, r5, r6, r7, lr}
    fbde:	b084      	sub	sp, #16
    fbe0:	1c0c      	adds	r4, r1, #0
    fbe2:	2101      	movs	r1, #1
    fbe4:	9300      	str	r3, [sp, #0]
    fbe6:	1c15      	adds	r5, r2, #0
    fbe8:	f7ff ffca 	bl	fb80 <_Balloc>
    fbec:	1c01      	adds	r1, r0, #0
    fbee:	3114      	adds	r1, #20
    fbf0:	4b2b      	ldr	r3, [pc, #172]	(fca0 <.text+0xfca0>)
    fbf2:	9101      	str	r1, [sp, #4]
    fbf4:	1c21      	adds	r1, r4, #0
    fbf6:	4019      	ands	r1, r3
    fbf8:	4b2a      	ldr	r3, [pc, #168]	(fca4 <.text+0xfca4>)
    fbfa:	1c22      	adds	r2, r4, #0
    fbfc:	401a      	ands	r2, r3
    fbfe:	0d17      	lsrs	r7, r2, #20
    fc00:	1c06      	adds	r6, r0, #0
    fc02:	9103      	str	r1, [sp, #12]
    fc04:	2f00      	cmp	r7, #0
    fc06:	d003      	beq.n	fc10 <_d2b+0x34>
    fc08:	2380      	movs	r3, #128
    fc0a:	035b      	lsls	r3, r3, #13
    fc0c:	430b      	orrs	r3, r1
    fc0e:	9303      	str	r3, [sp, #12]
    fc10:	2d00      	cmp	r5, #0
    fc12:	d01b      	beq.n	fc4c <_d2b+0x70>
    fc14:	a802      	add	r0, sp, #8
    fc16:	9502      	str	r5, [sp, #8]
    fc18:	f7ff fe88 	bl	f92c <_lo0bits>
    fc1c:	9902      	ldr	r1, [sp, #8]
    fc1e:	2800      	cmp	r0, #0
    fc20:	d009      	beq.n	fc36 <_d2b+0x5a>
    fc22:	9b03      	ldr	r3, [sp, #12]
    fc24:	2220      	movs	r2, #32
    fc26:	1a12      	subs	r2, r2, r0
    fc28:	4093      	lsls	r3, r2
    fc2a:	430b      	orrs	r3, r1
    fc2c:	6173      	str	r3, [r6, #20]
    fc2e:	9b03      	ldr	r3, [sp, #12]
    fc30:	40c3      	lsrs	r3, r0
    fc32:	9303      	str	r3, [sp, #12]
    fc34:	e000      	b.n	fc38 <_d2b+0x5c>
    fc36:	6171      	str	r1, [r6, #20]
    fc38:	9b03      	ldr	r3, [sp, #12]
    fc3a:	9a01      	ldr	r2, [sp, #4]
    fc3c:	6053      	str	r3, [r2, #4]
    fc3e:	2b00      	cmp	r3, #0
    fc40:	d001      	beq.n	fc46 <_d2b+0x6a>
    fc42:	2202      	movs	r2, #2
    fc44:	e000      	b.n	fc48 <_d2b+0x6c>
    fc46:	2201      	movs	r2, #1
    fc48:	6132      	str	r2, [r6, #16]
    fc4a:	e008      	b.n	fc5e <_d2b+0x82>
    fc4c:	a803      	add	r0, sp, #12
    fc4e:	f7ff fe6d 	bl	f92c <_lo0bits>
    fc52:	9b03      	ldr	r3, [sp, #12]
    fc54:	6173      	str	r3, [r6, #20]
    fc56:	2301      	movs	r3, #1
    fc58:	6133      	str	r3, [r6, #16]
    fc5a:	3020      	adds	r0, #32
    fc5c:	2201      	movs	r2, #1
    fc5e:	2f00      	cmp	r7, #0
    fc60:	d009      	beq.n	fc76 <_d2b+0x9a>
    fc62:	4911      	ldr	r1, [pc, #68]	(fca8 <.text+0xfca8>)
    fc64:	183b      	adds	r3, r7, r0
    fc66:	9a00      	ldr	r2, [sp, #0]
    fc68:	185b      	adds	r3, r3, r1
    fc6a:	6013      	str	r3, [r2, #0]
    fc6c:	9909      	ldr	r1, [sp, #36]
    fc6e:	2335      	movs	r3, #53
    fc70:	1a1b      	subs	r3, r3, r0
    fc72:	600b      	str	r3, [r1, #0]
    fc74:	e00e      	b.n	fc94 <_d2b+0xb8>
    fc76:	490d      	ldr	r1, [pc, #52]	(fcac <.text+0xfcac>)
    fc78:	1843      	adds	r3, r0, r1
    fc7a:	9900      	ldr	r1, [sp, #0]
    fc7c:	0154      	lsls	r4, r2, #5
    fc7e:	600b      	str	r3, [r1, #0]
    fc80:	0093      	lsls	r3, r2, #2
    fc82:	9a01      	ldr	r2, [sp, #4]
    fc84:	189b      	adds	r3, r3, r2
    fc86:	3b04      	subs	r3, #4
    fc88:	6818      	ldr	r0, [r3, #0]
    fc8a:	f7ff fe2b 	bl	f8e4 <_hi0bits>
    fc8e:	9b09      	ldr	r3, [sp, #36]
    fc90:	1a24      	subs	r4, r4, r0
    fc92:	601c      	str	r4, [r3, #0]
    fc94:	1c30      	adds	r0, r6, #0
    fc96:	b004      	add	sp, #16
    fc98:	bcf0      	pop	{r4, r5, r6, r7}
    fc9a:	bc02      	pop	{r1}
    fc9c:	4708      	bx	r1
    fc9e:	0000      	lsls	r0, r0, #0
    fca0:	ffff 000f 	vaddl.u<illegal width 64>	q8, d15, d15
    fca4:	ffff 7fff 	undefined
    fca8:	fbcd ffff 	undefined
    fcac:	fbce ffff 	undefined

0000fcb0 <__mdiff>:
    fcb0:	b5f0      	push	{r4, r5, r6, r7, lr}
    fcb2:	b083      	sub	sp, #12
    fcb4:	1c07      	adds	r7, r0, #0
    fcb6:	1c0d      	adds	r5, r1, #0
    fcb8:	1c08      	adds	r0, r1, #0
    fcba:	1c11      	adds	r1, r2, #0
    fcbc:	1c16      	adds	r6, r2, #0
    fcbe:	f7ff fe6b 	bl	f998 <__mcmp>
    fcc2:	1c04      	adds	r4, r0, #0
    fcc4:	2800      	cmp	r0, #0
    fcc6:	d108      	bne.n	fcda <__mdiff+0x2a>
    fcc8:	1c38      	adds	r0, r7, #0
    fcca:	2100      	movs	r1, #0
    fccc:	f7ff ff58 	bl	fb80 <_Balloc>
    fcd0:	2301      	movs	r3, #1
    fcd2:	1c07      	adds	r7, r0, #0
    fcd4:	6103      	str	r3, [r0, #16]
    fcd6:	6144      	str	r4, [r0, #20]
    fcd8:	e053      	b.n	fd82 <__mdiff+0xd2>
    fcda:	2800      	cmp	r0, #0
    fcdc:	da04      	bge.n	fce8 <__mdiff+0x38>
    fcde:	46b4      	mov	ip, r6
    fce0:	2401      	movs	r4, #1
    fce2:	1c2e      	adds	r6, r5, #0
    fce4:	4665      	mov	r5, ip
    fce6:	e000      	b.n	fcea <__mdiff+0x3a>
    fce8:	2400      	movs	r4, #0
    fcea:	6869      	ldr	r1, [r5, #4]
    fcec:	1c38      	adds	r0, r7, #0
    fcee:	f7ff ff47 	bl	fb80 <_Balloc>
    fcf2:	692a      	ldr	r2, [r5, #16]
    fcf4:	3514      	adds	r5, #20
    fcf6:	46ac      	mov	ip, r5
    fcf8:	0093      	lsls	r3, r2, #2
    fcfa:	4463      	add	r3, ip
    fcfc:	9301      	str	r3, [sp, #4]
    fcfe:	6933      	ldr	r3, [r6, #16]
    fd00:	1c35      	adds	r5, r6, #0
    fd02:	3514      	adds	r5, #20
    fd04:	009b      	lsls	r3, r3, #2
    fd06:	18eb      	adds	r3, r5, r3
    fd08:	60c4      	str	r4, [r0, #12]
    fd0a:	9200      	str	r2, [sp, #0]
    fd0c:	1c04      	adds	r4, r0, #0
    fd0e:	9302      	str	r3, [sp, #8]
    fd10:	1c07      	adds	r7, r0, #0
    fd12:	3414      	adds	r4, #20
    fd14:	2600      	movs	r6, #0
    fd16:	4662      	mov	r2, ip
    fd18:	3204      	adds	r2, #4
    fd1a:	4694      	mov	ip, r2
    fd1c:	3a04      	subs	r2, #4
    fd1e:	ca08      	ldmia	r2!, {r3}
    fd20:	cd01      	ldmia	r5!, {r0}
    fd22:	4a1a      	ldr	r2, [pc, #104]	(fd8c <.text+0xfd8c>)
    fd24:	1c19      	adds	r1, r3, #0
    fd26:	4011      	ands	r1, r2
    fd28:	4002      	ands	r2, r0
    fd2a:	1a89      	subs	r1, r1, r2
    fd2c:	1989      	adds	r1, r1, r6
    fd2e:	0c1b      	lsrs	r3, r3, #16
    fd30:	0c00      	lsrs	r0, r0, #16
    fd32:	1a1b      	subs	r3, r3, r0
    fd34:	140a      	asrs	r2, r1, #16
    fd36:	189b      	adds	r3, r3, r2
    fd38:	8063      	strh	r3, [r4, #2]
    fd3a:	141e      	asrs	r6, r3, #16
    fd3c:	9b02      	ldr	r3, [sp, #8]
    fd3e:	8021      	strh	r1, [r4, #0]
    fd40:	3404      	adds	r4, #4
    fd42:	429d      	cmp	r5, r3
    fd44:	d210      	bcs.n	fd68 <__mdiff+0xb8>
    fd46:	e7e6      	b.n	fd16 <__mdiff+0x66>
    fd48:	4662      	mov	r2, ip
    fd4a:	3204      	adds	r2, #4
    fd4c:	4694      	mov	ip, r2
    fd4e:	3a04      	subs	r2, #4
    fd50:	ca08      	ldmia	r2!, {r3}
    fd52:	4a0e      	ldr	r2, [pc, #56]	(fd8c <.text+0xfd8c>)
    fd54:	1c19      	adds	r1, r3, #0
    fd56:	4011      	ands	r1, r2
    fd58:	1989      	adds	r1, r1, r6
    fd5a:	0c1b      	lsrs	r3, r3, #16
    fd5c:	140a      	asrs	r2, r1, #16
    fd5e:	189b      	adds	r3, r3, r2
    fd60:	8063      	strh	r3, [r4, #2]
    fd62:	8021      	strh	r1, [r4, #0]
    fd64:	141e      	asrs	r6, r3, #16
    fd66:	3404      	adds	r4, #4
    fd68:	9b01      	ldr	r3, [sp, #4]
    fd6a:	459c      	cmp	ip, r3
    fd6c:	d3ec      	bcc.n	fd48 <__mdiff+0x98>
    fd6e:	e002      	b.n	fd76 <__mdiff+0xc6>
    fd70:	9a00      	ldr	r2, [sp, #0]
    fd72:	3a01      	subs	r2, #1
    fd74:	9200      	str	r2, [sp, #0]
    fd76:	3c04      	subs	r4, #4
    fd78:	6823      	ldr	r3, [r4, #0]
    fd7a:	2b00      	cmp	r3, #0
    fd7c:	d0f8      	beq.n	fd70 <__mdiff+0xc0>
    fd7e:	9b00      	ldr	r3, [sp, #0]
    fd80:	613b      	str	r3, [r7, #16]
    fd82:	1c38      	adds	r0, r7, #0
    fd84:	b003      	add	sp, #12
    fd86:	bcf0      	pop	{r4, r5, r6, r7}
    fd88:	bc02      	pop	{r1}
    fd8a:	4708      	bx	r1
    fd8c:	ffff 0000 	vaddl.u<illegal width 64>	q8, d15, d0

0000fd90 <_lshift>:
    fd90:	b5f0      	push	{r4, r5, r6, r7, lr}
    fd92:	1c0d      	adds	r5, r1, #0
    fd94:	692b      	ldr	r3, [r5, #16]
    fd96:	1157      	asrs	r7, r2, #5
    fd98:	3301      	adds	r3, #1
    fd9a:	18fe      	adds	r6, r7, r3
    fd9c:	6849      	ldr	r1, [r1, #4]
    fd9e:	68ab      	ldr	r3, [r5, #8]
    fda0:	b082      	sub	sp, #8
    fda2:	1c14      	adds	r4, r2, #0
    fda4:	9000      	str	r0, [sp, #0]
    fda6:	e001      	b.n	fdac <_lshift+0x1c>
    fda8:	3101      	adds	r1, #1
    fdaa:	005b      	lsls	r3, r3, #1
    fdac:	429e      	cmp	r6, r3
    fdae:	dcfb      	bgt.n	fda8 <_lshift+0x18>
    fdb0:	9800      	ldr	r0, [sp, #0]
    fdb2:	f7ff fee5 	bl	fb80 <_Balloc>
    fdb6:	1c01      	adds	r1, r0, #0
    fdb8:	3114      	adds	r1, #20
    fdba:	2200      	movs	r2, #0
    fdbc:	9001      	str	r0, [sp, #4]
    fdbe:	e002      	b.n	fdc6 <_lshift+0x36>
    fdc0:	2300      	movs	r3, #0
    fdc2:	c108      	stmia	r1!, {r3}
    fdc4:	3201      	adds	r2, #1
    fdc6:	42ba      	cmp	r2, r7
    fdc8:	dbfa      	blt.n	fdc0 <_lshift+0x30>
    fdca:	692b      	ldr	r3, [r5, #16]
    fdcc:	1c2a      	adds	r2, r5, #0
    fdce:	3214      	adds	r2, #20
    fdd0:	009b      	lsls	r3, r3, #2
    fdd2:	189b      	adds	r3, r3, r2
    fdd4:	469c      	mov	ip, r3
    fdd6:	231f      	movs	r3, #31
    fdd8:	401c      	ands	r4, r3
    fdda:	d010      	beq.n	fdfe <_lshift+0x6e>
    fddc:	2320      	movs	r3, #32
    fdde:	1b1f      	subs	r7, r3, r4
    fde0:	2000      	movs	r0, #0
    fde2:	6813      	ldr	r3, [r2, #0]
    fde4:	40a3      	lsls	r3, r4
    fde6:	4303      	orrs	r3, r0
    fde8:	c108      	stmia	r1!, {r3}
    fdea:	ca08      	ldmia	r2!, {r3}
    fdec:	1c18      	adds	r0, r3, #0
    fdee:	40f8      	lsrs	r0, r7
    fdf0:	4562      	cmp	r2, ip
    fdf2:	d3f6      	bcc.n	fde2 <_lshift+0x52>
    fdf4:	6008      	str	r0, [r1, #0]
    fdf6:	2800      	cmp	r0, #0
    fdf8:	d005      	beq.n	fe06 <_lshift+0x76>
    fdfa:	3601      	adds	r6, #1
    fdfc:	e003      	b.n	fe06 <_lshift+0x76>
    fdfe:	ca08      	ldmia	r2!, {r3}
    fe00:	c108      	stmia	r1!, {r3}
    fe02:	4562      	cmp	r2, ip
    fe04:	d3fb      	bcc.n	fdfe <_lshift+0x6e>
    fe06:	9a01      	ldr	r2, [sp, #4]
    fe08:	1e73      	subs	r3, r6, #1
    fe0a:	9800      	ldr	r0, [sp, #0]
    fe0c:	1c29      	adds	r1, r5, #0
    fe0e:	6113      	str	r3, [r2, #16]
    fe10:	f7ff fd5c 	bl	f8cc <_Bfree>
    fe14:	9801      	ldr	r0, [sp, #4]
    fe16:	b002      	add	sp, #8
    fe18:	bcf0      	pop	{r4, r5, r6, r7}
    fe1a:	bc02      	pop	{r1}
    fe1c:	4708      	bx	r1
	...

0000fe20 <_multiply>:
    fe20:	b5f0      	push	{r4, r5, r6, r7, lr}
    fe22:	1c15      	adds	r5, r2, #0
    fe24:	692b      	ldr	r3, [r5, #16]
    fe26:	690a      	ldr	r2, [r1, #16]
    fe28:	b088      	sub	sp, #32
    fe2a:	1c0c      	adds	r4, r1, #0
    fe2c:	429a      	cmp	r2, r3
    fe2e:	da02      	bge.n	fe36 <_multiply+0x16>
    fe30:	46ac      	mov	ip, r5
    fe32:	4664      	mov	r4, ip
    fe34:	1c0d      	adds	r5, r1, #0
    fe36:	6926      	ldr	r6, [r4, #16]
    fe38:	692f      	ldr	r7, [r5, #16]
    fe3a:	68a3      	ldr	r3, [r4, #8]
    fe3c:	19f2      	adds	r2, r6, r7
    fe3e:	6861      	ldr	r1, [r4, #4]
    fe40:	9201      	str	r2, [sp, #4]
    fe42:	429a      	cmp	r2, r3
    fe44:	dd00      	ble.n	fe48 <_multiply+0x28>
    fe46:	3101      	adds	r1, #1
    fe48:	f7ff fe9a 	bl	fb80 <_Balloc>
    fe4c:	9a01      	ldr	r2, [sp, #4]
    fe4e:	1c01      	adds	r1, r0, #0
    fe50:	3114      	adds	r1, #20
    fe52:	0093      	lsls	r3, r2, #2
    fe54:	18cb      	adds	r3, r1, r3
    fe56:	1c0a      	adds	r2, r1, #0
    fe58:	9000      	str	r0, [sp, #0]
    fe5a:	9302      	str	r3, [sp, #8]
    fe5c:	e001      	b.n	fe62 <_multiply+0x42>
    fe5e:	2300      	movs	r3, #0
    fe60:	c208      	stmia	r2!, {r3}
    fe62:	9b02      	ldr	r3, [sp, #8]
    fe64:	429a      	cmp	r2, r3
    fe66:	d3fa      	bcc.n	fe5e <_multiply+0x3e>
    fe68:	3414      	adds	r4, #20
    fe6a:	00b3      	lsls	r3, r6, #2
    fe6c:	18e3      	adds	r3, r4, r3
    fe6e:	3514      	adds	r5, #20
    fe70:	9303      	str	r3, [sp, #12]
    fe72:	00bb      	lsls	r3, r7, #2
    fe74:	18eb      	adds	r3, r5, r3
    fe76:	9407      	str	r4, [sp, #28]
    fe78:	9504      	str	r5, [sp, #16]
    fe7a:	9305      	str	r3, [sp, #20]
    fe7c:	9106      	str	r1, [sp, #24]
    fe7e:	e04b      	b.n	ff18 <_multiply+0xf8>
    fe80:	9a04      	ldr	r2, [sp, #16]
    fe82:	8817      	ldrh	r7, [r2, #0]
    fe84:	2f00      	cmp	r7, #0
    fe86:	d01e      	beq.n	fec6 <_multiply+0xa6>
    fe88:	2300      	movs	r3, #0
    fe8a:	9e07      	ldr	r6, [sp, #28]
    fe8c:	9d06      	ldr	r5, [sp, #24]
    fe8e:	469c      	mov	ip, r3
    fe90:	ce04      	ldmia	r6!, {r2}
    fe92:	482d      	ldr	r0, [pc, #180]	(ff48 <.text+0xff48>)
    fe94:	1c13      	adds	r3, r2, #0
    fe96:	4003      	ands	r3, r0
    fe98:	1c3c      	adds	r4, r7, #0
    fe9a:	435c      	muls	r4, r3
    fe9c:	6829      	ldr	r1, [r5, #0]
    fe9e:	1c0b      	adds	r3, r1, #0
    fea0:	4003      	ands	r3, r0
    fea2:	4463      	add	r3, ip
    fea4:	0c12      	lsrs	r2, r2, #16
    fea6:	18e4      	adds	r4, r4, r3
    fea8:	1c3b      	adds	r3, r7, #0
    feaa:	4353      	muls	r3, r2
    feac:	0c09      	lsrs	r1, r1, #16
    feae:	0c22      	lsrs	r2, r4, #16
    feb0:	185b      	adds	r3, r3, r1
    feb2:	189b      	adds	r3, r3, r2
    feb4:	0c1a      	lsrs	r2, r3, #16
    feb6:	806b      	strh	r3, [r5, #2]
    feb8:	9b03      	ldr	r3, [sp, #12]
    feba:	802c      	strh	r4, [r5, #0]
    febc:	4694      	mov	ip, r2
    febe:	3504      	adds	r5, #4
    fec0:	429e      	cmp	r6, r3
    fec2:	d3e5      	bcc.n	fe90 <_multiply+0x70>
    fec4:	602a      	str	r2, [r5, #0]
    fec6:	9a04      	ldr	r2, [sp, #16]
    fec8:	8857      	ldrh	r7, [r2, #2]
    feca:	2f00      	cmp	r7, #0
    fecc:	d01e      	beq.n	ff0c <_multiply+0xec>
    fece:	9b06      	ldr	r3, [sp, #24]
    fed0:	2200      	movs	r2, #0
    fed2:	681d      	ldr	r5, [r3, #0]
    fed4:	9e07      	ldr	r6, [sp, #28]
    fed6:	1c1c      	adds	r4, r3, #0
    fed8:	4694      	mov	ip, r2
    feda:	ce04      	ldmia	r6!, {r2}
    fedc:	481a      	ldr	r0, [pc, #104]	(ff48 <.text+0xff48>)
    fede:	1c13      	adds	r3, r2, #0
    fee0:	4003      	ands	r3, r0
    fee2:	1c39      	adds	r1, r7, #0
    fee4:	4359      	muls	r1, r3
    fee6:	0c12      	lsrs	r2, r2, #16
    fee8:	437a      	muls	r2, r7
    feea:	8863      	ldrh	r3, [r4, #2]
    feec:	4463      	add	r3, ip
    feee:	18c9      	adds	r1, r1, r3
    fef0:	8061      	strh	r1, [r4, #2]
    fef2:	8025      	strh	r5, [r4, #0]
    fef4:	3404      	adds	r4, #4
    fef6:	6823      	ldr	r3, [r4, #0]
    fef8:	4003      	ands	r3, r0
    fefa:	18d2      	adds	r2, r2, r3
    fefc:	0c09      	lsrs	r1, r1, #16
    fefe:	1855      	adds	r5, r2, r1
    ff00:	9a03      	ldr	r2, [sp, #12]
    ff02:	0c2b      	lsrs	r3, r5, #16
    ff04:	469c      	mov	ip, r3
    ff06:	4296      	cmp	r6, r2
    ff08:	d3e7      	bcc.n	feda <_multiply+0xba>
    ff0a:	6025      	str	r5, [r4, #0]
    ff0c:	9b04      	ldr	r3, [sp, #16]
    ff0e:	9a06      	ldr	r2, [sp, #24]
    ff10:	3304      	adds	r3, #4
    ff12:	3204      	adds	r2, #4
    ff14:	9304      	str	r3, [sp, #16]
    ff16:	9206      	str	r2, [sp, #24]
    ff18:	9b04      	ldr	r3, [sp, #16]
    ff1a:	9a05      	ldr	r2, [sp, #20]
    ff1c:	4293      	cmp	r3, r2
    ff1e:	d3af      	bcc.n	fe80 <_multiply+0x60>
    ff20:	9a02      	ldr	r2, [sp, #8]
    ff22:	e002      	b.n	ff2a <_multiply+0x10a>
    ff24:	9b01      	ldr	r3, [sp, #4]
    ff26:	3b01      	subs	r3, #1
    ff28:	9301      	str	r3, [sp, #4]
    ff2a:	9b01      	ldr	r3, [sp, #4]
    ff2c:	2b00      	cmp	r3, #0
    ff2e:	dd03      	ble.n	ff38 <_multiply+0x118>
    ff30:	3a04      	subs	r2, #4
    ff32:	6813      	ldr	r3, [r2, #0]
    ff34:	2b00      	cmp	r3, #0
    ff36:	d0f5      	beq.n	ff24 <_multiply+0x104>
    ff38:	9b00      	ldr	r3, [sp, #0]
    ff3a:	9a01      	ldr	r2, [sp, #4]
    ff3c:	1c18      	adds	r0, r3, #0
    ff3e:	b008      	add	sp, #32
    ff40:	611a      	str	r2, [r3, #16]
    ff42:	bcf0      	pop	{r4, r5, r6, r7}
    ff44:	bc02      	pop	{r1}
    ff46:	4708      	bx	r1
    ff48:	ffff 0000 	vaddl.u<illegal width 64>	q8, d15, d0

0000ff4c <_i2b>:
    ff4c:	b510      	push	{r4, lr}
    ff4e:	1c0c      	adds	r4, r1, #0
    ff50:	2101      	movs	r1, #1
    ff52:	f7ff fe15 	bl	fb80 <_Balloc>
    ff56:	2301      	movs	r3, #1
    ff58:	6144      	str	r4, [r0, #20]
    ff5a:	6103      	str	r3, [r0, #16]
    ff5c:	bc10      	pop	{r4}
    ff5e:	bc02      	pop	{r1}
    ff60:	4708      	bx	r1
	...

0000ff64 <_multadd>:
    ff64:	b5f0      	push	{r4, r5, r6, r7, lr}
    ff66:	b082      	sub	sp, #8
    ff68:	1c1e      	adds	r6, r3, #0
    ff6a:	1c0c      	adds	r4, r1, #0
    ff6c:	2300      	movs	r3, #0
    ff6e:	9001      	str	r0, [sp, #4]
    ff70:	9200      	str	r2, [sp, #0]
    ff72:	690f      	ldr	r7, [r1, #16]
    ff74:	1c0d      	adds	r5, r1, #0
    ff76:	3414      	adds	r4, #20
    ff78:	469c      	mov	ip, r3
    ff7a:	6822      	ldr	r2, [r4, #0]
    ff7c:	481b      	ldr	r0, [pc, #108]	(ffec <.text+0xffec>)
    ff7e:	9b00      	ldr	r3, [sp, #0]
    ff80:	1c11      	adds	r1, r2, #0
    ff82:	4001      	ands	r1, r0
    ff84:	4359      	muls	r1, r3
    ff86:	0c12      	lsrs	r2, r2, #16
    ff88:	1989      	adds	r1, r1, r6
    ff8a:	1c1e      	adds	r6, r3, #0
    ff8c:	1c33      	adds	r3, r6, #0
    ff8e:	4353      	muls	r3, r2
    ff90:	0c0a      	lsrs	r2, r1, #16
    ff92:	189b      	adds	r3, r3, r2
    ff94:	0c1e      	lsrs	r6, r3, #16
    ff96:	4001      	ands	r1, r0
    ff98:	041b      	lsls	r3, r3, #16
    ff9a:	185b      	adds	r3, r3, r1
    ff9c:	c408      	stmia	r4!, {r3}
    ff9e:	2301      	movs	r3, #1
    ffa0:	449c      	add	ip, r3
    ffa2:	45bc      	cmp	ip, r7
    ffa4:	dbe9      	blt.n	ff7a <_multadd+0x16>
    ffa6:	2e00      	cmp	r6, #0
    ffa8:	d01a      	beq.n	ffe0 <_multadd+0x7c>
    ffaa:	68ab      	ldr	r3, [r5, #8]
    ffac:	429f      	cmp	r7, r3
    ffae:	db12      	blt.n	ffd6 <_multadd+0x72>
    ffb0:	6869      	ldr	r1, [r5, #4]
    ffb2:	9801      	ldr	r0, [sp, #4]
    ffb4:	3101      	adds	r1, #1
    ffb6:	f7ff fde3 	bl	fb80 <_Balloc>
    ffba:	692a      	ldr	r2, [r5, #16]
    ffbc:	1c29      	adds	r1, r5, #0
    ffbe:	0092      	lsls	r2, r2, #2
    ffc0:	1c04      	adds	r4, r0, #0
    ffc2:	310c      	adds	r1, #12
    ffc4:	3208      	adds	r2, #8
    ffc6:	300c      	adds	r0, #12
    ffc8:	f7fc fa26 	bl	c418 <memcpy>
    ffcc:	1c29      	adds	r1, r5, #0
    ffce:	9801      	ldr	r0, [sp, #4]
    ffd0:	f7ff fc7c 	bl	f8cc <_Bfree>
    ffd4:	1c25      	adds	r5, r4, #0
    ffd6:	00bb      	lsls	r3, r7, #2
    ffd8:	195b      	adds	r3, r3, r5
    ffda:	615e      	str	r6, [r3, #20]
    ffdc:	1c7b      	adds	r3, r7, #1
    ffde:	612b      	str	r3, [r5, #16]
    ffe0:	1c28      	adds	r0, r5, #0
    ffe2:	b002      	add	sp, #8
    ffe4:	bcf0      	pop	{r4, r5, r6, r7}
    ffe6:	bc02      	pop	{r1}
    ffe8:	4708      	bx	r1
    ffea:	0000      	lsls	r0, r0, #0
    ffec:	ffff 0000 	vaddl.u<illegal width 64>	q8, d15, d0

0000fff0 <_pow5mult>:
    fff0:	b5f0      	push	{r4, r5, r6, r7, lr}
    fff2:	b081      	sub	sp, #4
    fff4:	2303      	movs	r3, #3
    fff6:	1c06      	adds	r6, r0, #0
    fff8:	9100      	str	r1, [sp, #0]
    fffa:	1c14      	adds	r4, r2, #0
    fffc:	401a      	ands	r2, r3
    fffe:	d008      	beq.n	10012 <_pow5mult+0x22>
   10000:	4b1c      	ldr	r3, [pc, #112]	(10074 <.text+0x10074>)
   10002:	0092      	lsls	r2, r2, #2
   10004:	18d2      	adds	r2, r2, r3
   10006:	3a04      	subs	r2, #4
   10008:	6812      	ldr	r2, [r2, #0]
   1000a:	2300      	movs	r3, #0
   1000c:	f7ff ffaa 	bl	ff64 <_multadd>
   10010:	9000      	str	r0, [sp, #0]
   10012:	10a7      	asrs	r7, r4, #2
   10014:	2f00      	cmp	r7, #0
   10016:	d028      	beq.n	1006a <_pow5mult+0x7a>
   10018:	6cb5      	ldr	r5, [r6, #72]
   1001a:	2d00      	cmp	r5, #0
   1001c:	d109      	bne.n	10032 <_pow5mult+0x42>
   1001e:	1c30      	adds	r0, r6, #0
   10020:	4915      	ldr	r1, [pc, #84]	(10078 <.text+0x10078>)
   10022:	f7ff ff93 	bl	ff4c <_i2b>
   10026:	2300      	movs	r3, #0
   10028:	1c05      	adds	r5, r0, #0
   1002a:	64b0      	str	r0, [r6, #72]
   1002c:	6003      	str	r3, [r0, #0]
   1002e:	e000      	b.n	10032 <_pow5mult+0x42>
   10030:	1c25      	adds	r5, r4, #0
   10032:	07fb      	lsls	r3, r7, #31
   10034:	d50a      	bpl.n	1004c <_pow5mult+0x5c>
   10036:	9900      	ldr	r1, [sp, #0]
   10038:	1c2a      	adds	r2, r5, #0
   1003a:	1c30      	adds	r0, r6, #0
   1003c:	f7ff fef0 	bl	fe20 <_multiply>
   10040:	9900      	ldr	r1, [sp, #0]
   10042:	1c04      	adds	r4, r0, #0
   10044:	1c30      	adds	r0, r6, #0
   10046:	f7ff fc41 	bl	f8cc <_Bfree>
   1004a:	9400      	str	r4, [sp, #0]
   1004c:	107f      	asrs	r7, r7, #1
   1004e:	2f00      	cmp	r7, #0
   10050:	d00b      	beq.n	1006a <_pow5mult+0x7a>
   10052:	682c      	ldr	r4, [r5, #0]
   10054:	2c00      	cmp	r4, #0
   10056:	d1eb      	bne.n	10030 <_pow5mult+0x40>
   10058:	1c29      	adds	r1, r5, #0
   1005a:	1c2a      	adds	r2, r5, #0
   1005c:	1c30      	adds	r0, r6, #0
   1005e:	f7ff fedf 	bl	fe20 <_multiply>
   10062:	6028      	str	r0, [r5, #0]
   10064:	1c05      	adds	r5, r0, #0
   10066:	6004      	str	r4, [r0, #0]
   10068:	e7e3      	b.n	10032 <_pow5mult+0x42>
   1006a:	9800      	ldr	r0, [sp, #0]
   1006c:	b001      	add	sp, #4
   1006e:	bcf0      	pop	{r4, r5, r6, r7}
   10070:	bc02      	pop	{r1}
   10072:	4708      	bx	r1
   10074:	8da4      	ldrh	r4, [r4, #44]
   10076:	0001      	lsls	r1, r0, #0
   10078:	0271      	lsls	r1, r6, #9
	...

0001007c <_s2b>:
   1007c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1007e:	b082      	sub	sp, #8
   10080:	9001      	str	r0, [sp, #4]
   10082:	1c18      	adds	r0, r3, #0
   10084:	1c0d      	adds	r5, r1, #0
   10086:	3008      	adds	r0, #8
   10088:	2109      	movs	r1, #9
   1008a:	9300      	str	r3, [sp, #0]
   1008c:	1c16      	adds	r6, r2, #0
   1008e:	f000 fb27 	bl	106e0 <__aeabi_idiv>
   10092:	2301      	movs	r3, #1
   10094:	2100      	movs	r1, #0
   10096:	e001      	b.n	1009c <_s2b+0x20>
   10098:	005b      	lsls	r3, r3, #1
   1009a:	3101      	adds	r1, #1
   1009c:	4298      	cmp	r0, r3
   1009e:	dcfb      	bgt.n	10098 <_s2b+0x1c>
   100a0:	9801      	ldr	r0, [sp, #4]
   100a2:	f7ff fd6d 	bl	fb80 <_Balloc>
   100a6:	9b07      	ldr	r3, [sp, #28]
   100a8:	6143      	str	r3, [r0, #20]
   100aa:	2301      	movs	r3, #1
   100ac:	1c01      	adds	r1, r0, #0
   100ae:	6103      	str	r3, [r0, #16]
   100b0:	2e09      	cmp	r6, #9
   100b2:	dd11      	ble.n	100d8 <_s2b+0x5c>
   100b4:	1c2f      	adds	r7, r5, #0
   100b6:	3709      	adds	r7, #9
   100b8:	2409      	movs	r4, #9
   100ba:	5d63      	ldrb	r3, [r4, r5]
   100bc:	9801      	ldr	r0, [sp, #4]
   100be:	3b30      	subs	r3, #48
   100c0:	220a      	movs	r2, #10
   100c2:	f7ff ff4f 	bl	ff64 <_multadd>
   100c6:	3401      	adds	r4, #1
   100c8:	1c01      	adds	r1, r0, #0
   100ca:	42b4      	cmp	r4, r6
   100cc:	d1f5      	bne.n	100ba <_s2b+0x3e>
   100ce:	19bb      	adds	r3, r7, r6
   100d0:	1c1d      	adds	r5, r3, #0
   100d2:	3d08      	subs	r5, #8
   100d4:	1c34      	adds	r4, r6, #0
   100d6:	e00b      	b.n	100f0 <_s2b+0x74>
   100d8:	350a      	adds	r5, #10
   100da:	2409      	movs	r4, #9
   100dc:	e008      	b.n	100f0 <_s2b+0x74>
   100de:	782b      	ldrb	r3, [r5, #0]
   100e0:	9801      	ldr	r0, [sp, #4]
   100e2:	3b30      	subs	r3, #48
   100e4:	220a      	movs	r2, #10
   100e6:	f7ff ff3d 	bl	ff64 <_multadd>
   100ea:	3501      	adds	r5, #1
   100ec:	1c01      	adds	r1, r0, #0
   100ee:	3401      	adds	r4, #1
   100f0:	9b00      	ldr	r3, [sp, #0]
   100f2:	429c      	cmp	r4, r3
   100f4:	dbf3      	blt.n	100de <_s2b+0x62>
   100f6:	1c08      	adds	r0, r1, #0
   100f8:	b002      	add	sp, #8
   100fa:	bcf0      	pop	{r4, r5, r6, r7}
   100fc:	bc02      	pop	{r1}
   100fe:	4708      	bx	r1

00010100 <_realloc_r>:
   10100:	b5f0      	push	{r4, r5, r6, r7, lr}
   10102:	b08b      	sub	sp, #44
   10104:	9003      	str	r0, [sp, #12]
   10106:	1c0f      	adds	r7, r1, #0
   10108:	9202      	str	r2, [sp, #8]
   1010a:	2900      	cmp	r1, #0
   1010c:	d103      	bne.n	10116 <_realloc_r+0x16>
   1010e:	1c11      	adds	r1, r2, #0
   10110:	f7ff f952 	bl	f3b8 <_malloc_r>
   10114:	e01c      	b.n	10150 <_realloc_r+0x50>
   10116:	9803      	ldr	r0, [sp, #12]
   10118:	1c3e      	adds	r6, r7, #0
   1011a:	f7ff fbd3 	bl	f8c4 <__malloc_lock>
   1011e:	3e08      	subs	r6, #8
   10120:	9a02      	ldr	r2, [sp, #8]
   10122:	6870      	ldr	r0, [r6, #4]
   10124:	320b      	adds	r2, #11
   10126:	9004      	str	r0, [sp, #16]
   10128:	2a16      	cmp	r2, #22
   1012a:	d803      	bhi.n	10134 <_realloc_r+0x34>
   1012c:	2110      	movs	r1, #16
   1012e:	9108      	str	r1, [sp, #32]
   10130:	9101      	str	r1, [sp, #4]
   10132:	e005      	b.n	10140 <_realloc_r+0x40>
   10134:	2307      	movs	r3, #7
   10136:	439a      	bics	r2, r3
   10138:	9201      	str	r2, [sp, #4]
   1013a:	9208      	str	r2, [sp, #32]
   1013c:	2a00      	cmp	r2, #0
   1013e:	db03      	blt.n	10148 <_realloc_r+0x48>
   10140:	9a08      	ldr	r2, [sp, #32]
   10142:	9b02      	ldr	r3, [sp, #8]
   10144:	429a      	cmp	r2, r3
   10146:	d205      	bcs.n	10154 <_realloc_r+0x54>
   10148:	9d03      	ldr	r5, [sp, #12]
   1014a:	230c      	movs	r3, #12
   1014c:	602b      	str	r3, [r5, #0]
   1014e:	2000      	movs	r0, #0
   10150:	900a      	str	r0, [sp, #40]
   10152:	e152      	b.n	103fa <_realloc_r+0x2fa>
   10154:	9d04      	ldr	r5, [sp, #16]
   10156:	2403      	movs	r4, #3
   10158:	9901      	ldr	r1, [sp, #4]
   1015a:	43a5      	bics	r5, r4
   1015c:	428d      	cmp	r5, r1
   1015e:	db00      	blt.n	10162 <_realloc_r+0x62>
   10160:	e11a      	b.n	10398 <_realloc_r+0x298>
   10162:	4aa8      	ldr	r2, [pc, #672]	(10404 <.text+0x10404>)
   10164:	6893      	ldr	r3, [r2, #8]
   10166:	1971      	adds	r1, r6, r5
   10168:	9205      	str	r2, [sp, #20]
   1016a:	9306      	str	r3, [sp, #24]
   1016c:	6848      	ldr	r0, [r1, #4]
   1016e:	4299      	cmp	r1, r3
   10170:	d008      	beq.n	10184 <_realloc_r+0x84>
   10172:	2301      	movs	r3, #1
   10174:	1c02      	adds	r2, r0, #0
   10176:	439a      	bics	r2, r3
   10178:	188a      	adds	r2, r1, r2
   1017a:	6852      	ldr	r2, [r2, #4]
   1017c:	421a      	tst	r2, r3
   1017e:	d100      	bne.n	10182 <_realloc_r+0x82>
   10180:	e133      	b.n	103ea <_realloc_r+0x2ea>
   10182:	e01c      	b.n	101be <_realloc_r+0xbe>
   10184:	9b08      	ldr	r3, [sp, #32]
   10186:	43a0      	bics	r0, r4
   10188:	1942      	adds	r2, r0, r5
   1018a:	3310      	adds	r3, #16
   1018c:	429a      	cmp	r2, r3
   1018e:	db18      	blt.n	101c2 <_realloc_r+0xc2>
   10190:	9d08      	ldr	r5, [sp, #32]
   10192:	1b53      	subs	r3, r2, r5
   10194:	2201      	movs	r2, #1
   10196:	1971      	adds	r1, r6, r5
   10198:	4313      	orrs	r3, r2
   1019a:	604b      	str	r3, [r1, #4]
   1019c:	6873      	ldr	r3, [r6, #4]
   1019e:	9805      	ldr	r0, [sp, #20]
   101a0:	4013      	ands	r3, r2
   101a2:	432b      	orrs	r3, r5
   101a4:	6081      	str	r1, [r0, #8]
   101a6:	6073      	str	r3, [r6, #4]
   101a8:	9803      	ldr	r0, [sp, #12]
   101aa:	f7ff fb8d 	bl	f8c8 <__malloc_unlock>
   101ae:	3608      	adds	r6, #8
   101b0:	960a      	str	r6, [sp, #40]
   101b2:	e122      	b.n	103fa <_realloc_r+0x2fa>
   101b4:	68ca      	ldr	r2, [r1, #12]
   101b6:	688b      	ldr	r3, [r1, #8]
   101b8:	60da      	str	r2, [r3, #12]
   101ba:	6093      	str	r3, [r2, #8]
   101bc:	e0b3      	b.n	10326 <_realloc_r+0x226>
   101be:	2100      	movs	r1, #0
   101c0:	2000      	movs	r0, #0
   101c2:	9a04      	ldr	r2, [sp, #16]
   101c4:	07d2      	lsls	r2, r2, #31
   101c6:	d500      	bpl.n	101ca <_realloc_r+0xca>
   101c8:	e099      	b.n	102fe <_realloc_r+0x1fe>
   101ca:	6833      	ldr	r3, [r6, #0]
   101cc:	1af4      	subs	r4, r6, r3
   101ce:	6862      	ldr	r2, [r4, #4]
   101d0:	2303      	movs	r3, #3
   101d2:	439a      	bics	r2, r3
   101d4:	2900      	cmp	r1, #0
   101d6:	d059      	beq.n	1028c <_realloc_r+0x18c>
   101d8:	18ab      	adds	r3, r5, r2
   101da:	9300      	str	r3, [sp, #0]
   101dc:	9b06      	ldr	r3, [sp, #24]
   101de:	4299      	cmp	r1, r3
   101e0:	d149      	bne.n	10276 <_realloc_r+0x176>
   101e2:	9900      	ldr	r1, [sp, #0]
   101e4:	9b08      	ldr	r3, [sp, #32]
   101e6:	1840      	adds	r0, r0, r1
   101e8:	3310      	adds	r3, #16
   101ea:	9007      	str	r0, [sp, #28]
   101ec:	4298      	cmp	r0, r3
   101ee:	db4d      	blt.n	1028c <_realloc_r+0x18c>
   101f0:	68e2      	ldr	r2, [r4, #12]
   101f2:	68a3      	ldr	r3, [r4, #8]
   101f4:	60da      	str	r2, [r3, #12]
   101f6:	6093      	str	r3, [r2, #8]
   101f8:	1c22      	adds	r2, r4, #0
   101fa:	3208      	adds	r2, #8
   101fc:	1f2e      	subs	r6, r5, #4
   101fe:	920a      	str	r2, [sp, #40]
   10200:	2e24      	cmp	r6, #36
   10202:	d824      	bhi.n	1024e <_realloc_r+0x14e>
   10204:	1c38      	adds	r0, r7, #0
   10206:	1c15      	adds	r5, r2, #0
   10208:	2e13      	cmp	r6, #19
   1020a:	d917      	bls.n	1023c <_realloc_r+0x13c>
   1020c:	1c3a      	adds	r2, r7, #0
   1020e:	ca08      	ldmia	r2!, {r3}
   10210:	60a3      	str	r3, [r4, #8]
   10212:	687b      	ldr	r3, [r7, #4]
   10214:	3508      	adds	r5, #8
   10216:	60e3      	str	r3, [r4, #12]
   10218:	1d10      	adds	r0, r2, #4
   1021a:	2e1b      	cmp	r6, #27
   1021c:	d90e      	bls.n	1023c <_realloc_r+0x13c>
   1021e:	6853      	ldr	r3, [r2, #4]
   10220:	6123      	str	r3, [r4, #16]
   10222:	6843      	ldr	r3, [r0, #4]
   10224:	1d02      	adds	r2, r0, #4
   10226:	6163      	str	r3, [r4, #20]
   10228:	3508      	adds	r5, #8
   1022a:	1d10      	adds	r0, r2, #4
   1022c:	2e24      	cmp	r6, #36
   1022e:	d105      	bne.n	1023c <_realloc_r+0x13c>
   10230:	6853      	ldr	r3, [r2, #4]
   10232:	61a3      	str	r3, [r4, #24]
   10234:	6843      	ldr	r3, [r0, #4]
   10236:	61e3      	str	r3, [r4, #28]
   10238:	3508      	adds	r5, #8
   1023a:	3008      	adds	r0, #8
   1023c:	1c01      	adds	r1, r0, #0
   1023e:	c908      	ldmia	r1!, {r3}
   10240:	1c2a      	adds	r2, r5, #0
   10242:	c208      	stmia	r2!, {r3}
   10244:	6843      	ldr	r3, [r0, #4]
   10246:	606b      	str	r3, [r5, #4]
   10248:	684b      	ldr	r3, [r1, #4]
   1024a:	6053      	str	r3, [r2, #4]
   1024c:	e004      	b.n	10258 <_realloc_r+0x158>
   1024e:	980a      	ldr	r0, [sp, #40]
   10250:	1c39      	adds	r1, r7, #0
   10252:	1c32      	adds	r2, r6, #0
   10254:	f7ff fb12 	bl	f87c <memmove>
   10258:	9b08      	ldr	r3, [sp, #32]
   1025a:	9807      	ldr	r0, [sp, #28]
   1025c:	18e1      	adds	r1, r4, r3
   1025e:	2201      	movs	r2, #1
   10260:	1ac3      	subs	r3, r0, r3
   10262:	4313      	orrs	r3, r2
   10264:	604b      	str	r3, [r1, #4]
   10266:	9d05      	ldr	r5, [sp, #20]
   10268:	6863      	ldr	r3, [r4, #4]
   1026a:	60a9      	str	r1, [r5, #8]
   1026c:	9d08      	ldr	r5, [sp, #32]
   1026e:	4013      	ands	r3, r2
   10270:	432b      	orrs	r3, r5
   10272:	6063      	str	r3, [r4, #4]
   10274:	e08c      	b.n	10390 <_realloc_r+0x290>
   10276:	9b00      	ldr	r3, [sp, #0]
   10278:	18c0      	adds	r0, r0, r3
   1027a:	9b01      	ldr	r3, [sp, #4]
   1027c:	9009      	str	r0, [sp, #36]
   1027e:	4298      	cmp	r0, r3
   10280:	db04      	blt.n	1028c <_realloc_r+0x18c>
   10282:	68ca      	ldr	r2, [r1, #12]
   10284:	688b      	ldr	r3, [r1, #8]
   10286:	60da      	str	r2, [r3, #12]
   10288:	6093      	str	r3, [r2, #8]
   1028a:	e004      	b.n	10296 <_realloc_r+0x196>
   1028c:	9801      	ldr	r0, [sp, #4]
   1028e:	1952      	adds	r2, r2, r5
   10290:	9209      	str	r2, [sp, #36]
   10292:	4282      	cmp	r2, r0
   10294:	db33      	blt.n	102fe <_realloc_r+0x1fe>
   10296:	68e2      	ldr	r2, [r4, #12]
   10298:	68a3      	ldr	r3, [r4, #8]
   1029a:	1f2e      	subs	r6, r5, #4
   1029c:	60da      	str	r2, [r3, #12]
   1029e:	6093      	str	r3, [r2, #8]
   102a0:	1c22      	adds	r2, r4, #0
   102a2:	3208      	adds	r2, #8
   102a4:	2e24      	cmp	r6, #36
   102a6:	d824      	bhi.n	102f2 <_realloc_r+0x1f2>
   102a8:	1c38      	adds	r0, r7, #0
   102aa:	1c15      	adds	r5, r2, #0
   102ac:	2e13      	cmp	r6, #19
   102ae:	d917      	bls.n	102e0 <_realloc_r+0x1e0>
   102b0:	1c3a      	adds	r2, r7, #0
   102b2:	ca08      	ldmia	r2!, {r3}
   102b4:	60a3      	str	r3, [r4, #8]
   102b6:	687b      	ldr	r3, [r7, #4]
   102b8:	3508      	adds	r5, #8
   102ba:	60e3      	str	r3, [r4, #12]
   102bc:	1d10      	adds	r0, r2, #4
   102be:	2e1b      	cmp	r6, #27
   102c0:	d90e      	bls.n	102e0 <_realloc_r+0x1e0>
   102c2:	6853      	ldr	r3, [r2, #4]
   102c4:	6123      	str	r3, [r4, #16]
   102c6:	6843      	ldr	r3, [r0, #4]
   102c8:	1d02      	adds	r2, r0, #4
   102ca:	6163      	str	r3, [r4, #20]
   102cc:	3508      	adds	r5, #8
   102ce:	1d10      	adds	r0, r2, #4
   102d0:	2e24      	cmp	r6, #36
   102d2:	d105      	bne.n	102e0 <_realloc_r+0x1e0>
   102d4:	6853      	ldr	r3, [r2, #4]
   102d6:	61a3      	str	r3, [r4, #24]
   102d8:	6843      	ldr	r3, [r0, #4]
   102da:	61e3      	str	r3, [r4, #28]
   102dc:	3508      	adds	r5, #8
   102de:	3008      	adds	r0, #8
   102e0:	1c01      	adds	r1, r0, #0
   102e2:	c908      	ldmia	r1!, {r3}
   102e4:	1c2a      	adds	r2, r5, #0
   102e6:	c208      	stmia	r2!, {r3}
   102e8:	6843      	ldr	r3, [r0, #4]
   102ea:	606b      	str	r3, [r5, #4]
   102ec:	684b      	ldr	r3, [r1, #4]
   102ee:	6053      	str	r3, [r2, #4]
   102f0:	e054      	b.n	1039c <_realloc_r+0x29c>
   102f2:	1c10      	adds	r0, r2, #0
   102f4:	1c39      	adds	r1, r7, #0
   102f6:	1c32      	adds	r2, r6, #0
   102f8:	f7ff fac0 	bl	f87c <memmove>
   102fc:	e04e      	b.n	1039c <_realloc_r+0x29c>
   102fe:	9803      	ldr	r0, [sp, #12]
   10300:	9902      	ldr	r1, [sp, #8]
   10302:	f7ff f859 	bl	f3b8 <_malloc_r>
   10306:	900a      	str	r0, [sp, #40]
   10308:	2800      	cmp	r0, #0
   1030a:	d041      	beq.n	10390 <_realloc_r+0x290>
   1030c:	6873      	ldr	r3, [r6, #4]
   1030e:	990a      	ldr	r1, [sp, #40]
   10310:	2201      	movs	r2, #1
   10312:	4393      	bics	r3, r2
   10314:	3908      	subs	r1, #8
   10316:	18f3      	adds	r3, r6, r3
   10318:	4299      	cmp	r1, r3
   1031a:	d106      	bne.n	1032a <_realloc_r+0x22a>
   1031c:	684b      	ldr	r3, [r1, #4]
   1031e:	2203      	movs	r2, #3
   10320:	4393      	bics	r3, r2
   10322:	18ed      	adds	r5, r5, r3
   10324:	9509      	str	r5, [sp, #36]
   10326:	1c34      	adds	r4, r6, #0
   10328:	e038      	b.n	1039c <_realloc_r+0x29c>
   1032a:	3d04      	subs	r5, #4
   1032c:	2d24      	cmp	r5, #36
   1032e:	d826      	bhi.n	1037e <_realloc_r+0x27e>
   10330:	1c38      	adds	r0, r7, #0
   10332:	9c0a      	ldr	r4, [sp, #40]
   10334:	2d13      	cmp	r5, #19
   10336:	d919      	bls.n	1036c <_realloc_r+0x26c>
   10338:	1c3a      	adds	r2, r7, #0
   1033a:	ca08      	ldmia	r2!, {r3}
   1033c:	1c21      	adds	r1, r4, #0
   1033e:	c108      	stmia	r1!, {r3}
   10340:	687b      	ldr	r3, [r7, #4]
   10342:	1d10      	adds	r0, r2, #4
   10344:	6063      	str	r3, [r4, #4]
   10346:	1d0c      	adds	r4, r1, #4
   10348:	2d1b      	cmp	r5, #27
   1034a:	d90f      	bls.n	1036c <_realloc_r+0x26c>
   1034c:	6853      	ldr	r3, [r2, #4]
   1034e:	604b      	str	r3, [r1, #4]
   10350:	6843      	ldr	r3, [r0, #4]
   10352:	1d21      	adds	r1, r4, #4
   10354:	1d02      	adds	r2, r0, #4
   10356:	6063      	str	r3, [r4, #4]
   10358:	1d10      	adds	r0, r2, #4
   1035a:	1d0c      	adds	r4, r1, #4
   1035c:	2d24      	cmp	r5, #36
   1035e:	d105      	bne.n	1036c <_realloc_r+0x26c>
   10360:	6853      	ldr	r3, [r2, #4]
   10362:	604b      	str	r3, [r1, #4]
   10364:	6843      	ldr	r3, [r0, #4]
   10366:	3008      	adds	r0, #8
   10368:	6063      	str	r3, [r4, #4]
   1036a:	3408      	adds	r4, #8
   1036c:	1c01      	adds	r1, r0, #0
   1036e:	c908      	ldmia	r1!, {r3}
   10370:	1c22      	adds	r2, r4, #0
   10372:	c208      	stmia	r2!, {r3}
   10374:	6843      	ldr	r3, [r0, #4]
   10376:	6063      	str	r3, [r4, #4]
   10378:	684b      	ldr	r3, [r1, #4]
   1037a:	6053      	str	r3, [r2, #4]
   1037c:	e004      	b.n	10388 <_realloc_r+0x288>
   1037e:	980a      	ldr	r0, [sp, #40]
   10380:	1c39      	adds	r1, r7, #0
   10382:	1c2a      	adds	r2, r5, #0
   10384:	f7ff fa7a 	bl	f87c <memmove>
   10388:	9803      	ldr	r0, [sp, #12]
   1038a:	1c39      	adds	r1, r7, #0
   1038c:	f7fe fd10 	bl	edb0 <_free_r>
   10390:	9803      	ldr	r0, [sp, #12]
   10392:	f7ff fa99 	bl	f8c8 <__malloc_unlock>
   10396:	e030      	b.n	103fa <_realloc_r+0x2fa>
   10398:	9509      	str	r5, [sp, #36]
   1039a:	1c34      	adds	r4, r6, #0
   1039c:	9909      	ldr	r1, [sp, #36]
   1039e:	9a08      	ldr	r2, [sp, #32]
   103a0:	1a88      	subs	r0, r1, r2
   103a2:	6863      	ldr	r3, [r4, #4]
   103a4:	280f      	cmp	r0, #15
   103a6:	d911      	bls.n	103cc <_realloc_r+0x2cc>
   103a8:	18a1      	adds	r1, r4, r2
   103aa:	9d08      	ldr	r5, [sp, #32]
   103ac:	2201      	movs	r2, #1
   103ae:	4013      	ands	r3, r2
   103b0:	432b      	orrs	r3, r5
   103b2:	6063      	str	r3, [r4, #4]
   103b4:	1c03      	adds	r3, r0, #0
   103b6:	4313      	orrs	r3, r2
   103b8:	604b      	str	r3, [r1, #4]
   103ba:	1808      	adds	r0, r1, r0
   103bc:	6843      	ldr	r3, [r0, #4]
   103be:	4313      	orrs	r3, r2
   103c0:	6043      	str	r3, [r0, #4]
   103c2:	3108      	adds	r1, #8
   103c4:	9803      	ldr	r0, [sp, #12]
   103c6:	f7fe fcf3 	bl	edb0 <_free_r>
   103ca:	e008      	b.n	103de <_realloc_r+0x2de>
   103cc:	2101      	movs	r1, #1
   103ce:	9809      	ldr	r0, [sp, #36]
   103d0:	400b      	ands	r3, r1
   103d2:	4303      	orrs	r3, r0
   103d4:	6063      	str	r3, [r4, #4]
   103d6:	1822      	adds	r2, r4, r0
   103d8:	6853      	ldr	r3, [r2, #4]
   103da:	430b      	orrs	r3, r1
   103dc:	6053      	str	r3, [r2, #4]
   103de:	9803      	ldr	r0, [sp, #12]
   103e0:	f7ff fa72 	bl	f8c8 <__malloc_unlock>
   103e4:	3408      	adds	r4, #8
   103e6:	940a      	str	r4, [sp, #40]
   103e8:	e007      	b.n	103fa <_realloc_r+0x2fa>
   103ea:	43a0      	bics	r0, r4
   103ec:	9b01      	ldr	r3, [sp, #4]
   103ee:	1942      	adds	r2, r0, r5
   103f0:	9209      	str	r2, [sp, #36]
   103f2:	429a      	cmp	r2, r3
   103f4:	db00      	blt.n	103f8 <_realloc_r+0x2f8>
   103f6:	e6dd      	b.n	101b4 <_realloc_r+0xb4>
   103f8:	e6e3      	b.n	101c2 <_realloc_r+0xc2>
   103fa:	980a      	ldr	r0, [sp, #40]
   103fc:	b00b      	add	sp, #44
   103fe:	bcf0      	pop	{r4, r5, r6, r7}
   10400:	bc02      	pop	{r1}
   10402:	4708      	bx	r1
   10404:	0444      	lsls	r4, r0, #17
   10406:	4000      	ands	r0, r0

00010408 <isinf>:
   10408:	b510      	push	{r4, lr}
   1040a:	1c0c      	adds	r4, r1, #0
   1040c:	4262      	negs	r2, r4
   1040e:	4907      	ldr	r1, [pc, #28]	(1042c <.text+0x1042c>)
   10410:	4322      	orrs	r2, r4
   10412:	4001      	ands	r1, r0
   10414:	0fd2      	lsrs	r2, r2, #31
   10416:	4b06      	ldr	r3, [pc, #24]	(10430 <.text+0x10430>)
   10418:	4311      	orrs	r1, r2
   1041a:	1a5b      	subs	r3, r3, r1
   1041c:	425a      	negs	r2, r3
   1041e:	4313      	orrs	r3, r2
   10420:	0fdb      	lsrs	r3, r3, #31
   10422:	2001      	movs	r0, #1
   10424:	1ac0      	subs	r0, r0, r3
   10426:	bc10      	pop	{r4}
   10428:	bc02      	pop	{r1}
   1042a:	4708      	bx	r1
   1042c:	ffff 7fff 	undefined
   10430:	0000      	lsls	r0, r0, #0
   10432:	7ff0      	ldrb	r0, [r6, #31]

00010434 <isnan>:
   10434:	b510      	push	{r4, lr}
   10436:	1c0c      	adds	r4, r1, #0
   10438:	4262      	negs	r2, r4
   1043a:	4905      	ldr	r1, [pc, #20]	(10450 <.text+0x10450>)
   1043c:	4322      	orrs	r2, r4
   1043e:	4001      	ands	r1, r0
   10440:	0fd2      	lsrs	r2, r2, #31
   10442:	4804      	ldr	r0, [pc, #16]	(10454 <.text+0x10454>)
   10444:	4311      	orrs	r1, r2
   10446:	1a40      	subs	r0, r0, r1
   10448:	0fc0      	lsrs	r0, r0, #31
   1044a:	bc10      	pop	{r4}
   1044c:	bc02      	pop	{r1}
   1044e:	4708      	bx	r1
   10450:	ffff 7fff 	undefined
   10454:	0000      	lsls	r0, r0, #0
   10456:	7ff0      	ldrb	r0, [r6, #31]

00010458 <__sclose>:
   10458:	b500      	push	{lr}
   1045a:	4b04      	ldr	r3, [pc, #16]	(1046c <.text+0x1046c>)
   1045c:	1c02      	adds	r2, r0, #0
   1045e:	6818      	ldr	r0, [r3, #0]
   10460:	230e      	movs	r3, #14
   10462:	5ed1      	ldrsh	r1, [r2, r3]
   10464:	f008 fa1a 	bl	1889c <___close_r_from_thumb>
   10468:	bc02      	pop	{r1}
   1046a:	4708      	bx	r1
   1046c:	0030      	lsls	r0, r6, #0
   1046e:	4000      	ands	r0, r0

00010470 <__sseek>:
   10470:	b530      	push	{r4, r5, lr}
   10472:	1c13      	adds	r3, r2, #0
   10474:	4a0b      	ldr	r2, [pc, #44]	(104a4 <.text+0x104a4>)
   10476:	1c05      	adds	r5, r0, #0
   10478:	1c0c      	adds	r4, r1, #0
   1047a:	6810      	ldr	r0, [r2, #0]
   1047c:	220e      	movs	r2, #14
   1047e:	5ea9      	ldrsh	r1, [r5, r2]
   10480:	1c22      	adds	r2, r4, #0
   10482:	f008 fa0f 	bl	188a4 <___lseek_r_from_thumb>
   10486:	89aa      	ldrh	r2, [r5, #12]
   10488:	1c43      	adds	r3, r0, #1
   1048a:	d103      	bne.n	10494 <__sseek+0x24>
   1048c:	4b06      	ldr	r3, [pc, #24]	(104a8 <.text+0x104a8>)
   1048e:	4013      	ands	r3, r2
   10490:	81ab      	strh	r3, [r5, #12]
   10492:	e004      	b.n	1049e <__sseek+0x2e>
   10494:	2380      	movs	r3, #128
   10496:	015b      	lsls	r3, r3, #5
   10498:	4313      	orrs	r3, r2
   1049a:	81ab      	strh	r3, [r5, #12]
   1049c:	6528      	str	r0, [r5, #80]
   1049e:	bc30      	pop	{r4, r5}
   104a0:	bc02      	pop	{r1}
   104a2:	4708      	bx	r1
   104a4:	0030      	lsls	r0, r6, #0
   104a6:	4000      	ands	r0, r0
   104a8:	efff ffff 	undefined

000104ac <__swrite>:
   104ac:	b570      	push	{r4, r5, r6, lr}
   104ae:	8983      	ldrh	r3, [r0, #12]
   104b0:	1c04      	adds	r4, r0, #0
   104b2:	1c0d      	adds	r5, r1, #0
   104b4:	1c16      	adds	r6, r2, #0
   104b6:	05da      	lsls	r2, r3, #23
   104b8:	d507      	bpl.n	104ca <__swrite+0x1e>
   104ba:	4b0b      	ldr	r3, [pc, #44]	(104e8 <.text+0x104e8>)
   104bc:	2200      	movs	r2, #0
   104be:	6818      	ldr	r0, [r3, #0]
   104c0:	230e      	movs	r3, #14
   104c2:	5ee1      	ldrsh	r1, [r4, r3]
   104c4:	2302      	movs	r3, #2
   104c6:	f008 f9ed 	bl	188a4 <___lseek_r_from_thumb>
   104ca:	89a3      	ldrh	r3, [r4, #12]
   104cc:	4a07      	ldr	r2, [pc, #28]	(104ec <.text+0x104ec>)
   104ce:	4013      	ands	r3, r2
   104d0:	81a3      	strh	r3, [r4, #12]
   104d2:	4b05      	ldr	r3, [pc, #20]	(104e8 <.text+0x104e8>)
   104d4:	220e      	movs	r2, #14
   104d6:	5ea1      	ldrsh	r1, [r4, r2]
   104d8:	6818      	ldr	r0, [r3, #0]
   104da:	1c2a      	adds	r2, r5, #0
   104dc:	1c33      	adds	r3, r6, #0
   104de:	f008 f9e5 	bl	188ac <___write_r_from_thumb>
   104e2:	bc70      	pop	{r4, r5, r6}
   104e4:	bc02      	pop	{r1}
   104e6:	4708      	bx	r1
   104e8:	0030      	lsls	r0, r6, #0
   104ea:	4000      	ands	r0, r0
   104ec:	efff ffff 	undefined

000104f0 <__sread>:
   104f0:	b530      	push	{r4, r5, lr}
   104f2:	1c13      	adds	r3, r2, #0
   104f4:	4a0a      	ldr	r2, [pc, #40]	(10520 <.text+0x10520>)
   104f6:	1c05      	adds	r5, r0, #0
   104f8:	1c0c      	adds	r4, r1, #0
   104fa:	6810      	ldr	r0, [r2, #0]
   104fc:	220e      	movs	r2, #14
   104fe:	5ea9      	ldrsh	r1, [r5, r2]
   10500:	1c22      	adds	r2, r4, #0
   10502:	f008 f9d7 	bl	188b4 <___read_r_from_thumb>
   10506:	2800      	cmp	r0, #0
   10508:	db03      	blt.n	10512 <__sread+0x22>
   1050a:	6d2b      	ldr	r3, [r5, #80]
   1050c:	181b      	adds	r3, r3, r0
   1050e:	652b      	str	r3, [r5, #80]
   10510:	e003      	b.n	1051a <__sread+0x2a>
   10512:	89ab      	ldrh	r3, [r5, #12]
   10514:	4a03      	ldr	r2, [pc, #12]	(10524 <.text+0x10524>)
   10516:	4013      	ands	r3, r2
   10518:	81ab      	strh	r3, [r5, #12]
   1051a:	bc30      	pop	{r4, r5}
   1051c:	bc02      	pop	{r1}
   1051e:	4708      	bx	r1
   10520:	0030      	lsls	r0, r6, #0
   10522:	4000      	ands	r0, r0
   10524:	efff ffff 	undefined

00010528 <strcmp>:
   10528:	e001      	b.n	1052e <strcmp+0x6>
   1052a:	3001      	adds	r0, #1
   1052c:	3101      	adds	r1, #1
   1052e:	7802      	ldrb	r2, [r0, #0]
   10530:	2a00      	cmp	r2, #0
   10532:	d002      	beq.n	1053a <strcmp+0x12>
   10534:	780b      	ldrb	r3, [r1, #0]
   10536:	4293      	cmp	r3, r2
   10538:	d0f7      	beq.n	1052a <strcmp+0x2>
   1053a:	7808      	ldrb	r0, [r1, #0]
   1053c:	1a10      	subs	r0, r2, r0
   1053e:	4770      	bx	lr

00010540 <_calloc_r>:
   10540:	b530      	push	{r4, r5, lr}
   10542:	4351      	muls	r1, r2
   10544:	f7fe ff38 	bl	f3b8 <_malloc_r>
   10548:	1c04      	adds	r4, r0, #0
   1054a:	2800      	cmp	r0, #0
   1054c:	d022      	beq.n	10594 <_calloc_r+0x54>
   1054e:	1c03      	adds	r3, r0, #0
   10550:	3b08      	subs	r3, #8
   10552:	685b      	ldr	r3, [r3, #4]
   10554:	2203      	movs	r2, #3
   10556:	4393      	bics	r3, r2
   10558:	1f1a      	subs	r2, r3, #4
   1055a:	2a24      	cmp	r2, #36
   1055c:	d817      	bhi.n	1058e <_calloc_r+0x4e>
   1055e:	1c01      	adds	r1, r0, #0
   10560:	2a13      	cmp	r2, #19
   10562:	d90e      	bls.n	10582 <_calloc_r+0x42>
   10564:	2500      	movs	r5, #0
   10566:	c020      	stmia	r0!, {r5}
   10568:	6065      	str	r5, [r4, #4]
   1056a:	1d01      	adds	r1, r0, #4
   1056c:	2a1b      	cmp	r2, #27
   1056e:	d908      	bls.n	10582 <_calloc_r+0x42>
   10570:	1d0b      	adds	r3, r1, #4
   10572:	6045      	str	r5, [r0, #4]
   10574:	604d      	str	r5, [r1, #4]
   10576:	1d19      	adds	r1, r3, #4
   10578:	2a24      	cmp	r2, #36
   1057a:	d102      	bne.n	10582 <_calloc_r+0x42>
   1057c:	605d      	str	r5, [r3, #4]
   1057e:	604d      	str	r5, [r1, #4]
   10580:	3108      	adds	r1, #8
   10582:	2200      	movs	r2, #0
   10584:	1c0b      	adds	r3, r1, #0
   10586:	c304      	stmia	r3!, {r2}
   10588:	604a      	str	r2, [r1, #4]
   1058a:	605a      	str	r2, [r3, #4]
   1058c:	e002      	b.n	10594 <_calloc_r+0x54>
   1058e:	2100      	movs	r1, #0
   10590:	f7ff f990 	bl	f8b4 <memset>
   10594:	1c20      	adds	r0, r4, #0
   10596:	bc30      	pop	{r4, r5}
   10598:	bc02      	pop	{r1}
   1059a:	4708      	bx	r1

0001059c <_fclose_r>:
   1059c:	b570      	push	{r4, r5, r6, lr}
   1059e:	1c05      	adds	r5, r0, #0
   105a0:	1c0c      	adds	r4, r1, #0
   105a2:	2900      	cmp	r1, #0
   105a4:	d00e      	beq.n	105c4 <_fclose_r+0x28>
   105a6:	f7fe fb25 	bl	ebf4 <__sfp_lock_acquire>
   105aa:	2d00      	cmp	r5, #0
   105ac:	d005      	beq.n	105ba <_fclose_r+0x1e>
   105ae:	6bab      	ldr	r3, [r5, #56]
   105b0:	2b00      	cmp	r3, #0
   105b2:	d102      	bne.n	105ba <_fclose_r+0x1e>
   105b4:	1c28      	adds	r0, r5, #0
   105b6:	f7fe faef 	bl	eb98 <__sinit>
   105ba:	89a3      	ldrh	r3, [r4, #12]
   105bc:	2b00      	cmp	r3, #0
   105be:	d103      	bne.n	105c8 <_fclose_r+0x2c>
   105c0:	f7fe fb1a 	bl	ebf8 <__sfp_lock_release>
   105c4:	2600      	movs	r6, #0
   105c6:	e032      	b.n	1062e <_fclose_r+0x92>
   105c8:	071a      	lsls	r2, r3, #28
   105ca:	d401      	bmi.n	105d0 <_fclose_r+0x34>
   105cc:	2600      	movs	r6, #0
   105ce:	e003      	b.n	105d8 <_fclose_r+0x3c>
   105d0:	1c20      	adds	r0, r4, #0
   105d2:	f7fe fa81 	bl	ead8 <fflush>
   105d6:	1c06      	adds	r6, r0, #0
   105d8:	6ae3      	ldr	r3, [r4, #44]
   105da:	2b00      	cmp	r3, #0
   105dc:	d006      	beq.n	105ec <_fclose_r+0x50>
   105de:	69e0      	ldr	r0, [r4, #28]
   105e0:	f000 f836 	bl	10650 <.text+0x10650>
   105e4:	2800      	cmp	r0, #0
   105e6:	da01      	bge.n	105ec <_fclose_r+0x50>
   105e8:	2601      	movs	r6, #1
   105ea:	4276      	negs	r6, r6
   105ec:	89a3      	ldrh	r3, [r4, #12]
   105ee:	061a      	lsls	r2, r3, #24
   105f0:	d503      	bpl.n	105fa <_fclose_r+0x5e>
   105f2:	6921      	ldr	r1, [r4, #16]
   105f4:	1c28      	adds	r0, r5, #0
   105f6:	f7fe fbdb 	bl	edb0 <_free_r>
   105fa:	6b21      	ldr	r1, [r4, #48]
   105fc:	2900      	cmp	r1, #0
   105fe:	d009      	beq.n	10614 <_fclose_r+0x78>
   10600:	1c23      	adds	r3, r4, #0
   10602:	3340      	adds	r3, #64
   10604:	4299      	cmp	r1, r3
   10606:	d003      	beq.n	10610 <_fclose_r+0x74>
   10608:	4b0b      	ldr	r3, [pc, #44]	(10638 <.text+0x10638>)
   1060a:	6818      	ldr	r0, [r3, #0]
   1060c:	f7fe fbd0 	bl	edb0 <_free_r>
   10610:	2300      	movs	r3, #0
   10612:	6323      	str	r3, [r4, #48]
   10614:	6c61      	ldr	r1, [r4, #68]
   10616:	2900      	cmp	r1, #0
   10618:	d005      	beq.n	10626 <_fclose_r+0x8a>
   1061a:	4b07      	ldr	r3, [pc, #28]	(10638 <.text+0x10638>)
   1061c:	6818      	ldr	r0, [r3, #0]
   1061e:	f7fe fbc7 	bl	edb0 <_free_r>
   10622:	2300      	movs	r3, #0
   10624:	6463      	str	r3, [r4, #68]
   10626:	2300      	movs	r3, #0
   10628:	81a3      	strh	r3, [r4, #12]
   1062a:	f7fe fae5 	bl	ebf8 <__sfp_lock_release>
   1062e:	1c30      	adds	r0, r6, #0
   10630:	bc70      	pop	{r4, r5, r6}
   10632:	bc02      	pop	{r1}
   10634:	4708      	bx	r1
   10636:	0000      	lsls	r0, r0, #0
   10638:	0030      	lsls	r0, r6, #0
   1063a:	4000      	ands	r0, r0

0001063c <fclose>:
   1063c:	b500      	push	{lr}
   1063e:	4b03      	ldr	r3, [pc, #12]	(1064c <.text+0x1064c>)
   10640:	1c01      	adds	r1, r0, #0
   10642:	6818      	ldr	r0, [r3, #0]
   10644:	f7ff ffaa 	bl	1059c <_fclose_r>
   10648:	bc02      	pop	{r1}
   1064a:	4708      	bx	r1
   1064c:	0030      	lsls	r0, r6, #0
   1064e:	4000      	ands	r0, r0
   10650:	4718      	bx	r3
   10652:	46c0      	nop			(mov r8, r8)

00010654 <__aeabi_uidiv>:
   10654:	2900      	cmp	r1, #0
   10656:	d034      	beq.n	106c2 <__aeabi_uidiv+0x6e>
   10658:	2301      	movs	r3, #1
   1065a:	2200      	movs	r2, #0
   1065c:	b410      	push	{r4}
   1065e:	4288      	cmp	r0, r1
   10660:	d32c      	bcc.n	106bc <__aeabi_uidiv+0x68>
   10662:	2401      	movs	r4, #1
   10664:	0724      	lsls	r4, r4, #28
   10666:	42a1      	cmp	r1, r4
   10668:	d204      	bcs.n	10674 <__aeabi_uidiv+0x20>
   1066a:	4281      	cmp	r1, r0
   1066c:	d202      	bcs.n	10674 <__aeabi_uidiv+0x20>
   1066e:	0109      	lsls	r1, r1, #4
   10670:	011b      	lsls	r3, r3, #4
   10672:	e7f8      	b.n	10666 <__aeabi_uidiv+0x12>
   10674:	00e4      	lsls	r4, r4, #3
   10676:	42a1      	cmp	r1, r4
   10678:	d204      	bcs.n	10684 <__aeabi_uidiv+0x30>
   1067a:	4281      	cmp	r1, r0
   1067c:	d202      	bcs.n	10684 <__aeabi_uidiv+0x30>
   1067e:	0049      	lsls	r1, r1, #1
   10680:	005b      	lsls	r3, r3, #1
   10682:	e7f8      	b.n	10676 <__aeabi_uidiv+0x22>
   10684:	4288      	cmp	r0, r1
   10686:	d301      	bcc.n	1068c <__aeabi_uidiv+0x38>
   10688:	1a40      	subs	r0, r0, r1
   1068a:	431a      	orrs	r2, r3
   1068c:	084c      	lsrs	r4, r1, #1
   1068e:	42a0      	cmp	r0, r4
   10690:	d302      	bcc.n	10698 <__aeabi_uidiv+0x44>
   10692:	1b00      	subs	r0, r0, r4
   10694:	085c      	lsrs	r4, r3, #1
   10696:	4322      	orrs	r2, r4
   10698:	088c      	lsrs	r4, r1, #2
   1069a:	42a0      	cmp	r0, r4
   1069c:	d302      	bcc.n	106a4 <__aeabi_uidiv+0x50>
   1069e:	1b00      	subs	r0, r0, r4
   106a0:	089c      	lsrs	r4, r3, #2
   106a2:	4322      	orrs	r2, r4
   106a4:	08cc      	lsrs	r4, r1, #3
   106a6:	42a0      	cmp	r0, r4
   106a8:	d302      	bcc.n	106b0 <__aeabi_uidiv+0x5c>
   106aa:	1b00      	subs	r0, r0, r4
   106ac:	08dc      	lsrs	r4, r3, #3
   106ae:	4322      	orrs	r2, r4
   106b0:	2800      	cmp	r0, #0
   106b2:	d003      	beq.n	106bc <__aeabi_uidiv+0x68>
   106b4:	091b      	lsrs	r3, r3, #4
   106b6:	d001      	beq.n	106bc <__aeabi_uidiv+0x68>
   106b8:	0909      	lsrs	r1, r1, #4
   106ba:	e7e3      	b.n	10684 <__aeabi_uidiv+0x30>
   106bc:	1c10      	adds	r0, r2, #0
   106be:	bc10      	pop	{r4}
   106c0:	4770      	bx	lr
   106c2:	b502      	push	{r1, lr}
   106c4:	f000 f92e 	bl	10924 <__aeabi_idiv0>
   106c8:	2000      	movs	r0, #0
   106ca:	bc06      	pop	{r1, r2}
   106cc:	4710      	bx	r2
	...

000106d0 <__aeabi_uidivmod>:
   106d0:	b503      	push	{r0, r1, lr}
   106d2:	f7ff ffbf 	bl	10654 <__aeabi_uidiv>
   106d6:	bc0e      	pop	{r1, r2, r3}
   106d8:	4342      	muls	r2, r0
   106da:	1a89      	subs	r1, r1, r2
   106dc:	4718      	bx	r3
   106de:	46c0      	nop			(mov r8, r8)

000106e0 <__aeabi_idiv>:
   106e0:	2900      	cmp	r1, #0
   106e2:	d041      	beq.n	10768 <__aeabi_idiv+0x88>
   106e4:	b410      	push	{r4}
   106e6:	1c04      	adds	r4, r0, #0
   106e8:	404c      	eors	r4, r1
   106ea:	46a4      	mov	ip, r4
   106ec:	2301      	movs	r3, #1
   106ee:	2200      	movs	r2, #0
   106f0:	2900      	cmp	r1, #0
   106f2:	d500      	bpl.n	106f6 <__aeabi_idiv+0x16>
   106f4:	4249      	negs	r1, r1
   106f6:	2800      	cmp	r0, #0
   106f8:	d500      	bpl.n	106fc <__aeabi_idiv+0x1c>
   106fa:	4240      	negs	r0, r0
   106fc:	4288      	cmp	r0, r1
   106fe:	d32c      	bcc.n	1075a <__aeabi_idiv+0x7a>
   10700:	2401      	movs	r4, #1
   10702:	0724      	lsls	r4, r4, #28
   10704:	42a1      	cmp	r1, r4
   10706:	d204      	bcs.n	10712 <__aeabi_idiv+0x32>
   10708:	4281      	cmp	r1, r0
   1070a:	d202      	bcs.n	10712 <__aeabi_idiv+0x32>
   1070c:	0109      	lsls	r1, r1, #4
   1070e:	011b      	lsls	r3, r3, #4
   10710:	e7f8      	b.n	10704 <__aeabi_idiv+0x24>
   10712:	00e4      	lsls	r4, r4, #3
   10714:	42a1      	cmp	r1, r4
   10716:	d204      	bcs.n	10722 <__aeabi_idiv+0x42>
   10718:	4281      	cmp	r1, r0
   1071a:	d202      	bcs.n	10722 <__aeabi_idiv+0x42>
   1071c:	0049      	lsls	r1, r1, #1
   1071e:	005b      	lsls	r3, r3, #1
   10720:	e7f8      	b.n	10714 <__aeabi_idiv+0x34>
   10722:	4288      	cmp	r0, r1
   10724:	d301      	bcc.n	1072a <__aeabi_idiv+0x4a>
   10726:	1a40      	subs	r0, r0, r1
   10728:	431a      	orrs	r2, r3
   1072a:	084c      	lsrs	r4, r1, #1
   1072c:	42a0      	cmp	r0, r4
   1072e:	d302      	bcc.n	10736 <__aeabi_idiv+0x56>
   10730:	1b00      	subs	r0, r0, r4
   10732:	085c      	lsrs	r4, r3, #1
   10734:	4322      	orrs	r2, r4
   10736:	088c      	lsrs	r4, r1, #2
   10738:	42a0      	cmp	r0, r4
   1073a:	d302      	bcc.n	10742 <__aeabi_idiv+0x62>
   1073c:	1b00      	subs	r0, r0, r4
   1073e:	089c      	lsrs	r4, r3, #2
   10740:	4322      	orrs	r2, r4
   10742:	08cc      	lsrs	r4, r1, #3
   10744:	42a0      	cmp	r0, r4
   10746:	d302      	bcc.n	1074e <__aeabi_idiv+0x6e>
   10748:	1b00      	subs	r0, r0, r4
   1074a:	08dc      	lsrs	r4, r3, #3
   1074c:	4322      	orrs	r2, r4
   1074e:	2800      	cmp	r0, #0
   10750:	d003      	beq.n	1075a <__aeabi_idiv+0x7a>
   10752:	091b      	lsrs	r3, r3, #4
   10754:	d001      	beq.n	1075a <__aeabi_idiv+0x7a>
   10756:	0909      	lsrs	r1, r1, #4
   10758:	e7e3      	b.n	10722 <__aeabi_idiv+0x42>
   1075a:	1c10      	adds	r0, r2, #0
   1075c:	4664      	mov	r4, ip
   1075e:	2c00      	cmp	r4, #0
   10760:	d500      	bpl.n	10764 <__aeabi_idiv+0x84>
   10762:	4240      	negs	r0, r0
   10764:	bc10      	pop	{r4}
   10766:	4770      	bx	lr
   10768:	b502      	push	{r1, lr}
   1076a:	f000 f8db 	bl	10924 <__aeabi_idiv0>
   1076e:	2000      	movs	r0, #0
   10770:	bc06      	pop	{r1, r2}
   10772:	4710      	bx	r2

00010774 <__aeabi_idivmod>:
   10774:	b503      	push	{r0, r1, lr}
   10776:	f7ff ffb3 	bl	106e0 <__aeabi_idiv>
   1077a:	bc0e      	pop	{r1, r2, r3}
   1077c:	4342      	muls	r2, r0
   1077e:	1a89      	subs	r1, r1, r2
   10780:	4718      	bx	r3
   10782:	46c0      	nop			(mov r8, r8)

00010784 <__umodsi3>:
   10784:	2900      	cmp	r1, #0
   10786:	d05a      	beq.n	1083e <__umodsi3+0xba>
   10788:	2301      	movs	r3, #1
   1078a:	4288      	cmp	r0, r1
   1078c:	d200      	bcs.n	10790 <__umodsi3+0xc>
   1078e:	4770      	bx	lr
   10790:	b410      	push	{r4}
   10792:	2401      	movs	r4, #1
   10794:	0724      	lsls	r4, r4, #28
   10796:	42a1      	cmp	r1, r4
   10798:	d204      	bcs.n	107a4 <__umodsi3+0x20>
   1079a:	4281      	cmp	r1, r0
   1079c:	d202      	bcs.n	107a4 <__umodsi3+0x20>
   1079e:	0109      	lsls	r1, r1, #4
   107a0:	011b      	lsls	r3, r3, #4
   107a2:	e7f8      	b.n	10796 <__umodsi3+0x12>
   107a4:	00e4      	lsls	r4, r4, #3
   107a6:	42a1      	cmp	r1, r4
   107a8:	d204      	bcs.n	107b4 <__umodsi3+0x30>
   107aa:	4281      	cmp	r1, r0
   107ac:	d202      	bcs.n	107b4 <__umodsi3+0x30>
   107ae:	0049      	lsls	r1, r1, #1
   107b0:	005b      	lsls	r3, r3, #1
   107b2:	e7f8      	b.n	107a6 <__umodsi3+0x22>
   107b4:	2200      	movs	r2, #0
   107b6:	4288      	cmp	r0, r1
   107b8:	d300      	bcc.n	107bc <__umodsi3+0x38>
   107ba:	1a40      	subs	r0, r0, r1
   107bc:	084c      	lsrs	r4, r1, #1
   107be:	42a0      	cmp	r0, r4
   107c0:	d305      	bcc.n	107ce <__umodsi3+0x4a>
   107c2:	1b00      	subs	r0, r0, r4
   107c4:	469c      	mov	ip, r3
   107c6:	2401      	movs	r4, #1
   107c8:	41e3      	rors	r3, r4
   107ca:	431a      	orrs	r2, r3
   107cc:	4663      	mov	r3, ip
   107ce:	088c      	lsrs	r4, r1, #2
   107d0:	42a0      	cmp	r0, r4
   107d2:	d305      	bcc.n	107e0 <__umodsi3+0x5c>
   107d4:	1b00      	subs	r0, r0, r4
   107d6:	469c      	mov	ip, r3
   107d8:	2402      	movs	r4, #2
   107da:	41e3      	rors	r3, r4
   107dc:	431a      	orrs	r2, r3
   107de:	4663      	mov	r3, ip
   107e0:	08cc      	lsrs	r4, r1, #3
   107e2:	42a0      	cmp	r0, r4
   107e4:	d305      	bcc.n	107f2 <__umodsi3+0x6e>
   107e6:	1b00      	subs	r0, r0, r4
   107e8:	469c      	mov	ip, r3
   107ea:	2403      	movs	r4, #3
   107ec:	41e3      	rors	r3, r4
   107ee:	431a      	orrs	r2, r3
   107f0:	4663      	mov	r3, ip
   107f2:	469c      	mov	ip, r3
   107f4:	2800      	cmp	r0, #0
   107f6:	d003      	beq.n	10800 <__umodsi3+0x7c>
   107f8:	091b      	lsrs	r3, r3, #4
   107fa:	d001      	beq.n	10800 <__umodsi3+0x7c>
   107fc:	0909      	lsrs	r1, r1, #4
   107fe:	e7d9      	b.n	107b4 <__umodsi3+0x30>
   10800:	240e      	movs	r4, #14
   10802:	0724      	lsls	r4, r4, #28
   10804:	4022      	ands	r2, r4
   10806:	d018      	beq.n	1083a <__umodsi3+0xb6>
   10808:	4663      	mov	r3, ip
   1080a:	2407      	movs	r4, #7
   1080c:	4223      	tst	r3, r4
   1080e:	d014      	beq.n	1083a <__umodsi3+0xb6>
   10810:	4663      	mov	r3, ip
   10812:	2403      	movs	r4, #3
   10814:	41e3      	rors	r3, r4
   10816:	421a      	tst	r2, r3
   10818:	d001      	beq.n	1081e <__umodsi3+0x9a>
   1081a:	08cc      	lsrs	r4, r1, #3
   1081c:	1900      	adds	r0, r0, r4
   1081e:	4663      	mov	r3, ip
   10820:	2402      	movs	r4, #2
   10822:	41e3      	rors	r3, r4
   10824:	421a      	tst	r2, r3
   10826:	d001      	beq.n	1082c <__umodsi3+0xa8>
   10828:	088c      	lsrs	r4, r1, #2
   1082a:	1900      	adds	r0, r0, r4
   1082c:	4663      	mov	r3, ip
   1082e:	2401      	movs	r4, #1
   10830:	41e3      	rors	r3, r4
   10832:	421a      	tst	r2, r3
   10834:	d001      	beq.n	1083a <__umodsi3+0xb6>
   10836:	084c      	lsrs	r4, r1, #1
   10838:	1900      	adds	r0, r0, r4
   1083a:	bc10      	pop	{r4}
   1083c:	4770      	bx	lr
   1083e:	b502      	push	{r1, lr}
   10840:	f000 f870 	bl	10924 <__aeabi_idiv0>
   10844:	2000      	movs	r0, #0
   10846:	bc06      	pop	{r1, r2}
   10848:	4710      	bx	r2
   1084a:	46c0      	nop			(mov r8, r8)

0001084c <__modsi3>:
   1084c:	2301      	movs	r3, #1
   1084e:	2900      	cmp	r1, #0
   10850:	d062      	beq.n	10918 <__modsi3+0xcc>
   10852:	d500      	bpl.n	10856 <__modsi3+0xa>
   10854:	4249      	negs	r1, r1
   10856:	b410      	push	{r4}
   10858:	b401      	push	{r0}
   1085a:	2800      	cmp	r0, #0
   1085c:	d500      	bpl.n	10860 <__modsi3+0x14>
   1085e:	4240      	negs	r0, r0
   10860:	4288      	cmp	r0, r1
   10862:	d353      	bcc.n	1090c <__modsi3+0xc0>
   10864:	2401      	movs	r4, #1
   10866:	0724      	lsls	r4, r4, #28
   10868:	42a1      	cmp	r1, r4
   1086a:	d204      	bcs.n	10876 <__modsi3+0x2a>
   1086c:	4281      	cmp	r1, r0
   1086e:	d202      	bcs.n	10876 <__modsi3+0x2a>
   10870:	0109      	lsls	r1, r1, #4
   10872:	011b      	lsls	r3, r3, #4
   10874:	e7f8      	b.n	10868 <__modsi3+0x1c>
   10876:	00e4      	lsls	r4, r4, #3
   10878:	42a1      	cmp	r1, r4
   1087a:	d204      	bcs.n	10886 <__modsi3+0x3a>
   1087c:	4281      	cmp	r1, r0
   1087e:	d202      	bcs.n	10886 <__modsi3+0x3a>
   10880:	0049      	lsls	r1, r1, #1
   10882:	005b      	lsls	r3, r3, #1
   10884:	e7f8      	b.n	10878 <__modsi3+0x2c>
   10886:	2200      	movs	r2, #0
   10888:	4288      	cmp	r0, r1
   1088a:	d300      	bcc.n	1088e <__modsi3+0x42>
   1088c:	1a40      	subs	r0, r0, r1
   1088e:	084c      	lsrs	r4, r1, #1
   10890:	42a0      	cmp	r0, r4
   10892:	d305      	bcc.n	108a0 <__modsi3+0x54>
   10894:	1b00      	subs	r0, r0, r4
   10896:	469c      	mov	ip, r3
   10898:	2401      	movs	r4, #1
   1089a:	41e3      	rors	r3, r4
   1089c:	431a      	orrs	r2, r3
   1089e:	4663      	mov	r3, ip
   108a0:	088c      	lsrs	r4, r1, #2
   108a2:	42a0      	cmp	r0, r4
   108a4:	d305      	bcc.n	108b2 <__modsi3+0x66>
   108a6:	1b00      	subs	r0, r0, r4
   108a8:	469c      	mov	ip, r3
   108aa:	2402      	movs	r4, #2
   108ac:	41e3      	rors	r3, r4
   108ae:	431a      	orrs	r2, r3
   108b0:	4663      	mov	r3, ip
   108b2:	08cc      	lsrs	r4, r1, #3
   108b4:	42a0      	cmp	r0, r4
   108b6:	d305      	bcc.n	108c4 <__modsi3+0x78>
   108b8:	1b00      	subs	r0, r0, r4
   108ba:	469c      	mov	ip, r3
   108bc:	2403      	movs	r4, #3
   108be:	41e3      	rors	r3, r4
   108c0:	431a      	orrs	r2, r3
   108c2:	4663      	mov	r3, ip
   108c4:	469c      	mov	ip, r3
   108c6:	2800      	cmp	r0, #0
   108c8:	d003      	beq.n	108d2 <__modsi3+0x86>
   108ca:	091b      	lsrs	r3, r3, #4
   108cc:	d001      	beq.n	108d2 <__modsi3+0x86>
   108ce:	0909      	lsrs	r1, r1, #4
   108d0:	e7d9      	b.n	10886 <__modsi3+0x3a>
   108d2:	240e      	movs	r4, #14
   108d4:	0724      	lsls	r4, r4, #28
   108d6:	4022      	ands	r2, r4
   108d8:	d018      	beq.n	1090c <__modsi3+0xc0>
   108da:	4663      	mov	r3, ip
   108dc:	2407      	movs	r4, #7
   108de:	4223      	tst	r3, r4
   108e0:	d014      	beq.n	1090c <__modsi3+0xc0>
   108e2:	4663      	mov	r3, ip
   108e4:	2403      	movs	r4, #3
   108e6:	41e3      	rors	r3, r4
   108e8:	421a      	tst	r2, r3
   108ea:	d001      	beq.n	108f0 <__modsi3+0xa4>
   108ec:	08cc      	lsrs	r4, r1, #3
   108ee:	1900      	adds	r0, r0, r4
   108f0:	4663      	mov	r3, ip
   108f2:	2402      	movs	r4, #2
   108f4:	41e3      	rors	r3, r4
   108f6:	421a      	tst	r2, r3
   108f8:	d001      	beq.n	108fe <__modsi3+0xb2>
   108fa:	088c      	lsrs	r4, r1, #2
   108fc:	1900      	adds	r0, r0, r4
   108fe:	4663      	mov	r3, ip
   10900:	2401      	movs	r4, #1
   10902:	41e3      	rors	r3, r4
   10904:	421a      	tst	r2, r3
   10906:	d001      	beq.n	1090c <__modsi3+0xc0>
   10908:	084c      	lsrs	r4, r1, #1
   1090a:	1900      	adds	r0, r0, r4
   1090c:	bc10      	pop	{r4}
   1090e:	2c00      	cmp	r4, #0
   10910:	d500      	bpl.n	10914 <__modsi3+0xc8>
   10912:	4240      	negs	r0, r0
   10914:	bc10      	pop	{r4}
   10916:	4770      	bx	lr
   10918:	b502      	push	{r1, lr}
   1091a:	f000 f803 	bl	10924 <__aeabi_idiv0>
   1091e:	2000      	movs	r0, #0
   10920:	bc06      	pop	{r1, r2}
   10922:	4710      	bx	r2

00010924 <__aeabi_idiv0>:
   10924:	4770      	bx	lr
   10926:	46c0      	nop			(mov r8, r8)

00010928 <__aeabi_drsub>:
   10928:	e2200102 	eor	r0, r0, #-2147483648	; 0x80000000
   1092c:	ea000000 	b	10934 <__adddf3>

00010930 <__aeabi_dsub>:
   10930:	e2222102 	eor	r2, r2, #-2147483648	; 0x80000000

00010934 <__adddf3>:
   10934:	e92d4030 	stmdb	sp!, {r4, r5, lr}
   10938:	e1a04080 	mov	r4, r0, lsl #1
   1093c:	e1a05082 	mov	r5, r2, lsl #1
   10940:	e1340005 	teq	r4, r5
   10944:	01310003 	teqeq	r1, r3
   10948:	1194c001 	orrnes	ip, r4, r1
   1094c:	1195c003 	orrnes	ip, r5, r3
   10950:	11f0cac4 	mvnnes	ip, r4, asr #21
   10954:	11f0cac5 	mvnnes	ip, r5, asr #21
   10958:	0a00008c 	beq	10b90 <__adddf3+0x25c>
   1095c:	e1a04aa4 	mov	r4, r4, lsr #21
   10960:	e0745aa5 	rsbs	r5, r4, r5, lsr #21
   10964:	b2655000 	rsblt	r5, r5, #0	; 0x0
   10968:	da000006 	ble	10988 <__adddf3+0x54>
   1096c:	e0844005 	add	r4, r4, r5
   10970:	e0213003 	eor	r3, r1, r3
   10974:	e0202002 	eor	r2, r0, r2
   10978:	e0231001 	eor	r1, r3, r1
   1097c:	e0220000 	eor	r0, r2, r0
   10980:	e0213003 	eor	r3, r1, r3
   10984:	e0202002 	eor	r2, r0, r2
   10988:	e3550036 	cmp	r5, #54	; 0x36
   1098c:	88bd4030 	ldmhiia	sp!, {r4, r5, lr}
   10990:	812fff1e 	bxhi	lr
   10994:	e3100102 	tst	r0, #-2147483648	; 0x80000000
   10998:	e1a00600 	mov	r0, r0, lsl #12
   1099c:	e3a0c601 	mov	ip, #1048576	; 0x100000
   109a0:	e18c0620 	orr	r0, ip, r0, lsr #12
   109a4:	0a000001 	beq	109b0 <__adddf3+0x7c>
   109a8:	e2711000 	rsbs	r1, r1, #0	; 0x0
   109ac:	e2e00000 	rsc	r0, r0, #0	; 0x0
   109b0:	e3120102 	tst	r2, #-2147483648	; 0x80000000
   109b4:	e1a02602 	mov	r2, r2, lsl #12
   109b8:	e18c2622 	orr	r2, ip, r2, lsr #12
   109bc:	0a000001 	beq	109c8 <__adddf3+0x94>
   109c0:	e2733000 	rsbs	r3, r3, #0	; 0x0
   109c4:	e2e22000 	rsc	r2, r2, #0	; 0x0
   109c8:	e1340005 	teq	r4, r5
   109cc:	0a000069 	beq	10b78 <__adddf3+0x244>
   109d0:	e2444001 	sub	r4, r4, #1	; 0x1
   109d4:	e275e020 	rsbs	lr, r5, #32	; 0x20
   109d8:	ba000005 	blt	109f4 <__adddf3+0xc0>
   109dc:	e1a0ce13 	mov	ip, r3, lsl lr
   109e0:	e0911533 	adds	r1, r1, r3, lsr r5
   109e4:	e2a00000 	adc	r0, r0, #0	; 0x0
   109e8:	e0911e12 	adds	r1, r1, r2, lsl lr
   109ec:	e0b00552 	adcs	r0, r0, r2, asr r5
   109f0:	ea000006 	b	10a10 <__adddf3+0xdc>
   109f4:	e2455020 	sub	r5, r5, #32	; 0x20
   109f8:	e28ee020 	add	lr, lr, #32	; 0x20
   109fc:	e3530001 	cmp	r3, #1	; 0x1
   10a00:	e1a0ce12 	mov	ip, r2, lsl lr
   10a04:	238cc002 	orrcs	ip, ip, #2	; 0x2
   10a08:	e0911552 	adds	r1, r1, r2, asr r5
   10a0c:	e0b00fc2 	adcs	r0, r0, r2, asr #31
   10a10:	e2005102 	and	r5, r0, #-2147483648	; 0x80000000
   10a14:	5a000002 	bpl	10a24 <__adddf3+0xf0>
   10a18:	e27cc000 	rsbs	ip, ip, #0	; 0x0
   10a1c:	e2f11000 	rscs	r1, r1, #0	; 0x0
   10a20:	e2e00000 	rsc	r0, r0, #0	; 0x0
   10a24:	e3500601 	cmp	r0, #1048576	; 0x100000
   10a28:	3a00000f 	bcc	10a6c <__adddf3+0x138>
   10a2c:	e3500602 	cmp	r0, #2097152	; 0x200000
   10a30:	3a000006 	bcc	10a50 <__adddf3+0x11c>
   10a34:	e1b000a0 	movs	r0, r0, lsr #1
   10a38:	e1b01061 	movs	r1, r1, rrx
   10a3c:	e1a0c06c 	mov	ip, ip, rrx
   10a40:	e2844001 	add	r4, r4, #1	; 0x1
   10a44:	e1a02a84 	mov	r2, r4, lsl #21
   10a48:	e3720501 	cmn	r2, #4194304	; 0x400000
   10a4c:	2a00006b 	bcs	10c00 <__adddf3+0x2cc>
   10a50:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
   10a54:	01b0c0a1 	moveqs	ip, r1, lsr #1
   10a58:	e2b11000 	adcs	r1, r1, #0	; 0x0
   10a5c:	e0a00a04 	adc	r0, r0, r4, lsl #20
   10a60:	e1800005 	orr	r0, r0, r5
   10a64:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   10a68:	e12fff1e 	bx	lr
   10a6c:	e1b0c08c 	movs	ip, ip, lsl #1
   10a70:	e0b11001 	adcs	r1, r1, r1
   10a74:	e0a00000 	adc	r0, r0, r0
   10a78:	e3100601 	tst	r0, #1048576	; 0x100000
   10a7c:	e2444001 	sub	r4, r4, #1	; 0x1
   10a80:	1afffff2 	bne	10a50 <__adddf3+0x11c>
   10a84:	e3300000 	teq	r0, #0	; 0x0
   10a88:	13a03014 	movne	r3, #20	; 0x14
   10a8c:	03a03034 	moveq	r3, #52	; 0x34
   10a90:	01a00001 	moveq	r0, r1
   10a94:	03a01000 	moveq	r1, #0	; 0x0
   10a98:	e1a02000 	mov	r2, r0
   10a9c:	e3520801 	cmp	r2, #65536	; 0x10000
   10aa0:	21a02822 	movcs	r2, r2, lsr #16
   10aa4:	22433010 	subcs	r3, r3, #16	; 0x10
   10aa8:	e3520c01 	cmp	r2, #256	; 0x100
   10aac:	21a02422 	movcs	r2, r2, lsr #8
   10ab0:	22433008 	subcs	r3, r3, #8	; 0x8
   10ab4:	e3520010 	cmp	r2, #16	; 0x10
   10ab8:	21a02222 	movcs	r2, r2, lsr #4
   10abc:	22433004 	subcs	r3, r3, #4	; 0x4
   10ac0:	e3520004 	cmp	r2, #4	; 0x4
   10ac4:	22433002 	subcs	r3, r3, #2	; 0x2
   10ac8:	304330a2 	subcc	r3, r3, r2, lsr #1
   10acc:	e04331a2 	sub	r3, r3, r2, lsr #3
   10ad0:	e2532020 	subs	r2, r3, #32	; 0x20
   10ad4:	aa000007 	bge	10af8 <__adddf3+0x1c4>
   10ad8:	e292200c 	adds	r2, r2, #12	; 0xc
   10adc:	da000004 	ble	10af4 <__adddf3+0x1c0>
   10ae0:	e282c014 	add	ip, r2, #20	; 0x14
   10ae4:	e262200c 	rsb	r2, r2, #12	; 0xc
   10ae8:	e1a01c10 	mov	r1, r0, lsl ip
   10aec:	e1a00230 	mov	r0, r0, lsr r2
   10af0:	ea000004 	b	10b08 <__adddf3+0x1d4>
   10af4:	e2822014 	add	r2, r2, #20	; 0x14
   10af8:	d262c020 	rsble	ip, r2, #32	; 0x20
   10afc:	e1a00210 	mov	r0, r0, lsl r2
   10b00:	d1800c31 	orrle	r0, r0, r1, lsr ip
   10b04:	d1a01211 	movle	r1, r1, lsl r2
   10b08:	e0544003 	subs	r4, r4, r3
   10b0c:	a0800a04 	addge	r0, r0, r4, lsl #20
   10b10:	a1800005 	orrge	r0, r0, r5
   10b14:	a8bd4030 	ldmgeia	sp!, {r4, r5, lr}
   10b18:	a12fff1e 	bxge	lr
   10b1c:	e1e04004 	mvn	r4, r4
   10b20:	e254401f 	subs	r4, r4, #31	; 0x1f
   10b24:	aa00000f 	bge	10b68 <__adddf3+0x234>
   10b28:	e294400c 	adds	r4, r4, #12	; 0xc
   10b2c:	ca000006 	bgt	10b4c <__adddf3+0x218>
   10b30:	e2844014 	add	r4, r4, #20	; 0x14
   10b34:	e2642020 	rsb	r2, r4, #32	; 0x20
   10b38:	e1a01431 	mov	r1, r1, lsr r4
   10b3c:	e1811210 	orr	r1, r1, r0, lsl r2
   10b40:	e1850430 	orr	r0, r5, r0, lsr r4
   10b44:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   10b48:	e12fff1e 	bx	lr
   10b4c:	e264400c 	rsb	r4, r4, #12	; 0xc
   10b50:	e2642020 	rsb	r2, r4, #32	; 0x20
   10b54:	e1a01231 	mov	r1, r1, lsr r2
   10b58:	e1811410 	orr	r1, r1, r0, lsl r4
   10b5c:	e1a00005 	mov	r0, r5
   10b60:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   10b64:	e12fff1e 	bx	lr
   10b68:	e1a01430 	mov	r1, r0, lsr r4
   10b6c:	e1a00005 	mov	r0, r5
   10b70:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   10b74:	e12fff1e 	bx	lr
   10b78:	e3340000 	teq	r4, #0	; 0x0
   10b7c:	e2222601 	eor	r2, r2, #1048576	; 0x100000
   10b80:	02200601 	eoreq	r0, r0, #1048576	; 0x100000
   10b84:	02844001 	addeq	r4, r4, #1	; 0x1
   10b88:	12455001 	subne	r5, r5, #1	; 0x1
   10b8c:	eaffff8f 	b	109d0 <__adddf3+0x9c>
   10b90:	e1f0cac4 	mvns	ip, r4, asr #21
   10b94:	11f0cac5 	mvnnes	ip, r5, asr #21
   10b98:	0a00001d 	beq	10c14 <__adddf3+0x2e0>
   10b9c:	e1340005 	teq	r4, r5
   10ba0:	01310003 	teqeq	r1, r3
   10ba4:	0a000004 	beq	10bbc <__adddf3+0x288>
   10ba8:	e3340000 	teq	r4, #0	; 0x0
   10bac:	01a00002 	moveq	r0, r2
   10bb0:	01a01003 	moveq	r1, r3
   10bb4:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   10bb8:	e12fff1e 	bx	lr
   10bbc:	e1300002 	teq	r0, r2
   10bc0:	13a00000 	movne	r0, #0	; 0x0
   10bc4:	13a01000 	movne	r1, #0	; 0x0
   10bc8:	18bd4030 	ldmneia	sp!, {r4, r5, lr}
   10bcc:	112fff1e 	bxne	lr
   10bd0:	e1b0caa4 	movs	ip, r4, lsr #21
   10bd4:	1a000004 	bne	10bec <__adddf3+0x2b8>
   10bd8:	e1b01081 	movs	r1, r1, lsl #1
   10bdc:	e0b00000 	adcs	r0, r0, r0
   10be0:	23800102 	orrcs	r0, r0, #-2147483648	; 0x80000000
   10be4:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   10be8:	e12fff1e 	bx	lr
   10bec:	e2944501 	adds	r4, r4, #4194304	; 0x400000
   10bf0:	32800601 	addcc	r0, r0, #1048576	; 0x100000
   10bf4:	38bd4030 	ldmccia	sp!, {r4, r5, lr}
   10bf8:	312fff1e 	bxcc	lr
   10bfc:	e2005102 	and	r5, r0, #-2147483648	; 0x80000000
   10c00:	e385047f 	orr	r0, r5, #2130706432	; 0x7f000000
   10c04:	e380060f 	orr	r0, r0, #15728640	; 0xf00000
   10c08:	e3a01000 	mov	r1, #0	; 0x0
   10c0c:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   10c10:	e12fff1e 	bx	lr
   10c14:	e1f0cac4 	mvns	ip, r4, asr #21
   10c18:	11a00002 	movne	r0, r2
   10c1c:	11a01003 	movne	r1, r3
   10c20:	01f0cac5 	mvneqs	ip, r5, asr #21
   10c24:	11a02000 	movne	r2, r0
   10c28:	11a03001 	movne	r3, r1
   10c2c:	e1914600 	orrs	r4, r1, r0, lsl #12
   10c30:	01935602 	orreqs	r5, r3, r2, lsl #12
   10c34:	01300002 	teqeq	r0, r2
   10c38:	13800702 	orrne	r0, r0, #524288	; 0x80000
   10c3c:	e8bd4030 	ldmia	sp!, {r4, r5, lr}
   10c40:	e12fff1e 	bx	lr

00010c44 <__aeabi_ui2d>:
   10c44:	e3300000 	teq	r0, #0	; 0x0
   10c48:	03a01000 	moveq	r1, #0	; 0x0
   10c4c:	012fff1e 	bxeq	lr
   10c50:	e92d4030 	stmdb	sp!, {r4, r5, lr}
   10c54:	e3a04b01 	mov	r4, #1024	; 0x400
   10c58:	e2844032 	add	r4, r4, #50	; 0x32
   10c5c:	e3a05000 	mov	r5, #0	; 0x0
   10c60:	e1a01000 	mov	r1, r0
   10c64:	e3a00000 	mov	r0, #0	; 0x0
   10c68:	eaffff85 	b	10a84 <__adddf3+0x150>

00010c6c <__aeabi_i2d>:
   10c6c:	e3300000 	teq	r0, #0	; 0x0
   10c70:	03a01000 	moveq	r1, #0	; 0x0
   10c74:	012fff1e 	bxeq	lr
   10c78:	e92d4030 	stmdb	sp!, {r4, r5, lr}
   10c7c:	e3a04b01 	mov	r4, #1024	; 0x400
   10c80:	e2844032 	add	r4, r4, #50	; 0x32
   10c84:	e2105102 	ands	r5, r0, #-2147483648	; 0x80000000
   10c88:	42600000 	rsbmi	r0, r0, #0	; 0x0
   10c8c:	e1a01000 	mov	r1, r0
   10c90:	e3a00000 	mov	r0, #0	; 0x0
   10c94:	eaffff7a 	b	10a84 <__adddf3+0x150>

00010c98 <__aeabi_f2d>:
   10c98:	e1b02080 	movs	r2, r0, lsl #1
   10c9c:	e1a001c2 	mov	r0, r2, asr #3
   10ca0:	e1a00060 	mov	r0, r0, rrx
   10ca4:	e1a01e02 	mov	r1, r2, lsl #28
   10ca8:	121234ff 	andnes	r3, r2, #-16777216	; 0xff000000
   10cac:	133304ff 	teqne	r3, #-16777216	; 0xff000000
   10cb0:	1220030e 	eorne	r0, r0, #939524096	; 0x38000000
   10cb4:	112fff1e 	bxne	lr
   10cb8:	e3320000 	teq	r2, #0	; 0x0
   10cbc:	133304ff 	teqne	r3, #-16777216	; 0xff000000
   10cc0:	012fff1e 	bxeq	lr
   10cc4:	e92d4030 	stmdb	sp!, {r4, r5, lr}
   10cc8:	e3a04d0e 	mov	r4, #896	; 0x380
   10ccc:	e2005102 	and	r5, r0, #-2147483648	; 0x80000000
   10cd0:	e3c00102 	bic	r0, r0, #-2147483648	; 0x80000000
   10cd4:	eaffff6a 	b	10a84 <__adddf3+0x150>

00010cd8 <__aeabi_ul2d>:
   10cd8:	e1902001 	orrs	r2, r0, r1
   10cdc:	012fff1e 	bxeq	lr
   10ce0:	e92d4030 	stmdb	sp!, {r4, r5, lr}
   10ce4:	e3a05000 	mov	r5, #0	; 0x0
   10ce8:	ea000006 	b	10d08 <__aeabi_l2d+0x1c>

00010cec <__aeabi_l2d>:
   10cec:	e1902001 	orrs	r2, r0, r1
   10cf0:	012fff1e 	bxeq	lr
   10cf4:	e92d4030 	stmdb	sp!, {r4, r5, lr}
   10cf8:	e2115102 	ands	r5, r1, #-2147483648	; 0x80000000
   10cfc:	5a000001 	bpl	10d08 <__aeabi_l2d+0x1c>
   10d00:	e2700000 	rsbs	r0, r0, #0	; 0x0
   10d04:	e2e11000 	rsc	r1, r1, #0	; 0x0
   10d08:	e3a04b01 	mov	r4, #1024	; 0x400
   10d0c:	e2844032 	add	r4, r4, #50	; 0x32
   10d10:	e1a0c000 	mov	ip, r0
   10d14:	e1a00001 	mov	r0, r1
   10d18:	e1a0100c 	mov	r1, ip
   10d1c:	e1b0cb20 	movs	ip, r0, lsr #22
   10d20:	0affff3f 	beq	10a24 <__adddf3+0xf0>
   10d24:	e3a02003 	mov	r2, #3	; 0x3
   10d28:	e1b0c1ac 	movs	ip, ip, lsr #3
   10d2c:	12822003 	addne	r2, r2, #3	; 0x3
   10d30:	e1b0c1ac 	movs	ip, ip, lsr #3
   10d34:	12822003 	addne	r2, r2, #3	; 0x3
   10d38:	e08221ac 	add	r2, r2, ip, lsr #3
   10d3c:	e2623020 	rsb	r3, r2, #32	; 0x20
   10d40:	e1a0c311 	mov	ip, r1, lsl r3
   10d44:	e1a01231 	mov	r1, r1, lsr r2
   10d48:	e1811310 	orr	r1, r1, r0, lsl r3
   10d4c:	e1a00230 	mov	r0, r0, lsr r2
   10d50:	e0844002 	add	r4, r4, r2
   10d54:	eaffff32 	b	10a24 <__adddf3+0xf0>

00010d58 <__aeabi_dmul>:
   10d58:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
   10d5c:	e3a0c0ff 	mov	ip, #255	; 0xff
   10d60:	e38ccc07 	orr	ip, ip, #1792	; 0x700
   10d64:	e01c4a20 	ands	r4, ip, r0, lsr #20
   10d68:	101c5a22 	andnes	r5, ip, r2, lsr #20
   10d6c:	1134000c 	teqne	r4, ip
   10d70:	1135000c 	teqne	r5, ip
   10d74:	0b000075 	bleq	10f50 <__aeabi_dmul+0x1f8>
   10d78:	e0844005 	add	r4, r4, r5
   10d7c:	e0206002 	eor	r6, r0, r2
   10d80:	e1c00a8c 	bic	r0, r0, ip, lsl #21
   10d84:	e1c22a8c 	bic	r2, r2, ip, lsl #21
   10d88:	e1915600 	orrs	r5, r1, r0, lsl #12
   10d8c:	11935602 	orrnes	r5, r3, r2, lsl #12
   10d90:	e3800601 	orr	r0, r0, #1048576	; 0x100000
   10d94:	e3822601 	orr	r2, r2, #1048576	; 0x100000
   10d98:	0a00001d 	beq	10e14 <__aeabi_dmul+0xbc>
   10d9c:	e08ec391 	umull	ip, lr, r1, r3
   10da0:	e3a05000 	mov	r5, #0	; 0x0
   10da4:	e0a5e390 	umlal	lr, r5, r0, r3
   10da8:	e2063102 	and	r3, r6, #-2147483648	; 0x80000000
   10dac:	e0a5e291 	umlal	lr, r5, r1, r2
   10db0:	e3a06000 	mov	r6, #0	; 0x0
   10db4:	e0a65290 	umlal	r5, r6, r0, r2
   10db8:	e33c0000 	teq	ip, #0	; 0x0
   10dbc:	138ee001 	orrne	lr, lr, #1	; 0x1
   10dc0:	e24440ff 	sub	r4, r4, #255	; 0xff
   10dc4:	e3560c02 	cmp	r6, #512	; 0x200
   10dc8:	e2c44c03 	sbc	r4, r4, #768	; 0x300
   10dcc:	2a000002 	bcs	10ddc <__aeabi_dmul+0x84>
   10dd0:	e1b0e08e 	movs	lr, lr, lsl #1
   10dd4:	e0b55005 	adcs	r5, r5, r5
   10dd8:	e0a66006 	adc	r6, r6, r6
   10ddc:	e1830586 	orr	r0, r3, r6, lsl #11
   10de0:	e1800aa5 	orr	r0, r0, r5, lsr #21
   10de4:	e1a01585 	mov	r1, r5, lsl #11
   10de8:	e1811aae 	orr	r1, r1, lr, lsr #21
   10dec:	e1a0e58e 	mov	lr, lr, lsl #11
   10df0:	e254c0fd 	subs	ip, r4, #253	; 0xfd
   10df4:	835c0c07 	cmphi	ip, #1792	; 0x700
   10df8:	8a000011 	bhi	10e44 <__aeabi_dmul+0xec>
   10dfc:	e35e0102 	cmp	lr, #-2147483648	; 0x80000000
   10e00:	01b0e0a1 	moveqs	lr, r1, lsr #1
   10e04:	e2b11000 	adcs	r1, r1, #0	; 0x0
   10e08:	e0a00a04 	adc	r0, r0, r4, lsl #20
   10e0c:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   10e10:	e12fff1e 	bx	lr
   10e14:	e2066102 	and	r6, r6, #-2147483648	; 0x80000000
   10e18:	e1860000 	orr	r0, r6, r0
   10e1c:	e1811003 	orr	r1, r1, r3
   10e20:	e0200002 	eor	r0, r0, r2
   10e24:	e05440ac 	subs	r4, r4, ip, lsr #1
   10e28:	c074500c 	rsbgts	r5, r4, ip
   10e2c:	c1800a04 	orrgt	r0, r0, r4, lsl #20
   10e30:	c8bd4070 	ldmgtia	sp!, {r4, r5, r6, lr}
   10e34:	c12fff1e 	bxgt	lr
   10e38:	e3800601 	orr	r0, r0, #1048576	; 0x100000
   10e3c:	e3a0e000 	mov	lr, #0	; 0x0
   10e40:	e2544001 	subs	r4, r4, #1	; 0x1
   10e44:	ca00005d 	bgt	10fc0 <__aeabi_dmul+0x268>
   10e48:	e3740036 	cmn	r4, #54	; 0x36
   10e4c:	d3a01000 	movle	r1, #0	; 0x0
   10e50:	d2000102 	andle	r0, r0, #-2147483648	; 0x80000000
   10e54:	d8bd4070 	ldmleia	sp!, {r4, r5, r6, lr}
   10e58:	d12fff1e 	bxle	lr
   10e5c:	e2644000 	rsb	r4, r4, #0	; 0x0
   10e60:	e2544020 	subs	r4, r4, #32	; 0x20
   10e64:	aa00001a 	bge	10ed4 <__aeabi_dmul+0x17c>
   10e68:	e294400c 	adds	r4, r4, #12	; 0xc
   10e6c:	ca00000c 	bgt	10ea4 <__aeabi_dmul+0x14c>
   10e70:	e2844014 	add	r4, r4, #20	; 0x14
   10e74:	e2645020 	rsb	r5, r4, #32	; 0x20
   10e78:	e1a03511 	mov	r3, r1, lsl r5
   10e7c:	e1a01431 	mov	r1, r1, lsr r4
   10e80:	e1811510 	orr	r1, r1, r0, lsl r5
   10e84:	e2002102 	and	r2, r0, #-2147483648	; 0x80000000
   10e88:	e3c00102 	bic	r0, r0, #-2147483648	; 0x80000000
   10e8c:	e0911fa3 	adds	r1, r1, r3, lsr #31
   10e90:	e0a20430 	adc	r0, r2, r0, lsr r4
   10e94:	e19ee083 	orrs	lr, lr, r3, lsl #1
   10e98:	01c11fa3 	biceq	r1, r1, r3, lsr #31
   10e9c:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   10ea0:	e12fff1e 	bx	lr
   10ea4:	e264400c 	rsb	r4, r4, #12	; 0xc
   10ea8:	e2645020 	rsb	r5, r4, #32	; 0x20
   10eac:	e1a03411 	mov	r3, r1, lsl r4
   10eb0:	e1a01531 	mov	r1, r1, lsr r5
   10eb4:	e1811410 	orr	r1, r1, r0, lsl r4
   10eb8:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
   10ebc:	e0911fa3 	adds	r1, r1, r3, lsr #31
   10ec0:	e2a00000 	adc	r0, r0, #0	; 0x0
   10ec4:	e19ee083 	orrs	lr, lr, r3, lsl #1
   10ec8:	01c11fa3 	biceq	r1, r1, r3, lsr #31
   10ecc:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   10ed0:	e12fff1e 	bx	lr
   10ed4:	e2645020 	rsb	r5, r4, #32	; 0x20
   10ed8:	e18ee511 	orr	lr, lr, r1, lsl r5
   10edc:	e1a03431 	mov	r3, r1, lsr r4
   10ee0:	e1833510 	orr	r3, r3, r0, lsl r5
   10ee4:	e1a01430 	mov	r1, r0, lsr r4
   10ee8:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
   10eec:	e1c11430 	bic	r1, r1, r0, lsr r4
   10ef0:	e0811fa3 	add	r1, r1, r3, lsr #31
   10ef4:	e19ee083 	orrs	lr, lr, r3, lsl #1
   10ef8:	01c11fa3 	biceq	r1, r1, r3, lsr #31
   10efc:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   10f00:	e12fff1e 	bx	lr
   10f04:	e3340000 	teq	r4, #0	; 0x0
   10f08:	1a000008 	bne	10f30 <__aeabi_dmul+0x1d8>
   10f0c:	e2006102 	and	r6, r0, #-2147483648	; 0x80000000
   10f10:	e1b01081 	movs	r1, r1, lsl #1
   10f14:	e0a00000 	adc	r0, r0, r0
   10f18:	e3100601 	tst	r0, #1048576	; 0x100000
   10f1c:	02444001 	subeq	r4, r4, #1	; 0x1
   10f20:	0afffffa 	beq	10f10 <__aeabi_dmul+0x1b8>
   10f24:	e1800006 	orr	r0, r0, r6
   10f28:	e3350000 	teq	r5, #0	; 0x0
   10f2c:	11a0f00e 	movne	pc, lr
   10f30:	e2026102 	and	r6, r2, #-2147483648	; 0x80000000
   10f34:	e1b03083 	movs	r3, r3, lsl #1
   10f38:	e0a22002 	adc	r2, r2, r2
   10f3c:	e3120601 	tst	r2, #1048576	; 0x100000
   10f40:	02455001 	subeq	r5, r5, #1	; 0x1
   10f44:	0afffffa 	beq	10f34 <__aeabi_dmul+0x1dc>
   10f48:	e1822006 	orr	r2, r2, r6
   10f4c:	e1a0f00e 	mov	pc, lr
   10f50:	e134000c 	teq	r4, ip
   10f54:	e00c5a22 	and	r5, ip, r2, lsr #20
   10f58:	1135000c 	teqne	r5, ip
   10f5c:	0a000007 	beq	10f80 <__aeabi_dmul+0x228>
   10f60:	e1916080 	orrs	r6, r1, r0, lsl #1
   10f64:	11936082 	orrnes	r6, r3, r2, lsl #1
   10f68:	1affffe5 	bne	10f04 <__aeabi_dmul+0x1ac>
   10f6c:	e0200002 	eor	r0, r0, r2
   10f70:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
   10f74:	e3a01000 	mov	r1, #0	; 0x0
   10f78:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   10f7c:	e12fff1e 	bx	lr
   10f80:	e1916080 	orrs	r6, r1, r0, lsl #1
   10f84:	01a01003 	moveq	r1, r3
   10f88:	01a00002 	moveq	r0, r2
   10f8c:	11936082 	orrnes	r6, r3, r2, lsl #1
   10f90:	0a000010 	beq	10fd8 <__aeabi_dmul+0x280>
   10f94:	e134000c 	teq	r4, ip
   10f98:	1a000001 	bne	10fa4 <__aeabi_dmul+0x24c>
   10f9c:	e1916600 	orrs	r6, r1, r0, lsl #12
   10fa0:	1a00000c 	bne	10fd8 <__aeabi_dmul+0x280>
   10fa4:	e135000c 	teq	r5, ip
   10fa8:	1a000003 	bne	10fbc <__aeabi_dmul+0x264>
   10fac:	e1936602 	orrs	r6, r3, r2, lsl #12
   10fb0:	11a01003 	movne	r1, r3
   10fb4:	11a00002 	movne	r0, r2
   10fb8:	1a000006 	bne	10fd8 <__aeabi_dmul+0x280>
   10fbc:	e0200002 	eor	r0, r0, r2
   10fc0:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
   10fc4:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
   10fc8:	e380060f 	orr	r0, r0, #15728640	; 0xf00000
   10fcc:	e3a01000 	mov	r1, #0	; 0x0
   10fd0:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   10fd4:	e12fff1e 	bx	lr
   10fd8:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
   10fdc:	e380073e 	orr	r0, r0, #16252928	; 0xf80000
   10fe0:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   10fe4:	e12fff1e 	bx	lr

00010fe8 <__aeabi_ddiv>:
   10fe8:	e92d4070 	stmdb	sp!, {r4, r5, r6, lr}
   10fec:	e3a0c0ff 	mov	ip, #255	; 0xff
   10ff0:	e38ccc07 	orr	ip, ip, #1792	; 0x700
   10ff4:	e01c4a20 	ands	r4, ip, r0, lsr #20
   10ff8:	101c5a22 	andnes	r5, ip, r2, lsr #20
   10ffc:	1134000c 	teqne	r4, ip
   11000:	1135000c 	teqne	r5, ip
   11004:	0b00005e 	bleq	11184 <__aeabi_ddiv+0x19c>
   11008:	e0444005 	sub	r4, r4, r5
   1100c:	e020e002 	eor	lr, r0, r2
   11010:	e1935602 	orrs	r5, r3, r2, lsl #12
   11014:	e1a00600 	mov	r0, r0, lsl #12
   11018:	0a00004c 	beq	11150 <__aeabi_ddiv+0x168>
   1101c:	e1a02602 	mov	r2, r2, lsl #12
   11020:	e3a05201 	mov	r5, #268435456	; 0x10000000
   11024:	e1852222 	orr	r2, r5, r2, lsr #4
   11028:	e1822c23 	orr	r2, r2, r3, lsr #24
   1102c:	e1a03403 	mov	r3, r3, lsl #8
   11030:	e1855220 	orr	r5, r5, r0, lsr #4
   11034:	e1855c21 	orr	r5, r5, r1, lsr #24
   11038:	e1a06401 	mov	r6, r1, lsl #8
   1103c:	e20e0102 	and	r0, lr, #-2147483648	; 0x80000000
   11040:	e1550002 	cmp	r5, r2
   11044:	01560003 	cmpeq	r6, r3
   11048:	e2a440fd 	adc	r4, r4, #253	; 0xfd
   1104c:	e2844c03 	add	r4, r4, #768	; 0x300
   11050:	2a000001 	bcs	1105c <__aeabi_ddiv+0x74>
   11054:	e1b020a2 	movs	r2, r2, lsr #1
   11058:	e1a03063 	mov	r3, r3, rrx
   1105c:	e0566003 	subs	r6, r6, r3
   11060:	e0c55002 	sbc	r5, r5, r2
   11064:	e1b020a2 	movs	r2, r2, lsr #1
   11068:	e1a03063 	mov	r3, r3, rrx
   1106c:	e3a01601 	mov	r1, #1048576	; 0x100000
   11070:	e3a0c702 	mov	ip, #524288	; 0x80000
   11074:	e056e003 	subs	lr, r6, r3
   11078:	e0d5e002 	sbcs	lr, r5, r2
   1107c:	20466003 	subcs	r6, r6, r3
   11080:	21a0500e 	movcs	r5, lr
   11084:	2181100c 	orrcs	r1, r1, ip
   11088:	e1b020a2 	movs	r2, r2, lsr #1
   1108c:	e1a03063 	mov	r3, r3, rrx
   11090:	e056e003 	subs	lr, r6, r3
   11094:	e0d5e002 	sbcs	lr, r5, r2
   11098:	20466003 	subcs	r6, r6, r3
   1109c:	21a0500e 	movcs	r5, lr
   110a0:	218110ac 	orrcs	r1, r1, ip, lsr #1
   110a4:	e1b020a2 	movs	r2, r2, lsr #1
   110a8:	e1a03063 	mov	r3, r3, rrx
   110ac:	e056e003 	subs	lr, r6, r3
   110b0:	e0d5e002 	sbcs	lr, r5, r2
   110b4:	20466003 	subcs	r6, r6, r3
   110b8:	21a0500e 	movcs	r5, lr
   110bc:	2181112c 	orrcs	r1, r1, ip, lsr #2
   110c0:	e1b020a2 	movs	r2, r2, lsr #1
   110c4:	e1a03063 	mov	r3, r3, rrx
   110c8:	e056e003 	subs	lr, r6, r3
   110cc:	e0d5e002 	sbcs	lr, r5, r2
   110d0:	20466003 	subcs	r6, r6, r3
   110d4:	21a0500e 	movcs	r5, lr
   110d8:	218111ac 	orrcs	r1, r1, ip, lsr #3
   110dc:	e195e006 	orrs	lr, r5, r6
   110e0:	0a00000d 	beq	1111c <__aeabi_ddiv+0x134>
   110e4:	e1a05205 	mov	r5, r5, lsl #4
   110e8:	e1855e26 	orr	r5, r5, r6, lsr #28
   110ec:	e1a06206 	mov	r6, r6, lsl #4
   110f0:	e1a02182 	mov	r2, r2, lsl #3
   110f4:	e1822ea3 	orr	r2, r2, r3, lsr #29
   110f8:	e1a03183 	mov	r3, r3, lsl #3
   110fc:	e1b0c22c 	movs	ip, ip, lsr #4
   11100:	1affffdb 	bne	11074 <__aeabi_ddiv+0x8c>
   11104:	e3100601 	tst	r0, #1048576	; 0x100000
   11108:	1a000006 	bne	11128 <__aeabi_ddiv+0x140>
   1110c:	e1800001 	orr	r0, r0, r1
   11110:	e3a01000 	mov	r1, #0	; 0x0
   11114:	e3a0c102 	mov	ip, #-2147483648	; 0x80000000
   11118:	eaffffd5 	b	11074 <__aeabi_ddiv+0x8c>
   1111c:	e3100601 	tst	r0, #1048576	; 0x100000
   11120:	01800001 	orreq	r0, r0, r1
   11124:	03a01000 	moveq	r1, #0	; 0x0
   11128:	e254c0fd 	subs	ip, r4, #253	; 0xfd
   1112c:	835c0c07 	cmphi	ip, #1792	; 0x700
   11130:	8affff43 	bhi	10e44 <__aeabi_dmul+0xec>
   11134:	e055c002 	subs	ip, r5, r2
   11138:	0056c003 	subeqs	ip, r6, r3
   1113c:	01b0c0a1 	moveqs	ip, r1, lsr #1
   11140:	e2b11000 	adcs	r1, r1, #0	; 0x0
   11144:	e0a00a04 	adc	r0, r0, r4, lsl #20
   11148:	e8bd4070 	ldmia	sp!, {r4, r5, r6, lr}
   1114c:	e12fff1e 	bx	lr
   11150:	e20ee102 	and	lr, lr, #-2147483648	; 0x80000000
   11154:	e18e0620 	orr	r0, lr, r0, lsr #12
   11158:	e09440ac 	adds	r4, r4, ip, lsr #1
   1115c:	c074500c 	rsbgts	r5, r4, ip
   11160:	c1800a04 	orrgt	r0, r0, r4, lsl #20
   11164:	c8bd4070 	ldmgtia	sp!, {r4, r5, r6, lr}
   11168:	c12fff1e 	bxgt	lr
   1116c:	e3800601 	orr	r0, r0, #1048576	; 0x100000
   11170:	e3a0e000 	mov	lr, #0	; 0x0
   11174:	e2544001 	subs	r4, r4, #1	; 0x1
   11178:	eaffff31 	b	10e44 <__aeabi_dmul+0xec>
   1117c:	e185e006 	orr	lr, r5, r6
   11180:	eaffff2f 	b	10e44 <__aeabi_dmul+0xec>
   11184:	e00c5a22 	and	r5, ip, r2, lsr #20
   11188:	e134000c 	teq	r4, ip
   1118c:	0135000c 	teqeq	r5, ip
   11190:	0affff90 	beq	10fd8 <__aeabi_dmul+0x280>
   11194:	e134000c 	teq	r4, ip
   11198:	1a000006 	bne	111b8 <__aeabi_ddiv+0x1d0>
   1119c:	e1914600 	orrs	r4, r1, r0, lsl #12
   111a0:	1affff8c 	bne	10fd8 <__aeabi_dmul+0x280>
   111a4:	e135000c 	teq	r5, ip
   111a8:	1affff83 	bne	10fbc <__aeabi_dmul+0x264>
   111ac:	e1a01003 	mov	r1, r3
   111b0:	e1a00002 	mov	r0, r2
   111b4:	eaffff87 	b	10fd8 <__aeabi_dmul+0x280>
   111b8:	e135000c 	teq	r5, ip
   111bc:	1a000004 	bne	111d4 <__aeabi_ddiv+0x1ec>
   111c0:	e1935602 	orrs	r5, r3, r2, lsl #12
   111c4:	0affff68 	beq	10f6c <__aeabi_dmul+0x214>
   111c8:	e1a01003 	mov	r1, r3
   111cc:	e1a00002 	mov	r0, r2
   111d0:	eaffff80 	b	10fd8 <__aeabi_dmul+0x280>
   111d4:	e1916080 	orrs	r6, r1, r0, lsl #1
   111d8:	11936082 	orrnes	r6, r3, r2, lsl #1
   111dc:	1affff48 	bne	10f04 <__aeabi_dmul+0x1ac>
   111e0:	e1914080 	orrs	r4, r1, r0, lsl #1
   111e4:	1affff74 	bne	10fbc <__aeabi_dmul+0x264>
   111e8:	e1935082 	orrs	r5, r3, r2, lsl #1
   111ec:	1affff5e 	bne	10f6c <__aeabi_dmul+0x214>
   111f0:	eaffff78 	b	10fd8 <__aeabi_dmul+0x280>

000111f4 <__gedf2>:
   111f4:	e3e0c000 	mvn	ip, #0	; 0x0
   111f8:	ea000002 	b	11208 <__cmpdf2+0x4>

000111fc <__ledf2>:
   111fc:	e3a0c001 	mov	ip, #1	; 0x1
   11200:	ea000000 	b	11208 <__cmpdf2+0x4>

00011204 <__cmpdf2>:
   11204:	e3a0c001 	mov	ip, #1	; 0x1
   11208:	e50dc004 	str	ip, [sp, #-4]
   1120c:	e1a0c080 	mov	ip, r0, lsl #1
   11210:	e1f0cacc 	mvns	ip, ip, asr #21
   11214:	e1a0c082 	mov	ip, r2, lsl #1
   11218:	11f0cacc 	mvnnes	ip, ip, asr #21
   1121c:	0a00000d 	beq	11258 <__cmpdf2+0x54>
   11220:	e191c080 	orrs	ip, r1, r0, lsl #1
   11224:	0193c082 	orreqs	ip, r3, r2, lsl #1
   11228:	11300002 	teqne	r0, r2
   1122c:	01310003 	teqeq	r1, r3
   11230:	03a00000 	moveq	r0, #0	; 0x0
   11234:	012fff1e 	bxeq	lr
   11238:	e3700000 	cmn	r0, #0	; 0x0
   1123c:	e1300002 	teq	r0, r2
   11240:	51500002 	cmppl	r0, r2
   11244:	01510003 	cmpeq	r1, r3
   11248:	21a00fc2 	movcs	r0, r2, asr #31
   1124c:	31e00fc2 	mvncc	r0, r2, asr #31
   11250:	e3800001 	orr	r0, r0, #1	; 0x1
   11254:	e12fff1e 	bx	lr
   11258:	e1a0c080 	mov	ip, r0, lsl #1
   1125c:	e1f0cacc 	mvns	ip, ip, asr #21
   11260:	1a000001 	bne	1126c <__cmpdf2+0x68>
   11264:	e191c600 	orrs	ip, r1, r0, lsl #12
   11268:	1a000004 	bne	11280 <__cmpdf2+0x7c>
   1126c:	e1a0c082 	mov	ip, r2, lsl #1
   11270:	e1f0cacc 	mvns	ip, ip, asr #21
   11274:	1affffe9 	bne	11220 <__cmpdf2+0x1c>
   11278:	e193c602 	orrs	ip, r3, r2, lsl #12
   1127c:	0affffe7 	beq	11220 <__cmpdf2+0x1c>
   11280:	e51d0004 	ldr	r0, [sp, #-4]
   11284:	e12fff1e 	bx	lr

00011288 <__aeabi_cdrcmple>:
   11288:	e1a0c000 	mov	ip, r0
   1128c:	e1a00002 	mov	r0, r2
   11290:	e1a0200c 	mov	r2, ip
   11294:	e1a0c001 	mov	ip, r1
   11298:	e1a01003 	mov	r1, r3
   1129c:	e1a0300c 	mov	r3, ip
   112a0:	eaffffff 	b	112a4 <__aeabi_cdcmpeq>

000112a4 <__aeabi_cdcmpeq>:
   112a4:	e92d4001 	stmdb	sp!, {r0, lr}
   112a8:	ebffffd5 	bl	11204 <__cmpdf2>
   112ac:	e3500000 	cmp	r0, #0	; 0x0
   112b0:	43700000 	cmnmi	r0, #0	; 0x0
   112b4:	e8bd4001 	ldmia	sp!, {r0, lr}
   112b8:	e12fff1e 	bx	lr

000112bc <__aeabi_dcmpeq>:
   112bc:	e52de008 	str	lr, [sp, #-8]!
   112c0:	ebfffff7 	bl	112a4 <__aeabi_cdcmpeq>
   112c4:	03a00001 	moveq	r0, #1	; 0x1
   112c8:	13a00000 	movne	r0, #0	; 0x0
   112cc:	e49de008 	ldr	lr, [sp], #8
   112d0:	e12fff1e 	bx	lr

000112d4 <__aeabi_dcmplt>:
   112d4:	e52de008 	str	lr, [sp, #-8]!
   112d8:	ebfffff1 	bl	112a4 <__aeabi_cdcmpeq>
   112dc:	33a00001 	movcc	r0, #1	; 0x1
   112e0:	23a00000 	movcs	r0, #0	; 0x0
   112e4:	e49de008 	ldr	lr, [sp], #8
   112e8:	e12fff1e 	bx	lr

000112ec <__aeabi_dcmple>:
   112ec:	e52de008 	str	lr, [sp, #-8]!
   112f0:	ebffffeb 	bl	112a4 <__aeabi_cdcmpeq>
   112f4:	93a00001 	movls	r0, #1	; 0x1
   112f8:	83a00000 	movhi	r0, #0	; 0x0
   112fc:	e49de008 	ldr	lr, [sp], #8
   11300:	e12fff1e 	bx	lr

00011304 <__aeabi_dcmpge>:
   11304:	e52de008 	str	lr, [sp, #-8]!
   11308:	ebffffde 	bl	11288 <__aeabi_cdrcmple>
   1130c:	93a00001 	movls	r0, #1	; 0x1
   11310:	83a00000 	movhi	r0, #0	; 0x0
   11314:	e49de008 	ldr	lr, [sp], #8
   11318:	e12fff1e 	bx	lr

0001131c <__aeabi_dcmpgt>:
   1131c:	e52de008 	str	lr, [sp, #-8]!
   11320:	ebffffd8 	bl	11288 <__aeabi_cdrcmple>
   11324:	33a00001 	movcc	r0, #1	; 0x1
   11328:	23a00000 	movcs	r0, #0	; 0x0
   1132c:	e49de008 	ldr	lr, [sp], #8
   11330:	e12fff1e 	bx	lr

00011334 <__aeabi_d2iz>:
   11334:	e1a02080 	mov	r2, r0, lsl #1
   11338:	e2922602 	adds	r2, r2, #2097152	; 0x200000
   1133c:	2a00000c 	bcs	11374 <__aeabi_d2iz+0x40>
   11340:	5a000009 	bpl	1136c <__aeabi_d2iz+0x38>
   11344:	e3e03e3e 	mvn	r3, #992	; 0x3e0
   11348:	e0532ac2 	subs	r2, r3, r2, asr #21
   1134c:	9a00000a 	bls	1137c <__aeabi_d2iz+0x48>
   11350:	e1a03580 	mov	r3, r0, lsl #11
   11354:	e3833102 	orr	r3, r3, #-2147483648	; 0x80000000
   11358:	e1833aa1 	orr	r3, r3, r1, lsr #21
   1135c:	e3100102 	tst	r0, #-2147483648	; 0x80000000
   11360:	e1a00233 	mov	r0, r3, lsr r2
   11364:	12600000 	rsbne	r0, r0, #0	; 0x0
   11368:	e12fff1e 	bx	lr
   1136c:	e3a00000 	mov	r0, #0	; 0x0
   11370:	e12fff1e 	bx	lr
   11374:	e1911600 	orrs	r1, r1, r0, lsl #12
   11378:	1a000002 	bne	11388 <__aeabi_d2iz+0x54>
   1137c:	e2100102 	ands	r0, r0, #-2147483648	; 0x80000000
   11380:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
   11384:	e12fff1e 	bx	lr
   11388:	e3a00000 	mov	r0, #0	; 0x0
   1138c:	e12fff1e 	bx	lr
   11390:	e1a0c00d 	mov	ip, sp
   11394:	e92dd8f0 	stmdb	sp!, {r4, r5, r6, r7, fp, ip, lr, pc}
   11398:	e24cb004 	sub	fp, ip, #4	; 0x4
   1139c:	e24dd014 	sub	sp, sp, #20	; 0x14
   113a0:	e50b0020 	str	r0, [fp, #-32]
   113a4:	e50b1024 	str	r1, [fp, #-36]
   113a8:	e50b2028 	str	r2, [fp, #-40]
   113ac:	e50b302c 	str	r3, [fp, #-44]
   113b0:	e51b3020 	ldr	r3, [fp, #-32]
   113b4:	e50b3030 	str	r3, [fp, #-48]
   113b8:	e51b3030 	ldr	r3, [fp, #-48]
   113bc:	e3530000 	cmp	r3, #0	; 0x0
   113c0:	0a000002 	beq	113d0 <__aeabi_d2iz+0x9c>
   113c4:	e51b3030 	ldr	r3, [fp, #-48]
   113c8:	e3530001 	cmp	r3, #1	; 0x1
   113cc:	0a000220 	beq	11c54 <__aeabi_d2iz+0x920>
   113d0:	e51b3024 	ldr	r3, [fp, #-36]
   113d4:	e5932000 	ldr	r2, [r3]
   113d8:	e59f3bd8 	ldr	r3, [pc, #3032]	; 11fb8 <__aeabi_d2iz+0xc84>
   113dc:	e5832000 	str	r2, [r3]
   113e0:	e59f2bc8 	ldr	r2, [pc, #3016]	; 11fb0 <__aeabi_d2iz+0xc7c>
   113e4:	e59f3c00 	ldr	r3, [pc, #3072]	; 11fec <__aeabi_d2iz+0xcb8>
   113e8:	e5823000 	str	r3, [r2]
   113ec:	e59f3c00 	ldr	r3, [pc, #3072]	; 11ff4 <__aeabi_d2iz+0xcc0>
   113f0:	e5931000 	ldr	r1, [r3]
   113f4:	e59f2b08 	ldr	r2, [pc, #2824]	; 11f04 <__aeabi_d2iz+0xbd0>
   113f8:	e59f3b08 	ldr	r3, [pc, #2824]	; 11f08 <__aeabi_d2iz+0xbd4>
   113fc:	e5823000 	str	r3, [r2]
   11400:	e59f3afc 	ldr	r3, [pc, #2812]	; 11f04 <__aeabi_d2iz+0xbd0>
   11404:	e5933000 	ldr	r3, [r3]
   11408:	e5813000 	str	r3, [r1]
   1140c:	e5912000 	ldr	r2, [r1]
   11410:	e59f3b9c 	ldr	r3, [pc, #2972]	; 11fb4 <__aeabi_d2iz+0xc80>
   11414:	e5832000 	str	r2, [r3]
   11418:	e59f2be0 	ldr	r2, [pc, #3040]	; 12000 <__aeabi_d2iz+0xccc>
   1141c:	e59f3bc8 	ldr	r3, [pc, #3016]	; 11fec <__aeabi_d2iz+0xcb8>
   11420:	e5823000 	str	r3, [r2]
   11424:	e59f2ae0 	ldr	r2, [pc, #2784]	; 11f0c <__aeabi_d2iz+0xbd8>
   11428:	e59f3ae0 	ldr	r3, [pc, #2784]	; 11f10 <__aeabi_d2iz+0xbdc>
   1142c:	e5823000 	str	r3, [r2]
   11430:	e59f2adc 	ldr	r2, [pc, #2780]	; 11f14 <__aeabi_d2iz+0xbe0>
   11434:	e59f3adc 	ldr	r3, [pc, #2780]	; 11f18 <__aeabi_d2iz+0xbe4>
   11438:	e5823000 	str	r3, [r2]
   1143c:	e59f2b78 	ldr	r2, [pc, #2936]	; 11fbc <__aeabi_d2iz+0xc88>
   11440:	e59f3ad4 	ldr	r3, [pc, #2772]	; 11f1c <__aeabi_d2iz+0xbe8>
   11444:	e5823000 	str	r3, [r2]
   11448:	e59f3abc 	ldr	r3, [pc, #2748]	; 11f0c <__aeabi_d2iz+0xbd8>
   1144c:	e5932000 	ldr	r2, [r3]
   11450:	e59f3ab4 	ldr	r3, [pc, #2740]	; 11f0c <__aeabi_d2iz+0xbd8>
   11454:	e5933000 	ldr	r3, [r3]
   11458:	e1a00002 	mov	r0, r2
   1145c:	e1a01003 	mov	r1, r3
   11460:	eb001bb7 	bl	18344 <__aeabi_fmul>
   11464:	e1a03000 	mov	r3, r0
   11468:	e1a02003 	mov	r2, r3
   1146c:	e59f3b10 	ldr	r3, [pc, #2832]	; 11f84 <__aeabi_d2iz+0xc50>
   11470:	e5832000 	str	r2, [r3]
   11474:	e59f3a98 	ldr	r3, [pc, #2712]	; 11f14 <__aeabi_d2iz+0xbe0>
   11478:	e5932000 	ldr	r2, [r3]
   1147c:	e59f3a90 	ldr	r3, [pc, #2704]	; 11f14 <__aeabi_d2iz+0xbe0>
   11480:	e5933000 	ldr	r3, [r3]
   11484:	e1a00002 	mov	r0, r2
   11488:	e1a01003 	mov	r1, r3
   1148c:	eb001bac 	bl	18344 <__aeabi_fmul>
   11490:	e1a03000 	mov	r3, r0
   11494:	e1a02003 	mov	r2, r3
   11498:	e59f3aec 	ldr	r3, [pc, #2796]	; 11f8c <__aeabi_d2iz+0xc58>
   1149c:	e5832000 	str	r2, [r3]
   114a0:	e59f3adc 	ldr	r3, [pc, #2780]	; 11f84 <__aeabi_d2iz+0xc50>
   114a4:	e5932000 	ldr	r2, [r3]
   114a8:	e59f3adc 	ldr	r3, [pc, #2780]	; 11f8c <__aeabi_d2iz+0xc58>
   114ac:	e5933000 	ldr	r3, [r3]
   114b0:	e1a00002 	mov	r0, r2
   114b4:	e1a01003 	mov	r1, r3
   114b8:	eb001af8 	bl	180a0 <__aeabi_fsub>
   114bc:	e1a03000 	mov	r3, r0
   114c0:	e1a02003 	mov	r2, r3
   114c4:	e59f3acc 	ldr	r3, [pc, #2764]	; 11f98 <__aeabi_d2iz+0xc64>
   114c8:	e5832000 	str	r2, [r3]
   114cc:	e59f3ab0 	ldr	r3, [pc, #2736]	; 11f84 <__aeabi_d2iz+0xc50>
   114d0:	e5932000 	ldr	r2, [r3]
   114d4:	e59f3aa8 	ldr	r3, [pc, #2728]	; 11f84 <__aeabi_d2iz+0xc50>
   114d8:	e5933000 	ldr	r3, [r3]
   114dc:	e1a00002 	mov	r0, r2
   114e0:	e1a01003 	mov	r1, r3
   114e4:	eb001b96 	bl	18344 <__aeabi_fmul>
   114e8:	e1a03000 	mov	r3, r0
   114ec:	e1a02003 	mov	r2, r3
   114f0:	e59f3a7c 	ldr	r3, [pc, #2684]	; 11f74 <__aeabi_d2iz+0xc40>
   114f4:	e5832000 	str	r2, [r3]
   114f8:	e59f3a8c 	ldr	r3, [pc, #2700]	; 11f8c <__aeabi_d2iz+0xc58>
   114fc:	e5932000 	ldr	r2, [r3]
   11500:	e59f3a84 	ldr	r3, [pc, #2692]	; 11f8c <__aeabi_d2iz+0xc58>
   11504:	e5933000 	ldr	r3, [r3]
   11508:	e1a00002 	mov	r0, r2
   1150c:	e1a01003 	mov	r1, r3
   11510:	eb001b8b 	bl	18344 <__aeabi_fmul>
   11514:	e1a03000 	mov	r3, r0
   11518:	e1a02003 	mov	r2, r3
   1151c:	e59f39fc 	ldr	r3, [pc, #2556]	; 11f20 <__aeabi_d2iz+0xbec>
   11520:	e5832000 	str	r2, [r3]
   11524:	e59f3a48 	ldr	r3, [pc, #2632]	; 11f74 <__aeabi_d2iz+0xc40>
   11528:	e5932000 	ldr	r2, [r3]
   1152c:	e59f39ec 	ldr	r3, [pc, #2540]	; 11f20 <__aeabi_d2iz+0xbec>
   11530:	e5933000 	ldr	r3, [r3]
   11534:	e1a00002 	mov	r0, r2
   11538:	e1a01003 	mov	r1, r3
   1153c:	eb001ad7 	bl	180a0 <__aeabi_fsub>
   11540:	e1a03000 	mov	r3, r0
   11544:	e1a02003 	mov	r2, r3
   11548:	e59f3a28 	ldr	r3, [pc, #2600]	; 11f78 <__aeabi_d2iz+0xc44>
   1154c:	e5832000 	str	r2, [r3]
   11550:	e59f29cc 	ldr	r2, [pc, #2508]	; 11f24 <__aeabi_d2iz+0xbf0>
   11554:	e59f39cc 	ldr	r3, [pc, #2508]	; 11f28 <__aeabi_d2iz+0xbf4>
   11558:	e5823000 	str	r3, [r2]
   1155c:	e59f29c8 	ldr	r2, [pc, #2504]	; 11f2c <__aeabi_d2iz+0xbf8>
   11560:	e59f39a0 	ldr	r3, [pc, #2464]	; 11f08 <__aeabi_d2iz+0xbd4>
   11564:	e5823000 	str	r3, [r2]
   11568:	e59f2a9c 	ldr	r2, [pc, #2716]	; 1200c <__aeabi_d2iz+0xcd8>
   1156c:	e3a03001 	mov	r3, #1	; 0x1
   11570:	e5823000 	str	r3, [r2]
   11574:	ea00019d 	b	11bf0 <__aeabi_d2iz+0x8bc>
   11578:	e59f3a8c 	ldr	r3, [pc, #2700]	; 1200c <__aeabi_d2iz+0xcd8>
   1157c:	e5933000 	ldr	r3, [r3]
   11580:	e1a03103 	mov	r3, r3, lsl #2
   11584:	e1a02003 	mov	r2, r3
   11588:	e59f399c 	ldr	r3, [pc, #2460]	; 11f2c <__aeabi_d2iz+0xbf8>
   1158c:	e0825003 	add	r5, r2, r3
   11590:	e59f3a74 	ldr	r3, [pc, #2676]	; 1200c <__aeabi_d2iz+0xcd8>
   11594:	e5933000 	ldr	r3, [r3]
   11598:	e1a03103 	mov	r3, r3, lsl #2
   1159c:	e1a02003 	mov	r2, r3
   115a0:	e59f3984 	ldr	r3, [pc, #2436]	; 11f2c <__aeabi_d2iz+0xbf8>
   115a4:	e2433004 	sub	r3, r3, #4	; 0x4
   115a8:	e0823003 	add	r3, r2, r3
   115ac:	e5934000 	ldr	r4, [r3]
   115b0:	e59f3a54 	ldr	r3, [pc, #2644]	; 1200c <__aeabi_d2iz+0xcd8>
   115b4:	e5933000 	ldr	r3, [r3]
   115b8:	e1a03083 	mov	r3, r3, lsl #1
   115bc:	e2433001 	sub	r3, r3, #1	; 0x1
   115c0:	e1a00003 	mov	r0, r3
   115c4:	eb001b27 	bl	18268 <__aeabi_i2f>
   115c8:	e1a03000 	mov	r3, r0
   115cc:	e1a00004 	mov	r0, r4
   115d0:	e1a01003 	mov	r1, r3
   115d4:	eb001b5a 	bl	18344 <__aeabi_fmul>
   115d8:	e1a03000 	mov	r3, r0
   115dc:	e1a04003 	mov	r4, r3
   115e0:	e59f3a24 	ldr	r3, [pc, #2596]	; 1200c <__aeabi_d2iz+0xcd8>
   115e4:	e5933000 	ldr	r3, [r3]
   115e8:	e1a00003 	mov	r0, r3
   115ec:	eb001b1d 	bl	18268 <__aeabi_i2f>
   115f0:	e1a03000 	mov	r3, r0
   115f4:	e1a00004 	mov	r0, r4
   115f8:	e1a01003 	mov	r1, r3
   115fc:	eb001bb6 	bl	184dc <__aeabi_fdiv>
   11600:	e1a03000 	mov	r3, r0
   11604:	e5853000 	str	r3, [r5]
   11608:	e59f2920 	ldr	r2, [pc, #2336]	; 11f30 <__aeabi_d2iz+0xbfc>
   1160c:	e3a03002 	mov	r3, #2	; 0x2
   11610:	e5823000 	str	r3, [r2]
   11614:	e59f2a00 	ldr	r2, [pc, #2560]	; 1201c <__aeabi_d2iz+0xce8>
   11618:	e3a03000 	mov	r3, #0	; 0x0
   1161c:	e5823000 	str	r3, [r2]
   11620:	e59f290c 	ldr	r2, [pc, #2316]	; 11f34 <__aeabi_d2iz+0xc00>
   11624:	e3a03001 	mov	r3, #1	; 0x1
   11628:	e5823000 	str	r3, [r2]
   1162c:	e59f39d8 	ldr	r3, [pc, #2520]	; 1200c <__aeabi_d2iz+0xcd8>
   11630:	e5932000 	ldr	r2, [r3]
   11634:	e59f39e0 	ldr	r3, [pc, #2528]	; 1201c <__aeabi_d2iz+0xce8>
   11638:	e5933000 	ldr	r3, [r3]
   1163c:	e0632002 	rsb	r2, r3, r2
   11640:	e59f38ec 	ldr	r3, [pc, #2284]	; 11f34 <__aeabi_d2iz+0xc00>
   11644:	e5933000 	ldr	r3, [r3]
   11648:	e0822003 	add	r2, r2, r3
   1164c:	e59f38e0 	ldr	r3, [pc, #2272]	; 11f34 <__aeabi_d2iz+0xc00>
   11650:	e5933000 	ldr	r3, [r3]
   11654:	e1a00002 	mov	r0, r2
   11658:	e1a01003 	mov	r1, r3
   1165c:	eb001c57 	bl	187c0 <____divsi3_from_arm>
   11660:	e1a03000 	mov	r3, r0
   11664:	e1a02003 	mov	r2, r3
   11668:	e59f38c8 	ldr	r3, [pc, #2248]	; 11f38 <__aeabi_d2iz+0xc04>
   1166c:	e5832000 	str	r2, [r3]
   11670:	ea000142 	b	11b80 <__aeabi_d2iz+0x84c>
   11674:	e59f39a0 	ldr	r3, [pc, #2464]	; 1201c <__aeabi_d2iz+0xce8>
   11678:	e5934000 	ldr	r4, [r3]
   1167c:	e59f3988 	ldr	r3, [pc, #2440]	; 1200c <__aeabi_d2iz+0xcd8>
   11680:	e5935000 	ldr	r5, [r3]
   11684:	e59f3980 	ldr	r3, [pc, #2432]	; 1200c <__aeabi_d2iz+0xcd8>
   11688:	e5933000 	ldr	r3, [r3]
   1168c:	e2432001 	sub	r2, r3, #1	; 0x1
   11690:	e59f3974 	ldr	r3, [pc, #2420]	; 1200c <__aeabi_d2iz+0xcd8>
   11694:	e5933000 	ldr	r3, [r3]
   11698:	e2433001 	sub	r3, r3, #1	; 0x1
   1169c:	e0010293 	mul	r1, r3, r2
   116a0:	e59f3974 	ldr	r3, [pc, #2420]	; 1201c <__aeabi_d2iz+0xce8>
   116a4:	e5932000 	ldr	r2, [r3]
   116a8:	e59f396c 	ldr	r3, [pc, #2412]	; 1201c <__aeabi_d2iz+0xce8>
   116ac:	e5933000 	ldr	r3, [r3]
   116b0:	e0030392 	mul	r3, r2, r3
   116b4:	e0633001 	rsb	r3, r3, r1
   116b8:	e1a00003 	mov	r0, r3
   116bc:	eb001ae9 	bl	18268 <__aeabi_i2f>
   116c0:	e1a06000 	mov	r6, r0
   116c4:	e59f3940 	ldr	r3, [pc, #2368]	; 1200c <__aeabi_d2iz+0xcd8>
   116c8:	e5933000 	ldr	r3, [r3]
   116cc:	e1a03083 	mov	r3, r3, lsl #1
   116d0:	e2432001 	sub	r2, r3, #1	; 0x1
   116d4:	e59f3930 	ldr	r3, [pc, #2352]	; 1200c <__aeabi_d2iz+0xcd8>
   116d8:	e5933000 	ldr	r3, [r3]
   116dc:	e1a03083 	mov	r3, r3, lsl #1
   116e0:	e2433003 	sub	r3, r3, #3	; 0x3
   116e4:	e0030392 	mul	r3, r2, r3
   116e8:	e1a00003 	mov	r0, r3
   116ec:	eb001add 	bl	18268 <__aeabi_i2f>
   116f0:	e1a03000 	mov	r3, r0
   116f4:	e1a00006 	mov	r0, r6
   116f8:	e1a01003 	mov	r1, r3
   116fc:	eb001b76 	bl	184dc <__aeabi_fdiv>
   11700:	e1a03000 	mov	r3, r0
   11704:	e1a02003 	mov	r2, r3
   11708:	e59f18ec 	ldr	r1, [pc, #2284]	; 11ffc <__aeabi_d2iz+0xcc8>
   1170c:	e1a03004 	mov	r3, r4
   11710:	e1a03083 	mov	r3, r3, lsl #1
   11714:	e0833004 	add	r3, r3, r4
   11718:	e1a03103 	mov	r3, r3, lsl #2
   1171c:	e0833004 	add	r3, r3, r4
   11720:	e0833005 	add	r3, r3, r5
   11724:	e7812103 	str	r2, [r1, r3, lsl #2]
   11728:	e59f38ec 	ldr	r3, [pc, #2284]	; 1201c <__aeabi_d2iz+0xce8>
   1172c:	e5933000 	ldr	r3, [r3]
   11730:	e3530000 	cmp	r3, #0	; 0x0
   11734:	da0000af 	ble	119f8 <__aeabi_d2iz+0x6c4>
   11738:	e59f38cc 	ldr	r3, [pc, #2252]	; 1200c <__aeabi_d2iz+0xcd8>
   1173c:	e5932000 	ldr	r2, [r3]
   11740:	e59f38d4 	ldr	r3, [pc, #2260]	; 1201c <__aeabi_d2iz+0xce8>
   11744:	e5933000 	ldr	r3, [r3]
   11748:	e0633002 	rsb	r3, r3, r2
   1174c:	e2832001 	add	r2, r3, #1	; 0x1
   11750:	e59f37d8 	ldr	r3, [pc, #2008]	; 11f30 <__aeabi_d2iz+0xbfc>
   11754:	e5933000 	ldr	r3, [r3]
   11758:	e0030392 	mul	r3, r2, r3
   1175c:	e1a00003 	mov	r0, r3
   11760:	eb001ac0 	bl	18268 <__aeabi_i2f>
   11764:	e1a04000 	mov	r4, r0
   11768:	e59f389c 	ldr	r3, [pc, #2204]	; 1200c <__aeabi_d2iz+0xcd8>
   1176c:	e5932000 	ldr	r2, [r3]
   11770:	e59f38a4 	ldr	r3, [pc, #2212]	; 1201c <__aeabi_d2iz+0xce8>
   11774:	e5933000 	ldr	r3, [r3]
   11778:	e0823003 	add	r3, r2, r3
   1177c:	e1a00003 	mov	r0, r3
   11780:	eb001ab8 	bl	18268 <__aeabi_i2f>
   11784:	e1a03000 	mov	r3, r0
   11788:	e1a00004 	mov	r0, r4
   1178c:	e1a01003 	mov	r1, r3
   11790:	eb001b51 	bl	184dc <__aeabi_fdiv>
   11794:	e1a03000 	mov	r3, r0
   11798:	e1a02003 	mov	r2, r3
   1179c:	e59f3798 	ldr	r3, [pc, #1944]	; 11f3c <__aeabi_d2iz+0xc08>
   117a0:	e5832000 	str	r2, [r3]
   117a4:	e59f3870 	ldr	r3, [pc, #2160]	; 1201c <__aeabi_d2iz+0xce8>
   117a8:	e5932000 	ldr	r2, [r3]
   117ac:	e1a03002 	mov	r3, r2
   117b0:	e1a03083 	mov	r3, r3, lsl #1
   117b4:	e0833002 	add	r3, r3, r2
   117b8:	e1a03103 	mov	r3, r3, lsl #2
   117bc:	e0832002 	add	r2, r3, r2
   117c0:	e59f3844 	ldr	r3, [pc, #2116]	; 1200c <__aeabi_d2iz+0xcd8>
   117c4:	e5933000 	ldr	r3, [r3]
   117c8:	e0823003 	add	r3, r2, r3
   117cc:	e1a02103 	mov	r2, r3, lsl #2
   117d0:	e59f3754 	ldr	r3, [pc, #1876]	; 11f2c <__aeabi_d2iz+0xbf8>
   117d4:	e0827003 	add	r7, r2, r3
   117d8:	e59f383c 	ldr	r3, [pc, #2108]	; 1201c <__aeabi_d2iz+0xce8>
   117dc:	e5932000 	ldr	r2, [r3]
   117e0:	e1a03002 	mov	r3, r2
   117e4:	e1a03083 	mov	r3, r3, lsl #1
   117e8:	e0833002 	add	r3, r3, r2
   117ec:	e1a03103 	mov	r3, r3, lsl #2
   117f0:	e0832002 	add	r2, r3, r2
   117f4:	e59f3810 	ldr	r3, [pc, #2064]	; 1200c <__aeabi_d2iz+0xcd8>
   117f8:	e5933000 	ldr	r3, [r3]
   117fc:	e0823003 	add	r3, r2, r3
   11800:	e1a01103 	mov	r1, r3, lsl #2
   11804:	e3e02033 	mvn	r2, #51	; 0x33
   11808:	e59f371c 	ldr	r3, [pc, #1820]	; 11f2c <__aeabi_d2iz+0xbf8>
   1180c:	e0823003 	add	r3, r2, r3
   11810:	e0813003 	add	r3, r1, r3
   11814:	e5933000 	ldr	r3, [r3]
   11818:	e1a00003 	mov	r0, r3
   1181c:	ebfffd1d 	bl	10c98 <__aeabi_f2d>
   11820:	e1a05000 	mov	r5, r0
   11824:	e1a06001 	mov	r6, r1
   11828:	e59f370c 	ldr	r3, [pc, #1804]	; 11f3c <__aeabi_d2iz+0xc08>
   1182c:	e5933000 	ldr	r3, [r3]
   11830:	e1a00003 	mov	r0, r3
   11834:	ebfffd17 	bl	10c98 <__aeabi_f2d>
   11838:	e1a03000 	mov	r3, r0
   1183c:	e1a04001 	mov	r4, r1
   11840:	e1a00003 	mov	r0, r3
   11844:	e1a01004 	mov	r1, r4
   11848:	eb001bee 	bl	18808 <__sqrt_from_arm>
   1184c:	e1a03000 	mov	r3, r0
   11850:	e1a04001 	mov	r4, r1
   11854:	e1a00005 	mov	r0, r5
   11858:	e1a01006 	mov	r1, r6
   1185c:	e1a02003 	mov	r2, r3
   11860:	e1a03004 	mov	r3, r4
   11864:	ebfffd3b 	bl	10d58 <__aeabi_dmul>
   11868:	e1a03000 	mov	r3, r0
   1186c:	e1a04001 	mov	r4, r1
   11870:	e1a00003 	mov	r0, r3
   11874:	e1a01004 	mov	r1, r4
   11878:	eb0019de 	bl	17ff8 <__aeabi_d2f>
   1187c:	e1a03000 	mov	r3, r0
   11880:	e5873000 	str	r3, [r7]
   11884:	e59f26a4 	ldr	r2, [pc, #1700]	; 11f30 <__aeabi_d2iz+0xbfc>
   11888:	e3a03001 	mov	r3, #1	; 0x1
   1188c:	e5823000 	str	r3, [r2]
   11890:	e59f3774 	ldr	r3, [pc, #1908]	; 1200c <__aeabi_d2iz+0xcd8>
   11894:	e5932000 	ldr	r2, [r3]
   11898:	e1a03002 	mov	r3, r2
   1189c:	e1a03083 	mov	r3, r3, lsl #1
   118a0:	e0833002 	add	r3, r3, r2
   118a4:	e1a03103 	mov	r3, r3, lsl #2
   118a8:	e0832002 	add	r2, r3, r2
   118ac:	e59f3768 	ldr	r3, [pc, #1896]	; 1201c <__aeabi_d2iz+0xce8>
   118b0:	e5933000 	ldr	r3, [r3]
   118b4:	e0823003 	add	r3, r2, r3
   118b8:	e2434001 	sub	r4, r3, #1	; 0x1
   118bc:	e59f3758 	ldr	r3, [pc, #1880]	; 1201c <__aeabi_d2iz+0xce8>
   118c0:	e5932000 	ldr	r2, [r3]
   118c4:	e1a03002 	mov	r3, r2
   118c8:	e1a03083 	mov	r3, r3, lsl #1
   118cc:	e0833002 	add	r3, r3, r2
   118d0:	e1a03103 	mov	r3, r3, lsl #2
   118d4:	e0832002 	add	r2, r3, r2
   118d8:	e59f372c 	ldr	r3, [pc, #1836]	; 1200c <__aeabi_d2iz+0xcd8>
   118dc:	e5933000 	ldr	r3, [r3]
   118e0:	e0823003 	add	r3, r2, r3
   118e4:	e1a02103 	mov	r2, r3, lsl #2
   118e8:	e59f363c 	ldr	r3, [pc, #1596]	; 11f2c <__aeabi_d2iz+0xbf8>
   118ec:	e0823003 	add	r3, r2, r3
   118f0:	e5931000 	ldr	r1, [r3]
   118f4:	e59f3710 	ldr	r3, [pc, #1808]	; 1200c <__aeabi_d2iz+0xcd8>
   118f8:	e5932000 	ldr	r2, [r3]
   118fc:	e1a03002 	mov	r3, r2
   11900:	e1a03083 	mov	r3, r3, lsl #1
   11904:	e0833002 	add	r3, r3, r2
   11908:	e1a03103 	mov	r3, r3, lsl #2
   1190c:	e0832002 	add	r2, r3, r2
   11910:	e59f3704 	ldr	r3, [pc, #1796]	; 1201c <__aeabi_d2iz+0xce8>
   11914:	e5933000 	ldr	r3, [r3]
   11918:	e0823003 	add	r3, r2, r3
   1191c:	e2432001 	sub	r2, r3, #1	; 0x1
   11920:	e59f36e0 	ldr	r3, [pc, #1760]	; 12008 <__aeabi_d2iz+0xcd4>
   11924:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   11928:	e1a00001 	mov	r0, r1
   1192c:	e1a01003 	mov	r1, r3
   11930:	eb001a83 	bl	18344 <__aeabi_fmul>
   11934:	e1a03000 	mov	r3, r0
   11938:	e1a02003 	mov	r2, r3
   1193c:	e59f36c4 	ldr	r3, [pc, #1732]	; 12008 <__aeabi_d2iz+0xcd4>
   11940:	e7832104 	str	r2, [r3, r4, lsl #2]
   11944:	e59f36c0 	ldr	r3, [pc, #1728]	; 1200c <__aeabi_d2iz+0xcd8>
   11948:	e5932000 	ldr	r2, [r3]
   1194c:	e1a03002 	mov	r3, r2
   11950:	e1a03083 	mov	r3, r3, lsl #1
   11954:	e0833002 	add	r3, r3, r2
   11958:	e1a03103 	mov	r3, r3, lsl #2
   1195c:	e0832002 	add	r2, r3, r2
   11960:	e59f36b4 	ldr	r3, [pc, #1716]	; 1201c <__aeabi_d2iz+0xce8>
   11964:	e5933000 	ldr	r3, [r3]
   11968:	e0823003 	add	r3, r2, r3
   1196c:	e2434001 	sub	r4, r3, #1	; 0x1
   11970:	e59f36a4 	ldr	r3, [pc, #1700]	; 1201c <__aeabi_d2iz+0xce8>
   11974:	e5932000 	ldr	r2, [r3]
   11978:	e1a03002 	mov	r3, r2
   1197c:	e1a03083 	mov	r3, r3, lsl #1
   11980:	e0833002 	add	r3, r3, r2
   11984:	e1a03103 	mov	r3, r3, lsl #2
   11988:	e0832002 	add	r2, r3, r2
   1198c:	e59f3678 	ldr	r3, [pc, #1656]	; 1200c <__aeabi_d2iz+0xcd8>
   11990:	e5933000 	ldr	r3, [r3]
   11994:	e0823003 	add	r3, r2, r3
   11998:	e1a02103 	mov	r2, r3, lsl #2
   1199c:	e59f3588 	ldr	r3, [pc, #1416]	; 11f2c <__aeabi_d2iz+0xbf8>
   119a0:	e0823003 	add	r3, r2, r3
   119a4:	e5931000 	ldr	r1, [r3]
   119a8:	e59f365c 	ldr	r3, [pc, #1628]	; 1200c <__aeabi_d2iz+0xcd8>
   119ac:	e5932000 	ldr	r2, [r3]
   119b0:	e1a03002 	mov	r3, r2
   119b4:	e1a03083 	mov	r3, r3, lsl #1
   119b8:	e0833002 	add	r3, r3, r2
   119bc:	e1a03103 	mov	r3, r3, lsl #2
   119c0:	e0832002 	add	r2, r3, r2
   119c4:	e59f3650 	ldr	r3, [pc, #1616]	; 1201c <__aeabi_d2iz+0xce8>
   119c8:	e5933000 	ldr	r3, [r3]
   119cc:	e0823003 	add	r3, r2, r3
   119d0:	e2432001 	sub	r2, r3, #1	; 0x1
   119d4:	e59f3634 	ldr	r3, [pc, #1588]	; 12010 <__aeabi_d2iz+0xcdc>
   119d8:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   119dc:	e1a00001 	mov	r0, r1
   119e0:	e1a01003 	mov	r1, r3
   119e4:	eb001a56 	bl	18344 <__aeabi_fmul>
   119e8:	e1a03000 	mov	r3, r0
   119ec:	e1a02003 	mov	r2, r3
   119f0:	e59f3618 	ldr	r3, [pc, #1560]	; 12010 <__aeabi_d2iz+0xcdc>
   119f4:	e7832104 	str	r2, [r3, r4, lsl #2]
   119f8:	e59f361c 	ldr	r3, [pc, #1564]	; 1201c <__aeabi_d2iz+0xce8>
   119fc:	e5932000 	ldr	r2, [r3]
   11a00:	e1a03002 	mov	r3, r2
   11a04:	e1a03083 	mov	r3, r3, lsl #1
   11a08:	e0833002 	add	r3, r3, r2
   11a0c:	e1a03103 	mov	r3, r3, lsl #2
   11a10:	e0832002 	add	r2, r3, r2
   11a14:	e59f35f0 	ldr	r3, [pc, #1520]	; 1200c <__aeabi_d2iz+0xcd8>
   11a18:	e5933000 	ldr	r3, [r3]
   11a1c:	e0824003 	add	r4, r2, r3
   11a20:	e59f35f4 	ldr	r3, [pc, #1524]	; 1201c <__aeabi_d2iz+0xce8>
   11a24:	e5932000 	ldr	r2, [r3]
   11a28:	e1a03002 	mov	r3, r2
   11a2c:	e1a03083 	mov	r3, r3, lsl #1
   11a30:	e0833002 	add	r3, r3, r2
   11a34:	e1a03103 	mov	r3, r3, lsl #2
   11a38:	e0832002 	add	r2, r3, r2
   11a3c:	e59f35c8 	ldr	r3, [pc, #1480]	; 1200c <__aeabi_d2iz+0xcd8>
   11a40:	e5933000 	ldr	r3, [r3]
   11a44:	e0823003 	add	r3, r2, r3
   11a48:	e1a02103 	mov	r2, r3, lsl #2
   11a4c:	e59f34d8 	ldr	r3, [pc, #1240]	; 11f2c <__aeabi_d2iz+0xbf8>
   11a50:	e0823003 	add	r3, r2, r3
   11a54:	e5931000 	ldr	r1, [r3]
   11a58:	e59f35bc 	ldr	r3, [pc, #1468]	; 1201c <__aeabi_d2iz+0xce8>
   11a5c:	e5932000 	ldr	r2, [r3]
   11a60:	e1a03002 	mov	r3, r2
   11a64:	e1a03083 	mov	r3, r3, lsl #1
   11a68:	e0833002 	add	r3, r3, r2
   11a6c:	e1a03103 	mov	r3, r3, lsl #2
   11a70:	e0832002 	add	r2, r3, r2
   11a74:	e59f3590 	ldr	r3, [pc, #1424]	; 1200c <__aeabi_d2iz+0xcd8>
   11a78:	e5933000 	ldr	r3, [r3]
   11a7c:	e0822003 	add	r2, r2, r3
   11a80:	e59f3580 	ldr	r3, [pc, #1408]	; 12008 <__aeabi_d2iz+0xcd4>
   11a84:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   11a88:	e1a00001 	mov	r0, r1
   11a8c:	e1a01003 	mov	r1, r3
   11a90:	eb001a2b 	bl	18344 <__aeabi_fmul>
   11a94:	e1a03000 	mov	r3, r0
   11a98:	e1a02003 	mov	r2, r3
   11a9c:	e59f3564 	ldr	r3, [pc, #1380]	; 12008 <__aeabi_d2iz+0xcd4>
   11aa0:	e7832104 	str	r2, [r3, r4, lsl #2]
   11aa4:	e59f3570 	ldr	r3, [pc, #1392]	; 1201c <__aeabi_d2iz+0xce8>
   11aa8:	e5932000 	ldr	r2, [r3]
   11aac:	e1a03002 	mov	r3, r2
   11ab0:	e1a03083 	mov	r3, r3, lsl #1
   11ab4:	e0833002 	add	r3, r3, r2
   11ab8:	e1a03103 	mov	r3, r3, lsl #2
   11abc:	e0832002 	add	r2, r3, r2
   11ac0:	e59f3544 	ldr	r3, [pc, #1348]	; 1200c <__aeabi_d2iz+0xcd8>
   11ac4:	e5933000 	ldr	r3, [r3]
   11ac8:	e0824003 	add	r4, r2, r3
   11acc:	e59f3548 	ldr	r3, [pc, #1352]	; 1201c <__aeabi_d2iz+0xce8>
   11ad0:	e5932000 	ldr	r2, [r3]
   11ad4:	e1a03002 	mov	r3, r2
   11ad8:	e1a03083 	mov	r3, r3, lsl #1
   11adc:	e0833002 	add	r3, r3, r2
   11ae0:	e1a03103 	mov	r3, r3, lsl #2
   11ae4:	e0832002 	add	r2, r3, r2
   11ae8:	e59f351c 	ldr	r3, [pc, #1308]	; 1200c <__aeabi_d2iz+0xcd8>
   11aec:	e5933000 	ldr	r3, [r3]
   11af0:	e0823003 	add	r3, r2, r3
   11af4:	e1a02103 	mov	r2, r3, lsl #2
   11af8:	e59f342c 	ldr	r3, [pc, #1068]	; 11f2c <__aeabi_d2iz+0xbf8>
   11afc:	e0823003 	add	r3, r2, r3
   11b00:	e5931000 	ldr	r1, [r3]
   11b04:	e59f3510 	ldr	r3, [pc, #1296]	; 1201c <__aeabi_d2iz+0xce8>
   11b08:	e5932000 	ldr	r2, [r3]
   11b0c:	e1a03002 	mov	r3, r2
   11b10:	e1a03083 	mov	r3, r3, lsl #1
   11b14:	e0833002 	add	r3, r3, r2
   11b18:	e1a03103 	mov	r3, r3, lsl #2
   11b1c:	e0832002 	add	r2, r3, r2
   11b20:	e59f34e4 	ldr	r3, [pc, #1252]	; 1200c <__aeabi_d2iz+0xcd8>
   11b24:	e5933000 	ldr	r3, [r3]
   11b28:	e0822003 	add	r2, r2, r3
   11b2c:	e59f34dc 	ldr	r3, [pc, #1244]	; 12010 <__aeabi_d2iz+0xcdc>
   11b30:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   11b34:	e1a00001 	mov	r0, r1
   11b38:	e1a01003 	mov	r1, r3
   11b3c:	eb001a00 	bl	18344 <__aeabi_fmul>
   11b40:	e1a03000 	mov	r3, r0
   11b44:	e1a02003 	mov	r2, r3
   11b48:	e59f34c0 	ldr	r3, [pc, #1216]	; 12010 <__aeabi_d2iz+0xcdc>
   11b4c:	e7832104 	str	r2, [r3, r4, lsl #2]
   11b50:	e59f33e0 	ldr	r3, [pc, #992]	; 11f38 <__aeabi_d2iz+0xc04>
   11b54:	e5933000 	ldr	r3, [r3]
   11b58:	e2432001 	sub	r2, r3, #1	; 0x1
   11b5c:	e59f33d4 	ldr	r3, [pc, #980]	; 11f38 <__aeabi_d2iz+0xc04>
   11b60:	e5832000 	str	r2, [r3]
   11b64:	e59f34b0 	ldr	r3, [pc, #1200]	; 1201c <__aeabi_d2iz+0xce8>
   11b68:	e5932000 	ldr	r2, [r3]
   11b6c:	e59f33c0 	ldr	r3, [pc, #960]	; 11f34 <__aeabi_d2iz+0xc00>
   11b70:	e5933000 	ldr	r3, [r3]
   11b74:	e0822003 	add	r2, r2, r3
   11b78:	e59f349c 	ldr	r3, [pc, #1180]	; 1201c <__aeabi_d2iz+0xce8>
   11b7c:	e5832000 	str	r2, [r3]
   11b80:	e59f33b0 	ldr	r3, [pc, #944]	; 11f38 <__aeabi_d2iz+0xc04>
   11b84:	e5933000 	ldr	r3, [r3]
   11b88:	e3530000 	cmp	r3, #0	; 0x0
   11b8c:	cafffeb8 	bgt	11674 <__aeabi_d2iz+0x340>
   11b90:	e59f3474 	ldr	r3, [pc, #1140]	; 1200c <__aeabi_d2iz+0xcd8>
   11b94:	e5934000 	ldr	r4, [r3]
   11b98:	e59f346c 	ldr	r3, [pc, #1132]	; 1200c <__aeabi_d2iz+0xcd8>
   11b9c:	e5933000 	ldr	r3, [r3]
   11ba0:	e2833001 	add	r3, r3, #1	; 0x1
   11ba4:	e1a00003 	mov	r0, r3
   11ba8:	eb0019ae 	bl	18268 <__aeabi_i2f>
   11bac:	e1a02000 	mov	r2, r0
   11bb0:	e59f3388 	ldr	r3, [pc, #904]	; 11f40 <__aeabi_d2iz+0xc0c>
   11bb4:	e7832104 	str	r2, [r3, r4, lsl #2]
   11bb8:	e59f344c 	ldr	r3, [pc, #1100]	; 1200c <__aeabi_d2iz+0xcd8>
   11bbc:	e5934000 	ldr	r4, [r3]
   11bc0:	e59f3444 	ldr	r3, [pc, #1092]	; 1200c <__aeabi_d2iz+0xcd8>
   11bc4:	e5933000 	ldr	r3, [r3]
   11bc8:	e1a00003 	mov	r0, r3
   11bcc:	eb0019a5 	bl	18268 <__aeabi_i2f>
   11bd0:	e1a02000 	mov	r2, r0
   11bd4:	e59f3368 	ldr	r3, [pc, #872]	; 11f44 <__aeabi_d2iz+0xc10>
   11bd8:	e7832104 	str	r2, [r3, r4, lsl #2]
   11bdc:	e59f3428 	ldr	r3, [pc, #1064]	; 1200c <__aeabi_d2iz+0xcd8>
   11be0:	e5933000 	ldr	r3, [r3]
   11be4:	e2832001 	add	r2, r3, #1	; 0x1
   11be8:	e59f341c 	ldr	r3, [pc, #1052]	; 1200c <__aeabi_d2iz+0xcd8>
   11bec:	e5832000 	str	r2, [r3]
   11bf0:	e59f3414 	ldr	r3, [pc, #1044]	; 1200c <__aeabi_d2iz+0xcd8>
   11bf4:	e5932000 	ldr	r2, [r3]
   11bf8:	e59f33b8 	ldr	r3, [pc, #952]	; 11fb8 <__aeabi_d2iz+0xc84>
   11bfc:	e5933000 	ldr	r3, [r3]
   11c00:	e1520003 	cmp	r2, r3
   11c04:	dafffe5b 	ble	11578 <__aeabi_d2iz+0x244>
   11c08:	e59f23ec 	ldr	r2, [pc, #1004]	; 11ffc <__aeabi_d2iz+0xcc8>
   11c0c:	e59f33d8 	ldr	r3, [pc, #984]	; 11fec <__aeabi_d2iz+0xcb8>
   11c10:	e5823038 	str	r3, [r2, #56]
   11c14:	e59f2390 	ldr	r2, [pc, #912]	; 11fac <__aeabi_d2iz+0xc78>
   11c18:	e59f3328 	ldr	r3, [pc, #808]	; 11f48 <__aeabi_d2iz+0xc14>
   11c1c:	e5823000 	str	r3, [r2]
   11c20:	e59f3384 	ldr	r3, [pc, #900]	; 11fac <__aeabi_d2iz+0xc78>
   11c24:	e5932000 	ldr	r2, [r3]
   11c28:	e59f33b8 	ldr	r3, [pc, #952]	; 11fe8 <__aeabi_d2iz+0xcb4>
   11c2c:	e5832000 	str	r2, [r3]
   11c30:	e59f33b0 	ldr	r3, [pc, #944]	; 11fe8 <__aeabi_d2iz+0xcb4>
   11c34:	e5932000 	ldr	r2, [r3]
   11c38:	e59f33a4 	ldr	r3, [pc, #932]	; 11fe4 <__aeabi_d2iz+0xcb0>
   11c3c:	e5832000 	str	r2, [r3]
   11c40:	e59f339c 	ldr	r3, [pc, #924]	; 11fe4 <__aeabi_d2iz+0xcb0>
   11c44:	e5932000 	ldr	r2, [r3]
   11c48:	e59f33b4 	ldr	r3, [pc, #948]	; 12004 <__aeabi_d2iz+0xcd0>
   11c4c:	e5832000 	str	r2, [r3]
   11c50:	ea00082f 	b	13d14 <__aeabi_d2iz+0x29e0>
   11c54:	e59f32c8 	ldr	r3, [pc, #712]	; 11f24 <__aeabi_d2iz+0xbf0>
   11c58:	e5933000 	ldr	r3, [r3]
   11c5c:	e59b0008 	ldr	r0, [fp, #8]
   11c60:	e1a01003 	mov	r1, r3
   11c64:	eb00190d 	bl	180a0 <__aeabi_fsub>
   11c68:	e1a03000 	mov	r3, r0
   11c6c:	e1a02003 	mov	r2, r3
   11c70:	e59f339c 	ldr	r3, [pc, #924]	; 12014 <__aeabi_d2iz+0xce0>
   11c74:	e5832000 	str	r2, [r3]
   11c78:	e59f3384 	ldr	r3, [pc, #900]	; 12004 <__aeabi_d2iz+0xcd0>
   11c7c:	e5933000 	ldr	r3, [r3]
   11c80:	e1a00003 	mov	r0, r3
   11c84:	e59f1360 	ldr	r1, [pc, #864]	; 11fec <__aeabi_d2iz+0xcb8>
   11c88:	eb001a6d 	bl	18644 <__lesf2>
   11c8c:	e1a03000 	mov	r3, r0
   11c90:	e3530000 	cmp	r3, #0	; 0x0
   11c94:	ba000000 	blt	11c9c <__aeabi_d2iz+0x968>
   11c98:	ea000008 	b	11cc0 <__aeabi_d2iz+0x98c>
   11c9c:	e59f3370 	ldr	r3, [pc, #880]	; 12014 <__aeabi_d2iz+0xce0>
   11ca0:	e5933000 	ldr	r3, [r3]
   11ca4:	e1a00003 	mov	r0, r3
   11ca8:	e59f133c 	ldr	r1, [pc, #828]	; 11fec <__aeabi_d2iz+0xcb8>
   11cac:	eb001a64 	bl	18644 <__lesf2>
   11cb0:	e1a03000 	mov	r3, r0
   11cb4:	e3530000 	cmp	r3, #0	; 0x0
   11cb8:	ba000000 	blt	11cc0 <__aeabi_d2iz+0x98c>
   11cbc:	eaffffff 	b	11cc0 <__aeabi_d2iz+0x98c>
   11cc0:	e59f2284 	ldr	r2, [pc, #644]	; 11f4c <__aeabi_d2iz+0xc18>
   11cc4:	e59f3284 	ldr	r3, [pc, #644]	; 11f50 <__aeabi_d2iz+0xc1c>
   11cc8:	e5823000 	str	r3, [r2]
   11ccc:	e59f3278 	ldr	r3, [pc, #632]	; 11f4c <__aeabi_d2iz+0xc18>
   11cd0:	e5933000 	ldr	r3, [r3]
   11cd4:	e1a00003 	mov	r0, r3
   11cd8:	e59f1274 	ldr	r1, [pc, #628]	; 11f54 <__aeabi_d2iz+0xc20>
   11cdc:	eb0019fe 	bl	184dc <__aeabi_fdiv>
   11ce0:	e1a03000 	mov	r3, r0
   11ce4:	e1a02003 	mov	r2, r3
   11ce8:	e59f3268 	ldr	r3, [pc, #616]	; 11f58 <__aeabi_d2iz+0xc24>
   11cec:	e5832000 	str	r2, [r3]
   11cf0:	e59f3260 	ldr	r3, [pc, #608]	; 11f58 <__aeabi_d2iz+0xc24>
   11cf4:	e5933000 	ldr	r3, [r3]
   11cf8:	e1a00003 	mov	r0, r3
   11cfc:	e59b1004 	ldr	r1, [fp, #4]
   11d00:	eb00198f 	bl	18344 <__aeabi_fmul>
   11d04:	e1a03000 	mov	r3, r0
   11d08:	e1a02003 	mov	r2, r3
   11d0c:	e59f3248 	ldr	r3, [pc, #584]	; 11f5c <__aeabi_d2iz+0xc28>
   11d10:	e5832000 	str	r2, [r3]
   11d14:	e59f323c 	ldr	r3, [pc, #572]	; 11f58 <__aeabi_d2iz+0xc24>
   11d18:	e5933000 	ldr	r3, [r3]
   11d1c:	e1a00003 	mov	r0, r3
   11d20:	e51b102c 	ldr	r1, [fp, #-44]
   11d24:	eb001986 	bl	18344 <__aeabi_fmul>
   11d28:	e1a03000 	mov	r3, r0
   11d2c:	e1a02003 	mov	r2, r3
   11d30:	e59f3228 	ldr	r3, [pc, #552]	; 11f60 <__aeabi_d2iz+0xc2c>
   11d34:	e5832000 	str	r2, [r3]
   11d38:	e59f321c 	ldr	r3, [pc, #540]	; 11f5c <__aeabi_d2iz+0xc28>
   11d3c:	e5933000 	ldr	r3, [r3]
   11d40:	e1a00003 	mov	r0, r3
   11d44:	ebfffbd3 	bl	10c98 <__aeabi_f2d>
   11d48:	e1a03000 	mov	r3, r0
   11d4c:	e1a04001 	mov	r4, r1
   11d50:	e1a00003 	mov	r0, r3
   11d54:	e1a01004 	mov	r1, r4
   11d58:	eb001aad 	bl	18814 <__sin_from_arm>
   11d5c:	e1a03000 	mov	r3, r0
   11d60:	e1a04001 	mov	r4, r1
   11d64:	e1a00003 	mov	r0, r3
   11d68:	e1a01004 	mov	r1, r4
   11d6c:	eb0018a1 	bl	17ff8 <__aeabi_d2f>
   11d70:	e1a02000 	mov	r2, r0
   11d74:	e59f31e8 	ldr	r3, [pc, #488]	; 11f64 <__aeabi_d2iz+0xc30>
   11d78:	e5832000 	str	r2, [r3]
   11d7c:	e59f31dc 	ldr	r3, [pc, #476]	; 11f60 <__aeabi_d2iz+0xc2c>
   11d80:	e5933000 	ldr	r3, [r3]
   11d84:	e1a00003 	mov	r0, r3
   11d88:	ebfffbc2 	bl	10c98 <__aeabi_f2d>
   11d8c:	e1a03000 	mov	r3, r0
   11d90:	e1a04001 	mov	r4, r1
   11d94:	e1a00003 	mov	r0, r3
   11d98:	e1a01004 	mov	r1, r4
   11d9c:	eb001a9c 	bl	18814 <__sin_from_arm>
   11da0:	e1a03000 	mov	r3, r0
   11da4:	e1a04001 	mov	r4, r1
   11da8:	e1a00003 	mov	r0, r3
   11dac:	e1a01004 	mov	r1, r4
   11db0:	eb001890 	bl	17ff8 <__aeabi_d2f>
   11db4:	e1a02000 	mov	r2, r0
   11db8:	e59f31e0 	ldr	r3, [pc, #480]	; 11fa0 <__aeabi_d2iz+0xc6c>
   11dbc:	e5832000 	str	r2, [r3]
   11dc0:	e59f3194 	ldr	r3, [pc, #404]	; 11f5c <__aeabi_d2iz+0xc28>
   11dc4:	e5933000 	ldr	r3, [r3]
   11dc8:	e1a00003 	mov	r0, r3
   11dcc:	ebfffbb1 	bl	10c98 <__aeabi_f2d>
   11dd0:	e1a03000 	mov	r3, r0
   11dd4:	e1a04001 	mov	r4, r1
   11dd8:	e1a00003 	mov	r0, r3
   11ddc:	e1a01004 	mov	r1, r4
   11de0:	eb001a79 	bl	187cc <__cos_from_arm>
   11de4:	e1a03000 	mov	r3, r0
   11de8:	e1a04001 	mov	r4, r1
   11dec:	e1a00003 	mov	r0, r3
   11df0:	e1a01004 	mov	r1, r4
   11df4:	eb00187f 	bl	17ff8 <__aeabi_d2f>
   11df8:	e1a02000 	mov	r2, r0
   11dfc:	e59f3164 	ldr	r3, [pc, #356]	; 11f68 <__aeabi_d2iz+0xc34>
   11e00:	e5832000 	str	r2, [r3]
   11e04:	e59f3154 	ldr	r3, [pc, #340]	; 11f60 <__aeabi_d2iz+0xc2c>
   11e08:	e5933000 	ldr	r3, [r3]
   11e0c:	e1a00003 	mov	r0, r3
   11e10:	ebfffba0 	bl	10c98 <__aeabi_f2d>
   11e14:	e1a03000 	mov	r3, r0
   11e18:	e1a04001 	mov	r4, r1
   11e1c:	e1a00003 	mov	r0, r3
   11e20:	e1a01004 	mov	r1, r4
   11e24:	eb001a68 	bl	187cc <__cos_from_arm>
   11e28:	e1a03000 	mov	r3, r0
   11e2c:	e1a04001 	mov	r4, r1
   11e30:	e1a00003 	mov	r0, r3
   11e34:	e1a01004 	mov	r1, r4
   11e38:	eb00186e 	bl	17ff8 <__aeabi_d2f>
   11e3c:	e1a02000 	mov	r2, r0
   11e40:	e59f3154 	ldr	r3, [pc, #340]	; 11f9c <__aeabi_d2iz+0xc68>
   11e44:	e5832000 	str	r2, [r3]
   11e48:	e59f3150 	ldr	r3, [pc, #336]	; 11fa0 <__aeabi_d2iz+0xc6c>
   11e4c:	e5932000 	ldr	r2, [r3]
   11e50:	e59f3148 	ldr	r3, [pc, #328]	; 11fa0 <__aeabi_d2iz+0xc6c>
   11e54:	e5933000 	ldr	r3, [r3]
   11e58:	e1a00002 	mov	r0, r2
   11e5c:	e1a01003 	mov	r1, r3
   11e60:	eb001937 	bl	18344 <__aeabi_fmul>
   11e64:	e1a03000 	mov	r3, r0
   11e68:	e1a02003 	mov	r2, r3
   11e6c:	e59f311c 	ldr	r3, [pc, #284]	; 11f90 <__aeabi_d2iz+0xc5c>
   11e70:	e5832000 	str	r2, [r3]
   11e74:	e59f3120 	ldr	r3, [pc, #288]	; 11f9c <__aeabi_d2iz+0xc68>
   11e78:	e5932000 	ldr	r2, [r3]
   11e7c:	e59f3118 	ldr	r3, [pc, #280]	; 11f9c <__aeabi_d2iz+0xc68>
   11e80:	e5933000 	ldr	r3, [r3]
   11e84:	e1a00002 	mov	r0, r2
   11e88:	e1a01003 	mov	r1, r3
   11e8c:	eb00192c 	bl	18344 <__aeabi_fmul>
   11e90:	e1a03000 	mov	r3, r0
   11e94:	e1a02003 	mov	r2, r3
   11e98:	e59f30e8 	ldr	r3, [pc, #232]	; 11f88 <__aeabi_d2iz+0xc54>
   11e9c:	e5832000 	str	r2, [r3]
   11ea0:	e59f30bc 	ldr	r3, [pc, #188]	; 11f64 <__aeabi_d2iz+0xc30>
   11ea4:	e5932000 	ldr	r2, [r3]
   11ea8:	e59f3100 	ldr	r3, [pc, #256]	; 11fb0 <__aeabi_d2iz+0xc7c>
   11eac:	e5832004 	str	r2, [r3, #4]
   11eb0:	e59f30b0 	ldr	r3, [pc, #176]	; 11f68 <__aeabi_d2iz+0xc34>
   11eb4:	e5932000 	ldr	r2, [r3]
   11eb8:	e59f30f4 	ldr	r3, [pc, #244]	; 11fb4 <__aeabi_d2iz+0xc80>
   11ebc:	e5832004 	str	r2, [r3, #4]
   11ec0:	e59f311c 	ldr	r3, [pc, #284]	; 11fe4 <__aeabi_d2iz+0xcb0>
   11ec4:	e5933000 	ldr	r3, [r3]
   11ec8:	e51b0028 	ldr	r0, [fp, #-40]
   11ecc:	e1a01003 	mov	r1, r3
   11ed0:	eb0019dd 	bl	1864c <__cmpsf2>
   11ed4:	e1a03000 	mov	r3, r0
   11ed8:	e3530000 	cmp	r3, #0	; 0x0
   11edc:	1a00004f 	bne	12020 <__aeabi_d2iz+0xcec>
   11ee0:	e59f3100 	ldr	r3, [pc, #256]	; 11fe8 <__aeabi_d2iz+0xcb4>
   11ee4:	e5933000 	ldr	r3, [r3]
   11ee8:	e51b002c 	ldr	r0, [fp, #-44]
   11eec:	e1a01003 	mov	r1, r3
   11ef0:	eb0019d5 	bl	1864c <__cmpsf2>
   11ef4:	e1a03000 	mov	r3, r0
   11ef8:	e3530000 	cmp	r3, #0	; 0x0
   11efc:	1a000047 	bne	12020 <__aeabi_d2iz+0xcec>
   11f00:	ea000196 	b	12560 <__aeabi_d2iz+0x122c>
   11f04:	400015f0 	strmid	r1, [r0], -r0
   11f08:	3f800000 	svccc	0x00800000
   11f0c:	40001340 	andmi	r1, r0, r0, asr #6
   11f10:	45c75119 	strmib	r5, [r7, #281]
   11f14:	4000133c 	andmi	r1, r0, ip, lsr r3
   11f18:	45c6a605 	strmib	sl, [r6, #1541]
   11f1c:	45c7199a 	strmib	r1, [r7, #2458]
   11f20:	40001324 	andmi	r1, r0, r4, lsr #6
   11f24:	4000131c 	andmi	r1, r0, ip, lsl r3
   11f28:	44faa000 	ldrmibt	sl, [sl]
   11f2c:	400016f4 	strmid	r1, [r0], -r4
   11f30:	40001ef0 	strmid	r1, [r0], -r0
   11f34:	40001eec 	andmi	r1, r0, ip, ror #29
   11f38:	40001ee8 	andmi	r1, r0, r8, ror #29
   11f3c:	40001318 	andmi	r1, r0, r8, lsl r3
   11f40:	40001658 	andmi	r1, r0, r8, asr r6
   11f44:	40001624 	andmi	r1, r0, r4, lsr #12
   11f48:	c47a0000 	ldrgtbt	r0, [sl]
   11f4c:	40001348 	andmi	r1, r0, r8, asr #6
   11f50:	40490fdb 	ldrmid	r0, [r9], #-251
   11f54:	43340000 	teqmi	r4, #0	; 0x0
   11f58:	40001344 	andmi	r1, r0, r4, asr #6
   11f5c:	40001300 	andmi	r1, r0, r0, lsl #6
   11f60:	400012fc 	strmid	r1, [r0], -ip
   11f64:	400012f8 	strmid	r1, [r0], -r8
   11f68:	400012f0 	strmid	r1, [r0], -r0
   11f6c:	400012d8 	ldrmid	r1, [r0], -r8
   11f70:	400012dc 	ldrmid	r1, [r0], -ip
   11f74:	40001328 	andmi	r1, r0, r8, lsr #6
   11f78:	40001320 	andmi	r1, r0, r0, lsr #6
   11f7c:	400012e0 	andmi	r1, r0, r0, ror #5
   11f80:	400012cc 	andmi	r1, r0, ip, asr #5
   11f84:	40001334 	andmi	r1, r0, r4, lsr r3
   11f88:	400012e4 	andmi	r1, r0, r4, ror #5
   11f8c:	40001330 	andmi	r1, r0, r0, lsr r3
   11f90:	400012e8 	andmi	r1, r0, r8, ror #5
   11f94:	400012c0 	andmi	r1, r0, r0, asr #5
   11f98:	4000132c 	andmi	r1, r0, ip, lsr #6
   11f9c:	400012ec 	andmi	r1, r0, ip, ror #5
   11fa0:	400012f4 	strmid	r1, [r0], -r4
   11fa4:	400012c4 	andmi	r1, r0, r4, asr #5
   11fa8:	400012bc 	strmih	r1, [r0], -ip
   11fac:	40001308 	andmi	r1, r0, r8, lsl #6
   11fb0:	400016c0 	andmi	r1, r0, r0, asr #13
   11fb4:	4000168c 	andmi	r1, r0, ip, lsl #13
   11fb8:	40001efc 	strmid	r1, [r0], -ip
   11fbc:	40001338 	andmi	r1, r0, r8, lsr r3
   11fc0:	400012c8 	andmi	r1, r0, r8, asr #5
   11fc4:	400012a4 	andmi	r1, r0, r4, lsr #5
   11fc8:	400012a8 	andmi	r1, r0, r8, lsr #5
   11fcc:	400012ac 	andmi	r1, r0, ip, lsr #5
   11fd0:	400012b0 	strmih	r1, [r0], -r0
   11fd4:	400012b8 	strmih	r1, [r0], -r8
   11fd8:	400012b4 	strmih	r1, [r0], -r4
   11fdc:	40001ee4 	andmi	r1, r0, r4, ror #29
   11fe0:	40001ee0 	andmi	r1, r0, r0, ror #29
   11fe4:	40001310 	andmi	r1, r0, r0, lsl r3
   11fe8:	4000130c 	andmi	r1, r0, ip, lsl #6
   11fec:	00000000 	andeq	r0, r0, r0
   11ff0:	400012d4 	ldrmid	r1, [r0], -r4
   11ff4:	40000854 	andmi	r0, r0, r4, asr r8
   11ff8:	400012d0 	ldrmid	r1, [r0], -r0
   11ffc:	4000134c 	andmi	r1, r0, ip, asr #6
   12000:	40001998 	mulmi	r0, r8, r9
   12004:	40001314 	andmi	r1, r0, r4, lsl r3
   12008:	40000858 	andmi	r0, r0, r8, asr r8
   1200c:	40001ef8 	strmid	r1, [r0], -r8
   12010:	40000afc 	strmid	r0, [r0], -ip
   12014:	40001304 	andmi	r1, r0, r4, lsl #6
   12018:	40001c3c 	andmi	r1, r0, ip, lsr ip
   1201c:	40001ef4 	strmid	r1, [r0], -r4
   12020:	e51f30a4 	ldr	r3, [pc, #-164]	; 11f84 <__aeabi_d2iz+0xc50>
   12024:	e5934000 	ldr	r4, [r3]
   12028:	e51f3098 	ldr	r3, [pc, #-152]	; 11f98 <__aeabi_d2iz+0xc64>
   1202c:	e5932000 	ldr	r2, [r3]
   12030:	e51f30a8 	ldr	r3, [pc, #-168]	; 11f90 <__aeabi_d2iz+0xc5c>
   12034:	e5933000 	ldr	r3, [r3]
   12038:	e1a00002 	mov	r0, r2
   1203c:	e1a01003 	mov	r1, r3
   12040:	eb0018bf 	bl	18344 <__aeabi_fmul>
   12044:	e1a03000 	mov	r3, r0
   12048:	e1a00004 	mov	r0, r4
   1204c:	e1a01003 	mov	r1, r3
   12050:	eb001812 	bl	180a0 <__aeabi_fsub>
   12054:	e1a03000 	mov	r3, r0
   12058:	e1a00003 	mov	r0, r3
   1205c:	ebfffb0d 	bl	10c98 <__aeabi_f2d>
   12060:	e1a03000 	mov	r3, r0
   12064:	e1a04001 	mov	r4, r1
   12068:	e1a00003 	mov	r0, r3
   1206c:	e1a01004 	mov	r1, r4
   12070:	eb0019e4 	bl	18808 <__sqrt_from_arm>
   12074:	e1a03000 	mov	r3, r0
   12078:	e1a04001 	mov	r4, r1
   1207c:	e1a00003 	mov	r0, r3
   12080:	e1a01004 	mov	r1, r4
   12084:	eb0017db 	bl	17ff8 <__aeabi_d2f>
   12088:	e1a02000 	mov	r2, r0
   1208c:	e51f3118 	ldr	r3, [pc, #-280]	; 11f7c <__aeabi_d2iz+0xc48>
   12090:	e5832000 	str	r2, [r3]
   12094:	e51f3120 	ldr	r3, [pc, #-288]	; 11f7c <__aeabi_d2iz+0xc48>
   12098:	e5933000 	ldr	r3, [r3]
   1209c:	e1a00003 	mov	r0, r3
   120a0:	e51b1028 	ldr	r1, [fp, #-40]
   120a4:	eb0018a6 	bl	18344 <__aeabi_fmul>
   120a8:	e1a03000 	mov	r3, r0
   120ac:	e1a02003 	mov	r2, r3
   120b0:	e51f3148 	ldr	r3, [pc, #-328]	; 11f70 <__aeabi_d2iz+0xc3c>
   120b4:	e5832000 	str	r2, [r3]
   120b8:	e51f3150 	ldr	r3, [pc, #-336]	; 11f70 <__aeabi_d2iz+0xc3c>
   120bc:	e5932000 	ldr	r2, [r3]
   120c0:	e51f3144 	ldr	r3, [pc, #-324]	; 11f84 <__aeabi_d2iz+0xc50>
   120c4:	e5933000 	ldr	r3, [r3]
   120c8:	e1a00002 	mov	r0, r2
   120cc:	e1a01003 	mov	r1, r3
   120d0:	eb0017f3 	bl	180a4 <__addsf3>
   120d4:	e1a03000 	mov	r3, r0
   120d8:	e1a04003 	mov	r4, r3
   120dc:	e51f3174 	ldr	r3, [pc, #-372]	; 11f70 <__aeabi_d2iz+0xc3c>
   120e0:	e5932000 	ldr	r2, [r3]
   120e4:	e51f3160 	ldr	r3, [pc, #-352]	; 11f8c <__aeabi_d2iz+0xc58>
   120e8:	e5933000 	ldr	r3, [r3]
   120ec:	e1a00002 	mov	r0, r2
   120f0:	e1a01003 	mov	r1, r3
   120f4:	eb0017ea 	bl	180a4 <__addsf3>
   120f8:	e1a03000 	mov	r3, r0
   120fc:	e1a00004 	mov	r0, r4
   12100:	e1a01003 	mov	r1, r3
   12104:	eb0018f4 	bl	184dc <__aeabi_fdiv>
   12108:	e1a03000 	mov	r3, r0
   1210c:	e1a05003 	mov	r5, r3
   12110:	e51f31a8 	ldr	r3, [pc, #-424]	; 11f70 <__aeabi_d2iz+0xc3c>
   12114:	e5932000 	ldr	r2, [r3]
   12118:	e51f319c 	ldr	r3, [pc, #-412]	; 11f84 <__aeabi_d2iz+0xc50>
   1211c:	e5933000 	ldr	r3, [r3]
   12120:	e1a00002 	mov	r0, r2
   12124:	e1a01003 	mov	r1, r3
   12128:	eb0017dd 	bl	180a4 <__addsf3>
   1212c:	e1a03000 	mov	r3, r0
   12130:	e1a04003 	mov	r4, r3
   12134:	e51f31cc 	ldr	r3, [pc, #-460]	; 11f70 <__aeabi_d2iz+0xc3c>
   12138:	e5932000 	ldr	r2, [r3]
   1213c:	e51f31b8 	ldr	r3, [pc, #-440]	; 11f8c <__aeabi_d2iz+0xc58>
   12140:	e5933000 	ldr	r3, [r3]
   12144:	e1a00002 	mov	r0, r2
   12148:	e1a01003 	mov	r1, r3
   1214c:	eb0017d4 	bl	180a4 <__addsf3>
   12150:	e1a03000 	mov	r3, r0
   12154:	e1a00004 	mov	r0, r4
   12158:	e1a01003 	mov	r1, r3
   1215c:	eb0018de 	bl	184dc <__aeabi_fdiv>
   12160:	e1a03000 	mov	r3, r0
   12164:	e1a00005 	mov	r0, r5
   12168:	e1a01003 	mov	r1, r3
   1216c:	eb001874 	bl	18344 <__aeabi_fmul>
   12170:	e1a03000 	mov	r3, r0
   12174:	e1a02003 	mov	r2, r3
   12178:	e51f3214 	ldr	r3, [pc, #-532]	; 11f6c <__aeabi_d2iz+0xc38>
   1217c:	e5832000 	str	r2, [r3]
   12180:	e51f31e8 	ldr	r3, [pc, #-488]	; 11fa0 <__aeabi_d2iz+0xc6c>
   12184:	e5933000 	ldr	r3, [r3]
   12188:	e1a00003 	mov	r0, r3
   1218c:	ebfffac1 	bl	10c98 <__aeabi_f2d>
   12190:	e1a05000 	mov	r5, r0
   12194:	e1a06001 	mov	r6, r1
   12198:	e51f3234 	ldr	r3, [pc, #-564]	; 11f6c <__aeabi_d2iz+0xc38>
   1219c:	e5932000 	ldr	r2, [r3]
   121a0:	e51f3220 	ldr	r3, [pc, #-544]	; 11f88 <__aeabi_d2iz+0xc54>
   121a4:	e5933000 	ldr	r3, [r3]
   121a8:	e1a00002 	mov	r0, r2
   121ac:	e1a01003 	mov	r1, r3
   121b0:	eb001863 	bl	18344 <__aeabi_fmul>
   121b4:	e1a03000 	mov	r3, r0
   121b8:	e1a02003 	mov	r2, r3
   121bc:	e51f3234 	ldr	r3, [pc, #-564]	; 11f90 <__aeabi_d2iz+0xc5c>
   121c0:	e5933000 	ldr	r3, [r3]
   121c4:	e1a00002 	mov	r0, r2
   121c8:	e1a01003 	mov	r1, r3
   121cc:	eb0017b4 	bl	180a4 <__addsf3>
   121d0:	e1a03000 	mov	r3, r0
   121d4:	e1a00003 	mov	r0, r3
   121d8:	ebfffaae 	bl	10c98 <__aeabi_f2d>
   121dc:	e1a03000 	mov	r3, r0
   121e0:	e1a04001 	mov	r4, r1
   121e4:	e1a00003 	mov	r0, r3
   121e8:	e1a01004 	mov	r1, r4
   121ec:	eb001985 	bl	18808 <__sqrt_from_arm>
   121f0:	e1a03000 	mov	r3, r0
   121f4:	e1a04001 	mov	r4, r1
   121f8:	e1a00005 	mov	r0, r5
   121fc:	e1a01006 	mov	r1, r6
   12200:	e1a02003 	mov	r2, r3
   12204:	e1a03004 	mov	r3, r4
   12208:	ebfffb76 	bl	10fe8 <__aeabi_ddiv>
   1220c:	e1a03000 	mov	r3, r0
   12210:	e1a04001 	mov	r4, r1
   12214:	e1a00003 	mov	r0, r3
   12218:	e1a01004 	mov	r1, r4
   1221c:	eb001775 	bl	17ff8 <__aeabi_d2f>
   12220:	e1a02000 	mov	r2, r0
   12224:	e51f323c 	ldr	r3, [pc, #-572]	; 11ff0 <__aeabi_d2iz+0xcbc>
   12228:	e5832000 	str	r2, [r3]
   1222c:	e51f3244 	ldr	r3, [pc, #-580]	; 11ff0 <__aeabi_d2iz+0xcbc>
   12230:	e5932000 	ldr	r2, [r3]
   12234:	e51f324c 	ldr	r3, [pc, #-588]	; 11ff0 <__aeabi_d2iz+0xcbc>
   12238:	e5933000 	ldr	r3, [r3]
   1223c:	e1a00002 	mov	r0, r2
   12240:	e1a01003 	mov	r1, r3
   12244:	eb00183e 	bl	18344 <__aeabi_fmul>
   12248:	e1a03000 	mov	r3, r0
   1224c:	e1a00003 	mov	r0, r3
   12250:	ebfffa90 	bl	10c98 <__aeabi_f2d>
   12254:	e1a03000 	mov	r3, r0
   12258:	e1a04001 	mov	r4, r1
   1225c:	e3a005ff 	mov	r0, #1069547520	; 0x3fc00000
   12260:	e2800603 	add	r0, r0, #3145728	; 0x300000
   12264:	e3a01000 	mov	r1, #0	; 0x0
   12268:	e1a02003 	mov	r2, r3
   1226c:	e1a03004 	mov	r3, r4
   12270:	ebfff9ae 	bl	10930 <__aeabi_dsub>
   12274:	e1a03000 	mov	r3, r0
   12278:	e1a04001 	mov	r4, r1
   1227c:	e1a00003 	mov	r0, r3
   12280:	e1a01004 	mov	r1, r4
   12284:	eb00195f 	bl	18808 <__sqrt_from_arm>
   12288:	e1a03000 	mov	r3, r0
   1228c:	e1a04001 	mov	r4, r1
   12290:	e1a00003 	mov	r0, r3
   12294:	e1a01004 	mov	r1, r4
   12298:	eb001756 	bl	17ff8 <__aeabi_d2f>
   1229c:	e1a02000 	mov	r2, r0
   122a0:	e51f32b0 	ldr	r3, [pc, #-688]	; 11ff8 <__aeabi_d2iz+0xcc4>
   122a4:	e5832000 	str	r2, [r3]
   122a8:	e51b0028 	ldr	r0, [fp, #-40]
   122ac:	e51b1028 	ldr	r1, [fp, #-40]
   122b0:	eb001823 	bl	18344 <__aeabi_fmul>
   122b4:	e1a03000 	mov	r3, r0
   122b8:	e1a00003 	mov	r0, r3
   122bc:	ebfffa75 	bl	10c98 <__aeabi_f2d>
   122c0:	e1a05000 	mov	r5, r0
   122c4:	e1a06001 	mov	r6, r1
   122c8:	e51f3360 	ldr	r3, [pc, #-864]	; 11f70 <__aeabi_d2iz+0xc3c>
   122cc:	e5933000 	ldr	r3, [r3]
   122d0:	e1a00003 	mov	r0, r3
   122d4:	ebfffa6f 	bl	10c98 <__aeabi_f2d>
   122d8:	e1a03000 	mov	r3, r0
   122dc:	e1a04001 	mov	r4, r1
   122e0:	e1a00003 	mov	r0, r3
   122e4:	e1a01004 	mov	r1, r4
   122e8:	e1a02003 	mov	r2, r3
   122ec:	e1a03004 	mov	r3, r4
   122f0:	ebfff98f 	bl	10934 <__adddf3>
   122f4:	e1a03000 	mov	r3, r0
   122f8:	e1a04001 	mov	r4, r1
   122fc:	e1a00005 	mov	r0, r5
   12300:	e1a01006 	mov	r1, r6
   12304:	e1a02003 	mov	r2, r3
   12308:	e1a03004 	mov	r3, r4
   1230c:	ebfff988 	bl	10934 <__adddf3>
   12310:	e1a03000 	mov	r3, r0
   12314:	e1a04001 	mov	r4, r1
   12318:	e1a05003 	mov	r5, r3
   1231c:	e1a06004 	mov	r6, r4
   12320:	e51f33b4 	ldr	r3, [pc, #-948]	; 11f74 <__aeabi_d2iz+0xc40>
   12324:	e5934000 	ldr	r4, [r3]
   12328:	e51f33b8 	ldr	r3, [pc, #-952]	; 11f78 <__aeabi_d2iz+0xc44>
   1232c:	e5932000 	ldr	r2, [r3]
   12330:	e51f33a8 	ldr	r3, [pc, #-936]	; 11f90 <__aeabi_d2iz+0xc5c>
   12334:	e5933000 	ldr	r3, [r3]
   12338:	e1a00002 	mov	r0, r2
   1233c:	e1a01003 	mov	r1, r3
   12340:	eb0017ff 	bl	18344 <__aeabi_fmul>
   12344:	e1a03000 	mov	r3, r0
   12348:	e1a00004 	mov	r0, r4
   1234c:	e1a01003 	mov	r1, r3
   12350:	eb001752 	bl	180a0 <__aeabi_fsub>
   12354:	e1a03000 	mov	r3, r0
   12358:	e1a04003 	mov	r4, r3
   1235c:	e51f33e8 	ldr	r3, [pc, #-1000]	; 11f7c <__aeabi_d2iz+0xc48>
   12360:	e5932000 	ldr	r2, [r3]
   12364:	e51f33f0 	ldr	r3, [pc, #-1008]	; 11f7c <__aeabi_d2iz+0xc48>
   12368:	e5933000 	ldr	r3, [r3]
   1236c:	e1a00002 	mov	r0, r2
   12370:	e1a01003 	mov	r1, r3
   12374:	eb0017f2 	bl	18344 <__aeabi_fmul>
   12378:	e1a03000 	mov	r3, r0
   1237c:	e1a00004 	mov	r0, r4
   12380:	e1a01003 	mov	r1, r3
   12384:	eb001854 	bl	184dc <__aeabi_fdiv>
   12388:	e1a03000 	mov	r3, r0
   1238c:	e1a00003 	mov	r0, r3
   12390:	ebfffa40 	bl	10c98 <__aeabi_f2d>
   12394:	e1a03000 	mov	r3, r0
   12398:	e1a04001 	mov	r4, r1
   1239c:	e1a00005 	mov	r0, r5
   123a0:	e1a01006 	mov	r1, r6
   123a4:	e1a02003 	mov	r2, r3
   123a8:	e1a03004 	mov	r3, r4
   123ac:	ebfff960 	bl	10934 <__adddf3>
   123b0:	e1a03000 	mov	r3, r0
   123b4:	e1a04001 	mov	r4, r1
   123b8:	e1a00003 	mov	r0, r3
   123bc:	e1a01004 	mov	r1, r4
   123c0:	eb00170c 	bl	17ff8 <__aeabi_d2f>
   123c4:	e1a02000 	mov	r2, r0
   123c8:	e51f3450 	ldr	r3, [pc, #-1104]	; 11f80 <__aeabi_d2iz+0xc4c>
   123cc:	e5832000 	str	r2, [r3]
   123d0:	e51f3458 	ldr	r3, [pc, #-1112]	; 11f80 <__aeabi_d2iz+0xc4c>
   123d4:	e5933000 	ldr	r3, [r3]
   123d8:	e1a00003 	mov	r0, r3
   123dc:	ebfffa2d 	bl	10c98 <__aeabi_f2d>
   123e0:	e1a03000 	mov	r3, r0
   123e4:	e1a04001 	mov	r4, r1
   123e8:	e1a00003 	mov	r0, r3
   123ec:	e1a01004 	mov	r1, r4
   123f0:	eb001904 	bl	18808 <__sqrt_from_arm>
   123f4:	e1a03000 	mov	r3, r0
   123f8:	e1a04001 	mov	r4, r1
   123fc:	e1a00003 	mov	r0, r3
   12400:	e1a01004 	mov	r1, r4
   12404:	eb0016fb 	bl	17ff8 <__aeabi_d2f>
   12408:	e1a02000 	mov	r2, r0
   1240c:	e51f3454 	ldr	r3, [pc, #-1108]	; 11fc0 <__aeabi_d2iz+0xc8c>
   12410:	e5832000 	str	r2, [r3]
   12414:	e51f3498 	ldr	r3, [pc, #-1176]	; 11f84 <__aeabi_d2iz+0xc50>
   12418:	e5932000 	ldr	r2, [r3]
   1241c:	e51f349c 	ldr	r3, [pc, #-1180]	; 11f88 <__aeabi_d2iz+0xc54>
   12420:	e5933000 	ldr	r3, [r3]
   12424:	e1a00002 	mov	r0, r2
   12428:	e1a01003 	mov	r1, r3
   1242c:	eb0017c4 	bl	18344 <__aeabi_fmul>
   12430:	e1a03000 	mov	r3, r0
   12434:	e1a04003 	mov	r4, r3
   12438:	e51f34b4 	ldr	r3, [pc, #-1204]	; 11f8c <__aeabi_d2iz+0xc58>
   1243c:	e5932000 	ldr	r2, [r3]
   12440:	e51f34b8 	ldr	r3, [pc, #-1208]	; 11f90 <__aeabi_d2iz+0xc5c>
   12444:	e5933000 	ldr	r3, [r3]
   12448:	e1a00002 	mov	r0, r2
   1244c:	e1a01003 	mov	r1, r3
   12450:	eb0017bb 	bl	18344 <__aeabi_fmul>
   12454:	e1a03000 	mov	r3, r0
   12458:	e1a00004 	mov	r0, r4
   1245c:	e1a01003 	mov	r1, r3
   12460:	eb00170f 	bl	180a4 <__addsf3>
   12464:	e1a03000 	mov	r3, r0
   12468:	e1a00003 	mov	r0, r3
   1246c:	ebfffa09 	bl	10c98 <__aeabi_f2d>
   12470:	e1a03000 	mov	r3, r0
   12474:	e1a04001 	mov	r4, r1
   12478:	e1a00003 	mov	r0, r3
   1247c:	e1a01004 	mov	r1, r4
   12480:	eb0018e0 	bl	18808 <__sqrt_from_arm>
   12484:	e1a03000 	mov	r3, r0
   12488:	e1a04001 	mov	r4, r1
   1248c:	e1a00003 	mov	r0, r3
   12490:	e1a01004 	mov	r1, r4
   12494:	eb0016d7 	bl	17ff8 <__aeabi_d2f>
   12498:	e1a02000 	mov	r2, r0
   1249c:	e51f3500 	ldr	r3, [pc, #-1280]	; 11fa4 <__aeabi_d2iz+0xc70>
   124a0:	e5832000 	str	r2, [r3]
   124a4:	e51f3508 	ldr	r3, [pc, #-1288]	; 11fa4 <__aeabi_d2iz+0xc70>
   124a8:	e5933000 	ldr	r3, [r3]
   124ac:	e1a00003 	mov	r0, r3
   124b0:	e51b1028 	ldr	r1, [fp, #-40]
   124b4:	eb0016fa 	bl	180a4 <__addsf3>
   124b8:	e1a03000 	mov	r3, r0
   124bc:	e1a02003 	mov	r2, r3
   124c0:	e51f3508 	ldr	r3, [pc, #-1288]	; 11fc0 <__aeabi_d2iz+0xc8c>
   124c4:	e5933000 	ldr	r3, [r3]
   124c8:	e1a00002 	mov	r0, r2
   124cc:	e1a01003 	mov	r1, r3
   124d0:	eb001801 	bl	184dc <__aeabi_fdiv>
   124d4:	e1a03000 	mov	r3, r0
   124d8:	e1a02003 	mov	r2, r3
   124dc:	e51f3550 	ldr	r3, [pc, #-1360]	; 11f94 <__aeabi_d2iz+0xc60>
   124e0:	e5832000 	str	r2, [r3]
   124e4:	e51f3554 	ldr	r3, [pc, #-1364]	; 11f98 <__aeabi_d2iz+0xc64>
   124e8:	e5932000 	ldr	r2, [r3]
   124ec:	e51f3558 	ldr	r3, [pc, #-1368]	; 11f9c <__aeabi_d2iz+0xc68>
   124f0:	e5933000 	ldr	r3, [r3]
   124f4:	e1a00002 	mov	r0, r2
   124f8:	e1a01003 	mov	r1, r3
   124fc:	eb001790 	bl	18344 <__aeabi_fmul>
   12500:	e1a03000 	mov	r3, r0
   12504:	e1a02003 	mov	r2, r3
   12508:	e51f3570 	ldr	r3, [pc, #-1392]	; 11fa0 <__aeabi_d2iz+0xc6c>
   1250c:	e5933000 	ldr	r3, [r3]
   12510:	e1a00002 	mov	r0, r2
   12514:	e1a01003 	mov	r1, r3
   12518:	eb001789 	bl	18344 <__aeabi_fmul>
   1251c:	e1a03000 	mov	r3, r0
   12520:	e1a04003 	mov	r4, r3
   12524:	e51f356c 	ldr	r3, [pc, #-1388]	; 11fc0 <__aeabi_d2iz+0xc8c>
   12528:	e5932000 	ldr	r2, [r3]
   1252c:	e51f3590 	ldr	r3, [pc, #-1424]	; 11fa4 <__aeabi_d2iz+0xc70>
   12530:	e5933000 	ldr	r3, [r3]
   12534:	e1a00002 	mov	r0, r2
   12538:	e1a01003 	mov	r1, r3
   1253c:	eb001780 	bl	18344 <__aeabi_fmul>
   12540:	e1a03000 	mov	r3, r0
   12544:	e1a00004 	mov	r0, r4
   12548:	e1a01003 	mov	r1, r3
   1254c:	eb0017e2 	bl	184dc <__aeabi_fdiv>
   12550:	e1a03000 	mov	r3, r0
   12554:	e1a02003 	mov	r2, r3
   12558:	e51f35b8 	ldr	r3, [pc, #-1464]	; 11fa8 <__aeabi_d2iz+0xc74>
   1255c:	e5832000 	str	r2, [r3]
   12560:	e51f35bc 	ldr	r3, [pc, #-1468]	; 11fac <__aeabi_d2iz+0xc78>
   12564:	e5933000 	ldr	r3, [r3]
   12568:	e59b0004 	ldr	r0, [fp, #4]
   1256c:	e1a01003 	mov	r1, r3
   12570:	eb001835 	bl	1864c <__cmpsf2>
   12574:	e1a03000 	mov	r3, r0
   12578:	e3530000 	cmp	r3, #0	; 0x0
   1257c:	1a000000 	bne	12584 <__aeabi_d2iz+0x1250>
   12580:	ea00004e 	b	126c0 <__aeabi_d2iz+0x138c>
   12584:	e51f2570 	ldr	r2, [pc, #-1392]	; 1201c <__aeabi_d2iz+0xce8>
   12588:	e3a03002 	mov	r3, #2	; 0x2
   1258c:	e5823000 	str	r3, [r2]
   12590:	ea000044 	b	126a8 <__aeabi_d2iz+0x1374>
   12594:	e51f3580 	ldr	r3, [pc, #-1408]	; 1201c <__aeabi_d2iz+0xce8>
   12598:	e5934000 	ldr	r4, [r3]
   1259c:	e51f35f4 	ldr	r3, [pc, #-1524]	; 11fb0 <__aeabi_d2iz+0xc7c>
   125a0:	e5931004 	ldr	r1, [r3, #4]
   125a4:	e51f3590 	ldr	r3, [pc, #-1424]	; 1201c <__aeabi_d2iz+0xce8>
   125a8:	e5933000 	ldr	r3, [r3]
   125ac:	e2432001 	sub	r2, r3, #1	; 0x1
   125b0:	e51f3604 	ldr	r3, [pc, #-1540]	; 11fb4 <__aeabi_d2iz+0xc80>
   125b4:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   125b8:	e1a00001 	mov	r0, r1
   125bc:	e1a01003 	mov	r1, r3
   125c0:	eb00175f 	bl	18344 <__aeabi_fmul>
   125c4:	e1a03000 	mov	r3, r0
   125c8:	e1a05003 	mov	r5, r3
   125cc:	e51f3620 	ldr	r3, [pc, #-1568]	; 11fb4 <__aeabi_d2iz+0xc80>
   125d0:	e5931004 	ldr	r1, [r3, #4]
   125d4:	e51f35c0 	ldr	r3, [pc, #-1472]	; 1201c <__aeabi_d2iz+0xce8>
   125d8:	e5933000 	ldr	r3, [r3]
   125dc:	e2432001 	sub	r2, r3, #1	; 0x1
   125e0:	e51f3638 	ldr	r3, [pc, #-1592]	; 11fb0 <__aeabi_d2iz+0xc7c>
   125e4:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   125e8:	e1a00001 	mov	r0, r1
   125ec:	e1a01003 	mov	r1, r3
   125f0:	eb001753 	bl	18344 <__aeabi_fmul>
   125f4:	e1a03000 	mov	r3, r0
   125f8:	e1a00005 	mov	r0, r5
   125fc:	e1a01003 	mov	r1, r3
   12600:	eb0016a7 	bl	180a4 <__addsf3>
   12604:	e1a03000 	mov	r3, r0
   12608:	e1a02003 	mov	r2, r3
   1260c:	e51f3664 	ldr	r3, [pc, #-1636]	; 11fb0 <__aeabi_d2iz+0xc7c>
   12610:	e7832104 	str	r2, [r3, r4, lsl #2]
   12614:	e51f3600 	ldr	r3, [pc, #-1536]	; 1201c <__aeabi_d2iz+0xce8>
   12618:	e5934000 	ldr	r4, [r3]
   1261c:	e51f3670 	ldr	r3, [pc, #-1648]	; 11fb4 <__aeabi_d2iz+0xc80>
   12620:	e5931004 	ldr	r1, [r3, #4]
   12624:	e51f3610 	ldr	r3, [pc, #-1552]	; 1201c <__aeabi_d2iz+0xce8>
   12628:	e5933000 	ldr	r3, [r3]
   1262c:	e2432001 	sub	r2, r3, #1	; 0x1
   12630:	e51f3684 	ldr	r3, [pc, #-1668]	; 11fb4 <__aeabi_d2iz+0xc80>
   12634:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   12638:	e1a00001 	mov	r0, r1
   1263c:	e1a01003 	mov	r1, r3
   12640:	eb00173f 	bl	18344 <__aeabi_fmul>
   12644:	e1a03000 	mov	r3, r0
   12648:	e1a05003 	mov	r5, r3
   1264c:	e51f36a4 	ldr	r3, [pc, #-1700]	; 11fb0 <__aeabi_d2iz+0xc7c>
   12650:	e5931004 	ldr	r1, [r3, #4]
   12654:	e51f3640 	ldr	r3, [pc, #-1600]	; 1201c <__aeabi_d2iz+0xce8>
   12658:	e5933000 	ldr	r3, [r3]
   1265c:	e2432001 	sub	r2, r3, #1	; 0x1
   12660:	e51f36b8 	ldr	r3, [pc, #-1720]	; 11fb0 <__aeabi_d2iz+0xc7c>
   12664:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   12668:	e1a00001 	mov	r0, r1
   1266c:	e1a01003 	mov	r1, r3
   12670:	eb001733 	bl	18344 <__aeabi_fmul>
   12674:	e1a03000 	mov	r3, r0
   12678:	e1a00005 	mov	r0, r5
   1267c:	e1a01003 	mov	r1, r3
   12680:	eb001686 	bl	180a0 <__aeabi_fsub>
   12684:	e1a03000 	mov	r3, r0
   12688:	e1a02003 	mov	r2, r3
   1268c:	e51f36e0 	ldr	r3, [pc, #-1760]	; 11fb4 <__aeabi_d2iz+0xc80>
   12690:	e7832104 	str	r2, [r3, r4, lsl #2]
   12694:	e51f3680 	ldr	r3, [pc, #-1664]	; 1201c <__aeabi_d2iz+0xce8>
   12698:	e5933000 	ldr	r3, [r3]
   1269c:	e2832001 	add	r2, r3, #1	; 0x1
   126a0:	e51f368c 	ldr	r3, [pc, #-1676]	; 1201c <__aeabi_d2iz+0xce8>
   126a4:	e5832000 	str	r2, [r3]
   126a8:	e51f3694 	ldr	r3, [pc, #-1684]	; 1201c <__aeabi_d2iz+0xce8>
   126ac:	e5932000 	ldr	r2, [r3]
   126b0:	e51f3700 	ldr	r3, [pc, #-1792]	; 11fb8 <__aeabi_d2iz+0xc84>
   126b4:	e5933000 	ldr	r3, [r3]
   126b8:	e1520003 	cmp	r2, r3
   126bc:	daffffb4 	ble	12594 <__aeabi_d2iz+0x1260>
   126c0:	e51f370c 	ldr	r3, [pc, #-1804]	; 11fbc <__aeabi_d2iz+0xc88>
   126c4:	e5932000 	ldr	r2, [r3]
   126c8:	e51f3710 	ldr	r3, [pc, #-1808]	; 11fc0 <__aeabi_d2iz+0xc8c>
   126cc:	e5933000 	ldr	r3, [r3]
   126d0:	e1a00002 	mov	r0, r2
   126d4:	e1a01003 	mov	r1, r3
   126d8:	eb00177f 	bl	184dc <__aeabi_fdiv>
   126dc:	e1a03000 	mov	r3, r0
   126e0:	e1a02003 	mov	r2, r3
   126e4:	e51f3718 	ldr	r3, [pc, #-1816]	; 11fd4 <__aeabi_d2iz+0xca0>
   126e8:	e5832000 	str	r2, [r3]
   126ec:	e51f3720 	ldr	r3, [pc, #-1824]	; 11fd4 <__aeabi_d2iz+0xca0>
   126f0:	e5932000 	ldr	r2, [r3]
   126f4:	e51f3728 	ldr	r3, [pc, #-1832]	; 11fd4 <__aeabi_d2iz+0xca0>
   126f8:	e5933000 	ldr	r3, [r3]
   126fc:	e1a00002 	mov	r0, r2
   12700:	e1a01003 	mov	r1, r3
   12704:	eb00170e 	bl	18344 <__aeabi_fmul>
   12708:	e1a03000 	mov	r3, r0
   1270c:	e1a02003 	mov	r2, r3
   12710:	e51f3740 	ldr	r3, [pc, #-1856]	; 11fd8 <__aeabi_d2iz+0xca4>
   12714:	e5832000 	str	r2, [r3]
   12718:	e51f275c 	ldr	r2, [pc, #-1884]	; 11fc4 <__aeabi_d2iz+0xc90>
   1271c:	e51f3738 	ldr	r3, [pc, #-1848]	; 11fec <__aeabi_d2iz+0xcb8>
   12720:	e5823000 	str	r3, [r2]
   12724:	e51f3768 	ldr	r3, [pc, #-1896]	; 11fc4 <__aeabi_d2iz+0xc90>
   12728:	e5932000 	ldr	r2, [r3]
   1272c:	e51f376c 	ldr	r3, [pc, #-1900]	; 11fc8 <__aeabi_d2iz+0xc94>
   12730:	e5832000 	str	r2, [r3]
   12734:	e51f3774 	ldr	r3, [pc, #-1908]	; 11fc8 <__aeabi_d2iz+0xc94>
   12738:	e5932000 	ldr	r2, [r3]
   1273c:	e51f3778 	ldr	r3, [pc, #-1912]	; 11fcc <__aeabi_d2iz+0xc98>
   12740:	e5832000 	str	r2, [r3]
   12744:	e51f3780 	ldr	r3, [pc, #-1920]	; 11fcc <__aeabi_d2iz+0xc98>
   12748:	e5932000 	ldr	r2, [r3]
   1274c:	e51f3784 	ldr	r3, [pc, #-1924]	; 11fd0 <__aeabi_d2iz+0xc9c>
   12750:	e5832000 	str	r2, [r3]
   12754:	e51f2750 	ldr	r2, [pc, #-1872]	; 1200c <__aeabi_d2iz+0xcd8>
   12758:	e3a03001 	mov	r3, #1	; 0x1
   1275c:	e5823000 	str	r3, [r2]
   12760:	ea0003e7 	b	13704 <__aeabi_d2iz+0x23d0>
   12764:	e51f3794 	ldr	r3, [pc, #-1940]	; 11fd8 <__aeabi_d2iz+0xca4>
   12768:	e5932000 	ldr	r2, [r3]
   1276c:	e51f37a0 	ldr	r3, [pc, #-1952]	; 11fd4 <__aeabi_d2iz+0xca0>
   12770:	e5933000 	ldr	r3, [r3]
   12774:	e1a00002 	mov	r0, r2
   12778:	e1a01003 	mov	r1, r3
   1277c:	eb0016f0 	bl	18344 <__aeabi_fmul>
   12780:	e1a03000 	mov	r3, r0
   12784:	e1a02003 	mov	r2, r3
   12788:	e51f37b8 	ldr	r3, [pc, #-1976]	; 11fd8 <__aeabi_d2iz+0xca4>
   1278c:	e5832000 	str	r2, [r3]
   12790:	e51f277c 	ldr	r2, [pc, #-1916]	; 1201c <__aeabi_d2iz+0xce8>
   12794:	e3a03000 	mov	r3, #0	; 0x0
   12798:	e5823000 	str	r3, [r2]
   1279c:	e51f27c8 	ldr	r2, [pc, #-1992]	; 11fdc <__aeabi_d2iz+0xca8>
   127a0:	e3a03001 	mov	r3, #1	; 0x1
   127a4:	e5823000 	str	r3, [r2]
   127a8:	e51f37a4 	ldr	r3, [pc, #-1956]	; 1200c <__aeabi_d2iz+0xcd8>
   127ac:	e5932000 	ldr	r2, [r3]
   127b0:	e51f379c 	ldr	r3, [pc, #-1948]	; 1201c <__aeabi_d2iz+0xce8>
   127b4:	e5933000 	ldr	r3, [r3]
   127b8:	e0822003 	add	r2, r2, r3
   127bc:	e51f37e8 	ldr	r3, [pc, #-2024]	; 11fdc <__aeabi_d2iz+0xca8>
   127c0:	e5933000 	ldr	r3, [r3]
   127c4:	e0822003 	add	r2, r2, r3
   127c8:	e51f37f4 	ldr	r3, [pc, #-2036]	; 11fdc <__aeabi_d2iz+0xca8>
   127cc:	e5933000 	ldr	r3, [r3]
   127d0:	e1a00002 	mov	r0, r2
   127d4:	e1a01003 	mov	r1, r3
   127d8:	eb0017f8 	bl	187c0 <____divsi3_from_arm>
   127dc:	e1a03000 	mov	r3, r0
   127e0:	e1a02003 	mov	r2, r3
   127e4:	e51f380c 	ldr	r3, [pc, #-2060]	; 11fe0 <__aeabi_d2iz+0xcac>
   127e8:	e5832000 	str	r2, [r3]
   127ec:	ea0003bb 	b	136e0 <__aeabi_d2iz+0x23ac>
   127f0:	e51f3814 	ldr	r3, [pc, #-2068]	; 11fe4 <__aeabi_d2iz+0xcb0>
   127f4:	e5933000 	ldr	r3, [r3]
   127f8:	e51b0028 	ldr	r0, [fp, #-40]
   127fc:	e1a01003 	mov	r1, r3
   12800:	eb001791 	bl	1864c <__cmpsf2>
   12804:	e1a03000 	mov	r3, r0
   12808:	e3530000 	cmp	r3, #0	; 0x0
   1280c:	1a000008 	bne	12834 <__aeabi_d2iz+0x1500>
   12810:	e51f3830 	ldr	r3, [pc, #-2096]	; 11fe8 <__aeabi_d2iz+0xcb4>
   12814:	e5933000 	ldr	r3, [r3]
   12818:	e51b002c 	ldr	r0, [fp, #-44]
   1281c:	e1a01003 	mov	r1, r3
   12820:	eb001789 	bl	1864c <__cmpsf2>
   12824:	e1a03000 	mov	r3, r0
   12828:	e3530000 	cmp	r3, #0	; 0x0
   1282c:	1a000000 	bne	12834 <__aeabi_d2iz+0x1500>
   12830:	ea0001be 	b	12f30 <__aeabi_d2iz+0x1bfc>
   12834:	e51f3830 	ldr	r3, [pc, #-2096]	; 1200c <__aeabi_d2iz+0xcd8>
   12838:	e5932000 	ldr	r2, [r3]
   1283c:	e51f3828 	ldr	r3, [pc, #-2088]	; 1201c <__aeabi_d2iz+0xce8>
   12840:	e5933000 	ldr	r3, [r3]
   12844:	e1520003 	cmp	r2, r3
   12848:	1a000065 	bne	129e4 <__aeabi_d2iz+0x16b0>
   1284c:	e51f3838 	ldr	r3, [pc, #-2104]	; 1201c <__aeabi_d2iz+0xce8>
   12850:	e5932000 	ldr	r2, [r3]
   12854:	e1a03002 	mov	r3, r2
   12858:	e1a03083 	mov	r3, r3, lsl #1
   1285c:	e0833002 	add	r3, r3, r2
   12860:	e1a03103 	mov	r3, r3, lsl #2
   12864:	e0832002 	add	r2, r3, r2
   12868:	e51f3864 	ldr	r3, [pc, #-2148]	; 1200c <__aeabi_d2iz+0xcd8>
   1286c:	e5933000 	ldr	r3, [r3]
   12870:	e0823003 	add	r3, r2, r3
   12874:	e1a02103 	mov	r2, r3, lsl #2
   12878:	e51f388c 	ldr	r3, [pc, #-2188]	; 11ff4 <__aeabi_d2iz+0xcc0>
   1287c:	e5933000 	ldr	r3, [r3]
   12880:	e0824003 	add	r4, r2, r3
   12884:	e51f3880 	ldr	r3, [pc, #-2176]	; 1200c <__aeabi_d2iz+0xcd8>
   12888:	e5933000 	ldr	r3, [r3]
   1288c:	e1a03103 	mov	r3, r3, lsl #2
   12890:	e1a02003 	mov	r2, r3
   12894:	e51f38a8 	ldr	r3, [pc, #-2216]	; 11ff4 <__aeabi_d2iz+0xcc0>
   12898:	e5933000 	ldr	r3, [r3]
   1289c:	e0821003 	add	r1, r2, r3
   128a0:	e51f388c 	ldr	r3, [pc, #-2188]	; 1201c <__aeabi_d2iz+0xce8>
   128a4:	e5932000 	ldr	r2, [r3]
   128a8:	e1a03002 	mov	r3, r2
   128ac:	e1a03083 	mov	r3, r3, lsl #1
   128b0:	e0833002 	add	r3, r3, r2
   128b4:	e1a03103 	mov	r3, r3, lsl #2
   128b8:	e0833002 	add	r3, r3, r2
   128bc:	e1a03103 	mov	r3, r3, lsl #2
   128c0:	e0813003 	add	r3, r1, r3
   128c4:	e2433038 	sub	r3, r3, #56	; 0x38
   128c8:	e5932000 	ldr	r2, [r3]
   128cc:	e51f38dc 	ldr	r3, [pc, #-2268]	; 11ff8 <__aeabi_d2iz+0xcc4>
   128d0:	e5933000 	ldr	r3, [r3]
   128d4:	e1a00002 	mov	r0, r2
   128d8:	e1a01003 	mov	r1, r3
   128dc:	eb001698 	bl	18344 <__aeabi_fmul>
   128e0:	e1a03000 	mov	r3, r0
   128e4:	e5843000 	str	r3, [r4]
   128e8:	e51f38d4 	ldr	r3, [pc, #-2260]	; 1201c <__aeabi_d2iz+0xce8>
   128ec:	e5934000 	ldr	r4, [r3]
   128f0:	e51f38ec 	ldr	r3, [pc, #-2284]	; 1200c <__aeabi_d2iz+0xcd8>
   128f4:	e5935000 	ldr	r5, [r3]
   128f8:	e51f38e4 	ldr	r3, [pc, #-2276]	; 1201c <__aeabi_d2iz+0xce8>
   128fc:	e5933000 	ldr	r3, [r3]
   12900:	e2432001 	sub	r2, r3, #1	; 0x1
   12904:	e51f3900 	ldr	r3, [pc, #-2304]	; 1200c <__aeabi_d2iz+0xcd8>
   12908:	e5933000 	ldr	r3, [r3]
   1290c:	e2431001 	sub	r1, r3, #1	; 0x1
   12910:	e51f0918 	ldr	r0, [pc, #-2328]	; 12000 <__aeabi_d2iz+0xccc>
   12914:	e1a03002 	mov	r3, r2
   12918:	e1a03083 	mov	r3, r3, lsl #1
   1291c:	e0833002 	add	r3, r3, r2
   12920:	e1a03103 	mov	r3, r3, lsl #2
   12924:	e0833002 	add	r3, r3, r2
   12928:	e0833001 	add	r3, r3, r1
   1292c:	e7902103 	ldr	r2, [r0, r3, lsl #2]
   12930:	e51f3940 	ldr	r3, [pc, #-2368]	; 11ff8 <__aeabi_d2iz+0xcc4>
   12934:	e5933000 	ldr	r3, [r3]
   12938:	e1a00002 	mov	r0, r2
   1293c:	e1a01003 	mov	r1, r3
   12940:	eb00167f 	bl	18344 <__aeabi_fmul>
   12944:	e1a03000 	mov	r3, r0
   12948:	e1a06003 	mov	r6, r3
   1294c:	e51f3948 	ldr	r3, [pc, #-2376]	; 1200c <__aeabi_d2iz+0xcd8>
   12950:	e5933000 	ldr	r3, [r3]
   12954:	e1a03103 	mov	r3, r3, lsl #2
   12958:	e1a02003 	mov	r2, r3
   1295c:	e51f3970 	ldr	r3, [pc, #-2416]	; 11ff4 <__aeabi_d2iz+0xcc0>
   12960:	e5933000 	ldr	r3, [r3]
   12964:	e0821003 	add	r1, r2, r3
   12968:	e51f3954 	ldr	r3, [pc, #-2388]	; 1201c <__aeabi_d2iz+0xce8>
   1296c:	e5932000 	ldr	r2, [r3]
   12970:	e1a03002 	mov	r3, r2
   12974:	e1a03083 	mov	r3, r3, lsl #1
   12978:	e0833002 	add	r3, r3, r2
   1297c:	e1a03103 	mov	r3, r3, lsl #2
   12980:	e0833002 	add	r3, r3, r2
   12984:	e1a03103 	mov	r3, r3, lsl #2
   12988:	e0813003 	add	r3, r1, r3
   1298c:	e2433038 	sub	r3, r3, #56	; 0x38
   12990:	e5932000 	ldr	r2, [r3]
   12994:	e51f39ac 	ldr	r3, [pc, #-2476]	; 11ff0 <__aeabi_d2iz+0xcbc>
   12998:	e5933000 	ldr	r3, [r3]
   1299c:	e1a00002 	mov	r0, r2
   129a0:	e1a01003 	mov	r1, r3
   129a4:	eb001666 	bl	18344 <__aeabi_fmul>
   129a8:	e1a03000 	mov	r3, r0
   129ac:	e1a00006 	mov	r0, r6
   129b0:	e1a01003 	mov	r1, r3
   129b4:	eb0015ba 	bl	180a4 <__addsf3>
   129b8:	e1a03000 	mov	r3, r0
   129bc:	e1a02003 	mov	r2, r3
   129c0:	e51f19c8 	ldr	r1, [pc, #-2504]	; 12000 <__aeabi_d2iz+0xccc>
   129c4:	e1a03004 	mov	r3, r4
   129c8:	e1a03083 	mov	r3, r3, lsl #1
   129cc:	e0833004 	add	r3, r3, r4
   129d0:	e1a03103 	mov	r3, r3, lsl #2
   129d4:	e0833004 	add	r3, r3, r4
   129d8:	e0833005 	add	r3, r3, r5
   129dc:	e7812103 	str	r2, [r1, r3, lsl #2]
   129e0:	ea000152 	b	12f30 <__aeabi_d2iz+0x1bfc>
   129e4:	e51f39e0 	ldr	r3, [pc, #-2528]	; 1200c <__aeabi_d2iz+0xcd8>
   129e8:	e5933000 	ldr	r3, [r3]
   129ec:	e3530001 	cmp	r3, #1	; 0x1
   129f0:	1a000068 	bne	12b98 <__aeabi_d2iz+0x1864>
   129f4:	e51f39e0 	ldr	r3, [pc, #-2528]	; 1201c <__aeabi_d2iz+0xce8>
   129f8:	e5933000 	ldr	r3, [r3]
   129fc:	e3530000 	cmp	r3, #0	; 0x0
   12a00:	1a000064 	bne	12b98 <__aeabi_d2iz+0x1864>
   12a04:	e51f39f0 	ldr	r3, [pc, #-2544]	; 1201c <__aeabi_d2iz+0xce8>
   12a08:	e5932000 	ldr	r2, [r3]
   12a0c:	e1a03002 	mov	r3, r2
   12a10:	e1a03083 	mov	r3, r3, lsl #1
   12a14:	e0833002 	add	r3, r3, r2
   12a18:	e1a03103 	mov	r3, r3, lsl #2
   12a1c:	e0832002 	add	r2, r3, r2
   12a20:	e51f3a1c 	ldr	r3, [pc, #-2588]	; 1200c <__aeabi_d2iz+0xcd8>
   12a24:	e5933000 	ldr	r3, [r3]
   12a28:	e0823003 	add	r3, r2, r3
   12a2c:	e1a02103 	mov	r2, r3, lsl #2
   12a30:	e51f3a44 	ldr	r3, [pc, #-2628]	; 11ff4 <__aeabi_d2iz+0xcc0>
   12a34:	e5933000 	ldr	r3, [r3]
   12a38:	e0824003 	add	r4, r2, r3
   12a3c:	e51f3a38 	ldr	r3, [pc, #-2616]	; 1200c <__aeabi_d2iz+0xcd8>
   12a40:	e5933000 	ldr	r3, [r3]
   12a44:	e1a03103 	mov	r3, r3, lsl #2
   12a48:	e1a02003 	mov	r2, r3
   12a4c:	e51f3a60 	ldr	r3, [pc, #-2656]	; 11ff4 <__aeabi_d2iz+0xcc0>
   12a50:	e5933000 	ldr	r3, [r3]
   12a54:	e0821003 	add	r1, r2, r3
   12a58:	e51f3a44 	ldr	r3, [pc, #-2628]	; 1201c <__aeabi_d2iz+0xce8>
   12a5c:	e5932000 	ldr	r2, [r3]
   12a60:	e1a03002 	mov	r3, r2
   12a64:	e1a03083 	mov	r3, r3, lsl #1
   12a68:	e0833002 	add	r3, r3, r2
   12a6c:	e1a03103 	mov	r3, r3, lsl #2
   12a70:	e0833002 	add	r3, r3, r2
   12a74:	e1a03103 	mov	r3, r3, lsl #2
   12a78:	e0813003 	add	r3, r1, r3
   12a7c:	e2433004 	sub	r3, r3, #4	; 0x4
   12a80:	e5932000 	ldr	r2, [r3]
   12a84:	e51f3a9c 	ldr	r3, [pc, #-2716]	; 11ff0 <__aeabi_d2iz+0xcbc>
   12a88:	e5933000 	ldr	r3, [r3]
   12a8c:	e1a00002 	mov	r0, r2
   12a90:	e1a01003 	mov	r1, r3
   12a94:	eb00162a 	bl	18344 <__aeabi_fmul>
   12a98:	e1a03000 	mov	r3, r0
   12a9c:	e5843000 	str	r3, [r4]
   12aa0:	e51f3a8c 	ldr	r3, [pc, #-2700]	; 1201c <__aeabi_d2iz+0xce8>
   12aa4:	e5934000 	ldr	r4, [r3]
   12aa8:	e51f3aa4 	ldr	r3, [pc, #-2724]	; 1200c <__aeabi_d2iz+0xcd8>
   12aac:	e5935000 	ldr	r5, [r3]
   12ab0:	e51f3a9c 	ldr	r3, [pc, #-2716]	; 1201c <__aeabi_d2iz+0xce8>
   12ab4:	e5932000 	ldr	r2, [r3]
   12ab8:	e51f3ab4 	ldr	r3, [pc, #-2740]	; 1200c <__aeabi_d2iz+0xcd8>
   12abc:	e5933000 	ldr	r3, [r3]
   12ac0:	e2431001 	sub	r1, r3, #1	; 0x1
   12ac4:	e51f0acc 	ldr	r0, [pc, #-2764]	; 12000 <__aeabi_d2iz+0xccc>
   12ac8:	e1a03002 	mov	r3, r2
   12acc:	e1a03083 	mov	r3, r3, lsl #1
   12ad0:	e0833002 	add	r3, r3, r2
   12ad4:	e1a03103 	mov	r3, r3, lsl #2
   12ad8:	e0833002 	add	r3, r3, r2
   12adc:	e0833001 	add	r3, r3, r1
   12ae0:	e7902103 	ldr	r2, [r0, r3, lsl #2]
   12ae4:	e51f3afc 	ldr	r3, [pc, #-2812]	; 11ff0 <__aeabi_d2iz+0xcbc>
   12ae8:	e5933000 	ldr	r3, [r3]
   12aec:	e1a00002 	mov	r0, r2
   12af0:	e1a01003 	mov	r1, r3
   12af4:	eb001612 	bl	18344 <__aeabi_fmul>
   12af8:	e1a03000 	mov	r3, r0
   12afc:	e1a06003 	mov	r6, r3
   12b00:	e51f3afc 	ldr	r3, [pc, #-2812]	; 1200c <__aeabi_d2iz+0xcd8>
   12b04:	e5933000 	ldr	r3, [r3]
   12b08:	e1a03103 	mov	r3, r3, lsl #2
   12b0c:	e1a02003 	mov	r2, r3
   12b10:	e51f3b24 	ldr	r3, [pc, #-2852]	; 11ff4 <__aeabi_d2iz+0xcc0>
   12b14:	e5933000 	ldr	r3, [r3]
   12b18:	e0821003 	add	r1, r2, r3
   12b1c:	e51f3b08 	ldr	r3, [pc, #-2824]	; 1201c <__aeabi_d2iz+0xce8>
   12b20:	e5932000 	ldr	r2, [r3]
   12b24:	e1a03002 	mov	r3, r2
   12b28:	e1a03083 	mov	r3, r3, lsl #1
   12b2c:	e0833002 	add	r3, r3, r2
   12b30:	e1a03103 	mov	r3, r3, lsl #2
   12b34:	e0833002 	add	r3, r3, r2
   12b38:	e1a03103 	mov	r3, r3, lsl #2
   12b3c:	e0813003 	add	r3, r1, r3
   12b40:	e2433004 	sub	r3, r3, #4	; 0x4
   12b44:	e5932000 	ldr	r2, [r3]
   12b48:	e51f3b58 	ldr	r3, [pc, #-2904]	; 11ff8 <__aeabi_d2iz+0xcc4>
   12b4c:	e5933000 	ldr	r3, [r3]
   12b50:	e1a00002 	mov	r0, r2
   12b54:	e1a01003 	mov	r1, r3
   12b58:	eb0015f9 	bl	18344 <__aeabi_fmul>
   12b5c:	e1a03000 	mov	r3, r0
   12b60:	e1a00006 	mov	r0, r6
   12b64:	e1a01003 	mov	r1, r3
   12b68:	eb00154c 	bl	180a0 <__aeabi_fsub>
   12b6c:	e1a03000 	mov	r3, r0
   12b70:	e1a02003 	mov	r2, r3
   12b74:	e51f1b7c 	ldr	r1, [pc, #-2940]	; 12000 <__aeabi_d2iz+0xccc>
   12b78:	e1a03004 	mov	r3, r4
   12b7c:	e1a03083 	mov	r3, r3, lsl #1
   12b80:	e0833004 	add	r3, r3, r4
   12b84:	e1a03103 	mov	r3, r3, lsl #2
   12b88:	e0833004 	add	r3, r3, r4
   12b8c:	e0833005 	add	r3, r3, r5
   12b90:	e7812103 	str	r2, [r1, r3, lsl #2]
   12b94:	ea0000e5 	b	12f30 <__aeabi_d2iz+0x1bfc>
   12b98:	e51f3b94 	ldr	r3, [pc, #-2964]	; 1200c <__aeabi_d2iz+0xcd8>
   12b9c:	e5933000 	ldr	r3, [r3]
   12ba0:	e3530001 	cmp	r3, #1	; 0x1
   12ba4:	da0000e1 	ble	12f30 <__aeabi_d2iz+0x1bfc>
   12ba8:	e51f3ba4 	ldr	r3, [pc, #-2980]	; 1200c <__aeabi_d2iz+0xcd8>
   12bac:	e5932000 	ldr	r2, [r3]
   12bb0:	e51f3b9c 	ldr	r3, [pc, #-2972]	; 1201c <__aeabi_d2iz+0xce8>
   12bb4:	e5933000 	ldr	r3, [r3]
   12bb8:	e1520003 	cmp	r2, r3
   12bbc:	0a0000db 	beq	12f30 <__aeabi_d2iz+0x1bfc>
   12bc0:	e51f3bbc 	ldr	r3, [pc, #-3004]	; 1200c <__aeabi_d2iz+0xcd8>
   12bc4:	e5933000 	ldr	r3, [r3]
   12bc8:	e2432002 	sub	r2, r3, #2	; 0x2
   12bcc:	e51f3bb8 	ldr	r3, [pc, #-3000]	; 1201c <__aeabi_d2iz+0xce8>
   12bd0:	e5933000 	ldr	r3, [r3]
   12bd4:	e1520003 	cmp	r2, r3
   12bd8:	aa000012 	bge	12c28 <__aeabi_d2iz+0x18f4>
   12bdc:	e51f3bd8 	ldr	r3, [pc, #-3032]	; 1200c <__aeabi_d2iz+0xcd8>
   12be0:	e5933000 	ldr	r3, [r3]
   12be4:	e1a03103 	mov	r3, r3, lsl #2
   12be8:	e1a02003 	mov	r2, r3
   12bec:	e51f3c00 	ldr	r3, [pc, #-3072]	; 11ff4 <__aeabi_d2iz+0xcc0>
   12bf0:	e5933000 	ldr	r3, [r3]
   12bf4:	e0821003 	add	r1, r2, r3
   12bf8:	e51f3be4 	ldr	r3, [pc, #-3044]	; 1201c <__aeabi_d2iz+0xce8>
   12bfc:	e5932000 	ldr	r2, [r3]
   12c00:	e1a03002 	mov	r3, r2
   12c04:	e1a03083 	mov	r3, r3, lsl #1
   12c08:	e0833002 	add	r3, r3, r2
   12c0c:	e1a03103 	mov	r3, r3, lsl #2
   12c10:	e0833002 	add	r3, r3, r2
   12c14:	e1a03103 	mov	r3, r3, lsl #2
   12c18:	e0813003 	add	r3, r1, r3
   12c1c:	e2432008 	sub	r2, r3, #8	; 0x8
   12c20:	e51f3c3c 	ldr	r3, [pc, #-3132]	; 11fec <__aeabi_d2iz+0xcb8>
   12c24:	e5823000 	str	r3, [r2]
   12c28:	e51f3c24 	ldr	r3, [pc, #-3108]	; 1200c <__aeabi_d2iz+0xcd8>
   12c2c:	e5933000 	ldr	r3, [r3]
   12c30:	e2432002 	sub	r2, r3, #2	; 0x2
   12c34:	e51f3c20 	ldr	r3, [pc, #-3104]	; 1201c <__aeabi_d2iz+0xce8>
   12c38:	e5933000 	ldr	r3, [r3]
   12c3c:	e1520003 	cmp	r2, r3
   12c40:	aa00000d 	bge	12c7c <__aeabi_d2iz+0x1948>
   12c44:	e51f3c30 	ldr	r3, [pc, #-3120]	; 1201c <__aeabi_d2iz+0xce8>
   12c48:	e5932000 	ldr	r2, [r3]
   12c4c:	e51f3c48 	ldr	r3, [pc, #-3144]	; 1200c <__aeabi_d2iz+0xcd8>
   12c50:	e5933000 	ldr	r3, [r3]
   12c54:	e2431002 	sub	r1, r3, #2	; 0x2
   12c58:	e51f0c60 	ldr	r0, [pc, #-3168]	; 12000 <__aeabi_d2iz+0xccc>
   12c5c:	e1a03002 	mov	r3, r2
   12c60:	e1a03083 	mov	r3, r3, lsl #1
   12c64:	e0833002 	add	r3, r3, r2
   12c68:	e1a03103 	mov	r3, r3, lsl #2
   12c6c:	e0833002 	add	r3, r3, r2
   12c70:	e0832001 	add	r2, r3, r1
   12c74:	e51f3c90 	ldr	r3, [pc, #-3216]	; 11fec <__aeabi_d2iz+0xcb8>
   12c78:	e7803102 	str	r3, [r0, r2, lsl #2]
   12c7c:	e51f3c68 	ldr	r3, [pc, #-3176]	; 1201c <__aeabi_d2iz+0xce8>
   12c80:	e5932000 	ldr	r2, [r3]
   12c84:	e1a03002 	mov	r3, r2
   12c88:	e1a03083 	mov	r3, r3, lsl #1
   12c8c:	e0833002 	add	r3, r3, r2
   12c90:	e1a03103 	mov	r3, r3, lsl #2
   12c94:	e0832002 	add	r2, r3, r2
   12c98:	e51f3c94 	ldr	r3, [pc, #-3220]	; 1200c <__aeabi_d2iz+0xcd8>
   12c9c:	e5933000 	ldr	r3, [r3]
   12ca0:	e0823003 	add	r3, r2, r3
   12ca4:	e1a02103 	mov	r2, r3, lsl #2
   12ca8:	e51f3cbc 	ldr	r3, [pc, #-3260]	; 11ff4 <__aeabi_d2iz+0xcc0>
   12cac:	e5933000 	ldr	r3, [r3]
   12cb0:	e0824003 	add	r4, r2, r3
   12cb4:	e51f3cb0 	ldr	r3, [pc, #-3248]	; 1200c <__aeabi_d2iz+0xcd8>
   12cb8:	e5933000 	ldr	r3, [r3]
   12cbc:	e1a03103 	mov	r3, r3, lsl #2
   12cc0:	e1a02003 	mov	r2, r3
   12cc4:	e51f3cd8 	ldr	r3, [pc, #-3288]	; 11ff4 <__aeabi_d2iz+0xcc0>
   12cc8:	e5933000 	ldr	r3, [r3]
   12ccc:	e0821003 	add	r1, r2, r3
   12cd0:	e51f3cbc 	ldr	r3, [pc, #-3260]	; 1201c <__aeabi_d2iz+0xce8>
   12cd4:	e5932000 	ldr	r2, [r3]
   12cd8:	e1a03002 	mov	r3, r2
   12cdc:	e1a03083 	mov	r3, r3, lsl #1
   12ce0:	e0833002 	add	r3, r3, r2
   12ce4:	e1a03103 	mov	r3, r3, lsl #2
   12ce8:	e0833002 	add	r3, r3, r2
   12cec:	e1a03103 	mov	r3, r3, lsl #2
   12cf0:	e0813003 	add	r3, r1, r3
   12cf4:	e2433004 	sub	r3, r3, #4	; 0x4
   12cf8:	e5932000 	ldr	r2, [r3]
   12cfc:	e51f3d14 	ldr	r3, [pc, #-3348]	; 11ff0 <__aeabi_d2iz+0xcbc>
   12d00:	e5933000 	ldr	r3, [r3]
   12d04:	e1a00002 	mov	r0, r2
   12d08:	e1a01003 	mov	r1, r3
   12d0c:	eb00158c 	bl	18344 <__aeabi_fmul>
   12d10:	e1a03000 	mov	r3, r0
   12d14:	e1a05003 	mov	r5, r3
   12d18:	e51f3d04 	ldr	r3, [pc, #-3332]	; 1201c <__aeabi_d2iz+0xce8>
   12d1c:	e5932000 	ldr	r2, [r3]
   12d20:	e51f3d1c 	ldr	r3, [pc, #-3356]	; 1200c <__aeabi_d2iz+0xcd8>
   12d24:	e5931000 	ldr	r1, [r3]
   12d28:	e51f0d34 	ldr	r0, [pc, #-3380]	; 11ffc <__aeabi_d2iz+0xcc8>
   12d2c:	e1a03002 	mov	r3, r2
   12d30:	e1a03083 	mov	r3, r3, lsl #1
   12d34:	e0833002 	add	r3, r3, r2
   12d38:	e1a03103 	mov	r3, r3, lsl #2
   12d3c:	e0833002 	add	r3, r3, r2
   12d40:	e0833001 	add	r3, r3, r1
   12d44:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   12d48:	e51f3d44 	ldr	r3, [pc, #-3396]	; 1200c <__aeabi_d2iz+0xcd8>
   12d4c:	e5933000 	ldr	r3, [r3]
   12d50:	e1a03103 	mov	r3, r3, lsl #2
   12d54:	e1a02003 	mov	r2, r3
   12d58:	e51f3d6c 	ldr	r3, [pc, #-3436]	; 11ff4 <__aeabi_d2iz+0xcc0>
   12d5c:	e5933000 	ldr	r3, [r3]
   12d60:	e0820003 	add	r0, r2, r3
   12d64:	e51f3d50 	ldr	r3, [pc, #-3408]	; 1201c <__aeabi_d2iz+0xce8>
   12d68:	e5932000 	ldr	r2, [r3]
   12d6c:	e1a03002 	mov	r3, r2
   12d70:	e1a03083 	mov	r3, r3, lsl #1
   12d74:	e0833002 	add	r3, r3, r2
   12d78:	e1a03103 	mov	r3, r3, lsl #2
   12d7c:	e0833002 	add	r3, r3, r2
   12d80:	e1a03103 	mov	r3, r3, lsl #2
   12d84:	e0803003 	add	r3, r0, r3
   12d88:	e2433008 	sub	r3, r3, #8	; 0x8
   12d8c:	e5933000 	ldr	r3, [r3]
   12d90:	e1a00001 	mov	r0, r1
   12d94:	e1a01003 	mov	r1, r3
   12d98:	eb001569 	bl	18344 <__aeabi_fmul>
   12d9c:	e1a03000 	mov	r3, r0
   12da0:	e1a00005 	mov	r0, r5
   12da4:	e1a01003 	mov	r1, r3
   12da8:	eb0014bc 	bl	180a0 <__aeabi_fsub>
   12dac:	e1a03000 	mov	r3, r0
   12db0:	e5843000 	str	r3, [r4]
   12db4:	e51f3da0 	ldr	r3, [pc, #-3488]	; 1201c <__aeabi_d2iz+0xce8>
   12db8:	e5934000 	ldr	r4, [r3]
   12dbc:	e51f3db8 	ldr	r3, [pc, #-3512]	; 1200c <__aeabi_d2iz+0xcd8>
   12dc0:	e5935000 	ldr	r5, [r3]
   12dc4:	e51f3db0 	ldr	r3, [pc, #-3504]	; 1201c <__aeabi_d2iz+0xce8>
   12dc8:	e5932000 	ldr	r2, [r3]
   12dcc:	e51f3dc8 	ldr	r3, [pc, #-3528]	; 1200c <__aeabi_d2iz+0xcd8>
   12dd0:	e5933000 	ldr	r3, [r3]
   12dd4:	e2431001 	sub	r1, r3, #1	; 0x1
   12dd8:	e51f0de0 	ldr	r0, [pc, #-3552]	; 12000 <__aeabi_d2iz+0xccc>
   12ddc:	e1a03002 	mov	r3, r2
   12de0:	e1a03083 	mov	r3, r3, lsl #1
   12de4:	e0833002 	add	r3, r3, r2
   12de8:	e1a03103 	mov	r3, r3, lsl #2
   12dec:	e0833002 	add	r3, r3, r2
   12df0:	e0833001 	add	r3, r3, r1
   12df4:	e7902103 	ldr	r2, [r0, r3, lsl #2]
   12df8:	e51f3e10 	ldr	r3, [pc, #-3600]	; 11ff0 <__aeabi_d2iz+0xcbc>
   12dfc:	e5933000 	ldr	r3, [r3]
   12e00:	e1a00002 	mov	r0, r2
   12e04:	e1a01003 	mov	r1, r3
   12e08:	eb00154d 	bl	18344 <__aeabi_fmul>
   12e0c:	e1a03000 	mov	r3, r0
   12e10:	e1a06003 	mov	r6, r3
   12e14:	e51f3e10 	ldr	r3, [pc, #-3600]	; 1200c <__aeabi_d2iz+0xcd8>
   12e18:	e5933000 	ldr	r3, [r3]
   12e1c:	e1a03103 	mov	r3, r3, lsl #2
   12e20:	e1a02003 	mov	r2, r3
   12e24:	e51f3e38 	ldr	r3, [pc, #-3640]	; 11ff4 <__aeabi_d2iz+0xcc0>
   12e28:	e5933000 	ldr	r3, [r3]
   12e2c:	e0821003 	add	r1, r2, r3
   12e30:	e51f3e1c 	ldr	r3, [pc, #-3612]	; 1201c <__aeabi_d2iz+0xce8>
   12e34:	e5932000 	ldr	r2, [r3]
   12e38:	e1a03002 	mov	r3, r2
   12e3c:	e1a03083 	mov	r3, r3, lsl #1
   12e40:	e0833002 	add	r3, r3, r2
   12e44:	e1a03103 	mov	r3, r3, lsl #2
   12e48:	e0833002 	add	r3, r3, r2
   12e4c:	e1a03103 	mov	r3, r3, lsl #2
   12e50:	e0813003 	add	r3, r1, r3
   12e54:	e2433004 	sub	r3, r3, #4	; 0x4
   12e58:	e5932000 	ldr	r2, [r3]
   12e5c:	e51f3e6c 	ldr	r3, [pc, #-3692]	; 11ff8 <__aeabi_d2iz+0xcc4>
   12e60:	e5933000 	ldr	r3, [r3]
   12e64:	e1a00002 	mov	r0, r2
   12e68:	e1a01003 	mov	r1, r3
   12e6c:	eb001534 	bl	18344 <__aeabi_fmul>
   12e70:	e1a03000 	mov	r3, r0
   12e74:	e1a00006 	mov	r0, r6
   12e78:	e1a01003 	mov	r1, r3
   12e7c:	eb001487 	bl	180a0 <__aeabi_fsub>
   12e80:	e1a03000 	mov	r3, r0
   12e84:	e1a06003 	mov	r6, r3
   12e88:	e51f3e74 	ldr	r3, [pc, #-3700]	; 1201c <__aeabi_d2iz+0xce8>
   12e8c:	e5932000 	ldr	r2, [r3]
   12e90:	e51f3e8c 	ldr	r3, [pc, #-3724]	; 1200c <__aeabi_d2iz+0xcd8>
   12e94:	e5931000 	ldr	r1, [r3]
   12e98:	e51f0ea4 	ldr	r0, [pc, #-3748]	; 11ffc <__aeabi_d2iz+0xcc8>
   12e9c:	e1a03002 	mov	r3, r2
   12ea0:	e1a03083 	mov	r3, r3, lsl #1
   12ea4:	e0833002 	add	r3, r3, r2
   12ea8:	e1a03103 	mov	r3, r3, lsl #2
   12eac:	e0833002 	add	r3, r3, r2
   12eb0:	e0833001 	add	r3, r3, r1
   12eb4:	e790c103 	ldr	ip, [r0, r3, lsl #2]
   12eb8:	e51f3ea4 	ldr	r3, [pc, #-3748]	; 1201c <__aeabi_d2iz+0xce8>
   12ebc:	e5932000 	ldr	r2, [r3]
   12ec0:	e51f3ebc 	ldr	r3, [pc, #-3772]	; 1200c <__aeabi_d2iz+0xcd8>
   12ec4:	e5933000 	ldr	r3, [r3]
   12ec8:	e2431002 	sub	r1, r3, #2	; 0x2
   12ecc:	e51f0ed4 	ldr	r0, [pc, #-3796]	; 12000 <__aeabi_d2iz+0xccc>
   12ed0:	e1a03002 	mov	r3, r2
   12ed4:	e1a03083 	mov	r3, r3, lsl #1
   12ed8:	e0833002 	add	r3, r3, r2
   12edc:	e1a03103 	mov	r3, r3, lsl #2
   12ee0:	e0833002 	add	r3, r3, r2
   12ee4:	e0833001 	add	r3, r3, r1
   12ee8:	e7903103 	ldr	r3, [r0, r3, lsl #2]
   12eec:	e1a0000c 	mov	r0, ip
   12ef0:	e1a01003 	mov	r1, r3
   12ef4:	eb001512 	bl	18344 <__aeabi_fmul>
   12ef8:	e1a03000 	mov	r3, r0
   12efc:	e1a00006 	mov	r0, r6
   12f00:	e1a01003 	mov	r1, r3
   12f04:	eb001465 	bl	180a0 <__aeabi_fsub>
   12f08:	e1a03000 	mov	r3, r0
   12f0c:	e1a02003 	mov	r2, r3
   12f10:	e51f1f18 	ldr	r1, [pc, #-3864]	; 12000 <__aeabi_d2iz+0xccc>
   12f14:	e1a03004 	mov	r3, r4
   12f18:	e1a03083 	mov	r3, r3, lsl #1
   12f1c:	e0833004 	add	r3, r3, r4
   12f20:	e1a03103 	mov	r3, r3, lsl #2
   12f24:	e0833004 	add	r3, r3, r4
   12f28:	e0833005 	add	r3, r3, r5
   12f2c:	e7812103 	str	r2, [r1, r3, lsl #2]
   12f30:	e51f3f34 	ldr	r3, [pc, #-3892]	; 12004 <__aeabi_d2iz+0xcd0>
   12f34:	e5933000 	ldr	r3, [r3]
   12f38:	e59b0008 	ldr	r0, [fp, #8]
   12f3c:	e1a01003 	mov	r1, r3
   12f40:	eb0015c1 	bl	1864c <__cmpsf2>
   12f44:	e1a03000 	mov	r3, r0
   12f48:	e3530000 	cmp	r3, #0	; 0x0
   12f4c:	1a000000 	bne	12f54 <__aeabi_d2iz+0x1c20>
   12f50:	ea000064 	b	130e8 <__aeabi_d2iz+0x1db4>
   12f54:	e51f3f40 	ldr	r3, [pc, #-3904]	; 1201c <__aeabi_d2iz+0xce8>
   12f58:	e5934000 	ldr	r4, [r3]
   12f5c:	e51f3f58 	ldr	r3, [pc, #-3928]	; 1200c <__aeabi_d2iz+0xcd8>
   12f60:	e5935000 	ldr	r5, [r3]
   12f64:	e51f3f50 	ldr	r3, [pc, #-3920]	; 1201c <__aeabi_d2iz+0xce8>
   12f68:	e5932000 	ldr	r2, [r3]
   12f6c:	e1a03002 	mov	r3, r2
   12f70:	e1a03083 	mov	r3, r3, lsl #1
   12f74:	e0833002 	add	r3, r3, r2
   12f78:	e1a03103 	mov	r3, r3, lsl #2
   12f7c:	e0832002 	add	r2, r3, r2
   12f80:	e51f3f7c 	ldr	r3, [pc, #-3964]	; 1200c <__aeabi_d2iz+0xcd8>
   12f84:	e5933000 	ldr	r3, [r3]
   12f88:	e0822003 	add	r2, r2, r3
   12f8c:	e51f3f8c 	ldr	r3, [pc, #-3980]	; 12008 <__aeabi_d2iz+0xcd4>
   12f90:	e7936102 	ldr	r6, [r3, r2, lsl #2]
   12f94:	e51f3f80 	ldr	r3, [pc, #-3968]	; 1201c <__aeabi_d2iz+0xce8>
   12f98:	e5932000 	ldr	r2, [r3]
   12f9c:	e1a03002 	mov	r3, r2
   12fa0:	e1a03083 	mov	r3, r3, lsl #1
   12fa4:	e0833002 	add	r3, r3, r2
   12fa8:	e1a03103 	mov	r3, r3, lsl #2
   12fac:	e0832002 	add	r2, r3, r2
   12fb0:	e51f3fac 	ldr	r3, [pc, #-4012]	; 1200c <__aeabi_d2iz+0xcd8>
   12fb4:	e5933000 	ldr	r3, [r3]
   12fb8:	e0822003 	add	r2, r2, r3
   12fbc:	e51f3fb4 	ldr	r3, [pc, #-4020]	; 12010 <__aeabi_d2iz+0xcdc>
   12fc0:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   12fc4:	e51f3fb8 	ldr	r3, [pc, #-4024]	; 12014 <__aeabi_d2iz+0xce0>
   12fc8:	e5933000 	ldr	r3, [r3]
   12fcc:	e1a00002 	mov	r0, r2
   12fd0:	e1a01003 	mov	r1, r3
   12fd4:	eb0014da 	bl	18344 <__aeabi_fmul>
   12fd8:	e1a03000 	mov	r3, r0
   12fdc:	e1a00006 	mov	r0, r6
   12fe0:	e1a01003 	mov	r1, r3
   12fe4:	eb00142e 	bl	180a4 <__addsf3>
   12fe8:	e1a03000 	mov	r3, r0
   12fec:	e1a02003 	mov	r2, r3
   12ff0:	e51f1fe0 	ldr	r1, [pc, #-4064]	; 12018 <__aeabi_d2iz+0xce4>
   12ff4:	e1a03004 	mov	r3, r4
   12ff8:	e1a03083 	mov	r3, r3, lsl #1
   12ffc:	e0833004 	add	r3, r3, r4
   13000:	e1a03103 	mov	r3, r3, lsl #2
   13004:	e0833004 	add	r3, r3, r4
   13008:	e0833005 	add	r3, r3, r5
   1300c:	e7812103 	str	r2, [r1, r3, lsl #2]
   13010:	e51f3ffc 	ldr	r3, [pc, #-4092]	; 1201c <__aeabi_d2iz+0xce8>
   13014:	e5933000 	ldr	r3, [r3]
   13018:	e3530000 	cmp	r3, #0	; 0x0
   1301c:	0a000031 	beq	130e8 <__aeabi_d2iz+0x1db4>
   13020:	e59f3cf8 	ldr	r3, [pc, #3320]	; 13d20 <__aeabi_d2iz+0x29ec>
   13024:	e5934000 	ldr	r4, [r3]
   13028:	e59f3cf4 	ldr	r3, [pc, #3316]	; 13d24 <__aeabi_d2iz+0x29f0>
   1302c:	e5933000 	ldr	r3, [r3]
   13030:	e2435001 	sub	r5, r3, #1	; 0x1
   13034:	e59f3ce4 	ldr	r3, [pc, #3300]	; 13d20 <__aeabi_d2iz+0x29ec>
   13038:	e5932000 	ldr	r2, [r3]
   1303c:	e1a03002 	mov	r3, r2
   13040:	e1a03083 	mov	r3, r3, lsl #1
   13044:	e0833002 	add	r3, r3, r2
   13048:	e1a03103 	mov	r3, r3, lsl #2
   1304c:	e0832002 	add	r2, r3, r2
   13050:	e59f3ccc 	ldr	r3, [pc, #3276]	; 13d24 <__aeabi_d2iz+0x29f0>
   13054:	e5933000 	ldr	r3, [r3]
   13058:	e0823003 	add	r3, r2, r3
   1305c:	e2432001 	sub	r2, r3, #1	; 0x1
   13060:	e59f3cc0 	ldr	r3, [pc, #3264]	; 13d28 <__aeabi_d2iz+0x29f4>
   13064:	e7936102 	ldr	r6, [r3, r2, lsl #2]
   13068:	e59f3cb0 	ldr	r3, [pc, #3248]	; 13d20 <__aeabi_d2iz+0x29ec>
   1306c:	e5932000 	ldr	r2, [r3]
   13070:	e1a03002 	mov	r3, r2
   13074:	e1a03083 	mov	r3, r3, lsl #1
   13078:	e0833002 	add	r3, r3, r2
   1307c:	e1a03103 	mov	r3, r3, lsl #2
   13080:	e0832002 	add	r2, r3, r2
   13084:	e59f3c98 	ldr	r3, [pc, #3224]	; 13d24 <__aeabi_d2iz+0x29f0>
   13088:	e5933000 	ldr	r3, [r3]
   1308c:	e0823003 	add	r3, r2, r3
   13090:	e2432001 	sub	r2, r3, #1	; 0x1
   13094:	e59f3c90 	ldr	r3, [pc, #3216]	; 13d2c <__aeabi_d2iz+0x29f8>
   13098:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   1309c:	e59f3c8c 	ldr	r3, [pc, #3212]	; 13d30 <__aeabi_d2iz+0x29fc>
   130a0:	e5933000 	ldr	r3, [r3]
   130a4:	e1a00002 	mov	r0, r2
   130a8:	e1a01003 	mov	r1, r3
   130ac:	eb0014a4 	bl	18344 <__aeabi_fmul>
   130b0:	e1a03000 	mov	r3, r0
   130b4:	e1a00006 	mov	r0, r6
   130b8:	e1a01003 	mov	r1, r3
   130bc:	eb0013f8 	bl	180a4 <__addsf3>
   130c0:	e1a03000 	mov	r3, r0
   130c4:	e1a02003 	mov	r2, r3
   130c8:	e59f1c64 	ldr	r1, [pc, #3172]	; 13d34 <__aeabi_d2iz+0x2a00>
   130cc:	e1a03004 	mov	r3, r4
   130d0:	e1a03083 	mov	r3, r3, lsl #1
   130d4:	e0833004 	add	r3, r3, r4
   130d8:	e1a03103 	mov	r3, r3, lsl #2
   130dc:	e0833004 	add	r3, r3, r4
   130e0:	e0833005 	add	r3, r3, r5
   130e4:	e7812103 	str	r2, [r1, r3, lsl #2]
   130e8:	e59f3c34 	ldr	r3, [pc, #3124]	; 13d24 <__aeabi_d2iz+0x29f0>
   130ec:	e5932000 	ldr	r2, [r3]
   130f0:	e1a03002 	mov	r3, r2
   130f4:	e1a03083 	mov	r3, r3, lsl #1
   130f8:	e0833002 	add	r3, r3, r2
   130fc:	e1a03103 	mov	r3, r3, lsl #2
   13100:	e0832002 	add	r2, r3, r2
   13104:	e59f3c14 	ldr	r3, [pc, #3092]	; 13d20 <__aeabi_d2iz+0x29ec>
   13108:	e5933000 	ldr	r3, [r3]
   1310c:	e0823003 	add	r3, r2, r3
   13110:	e1a02103 	mov	r2, r3, lsl #2
   13114:	e59f3c1c 	ldr	r3, [pc, #3100]	; 13d38 <__aeabi_d2iz+0x2a04>
   13118:	e5933000 	ldr	r3, [r3]
   1311c:	e0823003 	add	r3, r2, r3
   13120:	e5932000 	ldr	r2, [r3]
   13124:	e59f3c10 	ldr	r3, [pc, #3088]	; 13d3c <__aeabi_d2iz+0x2a08>
   13128:	e5933000 	ldr	r3, [r3]
   1312c:	e1a00002 	mov	r0, r2
   13130:	e1a01003 	mov	r1, r3
   13134:	eb001482 	bl	18344 <__aeabi_fmul>
   13138:	e1a03000 	mov	r3, r0
   1313c:	e1a02003 	mov	r2, r3
   13140:	e59f3bf8 	ldr	r3, [pc, #3064]	; 13d40 <__aeabi_d2iz+0x2a0c>
   13144:	e5832000 	str	r2, [r3]
   13148:	e59f3bd4 	ldr	r3, [pc, #3028]	; 13d24 <__aeabi_d2iz+0x29f0>
   1314c:	e5933000 	ldr	r3, [r3]
   13150:	e3530000 	cmp	r3, #0	; 0x0
   13154:	1a00002e 	bne	13214 <__aeabi_d2iz+0x1ee0>
   13158:	e59f3bc4 	ldr	r3, [pc, #3012]	; 13d24 <__aeabi_d2iz+0x29f0>
   1315c:	e5932000 	ldr	r2, [r3]
   13160:	e59f3bb8 	ldr	r3, [pc, #3000]	; 13d20 <__aeabi_d2iz+0x29ec>
   13164:	e5931000 	ldr	r1, [r3]
   13168:	e59f0bc4 	ldr	r0, [pc, #3012]	; 13d34 <__aeabi_d2iz+0x2a00>
   1316c:	e1a03002 	mov	r3, r2
   13170:	e1a03083 	mov	r3, r3, lsl #1
   13174:	e0833002 	add	r3, r3, r2
   13178:	e1a03103 	mov	r3, r3, lsl #2
   1317c:	e0833002 	add	r3, r3, r2
   13180:	e0833001 	add	r3, r3, r1
   13184:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   13188:	e59f3b94 	ldr	r3, [pc, #2964]	; 13d24 <__aeabi_d2iz+0x29f0>
   1318c:	e5932000 	ldr	r2, [r3]
   13190:	e59f3bac 	ldr	r3, [pc, #2988]	; 13d44 <__aeabi_d2iz+0x2a10>
   13194:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   13198:	e1a00001 	mov	r0, r1
   1319c:	e1a01003 	mov	r1, r3
   131a0:	eb001467 	bl	18344 <__aeabi_fmul>
   131a4:	e1a03000 	mov	r3, r0
   131a8:	e1a02003 	mov	r2, r3
   131ac:	e59f3b94 	ldr	r3, [pc, #2964]	; 13d48 <__aeabi_d2iz+0x2a14>
   131b0:	e5832000 	str	r2, [r3]
   131b4:	e59f3b68 	ldr	r3, [pc, #2920]	; 13d24 <__aeabi_d2iz+0x29f0>
   131b8:	e5932000 	ldr	r2, [r3]
   131bc:	e59f3b5c 	ldr	r3, [pc, #2908]	; 13d20 <__aeabi_d2iz+0x29ec>
   131c0:	e5931000 	ldr	r1, [r3]
   131c4:	e59f0b68 	ldr	r0, [pc, #2920]	; 13d34 <__aeabi_d2iz+0x2a00>
   131c8:	e1a03002 	mov	r3, r2
   131cc:	e1a03083 	mov	r3, r3, lsl #1
   131d0:	e0833002 	add	r3, r3, r2
   131d4:	e1a03103 	mov	r3, r3, lsl #2
   131d8:	e0833002 	add	r3, r3, r2
   131dc:	e0833001 	add	r3, r3, r1
   131e0:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   131e4:	e59f3b38 	ldr	r3, [pc, #2872]	; 13d24 <__aeabi_d2iz+0x29f0>
   131e8:	e5932000 	ldr	r2, [r3]
   131ec:	e59f3b58 	ldr	r3, [pc, #2904]	; 13d4c <__aeabi_d2iz+0x2a18>
   131f0:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   131f4:	e1a00001 	mov	r0, r1
   131f8:	e1a01003 	mov	r1, r3
   131fc:	eb001450 	bl	18344 <__aeabi_fmul>
   13200:	e1a03000 	mov	r3, r0
   13204:	e1a02003 	mov	r2, r3
   13208:	e59f3b40 	ldr	r3, [pc, #2880]	; 13d50 <__aeabi_d2iz+0x2a1c>
   1320c:	e5832000 	str	r2, [r3]
   13210:	ea000061 	b	1339c <__aeabi_d2iz+0x2068>
   13214:	e59f3b08 	ldr	r3, [pc, #2824]	; 13d24 <__aeabi_d2iz+0x29f0>
   13218:	e5932000 	ldr	r2, [r3]
   1321c:	e59f3afc 	ldr	r3, [pc, #2812]	; 13d20 <__aeabi_d2iz+0x29ec>
   13220:	e5931000 	ldr	r1, [r3]
   13224:	e59f0b08 	ldr	r0, [pc, #2824]	; 13d34 <__aeabi_d2iz+0x2a00>
   13228:	e1a03002 	mov	r3, r2
   1322c:	e1a03083 	mov	r3, r3, lsl #1
   13230:	e0833002 	add	r3, r3, r2
   13234:	e1a03103 	mov	r3, r3, lsl #2
   13238:	e0833002 	add	r3, r3, r2
   1323c:	e0833001 	add	r3, r3, r1
   13240:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   13244:	e59f3ad8 	ldr	r3, [pc, #2776]	; 13d24 <__aeabi_d2iz+0x29f0>
   13248:	e5932000 	ldr	r2, [r3]
   1324c:	e59f3af0 	ldr	r3, [pc, #2800]	; 13d44 <__aeabi_d2iz+0x2a10>
   13250:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   13254:	e1a00001 	mov	r0, r1
   13258:	e1a01003 	mov	r1, r3
   1325c:	eb001438 	bl	18344 <__aeabi_fmul>
   13260:	e1a03000 	mov	r3, r0
   13264:	e1a04003 	mov	r4, r3
   13268:	e59f3ab0 	ldr	r3, [pc, #2736]	; 13d20 <__aeabi_d2iz+0x29ec>
   1326c:	e5932000 	ldr	r2, [r3]
   13270:	e59f3aac 	ldr	r3, [pc, #2732]	; 13d24 <__aeabi_d2iz+0x29f0>
   13274:	e5933000 	ldr	r3, [r3]
   13278:	e2431001 	sub	r1, r3, #1	; 0x1
   1327c:	e59f0ab0 	ldr	r0, [pc, #2736]	; 13d34 <__aeabi_d2iz+0x2a00>
   13280:	e1a03002 	mov	r3, r2
   13284:	e1a03083 	mov	r3, r3, lsl #1
   13288:	e0833002 	add	r3, r3, r2
   1328c:	e1a03103 	mov	r3, r3, lsl #2
   13290:	e0833002 	add	r3, r3, r2
   13294:	e0833001 	add	r3, r3, r1
   13298:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   1329c:	e59f3a80 	ldr	r3, [pc, #2688]	; 13d24 <__aeabi_d2iz+0x29f0>
   132a0:	e5932000 	ldr	r2, [r3]
   132a4:	e59f3aa0 	ldr	r3, [pc, #2720]	; 13d4c <__aeabi_d2iz+0x2a18>
   132a8:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   132ac:	e1a00001 	mov	r0, r1
   132b0:	e1a01003 	mov	r1, r3
   132b4:	eb001422 	bl	18344 <__aeabi_fmul>
   132b8:	e1a03000 	mov	r3, r0
   132bc:	e1a00004 	mov	r0, r4
   132c0:	e1a01003 	mov	r1, r3
   132c4:	eb001376 	bl	180a4 <__addsf3>
   132c8:	e1a03000 	mov	r3, r0
   132cc:	e1a02003 	mov	r2, r3
   132d0:	e59f3a70 	ldr	r3, [pc, #2672]	; 13d48 <__aeabi_d2iz+0x2a14>
   132d4:	e5832000 	str	r2, [r3]
   132d8:	e59f3a44 	ldr	r3, [pc, #2628]	; 13d24 <__aeabi_d2iz+0x29f0>
   132dc:	e5932000 	ldr	r2, [r3]
   132e0:	e59f3a38 	ldr	r3, [pc, #2616]	; 13d20 <__aeabi_d2iz+0x29ec>
   132e4:	e5931000 	ldr	r1, [r3]
   132e8:	e59f0a44 	ldr	r0, [pc, #2628]	; 13d34 <__aeabi_d2iz+0x2a00>
   132ec:	e1a03002 	mov	r3, r2
   132f0:	e1a03083 	mov	r3, r3, lsl #1
   132f4:	e0833002 	add	r3, r3, r2
   132f8:	e1a03103 	mov	r3, r3, lsl #2
   132fc:	e0833002 	add	r3, r3, r2
   13300:	e0833001 	add	r3, r3, r1
   13304:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   13308:	e59f3a14 	ldr	r3, [pc, #2580]	; 13d24 <__aeabi_d2iz+0x29f0>
   1330c:	e5932000 	ldr	r2, [r3]
   13310:	e59f3a34 	ldr	r3, [pc, #2612]	; 13d4c <__aeabi_d2iz+0x2a18>
   13314:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   13318:	e1a00001 	mov	r0, r1
   1331c:	e1a01003 	mov	r1, r3
   13320:	eb001407 	bl	18344 <__aeabi_fmul>
   13324:	e1a03000 	mov	r3, r0
   13328:	e1a04003 	mov	r4, r3
   1332c:	e59f39ec 	ldr	r3, [pc, #2540]	; 13d20 <__aeabi_d2iz+0x29ec>
   13330:	e5932000 	ldr	r2, [r3]
   13334:	e59f39e8 	ldr	r3, [pc, #2536]	; 13d24 <__aeabi_d2iz+0x29f0>
   13338:	e5933000 	ldr	r3, [r3]
   1333c:	e2431001 	sub	r1, r3, #1	; 0x1
   13340:	e59f09ec 	ldr	r0, [pc, #2540]	; 13d34 <__aeabi_d2iz+0x2a00>
   13344:	e1a03002 	mov	r3, r2
   13348:	e1a03083 	mov	r3, r3, lsl #1
   1334c:	e0833002 	add	r3, r3, r2
   13350:	e1a03103 	mov	r3, r3, lsl #2
   13354:	e0833002 	add	r3, r3, r2
   13358:	e0833001 	add	r3, r3, r1
   1335c:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   13360:	e59f39bc 	ldr	r3, [pc, #2492]	; 13d24 <__aeabi_d2iz+0x29f0>
   13364:	e5932000 	ldr	r2, [r3]
   13368:	e59f39d4 	ldr	r3, [pc, #2516]	; 13d44 <__aeabi_d2iz+0x2a10>
   1336c:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   13370:	e1a00001 	mov	r0, r1
   13374:	e1a01003 	mov	r1, r3
   13378:	eb0013f1 	bl	18344 <__aeabi_fmul>
   1337c:	e1a03000 	mov	r3, r0
   13380:	e1a00004 	mov	r0, r4
   13384:	e1a01003 	mov	r1, r3
   13388:	eb001344 	bl	180a0 <__aeabi_fsub>
   1338c:	e1a03000 	mov	r3, r0
   13390:	e1a02003 	mov	r2, r3
   13394:	e59f39b4 	ldr	r3, [pc, #2484]	; 13d50 <__aeabi_d2iz+0x2a1c>
   13398:	e5832000 	str	r2, [r3]
   1339c:	e59f39b0 	ldr	r3, [pc, #2480]	; 13d54 <__aeabi_d2iz+0x2a20>
   133a0:	e5934000 	ldr	r4, [r3]
   133a4:	e59f3990 	ldr	r3, [pc, #2448]	; 13d3c <__aeabi_d2iz+0x2a08>
   133a8:	e5932000 	ldr	r2, [r3]
   133ac:	e59f3994 	ldr	r3, [pc, #2452]	; 13d48 <__aeabi_d2iz+0x2a14>
   133b0:	e5933000 	ldr	r3, [r3]
   133b4:	e1a00002 	mov	r0, r2
   133b8:	e1a01003 	mov	r1, r3
   133bc:	eb0013e0 	bl	18344 <__aeabi_fmul>
   133c0:	e1a03000 	mov	r3, r0
   133c4:	e1a0c003 	mov	ip, r3
   133c8:	e59f3954 	ldr	r3, [pc, #2388]	; 13d24 <__aeabi_d2iz+0x29f0>
   133cc:	e5932000 	ldr	r2, [r3]
   133d0:	e59f3948 	ldr	r3, [pc, #2376]	; 13d20 <__aeabi_d2iz+0x29ec>
   133d4:	e5931000 	ldr	r1, [r3]
   133d8:	e59f0978 	ldr	r0, [pc, #2424]	; 13d58 <__aeabi_d2iz+0x2a24>
   133dc:	e1a03002 	mov	r3, r2
   133e0:	e1a03083 	mov	r3, r3, lsl #1
   133e4:	e0833002 	add	r3, r3, r2
   133e8:	e1a03103 	mov	r3, r3, lsl #2
   133ec:	e0833002 	add	r3, r3, r2
   133f0:	e0833001 	add	r3, r3, r1
   133f4:	e7903103 	ldr	r3, [r0, r3, lsl #2]
   133f8:	e1a0000c 	mov	r0, ip
   133fc:	e1a01003 	mov	r1, r3
   13400:	eb0013cf 	bl	18344 <__aeabi_fmul>
   13404:	e1a03000 	mov	r3, r0
   13408:	e1a00004 	mov	r0, r4
   1340c:	e1a01003 	mov	r1, r3
   13410:	eb001322 	bl	180a0 <__aeabi_fsub>
   13414:	e1a03000 	mov	r3, r0
   13418:	e1a02003 	mov	r2, r3
   1341c:	e59f3930 	ldr	r3, [pc, #2352]	; 13d54 <__aeabi_d2iz+0x2a20>
   13420:	e5832000 	str	r2, [r3]
   13424:	e59f38f8 	ldr	r3, [pc, #2296]	; 13d24 <__aeabi_d2iz+0x29f0>
   13428:	e5932000 	ldr	r2, [r3]
   1342c:	e59f3928 	ldr	r3, [pc, #2344]	; 13d5c <__aeabi_d2iz+0x2a28>
   13430:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   13434:	e59f3914 	ldr	r3, [pc, #2324]	; 13d50 <__aeabi_d2iz+0x2a1c>
   13438:	e5933000 	ldr	r3, [r3]
   1343c:	e1a00002 	mov	r0, r2
   13440:	e1a01003 	mov	r1, r3
   13444:	eb0013be 	bl	18344 <__aeabi_fmul>
   13448:	e1a03000 	mov	r3, r0
   1344c:	e1a02003 	mov	r2, r3
   13450:	e59f38e8 	ldr	r3, [pc, #2280]	; 13d40 <__aeabi_d2iz+0x2a0c>
   13454:	e5933000 	ldr	r3, [r3]
   13458:	e1a00002 	mov	r0, r2
   1345c:	e1a01003 	mov	r1, r3
   13460:	eb0013b7 	bl	18344 <__aeabi_fmul>
   13464:	e1a03000 	mov	r3, r0
   13468:	e1a02003 	mov	r2, r3
   1346c:	e59f38ec 	ldr	r3, [pc, #2284]	; 13d60 <__aeabi_d2iz+0x2a2c>
   13470:	e5933000 	ldr	r3, [r3]
   13474:	e1a00002 	mov	r0, r2
   13478:	e1a01003 	mov	r1, r3
   1347c:	eb001308 	bl	180a4 <__addsf3>
   13480:	e1a03000 	mov	r3, r0
   13484:	e1a02003 	mov	r2, r3
   13488:	e59f38d0 	ldr	r3, [pc, #2256]	; 13d60 <__aeabi_d2iz+0x2a2c>
   1348c:	e5832000 	str	r2, [r3]
   13490:	e59f3888 	ldr	r3, [pc, #2184]	; 13d20 <__aeabi_d2iz+0x29ec>
   13494:	e5932000 	ldr	r2, [r3]
   13498:	e59f38c4 	ldr	r3, [pc, #2244]	; 13d64 <__aeabi_d2iz+0x2a30>
   1349c:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   134a0:	e59f38a0 	ldr	r3, [pc, #2208]	; 13d48 <__aeabi_d2iz+0x2a14>
   134a4:	e5933000 	ldr	r3, [r3]
   134a8:	e1a00002 	mov	r0, r2
   134ac:	e1a01003 	mov	r1, r3
   134b0:	eb0013a3 	bl	18344 <__aeabi_fmul>
   134b4:	e1a03000 	mov	r3, r0
   134b8:	e1a02003 	mov	r2, r3
   134bc:	e59f387c 	ldr	r3, [pc, #2172]	; 13d40 <__aeabi_d2iz+0x2a0c>
   134c0:	e5933000 	ldr	r3, [r3]
   134c4:	e1a00002 	mov	r0, r2
   134c8:	e1a01003 	mov	r1, r3
   134cc:	eb00139c 	bl	18344 <__aeabi_fmul>
   134d0:	e1a03000 	mov	r3, r0
   134d4:	e1a02003 	mov	r2, r3
   134d8:	e59f3888 	ldr	r3, [pc, #2184]	; 13d68 <__aeabi_d2iz+0x2a34>
   134dc:	e5933000 	ldr	r3, [r3]
   134e0:	e1a00002 	mov	r0, r2
   134e4:	e1a01003 	mov	r1, r3
   134e8:	eb0012ed 	bl	180a4 <__addsf3>
   134ec:	e1a03000 	mov	r3, r0
   134f0:	e1a02003 	mov	r2, r3
   134f4:	e59f386c 	ldr	r3, [pc, #2156]	; 13d68 <__aeabi_d2iz+0x2a34>
   134f8:	e5832000 	str	r2, [r3]
   134fc:	e59f3868 	ldr	r3, [pc, #2152]	; 13d6c <__aeabi_d2iz+0x2a38>
   13500:	e5933000 	ldr	r3, [r3]
   13504:	e1a00003 	mov	r0, r3
   13508:	e59f1860 	ldr	r1, [pc, #2144]	; 13d70 <__aeabi_d2iz+0x2a3c>
   1350c:	eb00144e 	bl	1864c <__cmpsf2>
   13510:	e1a03000 	mov	r3, r0
   13514:	e3530000 	cmp	r3, #0	; 0x0
   13518:	0a000000 	beq	13520 <__aeabi_d2iz+0x21ec>
   1351c:	ea000063 	b	136b0 <__aeabi_d2iz+0x237c>
   13520:	e59f37fc 	ldr	r3, [pc, #2044]	; 13d24 <__aeabi_d2iz+0x29f0>
   13524:	e5933000 	ldr	r3, [r3]
   13528:	e3530001 	cmp	r3, #1	; 0x1
   1352c:	1a00005f 	bne	136b0 <__aeabi_d2iz+0x237c>
   13530:	e59f37e8 	ldr	r3, [pc, #2024]	; 13d20 <__aeabi_d2iz+0x29ec>
   13534:	e5933000 	ldr	r3, [r3]
   13538:	e3530001 	cmp	r3, #1	; 0x1
   1353c:	1a000009 	bne	13568 <__aeabi_d2iz+0x2234>
   13540:	e59f37d8 	ldr	r3, [pc, #2008]	; 13d20 <__aeabi_d2iz+0x29ec>
   13544:	e5931000 	ldr	r1, [r3]
   13548:	e59f37d0 	ldr	r3, [pc, #2000]	; 13d20 <__aeabi_d2iz+0x29ec>
   1354c:	e5933000 	ldr	r3, [r3]
   13550:	e2432001 	sub	r2, r3, #1	; 0x1
   13554:	e59f3818 	ldr	r3, [pc, #2072]	; 13d74 <__aeabi_d2iz+0x2a40>
   13558:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   1355c:	e59f3810 	ldr	r3, [pc, #2064]	; 13d74 <__aeabi_d2iz+0x2a40>
   13560:	e7832101 	str	r2, [r3, r1, lsl #2]
   13564:	ea000029 	b	13610 <__aeabi_d2iz+0x22dc>
   13568:	e59f37b0 	ldr	r3, [pc, #1968]	; 13d20 <__aeabi_d2iz+0x29ec>
   1356c:	e5934000 	ldr	r4, [r3]
   13570:	e59f37a8 	ldr	r3, [pc, #1960]	; 13d20 <__aeabi_d2iz+0x29ec>
   13574:	e5933000 	ldr	r3, [r3]
   13578:	e2432001 	sub	r2, r3, #1	; 0x1
   1357c:	e59f37f0 	ldr	r3, [pc, #2032]	; 13d74 <__aeabi_d2iz+0x2a40>
   13580:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   13584:	e59f37ec 	ldr	r3, [pc, #2028]	; 13d78 <__aeabi_d2iz+0x2a44>
   13588:	e5933000 	ldr	r3, [r3]
   1358c:	e1a00002 	mov	r0, r2
   13590:	e1a01003 	mov	r1, r3
   13594:	eb00136a 	bl	18344 <__aeabi_fmul>
   13598:	e1a03000 	mov	r3, r0
   1359c:	e1a05003 	mov	r5, r3
   135a0:	e59f377c 	ldr	r3, [pc, #1916]	; 13d24 <__aeabi_d2iz+0x29f0>
   135a4:	e5932000 	ldr	r2, [r3]
   135a8:	e59f3770 	ldr	r3, [pc, #1904]	; 13d20 <__aeabi_d2iz+0x29ec>
   135ac:	e5931000 	ldr	r1, [r3]
   135b0:	e59f07c4 	ldr	r0, [pc, #1988]	; 13d7c <__aeabi_d2iz+0x2a48>
   135b4:	e1a03002 	mov	r3, r2
   135b8:	e1a03083 	mov	r3, r3, lsl #1
   135bc:	e0833002 	add	r3, r3, r2
   135c0:	e1a03103 	mov	r3, r3, lsl #2
   135c4:	e0833002 	add	r3, r3, r2
   135c8:	e0833001 	add	r3, r3, r1
   135cc:	e7901103 	ldr	r1, [r0, r3, lsl #2]
   135d0:	e59f3748 	ldr	r3, [pc, #1864]	; 13d20 <__aeabi_d2iz+0x29ec>
   135d4:	e5933000 	ldr	r3, [r3]
   135d8:	e2432002 	sub	r2, r3, #2	; 0x2
   135dc:	e59f3790 	ldr	r3, [pc, #1936]	; 13d74 <__aeabi_d2iz+0x2a40>
   135e0:	e7933102 	ldr	r3, [r3, r2, lsl #2]
   135e4:	e1a00001 	mov	r0, r1
   135e8:	e1a01003 	mov	r1, r3
   135ec:	eb001354 	bl	18344 <__aeabi_fmul>
   135f0:	e1a03000 	mov	r3, r0
   135f4:	e1a00005 	mov	r0, r5
   135f8:	e1a01003 	mov	r1, r3
   135fc:	eb0012a7 	bl	180a0 <__aeabi_fsub>
   13600:	e1a03000 	mov	r3, r0
   13604:	e1a02003 	mov	r2, r3
   13608:	e59f3764 	ldr	r3, [pc, #1892]	; 13d74 <__aeabi_d2iz+0x2a40>
   1360c:	e7832104 	str	r2, [r3, r4, lsl #2]
   13610:	e59f3708 	ldr	r3, [pc, #1800]	; 13d20 <__aeabi_d2iz+0x29ec>
   13614:	e5932000 	ldr	r2, [r3]
   13618:	e59f3754 	ldr	r3, [pc, #1876]	; 13d74 <__aeabi_d2iz+0x2a40>
   1361c:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   13620:	e59f3714 	ldr	r3, [pc, #1812]	; 13d3c <__aeabi_d2iz+0x2a08>
   13624:	e5933000 	ldr	r3, [r3]
   13628:	e1a00002 	mov	r0, r2
   1362c:	e1a01003 	mov	r1, r3
   13630:	eb001343 	bl	18344 <__aeabi_fmul>
   13634:	e1a03000 	mov	r3, r0
   13638:	e1a02003 	mov	r2, r3
   1363c:	e59f373c 	ldr	r3, [pc, #1852]	; 13d80 <__aeabi_d2iz+0x2a4c>
   13640:	e5832000 	str	r2, [r3]
   13644:	e59f36d8 	ldr	r3, [pc, #1752]	; 13d24 <__aeabi_d2iz+0x29f0>
   13648:	e5932000 	ldr	r2, [r3]
   1364c:	e59f3708 	ldr	r3, [pc, #1800]	; 13d5c <__aeabi_d2iz+0x2a28>
   13650:	e7932102 	ldr	r2, [r3, r2, lsl #2]
   13654:	e59f36f4 	ldr	r3, [pc, #1780]	; 13d50 <__aeabi_d2iz+0x2a1c>
   13658:	e5933000 	ldr	r3, [r3]
   1365c:	e1a00002 	mov	r0, r2
   13660:	e1a01003 	mov	r1, r3
   13664:	eb001336 	bl	18344 <__aeabi_fmul>
   13668:	e1a03000 	mov	r3, r0
   1366c:	e1a02003 	mov	r2, r3
   13670:	e59f3708 	ldr	r3, [pc, #1800]	; 13d80 <__aeabi_d2iz+0x2a4c>
   13674:	e5933000 	ldr	r3, [r3]
   13678:	e1a00002 	mov	r0, r2
   1367c:	e1a01003 	mov	r1, r3
   13680:	eb00132f 	bl	18344 <__aeabi_fmul>
   13684:	e1a03000 	mov	r3, r0
   13688:	e1a02003 	mov	r2, r3
   1368c:	e59f36f0 	ldr	r3, [pc, #1776]	; 13d84 <__aeabi_d2iz+0x2a50>
   13690:	e5933000 	ldr	r3, [r3]
   13694:	e1a00002 	mov	r0, r2
   13698:	e1a01003 	mov	r1, r3
   1369c:	eb001280 	bl	180a4 <__addsf3>
   136a0:	e1a03000 	mov	r3, r0
   136a4:	e1a02003 	mov	r2, r3
   136a8:	e59f36d4 	ldr	r3, [pc, #1748]	; 13d84 <__aeabi_d2iz+0x2a50>
   136ac:	e5832000 	str	r2, [r3]
   136b0:	e59f36d0 	ldr	r3, [pc, #1744]	; 13d88 <__aeabi_d2iz+0x2a54>
   136b4:	e5933000 	ldr	r3, [r3]
   136b8:	e2432001 	sub	r2, r3, #1	; 0x1
   136bc:	e59f36c4 	ldr	r3, [pc, #1732]	; 13d88 <__aeabi_d2iz+0x2a54>
   136c0:	e5832000 	str	r2, [r3]
   136c4:	e59f3658 	ldr	r3, [pc, #1624]	; 13d24 <__aeabi_d2iz+0x29f0>
   136c8:	e5932000 	ldr	r2, [r3]
   136cc:	e59f36b8 	ldr	r3, [pc, #1720]	; 13d8c <__aeabi_d2iz+0x2a58>
   136d0:	e5933000 	ldr	r3, [r3]
   136d4:	e0822003 	add	r2, r2, r3
   136d8:	e59f3644 	ldr	r3, [pc, #1604]	; 13d24 <__aeabi_d2iz+0x29f0>
   136dc:	e5832000 	str	r2, [r3]
   136e0:	e59f36a0 	ldr	r3, [pc, #1696]	; 13d88 <__aeabi_d2iz+0x2a54>
   136e4:	e5933000 	ldr	r3, [r3]
   136e8:	e3530000 	cmp	r3, #0	; 0x0
   136ec:	cafffc3f 	bgt	127f0 <__aeabi_d2iz+0x14bc>
   136f0:	e59f3628 	ldr	r3, [pc, #1576]	; 13d20 <__aeabi_d2iz+0x29ec>
   136f4:	e5933000 	ldr	r3, [r3]
   136f8:	e2832001 	add	r2, r3, #1	; 0x1
   136fc:	e59f361c 	ldr	r3, [pc, #1564]	; 13d20 <__aeabi_d2iz+0x29ec>
   13700:	e5832000 	str	r2, [r3]
   13704:	e59f3614 	ldr	r3, [pc, #1556]	; 13d20 <__aeabi_d2iz+0x29ec>
   13708:	e5932000 	ldr	r2, [r3]
   1370c:	e59f367c 	ldr	r3, [pc, #1660]	; 13d90 <__aeabi_d2iz+0x2a5c>
   13710:	e5933000 	ldr	r3, [r3]
   13714:	e1520003 	cmp	r2, r3
   13718:	dafffc11 	ble	12764 <__aeabi_d2iz+0x1430>
   1371c:	e59f3648 	ldr	r3, [pc, #1608]	; 13d6c <__aeabi_d2iz+0x2a38>
   13720:	e5933000 	ldr	r3, [r3]
   13724:	e1a00003 	mov	r0, r3
   13728:	e59f1640 	ldr	r1, [pc, #1600]	; 13d70 <__aeabi_d2iz+0x2a3c>
   1372c:	eb0013c6 	bl	1864c <__cmpsf2>
   13730:	e1a03000 	mov	r3, r0
   13734:	e3530000 	cmp	r3, #0	; 0x0
   13738:	0a000000 	beq	13740 <__aeabi_d2iz+0x240c>
   1373c:	ea000004 	b	13754 <__aeabi_d2iz+0x2420>
   13740:	e59f363c 	ldr	r3, [pc, #1596]	; 13d84 <__aeabi_d2iz+0x2a50>
   13744:	e5932000 	ldr	r2, [r3]
   13748:	e59f3610 	ldr	r3, [pc, #1552]	; 13d60 <__aeabi_d2iz+0x2a2c>
   1374c:	e5832000 	str	r2, [r3]
   13750:	ea00000a 	b	13780 <__aeabi_d2iz+0x244c>
   13754:	e59f3604 	ldr	r3, [pc, #1540]	; 13d60 <__aeabi_d2iz+0x2a2c>
   13758:	e5932000 	ldr	r2, [r3]
   1375c:	e59f3608 	ldr	r3, [pc, #1544]	; 13d6c <__aeabi_d2iz+0x2a38>
   13760:	e5933000 	ldr	r3, [r3]
   13764:	e1a00002 	mov	r0, r2
   13768:	e1a01003 	mov	r1, r3
   1376c:	eb00135a 	bl	184dc <__aeabi_fdiv>
   13770:	e1a03000 	mov	r3, r0
   13774:	e1a02003 	mov	r2, r3
   13778:	e59f35e0 	ldr	r3, [pc, #1504]	; 13d60 <__aeabi_d2iz+0x2a2c>
   1377c:	e5832000 	str	r2, [r3]
   13780:	e59f35cc 	ldr	r3, [pc, #1484]	; 13d54 <__aeabi_d2iz+0x2a20>
   13784:	e5933000 	ldr	r3, [r3]
   13788:	e2232102 	eor	r2, r3, #-2147483648	; 0x80000000
   1378c:	e59f3600 	ldr	r3, [pc, #1536]	; 13d94 <__aeabi_d2iz+0x2a60>
   13790:	e5933000 	ldr	r3, [r3]
   13794:	e1a00002 	mov	r0, r2
   13798:	e1a01003 	mov	r1, r3
   1379c:	eb0012e8 	bl	18344 <__aeabi_fmul>
   137a0:	e1a03000 	mov	r3, r0
   137a4:	e1a04003 	mov	r4, r3
   137a8:	e59f35b8 	ldr	r3, [pc, #1464]	; 13d68 <__aeabi_d2iz+0x2a34>
   137ac:	e5932000 	ldr	r2, [r3]
   137b0:	e59f35e0 	ldr	r3, [pc, #1504]	; 13d98 <__aeabi_d2iz+0x2a64>
   137b4:	e5933000 	ldr	r3, [r3]
   137b8:	e1a00002 	mov	r0, r2
   137bc:	e1a01003 	mov	r1, r3
   137c0:	eb0012df 	bl	18344 <__aeabi_fmul>
   137c4:	e1a03000 	mov	r3, r0
   137c8:	e1a00004 	mov	r0, r4
   137cc:	e1a01003 	mov	r1, r3
   137d0:	eb001232 	bl	180a0 <__aeabi_fsub>
   137d4:	e1a03000 	mov	r3, r0
   137d8:	e1a02003 	mov	r2, r3
   137dc:	e59f35b8 	ldr	r3, [pc, #1464]	; 13d9c <__aeabi_d2iz+0x2a68>
   137e0:	e5832000 	str	r2, [r3]
   137e4:	e59f3574 	ldr	r3, [pc, #1396]	; 13d60 <__aeabi_d2iz+0x2a2c>
   137e8:	e5932000 	ldr	r2, [r3]
   137ec:	e59f35ac 	ldr	r3, [pc, #1452]	; 13da0 <__aeabi_d2iz+0x2a6c>
   137f0:	e5832000 	str	r2, [r3]
   137f4:	e59f3558 	ldr	r3, [pc, #1368]	; 13d54 <__aeabi_d2iz+0x2a20>
   137f8:	e5932000 	ldr	r2, [r3]
   137fc:	e59f3594 	ldr	r3, [pc, #1428]	; 13d98 <__aeabi_d2iz+0x2a64>
   13800:	e5933000 	ldr	r3, [r3]
   13804:	e1a00002 	mov	r0, r2
   13808:	e1a01003 	mov	r1, r3
   1380c:	eb0012cc 	bl	18344 <__aeabi_fmul>
   13810:	e1a03000 	mov	r3, r0
   13814:	e1a04003 	mov	r4, r3
   13818:	e59f3548 	ldr	r3, [pc, #1352]	; 13d68 <__aeabi_d2iz+0x2a34>
   1381c:	e5932000 	ldr	r2, [r3]
   13820:	e59f356c 	ldr	r3, [pc, #1388]	; 13d94 <__aeabi_d2iz+0x2a60>
   13824:	e5933000 	ldr	r3, [r3]
   13828:	e1a00002 	mov	r0, r2
   1382c:	e1a01003 	mov	r1, r3
   13830:	eb0012c3 	bl	18344 <__aeabi_fmul>
   13834:	e1a03000 	mov	r3, r0
   13838:	e1a00004 	mov	r0, r4
   1383c:	e1a01003 	mov	r1, r3
   13840:	eb001216 	bl	180a0 <__aeabi_fsub>
   13844:	e1a03000 	mov	r3, r0
   13848:	e1a02003 	mov	r2, r3
   1384c:	e59f3550 	ldr	r3, [pc, #1360]	; 13da4 <__aeabi_d2iz+0x2a70>
   13850:	e5832000 	str	r2, [r3]
   13854:	e59f3540 	ldr	r3, [pc, #1344]	; 13d9c <__aeabi_d2iz+0x2a68>
   13858:	e5932000 	ldr	r2, [r3]
   1385c:	e59f3538 	ldr	r3, [pc, #1336]	; 13d9c <__aeabi_d2iz+0x2a68>
   13860:	e5933000 	ldr	r3, [r3]
   13864:	e1a00002 	mov	r0, r2
   13868:	e1a01003 	mov	r1, r3
   1386c:	eb0012b4 	bl	18344 <__aeabi_fmul>
   13870:	e1a03000 	mov	r3, r0
   13874:	e1a04003 	mov	r4, r3
   13878:	e59f3520 	ldr	r3, [pc, #1312]	; 13da0 <__aeabi_d2iz+0x2a6c>
   1387c:	e5932000 	ldr	r2, [r3]
   13880:	e59f3518 	ldr	r3, [pc, #1304]	; 13da0 <__aeabi_d2iz+0x2a6c>
   13884:	e5933000 	ldr	r3, [r3]
   13888:	e1a00002 	mov	r0, r2
   1388c:	e1a01003 	mov	r1, r3
   13890:	eb0012ab 	bl	18344 <__aeabi_fmul>
   13894:	e1a03000 	mov	r3, r0
   13898:	e1a00004 	mov	r0, r4
   1389c:	e1a01003 	mov	r1, r3
   138a0:	eb0011ff 	bl	180a4 <__addsf3>
   138a4:	e1a03000 	mov	r3, r0
   138a8:	e1a00003 	mov	r0, r3
   138ac:	ebfff4f9 	bl	10c98 <__aeabi_f2d>
   138b0:	e1a03000 	mov	r3, r0
   138b4:	e1a04001 	mov	r4, r1
   138b8:	e1a00003 	mov	r0, r3
   138bc:	e1a01004 	mov	r1, r4
   138c0:	eb0013d0 	bl	18808 <__sqrt_from_arm>
   138c4:	e1a03000 	mov	r3, r0
   138c8:	e1a04001 	mov	r4, r1
   138cc:	e1a00003 	mov	r0, r3
   138d0:	e1a01004 	mov	r1, r4
   138d4:	eb0011c7 	bl	17ff8 <__aeabi_d2f>
   138d8:	e1a02000 	mov	r2, r0
   138dc:	e59f34c4 	ldr	r3, [pc, #1220]	; 13da8 <__aeabi_d2iz+0x2a74>
   138e0:	e5832000 	str	r2, [r3]
   138e4:	e59f34bc 	ldr	r3, [pc, #1212]	; 13da8 <__aeabi_d2iz+0x2a74>
   138e8:	e5932000 	ldr	r2, [r3]
   138ec:	e59f34b4 	ldr	r3, [pc, #1204]	; 13da8 <__aeabi_d2iz+0x2a74>
   138f0:	e5933000 	ldr	r3, [r3]
   138f4:	e1a00002 	mov	r0, r2
   138f8:	e1a01003 	mov	r1, r3
   138fc:	eb001290 	bl	18344 <__aeabi_fmul>
   13900:	e1a03000 	mov	r3, r0
   13904:	e1a04003 	mov	r4, r3
   13908:	e59f3494 	ldr	r3, [pc, #1172]	; 13da4 <__aeabi_d2iz+0x2a70>
   1390c:	e5932000 	ldr	r2, [r3]
   13910:	e59f348c 	ldr	r3, [pc, #1164]	; 13da4 <__aeabi_d2iz+0x2a70>
   13914:	e5933000 	ldr	r3, [r3]
   13918:	e1a00002 	mov	r0, r2
   1391c:	e1a01003 	mov	r1, r3
   13920:	eb001287 	bl	18344 <__aeabi_fmul>
   13924:	e1a03000 	mov	r3, r0
   13928:	e1a00004 	mov	r0, r4
   1392c:	e1a01003 	mov	r1, r3
   13930:	eb0011db 	bl	180a4 <__addsf3>
   13934:	e1a03000 	mov	r3, r0
   13938:	e1a00003 	mov	r0, r3
   1393c:	ebfff4d5 	bl	10c98 <__aeabi_f2d>
   13940:	e1a03000 	mov	r3, r0
   13944:	e1a04001 	mov	r4, r1
   13948:	e1a00003 	mov	r0, r3
   1394c:	e1a01004 	mov	r1, r4
   13950:	eb0013ac 	bl	18808 <__sqrt_from_arm>
   13954:	e1a03000 	mov	r3, r0
   13958:	e1a04001 	mov	r4, r1
   1395c:	e1a00003 	mov	r0, r3
   13960:	e1a01004 	mov	r1, r4
   13964:	eb0011a3 	bl	17ff8 <__aeabi_d2f>
   13968:	e1a02000 	mov	r2, r0
   1396c:	e59b3014 	ldr	r3, [fp, #20]
   13970:	e5832000 	str	r2, [r3]
   13974:	e59f3424 	ldr	r3, [pc, #1060]	; 13da0 <__aeabi_d2iz+0x2a6c>
   13978:	e5933000 	ldr	r3, [r3]
   1397c:	e1a00003 	mov	r0, r3
   13980:	ebfff4c4 	bl	10c98 <__aeabi_f2d>
   13984:	e1a05000 	mov	r5, r0
   13988:	e1a06001 	mov	r6, r1
   1398c:	e59f3408 	ldr	r3, [pc, #1032]	; 13d9c <__aeabi_d2iz+0x2a68>
   13990:	e5933000 	ldr	r3, [r3]
   13994:	e1a00003 	mov	r0, r3
   13998:	ebfff4be 	bl	10c98 <__aeabi_f2d>
   1399c:	e1a03000 	mov	r3, r0
   139a0:	e1a04001 	mov	r4, r1
   139a4:	e1a00005 	mov	r0, r5
   139a8:	e1a01006 	mov	r1, r6
   139ac:	e1a02003 	mov	r2, r3
   139b0:	e1a03004 	mov	r3, r4
   139b4:	eb001399 	bl	18820 <__atan2_from_arm>
   139b8:	e1a05000 	mov	r5, r0
   139bc:	e1a06001 	mov	r6, r1
   139c0:	e59f33e4 	ldr	r3, [pc, #996]	; 13dac <__aeabi_d2iz+0x2a78>
   139c4:	e5933000 	ldr	r3, [r3]
   139c8:	e1a00003 	mov	r0, r3
   139cc:	ebfff4b1 	bl	10c98 <__aeabi_f2d>
   139d0:	e1a03000 	mov	r3, r0
   139d4:	e1a04001 	mov	r4, r1
   139d8:	e1a00005 	mov	r0, r5
   139dc:	e1a01006 	mov	r1, r6
   139e0:	e1a02003 	mov	r2, r3
   139e4:	e1a03004 	mov	r3, r4
   139e8:	ebfff57e 	bl	10fe8 <__aeabi_ddiv>
   139ec:	e1a03000 	mov	r3, r0
   139f0:	e1a04001 	mov	r4, r1
   139f4:	e1a00003 	mov	r0, r3
   139f8:	e1a01004 	mov	r1, r4
   139fc:	eb00117d 	bl	17ff8 <__aeabi_d2f>
   13a00:	e1a02000 	mov	r2, r0
   13a04:	e59b300c 	ldr	r3, [fp, #12]
   13a08:	e5832000 	str	r2, [r3]
   13a0c:	e59f3390 	ldr	r3, [pc, #912]	; 13da4 <__aeabi_d2iz+0x2a70>
   13a10:	e5933000 	ldr	r3, [r3]
   13a14:	e1a00003 	mov	r0, r3
   13a18:	ebfff49e 	bl	10c98 <__aeabi_f2d>
   13a1c:	e1a05000 	mov	r5, r0
   13a20:	e1a06001 	mov	r6, r1
   13a24:	e59f337c 	ldr	r3, [pc, #892]	; 13da8 <__aeabi_d2iz+0x2a74>
   13a28:	e5933000 	ldr	r3, [r3]
   13a2c:	e1a00003 	mov	r0, r3
   13a30:	ebfff498 	bl	10c98 <__aeabi_f2d>
   13a34:	e1a03000 	mov	r3, r0
   13a38:	e1a04001 	mov	r4, r1
   13a3c:	e1a00005 	mov	r0, r5
   13a40:	e1a01006 	mov	r1, r6
   13a44:	e1a02003 	mov	r2, r3
   13a48:	e1a03004 	mov	r3, r4
   13a4c:	eb001373 	bl	18820 <__atan2_from_arm>
   13a50:	e1a05000 	mov	r5, r0
   13a54:	e1a06001 	mov	r6, r1
   13a58:	e59f334c 	ldr	r3, [pc, #844]	; 13dac <__aeabi_d2iz+0x2a78>
   13a5c:	e5933000 	ldr	r3, [r3]
   13a60:	e1a00003 	mov	r0, r3
   13a64:	ebfff48b 	bl	10c98 <__aeabi_f2d>
   13a68:	e1a03000 	mov	r3, r0
   13a6c:	e1a04001 	mov	r4, r1
   13a70:	e1a00005 	mov	r0, r5
   13a74:	e1a01006 	mov	r1, r6
   13a78:	e1a02003 	mov	r2, r3
   13a7c:	e1a03004 	mov	r3, r4
   13a80:	ebfff558 	bl	10fe8 <__aeabi_ddiv>
   13a84:	e1a03000 	mov	r3, r0
   13a88:	e1a04001 	mov	r4, r1
   13a8c:	e1a00003 	mov	r0, r3
   13a90:	e1a01004 	mov	r1, r4
   13a94:	eb001157 	bl	17ff8 <__aeabi_d2f>
   13a98:	e1a02000 	mov	r2, r0
   13a9c:	e59b3010 	ldr	r3, [fp, #16]
   13aa0:	e5832000 	str	r2, [r3]
   13aa4:	e59b2018 	ldr	r2, [fp, #24]
   13aa8:	e59f3300 	ldr	r3, [pc, #768]	; 13db0 <__aeabi_d2iz+0x2a7c>
   13aac:	e5823000 	str	r3, [r2]
   13ab0:	e51b302c 	ldr	r3, [fp, #-44]
   13ab4:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
   13ab8:	e1a00003 	mov	r0, r3
   13abc:	e59f12f0 	ldr	r1, [pc, #752]	; 13db4 <__aeabi_d2iz+0x2a80>
   13ac0:	eb0012dd 	bl	1863c <__gesf2>
   13ac4:	e1a03000 	mov	r3, r0
   13ac8:	e3530000 	cmp	r3, #0	; 0x0
   13acc:	aa000000 	bge	13ad4 <__aeabi_d2iz+0x27a0>
   13ad0:	ea000083 	b	13ce4 <__aeabi_d2iz+0x29b0>
   13ad4:	e51b002c 	ldr	r0, [fp, #-44]
   13ad8:	e59f1290 	ldr	r1, [pc, #656]	; 13d70 <__aeabi_d2iz+0x2a3c>
   13adc:	eb0012d6 	bl	1863c <__gesf2>
   13ae0:	e1a03000 	mov	r3, r0
   13ae4:	e3530000 	cmp	r3, #0	; 0x0
   13ae8:	ca000000 	bgt	13af0 <__aeabi_d2iz+0x27bc>
   13aec:	ea00000f 	b	13b30 <__aeabi_d2iz+0x27fc>
   13af0:	e59b0004 	ldr	r0, [fp, #4]
   13af4:	e59f1274 	ldr	r1, [pc, #628]	; 13d70 <__aeabi_d2iz+0x2a3c>
   13af8:	eb0012cf 	bl	1863c <__gesf2>
   13afc:	e1a03000 	mov	r3, r0
   13b00:	e3530000 	cmp	r3, #0	; 0x0
   13b04:	aa000000 	bge	13b0c <__aeabi_d2iz+0x27d8>
   13b08:	ea000008 	b	13b30 <__aeabi_d2iz+0x27fc>
   13b0c:	e59b300c 	ldr	r3, [fp, #12]
   13b10:	e5933000 	ldr	r3, [r3]
   13b14:	e1a00003 	mov	r0, r3
   13b18:	e59b1004 	ldr	r1, [fp, #4]
   13b1c:	eb00115f 	bl	180a0 <__aeabi_fsub>
   13b20:	e1a03000 	mov	r3, r0
   13b24:	e1a02003 	mov	r2, r3
   13b28:	e59b3018 	ldr	r3, [fp, #24]
   13b2c:	e5832000 	str	r2, [r3]
   13b30:	e51b002c 	ldr	r0, [fp, #-44]
   13b34:	e59f1234 	ldr	r1, [pc, #564]	; 13d70 <__aeabi_d2iz+0x2a3c>
   13b38:	eb0012bf 	bl	1863c <__gesf2>
   13b3c:	e1a03000 	mov	r3, r0
   13b40:	e3530000 	cmp	r3, #0	; 0x0
   13b44:	ca000000 	bgt	13b4c <__aeabi_d2iz+0x2818>
   13b48:	ea000011 	b	13b94 <__aeabi_d2iz+0x2860>
   13b4c:	e59b0004 	ldr	r0, [fp, #4]
   13b50:	e59f1218 	ldr	r1, [pc, #536]	; 13d70 <__aeabi_d2iz+0x2a3c>
   13b54:	eb0012ba 	bl	18644 <__lesf2>
   13b58:	e1a03000 	mov	r3, r0
   13b5c:	e3530000 	cmp	r3, #0	; 0x0
   13b60:	ba000000 	blt	13b68 <__aeabi_d2iz+0x2834>
   13b64:	ea00000a 	b	13b94 <__aeabi_d2iz+0x2860>
   13b68:	e59b300c 	ldr	r3, [fp, #12]
   13b6c:	e5932000 	ldr	r2, [r3]
   13b70:	e59b3004 	ldr	r3, [fp, #4]
   13b74:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
   13b78:	e1a00002 	mov	r0, r2
   13b7c:	e1a01003 	mov	r1, r3
   13b80:	eb001147 	bl	180a4 <__addsf3>
   13b84:	e1a03000 	mov	r3, r0
   13b88:	e1a02003 	mov	r2, r3
   13b8c:	e59b3018 	ldr	r3, [fp, #24]
   13b90:	e5832000 	str	r2, [r3]
   13b94:	e51b002c 	ldr	r0, [fp, #-44]
   13b98:	e59f11d0 	ldr	r1, [pc, #464]	; 13d70 <__aeabi_d2iz+0x2a3c>
   13b9c:	eb0012a8 	bl	18644 <__lesf2>
   13ba0:	e1a03000 	mov	r3, r0
   13ba4:	e3530000 	cmp	r3, #0	; 0x0
   13ba8:	ba000000 	blt	13bb0 <__aeabi_d2iz+0x287c>
   13bac:	ea00000f 	b	13bf0 <__aeabi_d2iz+0x28bc>
   13bb0:	e59b0004 	ldr	r0, [fp, #4]
   13bb4:	e59f11b4 	ldr	r1, [pc, #436]	; 13d70 <__aeabi_d2iz+0x2a3c>
   13bb8:	eb00129f 	bl	1863c <__gesf2>
   13bbc:	e1a03000 	mov	r3, r0
   13bc0:	e3530000 	cmp	r3, #0	; 0x0
   13bc4:	aa000000 	bge	13bcc <__aeabi_d2iz+0x2898>
   13bc8:	ea000008 	b	13bf0 <__aeabi_d2iz+0x28bc>
   13bcc:	e59b300c 	ldr	r3, [fp, #12]
   13bd0:	e5933000 	ldr	r3, [r3]
   13bd4:	e1a00003 	mov	r0, r3
   13bd8:	e59b1004 	ldr	r1, [fp, #4]
   13bdc:	eb001130 	bl	180a4 <__addsf3>
   13be0:	e1a03000 	mov	r3, r0
   13be4:	e1a02003 	mov	r2, r3
   13be8:	e59b3018 	ldr	r3, [fp, #24]
   13bec:	e5832000 	str	r2, [r3]
   13bf0:	e51b002c 	ldr	r0, [fp, #-44]
   13bf4:	e59f1174 	ldr	r1, [pc, #372]	; 13d70 <__aeabi_d2iz+0x2a3c>
   13bf8:	eb001291 	bl	18644 <__lesf2>
   13bfc:	e1a03000 	mov	r3, r0
   13c00:	e3530000 	cmp	r3, #0	; 0x0
   13c04:	ba000000 	blt	13c0c <__aeabi_d2iz+0x28d8>
   13c08:	ea000011 	b	13c54 <__aeabi_d2iz+0x2920>
   13c0c:	e59b0004 	ldr	r0, [fp, #4]
   13c10:	e59f1158 	ldr	r1, [pc, #344]	; 13d70 <__aeabi_d2iz+0x2a3c>
   13c14:	eb00128a 	bl	18644 <__lesf2>
   13c18:	e1a03000 	mov	r3, r0
   13c1c:	e3530000 	cmp	r3, #0	; 0x0
   13c20:	ba000000 	blt	13c28 <__aeabi_d2iz+0x28f4>
   13c24:	ea00000a 	b	13c54 <__aeabi_d2iz+0x2920>
   13c28:	e59b300c 	ldr	r3, [fp, #12]
   13c2c:	e5932000 	ldr	r2, [r3]
   13c30:	e59b3004 	ldr	r3, [fp, #4]
   13c34:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
   13c38:	e1a00002 	mov	r0, r2
   13c3c:	e1a01003 	mov	r1, r3
   13c40:	eb001116 	bl	180a0 <__aeabi_fsub>
   13c44:	e1a03000 	mov	r3, r0
   13c48:	e1a02003 	mov	r2, r3
   13c4c:	e59b3018 	ldr	r3, [fp, #24]
   13c50:	e5832000 	str	r2, [r3]
   13c54:	e59b3018 	ldr	r3, [fp, #24]
   13c58:	e5933000 	ldr	r3, [r3]
   13c5c:	e1a00003 	mov	r0, r3
   13c60:	e59f1150 	ldr	r1, [pc, #336]	; 13db8 <__aeabi_d2iz+0x2a84>
   13c64:	eb001274 	bl	1863c <__gesf2>
   13c68:	e1a03000 	mov	r3, r0
   13c6c:	e3530000 	cmp	r3, #0	; 0x0
   13c70:	ca000000 	bgt	13c78 <__aeabi_d2iz+0x2944>
   13c74:	ea000008 	b	13c9c <__aeabi_d2iz+0x2968>
   13c78:	e59b3018 	ldr	r3, [fp, #24]
   13c7c:	e5933000 	ldr	r3, [r3]
   13c80:	e1a00003 	mov	r0, r3
   13c84:	e59f1130 	ldr	r1, [pc, #304]	; 13dbc <__aeabi_d2iz+0x2a88>
   13c88:	eb001104 	bl	180a0 <__aeabi_fsub>
   13c8c:	e1a03000 	mov	r3, r0
   13c90:	e1a02003 	mov	r2, r3
   13c94:	e59b3018 	ldr	r3, [fp, #24]
   13c98:	e5832000 	str	r2, [r3]
   13c9c:	e59b3018 	ldr	r3, [fp, #24]
   13ca0:	e5933000 	ldr	r3, [r3]
   13ca4:	e1a00003 	mov	r0, r3
   13ca8:	e59f1110 	ldr	r1, [pc, #272]	; 13dc0 <__aeabi_d2iz+0x2a8c>
   13cac:	eb001264 	bl	18644 <__lesf2>
   13cb0:	e1a03000 	mov	r3, r0
   13cb4:	e3530000 	cmp	r3, #0	; 0x0
   13cb8:	ba000000 	blt	13cc0 <__aeabi_d2iz+0x298c>
   13cbc:	ea000008 	b	13ce4 <__aeabi_d2iz+0x29b0>
   13cc0:	e59b3018 	ldr	r3, [fp, #24]
   13cc4:	e5933000 	ldr	r3, [r3]
   13cc8:	e1a00003 	mov	r0, r3
   13ccc:	e59f10e8 	ldr	r1, [pc, #232]	; 13dbc <__aeabi_d2iz+0x2a88>
   13cd0:	eb0010f3 	bl	180a4 <__addsf3>
   13cd4:	e1a03000 	mov	r3, r0
   13cd8:	e1a02003 	mov	r2, r3
   13cdc:	e59b3018 	ldr	r3, [fp, #24]
   13ce0:	e5832000 	str	r2, [r3]
   13ce4:	e59f20d8 	ldr	r2, [pc, #216]	; 13dc4 <__aeabi_d2iz+0x2a90>
   13ce8:	e59b3008 	ldr	r3, [fp, #8]
   13cec:	e5823000 	str	r3, [r2]
   13cf0:	e59f20d0 	ldr	r2, [pc, #208]	; 13dc8 <__aeabi_d2iz+0x2a94>
   13cf4:	e51b3028 	ldr	r3, [fp, #-40]
   13cf8:	e5823000 	str	r3, [r2]
   13cfc:	e59f20c8 	ldr	r2, [pc, #200]	; 13dcc <__aeabi_d2iz+0x2a98>
   13d00:	e51b302c 	ldr	r3, [fp, #-44]
   13d04:	e5823000 	str	r3, [r2]
   13d08:	e59f20c0 	ldr	r2, [pc, #192]	; 13dd0 <__aeabi_d2iz+0x2a9c>
   13d0c:	e59b3004 	ldr	r3, [fp, #4]
   13d10:	e5823000 	str	r3, [r2]
   13d14:	e24bd01c 	sub	sp, fp, #28	; 0x1c
   13d18:	e89d68f0 	ldmia	sp, {r4, r5, r6, r7, fp, sp, lr}
   13d1c:	e12fff1e 	bx	lr
   13d20:	40001ef8 	strmid	r1, [r0], -r8
   13d24:	40001ef4 	strmid	r1, [r0], -r4
   13d28:	40000858 	andmi	r0, r0, r8, asr r8
   13d2c:	40000afc 	strmid	r0, [r0], -ip
   13d30:	40001304 	andmi	r1, r0, r4, lsl #6
   13d34:	40001c3c 	andmi	r1, r0, ip, lsr ip
   13d38:	40000854 	andmi	r0, r0, r4, asr r8
   13d3c:	400012b4 	strmih	r1, [r0], -r4
   13d40:	400012a0 	andmi	r1, r0, r0, lsr #5
   13d44:	4000168c 	andmi	r1, r0, ip, lsl #13
   13d48:	4000129c 	mulmi	r0, ip, r2
   13d4c:	400016c0 	andmi	r1, r0, r0, asr #13
   13d50:	40001298 	mulmi	r0, r8, r2
   13d54:	400012ac 	andmi	r1, r0, ip, lsr #5
   13d58:	40001998 	mulmi	r0, r8, r9
   13d5c:	40001624 	andmi	r1, r0, r4, lsr #12
   13d60:	400012a8 	andmi	r1, r0, r8, lsr #5
   13d64:	40001658 	andmi	r1, r0, r8, asr r6
   13d68:	400012b0 	strmih	r1, [r0], -r0
   13d6c:	400012d0 	ldrmid	r1, [r0], -r0
   13d70:	00000000 	andeq	r0, r0, r0
   13d74:	400015f0 	strmid	r1, [r0], -r0
   13d78:	400012d4 	ldrmid	r1, [r0], -r4
   13d7c:	4000134c 	andmi	r1, r0, ip, asr #6
   13d80:	40001294 	mulmi	r0, r4, r2
   13d84:	400012a4 	andmi	r1, r0, r4, lsr #5
   13d88:	40001ee0 	andmi	r1, r0, r0, ror #29
   13d8c:	40001ee4 	andmi	r1, r0, r4, ror #29
   13d90:	40001efc 	strmid	r1, [r0], -ip
   13d94:	400012c0 	andmi	r1, r0, r0, asr #5
   13d98:	400012bc 	strmih	r1, [r0], -ip
   13d9c:	40001290 	mulmi	r0, r0, r2
   13da0:	4000128c 	andmi	r1, r0, ip, lsl #5
   13da4:	40001288 	andmi	r1, r0, r8, lsl #5
   13da8:	40001284 	andmi	r1, r0, r4, lsl #5
   13dac:	40001344 	andmi	r1, r0, r4, asr #6
   13db0:	c479c000 	ldrgtbt	ip, [r9]
   13db4:	425c0000 	submis	r0, ip, #0	; 0x0
   13db8:	43340000 	teqmi	r4, #0	; 0x0
   13dbc:	43b40000 	movmis	r0, #0	; 0x0
   13dc0:	c3340000 	teqgt	r4, #0	; 0x0
   13dc4:	40001314 	andmi	r1, r0, r4, lsl r3
   13dc8:	40001310 	andmi	r1, r0, r0, lsl r3
   13dcc:	4000130c 	andmi	r1, r0, ip, lsl #6
   13dd0:	40001308 	andmi	r1, r0, r8, lsl #6

00013dd4 <geomag>:
   13dd4:	e1a0c00d 	mov	ip, sp
   13dd8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   13ddc:	e24cb004 	sub	fp, ip, #4	; 0x4
   13de0:	e24dd01c 	sub	sp, sp, #28	; 0x1c
   13de4:	e50b0010 	str	r0, [fp, #-16]
   13de8:	e59f3048 	ldr	r3, [pc, #72]	; 13e38 <geomag+0x64>
   13dec:	e58d3000 	str	r3, [sp]
   13df0:	e59f3040 	ldr	r3, [pc, #64]	; 13e38 <geomag+0x64>
   13df4:	e58d3004 	str	r3, [sp, #4]
   13df8:	e3a03000 	mov	r3, #0	; 0x0
   13dfc:	e58d3008 	str	r3, [sp, #8]
   13e00:	e3a03000 	mov	r3, #0	; 0x0
   13e04:	e58d300c 	str	r3, [sp, #12]
   13e08:	e3a03000 	mov	r3, #0	; 0x0
   13e0c:	e58d3010 	str	r3, [sp, #16]
   13e10:	e3a03000 	mov	r3, #0	; 0x0
   13e14:	e58d3014 	str	r3, [sp, #20]
   13e18:	e3a00000 	mov	r0, #0	; 0x0
   13e1c:	e51b1010 	ldr	r1, [fp, #-16]
   13e20:	e59f2010 	ldr	r2, [pc, #16]	; 13e38 <geomag+0x64>
   13e24:	e59f300c 	ldr	r3, [pc, #12]	; 13e38 <geomag+0x64>
   13e28:	ebfff558 	bl	11390 <__aeabi_d2iz+0x5c>
   13e2c:	e24bd00c 	sub	sp, fp, #12	; 0xc
   13e30:	e89d6800 	ldmia	sp, {fp, sp, lr}
   13e34:	e12fff1e 	bx	lr
   13e38:	00000000 	andeq	r0, r0, r0

00013e3c <geomg1>:
   13e3c:	e1a0c00d 	mov	ip, sp
   13e40:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   13e44:	e24cb004 	sub	fp, ip, #4	; 0x4
   13e48:	e24dd028 	sub	sp, sp, #40	; 0x28
   13e4c:	e50b0010 	str	r0, [fp, #-16]
   13e50:	e50b1014 	str	r1, [fp, #-20]
   13e54:	e50b2018 	str	r2, [fp, #-24]
   13e58:	e50b301c 	str	r3, [fp, #-28]
   13e5c:	e51b3018 	ldr	r3, [fp, #-24]
   13e60:	e58d3000 	str	r3, [sp]
   13e64:	e51b301c 	ldr	r3, [fp, #-28]
   13e68:	e58d3004 	str	r3, [sp, #4]
   13e6c:	e59b3004 	ldr	r3, [fp, #4]
   13e70:	e58d3008 	str	r3, [sp, #8]
   13e74:	e59b3008 	ldr	r3, [fp, #8]
   13e78:	e58d300c 	str	r3, [sp, #12]
   13e7c:	e59b300c 	ldr	r3, [fp, #12]
   13e80:	e58d3010 	str	r3, [sp, #16]
   13e84:	e59b3010 	ldr	r3, [fp, #16]
   13e88:	e58d3014 	str	r3, [sp, #20]
   13e8c:	e3a00001 	mov	r0, #1	; 0x1
   13e90:	e3a01000 	mov	r1, #0	; 0x0
   13e94:	e51b2010 	ldr	r2, [fp, #-16]
   13e98:	e51b3014 	ldr	r3, [fp, #-20]
   13e9c:	ebfff53b 	bl	11390 <__aeabi_d2iz+0x5c>
   13ea0:	e24bd00c 	sub	sp, fp, #12	; 0xc
   13ea4:	e89d6800 	ldmia	sp, {fp, sp, lr}
   13ea8:	e12fff1e 	bx	lr

00013eac <getDeclination>:
   13eac:	e1a0c00d 	mov	ip, sp
   13eb0:	e92dd9f0 	stmdb	sp!, {r4, r5, r6, r7, r8, fp, ip, lr, pc}
   13eb4:	e24cb004 	sub	fp, ip, #4	; 0x4
   13eb8:	e24dd060 	sub	sp, sp, #96	; 0x60
   13ebc:	e50b0060 	str	r0, [fp, #-96]
   13ec0:	e50b1064 	str	r1, [fp, #-100]
   13ec4:	e50b2068 	str	r2, [fp, #-104]
   13ec8:	e50b306c 	str	r3, [fp, #-108]
   13ecc:	e59f36ac 	ldr	r3, [pc, #1708]	; 14580 <getDeclination+0x6d4>
   13ed0:	e50b3038 	str	r3, [fp, #-56]
   13ed4:	e59f36a8 	ldr	r3, [pc, #1704]	; 14584 <getDeclination+0x6d8>
   13ed8:	e50b3034 	str	r3, [fp, #-52]
   13edc:	e59f36a4 	ldr	r3, [pc, #1700]	; 14588 <getDeclination+0x6dc>
   13ee0:	e50b302c 	str	r3, [fp, #-44]
   13ee4:	e59f26a0 	ldr	r2, [pc, #1696]	; 1458c <getDeclination+0x6e0>
   13ee8:	e3a0300c 	mov	r3, #12	; 0xc
   13eec:	e5823000 	str	r3, [r2]
   13ef0:	e3a03000 	mov	r3, #0	; 0x0
   13ef4:	e50b305c 	str	r3, [fp, #-92]
   13ef8:	e59f3690 	ldr	r3, [pc, #1680]	; 14590 <getDeclination+0x6e4>
   13efc:	e50b3028 	str	r3, [fp, #-40]
   13f00:	e3a03000 	mov	r3, #0	; 0x0
   13f04:	e50b3058 	str	r3, [fp, #-88]
   13f08:	e59f3680 	ldr	r3, [pc, #1664]	; 14590 <getDeclination+0x6e4>
   13f0c:	e50b3024 	str	r3, [fp, #-36]
   13f10:	e3a03000 	mov	r3, #0	; 0x0
   13f14:	e50b3054 	str	r3, [fp, #-84]
   13f18:	e59f066c 	ldr	r0, [pc, #1644]	; 1458c <getDeclination+0x6e0>
   13f1c:	ebffffac 	bl	13dd4 <geomag>
   13f20:	e51b0060 	ldr	r0, [fp, #-96]
   13f24:	eb0010cf 	bl	18268 <__aeabi_i2f>
   13f28:	e1a03000 	mov	r3, r0
   13f2c:	e1a00003 	mov	r0, r3
   13f30:	e59f165c 	ldr	r1, [pc, #1628]	; 14594 <getDeclination+0x6e8>
   13f34:	eb001168 	bl	184dc <__aeabi_fdiv>
   13f38:	e1a03000 	mov	r3, r0
   13f3c:	e1a02003 	mov	r2, r3
   13f40:	e59f3650 	ldr	r3, [pc, #1616]	; 14598 <getDeclination+0x6ec>
   13f44:	e5832000 	str	r2, [r3]
   13f48:	e51b0064 	ldr	r0, [fp, #-100]
   13f4c:	eb0010c5 	bl	18268 <__aeabi_i2f>
   13f50:	e1a03000 	mov	r3, r0
   13f54:	e1a00003 	mov	r0, r3
   13f58:	e59f1634 	ldr	r1, [pc, #1588]	; 14594 <getDeclination+0x6e8>
   13f5c:	eb00115e 	bl	184dc <__aeabi_fdiv>
   13f60:	e1a03000 	mov	r3, r0
   13f64:	e1a02003 	mov	r2, r3
   13f68:	e59f362c 	ldr	r3, [pc, #1580]	; 1459c <getDeclination+0x6f0>
   13f6c:	e5832000 	str	r2, [r3]
   13f70:	e51b0068 	ldr	r0, [fp, #-104]
   13f74:	eb0010bb 	bl	18268 <__aeabi_i2f>
   13f78:	e1a02000 	mov	r2, r0
   13f7c:	e59f361c 	ldr	r3, [pc, #1564]	; 145a0 <getDeclination+0x6f4>
   13f80:	e5832000 	str	r2, [r3]
   13f84:	e59f3614 	ldr	r3, [pc, #1556]	; 145a0 <getDeclination+0x6f4>
   13f88:	e5933000 	ldr	r3, [r3]
   13f8c:	e1a00003 	mov	r0, r3
   13f90:	e59f160c 	ldr	r1, [pc, #1548]	; 145a4 <getDeclination+0x6f8>
   13f94:	eb001150 	bl	184dc <__aeabi_fdiv>
   13f98:	e1a03000 	mov	r3, r0
   13f9c:	e1a02003 	mov	r2, r3
   13fa0:	e59f3600 	ldr	r3, [pc, #1536]	; 145a8 <getDeclination+0x6fc>
   13fa4:	e5832000 	str	r2, [r3]
   13fa8:	e51b0034 	ldr	r0, [fp, #-52]
   13fac:	e51b102c 	ldr	r1, [fp, #-44]
   13fb0:	eb00103b 	bl	180a4 <__addsf3>
   13fb4:	e1a03000 	mov	r3, r0
   13fb8:	e50b3030 	str	r3, [fp, #-48]
   13fbc:	e51b006c 	ldr	r0, [fp, #-108]
   13fc0:	eb0010a8 	bl	18268 <__aeabi_i2f>
   13fc4:	e1a02000 	mov	r2, r0
   13fc8:	e59f35dc 	ldr	r3, [pc, #1500]	; 145ac <getDeclination+0x700>
   13fcc:	e5832000 	str	r2, [r3]
   13fd0:	e59f35d0 	ldr	r3, [pc, #1488]	; 145a8 <getDeclination+0x6fc>
   13fd4:	e5932000 	ldr	r2, [r3]
   13fd8:	e59f35b8 	ldr	r3, [pc, #1464]	; 14598 <getDeclination+0x6ec>
   13fdc:	e5931000 	ldr	r1, [r3]
   13fe0:	e59f35b4 	ldr	r3, [pc, #1460]	; 1459c <getDeclination+0x6f0>
   13fe4:	e593c000 	ldr	ip, [r3]
   13fe8:	e59f35bc 	ldr	r3, [pc, #1468]	; 145ac <getDeclination+0x700>
   13fec:	e593e000 	ldr	lr, [r3]
   13ff0:	e59f35b8 	ldr	r3, [pc, #1464]	; 145b0 <getDeclination+0x704>
   13ff4:	e58d3000 	str	r3, [sp]
   13ff8:	e59f35b4 	ldr	r3, [pc, #1460]	; 145b4 <getDeclination+0x708>
   13ffc:	e58d3004 	str	r3, [sp, #4]
   14000:	e59f35b0 	ldr	r3, [pc, #1456]	; 145b8 <getDeclination+0x70c>
   14004:	e58d3008 	str	r3, [sp, #8]
   14008:	e59f35ac 	ldr	r3, [pc, #1452]	; 145bc <getDeclination+0x710>
   1400c:	e58d300c 	str	r3, [sp, #12]
   14010:	e1a00002 	mov	r0, r2
   14014:	e1a0200c 	mov	r2, ip
   14018:	e1a0300e 	mov	r3, lr
   1401c:	ebffff86 	bl	13e3c <geomg1>
   14020:	e59f3584 	ldr	r3, [pc, #1412]	; 145ac <getDeclination+0x700>
   14024:	e5932000 	ldr	r2, [r3]
   14028:	e59f3590 	ldr	r3, [pc, #1424]	; 145c0 <getDeclination+0x714>
   1402c:	e5832000 	str	r2, [r3]
   14030:	e59f3578 	ldr	r3, [pc, #1400]	; 145b0 <getDeclination+0x704>
   14034:	e5932000 	ldr	r2, [r3]
   14038:	e59f3584 	ldr	r3, [pc, #1412]	; 145c4 <getDeclination+0x718>
   1403c:	e5832000 	str	r2, [r3]
   14040:	e59f356c 	ldr	r3, [pc, #1388]	; 145b4 <getDeclination+0x708>
   14044:	e5932000 	ldr	r2, [r3]
   14048:	e59f3578 	ldr	r3, [pc, #1400]	; 145c8 <getDeclination+0x71c>
   1404c:	e5832000 	str	r2, [r3]
   14050:	e59f3560 	ldr	r3, [pc, #1376]	; 145b8 <getDeclination+0x70c>
   14054:	e5932000 	ldr	r2, [r3]
   14058:	e59f356c 	ldr	r3, [pc, #1388]	; 145cc <getDeclination+0x720>
   1405c:	e5832000 	str	r2, [r3]
   14060:	e59f3564 	ldr	r3, [pc, #1380]	; 145cc <getDeclination+0x720>
   14064:	e5933000 	ldr	r3, [r3]
   14068:	e1a00003 	mov	r0, r3
   1406c:	ebfff309 	bl	10c98 <__aeabi_f2d>
   14070:	e1a07000 	mov	r7, r0
   14074:	e1a08001 	mov	r8, r1
   14078:	e59f3544 	ldr	r3, [pc, #1348]	; 145c4 <getDeclination+0x718>
   1407c:	e5933000 	ldr	r3, [r3]
   14080:	e1a00003 	mov	r0, r3
   14084:	e51b1038 	ldr	r1, [fp, #-56]
   14088:	eb0010ad 	bl	18344 <__aeabi_fmul>
   1408c:	e1a03000 	mov	r3, r0
   14090:	e1a00003 	mov	r0, r3
   14094:	ebfff2ff 	bl	10c98 <__aeabi_f2d>
   14098:	e1a03000 	mov	r3, r0
   1409c:	e1a04001 	mov	r4, r1
   140a0:	e1a00003 	mov	r0, r3
   140a4:	e1a01004 	mov	r1, r4
   140a8:	eb0011c7 	bl	187cc <__cos_from_arm>
   140ac:	e1a05000 	mov	r5, r0
   140b0:	e1a06001 	mov	r6, r1
   140b4:	e59f350c 	ldr	r3, [pc, #1292]	; 145c8 <getDeclination+0x71c>
   140b8:	e5933000 	ldr	r3, [r3]
   140bc:	e1a00003 	mov	r0, r3
   140c0:	e51b1038 	ldr	r1, [fp, #-56]
   140c4:	eb00109e 	bl	18344 <__aeabi_fmul>
   140c8:	e1a03000 	mov	r3, r0
   140cc:	e1a00003 	mov	r0, r3
   140d0:	ebfff2f0 	bl	10c98 <__aeabi_f2d>
   140d4:	e1a03000 	mov	r3, r0
   140d8:	e1a04001 	mov	r4, r1
   140dc:	e1a00003 	mov	r0, r3
   140e0:	e1a01004 	mov	r1, r4
   140e4:	eb0011b8 	bl	187cc <__cos_from_arm>
   140e8:	e1a03000 	mov	r3, r0
   140ec:	e1a04001 	mov	r4, r1
   140f0:	e1a00005 	mov	r0, r5
   140f4:	e1a01006 	mov	r1, r6
   140f8:	e1a02003 	mov	r2, r3
   140fc:	e1a03004 	mov	r3, r4
   14100:	ebfff314 	bl	10d58 <__aeabi_dmul>
   14104:	e1a03000 	mov	r3, r0
   14108:	e1a04001 	mov	r4, r1
   1410c:	e1a00007 	mov	r0, r7
   14110:	e1a01008 	mov	r1, r8
   14114:	e1a02003 	mov	r2, r3
   14118:	e1a03004 	mov	r3, r4
   1411c:	ebfff30d 	bl	10d58 <__aeabi_dmul>
   14120:	e1a03000 	mov	r3, r0
   14124:	e1a04001 	mov	r4, r1
   14128:	e1a00003 	mov	r0, r3
   1412c:	e1a01004 	mov	r1, r4
   14130:	eb000fb0 	bl	17ff8 <__aeabi_d2f>
   14134:	e1a03000 	mov	r3, r0
   14138:	e50b3050 	str	r3, [fp, #-80]
   1413c:	e59f3488 	ldr	r3, [pc, #1160]	; 145cc <getDeclination+0x720>
   14140:	e5933000 	ldr	r3, [r3]
   14144:	e1a00003 	mov	r0, r3
   14148:	ebfff2d2 	bl	10c98 <__aeabi_f2d>
   1414c:	e1a07000 	mov	r7, r0
   14150:	e1a08001 	mov	r8, r1
   14154:	e59f346c 	ldr	r3, [pc, #1132]	; 145c8 <getDeclination+0x71c>
   14158:	e5933000 	ldr	r3, [r3]
   1415c:	e1a00003 	mov	r0, r3
   14160:	e51b1038 	ldr	r1, [fp, #-56]
   14164:	eb001076 	bl	18344 <__aeabi_fmul>
   14168:	e1a03000 	mov	r3, r0
   1416c:	e1a00003 	mov	r0, r3
   14170:	ebfff2c8 	bl	10c98 <__aeabi_f2d>
   14174:	e1a03000 	mov	r3, r0
   14178:	e1a04001 	mov	r4, r1
   1417c:	e1a00003 	mov	r0, r3
   14180:	e1a01004 	mov	r1, r4
   14184:	eb001190 	bl	187cc <__cos_from_arm>
   14188:	e1a05000 	mov	r5, r0
   1418c:	e1a06001 	mov	r6, r1
   14190:	e59f342c 	ldr	r3, [pc, #1068]	; 145c4 <getDeclination+0x718>
   14194:	e5933000 	ldr	r3, [r3]
   14198:	e1a00003 	mov	r0, r3
   1419c:	e51b1038 	ldr	r1, [fp, #-56]
   141a0:	eb001067 	bl	18344 <__aeabi_fmul>
   141a4:	e1a03000 	mov	r3, r0
   141a8:	e1a00003 	mov	r0, r3
   141ac:	ebfff2b9 	bl	10c98 <__aeabi_f2d>
   141b0:	e1a03000 	mov	r3, r0
   141b4:	e1a04001 	mov	r4, r1
   141b8:	e1a00003 	mov	r0, r3
   141bc:	e1a01004 	mov	r1, r4
   141c0:	eb001193 	bl	18814 <__sin_from_arm>
   141c4:	e1a03000 	mov	r3, r0
   141c8:	e1a04001 	mov	r4, r1
   141cc:	e1a00005 	mov	r0, r5
   141d0:	e1a01006 	mov	r1, r6
   141d4:	e1a02003 	mov	r2, r3
   141d8:	e1a03004 	mov	r3, r4
   141dc:	ebfff2dd 	bl	10d58 <__aeabi_dmul>
   141e0:	e1a03000 	mov	r3, r0
   141e4:	e1a04001 	mov	r4, r1
   141e8:	e1a00007 	mov	r0, r7
   141ec:	e1a01008 	mov	r1, r8
   141f0:	e1a02003 	mov	r2, r3
   141f4:	e1a03004 	mov	r3, r4
   141f8:	ebfff2d6 	bl	10d58 <__aeabi_dmul>
   141fc:	e1a03000 	mov	r3, r0
   14200:	e1a04001 	mov	r4, r1
   14204:	e1a00003 	mov	r0, r3
   14208:	e1a01004 	mov	r1, r4
   1420c:	eb000f79 	bl	17ff8 <__aeabi_d2f>
   14210:	e1a03000 	mov	r3, r0
   14214:	e50b304c 	str	r3, [fp, #-76]
   14218:	e59f33ac 	ldr	r3, [pc, #940]	; 145cc <getDeclination+0x720>
   1421c:	e5933000 	ldr	r3, [r3]
   14220:	e1a00003 	mov	r0, r3
   14224:	ebfff29b 	bl	10c98 <__aeabi_f2d>
   14228:	e1a05000 	mov	r5, r0
   1422c:	e1a06001 	mov	r6, r1
   14230:	e59f3390 	ldr	r3, [pc, #912]	; 145c8 <getDeclination+0x71c>
   14234:	e5933000 	ldr	r3, [r3]
   14238:	e1a00003 	mov	r0, r3
   1423c:	e51b1038 	ldr	r1, [fp, #-56]
   14240:	eb00103f 	bl	18344 <__aeabi_fmul>
   14244:	e1a03000 	mov	r3, r0
   14248:	e1a00003 	mov	r0, r3
   1424c:	ebfff291 	bl	10c98 <__aeabi_f2d>
   14250:	e1a03000 	mov	r3, r0
   14254:	e1a04001 	mov	r4, r1
   14258:	e1a00003 	mov	r0, r3
   1425c:	e1a01004 	mov	r1, r4
   14260:	eb00116b 	bl	18814 <__sin_from_arm>
   14264:	e1a03000 	mov	r3, r0
   14268:	e1a04001 	mov	r4, r1
   1426c:	e1a00005 	mov	r0, r5
   14270:	e1a01006 	mov	r1, r6
   14274:	e1a02003 	mov	r2, r3
   14278:	e1a03004 	mov	r3, r4
   1427c:	ebfff2b5 	bl	10d58 <__aeabi_dmul>
   14280:	e1a03000 	mov	r3, r0
   14284:	e1a04001 	mov	r4, r1
   14288:	e1a00003 	mov	r0, r3
   1428c:	e1a01004 	mov	r1, r4
   14290:	eb000f58 	bl	17ff8 <__aeabi_d2f>
   14294:	e1a03000 	mov	r3, r0
   14298:	e50b3048 	str	r3, [fp, #-72]
   1429c:	e59f3328 	ldr	r3, [pc, #808]	; 145cc <getDeclination+0x720>
   142a0:	e5933000 	ldr	r3, [r3]
   142a4:	e1a00003 	mov	r0, r3
   142a8:	ebfff27a 	bl	10c98 <__aeabi_f2d>
   142ac:	e1a05000 	mov	r5, r0
   142b0:	e1a06001 	mov	r6, r1
   142b4:	e59f330c 	ldr	r3, [pc, #780]	; 145c8 <getDeclination+0x71c>
   142b8:	e5933000 	ldr	r3, [r3]
   142bc:	e1a00003 	mov	r0, r3
   142c0:	e51b1038 	ldr	r1, [fp, #-56]
   142c4:	eb00101e 	bl	18344 <__aeabi_fmul>
   142c8:	e1a03000 	mov	r3, r0
   142cc:	e1a00003 	mov	r0, r3
   142d0:	ebfff270 	bl	10c98 <__aeabi_f2d>
   142d4:	e1a03000 	mov	r3, r0
   142d8:	e1a04001 	mov	r4, r1
   142dc:	e1a00003 	mov	r0, r3
   142e0:	e1a01004 	mov	r1, r4
   142e4:	eb001138 	bl	187cc <__cos_from_arm>
   142e8:	e1a03000 	mov	r3, r0
   142ec:	e1a04001 	mov	r4, r1
   142f0:	e1a00005 	mov	r0, r5
   142f4:	e1a01006 	mov	r1, r6
   142f8:	e1a02003 	mov	r2, r3
   142fc:	e1a03004 	mov	r3, r4
   14300:	ebfff294 	bl	10d58 <__aeabi_dmul>
   14304:	e1a03000 	mov	r3, r0
   14308:	e1a04001 	mov	r4, r1
   1430c:	e1a00003 	mov	r0, r3
   14310:	e1a01004 	mov	r1, r4
   14314:	eb000f37 	bl	17ff8 <__aeabi_d2f>
   14318:	e1a03000 	mov	r3, r0
   1431c:	e50b3044 	str	r3, [fp, #-68]
   14320:	e51b0044 	ldr	r0, [fp, #-68]
   14324:	e59f12a4 	ldr	r1, [pc, #676]	; 145d0 <getDeclination+0x724>
   14328:	eb0010c5 	bl	18644 <__lesf2>
   1432c:	e1a03000 	mov	r3, r0
   14330:	e3530000 	cmp	r3, #0	; 0x0
   14334:	ba000000 	blt	1433c <getDeclination+0x490>
   14338:	ea000005 	b	14354 <getDeclination+0x4a8>
   1433c:	e59f2280 	ldr	r2, [pc, #640]	; 145c4 <getDeclination+0x718>
   14340:	e59f323c 	ldr	r3, [pc, #572]	; 14584 <getDeclination+0x6d8>
   14344:	e5823000 	str	r3, [r2]
   14348:	e59f2284 	ldr	r2, [pc, #644]	; 145d4 <getDeclination+0x728>
   1434c:	e59f3230 	ldr	r3, [pc, #560]	; 14584 <getDeclination+0x6d8>
   14350:	e5823000 	str	r3, [r2]
   14354:	e51b0044 	ldr	r0, [fp, #-68]
   14358:	e59f1244 	ldr	r1, [pc, #580]	; 145a4 <getDeclination+0x6f8>
   1435c:	eb0010b8 	bl	18644 <__lesf2>
   14360:	e1a03000 	mov	r3, r0
   14364:	e3530000 	cmp	r3, #0	; 0x0
   14368:	ba000000 	blt	14370 <getDeclination+0x4c4>
   1436c:	ea000006 	b	1438c <getDeclination+0x4e0>
   14370:	e3a03000 	mov	r3, #0	; 0x0
   14374:	e50b305c 	str	r3, [fp, #-92]
   14378:	e3a03001 	mov	r3, #1	; 0x1
   1437c:	e50b3058 	str	r3, [fp, #-88]
   14380:	e51b3044 	ldr	r3, [fp, #-68]
   14384:	e50b3024 	str	r3, [fp, #-36]
   14388:	ea00000d 	b	143c4 <getDeclination+0x518>
   1438c:	e51b0044 	ldr	r0, [fp, #-68]
   14390:	e59f1240 	ldr	r1, [pc, #576]	; 145d8 <getDeclination+0x72c>
   14394:	eb0010aa 	bl	18644 <__lesf2>
   14398:	e1a03000 	mov	r3, r0
   1439c:	e3530000 	cmp	r3, #0	; 0x0
   143a0:	ba000000 	blt	143a8 <getDeclination+0x4fc>
   143a4:	ea000006 	b	143c4 <getDeclination+0x518>
   143a8:	e51b3058 	ldr	r3, [fp, #-88]
   143ac:	e3530000 	cmp	r3, #0	; 0x0
   143b0:	1a000003 	bne	143c4 <getDeclination+0x518>
   143b4:	e3a03001 	mov	r3, #1	; 0x1
   143b8:	e50b305c 	str	r3, [fp, #-92]
   143bc:	e51b3044 	ldr	r3, [fp, #-68]
   143c0:	e50b3028 	str	r3, [fp, #-40]
   143c4:	e59f31cc 	ldr	r3, [pc, #460]	; 14598 <getDeclination+0x6ec>
   143c8:	e5933000 	ldr	r3, [r3]
   143cc:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
   143d0:	e1a00003 	mov	r0, r3
   143d4:	ebfff22f 	bl	10c98 <__aeabi_f2d>
   143d8:	e1a03000 	mov	r3, r0
   143dc:	e1a04001 	mov	r4, r1
   143e0:	e3a00101 	mov	r0, #1073741824	; 0x40000000
   143e4:	e2800856 	add	r0, r0, #5636096	; 0x560000
   143e8:	e2800902 	add	r0, r0, #32768	; 0x8000
   143ec:	e3a01000 	mov	r1, #0	; 0x0
   143f0:	e1a02003 	mov	r2, r3
   143f4:	e1a03004 	mov	r3, r4
   143f8:	ebfff14c 	bl	10930 <__aeabi_dsub>
   143fc:	e1a03000 	mov	r3, r0
   14400:	e1a04001 	mov	r4, r1
   14404:	e1a00003 	mov	r0, r3
   14408:	e1a01004 	mov	r1, r4
   1440c:	e28f2f59 	add	r2, pc, #356	; 0x164
   14410:	e892000c 	ldmia	r2, {r2, r3}
   14414:	ebfff378 	bl	111fc <__ledf2>
   14418:	e1a03000 	mov	r3, r0
   1441c:	e3530000 	cmp	r3, #0	; 0x0
   14420:	da000000 	ble	14428 <getDeclination+0x57c>
   14424:	ea000013 	b	14478 <getDeclination+0x5cc>
   14428:	e59f3154 	ldr	r3, [pc, #340]	; 14584 <getDeclination+0x6d8>
   1442c:	e50b3050 	str	r3, [fp, #-80]
   14430:	e59f314c 	ldr	r3, [pc, #332]	; 14584 <getDeclination+0x6d8>
   14434:	e50b304c 	str	r3, [fp, #-76]
   14438:	e59f2184 	ldr	r2, [pc, #388]	; 145c4 <getDeclination+0x718>
   1443c:	e59f3140 	ldr	r3, [pc, #320]	; 14584 <getDeclination+0x6d8>
   14440:	e5823000 	str	r3, [r2]
   14444:	e59f3138 	ldr	r3, [pc, #312]	; 14584 <getDeclination+0x6d8>
   14448:	e50b3040 	str	r3, [fp, #-64]
   1444c:	e59f3130 	ldr	r3, [pc, #304]	; 14584 <getDeclination+0x6d8>
   14450:	e50b303c 	str	r3, [fp, #-60]
   14454:	e59f2178 	ldr	r2, [pc, #376]	; 145d4 <getDeclination+0x728>
   14458:	e59f3124 	ldr	r3, [pc, #292]	; 14584 <getDeclination+0x6d8>
   1445c:	e5823000 	str	r3, [r2]
   14460:	e3a03001 	mov	r3, #1	; 0x1
   14464:	e50b3054 	str	r3, [fp, #-84]
   14468:	e3a03000 	mov	r3, #0	; 0x0
   1446c:	e50b305c 	str	r3, [fp, #-92]
   14470:	e3a03000 	mov	r3, #0	; 0x0
   14474:	e50b3058 	str	r3, [fp, #-88]
   14478:	e59b3004 	ldr	r3, [fp, #4]
   1447c:	e3a02000 	mov	r2, #0	; 0x0
   14480:	e5832000 	str	r2, [r3]
   14484:	e51b305c 	ldr	r3, [fp, #-92]
   14488:	e3530000 	cmp	r3, #0	; 0x0
   1448c:	0a000004 	beq	144a4 <getDeclination+0x5f8>
   14490:	e59b3004 	ldr	r3, [fp, #4]
   14494:	e5933000 	ldr	r3, [r3]
   14498:	e3832001 	orr	r2, r3, #1	; 0x1
   1449c:	e59b3004 	ldr	r3, [fp, #4]
   144a0:	e5832000 	str	r2, [r3]
   144a4:	e51b3058 	ldr	r3, [fp, #-88]
   144a8:	e3530000 	cmp	r3, #0	; 0x0
   144ac:	0a000004 	beq	144c4 <getDeclination+0x618>
   144b0:	e59b3004 	ldr	r3, [fp, #4]
   144b4:	e5933000 	ldr	r3, [r3]
   144b8:	e3832002 	orr	r2, r3, #2	; 0x2
   144bc:	e59b3004 	ldr	r3, [fp, #4]
   144c0:	e5832000 	str	r2, [r3]
   144c4:	e51b3054 	ldr	r3, [fp, #-84]
   144c8:	e3530000 	cmp	r3, #0	; 0x0
   144cc:	0a000007 	beq	144f0 <getDeclination+0x644>
   144d0:	e59b3004 	ldr	r3, [fp, #4]
   144d4:	e5933000 	ldr	r3, [r3]
   144d8:	e3832004 	orr	r2, r3, #4	; 0x4
   144dc:	e59b3004 	ldr	r3, [fp, #4]
   144e0:	e5832000 	str	r2, [r3]
   144e4:	e3a03000 	mov	r3, #0	; 0x0
   144e8:	e50b3070 	str	r3, [fp, #-112]
   144ec:	ea00001c 	b	14564 <getDeclination+0x6b8>
   144f0:	e59f30d0 	ldr	r3, [pc, #208]	; 145c8 <getDeclination+0x71c>
   144f4:	e5933000 	ldr	r3, [r3]
   144f8:	e1a00003 	mov	r0, r3
   144fc:	ebfff1e5 	bl	10c98 <__aeabi_f2d>
   14500:	e1a03000 	mov	r3, r0
   14504:	e1a04001 	mov	r4, r1
   14508:	e1a00003 	mov	r0, r3
   1450c:	e1a01004 	mov	r1, r4
   14510:	e3a02101 	mov	r2, #1073741824	; 0x40000000
   14514:	e2822709 	add	r2, r2, #2359296	; 0x240000
   14518:	e3a03000 	mov	r3, #0	; 0x0
   1451c:	ebfff20d 	bl	10d58 <__aeabi_dmul>
   14520:	e1a03000 	mov	r3, r0
   14524:	e1a04001 	mov	r4, r1
   14528:	e1a00003 	mov	r0, r3
   1452c:	e1a01004 	mov	r1, r4
   14530:	ebfff37f 	bl	11334 <__aeabi_d2iz>
   14534:	e1a02000 	mov	r2, r0
   14538:	e59f309c 	ldr	r3, [pc, #156]	; 145dc <getDeclination+0x730>
   1453c:	e5832000 	str	r2, [r3]
   14540:	e59f307c 	ldr	r3, [pc, #124]	; 145c4 <getDeclination+0x718>
   14544:	e5933000 	ldr	r3, [r3]
   14548:	e1a00003 	mov	r0, r3
   1454c:	e59f1050 	ldr	r1, [pc, #80]	; 145a4 <getDeclination+0x6f8>
   14550:	eb000f7b 	bl	18344 <__aeabi_fmul>
   14554:	e1a03000 	mov	r3, r0
   14558:	e1a00003 	mov	r0, r3
   1455c:	eb00107a 	bl	1874c <__aeabi_f2iz>
   14560:	e50b0070 	str	r0, [fp, #-112]
   14564:	e51b3070 	ldr	r3, [fp, #-112]
   14568:	e1a00003 	mov	r0, r3
   1456c:	e24bd020 	sub	sp, fp, #32	; 0x20
   14570:	e89d69f0 	ldmia	sp, {r4, r5, r6, r7, r8, fp, sp, lr}
   14574:	e12fff1e 	bx	lr
   14578:	3f50624d 	svccc	0x0050624d
   1457c:	d2f1a9fc 	rscles	sl, r1, #4128768	; 0x3f0000
   14580:	3c8efa35 	fstmiascc	lr, {s30-s82}
   14584:	00000000 	andeq	r0, r0, r0
   14588:	40a00000 	adcmi	r0, r0, r0
   1458c:	40001f38 	andmi	r1, r0, r8, lsr pc
   14590:	47c34f80 	strmib	r4, [r3, r0, lsl #31]
   14594:	4b189680 	blmi	639f9c <__ctors_end__+0x620c2c>
   14598:	40001f30 	andmi	r1, r0, r0, lsr pc
   1459c:	40001f2c 	andmi	r1, r0, ip, lsr #30
   145a0:	40001f34 	andmi	r1, r0, r4, lsr pc
   145a4:	447a0000 	ldrmibt	r0, [sl]
   145a8:	40001f24 	andmi	r1, r0, r4, lsr #30
   145ac:	40001f20 	andmi	r1, r0, r0, lsr #30
   145b0:	40001f1c 	andmi	r1, r0, ip, lsl pc
   145b4:	40001f18 	andmi	r1, r0, r8, lsl pc
   145b8:	40001f14 	andmi	r1, r0, r4, lsl pc
   145bc:	40001f10 	andmi	r1, r0, r0, lsl pc
   145c0:	40001f0c 	andmi	r1, r0, ip, lsl #30
   145c4:	40001f08 	andmi	r1, r0, r8, lsl #30
   145c8:	40001f04 	andmi	r1, r0, r4, lsl #30
   145cc:	40001f00 	andmi	r1, r0, r0, lsl #30
   145d0:	42c80000 	sbcmi	r0, r8, #0	; 0x0
   145d4:	40001f28 	andmi	r1, r0, r8, lsr #30
   145d8:	459c4000 	ldrmi	r4, [ip]
   145dc:	4000127c 	andmi	r1, r0, ip, ror r2

000145e0 <uBloxSendMessage>:
   145e0:	e1a0c00d 	mov	ip, sp
   145e4:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   145e8:	e24cb004 	sub	fp, ip, #4	; 0x4
   145ec:	e24dd01c 	sub	sp, sp, #28	; 0x1c
   145f0:	e50b2024 	str	r2, [fp, #-36]
   145f4:	e1a02003 	mov	r2, r3
   145f8:	e1a03000 	mov	r3, r0
   145fc:	e54b301c 	strb	r3, [fp, #-28]
   14600:	e1a03001 	mov	r3, r1
   14604:	e54b3020 	strb	r3, [fp, #-32]
   14608:	e1a03002 	mov	r3, r2
   1460c:	e54b3028 	strb	r3, [fp, #-40]
   14610:	e3e0304a 	mvn	r3, #74	; 0x4a
   14614:	e54b3014 	strb	r3, [fp, #-20]
   14618:	e3a03062 	mov	r3, #98	; 0x62
   1461c:	e54b3013 	strb	r3, [fp, #-19]
   14620:	e3a03000 	mov	r3, #0	; 0x0
   14624:	e54b3011 	strb	r3, [fp, #-17]
   14628:	e3a03000 	mov	r3, #0	; 0x0
   1462c:	e54b3012 	strb	r3, [fp, #-18]
   14630:	e55b2011 	ldrb	r2, [fp, #-17]
   14634:	e55b301c 	ldrb	r3, [fp, #-28]
   14638:	e0823003 	add	r3, r2, r3
   1463c:	e20330ff 	and	r3, r3, #255	; 0xff
   14640:	e54b3011 	strb	r3, [fp, #-17]
   14644:	e55b2012 	ldrb	r2, [fp, #-18]
   14648:	e55b3011 	ldrb	r3, [fp, #-17]
   1464c:	e0823003 	add	r3, r2, r3
   14650:	e20330ff 	and	r3, r3, #255	; 0xff
   14654:	e54b3012 	strb	r3, [fp, #-18]
   14658:	e55b2011 	ldrb	r2, [fp, #-17]
   1465c:	e55b3020 	ldrb	r3, [fp, #-32]
   14660:	e0823003 	add	r3, r2, r3
   14664:	e20330ff 	and	r3, r3, #255	; 0xff
   14668:	e54b3011 	strb	r3, [fp, #-17]
   1466c:	e55b2012 	ldrb	r2, [fp, #-18]
   14670:	e55b3011 	ldrb	r3, [fp, #-17]
   14674:	e0823003 	add	r3, r2, r3
   14678:	e20330ff 	and	r3, r3, #255	; 0xff
   1467c:	e54b3012 	strb	r3, [fp, #-18]
   14680:	e55b2011 	ldrb	r2, [fp, #-17]
   14684:	e55b3028 	ldrb	r3, [fp, #-40]
   14688:	e0823003 	add	r3, r2, r3
   1468c:	e20330ff 	and	r3, r3, #255	; 0xff
   14690:	e54b3011 	strb	r3, [fp, #-17]
   14694:	e55b2012 	ldrb	r2, [fp, #-18]
   14698:	e55b3011 	ldrb	r3, [fp, #-17]
   1469c:	e0823003 	add	r3, r2, r3
   146a0:	e20330ff 	and	r3, r3, #255	; 0xff
   146a4:	e54b3012 	strb	r3, [fp, #-18]
   146a8:	e55b3028 	ldrb	r3, [fp, #-40]
   146ac:	e1a03443 	mov	r3, r3, asr #8
   146b0:	e20320ff 	and	r2, r3, #255	; 0xff
   146b4:	e55b3011 	ldrb	r3, [fp, #-17]
   146b8:	e0823003 	add	r3, r2, r3
   146bc:	e20330ff 	and	r3, r3, #255	; 0xff
   146c0:	e54b3011 	strb	r3, [fp, #-17]
   146c4:	e55b2012 	ldrb	r2, [fp, #-18]
   146c8:	e55b3011 	ldrb	r3, [fp, #-17]
   146cc:	e0823003 	add	r3, r2, r3
   146d0:	e20330ff 	and	r3, r3, #255	; 0xff
   146d4:	e54b3012 	strb	r3, [fp, #-18]
   146d8:	e3a03000 	mov	r3, #0	; 0x0
   146dc:	e50b3010 	str	r3, [fp, #-16]
   146e0:	ea000010 	b	14728 <uBloxSendMessage+0x148>
   146e4:	e51b3010 	ldr	r3, [fp, #-16]
   146e8:	e1a02003 	mov	r2, r3
   146ec:	e51b3024 	ldr	r3, [fp, #-36]
   146f0:	e0823003 	add	r3, r2, r3
   146f4:	e5d32000 	ldrb	r2, [r3]
   146f8:	e55b3011 	ldrb	r3, [fp, #-17]
   146fc:	e0823003 	add	r3, r2, r3
   14700:	e20330ff 	and	r3, r3, #255	; 0xff
   14704:	e54b3011 	strb	r3, [fp, #-17]
   14708:	e55b2012 	ldrb	r2, [fp, #-18]
   1470c:	e55b3011 	ldrb	r3, [fp, #-17]
   14710:	e0823003 	add	r3, r2, r3
   14714:	e20330ff 	and	r3, r3, #255	; 0xff
   14718:	e54b3012 	strb	r3, [fp, #-18]
   1471c:	e51b3010 	ldr	r3, [fp, #-16]
   14720:	e2833001 	add	r3, r3, #1	; 0x1
   14724:	e50b3010 	str	r3, [fp, #-16]
   14728:	e55b2028 	ldrb	r2, [fp, #-40]
   1472c:	e51b3010 	ldr	r3, [fp, #-16]
   14730:	e1520003 	cmp	r2, r3
   14734:	caffffea 	bgt	146e4 <uBloxSendMessage+0x104>
   14738:	e24b3014 	sub	r3, fp, #20	; 0x14
   1473c:	e1a00003 	mov	r0, r3
   14740:	e3a01002 	mov	r1, #2	; 0x2
   14744:	ebffcbde 	bl	76c4 <UART1_send>
   14748:	e24b301c 	sub	r3, fp, #28	; 0x1c
   1474c:	e1a00003 	mov	r0, r3
   14750:	e3a01001 	mov	r1, #1	; 0x1
   14754:	ebffcbda 	bl	76c4 <UART1_send>
   14758:	e24b3020 	sub	r3, fp, #32	; 0x20
   1475c:	e1a00003 	mov	r0, r3
   14760:	e3a01001 	mov	r1, #1	; 0x1
   14764:	ebffcbd6 	bl	76c4 <UART1_send>
   14768:	e55b3028 	ldrb	r3, [fp, #-40]
   1476c:	e54b3015 	strb	r3, [fp, #-21]
   14770:	e24b3015 	sub	r3, fp, #21	; 0x15
   14774:	e1a00003 	mov	r0, r3
   14778:	e3a01001 	mov	r1, #1	; 0x1
   1477c:	ebffcbd0 	bl	76c4 <UART1_send>
   14780:	e55b3028 	ldrb	r3, [fp, #-40]
   14784:	e1a03443 	mov	r3, r3, asr #8
   14788:	e20330ff 	and	r3, r3, #255	; 0xff
   1478c:	e54b3015 	strb	r3, [fp, #-21]
   14790:	e24b3015 	sub	r3, fp, #21	; 0x15
   14794:	e1a00003 	mov	r0, r3
   14798:	e3a01001 	mov	r1, #1	; 0x1
   1479c:	ebffcbc8 	bl	76c4 <UART1_send>
   147a0:	e55b3028 	ldrb	r3, [fp, #-40]
   147a4:	e51b0024 	ldr	r0, [fp, #-36]
   147a8:	e1a01003 	mov	r1, r3
   147ac:	ebffcbc4 	bl	76c4 <UART1_send>
   147b0:	e24b3011 	sub	r3, fp, #17	; 0x11
   147b4:	e1a00003 	mov	r0, r3
   147b8:	e3a01001 	mov	r1, #1	; 0x1
   147bc:	ebffcbc0 	bl	76c4 <UART1_send>
   147c0:	e24b3012 	sub	r3, fp, #18	; 0x12
   147c4:	e1a00003 	mov	r0, r3
   147c8:	e3a01001 	mov	r1, #1	; 0x1
   147cc:	ebffcbbc 	bl	76c4 <UART1_send>
   147d0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
   147d4:	e2833801 	add	r3, r3, #65536	; 0x10000
   147d8:	e2833014 	add	r3, r3, #20	; 0x14
   147dc:	e5933000 	ldr	r3, [r3]
   147e0:	e2033040 	and	r3, r3, #64	; 0x40
   147e4:	e3530000 	cmp	r3, #0	; 0x0
   147e8:	0afffff8 	beq	147d0 <uBloxSendMessage+0x1f0>
   147ec:	e24bd00c 	sub	sp, fp, #12	; 0xc
   147f0:	e89d6800 	ldmia	sp, {fp, sp, lr}
   147f4:	e12fff1e 	bx	lr

000147f8 <pollMessageRate>:
   147f8:	e1a0c00d 	mov	ip, sp
   147fc:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   14800:	e24cb004 	sub	fp, ip, #4	; 0x4
   14804:	e24dd00c 	sub	sp, sp, #12	; 0xc
   14808:	e1a03000 	mov	r3, r0
   1480c:	e1a02001 	mov	r2, r1
   14810:	e54b3014 	strb	r3, [fp, #-20]
   14814:	e1a03002 	mov	r3, r2
   14818:	e54b3018 	strb	r3, [fp, #-24]
   1481c:	e55b3014 	ldrb	r3, [fp, #-20]
   14820:	e54b300e 	strb	r3, [fp, #-14]
   14824:	e55b3018 	ldrb	r3, [fp, #-24]
   14828:	e54b300d 	strb	r3, [fp, #-13]
   1482c:	e24b300e 	sub	r3, fp, #14	; 0xe
   14830:	e3a00006 	mov	r0, #6	; 0x6
   14834:	e3a01001 	mov	r1, #1	; 0x1
   14838:	e1a02003 	mov	r2, r3
   1483c:	e3a03002 	mov	r3, #2	; 0x2
   14840:	ebffff66 	bl	145e0 <uBloxSendMessage>
   14844:	e24bd00c 	sub	sp, fp, #12	; 0xc
   14848:	e89d6800 	ldmia	sp, {fp, sp, lr}
   1484c:	e12fff1e 	bx	lr

00014850 <setMessageRate>:
   14850:	e1a0c00d 	mov	ip, sp
   14854:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   14858:	e24cb004 	sub	fp, ip, #4	; 0x4
   1485c:	e24dd010 	sub	sp, sp, #16	; 0x10
   14860:	e1a03000 	mov	r3, r0
   14864:	e54b3014 	strb	r3, [fp, #-20]
   14868:	e1a03001 	mov	r3, r1
   1486c:	e54b3018 	strb	r3, [fp, #-24]
   14870:	e1a03002 	mov	r3, r2
   14874:	e54b301c 	strb	r3, [fp, #-28]
   14878:	e55b3014 	ldrb	r3, [fp, #-20]
   1487c:	e54b300f 	strb	r3, [fp, #-15]
   14880:	e55b3018 	ldrb	r3, [fp, #-24]
   14884:	e54b300e 	strb	r3, [fp, #-14]
   14888:	e55b301c 	ldrb	r3, [fp, #-28]
   1488c:	e54b300d 	strb	r3, [fp, #-13]
   14890:	e24b300f 	sub	r3, fp, #15	; 0xf
   14894:	e3a00006 	mov	r0, #6	; 0x6
   14898:	e3a01001 	mov	r1, #1	; 0x1
   1489c:	e1a02003 	mov	r2, r3
   148a0:	e3a03003 	mov	r3, #3	; 0x3
   148a4:	ebffff4d 	bl	145e0 <uBloxSendMessage>
   148a8:	e24bd00c 	sub	sp, fp, #12	; 0xc
   148ac:	e89d6800 	ldmia	sp, {fp, sp, lr}
   148b0:	e12fff1e 	bx	lr

000148b4 <uBloxResetConfiguration>:
   148b4:	e1a0c00d 	mov	ip, sp
   148b8:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   148bc:	e24cb004 	sub	fp, ip, #4	; 0x4
   148c0:	e24dd010 	sub	sp, sp, #16	; 0x10
   148c4:	e3e03000 	mvn	r3, #0	; 0x0
   148c8:	e54b3019 	strb	r3, [fp, #-25]
   148cc:	e3e03000 	mvn	r3, #0	; 0x0
   148d0:	e54b3018 	strb	r3, [fp, #-24]
   148d4:	e3a03000 	mov	r3, #0	; 0x0
   148d8:	e54b3017 	strb	r3, [fp, #-23]
   148dc:	e3a03000 	mov	r3, #0	; 0x0
   148e0:	e54b3016 	strb	r3, [fp, #-22]
   148e4:	e3e03000 	mvn	r3, #0	; 0x0
   148e8:	e54b3011 	strb	r3, [fp, #-17]
   148ec:	e3e03000 	mvn	r3, #0	; 0x0
   148f0:	e54b3010 	strb	r3, [fp, #-16]
   148f4:	e3a03000 	mov	r3, #0	; 0x0
   148f8:	e54b300f 	strb	r3, [fp, #-15]
   148fc:	e3a03000 	mov	r3, #0	; 0x0
   14900:	e54b300e 	strb	r3, [fp, #-14]
   14904:	e3a03000 	mov	r3, #0	; 0x0
   14908:	e54b3015 	strb	r3, [fp, #-21]
   1490c:	e3a03000 	mov	r3, #0	; 0x0
   14910:	e54b3014 	strb	r3, [fp, #-20]
   14914:	e3a03000 	mov	r3, #0	; 0x0
   14918:	e54b3013 	strb	r3, [fp, #-19]
   1491c:	e3a03000 	mov	r3, #0	; 0x0
   14920:	e54b3012 	strb	r3, [fp, #-18]
   14924:	e3a03007 	mov	r3, #7	; 0x7
   14928:	e54b300d 	strb	r3, [fp, #-13]
   1492c:	e24b3019 	sub	r3, fp, #25	; 0x19
   14930:	e3a00006 	mov	r0, #6	; 0x6
   14934:	e3a01009 	mov	r1, #9	; 0x9
   14938:	e1a02003 	mov	r2, r3
   1493c:	e3a0300d 	mov	r3, #13	; 0xd
   14940:	ebffff26 	bl	145e0 <uBloxSendMessage>
   14944:	e24bd00c 	sub	sp, fp, #12	; 0xc
   14948:	e89d6800 	ldmia	sp, {fp, sp, lr}
   1494c:	e12fff1e 	bx	lr

00014950 <uBloxHandleMessage>:
   14950:	e1a0c00d 	mov	ip, sp
   14954:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   14958:	e24cb004 	sub	fp, ip, #4	; 0x4
   1495c:	e24dd034 	sub	sp, sp, #52	; 0x34
   14960:	e50b2034 	str	r2, [fp, #-52]
   14964:	e1a02003 	mov	r2, r3
   14968:	e1a03000 	mov	r3, r0
   1496c:	e54b302c 	strb	r3, [fp, #-44]
   14970:	e1a03001 	mov	r3, r1
   14974:	e54b3030 	strb	r3, [fp, #-48]
   14978:	e14b23b8 	strh	r2, [fp, #-56]
   1497c:	e59f3738 	ldr	r3, [pc, #1848]	; 150bc <uBloxHandleMessage+0x76c>
   14980:	e1d330b0 	ldrh	r3, [r3]
   14984:	e2833001 	add	r3, r3, #1	; 0x1
   14988:	e1a03803 	mov	r3, r3, lsl #16
   1498c:	e1a02823 	mov	r2, r3, lsr #16
   14990:	e59f3724 	ldr	r3, [pc, #1828]	; 150bc <uBloxHandleMessage+0x76c>
   14994:	e1c320b0 	strh	r2, [r3]
   14998:	e55b102c 	ldrb	r1, [fp, #-44]
   1499c:	e50b1040 	str	r1, [fp, #-64]
   149a0:	e51b2040 	ldr	r2, [fp, #-64]
   149a4:	e3520005 	cmp	r2, #5	; 0x5
   149a8:	0a00014a 	beq	14ed8 <uBloxHandleMessage+0x588>
   149ac:	e51b3040 	ldr	r3, [fp, #-64]
   149b0:	e353000a 	cmp	r3, #10	; 0xa
   149b4:	0a00017b 	beq	14fa8 <uBloxHandleMessage+0x658>
   149b8:	e51b1040 	ldr	r1, [fp, #-64]
   149bc:	e3510001 	cmp	r1, #1	; 0x1
   149c0:	0a000000 	beq	149c8 <uBloxHandleMessage+0x78>
   149c4:	ea0001b9 	b	150b0 <uBloxHandleMessage+0x760>
   149c8:	e55b3030 	ldrb	r3, [fp, #-48]
   149cc:	e2433002 	sub	r3, r3, #2	; 0x2
   149d0:	e353002e 	cmp	r3, #46	; 0x2e
   149d4:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
   149d8:	ea0001b4 	b	150b0 <uBloxHandleMessage+0x760>
   149dc:	00014a98 	muleq	r1, r8, sl
   149e0:	00014bbc 	streqh	r4, [r1], -ip
   149e4:	000150b0 	streqh	r5, [r1], -r0
   149e8:	000150b0 	streqh	r5, [r1], -r0
   149ec:	00014bf8 	streqd	r4, [r1], -r8
   149f0:	000150b0 	streqh	r5, [r1], -r0
   149f4:	000150b0 	streqh	r5, [r1], -r0
   149f8:	000150b0 	streqh	r5, [r1], -r0
   149fc:	000150b0 	streqh	r5, [r1], -r0
   14a00:	000150b0 	streqh	r5, [r1], -r0
   14a04:	000150b0 	streqh	r5, [r1], -r0
   14a08:	000150b0 	streqh	r5, [r1], -r0
   14a0c:	000150b0 	streqh	r5, [r1], -r0
   14a10:	000150b0 	streqh	r5, [r1], -r0
   14a14:	000150b0 	streqh	r5, [r1], -r0
   14a18:	000150b0 	streqh	r5, [r1], -r0
   14a1c:	00014c84 	andeq	r4, r1, r4, lsl #25
   14a20:	000150b0 	streqh	r5, [r1], -r0
   14a24:	000150b0 	streqh	r5, [r1], -r0
   14a28:	000150b0 	streqh	r5, [r1], -r0
   14a2c:	000150b0 	streqh	r5, [r1], -r0
   14a30:	000150b0 	streqh	r5, [r1], -r0
   14a34:	000150b0 	streqh	r5, [r1], -r0
   14a38:	000150b0 	streqh	r5, [r1], -r0
   14a3c:	000150b0 	streqh	r5, [r1], -r0
   14a40:	000150b0 	streqh	r5, [r1], -r0
   14a44:	000150b0 	streqh	r5, [r1], -r0
   14a48:	000150b0 	streqh	r5, [r1], -r0
   14a4c:	000150b0 	streqh	r5, [r1], -r0
   14a50:	000150b0 	streqh	r5, [r1], -r0
   14a54:	000150b0 	streqh	r5, [r1], -r0
   14a58:	000150b0 	streqh	r5, [r1], -r0
   14a5c:	000150b0 	streqh	r5, [r1], -r0
   14a60:	000150b0 	streqh	r5, [r1], -r0
   14a64:	000150b0 	streqh	r5, [r1], -r0
   14a68:	000150b0 	streqh	r5, [r1], -r0
   14a6c:	000150b0 	streqh	r5, [r1], -r0
   14a70:	000150b0 	streqh	r5, [r1], -r0
   14a74:	000150b0 	streqh	r5, [r1], -r0
   14a78:	000150b0 	streqh	r5, [r1], -r0
   14a7c:	000150b0 	streqh	r5, [r1], -r0
   14a80:	000150b0 	streqh	r5, [r1], -r0
   14a84:	000150b0 	streqh	r5, [r1], -r0
   14a88:	000150b0 	streqh	r5, [r1], -r0
   14a8c:	000150b0 	streqh	r5, [r1], -r0
   14a90:	000150b0 	streqh	r5, [r1], -r0
   14a94:	00014e78 	andeq	r4, r1, r8, ror lr
   14a98:	e51b3034 	ldr	r3, [fp, #-52]
   14a9c:	e50b3028 	str	r3, [fp, #-40]
   14aa0:	e51b2028 	ldr	r2, [fp, #-40]
   14aa4:	e5d21008 	ldrb	r1, [r2, #8]
   14aa8:	e5d23009 	ldrb	r3, [r2, #9]
   14aac:	e1a03403 	mov	r3, r3, lsl #8
   14ab0:	e1831001 	orr	r1, r3, r1
   14ab4:	e5d2300a 	ldrb	r3, [r2, #10]
   14ab8:	e1a03803 	mov	r3, r3, lsl #16
   14abc:	e1831001 	orr	r1, r3, r1
   14ac0:	e5d2300b 	ldrb	r3, [r2, #11]
   14ac4:	e1a03c03 	mov	r3, r3, lsl #24
   14ac8:	e1833001 	orr	r3, r3, r1
   14acc:	e1a02003 	mov	r2, r3
   14ad0:	e59f35e8 	ldr	r3, [pc, #1512]	; 150c0 <uBloxHandleMessage+0x770>
   14ad4:	e5832000 	str	r2, [r3]
   14ad8:	e51b2028 	ldr	r2, [fp, #-40]
   14adc:	e5d21004 	ldrb	r1, [r2, #4]
   14ae0:	e5d23005 	ldrb	r3, [r2, #5]
   14ae4:	e1a03403 	mov	r3, r3, lsl #8
   14ae8:	e1831001 	orr	r1, r3, r1
   14aec:	e5d23006 	ldrb	r3, [r2, #6]
   14af0:	e1a03803 	mov	r3, r3, lsl #16
   14af4:	e1831001 	orr	r1, r3, r1
   14af8:	e5d23007 	ldrb	r3, [r2, #7]
   14afc:	e1a03c03 	mov	r3, r3, lsl #24
   14b00:	e1833001 	orr	r3, r3, r1
   14b04:	e1a02003 	mov	r2, r3
   14b08:	e59f35b0 	ldr	r3, [pc, #1456]	; 150c0 <uBloxHandleMessage+0x770>
   14b0c:	e5832004 	str	r2, [r3, #4]
   14b10:	e51b2028 	ldr	r2, [fp, #-40]
   14b14:	e5d2100c 	ldrb	r1, [r2, #12]
   14b18:	e5d2300d 	ldrb	r3, [r2, #13]
   14b1c:	e1a03403 	mov	r3, r3, lsl #8
   14b20:	e1831001 	orr	r1, r3, r1
   14b24:	e5d2300e 	ldrb	r3, [r2, #14]
   14b28:	e1a03803 	mov	r3, r3, lsl #16
   14b2c:	e1831001 	orr	r1, r3, r1
   14b30:	e5d2300f 	ldrb	r3, [r2, #15]
   14b34:	e1a03c03 	mov	r3, r3, lsl #24
   14b38:	e1833001 	orr	r3, r3, r1
   14b3c:	e1a02003 	mov	r2, r3
   14b40:	e59f3578 	ldr	r3, [pc, #1400]	; 150c0 <uBloxHandleMessage+0x770>
   14b44:	e5832008 	str	r2, [r3, #8]
   14b48:	e51b2028 	ldr	r2, [fp, #-40]
   14b4c:	e5d21014 	ldrb	r1, [r2, #20]
   14b50:	e5d23015 	ldrb	r3, [r2, #21]
   14b54:	e1a03403 	mov	r3, r3, lsl #8
   14b58:	e1831001 	orr	r1, r3, r1
   14b5c:	e5d23016 	ldrb	r3, [r2, #22]
   14b60:	e1a03803 	mov	r3, r3, lsl #16
   14b64:	e1831001 	orr	r1, r3, r1
   14b68:	e5d23017 	ldrb	r3, [r2, #23]
   14b6c:	e1a03c03 	mov	r3, r3, lsl #24
   14b70:	e1833001 	orr	r3, r3, r1
   14b74:	e1a02003 	mov	r2, r3
   14b78:	e59f3540 	ldr	r3, [pc, #1344]	; 150c0 <uBloxHandleMessage+0x770>
   14b7c:	e5832018 	str	r2, [r3, #24]
   14b80:	e51b2028 	ldr	r2, [fp, #-40]
   14b84:	e5d21018 	ldrb	r1, [r2, #24]
   14b88:	e5d23019 	ldrb	r3, [r2, #25]
   14b8c:	e1a03403 	mov	r3, r3, lsl #8
   14b90:	e1831001 	orr	r1, r3, r1
   14b94:	e5d2301a 	ldrb	r3, [r2, #26]
   14b98:	e1a03803 	mov	r3, r3, lsl #16
   14b9c:	e1831001 	orr	r1, r3, r1
   14ba0:	e5d2301b 	ldrb	r3, [r2, #27]
   14ba4:	e1a03c03 	mov	r3, r3, lsl #24
   14ba8:	e1833001 	orr	r3, r3, r1
   14bac:	e1a02003 	mov	r2, r3
   14bb0:	e59f3508 	ldr	r3, [pc, #1288]	; 150c0 <uBloxHandleMessage+0x770>
   14bb4:	e583201c 	str	r2, [r3, #28]
   14bb8:	ea00013c 	b	150b0 <uBloxHandleMessage+0x760>
   14bbc:	e51b3034 	ldr	r3, [fp, #-52]
   14bc0:	e50b3024 	str	r3, [fp, #-36]
   14bc4:	e51b3024 	ldr	r3, [fp, #-36]
   14bc8:	e5d33005 	ldrb	r3, [r3, #5]
   14bcc:	e1a02403 	mov	r2, r3, lsl #8
   14bd0:	e51b3024 	ldr	r3, [fp, #-36]
   14bd4:	e5d33006 	ldrb	r3, [r3, #6]
   14bd8:	e1a03803 	mov	r3, r3, lsl #16
   14bdc:	e1822003 	orr	r2, r2, r3
   14be0:	e51b3024 	ldr	r3, [fp, #-36]
   14be4:	e5d33004 	ldrb	r3, [r3, #4]
   14be8:	e1822003 	orr	r2, r2, r3
   14bec:	e59f34cc 	ldr	r3, [pc, #1228]	; 150c0 <uBloxHandleMessage+0x770>
   14bf0:	e5832028 	str	r2, [r3, #40]
   14bf4:	ea00012d 	b	150b0 <uBloxHandleMessage+0x760>
   14bf8:	e51b3034 	ldr	r3, [fp, #-52]
   14bfc:	e50b3020 	str	r3, [fp, #-32]
   14c00:	e51b3020 	ldr	r3, [fp, #-32]
   14c04:	e5d32008 	ldrb	r2, [r3, #8]
   14c08:	e5d33009 	ldrb	r3, [r3, #9]
   14c0c:	e1a03403 	mov	r3, r3, lsl #8
   14c10:	e1833002 	orr	r3, r3, r2
   14c14:	e1a03803 	mov	r3, r3, lsl #16
   14c18:	e1a03843 	mov	r3, r3, asr #16
   14c1c:	e1a03803 	mov	r3, r3, lsl #16
   14c20:	e1a03823 	mov	r3, r3, lsr #16
   14c24:	e1a03803 	mov	r3, r3, lsl #16
   14c28:	e1a02823 	mov	r2, r3, lsr #16
   14c2c:	e59f3490 	ldr	r3, [pc, #1168]	; 150c4 <uBloxHandleMessage+0x774>
   14c30:	e1c320b4 	strh	r2, [r3, #4]
   14c34:	e51b2020 	ldr	r2, [fp, #-32]
   14c38:	e5d21000 	ldrb	r1, [r2]
   14c3c:	e5d23001 	ldrb	r3, [r2, #1]
   14c40:	e1a03403 	mov	r3, r3, lsl #8
   14c44:	e1831001 	orr	r1, r3, r1
   14c48:	e5d23002 	ldrb	r3, [r2, #2]
   14c4c:	e1a03803 	mov	r3, r3, lsl #16
   14c50:	e1831001 	orr	r1, r3, r1
   14c54:	e5d23003 	ldrb	r3, [r2, #3]
   14c58:	e1a03c03 	mov	r3, r3, lsl #24
   14c5c:	e1833001 	orr	r3, r3, r1
   14c60:	e1a02003 	mov	r2, r3
   14c64:	e59f3458 	ldr	r3, [pc, #1112]	; 150c4 <uBloxHandleMessage+0x774>
   14c68:	e5832000 	str	r2, [r3]
   14c6c:	e51b3020 	ldr	r3, [fp, #-32]
   14c70:	e5d3302f 	ldrb	r3, [r3, #47]
   14c74:	e1a02003 	mov	r2, r3
   14c78:	e59f3440 	ldr	r3, [pc, #1088]	; 150c0 <uBloxHandleMessage+0x770>
   14c7c:	e5832024 	str	r2, [r3, #36]
   14c80:	ea00010a 	b	150b0 <uBloxHandleMessage+0x760>
   14c84:	e51b3034 	ldr	r3, [fp, #-52]
   14c88:	e50b301c 	str	r3, [fp, #-28]
   14c8c:	e51b201c 	ldr	r2, [fp, #-28]
   14c90:	e5d21008 	ldrb	r1, [r2, #8]
   14c94:	e5d23009 	ldrb	r3, [r2, #9]
   14c98:	e1a03403 	mov	r3, r3, lsl #8
   14c9c:	e1831001 	orr	r1, r3, r1
   14ca0:	e5d2300a 	ldrb	r3, [r2, #10]
   14ca4:	e1a03803 	mov	r3, r3, lsl #16
   14ca8:	e1831001 	orr	r1, r3, r1
   14cac:	e5d2300b 	ldrb	r3, [r2, #11]
   14cb0:	e1a03c03 	mov	r3, r3, lsl #24
   14cb4:	e1833001 	orr	r3, r3, r1
   14cb8:	e1a02003 	mov	r2, r3
   14cbc:	e1a03002 	mov	r3, r2
   14cc0:	e1a03103 	mov	r3, r3, lsl #2
   14cc4:	e0833002 	add	r3, r3, r2
   14cc8:	e1a03083 	mov	r3, r3, lsl #1
   14ccc:	e1a02003 	mov	r2, r3
   14cd0:	e59f33e8 	ldr	r3, [pc, #1000]	; 150c0 <uBloxHandleMessage+0x770>
   14cd4:	e583200c 	str	r2, [r3, #12]
   14cd8:	e51b201c 	ldr	r2, [fp, #-28]
   14cdc:	e5d21004 	ldrb	r1, [r2, #4]
   14ce0:	e5d23005 	ldrb	r3, [r2, #5]
   14ce4:	e1a03403 	mov	r3, r3, lsl #8
   14ce8:	e1831001 	orr	r1, r3, r1
   14cec:	e5d23006 	ldrb	r3, [r2, #6]
   14cf0:	e1a03803 	mov	r3, r3, lsl #16
   14cf4:	e1831001 	orr	r1, r3, r1
   14cf8:	e5d23007 	ldrb	r3, [r2, #7]
   14cfc:	e1a03c03 	mov	r3, r3, lsl #24
   14d00:	e1833001 	orr	r3, r3, r1
   14d04:	e1a02003 	mov	r2, r3
   14d08:	e1a03002 	mov	r3, r2
   14d0c:	e1a03103 	mov	r3, r3, lsl #2
   14d10:	e0833002 	add	r3, r3, r2
   14d14:	e1a03083 	mov	r3, r3, lsl #1
   14d18:	e1a02003 	mov	r2, r3
   14d1c:	e59f339c 	ldr	r3, [pc, #924]	; 150c0 <uBloxHandleMessage+0x770>
   14d20:	e5832010 	str	r2, [r3, #16]
   14d24:	e51b201c 	ldr	r2, [fp, #-28]
   14d28:	e5d2101c 	ldrb	r1, [r2, #28]
   14d2c:	e5d2301d 	ldrb	r3, [r2, #29]
   14d30:	e1a03403 	mov	r3, r3, lsl #8
   14d34:	e1831001 	orr	r1, r3, r1
   14d38:	e5d2301e 	ldrb	r3, [r2, #30]
   14d3c:	e1a03803 	mov	r3, r3, lsl #16
   14d40:	e1831001 	orr	r1, r3, r1
   14d44:	e5d2301f 	ldrb	r3, [r2, #31]
   14d48:	e1a03c03 	mov	r3, r3, lsl #24
   14d4c:	e1833001 	orr	r3, r3, r1
   14d50:	e1a02003 	mov	r2, r3
   14d54:	e1a03002 	mov	r3, r2
   14d58:	e1a03103 	mov	r3, r3, lsl #2
   14d5c:	e0833002 	add	r3, r3, r2
   14d60:	e1a03083 	mov	r3, r3, lsl #1
   14d64:	e1a02003 	mov	r2, r3
   14d68:	e59f3350 	ldr	r3, [pc, #848]	; 150c0 <uBloxHandleMessage+0x770>
   14d6c:	e5832020 	str	r2, [r3, #32]
   14d70:	e51b201c 	ldr	r2, [fp, #-28]
   14d74:	e5d21018 	ldrb	r1, [r2, #24]
   14d78:	e5d23019 	ldrb	r3, [r2, #25]
   14d7c:	e1a03403 	mov	r3, r3, lsl #8
   14d80:	e1831001 	orr	r1, r3, r1
   14d84:	e5d2301a 	ldrb	r3, [r2, #26]
   14d88:	e1a03803 	mov	r3, r3, lsl #16
   14d8c:	e1831001 	orr	r1, r3, r1
   14d90:	e5d2301b 	ldrb	r3, [r2, #27]
   14d94:	e1a03c03 	mov	r3, r3, lsl #24
   14d98:	e1833001 	orr	r3, r3, r1
   14d9c:	e1a01003 	mov	r1, r3
   14da0:	e59f3320 	ldr	r3, [pc, #800]	; 150c8 <uBloxHandleMessage+0x778>
   14da4:	e0c32391 	smull	r2, r3, r1, r3
   14da8:	e1a022c3 	mov	r2, r3, asr #5
   14dac:	e1a03fc1 	mov	r3, r1, asr #31
   14db0:	e0632002 	rsb	r2, r3, r2
   14db4:	e59f3304 	ldr	r3, [pc, #772]	; 150c0 <uBloxHandleMessage+0x770>
   14db8:	e5832014 	str	r2, [r3, #20]
   14dbc:	e59f3308 	ldr	r3, [pc, #776]	; 150cc <uBloxHandleMessage+0x77c>
   14dc0:	e5933000 	ldr	r3, [r3]
   14dc4:	e1a03083 	mov	r3, r3, lsl #1
   14dc8:	e1a00003 	mov	r0, r3
   14dcc:	e51b201c 	ldr	r2, [fp, #-28]
   14dd0:	e5d2101c 	ldrb	r1, [r2, #28]
   14dd4:	e5d2301d 	ldrb	r3, [r2, #29]
   14dd8:	e1a03403 	mov	r3, r3, lsl #8
   14ddc:	e1831001 	orr	r1, r3, r1
   14de0:	e5d2301e 	ldrb	r3, [r2, #30]
   14de4:	e1a03803 	mov	r3, r3, lsl #16
   14de8:	e1831001 	orr	r1, r3, r1
   14dec:	e5d2301f 	ldrb	r3, [r2, #31]
   14df0:	e1a03c03 	mov	r3, r3, lsl #24
   14df4:	e1833001 	orr	r3, r3, r1
   14df8:	e0802003 	add	r2, r0, r3
   14dfc:	e59f32cc 	ldr	r3, [pc, #716]	; 150d0 <uBloxHandleMessage+0x780>
   14e00:	e0831392 	umull	r1, r3, r2, r3
   14e04:	e1a030a3 	mov	r3, r3, lsr #1
   14e08:	e1a02003 	mov	r2, r3
   14e0c:	e59f32b8 	ldr	r3, [pc, #696]	; 150cc <uBloxHandleMessage+0x77c>
   14e10:	e5832000 	str	r2, [r3]
   14e14:	e59f32a4 	ldr	r3, [pc, #676]	; 150c0 <uBloxHandleMessage+0x770>
   14e18:	e5932018 	ldr	r2, [r3, #24]
   14e1c:	e3a03dea 	mov	r3, #14976	; 0x3a80
   14e20:	e2833018 	add	r3, r3, #24	; 0x18
   14e24:	e1520003 	cmp	r2, r3
   14e28:	8a000003 	bhi	14e3c <uBloxHandleMessage+0x4ec>
   14e2c:	e59f3298 	ldr	r3, [pc, #664]	; 150cc <uBloxHandleMessage+0x77c>
   14e30:	e5933000 	ldr	r3, [r3]
   14e34:	e35300e6 	cmp	r3, #230	; 0xe6
   14e38:	da000004 	ble	14e50 <uBloxHandleMessage+0x500>
   14e3c:	e59f327c 	ldr	r3, [pc, #636]	; 150c0 <uBloxHandleMessage+0x770>
   14e40:	e5933028 	ldr	r3, [r3, #40]
   14e44:	e3c32003 	bic	r2, r3, #3	; 0x3
   14e48:	e59f3270 	ldr	r3, [pc, #624]	; 150c0 <uBloxHandleMessage+0x770>
   14e4c:	e5832028 	str	r2, [r3, #40]
   14e50:	e59f227c 	ldr	r2, [pc, #636]	; 150d4 <uBloxHandleMessage+0x784>
   14e54:	e3a03001 	mov	r3, #1	; 0x1
   14e58:	e5823000 	str	r3, [r2]
   14e5c:	e59f2274 	ldr	r2, [pc, #628]	; 150d8 <uBloxHandleMessage+0x788>
   14e60:	e3a03001 	mov	r3, #1	; 0x1
   14e64:	e5c23000 	strb	r3, [r2]
   14e68:	e59f226c 	ldr	r2, [pc, #620]	; 150dc <uBloxHandleMessage+0x78c>
   14e6c:	e3a03000 	mov	r3, #0	; 0x0
   14e70:	e5823000 	str	r3, [r2]
   14e74:	ea00008d 	b	150b0 <uBloxHandleMessage+0x760>
   14e78:	e51b3034 	ldr	r3, [fp, #-52]
   14e7c:	e50b3018 	str	r3, [fp, #-24]
   14e80:	e51b3018 	ldr	r3, [fp, #-24]
   14e84:	e5d33004 	ldrb	r3, [r3, #4]
   14e88:	e3530010 	cmp	r3, #16	; 0x10
   14e8c:	8a000087 	bhi	150b0 <uBloxHandleMessage+0x760>
   14e90:	e51b3034 	ldr	r3, [fp, #-52]
   14e94:	e2830008 	add	r0, r3, #8	; 0x8
   14e98:	e51b3018 	ldr	r3, [fp, #-24]
   14e9c:	e5d33004 	ldrb	r3, [r3, #4]
   14ea0:	e1a02003 	mov	r2, r3
   14ea4:	e1a03002 	mov	r3, r2
   14ea8:	e1a03083 	mov	r3, r3, lsl #1
   14eac:	e0833002 	add	r3, r3, r2
   14eb0:	e1a03103 	mov	r3, r3, lsl #2
   14eb4:	e1a01003 	mov	r1, r3
   14eb8:	e59f3220 	ldr	r3, [pc, #544]	; 150e0 <uBloxHandleMessage+0x790>
   14ebc:	e1a02000 	mov	r2, r0
   14ec0:	e1a0c001 	mov	ip, r1
   14ec4:	e1a00003 	mov	r0, r3
   14ec8:	e1a01002 	mov	r1, r2
   14ecc:	e1a0200c 	mov	r2, ip
   14ed0:	eb000e37 	bl	187b4 <__memcpy_from_arm>
   14ed4:	ea000075 	b	150b0 <uBloxHandleMessage+0x760>
   14ed8:	e51b3034 	ldr	r3, [fp, #-52]
   14edc:	e5d33000 	ldrb	r3, [r3]
   14ee0:	e59f21fc 	ldr	r2, [pc, #508]	; 150e4 <uBloxHandleMessage+0x794>
   14ee4:	e5c23000 	strb	r3, [r2]
   14ee8:	e51b3034 	ldr	r3, [fp, #-52]
   14eec:	e2833001 	add	r3, r3, #1	; 0x1
   14ef0:	e5d33000 	ldrb	r3, [r3]
   14ef4:	e59f21ec 	ldr	r2, [pc, #492]	; 150e8 <uBloxHandleMessage+0x798>
   14ef8:	e5c23000 	strb	r3, [r2]
   14efc:	e59f31e8 	ldr	r3, [pc, #488]	; 150ec <uBloxHandleMessage+0x79c>
   14f00:	e5d33000 	ldrb	r3, [r3]
   14f04:	e20330ff 	and	r3, r3, #255	; 0xff
   14f08:	e3530000 	cmp	r3, #0	; 0x0
   14f0c:	0a00001d 	beq	14f88 <uBloxHandleMessage+0x638>
   14f10:	e59f31cc 	ldr	r3, [pc, #460]	; 150e4 <uBloxHandleMessage+0x794>
   14f14:	e5d33000 	ldrb	r3, [r3]
   14f18:	e20330ff 	and	r3, r3, #255	; 0xff
   14f1c:	e3530006 	cmp	r3, #6	; 0x6
   14f20:	1a000018 	bne	14f88 <uBloxHandleMessage+0x638>
   14f24:	e59f31bc 	ldr	r3, [pc, #444]	; 150e8 <uBloxHandleMessage+0x798>
   14f28:	e5d33000 	ldrb	r3, [r3]
   14f2c:	e20330ff 	and	r3, r3, #255	; 0xff
   14f30:	e3530024 	cmp	r3, #36	; 0x24
   14f34:	1a000013 	bne	14f88 <uBloxHandleMessage+0x638>
   14f38:	e59f21ac 	ldr	r2, [pc, #428]	; 150ec <uBloxHandleMessage+0x79c>
   14f3c:	e3a03000 	mov	r3, #0	; 0x0
   14f40:	e5c23000 	strb	r3, [r2]
   14f44:	e55b3030 	ldrb	r3, [fp, #-48]
   14f48:	e3530001 	cmp	r3, #1	; 0x1
   14f4c:	1a000006 	bne	14f6c <uBloxHandleMessage+0x61c>
   14f50:	e59f2198 	ldr	r2, [pc, #408]	; 150f0 <uBloxHandleMessage+0x7a0>
   14f54:	e3a03002 	mov	r3, #2	; 0x2
   14f58:	e5c23000 	strb	r3, [r2]
   14f5c:	e59f2190 	ldr	r2, [pc, #400]	; 150f4 <uBloxHandleMessage+0x7a4>
   14f60:	e59f3190 	ldr	r3, [pc, #400]	; 150f8 <uBloxHandleMessage+0x7a8>
   14f64:	e5823000 	str	r3, [r2]
   14f68:	ea000050 	b	150b0 <uBloxHandleMessage+0x760>
   14f6c:	e59f217c 	ldr	r2, [pc, #380]	; 150f0 <uBloxHandleMessage+0x7a0>
   14f70:	e3a03001 	mov	r3, #1	; 0x1
   14f74:	e5c23000 	strb	r3, [r2]
   14f78:	e59f2174 	ldr	r2, [pc, #372]	; 150f4 <uBloxHandleMessage+0x7a4>
   14f7c:	e59f3178 	ldr	r3, [pc, #376]	; 150fc <uBloxHandleMessage+0x7ac>
   14f80:	e5823000 	str	r3, [r2]
   14f84:	ea000049 	b	150b0 <uBloxHandleMessage+0x760>
   14f88:	e55b3030 	ldrb	r3, [fp, #-48]
   14f8c:	e3530001 	cmp	r3, #1	; 0x1
   14f90:	0a000000 	beq	14f98 <uBloxHandleMessage+0x648>
   14f94:	ea000045 	b	150b0 <uBloxHandleMessage+0x760>
   14f98:	e59f3160 	ldr	r3, [pc, #352]	; 15100 <uBloxHandleMessage+0x7b0>
   14f9c:	e3a02001 	mov	r2, #1	; 0x1
   14fa0:	e5c32000 	strb	r2, [r3]
   14fa4:	ea000041 	b	150b0 <uBloxHandleMessage+0x760>
   14fa8:	e55b2030 	ldrb	r2, [fp, #-48]
   14fac:	e50b203c 	str	r2, [fp, #-60]
   14fb0:	e51b303c 	ldr	r3, [fp, #-60]
   14fb4:	e3530001 	cmp	r3, #1	; 0x1
   14fb8:	0a000003 	beq	14fcc <uBloxHandleMessage+0x67c>
   14fbc:	e51b103c 	ldr	r1, [fp, #-60]
   14fc0:	e3510009 	cmp	r1, #9	; 0x9
   14fc4:	0a000003 	beq	14fd8 <uBloxHandleMessage+0x688>
   14fc8:	ea000038 	b	150b0 <uBloxHandleMessage+0x760>
   14fcc:	e51b3034 	ldr	r3, [fp, #-52]
   14fd0:	e50b3010 	str	r3, [fp, #-16]
   14fd4:	ea000035 	b	150b0 <uBloxHandleMessage+0x760>
   14fd8:	e51b3034 	ldr	r3, [fp, #-52]
   14fdc:	e50b3014 	str	r3, [fp, #-20]
   14fe0:	e51b3014 	ldr	r3, [fp, #-20]
   14fe4:	e5d33014 	ldrb	r3, [r3, #20]
   14fe8:	e59f2114 	ldr	r2, [pc, #276]	; 15104 <uBloxHandleMessage+0x7b4>
   14fec:	e5c23000 	strb	r3, [r2]
   14ff0:	e51b3014 	ldr	r3, [fp, #-20]
   14ff4:	e5d33015 	ldrb	r3, [r3, #21]
   14ff8:	e59f2104 	ldr	r2, [pc, #260]	; 15104 <uBloxHandleMessage+0x7b4>
   14ffc:	e5c23001 	strb	r3, [r2, #1]
   15000:	e51b3014 	ldr	r3, [fp, #-20]
   15004:	e5d32012 	ldrb	r2, [r3, #18]
   15008:	e5d33013 	ldrb	r3, [r3, #19]
   1500c:	e1a03403 	mov	r3, r3, lsl #8
   15010:	e1833002 	orr	r3, r3, r2
   15014:	e1a03803 	mov	r3, r3, lsl #16
   15018:	e1a00823 	mov	r0, r3, lsr #16
   1501c:	e59fc0e0 	ldr	ip, [pc, #224]	; 15104 <uBloxHandleMessage+0x7b4>
   15020:	e20010ff 	and	r1, r0, #255	; 0xff
   15024:	e3a03000 	mov	r3, #0	; 0x0
   15028:	e1a02003 	mov	r2, r3
   1502c:	e1a03001 	mov	r3, r1
   15030:	e1823003 	orr	r3, r2, r3
   15034:	e5cc3002 	strb	r3, [ip, #2]
   15038:	e1a03420 	mov	r3, r0, lsr #8
   1503c:	e1a03803 	mov	r3, r3, lsl #16
   15040:	e1a01823 	mov	r1, r3, lsr #16
   15044:	e3a03000 	mov	r3, #0	; 0x0
   15048:	e1a02003 	mov	r2, r3
   1504c:	e1a03001 	mov	r3, r1
   15050:	e1823003 	orr	r3, r2, r3
   15054:	e5cc3003 	strb	r3, [ip, #3]
   15058:	e51b3014 	ldr	r3, [fp, #-20]
   1505c:	e5d32010 	ldrb	r2, [r3, #16]
   15060:	e5d33011 	ldrb	r3, [r3, #17]
   15064:	e1a03403 	mov	r3, r3, lsl #8
   15068:	e1833002 	orr	r3, r3, r2
   1506c:	e1a03803 	mov	r3, r3, lsl #16
   15070:	e1a00823 	mov	r0, r3, lsr #16
   15074:	e59fc088 	ldr	ip, [pc, #136]	; 15104 <uBloxHandleMessage+0x7b4>
   15078:	e20010ff 	and	r1, r0, #255	; 0xff
   1507c:	e3a03000 	mov	r3, #0	; 0x0
   15080:	e1a02003 	mov	r2, r3
   15084:	e1a03001 	mov	r3, r1
   15088:	e1823003 	orr	r3, r2, r3
   1508c:	e5cc3004 	strb	r3, [ip, #4]
   15090:	e1a03420 	mov	r3, r0, lsr #8
   15094:	e1a03803 	mov	r3, r3, lsl #16
   15098:	e1a01823 	mov	r1, r3, lsr #16
   1509c:	e3a03000 	mov	r3, #0	; 0x0
   150a0:	e1a02003 	mov	r2, r3
   150a4:	e1a03001 	mov	r3, r1
   150a8:	e1823003 	orr	r3, r2, r3
   150ac:	e5cc3005 	strb	r3, [ip, #5]
   150b0:	e24bd00c 	sub	sp, fp, #12	; 0xc
   150b4:	e89d6800 	ldmia	sp, {fp, sp, lr}
   150b8:	e12fff1e 	bx	lr
   150bc:	40001f4a 	andmi	r1, r0, sl, asr #30
   150c0:	40002014 	andmi	r2, r0, r4, lsl r0
   150c4:	40004dd0 	ldrmid	r4, [r0], -r0
   150c8:	51eb851f 	mvnpl	r8, pc, lsl r5
   150cc:	40001f50 	andmi	r1, r0, r0, asr pc
   150d0:	aaaaaaab 	bge	feabfb84 <VPBDIV+0x1e8c3a84>
   150d4:	40000dcc 	andmi	r0, r0, ip, asr #27
   150d8:	40000da0 	andmi	r0, r0, r0, lsr #27
   150dc:	40000e90 	mulmi	r0, r0, lr
   150e0:	400054d0 	ldrmid	r5, [r0], -r0
   150e4:	40001f45 	andmi	r1, r0, r5, asr #30
   150e8:	40001f46 	andmi	r1, r0, r6, asr #30
   150ec:	40001f48 	andmi	r1, r0, r8, asr #30
   150f0:	40001f4c 	andmi	r1, r0, ip, asr #30
   150f4:	40005594 	mulmi	r0, r4, r5
   150f8:	00018db0 	streqh	r8, [r1], -r0
   150fc:	00018db6 	streqh	r8, [r1], -r6
   15100:	40001f44 	andmi	r1, r0, r4, asr #30
   15104:	40005598 	mulmi	r0, r8, r5

00015108 <uBloxReceiveHandler>:
   15108:	e1a0c00d 	mov	ip, sp
   1510c:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   15110:	e24cb004 	sub	fp, ip, #4	; 0x4
   15114:	e24dd004 	sub	sp, sp, #4	; 0x4
   15118:	e1a03000 	mov	r3, r0
   1511c:	e54b3010 	strb	r3, [fp, #-16]
   15120:	e59f3670 	ldr	r3, [pc, #1648]	; 15798 <uBloxReceiveHandler+0x690>
   15124:	e5d3200a 	ldrb	r2, [r3, #10]
   15128:	e5d3300b 	ldrb	r3, [r3, #11]
   1512c:	e1a03403 	mov	r3, r3, lsl #8
   15130:	e1833002 	orr	r3, r3, r2
   15134:	e1a03803 	mov	r3, r3, lsl #16
   15138:	e1a03823 	mov	r3, r3, lsr #16
   1513c:	e2833001 	add	r3, r3, #1	; 0x1
   15140:	e1a03803 	mov	r3, r3, lsl #16
   15144:	e1a00823 	mov	r0, r3, lsr #16
   15148:	e59fc648 	ldr	ip, [pc, #1608]	; 15798 <uBloxReceiveHandler+0x690>
   1514c:	e20010ff 	and	r1, r0, #255	; 0xff
   15150:	e3a03000 	mov	r3, #0	; 0x0
   15154:	e1a02003 	mov	r2, r3
   15158:	e1a03001 	mov	r3, r1
   1515c:	e1823003 	orr	r3, r2, r3
   15160:	e5cc300a 	strb	r3, [ip, #10]
   15164:	e1a03420 	mov	r3, r0, lsr #8
   15168:	e1a03803 	mov	r3, r3, lsl #16
   1516c:	e1a01823 	mov	r1, r3, lsr #16
   15170:	e3a03000 	mov	r3, #0	; 0x0
   15174:	e1a02003 	mov	r2, r3
   15178:	e1a03001 	mov	r3, r1
   1517c:	e1823003 	orr	r3, r2, r3
   15180:	e5cc300b 	strb	r3, [ip, #11]
   15184:	e59f3610 	ldr	r3, [pc, #1552]	; 1579c <uBloxReceiveHandler+0x694>
   15188:	e5d33000 	ldrb	r3, [r3]
   1518c:	e3530009 	cmp	r3, #9	; 0x9
   15190:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
   15194:	ea000179 	b	15780 <uBloxReceiveHandler+0x678>
   15198:	000151c0 	andeq	r5, r1, r0, asr #3
   1519c:	000151dc 	ldreqd	r5, [r1], -ip
   151a0:	00015284 	andeq	r5, r1, r4, lsl #5
   151a4:	000152dc 	ldreqd	r5, [r1], -ip
   151a8:	00015334 	andeq	r5, r1, r4, lsr r3
   151ac:	0001538c 	andeq	r5, r1, ip, lsl #7
   151b0:	000154b8 	streqh	r5, [r1], -r8
   151b4:	00015568 	andeq	r5, r1, r8, ror #10
   151b8:	00015584 	andeq	r5, r1, r4, lsl #11
   151bc:	00015664 	andeq	r5, r1, r4, ror #12
   151c0:	e55b3010 	ldrb	r3, [fp, #-16]
   151c4:	e35300b5 	cmp	r3, #181	; 0xb5
   151c8:	1a00016f 	bne	1578c <uBloxReceiveHandler+0x684>
   151cc:	e59f35c8 	ldr	r3, [pc, #1480]	; 1579c <uBloxReceiveHandler+0x694>
   151d0:	e3a02001 	mov	r2, #1	; 0x1
   151d4:	e5c32000 	strb	r2, [r3]
   151d8:	ea00016b 	b	1578c <uBloxReceiveHandler+0x684>
   151dc:	e55b3010 	ldrb	r3, [fp, #-16]
   151e0:	e3530062 	cmp	r3, #98	; 0x62
   151e4:	1a000022 	bne	15274 <uBloxReceiveHandler+0x16c>
   151e8:	e59f25ac 	ldr	r2, [pc, #1452]	; 1579c <uBloxReceiveHandler+0x694>
   151ec:	e3a03002 	mov	r3, #2	; 0x2
   151f0:	e5c23000 	strb	r3, [r2]
   151f4:	e59f25a4 	ldr	r2, [pc, #1444]	; 157a0 <uBloxReceiveHandler+0x698>
   151f8:	e3a03000 	mov	r3, #0	; 0x0
   151fc:	e5c23000 	strb	r3, [r2]
   15200:	e59f259c 	ldr	r2, [pc, #1436]	; 157a4 <uBloxReceiveHandler+0x69c>
   15204:	e3a03000 	mov	r3, #0	; 0x0
   15208:	e5c23000 	strb	r3, [r2]
   1520c:	e59f3584 	ldr	r3, [pc, #1412]	; 15798 <uBloxReceiveHandler+0x690>
   15210:	e5d32008 	ldrb	r2, [r3, #8]
   15214:	e5d33009 	ldrb	r3, [r3, #9]
   15218:	e1a03403 	mov	r3, r3, lsl #8
   1521c:	e1833002 	orr	r3, r3, r2
   15220:	e1a03803 	mov	r3, r3, lsl #16
   15224:	e1a03823 	mov	r3, r3, lsr #16
   15228:	e2833001 	add	r3, r3, #1	; 0x1
   1522c:	e1a03803 	mov	r3, r3, lsl #16
   15230:	e1a00823 	mov	r0, r3, lsr #16
   15234:	e59fc55c 	ldr	ip, [pc, #1372]	; 15798 <uBloxReceiveHandler+0x690>
   15238:	e20010ff 	and	r1, r0, #255	; 0xff
   1523c:	e3a03000 	mov	r3, #0	; 0x0
   15240:	e1a02003 	mov	r2, r3
   15244:	e1a03001 	mov	r3, r1
   15248:	e1823003 	orr	r3, r2, r3
   1524c:	e5cc3008 	strb	r3, [ip, #8]
   15250:	e1a03420 	mov	r3, r0, lsr #8
   15254:	e1a03803 	mov	r3, r3, lsl #16
   15258:	e1a01823 	mov	r1, r3, lsr #16
   1525c:	e3a03000 	mov	r3, #0	; 0x0
   15260:	e1a02003 	mov	r2, r3
   15264:	e1a03001 	mov	r3, r1
   15268:	e1823003 	orr	r3, r2, r3
   1526c:	e5cc3009 	strb	r3, [ip, #9]
   15270:	ea000145 	b	1578c <uBloxReceiveHandler+0x684>
   15274:	e59f3520 	ldr	r3, [pc, #1312]	; 1579c <uBloxReceiveHandler+0x694>
   15278:	e3a02000 	mov	r2, #0	; 0x0
   1527c:	e5c32000 	strb	r2, [r3]
   15280:	ea000141 	b	1578c <uBloxReceiveHandler+0x684>
   15284:	e59f251c 	ldr	r2, [pc, #1308]	; 157a8 <uBloxReceiveHandler+0x6a0>
   15288:	e55b3010 	ldrb	r3, [fp, #-16]
   1528c:	e5c23000 	strb	r3, [r2]
   15290:	e59f2504 	ldr	r2, [pc, #1284]	; 1579c <uBloxReceiveHandler+0x694>
   15294:	e3a03003 	mov	r3, #3	; 0x3
   15298:	e5c23000 	strb	r3, [r2]
   1529c:	e59f34fc 	ldr	r3, [pc, #1276]	; 157a0 <uBloxReceiveHandler+0x698>
   152a0:	e5d32000 	ldrb	r2, [r3]
   152a4:	e55b3010 	ldrb	r3, [fp, #-16]
   152a8:	e0823003 	add	r3, r2, r3
   152ac:	e20330ff 	and	r3, r3, #255	; 0xff
   152b0:	e59f24e8 	ldr	r2, [pc, #1256]	; 157a0 <uBloxReceiveHandler+0x698>
   152b4:	e5c23000 	strb	r3, [r2]
   152b8:	e59f34e4 	ldr	r3, [pc, #1252]	; 157a4 <uBloxReceiveHandler+0x69c>
   152bc:	e5d32000 	ldrb	r2, [r3]
   152c0:	e59f34d8 	ldr	r3, [pc, #1240]	; 157a0 <uBloxReceiveHandler+0x698>
   152c4:	e5d33000 	ldrb	r3, [r3]
   152c8:	e0823003 	add	r3, r2, r3
   152cc:	e20330ff 	and	r3, r3, #255	; 0xff
   152d0:	e59f24cc 	ldr	r2, [pc, #1228]	; 157a4 <uBloxReceiveHandler+0x69c>
   152d4:	e5c23000 	strb	r3, [r2]
   152d8:	ea00012b 	b	1578c <uBloxReceiveHandler+0x684>
   152dc:	e59f24c8 	ldr	r2, [pc, #1224]	; 157ac <uBloxReceiveHandler+0x6a4>
   152e0:	e55b3010 	ldrb	r3, [fp, #-16]
   152e4:	e5c23000 	strb	r3, [r2]
   152e8:	e59f24ac 	ldr	r2, [pc, #1196]	; 1579c <uBloxReceiveHandler+0x694>
   152ec:	e3a03004 	mov	r3, #4	; 0x4
   152f0:	e5c23000 	strb	r3, [r2]
   152f4:	e59f34a4 	ldr	r3, [pc, #1188]	; 157a0 <uBloxReceiveHandler+0x698>
   152f8:	e5d32000 	ldrb	r2, [r3]
   152fc:	e55b3010 	ldrb	r3, [fp, #-16]
   15300:	e0823003 	add	r3, r2, r3
   15304:	e20330ff 	and	r3, r3, #255	; 0xff
   15308:	e59f2490 	ldr	r2, [pc, #1168]	; 157a0 <uBloxReceiveHandler+0x698>
   1530c:	e5c23000 	strb	r3, [r2]
   15310:	e59f348c 	ldr	r3, [pc, #1164]	; 157a4 <uBloxReceiveHandler+0x69c>
   15314:	e5d32000 	ldrb	r2, [r3]
   15318:	e59f3480 	ldr	r3, [pc, #1152]	; 157a0 <uBloxReceiveHandler+0x698>
   1531c:	e5d33000 	ldrb	r3, [r3]
   15320:	e0823003 	add	r3, r2, r3
   15324:	e20330ff 	and	r3, r3, #255	; 0xff
   15328:	e59f2474 	ldr	r2, [pc, #1140]	; 157a4 <uBloxReceiveHandler+0x69c>
   1532c:	e5c23000 	strb	r3, [r2]
   15330:	ea000115 	b	1578c <uBloxReceiveHandler+0x684>
   15334:	e55b2010 	ldrb	r2, [fp, #-16]
   15338:	e59f3470 	ldr	r3, [pc, #1136]	; 157b0 <uBloxReceiveHandler+0x6a8>
   1533c:	e1c320b0 	strh	r2, [r3]
   15340:	e59f2454 	ldr	r2, [pc, #1108]	; 1579c <uBloxReceiveHandler+0x694>
   15344:	e3a03005 	mov	r3, #5	; 0x5
   15348:	e5c23000 	strb	r3, [r2]
   1534c:	e59f344c 	ldr	r3, [pc, #1100]	; 157a0 <uBloxReceiveHandler+0x698>
   15350:	e5d32000 	ldrb	r2, [r3]
   15354:	e55b3010 	ldrb	r3, [fp, #-16]
   15358:	e0823003 	add	r3, r2, r3
   1535c:	e20330ff 	and	r3, r3, #255	; 0xff
   15360:	e59f2438 	ldr	r2, [pc, #1080]	; 157a0 <uBloxReceiveHandler+0x698>
   15364:	e5c23000 	strb	r3, [r2]
   15368:	e59f3434 	ldr	r3, [pc, #1076]	; 157a4 <uBloxReceiveHandler+0x69c>
   1536c:	e5d32000 	ldrb	r2, [r3]
   15370:	e59f3428 	ldr	r3, [pc, #1064]	; 157a0 <uBloxReceiveHandler+0x698>
   15374:	e5d33000 	ldrb	r3, [r3]
   15378:	e0823003 	add	r3, r2, r3
   1537c:	e20330ff 	and	r3, r3, #255	; 0xff
   15380:	e59f241c 	ldr	r2, [pc, #1052]	; 157a4 <uBloxReceiveHandler+0x69c>
   15384:	e5c23000 	strb	r3, [r2]
   15388:	ea0000ff 	b	1578c <uBloxReceiveHandler+0x684>
   1538c:	e55b3010 	ldrb	r3, [fp, #-16]
   15390:	e1a03403 	mov	r3, r3, lsl #8
   15394:	e1a03803 	mov	r3, r3, lsl #16
   15398:	e1a02823 	mov	r2, r3, lsr #16
   1539c:	e59f340c 	ldr	r3, [pc, #1036]	; 157b0 <uBloxReceiveHandler+0x6a8>
   153a0:	e1d330b0 	ldrh	r3, [r3]
   153a4:	e1823003 	orr	r3, r2, r3
   153a8:	e1a03803 	mov	r3, r3, lsl #16
   153ac:	e1a03823 	mov	r3, r3, lsr #16
   153b0:	e1a03803 	mov	r3, r3, lsl #16
   153b4:	e1a02823 	mov	r2, r3, lsr #16
   153b8:	e59f33f0 	ldr	r3, [pc, #1008]	; 157b0 <uBloxReceiveHandler+0x6a8>
   153bc:	e1c320b0 	strh	r2, [r3]
   153c0:	e59f23ec 	ldr	r2, [pc, #1004]	; 157b4 <uBloxReceiveHandler+0x6ac>
   153c4:	e3a03000 	mov	r3, #0	; 0x0
   153c8:	e1c230b0 	strh	r3, [r2]
   153cc:	e59f33cc 	ldr	r3, [pc, #972]	; 157a0 <uBloxReceiveHandler+0x698>
   153d0:	e5d32000 	ldrb	r2, [r3]
   153d4:	e55b3010 	ldrb	r3, [fp, #-16]
   153d8:	e0823003 	add	r3, r2, r3
   153dc:	e20330ff 	and	r3, r3, #255	; 0xff
   153e0:	e59f23b8 	ldr	r2, [pc, #952]	; 157a0 <uBloxReceiveHandler+0x698>
   153e4:	e5c23000 	strb	r3, [r2]
   153e8:	e59f33b4 	ldr	r3, [pc, #948]	; 157a4 <uBloxReceiveHandler+0x69c>
   153ec:	e5d32000 	ldrb	r2, [r3]
   153f0:	e59f33a8 	ldr	r3, [pc, #936]	; 157a0 <uBloxReceiveHandler+0x698>
   153f4:	e5d33000 	ldrb	r3, [r3]
   153f8:	e0823003 	add	r3, r2, r3
   153fc:	e20330ff 	and	r3, r3, #255	; 0xff
   15400:	e59f239c 	ldr	r2, [pc, #924]	; 157a4 <uBloxReceiveHandler+0x69c>
   15404:	e5c23000 	strb	r3, [r2]
   15408:	e59f3398 	ldr	r3, [pc, #920]	; 157a8 <uBloxReceiveHandler+0x6a0>
   1540c:	e5d33000 	ldrb	r3, [r3]
   15410:	e3530002 	cmp	r3, #2	; 0x2
   15414:	1a000015 	bne	15470 <uBloxReceiveHandler+0x368>
   15418:	e59f338c 	ldr	r3, [pc, #908]	; 157ac <uBloxReceiveHandler+0x6a4>
   1541c:	e5d33000 	ldrb	r3, [r3]
   15420:	e3530010 	cmp	r3, #16	; 0x10
   15424:	1a000011 	bne	15470 <uBloxReceiveHandler+0x368>
   15428:	e59f3380 	ldr	r3, [pc, #896]	; 157b0 <uBloxReceiveHandler+0x6a8>
   1542c:	e1d330b0 	ldrh	r3, [r3]
   15430:	e3530f5e 	cmp	r3, #376	; 0x178
   15434:	da000009 	ble	15460 <uBloxReceiveHandler+0x358>
   15438:	e59f235c 	ldr	r2, [pc, #860]	; 1579c <uBloxReceiveHandler+0x694>
   1543c:	e3a03000 	mov	r3, #0	; 0x0
   15440:	e5c23000 	strb	r3, [r2]
   15444:	e59f334c 	ldr	r3, [pc, #844]	; 15798 <uBloxReceiveHandler+0x690>
   15448:	e5d3300c 	ldrb	r3, [r3, #12]
   1544c:	e2833001 	add	r3, r3, #1	; 0x1
   15450:	e20330ff 	and	r3, r3, #255	; 0xff
   15454:	e59f233c 	ldr	r2, [pc, #828]	; 15798 <uBloxReceiveHandler+0x690>
   15458:	e5c2300c 	strb	r3, [r2, #12]
   1545c:	ea0000ca 	b	1578c <uBloxReceiveHandler+0x684>
   15460:	e59f3334 	ldr	r3, [pc, #820]	; 1579c <uBloxReceiveHandler+0x694>
   15464:	e3a02009 	mov	r2, #9	; 0x9
   15468:	e5c32000 	strb	r2, [r3]
   1546c:	ea0000c6 	b	1578c <uBloxReceiveHandler+0x684>
   15470:	e59f3338 	ldr	r3, [pc, #824]	; 157b0 <uBloxReceiveHandler+0x6a8>
   15474:	e1d330b0 	ldrh	r3, [r3]
   15478:	e3530c01 	cmp	r3, #256	; 0x100
   1547c:	9a000009 	bls	154a8 <uBloxReceiveHandler+0x3a0>
   15480:	e59f2314 	ldr	r2, [pc, #788]	; 1579c <uBloxReceiveHandler+0x694>
   15484:	e3a03000 	mov	r3, #0	; 0x0
   15488:	e5c23000 	strb	r3, [r2]
   1548c:	e59f3304 	ldr	r3, [pc, #772]	; 15798 <uBloxReceiveHandler+0x690>
   15490:	e5d3300c 	ldrb	r3, [r3, #12]
   15494:	e2833001 	add	r3, r3, #1	; 0x1
   15498:	e20330ff 	and	r3, r3, #255	; 0xff
   1549c:	e59f22f4 	ldr	r2, [pc, #756]	; 15798 <uBloxReceiveHandler+0x690>
   154a0:	e5c2300c 	strb	r3, [r2, #12]
   154a4:	ea0000b8 	b	1578c <uBloxReceiveHandler+0x684>
   154a8:	e59f32ec 	ldr	r3, [pc, #748]	; 1579c <uBloxReceiveHandler+0x694>
   154ac:	e3a02006 	mov	r2, #6	; 0x6
   154b0:	e5c32000 	strb	r2, [r3]
   154b4:	ea0000b4 	b	1578c <uBloxReceiveHandler+0x684>
   154b8:	e59f32e0 	ldr	r3, [pc, #736]	; 157a0 <uBloxReceiveHandler+0x698>
   154bc:	e5d32000 	ldrb	r2, [r3]
   154c0:	e55b3010 	ldrb	r3, [fp, #-16]
   154c4:	e0823003 	add	r3, r2, r3
   154c8:	e20330ff 	and	r3, r3, #255	; 0xff
   154cc:	e59f22cc 	ldr	r2, [pc, #716]	; 157a0 <uBloxReceiveHandler+0x698>
   154d0:	e5c23000 	strb	r3, [r2]
   154d4:	e59f32c8 	ldr	r3, [pc, #712]	; 157a4 <uBloxReceiveHandler+0x69c>
   154d8:	e5d32000 	ldrb	r2, [r3]
   154dc:	e59f32bc 	ldr	r3, [pc, #700]	; 157a0 <uBloxReceiveHandler+0x698>
   154e0:	e5d33000 	ldrb	r3, [r3]
   154e4:	e0823003 	add	r3, r2, r3
   154e8:	e20330ff 	and	r3, r3, #255	; 0xff
   154ec:	e59f22b0 	ldr	r2, [pc, #688]	; 157a4 <uBloxReceiveHandler+0x69c>
   154f0:	e5c23000 	strb	r3, [r2]
   154f4:	e59f32b8 	ldr	r3, [pc, #696]	; 157b4 <uBloxReceiveHandler+0x6ac>
   154f8:	e1d330b0 	ldrh	r3, [r3]
   154fc:	e35300ff 	cmp	r3, #255	; 0xff
   15500:	9a000003 	bls	15514 <uBloxReceiveHandler+0x40c>
   15504:	e59f3290 	ldr	r3, [pc, #656]	; 1579c <uBloxReceiveHandler+0x694>
   15508:	e3a02000 	mov	r2, #0	; 0x0
   1550c:	e5c32000 	strb	r2, [r3]
   15510:	ea00009d 	b	1578c <uBloxReceiveHandler+0x684>
   15514:	e59f3298 	ldr	r3, [pc, #664]	; 157b4 <uBloxReceiveHandler+0x6ac>
   15518:	e1d310b0 	ldrh	r1, [r3]
   1551c:	e1a00001 	mov	r0, r1
   15520:	e59f2290 	ldr	r2, [pc, #656]	; 157b8 <uBloxReceiveHandler+0x6b0>
   15524:	e55b3010 	ldrb	r3, [fp, #-16]
   15528:	e7c23000 	strb	r3, [r2, r0]
   1552c:	e2813001 	add	r3, r1, #1	; 0x1
   15530:	e1a03803 	mov	r3, r3, lsl #16
   15534:	e1a02823 	mov	r2, r3, lsr #16
   15538:	e59f3274 	ldr	r3, [pc, #628]	; 157b4 <uBloxReceiveHandler+0x6ac>
   1553c:	e1c320b0 	strh	r2, [r3]
   15540:	e59f326c 	ldr	r3, [pc, #620]	; 157b4 <uBloxReceiveHandler+0x6ac>
   15544:	e1d320b0 	ldrh	r2, [r3]
   15548:	e59f3260 	ldr	r3, [pc, #608]	; 157b0 <uBloxReceiveHandler+0x6a8>
   1554c:	e1d330b0 	ldrh	r3, [r3]
   15550:	e1520003 	cmp	r2, r3
   15554:	1a00008c 	bne	1578c <uBloxReceiveHandler+0x684>
   15558:	e59f323c 	ldr	r3, [pc, #572]	; 1579c <uBloxReceiveHandler+0x694>
   1555c:	e3a02007 	mov	r2, #7	; 0x7
   15560:	e5c32000 	strb	r2, [r3]
   15564:	ea000088 	b	1578c <uBloxReceiveHandler+0x684>
   15568:	e59f224c 	ldr	r2, [pc, #588]	; 157bc <uBloxReceiveHandler+0x6b4>
   1556c:	e55b3010 	ldrb	r3, [fp, #-16]
   15570:	e5c23000 	strb	r3, [r2]
   15574:	e59f2220 	ldr	r2, [pc, #544]	; 1579c <uBloxReceiveHandler+0x694>
   15578:	e3a03008 	mov	r3, #8	; 0x8
   1557c:	e5c23000 	strb	r3, [r2]
   15580:	ea000081 	b	1578c <uBloxReceiveHandler+0x684>
   15584:	e59f2234 	ldr	r2, [pc, #564]	; 157c0 <uBloxReceiveHandler+0x6b8>
   15588:	e55b3010 	ldrb	r3, [fp, #-16]
   1558c:	e5c23000 	strb	r3, [r2]
   15590:	e59f3208 	ldr	r3, [pc, #520]	; 157a0 <uBloxReceiveHandler+0x698>
   15594:	e5d32000 	ldrb	r2, [r3]
   15598:	e59f321c 	ldr	r3, [pc, #540]	; 157bc <uBloxReceiveHandler+0x6b4>
   1559c:	e5d33000 	ldrb	r3, [r3]
   155a0:	e1520003 	cmp	r2, r3
   155a4:	1a00002a 	bne	15654 <uBloxReceiveHandler+0x54c>
   155a8:	e59f31f4 	ldr	r3, [pc, #500]	; 157a4 <uBloxReceiveHandler+0x69c>
   155ac:	e5d32000 	ldrb	r2, [r3]
   155b0:	e59f3208 	ldr	r3, [pc, #520]	; 157c0 <uBloxReceiveHandler+0x6b8>
   155b4:	e5d33000 	ldrb	r3, [r3]
   155b8:	e1520003 	cmp	r2, r3
   155bc:	1a000024 	bne	15654 <uBloxReceiveHandler+0x54c>
   155c0:	e59f31d0 	ldr	r3, [pc, #464]	; 15798 <uBloxReceiveHandler+0x690>
   155c4:	e5d32006 	ldrb	r2, [r3, #6]
   155c8:	e5d33007 	ldrb	r3, [r3, #7]
   155cc:	e1a03403 	mov	r3, r3, lsl #8
   155d0:	e1833002 	orr	r3, r3, r2
   155d4:	e1a03803 	mov	r3, r3, lsl #16
   155d8:	e1a03823 	mov	r3, r3, lsr #16
   155dc:	e2833001 	add	r3, r3, #1	; 0x1
   155e0:	e1a03803 	mov	r3, r3, lsl #16
   155e4:	e1a00823 	mov	r0, r3, lsr #16
   155e8:	e59fc1a8 	ldr	ip, [pc, #424]	; 15798 <uBloxReceiveHandler+0x690>
   155ec:	e20010ff 	and	r1, r0, #255	; 0xff
   155f0:	e3a03000 	mov	r3, #0	; 0x0
   155f4:	e1a02003 	mov	r2, r3
   155f8:	e1a03001 	mov	r3, r1
   155fc:	e1823003 	orr	r3, r2, r3
   15600:	e5cc3006 	strb	r3, [ip, #6]
   15604:	e1a03420 	mov	r3, r0, lsr #8
   15608:	e1a03803 	mov	r3, r3, lsl #16
   1560c:	e1a01823 	mov	r1, r3, lsr #16
   15610:	e3a03000 	mov	r3, #0	; 0x0
   15614:	e1a02003 	mov	r2, r3
   15618:	e1a03001 	mov	r3, r1
   1561c:	e1823003 	orr	r3, r2, r3
   15620:	e5cc3007 	strb	r3, [ip, #7]
   15624:	e59f317c 	ldr	r3, [pc, #380]	; 157a8 <uBloxReceiveHandler+0x6a0>
   15628:	e5d33000 	ldrb	r3, [r3]
   1562c:	e1a01003 	mov	r1, r3
   15630:	e59f3174 	ldr	r3, [pc, #372]	; 157ac <uBloxReceiveHandler+0x6a4>
   15634:	e5d33000 	ldrb	r3, [r3]
   15638:	e1a02003 	mov	r2, r3
   1563c:	e59f316c 	ldr	r3, [pc, #364]	; 157b0 <uBloxReceiveHandler+0x6a8>
   15640:	e1d330b0 	ldrh	r3, [r3]
   15644:	e1a00001 	mov	r0, r1
   15648:	e1a01002 	mov	r1, r2
   1564c:	e59f2164 	ldr	r2, [pc, #356]	; 157b8 <uBloxReceiveHandler+0x6b0>
   15650:	ebfffcbe 	bl	14950 <uBloxHandleMessage>
   15654:	e59f3140 	ldr	r3, [pc, #320]	; 1579c <uBloxReceiveHandler+0x694>
   15658:	e3a02000 	mov	r2, #0	; 0x0
   1565c:	e5c32000 	strb	r2, [r3]
   15660:	ea000049 	b	1578c <uBloxReceiveHandler+0x684>
   15664:	e59f3148 	ldr	r3, [pc, #328]	; 157b4 <uBloxReceiveHandler+0x6ac>
   15668:	e1d330b0 	ldrh	r3, [r3]
   1566c:	e1a02003 	mov	r2, r3
   15670:	e3a03f5e 	mov	r3, #376	; 0x178
   15674:	e2833001 	add	r3, r3, #1	; 0x1
   15678:	e1520003 	cmp	r2, r3
   1567c:	da000006 	ble	1569c <uBloxReceiveHandler+0x594>
   15680:	e59f212c 	ldr	r2, [pc, #300]	; 157b4 <uBloxReceiveHandler+0x6ac>
   15684:	e3a03000 	mov	r3, #0	; 0x0
   15688:	e1c230b0 	strh	r3, [r2]
   1568c:	e59f2108 	ldr	r2, [pc, #264]	; 1579c <uBloxReceiveHandler+0x694>
   15690:	e3a03000 	mov	r3, #0	; 0x0
   15694:	e5c23000 	strb	r3, [r2]
   15698:	ea00003b 	b	1578c <uBloxReceiveHandler+0x684>
   1569c:	e59f3110 	ldr	r3, [pc, #272]	; 157b4 <uBloxReceiveHandler+0x6ac>
   156a0:	e1d330b0 	ldrh	r3, [r3]
   156a4:	e2831006 	add	r1, r3, #6	; 0x6
   156a8:	e59f2114 	ldr	r2, [pc, #276]	; 157c4 <uBloxReceiveHandler+0x6bc>
   156ac:	e55b3010 	ldrb	r3, [fp, #-16]
   156b0:	e7c23001 	strb	r3, [r2, r1]
   156b4:	e59f30f8 	ldr	r3, [pc, #248]	; 157b4 <uBloxReceiveHandler+0x6ac>
   156b8:	e1d330b0 	ldrh	r3, [r3]
   156bc:	e2833001 	add	r3, r3, #1	; 0x1
   156c0:	e1a03803 	mov	r3, r3, lsl #16
   156c4:	e1a02823 	mov	r2, r3, lsr #16
   156c8:	e59f30e4 	ldr	r3, [pc, #228]	; 157b4 <uBloxReceiveHandler+0x6ac>
   156cc:	e1c320b0 	strh	r2, [r3]
   156d0:	e59f30dc 	ldr	r3, [pc, #220]	; 157b4 <uBloxReceiveHandler+0x6ac>
   156d4:	e1d330b0 	ldrh	r3, [r3]
   156d8:	e1a02003 	mov	r2, r3
   156dc:	e59f30cc 	ldr	r3, [pc, #204]	; 157b0 <uBloxReceiveHandler+0x6a8>
   156e0:	e1d330b0 	ldrh	r3, [r3]
   156e4:	e2833002 	add	r3, r3, #2	; 0x2
   156e8:	e1520003 	cmp	r2, r3
   156ec:	1a000026 	bne	1578c <uBloxReceiveHandler+0x684>
   156f0:	e59f20cc 	ldr	r2, [pc, #204]	; 157c4 <uBloxReceiveHandler+0x6bc>
   156f4:	e3e0304a 	mvn	r3, #74	; 0x4a
   156f8:	e5c23000 	strb	r3, [r2]
   156fc:	e59f20c0 	ldr	r2, [pc, #192]	; 157c4 <uBloxReceiveHandler+0x6bc>
   15700:	e3a03062 	mov	r3, #98	; 0x62
   15704:	e5c23001 	strb	r3, [r2, #1]
   15708:	e59f20b4 	ldr	r2, [pc, #180]	; 157c4 <uBloxReceiveHandler+0x6bc>
   1570c:	e3a03002 	mov	r3, #2	; 0x2
   15710:	e5c23002 	strb	r3, [r2, #2]
   15714:	e59f20a8 	ldr	r2, [pc, #168]	; 157c4 <uBloxReceiveHandler+0x6bc>
   15718:	e3a03010 	mov	r3, #16	; 0x10
   1571c:	e5c23003 	strb	r3, [r2, #3]
   15720:	e59f3088 	ldr	r3, [pc, #136]	; 157b0 <uBloxReceiveHandler+0x6a8>
   15724:	e1d330b0 	ldrh	r3, [r3]
   15728:	e20330ff 	and	r3, r3, #255	; 0xff
   1572c:	e20330ff 	and	r3, r3, #255	; 0xff
   15730:	e59f208c 	ldr	r2, [pc, #140]	; 157c4 <uBloxReceiveHandler+0x6bc>
   15734:	e5c23004 	strb	r3, [r2, #4]
   15738:	e59f3070 	ldr	r3, [pc, #112]	; 157b0 <uBloxReceiveHandler+0x6a8>
   1573c:	e1d330b0 	ldrh	r3, [r3]
   15740:	e1a03423 	mov	r3, r3, lsr #8
   15744:	e1a03803 	mov	r3, r3, lsl #16
   15748:	e1a03823 	mov	r3, r3, lsr #16
   1574c:	e20330ff 	and	r3, r3, #255	; 0xff
   15750:	e59f206c 	ldr	r2, [pc, #108]	; 157c4 <uBloxReceiveHandler+0x6bc>
   15754:	e5c23005 	strb	r3, [r2, #5]
   15758:	e59f3050 	ldr	r3, [pc, #80]	; 157b0 <uBloxReceiveHandler+0x6a8>
   1575c:	e1d330b0 	ldrh	r3, [r3]
   15760:	e2833008 	add	r3, r3, #8	; 0x8
   15764:	e1a02003 	mov	r2, r3
   15768:	e59f3058 	ldr	r3, [pc, #88]	; 157c8 <uBloxReceiveHandler+0x6c0>
   1576c:	e5832000 	str	r2, [r3]
   15770:	e59f2024 	ldr	r2, [pc, #36]	; 1579c <uBloxReceiveHandler+0x694>
   15774:	e3a03000 	mov	r3, #0	; 0x0
   15778:	e5c23000 	strb	r3, [r2]
   1577c:	ea000002 	b	1578c <uBloxReceiveHandler+0x684>
   15780:	e59f3014 	ldr	r3, [pc, #20]	; 1579c <uBloxReceiveHandler+0x694>
   15784:	e3a02000 	mov	r2, #0	; 0x0
   15788:	e5c32000 	strb	r2, [r3]
   1578c:	e24bd00c 	sub	sp, fp, #12	; 0xc
   15790:	e89d6800 	ldmia	sp, {fp, sp, lr}
   15794:	e12fff1e 	bx	lr
   15798:	40005598 	mulmi	r0, r8, r5
   1579c:	40001f5e 	andmi	r1, r0, lr, asr pc
   157a0:	40001f55 	andmi	r1, r0, r5, asr pc
   157a4:	40001f54 	andmi	r1, r0, r4, asr pc
   157a8:	40001f5d 	andmi	r1, r0, sp, asr pc
   157ac:	40001f5c 	andmi	r1, r0, ip, asr pc
   157b0:	40001f5a 	andmi	r1, r0, sl, asr pc
   157b4:	40001f58 	andmi	r1, r0, r8, asr pc
   157b8:	400053d0 	ldrmid	r5, [r0], -r0
   157bc:	40001f57 	andmi	r1, r0, r7, asr pc
   157c0:	40001f56 	andmi	r1, r0, r6, asr pc
   157c4:	40005250 	andmi	r5, r0, r0, asr r2
   157c8:	40001f40 	andmi	r1, r0, r0, asr #30

000157cc <uBloxReceiveEngine>:
   157cc:	e1a0c00d 	mov	ip, sp
   157d0:	e92dd800 	stmdb	sp!, {fp, ip, lr, pc}
   157d4:	e24cb004 	sub	fp, ip, #4	; 0x4
   157d8:	e24dd014 	sub	sp, sp, #20	; 0x14
   157dc:	e59f3c10 	ldr	r3, [pc, #3088]	; 163f4 <uBloxReceiveEngine+0xc28>
   157e0:	e24b2014 	sub	r2, fp, #20	; 0x14
   157e4:	e3a0c004 	mov	ip, #4	; 0x4
   157e8:	e1a00002 	mov	r0, r2
   157ec:	e1a01003 	mov	r1, r3
   157f0:	e1a0200c 	mov	r2, ip
   157f4:	eb000bee 	bl	187b4 <__memcpy_from_arm>
   157f8:	e59f3bf8 	ldr	r3, [pc, #3064]	; 163f8 <uBloxReceiveEngine+0xc2c>
   157fc:	e24b201c 	sub	r2, fp, #28	; 0x1c
   15800:	e3a0c008 	mov	ip, #8	; 0x8
   15804:	e1a00002 	mov	r0, r2
   15808:	e1a01003 	mov	r1, r3
   1580c:	e1a0200c 	mov	r2, ip
   15810:	eb000be7 	bl	187b4 <__memcpy_from_arm>
   15814:	e59f3be0 	ldr	r3, [pc, #3040]	; 163fc <uBloxReceiveEngine+0xc30>
   15818:	e5933000 	ldr	r3, [r3]
   1581c:	e2832001 	add	r2, r3, #1	; 0x1
   15820:	e59f3bd4 	ldr	r3, [pc, #3028]	; 163fc <uBloxReceiveEngine+0xc30>
   15824:	e5832000 	str	r2, [r3]
   15828:	e59f3bcc 	ldr	r3, [pc, #3020]	; 163fc <uBloxReceiveEngine+0xc30>
   1582c:	e5932000 	ldr	r2, [r3]
   15830:	e59f3bc8 	ldr	r3, [pc, #3016]	; 16400 <uBloxReceiveEngine+0xc34>
   15834:	e0831392 	umull	r1, r3, r2, r3
   15838:	e1a031a3 	mov	r3, r3, lsr #3
   1583c:	e50b3020 	str	r3, [fp, #-32]
   15840:	e51b3020 	ldr	r3, [fp, #-32]
   15844:	e1a03103 	mov	r3, r3, lsl #2
   15848:	e51b1020 	ldr	r1, [fp, #-32]
   1584c:	e0833001 	add	r3, r3, r1
   15850:	e1a03083 	mov	r3, r3, lsl #1
   15854:	e0632002 	rsb	r2, r3, r2
   15858:	e50b2020 	str	r2, [fp, #-32]
   1585c:	e51b3020 	ldr	r3, [fp, #-32]
   15860:	e3530000 	cmp	r3, #0	; 0x0
   15864:	1a0002df 	bne	163e8 <uBloxReceiveEngine+0xc1c>
   15868:	e59f3b94 	ldr	r3, [pc, #2964]	; 16404 <uBloxReceiveEngine+0xc38>
   1586c:	e5d33000 	ldrb	r3, [r3]
   15870:	e3530000 	cmp	r3, #0	; 0x0
   15874:	0a0002db 	beq	163e8 <uBloxReceiveEngine+0xc1c>
   15878:	e59f3b88 	ldr	r3, [pc, #2952]	; 16408 <uBloxReceiveEngine+0xc3c>
   1587c:	e5d33000 	ldrb	r3, [r3]
   15880:	e3530005 	cmp	r3, #5	; 0x5
   15884:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
   15888:	ea0002d6 	b	163e8 <uBloxReceiveEngine+0xc1c>
   1588c:	000158a4 	andeq	r5, r1, r4, lsr #17
   15890:	0001597c 	andeq	r5, r1, ip, ror r9
   15894:	00015a94 	muleq	r1, r4, sl
   15898:	000163e8 	andeq	r6, r1, r8, ror #7
   1589c:	00015c90 	muleq	r1, r0, ip
   158a0:	00016170 	andeq	r6, r1, r0, ror r1
   158a4:	e59f2b60 	ldr	r2, [pc, #2912]	; 1640c <uBloxReceiveEngine+0xc40>
   158a8:	e3a03000 	mov	r3, #0	; 0x0
   158ac:	e5c23006 	strb	r3, [r2, #6]
   158b0:	e3a03000 	mov	r3, #0	; 0x0
   158b4:	e5c23007 	strb	r3, [r2, #7]
   158b8:	e59f2b4c 	ldr	r2, [pc, #2892]	; 1640c <uBloxReceiveEngine+0xc40>
   158bc:	e3a03000 	mov	r3, #0	; 0x0
   158c0:	e5c23008 	strb	r3, [r2, #8]
   158c4:	e3a03000 	mov	r3, #0	; 0x0
   158c8:	e5c23009 	strb	r3, [r2, #9]
   158cc:	e59f2b38 	ldr	r2, [pc, #2872]	; 1640c <uBloxReceiveEngine+0xc40>
   158d0:	e3a03000 	mov	r3, #0	; 0x0
   158d4:	e5c2300a 	strb	r3, [r2, #10]
   158d8:	e3a03000 	mov	r3, #0	; 0x0
   158dc:	e5c2300b 	strb	r3, [r2, #11]
   158e0:	e59f2b24 	ldr	r2, [pc, #2852]	; 1640c <uBloxReceiveEngine+0xc40>
   158e4:	e3a03000 	mov	r3, #0	; 0x0
   158e8:	e5c2300c 	strb	r3, [r2, #12]
   158ec:	e59f2b18 	ldr	r2, [pc, #2840]	; 1640c <uBloxReceiveEngine+0xc40>
   158f0:	e3a03000 	mov	r3, #0	; 0x0
   158f4:	e5c2300d 	strb	r3, [r2, #13]
   158f8:	e59f2b10 	ldr	r2, [pc, #2832]	; 16410 <uBloxReceiveEngine+0xc44>
   158fc:	e3a03000 	mov	r3, #0	; 0x0
   15900:	e5c23000 	strb	r3, [r2]
   15904:	e59f3b04 	ldr	r3, [pc, #2820]	; 16410 <uBloxReceiveEngine+0xc44>
   15908:	e5d33000 	ldrb	r3, [r3]
   1590c:	e59f2b00 	ldr	r2, [pc, #2816]	; 16414 <uBloxReceiveEngine+0xc48>
   15910:	e1a03083 	mov	r3, r3, lsl #1
   15914:	e0833002 	add	r3, r3, r2
   15918:	e1d320b0 	ldrh	r2, [r3]
   1591c:	e59f3af4 	ldr	r3, [pc, #2804]	; 16418 <uBloxReceiveEngine+0xc4c>
   15920:	e1c320b0 	strh	r2, [r3]
   15924:	e59f2af0 	ldr	r2, [pc, #2800]	; 1641c <uBloxReceiveEngine+0xc50>
   15928:	e3a03000 	mov	r3, #0	; 0x0
   1592c:	e1c230b0 	strh	r3, [r2]
   15930:	e59f2ae8 	ldr	r2, [pc, #2792]	; 16420 <uBloxReceiveEngine+0xc54>
   15934:	e59f3ae8 	ldr	r3, [pc, #2792]	; 16424 <uBloxReceiveEngine+0xc58>
   15938:	e5823000 	str	r3, [r2]
   1593c:	e59f3ae4 	ldr	r3, [pc, #2788]	; 16428 <uBloxReceiveEngine+0xc5c>
   15940:	e1d330b0 	ldrh	r3, [r3]
   15944:	e3530000 	cmp	r3, #0	; 0x0
   15948:	0a000007 	beq	1596c <uBloxReceiveEngine+0x1a0>
   1594c:	e59f3ad4 	ldr	r3, [pc, #2772]	; 16428 <uBloxReceiveEngine+0xc5c>
   15950:	e1d330b0 	ldrh	r3, [r3]
   15954:	e2433001 	sub	r3, r3, #1	; 0x1
   15958:	e1a03803 	mov	r3, r3, lsl #16
   1595c:	e1a02823 	mov	r2, r3, lsr #16
   15960:	e59f3ac0 	ldr	r3, [pc, #2752]	; 16428 <uBloxReceiveEngine+0xc5c>
   15964:	e1c320b0 	strh	r2, [r3]
   15968:	ea00029e 	b	163e8 <uBloxReceiveEngine+0xc1c>
   1596c:	e59f3a94 	ldr	r3, [pc, #2708]	; 16408 <uBloxReceiveEngine+0xc3c>
   15970:	e3a02001 	mov	r2, #1	; 0x1
   15974:	e5c32000 	strb	r2, [r3]
   15978:	ea00029a 	b	163e8 <uBloxReceiveEngine+0xc1c>
   1597c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
   15980:	e2833801 	add	r3, r3, #65536	; 0x10000
   15984:	e2833014 	add	r3, r3, #20	; 0x14
   15988:	e5933000 	ldr	r3, [r3]
   1598c:	e2033040 	and	r3, r3, #64	; 0x40
   15990:	e3530000 	cmp	r3, #0	; 0x0
   15994:	0afffff8 	beq	1597c <uBloxReceiveEngine+0x1b0>
   15998:	e59f3a78 	ldr	r3, [pc, #2680]	; 16418 <uBloxReceiveEngine+0xc4c>
   1599c:	e1d330b0 	ldrh	r3, [r3]
   159a0:	e1a00003 	mov	r0, r3
   159a4:	ebffc68f 	bl	73e8 <UART1Initialize>
   159a8:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
   159ac:	e2833801 	add	r3, r3, #65536	; 0x10000
   159b0:	e3a02003 	mov	r2, #3	; 0x3
   159b4:	e5832000 	str	r2, [r3]
   159b8:	ebfffbbd 	bl	148b4 <uBloxResetConfiguration>
   159bc:	ebfffbbc 	bl	148b4 <uBloxResetConfiguration>
   159c0:	ebfffbbb 	bl	148b4 <uBloxResetConfiguration>
   159c4:	e59f3a44 	ldr	r3, [pc, #2628]	; 16410 <uBloxReceiveEngine+0xc44>
   159c8:	e5d33000 	ldrb	r3, [r3]
   159cc:	e2833001 	add	r3, r3, #1	; 0x1
   159d0:	e20330ff 	and	r3, r3, #255	; 0xff
   159d4:	e59f2a34 	ldr	r2, [pc, #2612]	; 16410 <uBloxReceiveEngine+0xc44>
   159d8:	e5c23000 	strb	r3, [r2]
   159dc:	e59f3a2c 	ldr	r3, [pc, #2604]	; 16410 <uBloxReceiveEngine+0xc44>
   159e0:	e5d33000 	ldrb	r3, [r3]
   159e4:	e3530001 	cmp	r3, #1	; 0x1
   159e8:	8a000008 	bhi	15a10 <uBloxReceiveEngine+0x244>
   159ec:	e59f3a1c 	ldr	r3, [pc, #2588]	; 16410 <uBloxReceiveEngine+0xc44>
   159f0:	e5d33000 	ldrb	r3, [r3]
   159f4:	e59f2a18 	ldr	r2, [pc, #2584]	; 16414 <uBloxReceiveEngine+0xc48>
   159f8:	e1a03083 	mov	r3, r3, lsl #1
   159fc:	e0833002 	add	r3, r3, r2
   15a00:	e1d320b0 	ldrh	r2, [r3]
   15a04:	e59f3a0c 	ldr	r3, [pc, #2572]	; 16418 <uBloxReceiveEngine+0xc4c>
   15a08:	e1c320b0 	strh	r2, [r3]
   15a0c:	ea000275 	b	163e8 <uBloxReceiveEngine+0xc1c>
   15a10:	e59f3a00 	ldr	r3, [pc, #2560]	; 16418 <uBloxReceiveEngine+0xc4c>
   15a14:	e3a02d96 	mov	r2, #9600	; 0x2580
   15a18:	e1c320b0 	strh	r2, [r3]
   15a1c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
   15a20:	e2833801 	add	r3, r3, #65536	; 0x10000
   15a24:	e2833014 	add	r3, r3, #20	; 0x14
   15a28:	e5933000 	ldr	r3, [r3]
   15a2c:	e2033040 	and	r3, r3, #64	; 0x40
   15a30:	e3530000 	cmp	r3, #0	; 0x0
   15a34:	0afffff8 	beq	15a1c <uBloxReceiveEngine+0x250>
   15a38:	e59f39d8 	ldr	r3, [pc, #2520]	; 16418 <uBloxReceiveEngine+0xc4c>
   15a3c:	e1d330b0 	ldrh	r3, [r3]
   15a40:	e1a00003 	mov	r0, r3
   15a44:	ebffc667 	bl	73e8 <UART1Initialize>
   15a48:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
   15a4c:	e2833801 	add	r3, r3, #65536	; 0x10000
   15a50:	e3a02003 	mov	r2, #3	; 0x3
   15a54:	e5832000 	str	r2, [r3]
   15a58:	e59f29a8 	ldr	r2, [pc, #2472]	; 16408 <uBloxReceiveEngine+0xc3c>
   15a5c:	e3a03002 	mov	r3, #2	; 0x2
   15a60:	e5c23000 	strb	r3, [r2]
   15a64:	e59f29c0 	ldr	r2, [pc, #2496]	; 1642c <uBloxReceiveEngine+0xc60>
   15a68:	e3a03001 	mov	r3, #1	; 0x1
   15a6c:	e5c23000 	strb	r3, [r2]
   15a70:	e3a00006 	mov	r0, #6	; 0x6
   15a74:	e3a01024 	mov	r1, #36	; 0x24
   15a78:	e3a02000 	mov	r2, #0	; 0x0
   15a7c:	e3a03000 	mov	r3, #0	; 0x0
   15a80:	ebfffad6 	bl	145e0 <uBloxSendMessage>
   15a84:	e59f29a4 	ldr	r2, [pc, #2468]	; 16430 <uBloxReceiveEngine+0xc64>
   15a88:	e3a0300a 	mov	r3, #10	; 0xa
   15a8c:	e5c23000 	strb	r3, [r2]
   15a90:	ea000254 	b	163e8 <uBloxReceiveEngine+0xc1c>
   15a94:	e59f3990 	ldr	r3, [pc, #2448]	; 1642c <uBloxReceiveEngine+0xc60>
   15a98:	e5d33000 	ldrb	r3, [r3]
   15a9c:	e3530000 	cmp	r3, #0	; 0x0
   15aa0:	1a000057 	bne	15c04 <uBloxReceiveEngine+0x438>
   15aa4:	e59f396c 	ldr	r3, [pc, #2412]	; 16418 <uBloxReceiveEngine+0xc4c>
   15aa8:	e1d330b0 	ldrh	r3, [r3]
   15aac:	e3530d96 	cmp	r3, #9600	; 0x2580
   15ab0:	1a000037 	bne	15b94 <uBloxReceiveEngine+0x3c8>
   15ab4:	e3a03000 	mov	r3, #0	; 0x0
   15ab8:	e50b3010 	str	r3, [fp, #-16]
   15abc:	ea00001f 	b	15b40 <uBloxReceiveEngine+0x374>
   15ac0:	e59f396c 	ldr	r3, [pc, #2412]	; 16434 <uBloxReceiveEngine+0xc68>
   15ac4:	e5d33000 	ldrb	r3, [r3]
   15ac8:	e3530001 	cmp	r3, #1	; 0x1
   15acc:	1a00000c 	bne	15b04 <uBloxReceiveEngine+0x338>
   15ad0:	e59f3960 	ldr	r3, [pc, #2400]	; 16438 <uBloxReceiveEngine+0xc6c>
   15ad4:	e5d33000 	ldrb	r3, [r3]
   15ad8:	e1a02003 	mov	r2, r3
   15adc:	e59f393c 	ldr	r3, [pc, #2364]	; 16420 <uBloxReceiveEngine+0xc54>
   15ae0:	e5933000 	ldr	r3, [r3]
   15ae4:	e0823003 	add	r3, r2, r3
   15ae8:	e5d33000 	ldrb	r3, [r3]
   15aec:	e3a00006 	mov	r0, #6	; 0x6
   15af0:	e1a01003 	mov	r1, r3
   15af4:	e59f2940 	ldr	r2, [pc, #2368]	; 1643c <uBloxReceiveEngine+0xc70>
   15af8:	e3a03014 	mov	r3, #20	; 0x14
   15afc:	ebfffab7 	bl	145e0 <uBloxSendMessage>
   15b00:	ea00000b 	b	15b34 <uBloxReceiveEngine+0x368>
   15b04:	e59f392c 	ldr	r3, [pc, #2348]	; 16438 <uBloxReceiveEngine+0xc6c>
   15b08:	e5d33000 	ldrb	r3, [r3]
   15b0c:	e1a02003 	mov	r2, r3
   15b10:	e59f3908 	ldr	r3, [pc, #2312]	; 16420 <uBloxReceiveEngine+0xc54>
   15b14:	e5933000 	ldr	r3, [r3]
   15b18:	e0823003 	add	r3, r2, r3
   15b1c:	e5d33000 	ldrb	r3, [r3]
   15b20:	e3a00006 	mov	r0, #6	; 0x6
   15b24:	e1a01003 	mov	r1, r3
   15b28:	e59f2910 	ldr	r2, [pc, #2320]	; 16440 <uBloxReceiveEngine+0xc74>
   15b2c:	e3a03014 	mov	r3, #20	; 0x14
   15b30:	ebfffaaa 	bl	145e0 <uBloxSendMessage>
   15b34:	e51b3010 	ldr	r3, [fp, #-16]
   15b38:	e2833001 	add	r3, r3, #1	; 0x1
   15b3c:	e50b3010 	str	r3, [fp, #-16]
   15b40:	e51b3010 	ldr	r3, [fp, #-16]
   15b44:	e3530002 	cmp	r3, #2	; 0x2
   15b48:	daffffdc 	ble	15ac0 <uBloxReceiveEngine+0x2f4>
   15b4c:	e59f38c4 	ldr	r3, [pc, #2244]	; 16418 <uBloxReceiveEngine+0xc4c>
   15b50:	e3a02ce1 	mov	r2, #57600	; 0xe100
   15b54:	e1c320b0 	strh	r2, [r3]
   15b58:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
   15b5c:	e2833801 	add	r3, r3, #65536	; 0x10000
   15b60:	e2833014 	add	r3, r3, #20	; 0x14
   15b64:	e5933000 	ldr	r3, [r3]
   15b68:	e2033040 	and	r3, r3, #64	; 0x40
   15b6c:	e3530000 	cmp	r3, #0	; 0x0
   15b70:	0afffff8 	beq	15b58 <uBloxReceiveEngine+0x38c>
   15b74:	e59f389c 	ldr	r3, [pc, #2204]	; 16418 <uBloxReceiveEngine+0xc4c>
   15b78:	e1d330b0 	ldrh	r3, [r3]
   15b7c:	e1a00003 	mov	r0, r3
   15b80:	ebffc618 	bl	73e8 <UART1Initialize>
   15b84:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
   15b88:	e2833801 	add	r3, r3, #65536	; 0x10000
   15b8c:	e3a02003 	mov	r2, #3	; 0x3
   15b90:	e5832000 	str	r2, [r3]
   15b94:	e59f286c 	ldr	r2, [pc, #2156]	; 16408 <uBloxReceiveEngine+0xc3c>
   15b98:	e3a03004 	mov	r3, #4	; 0x4
   15b9c:	e5c23000 	strb	r3, [r2]
   15ba0:	e59f289c 	ldr	r2, [pc, #2204]	; 16444 <uBloxReceiveEngine+0xc78>
   15ba4:	e3a03000 	mov	r3, #0	; 0x0
   15ba8:	e5c23000 	strb	r3, [r2]
   15bac:	e59f2884 	ldr	r2, [pc, #2180]	; 16438 <uBloxReceiveEngine+0xc6c>
   15bb0:	e3a03001 	mov	r3, #1	; 0x1
   15bb4:	e5c23000 	strb	r3, [r2]
   15bb8:	e59f2888 	ldr	r2, [pc, #2184]	; 16448 <uBloxReceiveEngine+0xc7c>
   15bbc:	e3a03000 	mov	r3, #0	; 0x0
   15bc0:	e5c23000 	strb	r3, [r2]
   15bc4:	e59f2864 	ldr	r2, [pc, #2148]	; 16430 <uBloxReceiveEngine+0xc64>
   15bc8:	e3a0300a 	mov	r3, #10	; 0xa
   15bcc:	e5c23000 	strb	r3, [r2]
   15bd0:	e59f3860 	ldr	r3, [pc, #2144]	; 16438 <uBloxReceiveEngine+0xc6c>
   15bd4:	e5d33000 	ldrb	r3, [r3]
   15bd8:	e1a02003 	mov	r2, r3
   15bdc:	e59f383c 	ldr	r3, [pc, #2108]	; 16420 <uBloxReceiveEngine+0xc54>
   15be0:	e5933000 	ldr	r3, [r3]
   15be4:	e0823003 	add	r3, r2, r3
   15be8:	e5d33000 	ldrb	r3, [r3]
   15bec:	e3a00006 	mov	r0, #6	; 0x6
   15bf0:	e1a01003 	mov	r1, r3
   15bf4:	e59f2850 	ldr	r2, [pc, #2128]	; 1644c <uBloxReceiveEngine+0xc80>
   15bf8:	e3a03006 	mov	r3, #6	; 0x6
   15bfc:	ebfffa77 	bl	145e0 <uBloxSendMessage>
   15c00:	ea0001f8 	b	163e8 <uBloxReceiveEngine+0xc1c>
   15c04:	e59f3824 	ldr	r3, [pc, #2084]	; 16430 <uBloxReceiveEngine+0xc64>
   15c08:	e5d33000 	ldrb	r3, [r3]
   15c0c:	e3530000 	cmp	r3, #0	; 0x0
   15c10:	0a000006 	beq	15c30 <uBloxReceiveEngine+0x464>
   15c14:	e59f3814 	ldr	r3, [pc, #2068]	; 16430 <uBloxReceiveEngine+0xc64>
   15c18:	e5d33000 	ldrb	r3, [r3]
   15c1c:	e2433001 	sub	r3, r3, #1	; 0x1
   15c20:	e20330ff 	and	r3, r3, #255	; 0xff
   15c24:	e59f2804 	ldr	r2, [pc, #2052]	; 16430 <uBloxReceiveEngine+0xc64>
   15c28:	e5c23000 	strb	r3, [r2]
   15c2c:	ea0001ed 	b	163e8 <uBloxReceiveEngine+0xc1c>
   15c30:	e59f37cc 	ldr	r3, [pc, #1996]	; 16404 <uBloxReceiveEngine+0xc38>
   15c34:	e5d33000 	ldrb	r3, [r3]
   15c38:	e2433001 	sub	r3, r3, #1	; 0x1
   15c3c:	e20330ff 	and	r3, r3, #255	; 0xff
   15c40:	e59f27bc 	ldr	r2, [pc, #1980]	; 16404 <uBloxReceiveEngine+0xc38>
   15c44:	e5c23000 	strb	r3, [r2]
   15c48:	e59f27cc 	ldr	r2, [pc, #1996]	; 1641c <uBloxReceiveEngine+0xc50>
   15c4c:	e3a03000 	mov	r3, #0	; 0x0
   15c50:	e1c230b0 	strh	r3, [r2]
   15c54:	e59f27ac 	ldr	r2, [pc, #1964]	; 16408 <uBloxReceiveEngine+0xc3c>
   15c58:	e3a03002 	mov	r3, #2	; 0x2
   15c5c:	e5c23000 	strb	r3, [r2]
   15c60:	e59f27c4 	ldr	r2, [pc, #1988]	; 1642c <uBloxReceiveEngine+0xc60>
   15c64:	e3a03001 	mov	r3, #1	; 0x1
   15c68:	e5c23000 	strb	r3, [r2]
   15c6c:	e3a00006 	mov	r0, #6	; 0x6
   15c70:	e3a01024 	mov	r1, #36	; 0x24
   15c74:	e3a02000 	mov	r2, #0	; 0x0
   15c78:	e3a03000 	mov	r3, #0	; 0x0
   15c7c:	ebfffa57 	bl	145e0 <uBloxSendMessage>
   15c80:	e59f27a8 	ldr	r2, [pc, #1960]	; 16430 <uBloxReceiveEngine+0xc64>
   15c84:	e3a0300a 	mov	r3, #10	; 0xa
   15c88:	e5c23000 	strb	r3, [r2]
   15c8c:	ea0001d5 	b	163e8 <uBloxReceiveEngine+0xc1c>
   15c90:	e59f37ac 	ldr	r3, [pc, #1964]	; 16444 <uBloxReceiveEngine+0xc78>
   15c94:	e5d33000 	ldrb	r3, [r3]
   15c98:	e3530000 	cmp	r3, #0	; 0x0
   15c9c:	0a0000bc 	beq	15f94 <uBloxReceiveEngine+0x7c8>
   15ca0:	e59f37a8 	ldr	r3, [pc, #1960]	; 16450 <uBloxReceiveEngine+0xc84>
   15ca4:	e5d33000 	ldrb	r3, [r3]
   15ca8:	e3530006 	cmp	r3, #6	; 0x6
   15cac:	1a0000b8 	bne	15f94 <uBloxReceiveEngine+0x7c8>
   15cb0:	e59f3780 	ldr	r3, [pc, #1920]	; 16438 <uBloxReceiveEngine+0xc6c>
   15cb4:	e5d33000 	ldrb	r3, [r3]
   15cb8:	e1a02003 	mov	r2, r3
   15cbc:	e59f375c 	ldr	r3, [pc, #1884]	; 16420 <uBloxReceiveEngine+0xc54>
   15cc0:	e5933000 	ldr	r3, [r3]
   15cc4:	e0823003 	add	r3, r2, r3
   15cc8:	e5d32000 	ldrb	r2, [r3]
   15ccc:	e59f3780 	ldr	r3, [pc, #1920]	; 16454 <uBloxReceiveEngine+0xc88>
   15cd0:	e5d33000 	ldrb	r3, [r3]
   15cd4:	e1520003 	cmp	r2, r3
   15cd8:	1a0000ad 	bne	15f94 <uBloxReceiveEngine+0x7c8>
   15cdc:	e59f2760 	ldr	r2, [pc, #1888]	; 16444 <uBloxReceiveEngine+0xc78>
   15ce0:	e3a03000 	mov	r3, #0	; 0x0
   15ce4:	e5c23000 	strb	r3, [r2]
   15ce8:	e59f2714 	ldr	r2, [pc, #1812]	; 16404 <uBloxReceiveEngine+0xc38>
   15cec:	e3a03050 	mov	r3, #80	; 0x50
   15cf0:	e5c23000 	strb	r3, [r2]
   15cf4:	e59f373c 	ldr	r3, [pc, #1852]	; 16438 <uBloxReceiveEngine+0xc6c>
   15cf8:	e5d33000 	ldrb	r3, [r3]
   15cfc:	e2833001 	add	r3, r3, #1	; 0x1
   15d00:	e20330ff 	and	r3, r3, #255	; 0xff
   15d04:	e59f272c 	ldr	r2, [pc, #1836]	; 16438 <uBloxReceiveEngine+0xc6c>
   15d08:	e5c23000 	strb	r3, [r2]
   15d0c:	e59f3720 	ldr	r3, [pc, #1824]	; 16434 <uBloxReceiveEngine+0xc68>
   15d10:	e5d33000 	ldrb	r3, [r3]
   15d14:	e3530002 	cmp	r3, #2	; 0x2
   15d18:	1a000003 	bne	15d2c <uBloxReceiveEngine+0x560>
   15d1c:	e59f3714 	ldr	r3, [pc, #1812]	; 16438 <uBloxReceiveEngine+0xc6c>
   15d20:	e5d33000 	ldrb	r3, [r3]
   15d24:	e3530006 	cmp	r3, #6	; 0x6
   15d28:	0a000007 	beq	15d4c <uBloxReceiveEngine+0x580>
   15d2c:	e59f3700 	ldr	r3, [pc, #1792]	; 16434 <uBloxReceiveEngine+0xc68>
   15d30:	e5d33000 	ldrb	r3, [r3]
   15d34:	e3530001 	cmp	r3, #1	; 0x1
   15d38:	1a000032 	bne	15e08 <uBloxReceiveEngine+0x63c>
   15d3c:	e59f36f4 	ldr	r3, [pc, #1780]	; 16438 <uBloxReceiveEngine+0xc6c>
   15d40:	e5d33000 	ldrb	r3, [r3]
   15d44:	e3530005 	cmp	r3, #5	; 0x5
   15d48:	1a00002e 	bne	15e08 <uBloxReceiveEngine+0x63c>
   15d4c:	e59f26b4 	ldr	r2, [pc, #1716]	; 16408 <uBloxReceiveEngine+0xc3c>
   15d50:	e3a03005 	mov	r3, #5	; 0x5
   15d54:	e5c23000 	strb	r3, [r2]
   15d58:	e59f26d8 	ldr	r2, [pc, #1752]	; 16438 <uBloxReceiveEngine+0xc6c>
   15d5c:	e3a03000 	mov	r3, #0	; 0x0
   15d60:	e5c23000 	strb	r3, [r2]
   15d64:	e59f26c4 	ldr	r2, [pc, #1732]	; 16430 <uBloxReceiveEngine+0xc64>
   15d68:	e3a0300a 	mov	r3, #10	; 0xa
   15d6c:	e5c23000 	strb	r3, [r2]
   15d70:	e59f36c0 	ldr	r3, [pc, #1728]	; 16438 <uBloxReceiveEngine+0xc6c>
   15d74:	e5d33000 	ldrb	r3, [r3]
   15d78:	e1a02003 	mov	r2, r3
   15d7c:	e59f16d4 	ldr	r1, [pc, #1748]	; 16458 <uBloxReceiveEngine+0xc8c>
   15d80:	e1a03002 	mov	r3, r2
   15d84:	e1a03083 	mov	r3, r3, lsl #1
   15d88:	e0833002 	add	r3, r3, r2
   15d8c:	e0833001 	add	r3, r3, r1
   15d90:	e5d33000 	ldrb	r3, [r3]
   15d94:	e1a0c003 	mov	ip, r3
   15d98:	e59f3698 	ldr	r3, [pc, #1688]	; 16438 <uBloxReceiveEngine+0xc6c>
   15d9c:	e5d33000 	ldrb	r3, [r3]
   15da0:	e1a02003 	mov	r2, r3
   15da4:	e59f16ac 	ldr	r1, [pc, #1708]	; 16458 <uBloxReceiveEngine+0xc8c>
   15da8:	e3a00001 	mov	r0, #1	; 0x1
   15dac:	e1a03002 	mov	r3, r2
   15db0:	e1a03083 	mov	r3, r3, lsl #1
   15db4:	e0833002 	add	r3, r3, r2
   15db8:	e0833001 	add	r3, r3, r1
   15dbc:	e0833000 	add	r3, r3, r0
   15dc0:	e5d33000 	ldrb	r3, [r3]
   15dc4:	e1a0e003 	mov	lr, r3
   15dc8:	e59f3668 	ldr	r3, [pc, #1640]	; 16438 <uBloxReceiveEngine+0xc6c>
   15dcc:	e5d33000 	ldrb	r3, [r3]
   15dd0:	e1a02003 	mov	r2, r3
   15dd4:	e59f167c 	ldr	r1, [pc, #1660]	; 16458 <uBloxReceiveEngine+0xc8c>
   15dd8:	e3a00002 	mov	r0, #2	; 0x2
   15ddc:	e1a03002 	mov	r3, r2
   15de0:	e1a03083 	mov	r3, r3, lsl #1
   15de4:	e0833002 	add	r3, r3, r2
   15de8:	e0833001 	add	r3, r3, r1
   15dec:	e0833000 	add	r3, r3, r0
   15df0:	e5d33000 	ldrb	r3, [r3]
   15df4:	e1a0000c 	mov	r0, ip
   15df8:	e1a0100e 	mov	r1, lr
   15dfc:	e1a02003 	mov	r2, r3
   15e00:	ebfffa92 	bl	14850 <setMessageRate>
   15e04:	ea000177 	b	163e8 <uBloxReceiveEngine+0xc1c>
   15e08:	e59f2620 	ldr	r2, [pc, #1568]	; 16430 <uBloxReceiveEngine+0xc64>
   15e0c:	e3a0300a 	mov	r3, #10	; 0xa
   15e10:	e5c23000 	strb	r3, [r2]
   15e14:	e59f361c 	ldr	r3, [pc, #1564]	; 16438 <uBloxReceiveEngine+0xc6c>
   15e18:	e5d33000 	ldrb	r3, [r3]
   15e1c:	e3530001 	cmp	r3, #1	; 0x1
   15e20:	1a00000c 	bne	15e58 <uBloxReceiveEngine+0x68c>
   15e24:	e59f360c 	ldr	r3, [pc, #1548]	; 16438 <uBloxReceiveEngine+0xc6c>
   15e28:	e5d33000 	ldrb	r3, [r3]
   15e2c:	e1a02003 	mov	r2, r3
   15e30:	e59f35e8 	ldr	r3, [pc, #1512]	; 16420 <uBloxReceiveEngine+0xc54>
   15e34:	e5933000 	ldr	r3, [r3]
   15e38:	e0823003 	add	r3, r2, r3
   15e3c:	e5d33000 	ldrb	r3, [r3]
   15e40:	e3a00006 	mov	r0, #6	; 0x6
   15e44:	e1a01003 	mov	r1, r3
   15e48:	e59f25fc 	ldr	r2, [pc, #1532]	; 1644c <uBloxReceiveEngine+0xc80>
   15e4c:	e3a03006 	mov	r3, #6	; 0x6
   15e50:	ebfff9e2 	bl	145e0 <uBloxSendMessage>
   15e54:	ea000163 	b	163e8 <uBloxReceiveEngine+0xc1c>
   15e58:	e59f35d8 	ldr	r3, [pc, #1496]	; 16438 <uBloxReceiveEngine+0xc6c>
   15e5c:	e5d33000 	ldrb	r3, [r3]
   15e60:	e3530002 	cmp	r3, #2	; 0x2
   15e64:	1a00000c 	bne	15e9c <uBloxReceiveEngine+0x6d0>
   15e68:	e59f35c8 	ldr	r3, [pc, #1480]	; 16438 <uBloxReceiveEngine+0xc6c>
   15e6c:	e5d33000 	ldrb	r3, [r3]
   15e70:	e1a02003 	mov	r2, r3
   15e74:	e59f35a4 	ldr	r3, [pc, #1444]	; 16420 <uBloxReceiveEngine+0xc54>
   15e78:	e5933000 	ldr	r3, [r3]
   15e7c:	e0823003 	add	r3, r2, r3
   15e80:	e5d33000 	ldrb	r3, [r3]
   15e84:	e24b2014 	sub	r2, fp, #20	; 0x14
   15e88:	e3a00006 	mov	r0, #6	; 0x6
   15e8c:	e1a01003 	mov	r1, r3
   15e90:	e3a03004 	mov	r3, #4	; 0x4
   15e94:	ebfff9d1 	bl	145e0 <uBloxSendMessage>
   15e98:	ea000152 	b	163e8 <uBloxReceiveEngine+0xc1c>
   15e9c:	e59f3594 	ldr	r3, [pc, #1428]	; 16438 <uBloxReceiveEngine+0xc6c>
   15ea0:	e5d33000 	ldrb	r3, [r3]
   15ea4:	e3530003 	cmp	r3, #3	; 0x3
   15ea8:	1a00000c 	bne	15ee0 <uBloxReceiveEngine+0x714>
   15eac:	e59f3584 	ldr	r3, [pc, #1412]	; 16438 <uBloxReceiveEngine+0xc6c>
   15eb0:	e5d33000 	ldrb	r3, [r3]
   15eb4:	e1a02003 	mov	r2, r3
   15eb8:	e59f3560 	ldr	r3, [pc, #1376]	; 16420 <uBloxReceiveEngine+0xc54>
   15ebc:	e5933000 	ldr	r3, [r3]
   15ec0:	e0823003 	add	r3, r2, r3
   15ec4:	e5d33000 	ldrb	r3, [r3]
   15ec8:	e24b201c 	sub	r2, fp, #28	; 0x1c
   15ecc:	e3a00006 	mov	r0, #6	; 0x6
   15ed0:	e1a01003 	mov	r1, r3
   15ed4:	e3a03008 	mov	r3, #8	; 0x8
   15ed8:	ebfff9c0 	bl	145e0 <uBloxSendMessage>
   15edc:	ea000141 	b	163e8 <uBloxReceiveEngine+0xc1c>
   15ee0:	e59f3550 	ldr	r3, [pc, #1360]	; 16438 <uBloxReceiveEngine+0xc6c>
   15ee4:	e5d33000 	ldrb	r3, [r3]
   15ee8:	e1a02003 	mov	r2, r3
   15eec:	e59f352c 	ldr	r3, [pc, #1324]	; 16420 <uBloxReceiveEngine+0xc54>
   15ef0:	e5933000 	ldr	r3, [r3]
   15ef4:	e0823003 	add	r3, r2, r3
   15ef8:	e5d33000 	ldrb	r3, [r3]
   15efc:	e3530023 	cmp	r3, #35	; 0x23
   15f00:	1a000005 	bne	15f1c <uBloxReceiveEngine+0x750>
   15f04:	e3a00006 	mov	r0, #6	; 0x6
   15f08:	e3a01023 	mov	r1, #35	; 0x23
   15f0c:	e59f2548 	ldr	r2, [pc, #1352]	; 1645c <uBloxReceiveEngine+0xc90>
   15f10:	e3a03028 	mov	r3, #40	; 0x28
   15f14:	ebfff9b1 	bl	145e0 <uBloxSendMessage>
   15f18:	ea000132 	b	163e8 <uBloxReceiveEngine+0xc1c>
   15f1c:	e59f3514 	ldr	r3, [pc, #1300]	; 16438 <uBloxReceiveEngine+0xc6c>
   15f20:	e5d33000 	ldrb	r3, [r3]
   15f24:	e1a02003 	mov	r2, r3
   15f28:	e59f34f0 	ldr	r3, [pc, #1264]	; 16420 <uBloxReceiveEngine+0xc54>
   15f2c:	e5933000 	ldr	r3, [r3]
   15f30:	e0823003 	add	r3, r2, r3
   15f34:	e5d33000 	ldrb	r3, [r3]
   15f38:	e3530024 	cmp	r3, #36	; 0x24
   15f3c:	1a000005 	bne	15f58 <uBloxReceiveEngine+0x78c>
   15f40:	e3a00006 	mov	r0, #6	; 0x6
   15f44:	e3a01024 	mov	r1, #36	; 0x24
   15f48:	e59f2510 	ldr	r2, [pc, #1296]	; 16460 <uBloxReceiveEngine+0xc94>
   15f4c:	e3a03024 	mov	r3, #36	; 0x24
   15f50:	ebfff9a2 	bl	145e0 <uBloxSendMessage>
   15f54:	ea000123 	b	163e8 <uBloxReceiveEngine+0xc1c>
   15f58:	e59f34d8 	ldr	r3, [pc, #1240]	; 16438 <uBloxReceiveEngine+0xc6c>
   15f5c:	e5d33000 	ldrb	r3, [r3]
   15f60:	e1a02003 	mov	r2, r3
   15f64:	e59f34b4 	ldr	r3, [pc, #1204]	; 16420 <uBloxReceiveEngine+0xc54>
   15f68:	e5933000 	ldr	r3, [r3]
   15f6c:	e0823003 	add	r3, r2, r3
   15f70:	e5d33000 	ldrb	r3, [r3]
   15f74:	e353001a 	cmp	r3, #26	; 0x1a
   15f78:	1a00011a 	bne	163e8 <uBloxReceiveEngine+0xc1c>
   15f7c:	e3a00006 	mov	r0, #6	; 0x6
   15f80:	e3a0101a 	mov	r1, #26	; 0x1a
   15f84:	e59f24d8 	ldr	r2, [pc, #1240]	; 16464 <uBloxReceiveEngine+0xc98>
   15f88:	e3a03028 	mov	r3, #40	; 0x28
   15f8c:	ebfff993 	bl	145e0 <uBloxSendMessage>
   15f90:	ea000114 	b	163e8 <uBloxReceiveEngine+0xc1c>
   15f94:	e59f3494 	ldr	r3, [pc, #1172]	; 16430 <uBloxReceiveEngine+0xc64>
   15f98:	e5d33000 	ldrb	r3, [r3]
   15f9c:	e3530000 	cmp	r3, #0	; 0x0
   15fa0:	0a000006 	beq	15fc0 <uBloxReceiveEngine+0x7f4>
   15fa4:	e59f3484 	ldr	r3, [pc, #1156]	; 16430 <uBloxReceiveEngine+0xc64>
   15fa8:	e5d33000 	ldrb	r3, [r3]
   15fac:	e2433001 	sub	r3, r3, #1	; 0x1
   15fb0:	e20330ff 	and	r3, r3, #255	; 0xff
   15fb4:	e59f2474 	ldr	r2, [pc, #1140]	; 16430 <uBloxReceiveEngine+0xc64>
   15fb8:	e5c23000 	strb	r3, [r2]
   15fbc:	ea000109 	b	163e8 <uBloxReceiveEngine+0xc1c>
   15fc0:	e59f343c 	ldr	r3, [pc, #1084]	; 16404 <uBloxReceiveEngine+0xc38>
   15fc4:	e5d33000 	ldrb	r3, [r3]
   15fc8:	e2433001 	sub	r3, r3, #1	; 0x1
   15fcc:	e20330ff 	and	r3, r3, #255	; 0xff
   15fd0:	e59f242c 	ldr	r2, [pc, #1068]	; 16404 <uBloxReceiveEngine+0xc38>
   15fd4:	e5c23000 	strb	r3, [r2]
   15fd8:	e59f2464 	ldr	r2, [pc, #1124]	; 16444 <uBloxReceiveEngine+0xc78>
   15fdc:	e3a03000 	mov	r3, #0	; 0x0
   15fe0:	e5c23000 	strb	r3, [r2]
   15fe4:	e59f2444 	ldr	r2, [pc, #1092]	; 16430 <uBloxReceiveEngine+0xc64>
   15fe8:	e3a0300a 	mov	r3, #10	; 0xa
   15fec:	e5c23000 	strb	r3, [r2]
   15ff0:	e59f3440 	ldr	r3, [pc, #1088]	; 16438 <uBloxReceiveEngine+0xc6c>
   15ff4:	e5d33000 	ldrb	r3, [r3]
   15ff8:	e3530001 	cmp	r3, #1	; 0x1
   15ffc:	1a00000c 	bne	16034 <uBloxReceiveEngine+0x868>
   16000:	e59f3430 	ldr	r3, [pc, #1072]	; 16438 <uBloxReceiveEngine+0xc6c>
   16004:	e5d33000 	ldrb	r3, [r3]
   16008:	e1a02003 	mov	r2, r3
   1600c:	e59f340c 	ldr	r3, [pc, #1036]	; 16420 <uBloxReceiveEngine+0xc54>
   16010:	e5933000 	ldr	r3, [r3]
   16014:	e0823003 	add	r3, r2, r3
   16018:	e5d33000 	ldrb	r3, [r3]
   1601c:	e3a00006 	mov	r0, #6	; 0x6
   16020:	e1a01003 	mov	r1, r3
   16024:	e59f2420 	ldr	r2, [pc, #1056]	; 1644c <uBloxReceiveEngine+0xc80>
   16028:	e3a03006 	mov	r3, #6	; 0x6
   1602c:	ebfff96b 	bl	145e0 <uBloxSendMessage>
   16030:	ea0000ec 	b	163e8 <uBloxReceiveEngine+0xc1c>
   16034:	e59f33fc 	ldr	r3, [pc, #1020]	; 16438 <uBloxReceiveEngine+0xc6c>
   16038:	e5d33000 	ldrb	r3, [r3]
   1603c:	e3530002 	cmp	r3, #2	; 0x2
   16040:	1a00000c 	bne	16078 <uBloxReceiveEngine+0x8ac>
   16044:	e59f33ec 	ldr	r3, [pc, #1004]	; 16438 <uBloxReceiveEngine+0xc6c>
   16048:	e5d33000 	ldrb	r3, [r3]
   1604c:	e1a02003 	mov	r2, r3
   16050:	e59f33c8 	ldr	r3, [pc, #968]	; 16420 <uBloxReceiveEngine+0xc54>
   16054:	e5933000 	ldr	r3, [r3]
   16058:	e0823003 	add	r3, r2, r3
   1605c:	e5d33000 	ldrb	r3, [r3]
   16060:	e24b2014 	sub	r2, fp, #20	; 0x14
   16064:	e3a00006 	mov	r0, #6	; 0x6
   16068:	e1a01003 	mov	r1, r3
   1606c:	e3a03004 	mov	r3, #4	; 0x4
   16070:	ebfff95a 	bl	145e0 <uBloxSendMessage>
   16074:	ea0000db 	b	163e8 <uBloxReceiveEngine+0xc1c>
   16078:	e59f33b8 	ldr	r3, [pc, #952]	; 16438 <uBloxReceiveEngine+0xc6c>
   1607c:	e5d33000 	ldrb	r3, [r3]
   16080:	e3530003 	cmp	r3, #3	; 0x3
   16084:	1a00000c 	bne	160bc <uBloxReceiveEngine+0x8f0>
   16088:	e59f33a8 	ldr	r3, [pc, #936]	; 16438 <uBloxReceiveEngine+0xc6c>
   1608c:	e5d33000 	ldrb	r3, [r3]
   16090:	e1a02003 	mov	r2, r3
   16094:	e59f3384 	ldr	r3, [pc, #900]	; 16420 <uBloxReceiveEngine+0xc54>
   16098:	e5933000 	ldr	r3, [r3]
   1609c:	e0823003 	add	r3, r2, r3
   160a0:	e5d33000 	ldrb	r3, [r3]
   160a4:	e24b201c 	sub	r2, fp, #28	; 0x1c
   160a8:	e3a00006 	mov	r0, #6	; 0x6
   160ac:	e1a01003 	mov	r1, r3
   160b0:	e3a03008 	mov	r3, #8	; 0x8
   160b4:	ebfff949 	bl	145e0 <uBloxSendMessage>
   160b8:	ea0000ca 	b	163e8 <uBloxReceiveEngine+0xc1c>
   160bc:	e59f3374 	ldr	r3, [pc, #884]	; 16438 <uBloxReceiveEngine+0xc6c>
   160c0:	e5d33000 	ldrb	r3, [r3]
   160c4:	e1a02003 	mov	r2, r3
   160c8:	e59f3350 	ldr	r3, [pc, #848]	; 16420 <uBloxReceiveEngine+0xc54>
   160cc:	e5933000 	ldr	r3, [r3]
   160d0:	e0823003 	add	r3, r2, r3
   160d4:	e5d33000 	ldrb	r3, [r3]
   160d8:	e3530023 	cmp	r3, #35	; 0x23
   160dc:	1a000005 	bne	160f8 <uBloxReceiveEngine+0x92c>
   160e0:	e3a00006 	mov	r0, #6	; 0x6
   160e4:	e3a01023 	mov	r1, #35	; 0x23
   160e8:	e59f236c 	ldr	r2, [pc, #876]	; 1645c <uBloxReceiveEngine+0xc90>
   160ec:	e3a03028 	mov	r3, #40	; 0x28
   160f0:	ebfff93a 	bl	145e0 <uBloxSendMessage>
   160f4:	ea0000bb 	b	163e8 <uBloxReceiveEngine+0xc1c>
   160f8:	e59f3338 	ldr	r3, [pc, #824]	; 16438 <uBloxReceiveEngine+0xc6c>
   160fc:	e5d33000 	ldrb	r3, [r3]
   16100:	e1a02003 	mov	r2, r3
   16104:	e59f3314 	ldr	r3, [pc, #788]	; 16420 <uBloxReceiveEngine+0xc54>
   16108:	e5933000 	ldr	r3, [r3]
   1610c:	e0823003 	add	r3, r2, r3
   16110:	e5d33000 	ldrb	r3, [r3]
   16114:	e3530024 	cmp	r3, #36	; 0x24
   16118:	1a000005 	bne	16134 <uBloxReceiveEngine+0x968>
   1611c:	e3a00006 	mov	r0, #6	; 0x6
   16120:	e3a01024 	mov	r1, #36	; 0x24
   16124:	e59f2334 	ldr	r2, [pc, #820]	; 16460 <uBloxReceiveEngine+0xc94>
   16128:	e3a03024 	mov	r3, #36	; 0x24
   1612c:	ebfff92b 	bl	145e0 <uBloxSendMessage>
   16130:	ea0000ac 	b	163e8 <uBloxReceiveEngine+0xc1c>
   16134:	e59f32fc 	ldr	r3, [pc, #764]	; 16438 <uBloxReceiveEngine+0xc6c>
   16138:	e5d33000 	ldrb	r3, [r3]
   1613c:	e1a02003 	mov	r2, r3
   16140:	e59f32d8 	ldr	r3, [pc, #728]	; 16420 <uBloxReceiveEngine+0xc54>
   16144:	e5933000 	ldr	r3, [r3]
   16148:	e0823003 	add	r3, r2, r3
   1614c:	e5d33000 	ldrb	r3, [r3]
   16150:	e353001a 	cmp	r3, #26	; 0x1a
   16154:	1a0000a3 	bne	163e8 <uBloxReceiveEngine+0xc1c>
   16158:	e3a00006 	mov	r0, #6	; 0x6
   1615c:	e3a0101a 	mov	r1, #26	; 0x1a
   16160:	e59f22fc 	ldr	r2, [pc, #764]	; 16464 <uBloxReceiveEngine+0xc98>
   16164:	e3a03028 	mov	r3, #40	; 0x28
   16168:	ebfff91c 	bl	145e0 <uBloxSendMessage>
   1616c:	ea00009d 	b	163e8 <uBloxReceiveEngine+0xc1c>
   16170:	e59f32cc 	ldr	r3, [pc, #716]	; 16444 <uBloxReceiveEngine+0xc78>
   16174:	e5d33000 	ldrb	r3, [r3]
   16178:	e3530000 	cmp	r3, #0	; 0x0
   1617c:	0a00005a 	beq	162ec <uBloxReceiveEngine+0xb20>
   16180:	e59f22bc 	ldr	r2, [pc, #700]	; 16444 <uBloxReceiveEngine+0xc78>
   16184:	e3a03000 	mov	r3, #0	; 0x0
   16188:	e5c23000 	strb	r3, [r2]
   1618c:	e59f32a4 	ldr	r3, [pc, #676]	; 16438 <uBloxReceiveEngine+0xc6c>
   16190:	e5d33000 	ldrb	r3, [r3]
   16194:	e2833001 	add	r3, r3, #1	; 0x1
   16198:	e20330ff 	and	r3, r3, #255	; 0xff
   1619c:	e59f2294 	ldr	r2, [pc, #660]	; 16438 <uBloxReceiveEngine+0xc6c>
   161a0:	e5c23000 	strb	r3, [r2]
   161a4:	e59f2258 	ldr	r2, [pc, #600]	; 16404 <uBloxReceiveEngine+0xc38>
   161a8:	e3a03050 	mov	r3, #80	; 0x50
   161ac:	e5c23000 	strb	r3, [r2]
   161b0:	e59f327c 	ldr	r3, [pc, #636]	; 16434 <uBloxReceiveEngine+0xc68>
   161b4:	e5d33000 	ldrb	r3, [r3]
   161b8:	e3530002 	cmp	r3, #2	; 0x2
   161bc:	1a000009 	bne	161e8 <uBloxReceiveEngine+0xa1c>
   161c0:	e59f3270 	ldr	r3, [pc, #624]	; 16438 <uBloxReceiveEngine+0xc6c>
   161c4:	e5d33000 	ldrb	r3, [r3]
   161c8:	e3530006 	cmp	r3, #6	; 0x6
   161cc:	1a000005 	bne	161e8 <uBloxReceiveEngine+0xa1c>
   161d0:	e59f3260 	ldr	r3, [pc, #608]	; 16438 <uBloxReceiveEngine+0xc6c>
   161d4:	e5d33000 	ldrb	r3, [r3]
   161d8:	e2833001 	add	r3, r3, #1	; 0x1
   161dc:	e20330ff 	and	r3, r3, #255	; 0xff
   161e0:	e59f2250 	ldr	r2, [pc, #592]	; 16438 <uBloxReceiveEngine+0xc6c>
   161e4:	e5c23000 	strb	r3, [r2]
   161e8:	e59f3248 	ldr	r3, [pc, #584]	; 16438 <uBloxReceiveEngine+0xc6c>
   161ec:	e5d33000 	ldrb	r3, [r3]
   161f0:	e3530007 	cmp	r3, #7	; 0x7
   161f4:	1a000005 	bne	16210 <uBloxReceiveEngine+0xa44>
   161f8:	e59f3238 	ldr	r3, [pc, #568]	; 16438 <uBloxReceiveEngine+0xc6c>
   161fc:	e5d33000 	ldrb	r3, [r3]
   16200:	e2833001 	add	r3, r3, #1	; 0x1
   16204:	e20330ff 	and	r3, r3, #255	; 0xff
   16208:	e59f2228 	ldr	r2, [pc, #552]	; 16438 <uBloxReceiveEngine+0xc6c>
   1620c:	e5c23000 	strb	r3, [r2]
   16210:	e59f3220 	ldr	r3, [pc, #544]	; 16438 <uBloxReceiveEngine+0xc6c>
   16214:	e5d33000 	ldrb	r3, [r3]
   16218:	e3530008 	cmp	r3, #8	; 0x8
   1621c:	1a000003 	bne	16230 <uBloxReceiveEngine+0xa64>
   16220:	e59f31e0 	ldr	r3, [pc, #480]	; 16408 <uBloxReceiveEngine+0xc3c>
   16224:	e3a02006 	mov	r2, #6	; 0x6
   16228:	e5c32000 	strb	r2, [r3]
   1622c:	ea00006d 	b	163e8 <uBloxReceiveEngine+0xc1c>
   16230:	e59f21d0 	ldr	r2, [pc, #464]	; 16408 <uBloxReceiveEngine+0xc3c>
   16234:	e3a03005 	mov	r3, #5	; 0x5
   16238:	e5c23000 	strb	r3, [r2]
   1623c:	e59f2204 	ldr	r2, [pc, #516]	; 16448 <uBloxReceiveEngine+0xc7c>
   16240:	e3a03000 	mov	r3, #0	; 0x0
   16244:	e5c23000 	strb	r3, [r2]
   16248:	e59f21e0 	ldr	r2, [pc, #480]	; 16430 <uBloxReceiveEngine+0xc64>
   1624c:	e3a0300a 	mov	r3, #10	; 0xa
   16250:	e5c23000 	strb	r3, [r2]
   16254:	e59f31dc 	ldr	r3, [pc, #476]	; 16438 <uBloxReceiveEngine+0xc6c>
   16258:	e5d33000 	ldrb	r3, [r3]
   1625c:	e1a02003 	mov	r2, r3
   16260:	e59f11f0 	ldr	r1, [pc, #496]	; 16458 <uBloxReceiveEngine+0xc8c>
   16264:	e1a03002 	mov	r3, r2
   16268:	e1a03083 	mov	r3, r3, lsl #1
   1626c:	e0833002 	add	r3, r3, r2
   16270:	e0833001 	add	r3, r3, r1
   16274:	e5d33000 	ldrb	r3, [r3]
   16278:	e1a0c003 	mov	ip, r3
   1627c:	e59f31b4 	ldr	r3, [pc, #436]	; 16438 <uBloxReceiveEngine+0xc6c>
   16280:	e5d33000 	ldrb	r3, [r3]
   16284:	e1a02003 	mov	r2, r3
   16288:	e59f11c8 	ldr	r1, [pc, #456]	; 16458 <uBloxReceiveEngine+0xc8c>
   1628c:	e3a00001 	mov	r0, #1	; 0x1
   16290:	e1a03002 	mov	r3, r2
   16294:	e1a03083 	mov	r3, r3, lsl #1
   16298:	e0833002 	add	r3, r3, r2
   1629c:	e0833001 	add	r3, r3, r1
   162a0:	e0833000 	add	r3, r3, r0
   162a4:	e5d33000 	ldrb	r3, [r3]
   162a8:	e1a0e003 	mov	lr, r3
   162ac:	e59f3184 	ldr	r3, [pc, #388]	; 16438 <uBloxReceiveEngine+0xc6c>
   162b0:	e5d33000 	ldrb	r3, [r3]
   162b4:	e1a02003 	mov	r2, r3
   162b8:	e59f1198 	ldr	r1, [pc, #408]	; 16458 <uBloxReceiveEngine+0xc8c>
   162bc:	e3a00002 	mov	r0, #2	; 0x2
   162c0:	e1a03002 	mov	r3, r2
   162c4:	e1a03083 	mov	r3, r3, lsl #1
   162c8:	e0833002 	add	r3, r3, r2
   162cc:	e0833001 	add	r3, r3, r1
   162d0:	e0833000 	add	r3, r3, r0
   162d4:	e5d33000 	ldrb	r3, [r3]
   162d8:	e1a0000c 	mov	r0, ip
   162dc:	e1a0100e 	mov	r1, lr
   162e0:	e1a02003 	mov	r2, r3
   162e4:	ebfff959 	bl	14850 <setMessageRate>
   162e8:	ea00003e 	b	163e8 <uBloxReceiveEngine+0xc1c>
   162ec:	e59f313c 	ldr	r3, [pc, #316]	; 16430 <uBloxReceiveEngine+0xc64>
   162f0:	e5d33000 	ldrb	r3, [r3]
   162f4:	e3530000 	cmp	r3, #0	; 0x0
   162f8:	0a000006 	beq	16318 <uBloxReceiveEngine+0xb4c>
   162fc:	e59f312c 	ldr	r3, [pc, #300]	; 16430 <uBloxReceiveEngine+0xc64>
   16300:	e5d33000 	ldrb	r3, [r3]
   16304:	e2433001 	sub	r3, r3, #1	; 0x1
   16308:	e20330ff 	and	r3, r3, #255	; 0xff
   1630c:	e59f211c 	ldr	r2, [pc, #284]	; 16430 <uBloxReceiveEngine+0xc64>
   16310:	e5c23000 	strb	r3, [r2]
   16314:	ea000033 	b	163e8 <uBloxReceiveEngine+0xc1c>
   16318:	e59f30e4 	ldr	r3, [pc, #228]	; 16404 <uBloxReceiveEngine+0xc38>
   1631c:	e5d33000 	ldrb	r3, [r3]
   16320:	e2433001 	sub	r3, r3, #1	; 0x1
   16324:	e20330ff 	and	r3, r3, #255	; 0xff
   16328:	e59f20d4 	ldr	r2, [pc, #212]	; 16404 <uBloxReceiveEngine+0xc38>
   1632c:	e5c23000 	strb	r3, [r2]
   16330:	e59f3100 	ldr	r3, [pc, #256]	; 16438 <uBloxReceiveEngine+0xc6c>
   16334:	e5d33000 	ldrb	r3, [r3]
   16338:	e1a02003 	mov	r2, r3
   1633c:	e59f1114 	ldr	r1, [pc, #276]	; 16458 <uBloxReceiveEngine+0xc8c>
   16340:	e1a03002 	mov	r3, r2
   16344:	e1a03083 	mov	r3, r3, lsl #1
   16348:	e0833002 	add	r3, r3, r2
   1634c:	e0833001 	add	r3, r3, r1
   16350:	e5d33000 	ldrb	r3, [r3]
   16354:	e1a0c003 	mov	ip, r3
   16358:	e59f30d8 	ldr	r3, [pc, #216]	; 16438 <uBloxReceiveEngine+0xc6c>
   1635c:	e5d33000 	ldrb	r3, [r3]
   16360:	e1a02003 	mov	r2, r3
   16364:	e59f10ec 	ldr	r1, [pc, #236]	; 16458 <uBloxReceiveEngine+0xc8c>
   16368:	e3a00001 	mov	r0, #1	; 0x1
   1636c:	e1a03002 	mov	r3, r2
   16370:	e1a03083 	mov	r3, r3, lsl #1
   16374:	e0833002 	add	r3, r3, r2
   16378:	e0833001 	add	r3, r3, r1
   1637c:	e0833000 	add	r3, r3, r0
   16380:	e5d33000 	ldrb	r3, [r3]
   16384:	e1a0e003 	mov	lr, r3
   16388:	e59f30a8 	ldr	r3, [pc, #168]	; 16438 <uBloxReceiveEngine+0xc6c>
   1638c:	e5d33000 	ldrb	r3, [r3]
   16390:	e1a02003 	mov	r2, r3
   16394:	e59f10bc 	ldr	r1, [pc, #188]	; 16458 <uBloxReceiveEngine+0xc8c>
   16398:	e3a00002 	mov	r0, #2	; 0x2
   1639c:	e1a03002 	mov	r3, r2
   163a0:	e1a03083 	mov	r3, r3, lsl #1
   163a4:	e0833002 	add	r3, r3, r2
   163a8:	e0833001 	add	r3, r3, r1
   163ac:	e0833000 	add	r3, r3, r0
   163b0:	e5d33000 	ldrb	r3, [r3]
   163b4:	e1a0000c 	mov	r0, ip
   163b8:	e1a0100e 	mov	r1, lr
   163bc:	e1a02003 	mov	r2, r3
   163c0:	ebfff922 	bl	14850 <setMessageRate>
   163c4:	e59f2064 	ldr	r2, [pc, #100]	; 16430 <uBloxReceiveEngine+0xc64>
   163c8:	e3a0300a 	mov	r3, #10	; 0xa
   163cc:	e5c23000 	strb	r3, [r2]
   163d0:	e59f206c 	ldr	r2, [pc, #108]	; 16444 <uBloxReceiveEngine+0xc78>
   163d4:	e3a03000 	mov	r3, #0	; 0x0
   163d8:	e5c23000 	strb	r3, [r2]
   163dc:	e59f2024 	ldr	r2, [pc, #36]	; 16408 <uBloxReceiveEngine+0xc3c>
   163e0:	e3a03005 	mov	r3, #5	; 0x5
   163e4:	e5c23000 	strb	r3, [r2]
   163e8:	e24bd00c 	sub	sp, fp, #12	; 0xc
   163ec:	e89d6800 	ldmia	sp, {fp, sp, lr}
   163f0:	e12fff1e 	bx	lr
   163f4:	00018e8d 	andeq	r8, r1, sp, lsl #29
   163f8:	00018e85 	andeq	r8, r1, r5, lsl #29
   163fc:	40001f3c 	andmi	r1, r0, ip, lsr pc
   16400:	cccccccd 	stcgtl	12, cr12, [ip], {205}
   16404:	40000da6 	andmi	r0, r0, r6, lsr #27
   16408:	40001f61 	andmi	r1, r0, r1, ror #30
   1640c:	40005598 	mulmi	r0, r8, r5
   16410:	40001f5f 	andmi	r1, r0, pc, asr pc
   16414:	00018dbc 	streqh	r8, [r1], -ip
   16418:	40000da4 	andmi	r0, r0, r4, lsr #27
   1641c:	40001f4a 	andmi	r1, r0, sl, asr #30
   16420:	40005594 	mulmi	r0, r4, r5
   16424:	00018dc6 	andeq	r8, r1, r6, asr #27
   16428:	40000da2 	andmi	r0, r0, r2, lsr #27
   1642c:	40001f48 	andmi	r1, r0, r8, asr #30
   16430:	40001f60 	andmi	r1, r0, r0, ror #30
   16434:	40001f4c 	andmi	r1, r0, ip, asr #30
   16438:	40005590 	mulmi	r0, r0, r5
   1643c:	00018e71 	andeq	r8, r1, r1, ror lr
   16440:	00018e5d 	andeq	r8, r1, sp, asr lr
   16444:	40001f44 	andmi	r1, r0, r4, asr #30
   16448:	40001f47 	andmi	r1, r0, r7, asr #30
   1644c:	00018e57 	andeq	r8, r1, r7, asr lr
   16450:	40001f45 	andmi	r1, r0, r5, asr #30
   16454:	40001f46 	andmi	r1, r0, r6, asr #30
   16458:	00018e3f 	andeq	r8, r1, pc, lsr lr
   1645c:	00018dcb 	andeq	r8, r1, fp, asr #27
   16460:	00018df3 	streqd	r8, [r1], -r3
   16464:	00018e17 	andeq	r8, r1, r7, lsl lr

00016468 <cos>:
   16468:	b5f0      	push	{r4, r5, r6, r7, lr}
   1646a:	4a24      	ldr	r2, [pc, #144]	(164fc <.text+0x164fc>)
   1646c:	4b24      	ldr	r3, [pc, #144]	(16500 <.text+0x16500>)
   1646e:	4002      	ands	r2, r0
   16470:	b085      	sub	sp, #20
   16472:	1c05      	adds	r5, r0, #0
   16474:	1c0e      	adds	r6, r1, #0
   16476:	429a      	cmp	r2, r3
   16478:	dc02      	bgt.n	16480 <cos+0x18>
   1647a:	4a22      	ldr	r2, [pc, #136]	(16504 <.text+0x16504>)
   1647c:	4b22      	ldr	r3, [pc, #136]	(16508 <.text+0x16508>)
   1647e:	e019      	b.n	164b4 <cos+0x4c>
   16480:	4b22      	ldr	r3, [pc, #136]	(1650c <.text+0x1650c>)
   16482:	429a      	cmp	r2, r3
   16484:	dd04      	ble.n	16490 <cos+0x28>
   16486:	1c2a      	adds	r2, r5, #0
   16488:	1c33      	adds	r3, r6, #0
   1648a:	f002 f9e3 	bl	18854 <____subdf3_from_thumb>
   1648e:	e02d      	b.n	164ec <cos+0x84>
   16490:	aa01      	add	r2, sp, #4
   16492:	f000 fa55 	bl	16940 <__ieee754_rem_pio2>
   16496:	2303      	movs	r3, #3
   16498:	1c05      	adds	r5, r0, #0
   1649a:	401d      	ands	r5, r3
   1649c:	2d01      	cmp	r5, #1
   1649e:	d00c      	beq.n	164ba <cos+0x52>
   164a0:	2d02      	cmp	r5, #2
   164a2:	d012      	beq.n	164ca <cos+0x62>
   164a4:	9801      	ldr	r0, [sp, #4]
   164a6:	9902      	ldr	r1, [sp, #8]
   164a8:	9e03      	ldr	r6, [sp, #12]
   164aa:	9f04      	ldr	r7, [sp, #16]
   164ac:	2d00      	cmp	r5, #0
   164ae:	d117      	bne.n	164e0 <cos+0x78>
   164b0:	1c32      	adds	r2, r6, #0
   164b2:	1c3b      	adds	r3, r7, #0
   164b4:	f000 fd24 	bl	16f00 <__kernel_cos>
   164b8:	e018      	b.n	164ec <cos+0x84>
   164ba:	9801      	ldr	r0, [sp, #4]
   164bc:	9902      	ldr	r1, [sp, #8]
   164be:	9a03      	ldr	r2, [sp, #12]
   164c0:	9b04      	ldr	r3, [sp, #16]
   164c2:	9500      	str	r5, [sp, #0]
   164c4:	f001 f9f0 	bl	178a8 <__kernel_sin>
   164c8:	e005      	b.n	164d6 <cos+0x6e>
   164ca:	9801      	ldr	r0, [sp, #4]
   164cc:	9902      	ldr	r1, [sp, #8]
   164ce:	9a03      	ldr	r2, [sp, #12]
   164d0:	9b04      	ldr	r3, [sp, #16]
   164d2:	f000 fd15 	bl	16f00 <__kernel_cos>
   164d6:	2480      	movs	r4, #128
   164d8:	0624      	lsls	r4, r4, #24
   164da:	1902      	adds	r2, r0, r4
   164dc:	1c0b      	adds	r3, r1, #0
   164de:	e007      	b.n	164f0 <cos+0x88>
   164e0:	2301      	movs	r3, #1
   164e2:	9300      	str	r3, [sp, #0]
   164e4:	1c32      	adds	r2, r6, #0
   164e6:	1c3b      	adds	r3, r7, #0
   164e8:	f001 f9de 	bl	178a8 <__kernel_sin>
   164ec:	1c02      	adds	r2, r0, #0
   164ee:	1c0b      	adds	r3, r1, #0
   164f0:	1c10      	adds	r0, r2, #0
   164f2:	1c19      	adds	r1, r3, #0
   164f4:	b005      	add	sp, #20
   164f6:	bcf0      	pop	{r4, r5, r6, r7}
   164f8:	bc04      	pop	{r2}
   164fa:	4710      	bx	r2
   164fc:	ffff 7fff 	undefined
   16500:	21fb      	movs	r1, #251
   16502:	3fe9      	subs	r7, #233
	...
   1650c:	ffff 7fef 	undefined

00016510 <sin>:
   16510:	b570      	push	{r4, r5, r6, lr}
   16512:	4a25      	ldr	r2, [pc, #148]	(165a8 <.text+0x165a8>)
   16514:	4b25      	ldr	r3, [pc, #148]	(165ac <.text+0x165ac>)
   16516:	4002      	ands	r2, r0
   16518:	b085      	sub	sp, #20
   1651a:	1c05      	adds	r5, r0, #0
   1651c:	1c0e      	adds	r6, r1, #0
   1651e:	429a      	cmp	r2, r3
   16520:	dc04      	bgt.n	1652c <sin+0x1c>
   16522:	2300      	movs	r3, #0
   16524:	9300      	str	r3, [sp, #0]
   16526:	4a22      	ldr	r2, [pc, #136]	(165b0 <.text+0x165b0>)
   16528:	4b22      	ldr	r3, [pc, #136]	(165b4 <.text+0x165b4>)
   1652a:	e01c      	b.n	16566 <sin+0x56>
   1652c:	4b22      	ldr	r3, [pc, #136]	(165b8 <.text+0x165b8>)
   1652e:	429a      	cmp	r2, r3
   16530:	dd06      	ble.n	16540 <sin+0x30>
   16532:	1c2a      	adds	r2, r5, #0
   16534:	1c33      	adds	r3, r6, #0
   16536:	f002 f98d 	bl	18854 <____subdf3_from_thumb>
   1653a:	1c03      	adds	r3, r0, #0
   1653c:	1c0c      	adds	r4, r1, #0
   1653e:	e02d      	b.n	1659c <sin+0x8c>
   16540:	aa01      	add	r2, sp, #4
   16542:	f000 f9fd 	bl	16940 <__ieee754_rem_pio2>
   16546:	2303      	movs	r3, #3
   16548:	4003      	ands	r3, r0
   1654a:	2b01      	cmp	r3, #1
   1654c:	d00e      	beq.n	1656c <sin+0x5c>
   1654e:	2b02      	cmp	r3, #2
   16550:	d013      	beq.n	1657a <sin+0x6a>
   16552:	9801      	ldr	r0, [sp, #4]
   16554:	9902      	ldr	r1, [sp, #8]
   16556:	9c03      	ldr	r4, [sp, #12]
   16558:	9d04      	ldr	r5, [sp, #16]
   1655a:	2b00      	cmp	r3, #0
   1655c:	d116      	bne.n	1658c <sin+0x7c>
   1655e:	2301      	movs	r3, #1
   16560:	9300      	str	r3, [sp, #0]
   16562:	1c22      	adds	r2, r4, #0
   16564:	1c2b      	adds	r3, r5, #0
   16566:	f001 f99f 	bl	178a8 <__kernel_sin>
   1656a:	e7e6      	b.n	1653a <sin+0x2a>
   1656c:	9801      	ldr	r0, [sp, #4]
   1656e:	9902      	ldr	r1, [sp, #8]
   16570:	9a03      	ldr	r2, [sp, #12]
   16572:	9b04      	ldr	r3, [sp, #16]
   16574:	f000 fcc4 	bl	16f00 <__kernel_cos>
   16578:	e7df      	b.n	1653a <sin+0x2a>
   1657a:	2401      	movs	r4, #1
   1657c:	9801      	ldr	r0, [sp, #4]
   1657e:	9902      	ldr	r1, [sp, #8]
   16580:	9a03      	ldr	r2, [sp, #12]
   16582:	9b04      	ldr	r3, [sp, #16]
   16584:	9400      	str	r4, [sp, #0]
   16586:	f001 f98f 	bl	178a8 <__kernel_sin>
   1658a:	e003      	b.n	16594 <sin+0x84>
   1658c:	1c22      	adds	r2, r4, #0
   1658e:	1c2b      	adds	r3, r5, #0
   16590:	f000 fcb6 	bl	16f00 <__kernel_cos>
   16594:	2280      	movs	r2, #128
   16596:	0612      	lsls	r2, r2, #24
   16598:	1883      	adds	r3, r0, r2
   1659a:	1c0c      	adds	r4, r1, #0
   1659c:	1c18      	adds	r0, r3, #0
   1659e:	1c21      	adds	r1, r4, #0
   165a0:	b005      	add	sp, #20
   165a2:	bc70      	pop	{r4, r5, r6}
   165a4:	bc04      	pop	{r2}
   165a6:	4710      	bx	r2
   165a8:	ffff 7fff 	undefined
   165ac:	21fb      	movs	r1, #251
   165ae:	3fe9      	subs	r7, #233
	...
   165b8:	ffff 7fef 	undefined

000165bc <atan2>:
   165bc:	b5f0      	push	{r4, r5, r6, r7, lr}
   165be:	b08d      	sub	sp, #52
   165c0:	1c1f      	adds	r7, r3, #0
   165c2:	1c04      	adds	r4, r0, #0
   165c4:	1c0d      	adds	r5, r1, #0
   165c6:	1c16      	adds	r6, r2, #0
   165c8:	f000 f8b4 	bl	16734 <__ieee754_atan2>
   165cc:	4b27      	ldr	r3, [pc, #156]	(1666c <.text+0x1666c>)
   165ce:	681b      	ldr	r3, [r3, #0]
   165d0:	9002      	str	r0, [sp, #8]
   165d2:	9103      	str	r1, [sp, #12]
   165d4:	9300      	str	r3, [sp, #0]
   165d6:	3301      	adds	r3, #1
   165d8:	d041      	beq.n	1665e <atan2+0xa2>
   165da:	1c30      	adds	r0, r6, #0
   165dc:	1c39      	adds	r1, r7, #0
   165de:	f7f9 ff29 	bl	10434 <isnan>
   165e2:	2800      	cmp	r0, #0
   165e4:	d13b      	bne.n	1665e <atan2+0xa2>
   165e6:	1c20      	adds	r0, r4, #0
   165e8:	1c29      	adds	r1, r5, #0
   165ea:	f7f9 ff23 	bl	10434 <isnan>
   165ee:	9001      	str	r0, [sp, #4]
   165f0:	2800      	cmp	r0, #0
   165f2:	d134      	bne.n	1665e <atan2+0xa2>
   165f4:	1c30      	adds	r0, r6, #0
   165f6:	1c39      	adds	r1, r7, #0
   165f8:	4a1d      	ldr	r2, [pc, #116]	(16670 <.text+0x16670>)
   165fa:	4b1e      	ldr	r3, [pc, #120]	(16674 <.text+0x16674>)
   165fc:	f002 f91e 	bl	1883c <____eqdf2_from_thumb>
   16600:	2800      	cmp	r0, #0
   16602:	d12c      	bne.n	1665e <atan2+0xa2>
   16604:	1c20      	adds	r0, r4, #0
   16606:	1c29      	adds	r1, r5, #0
   16608:	4a19      	ldr	r2, [pc, #100]	(16670 <.text+0x16670>)
   1660a:	4b1a      	ldr	r3, [pc, #104]	(16674 <.text+0x16674>)
   1660c:	f002 f916 	bl	1883c <____eqdf2_from_thumb>
   16610:	2800      	cmp	r0, #0
   16612:	d124      	bne.n	1665e <atan2+0xa2>
   16614:	2301      	movs	r3, #1
   16616:	9304      	str	r3, [sp, #16]
   16618:	4b17      	ldr	r3, [pc, #92]	(16678 <.text+0x16678>)
   1661a:	9305      	str	r3, [sp, #20]
   1661c:	9b01      	ldr	r3, [sp, #4]
   1661e:	9406      	str	r4, [sp, #24]
   16620:	9507      	str	r5, [sp, #28]
   16622:	930c      	str	r3, [sp, #48]
   16624:	4b12      	ldr	r3, [pc, #72]	(16670 <.text+0x16670>)
   16626:	4c13      	ldr	r4, [pc, #76]	(16674 <.text+0x16674>)
   16628:	930a      	str	r3, [sp, #40]
   1662a:	940b      	str	r4, [sp, #44]
   1662c:	9c00      	ldr	r4, [sp, #0]
   1662e:	9608      	str	r6, [sp, #32]
   16630:	9709      	str	r7, [sp, #36]
   16632:	2c02      	cmp	r4, #2
   16634:	d004      	beq.n	16640 <atan2+0x84>
   16636:	a804      	add	r0, sp, #16
   16638:	f001 fc42 	bl	17ec0 <matherr>
   1663c:	2800      	cmp	r0, #0
   1663e:	d103      	bne.n	16648 <atan2+0x8c>
   16640:	f002 f8b2 	bl	187a8 <__errno>
   16644:	2321      	movs	r3, #33
   16646:	6003      	str	r3, [r0, #0]
   16648:	9b0c      	ldr	r3, [sp, #48]
   1664a:	2b00      	cmp	r3, #0
   1664c:	d003      	beq.n	16656 <atan2+0x9a>
   1664e:	f002 f8ab 	bl	187a8 <__errno>
   16652:	9b0c      	ldr	r3, [sp, #48]
   16654:	6003      	str	r3, [r0, #0]
   16656:	9b0a      	ldr	r3, [sp, #40]
   16658:	9c0b      	ldr	r4, [sp, #44]
   1665a:	9302      	str	r3, [sp, #8]
   1665c:	9403      	str	r4, [sp, #12]
   1665e:	9802      	ldr	r0, [sp, #8]
   16660:	9903      	ldr	r1, [sp, #12]
   16662:	b00d      	add	sp, #52
   16664:	bcf0      	pop	{r4, r5, r6, r7}
   16666:	bc04      	pop	{r2}
   16668:	4710      	bx	r2
   1666a:	0000      	lsls	r0, r0, #0
   1666c:	90ac      	str	r0, [sp, #688]
   1666e:	0001      	lsls	r1, r0, #0
	...
   16678:	9360      	str	r3, [sp, #384]
   1667a:	0001      	lsls	r1, r0, #0

0001667c <sqrt>:
   1667c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1667e:	b08d      	sub	sp, #52
   16680:	1c04      	adds	r4, r0, #0
   16682:	1c0d      	adds	r5, r1, #0
   16684:	f000 fb6c 	bl	16d60 <__ieee754_sqrt>
   16688:	4b26      	ldr	r3, [pc, #152]	(16724 <.text+0x16724>)
   1668a:	681b      	ldr	r3, [r3, #0]
   1668c:	9002      	str	r0, [sp, #8]
   1668e:	9103      	str	r1, [sp, #12]
   16690:	9300      	str	r3, [sp, #0]
   16692:	3301      	adds	r3, #1
   16694:	d03f      	beq.n	16716 <sqrt+0x9a>
   16696:	1c20      	adds	r0, r4, #0
   16698:	1c29      	adds	r1, r5, #0
   1669a:	f7f9 fecb 	bl	10434 <isnan>
   1669e:	9001      	str	r0, [sp, #4]
   166a0:	2800      	cmp	r0, #0
   166a2:	d138      	bne.n	16716 <sqrt+0x9a>
   166a4:	4e20      	ldr	r6, [pc, #128]	(16728 <.text+0x16728>)
   166a6:	4f21      	ldr	r7, [pc, #132]	(1672c <.text+0x1672c>)
   166a8:	1c20      	adds	r0, r4, #0
   166aa:	1c29      	adds	r1, r5, #0
   166ac:	1c32      	adds	r2, r6, #0
   166ae:	1c3b      	adds	r3, r7, #0
   166b0:	f002 f8bc 	bl	1882c <____ltdf2_from_thumb>
   166b4:	2800      	cmp	r0, #0
   166b6:	da2e      	bge.n	16716 <sqrt+0x9a>
   166b8:	2301      	movs	r3, #1
   166ba:	9304      	str	r3, [sp, #16]
   166bc:	4b1c      	ldr	r3, [pc, #112]	(16730 <.text+0x16730>)
   166be:	9408      	str	r4, [sp, #32]
   166c0:	9509      	str	r5, [sp, #36]
   166c2:	9305      	str	r3, [sp, #20]
   166c4:	9406      	str	r4, [sp, #24]
   166c6:	9507      	str	r5, [sp, #28]
   166c8:	9b01      	ldr	r3, [sp, #4]
   166ca:	9c00      	ldr	r4, [sp, #0]
   166cc:	930c      	str	r3, [sp, #48]
   166ce:	2c00      	cmp	r4, #0
   166d0:	d102      	bne.n	166d8 <sqrt+0x5c>
   166d2:	960a      	str	r6, [sp, #40]
   166d4:	970b      	str	r7, [sp, #44]
   166d6:	e00a      	b.n	166ee <sqrt+0x72>
   166d8:	1c3b      	adds	r3, r7, #0
   166da:	1c30      	adds	r0, r6, #0
   166dc:	1c39      	adds	r1, r7, #0
   166de:	1c32      	adds	r2, r6, #0
   166e0:	f002 f8c4 	bl	1886c <____divdf3_from_thumb>
   166e4:	9b00      	ldr	r3, [sp, #0]
   166e6:	900a      	str	r0, [sp, #40]
   166e8:	910b      	str	r1, [sp, #44]
   166ea:	2b02      	cmp	r3, #2
   166ec:	d004      	beq.n	166f8 <sqrt+0x7c>
   166ee:	a804      	add	r0, sp, #16
   166f0:	f001 fbe6 	bl	17ec0 <matherr>
   166f4:	2800      	cmp	r0, #0
   166f6:	d103      	bne.n	16700 <sqrt+0x84>
   166f8:	f002 f856 	bl	187a8 <__errno>
   166fc:	2321      	movs	r3, #33
   166fe:	6003      	str	r3, [r0, #0]
   16700:	9b0c      	ldr	r3, [sp, #48]
   16702:	2b00      	cmp	r3, #0
   16704:	d003      	beq.n	1670e <sqrt+0x92>
   16706:	f002 f84f 	bl	187a8 <__errno>
   1670a:	9b0c      	ldr	r3, [sp, #48]
   1670c:	6003      	str	r3, [r0, #0]
   1670e:	9b0a      	ldr	r3, [sp, #40]
   16710:	9c0b      	ldr	r4, [sp, #44]
   16712:	9302      	str	r3, [sp, #8]
   16714:	9403      	str	r4, [sp, #12]
   16716:	9802      	ldr	r0, [sp, #8]
   16718:	9903      	ldr	r1, [sp, #12]
   1671a:	b00d      	add	sp, #52
   1671c:	bcf0      	pop	{r4, r5, r6, r7}
   1671e:	bc04      	pop	{r2}
   16720:	4710      	bx	r2
   16722:	0000      	lsls	r0, r0, #0
   16724:	90ac      	str	r0, [sp, #688]
   16726:	0001      	lsls	r1, r0, #0
	...
   16730:	9368      	str	r3, [sp, #416]
   16732:	0001      	lsls	r1, r0, #0

00016734 <__ieee754_atan2>:
   16734:	b5f0      	push	{r4, r5, r6, r7, lr}
   16736:	4f69      	ldr	r7, [pc, #420]	(168dc <.text+0x168dc>)
   16738:	1c05      	adds	r5, r0, #0
   1673a:	1c10      	adds	r0, r2, #0
   1673c:	b085      	sub	sp, #20
   1673e:	1c1c      	adds	r4, r3, #0
   16740:	4038      	ands	r0, r7
   16742:	9004      	str	r0, [sp, #16]
   16744:	9200      	str	r2, [sp, #0]
   16746:	9301      	str	r3, [sp, #4]
   16748:	4263      	negs	r3, r4
   1674a:	4323      	orrs	r3, r4
   1674c:	46a4      	mov	ip, r4
   1674e:	9c04      	ldr	r4, [sp, #16]
   16750:	0fdb      	lsrs	r3, r3, #31
   16752:	4323      	orrs	r3, r4
   16754:	4c62      	ldr	r4, [pc, #392]	(168e0 <.text+0x168e0>)
   16756:	1c0e      	adds	r6, r1, #0
   16758:	9202      	str	r2, [sp, #8]
   1675a:	1c30      	adds	r0, r6, #0
   1675c:	42a3      	cmp	r3, r4
   1675e:	d807      	bhi.n	16770 <__ieee754_atan2+0x3c>
   16760:	4273      	negs	r3, r6
   16762:	4333      	orrs	r3, r6
   16764:	402f      	ands	r7, r5
   16766:	0fdb      	lsrs	r3, r3, #31
   16768:	433b      	orrs	r3, r7
   1676a:	9503      	str	r5, [sp, #12]
   1676c:	42a3      	cmp	r3, r4
   1676e:	d906      	bls.n	1677e <__ieee754_atan2+0x4a>
   16770:	1c28      	adds	r0, r5, #0
   16772:	1c31      	adds	r1, r6, #0
   16774:	9a00      	ldr	r2, [sp, #0]
   16776:	9b01      	ldr	r3, [sp, #4]
   16778:	f002 f868 	bl	1884c <____adddf3_from_thumb>
   1677c:	e0a5      	b.n	168ca <__ieee754_atan2+0x196>
   1677e:	9902      	ldr	r1, [sp, #8]
   16780:	4a58      	ldr	r2, [pc, #352]	(168e4 <.text+0x168e4>)
   16782:	4664      	mov	r4, ip
   16784:	188b      	adds	r3, r1, r2
   16786:	431c      	orrs	r4, r3
   16788:	d104      	bne.n	16794 <__ieee754_atan2+0x60>
   1678a:	1c28      	adds	r0, r5, #0
   1678c:	1c31      	adds	r1, r6, #0
   1678e:	f001 f947 	bl	17a20 <atan>
   16792:	e09a      	b.n	168ca <__ieee754_atan2+0x196>
   16794:	9903      	ldr	r1, [sp, #12]
   16796:	9c02      	ldr	r4, [sp, #8]
   16798:	0fcb      	lsrs	r3, r1, #31
   1679a:	17a2      	asrs	r2, r4, #30
   1679c:	2102      	movs	r1, #2
   1679e:	400a      	ands	r2, r1
   167a0:	1c1c      	adds	r4, r3, #0
   167a2:	4314      	orrs	r4, r2
   167a4:	4338      	orrs	r0, r7
   167a6:	d109      	bne.n	167bc <__ieee754_atan2+0x88>
   167a8:	2c02      	cmp	r4, #2
   167aa:	d039      	beq.n	16820 <__ieee754_atan2+0xec>
   167ac:	2c02      	cmp	r4, #2
   167ae:	dc03      	bgt.n	167b8 <__ieee754_atan2+0x84>
   167b0:	2c00      	cmp	r4, #0
   167b2:	db00      	blt.n	167b6 <__ieee754_atan2+0x82>
   167b4:	e08b      	b.n	168ce <__ieee754_atan2+0x19a>
   167b6:	e001      	b.n	167bc <__ieee754_atan2+0x88>
   167b8:	2c03      	cmp	r4, #3
   167ba:	d034      	beq.n	16826 <__ieee754_atan2+0xf2>
   167bc:	9804      	ldr	r0, [sp, #16]
   167be:	4661      	mov	r1, ip
   167c0:	4308      	orrs	r0, r1
   167c2:	d103      	bne.n	167cc <__ieee754_atan2+0x98>
   167c4:	9a03      	ldr	r2, [sp, #12]
   167c6:	2a00      	cmp	r2, #0
   167c8:	db3c      	blt.n	16844 <__ieee754_atan2+0x110>
   167ca:	e03e      	b.n	1684a <__ieee754_atan2+0x116>
   167cc:	4b44      	ldr	r3, [pc, #272]	(168e0 <.text+0x168e0>)
   167ce:	9804      	ldr	r0, [sp, #16]
   167d0:	4298      	cmp	r0, r3
   167d2:	d131      	bne.n	16838 <__ieee754_atan2+0x104>
   167d4:	4287      	cmp	r7, r0
   167d6:	d117      	bne.n	16808 <__ieee754_atan2+0xd4>
   167d8:	2c01      	cmp	r4, #1
   167da:	d012      	beq.n	16802 <__ieee754_atan2+0xce>
   167dc:	2c01      	cmp	r4, #1
   167de:	dc02      	bgt.n	167e6 <__ieee754_atan2+0xb2>
   167e0:	2c00      	cmp	r4, #0
   167e2:	d00b      	beq.n	167fc <__ieee754_atan2+0xc8>
   167e4:	e028      	b.n	16838 <__ieee754_atan2+0x104>
   167e6:	2c02      	cmp	r4, #2
   167e8:	d002      	beq.n	167f0 <__ieee754_atan2+0xbc>
   167ea:	2c03      	cmp	r4, #3
   167ec:	d124      	bne.n	16838 <__ieee754_atan2+0x104>
   167ee:	e002      	b.n	167f6 <__ieee754_atan2+0xc2>
   167f0:	4d3d      	ldr	r5, [pc, #244]	(168e8 <.text+0x168e8>)
   167f2:	4e3e      	ldr	r6, [pc, #248]	(168ec <.text+0x168ec>)
   167f4:	e06b      	b.n	168ce <__ieee754_atan2+0x19a>
   167f6:	4d3e      	ldr	r5, [pc, #248]	(168f0 <.text+0x168f0>)
   167f8:	4e3e      	ldr	r6, [pc, #248]	(168f4 <.text+0x168f4>)
   167fa:	e068      	b.n	168ce <__ieee754_atan2+0x19a>
   167fc:	4d3e      	ldr	r5, [pc, #248]	(168f8 <.text+0x168f8>)
   167fe:	4e3f      	ldr	r6, [pc, #252]	(168fc <.text+0x168fc>)
   16800:	e065      	b.n	168ce <__ieee754_atan2+0x19a>
   16802:	4d3f      	ldr	r5, [pc, #252]	(16900 <.text+0x16900>)
   16804:	4e3f      	ldr	r6, [pc, #252]	(16904 <.text+0x16904>)
   16806:	e062      	b.n	168ce <__ieee754_atan2+0x19a>
   16808:	2c01      	cmp	r4, #1
   1680a:	d012      	beq.n	16832 <__ieee754_atan2+0xfe>
   1680c:	2c01      	cmp	r4, #1
   1680e:	dc02      	bgt.n	16816 <__ieee754_atan2+0xe2>
   16810:	2c00      	cmp	r4, #0
   16812:	d00b      	beq.n	1682c <__ieee754_atan2+0xf8>
   16814:	e010      	b.n	16838 <__ieee754_atan2+0x104>
   16816:	2c02      	cmp	r4, #2
   16818:	d002      	beq.n	16820 <__ieee754_atan2+0xec>
   1681a:	2c03      	cmp	r4, #3
   1681c:	d10c      	bne.n	16838 <__ieee754_atan2+0x104>
   1681e:	e002      	b.n	16826 <__ieee754_atan2+0xf2>
   16820:	4d39      	ldr	r5, [pc, #228]	(16908 <.text+0x16908>)
   16822:	4e3a      	ldr	r6, [pc, #232]	(1690c <.text+0x1690c>)
   16824:	e053      	b.n	168ce <__ieee754_atan2+0x19a>
   16826:	4d3a      	ldr	r5, [pc, #232]	(16910 <.text+0x16910>)
   16828:	4e3a      	ldr	r6, [pc, #232]	(16914 <.text+0x16914>)
   1682a:	e050      	b.n	168ce <__ieee754_atan2+0x19a>
   1682c:	4d3a      	ldr	r5, [pc, #232]	(16918 <.text+0x16918>)
   1682e:	4e3b      	ldr	r6, [pc, #236]	(1691c <.text+0x1691c>)
   16830:	e04d      	b.n	168ce <__ieee754_atan2+0x19a>
   16832:	4d3b      	ldr	r5, [pc, #236]	(16920 <.text+0x16920>)
   16834:	4e3b      	ldr	r6, [pc, #236]	(16924 <.text+0x16924>)
   16836:	e04a      	b.n	168ce <__ieee754_atan2+0x19a>
   16838:	4b29      	ldr	r3, [pc, #164]	(168e0 <.text+0x168e0>)
   1683a:	429f      	cmp	r7, r3
   1683c:	d108      	bne.n	16850 <__ieee754_atan2+0x11c>
   1683e:	9903      	ldr	r1, [sp, #12]
   16840:	2900      	cmp	r1, #0
   16842:	da02      	bge.n	1684a <__ieee754_atan2+0x116>
   16844:	4d38      	ldr	r5, [pc, #224]	(16928 <.text+0x16928>)
   16846:	4e39      	ldr	r6, [pc, #228]	(1692c <.text+0x1692c>)
   16848:	e041      	b.n	168ce <__ieee754_atan2+0x19a>
   1684a:	4d39      	ldr	r5, [pc, #228]	(16930 <.text+0x16930>)
   1684c:	4e39      	ldr	r6, [pc, #228]	(16934 <.text+0x16934>)
   1684e:	e03e      	b.n	168ce <__ieee754_atan2+0x19a>
   16850:	9a04      	ldr	r2, [sp, #16]
   16852:	1abb      	subs	r3, r7, r2
   16854:	151b      	asrs	r3, r3, #20
   16856:	2b3c      	cmp	r3, #60
   16858:	dd02      	ble.n	16860 <__ieee754_atan2+0x12c>
   1685a:	4d35      	ldr	r5, [pc, #212]	(16930 <.text+0x16930>)
   1685c:	4e35      	ldr	r6, [pc, #212]	(16934 <.text+0x16934>)
   1685e:	e013      	b.n	16888 <__ieee754_atan2+0x154>
   16860:	9802      	ldr	r0, [sp, #8]
   16862:	2800      	cmp	r0, #0
   16864:	da04      	bge.n	16870 <__ieee754_atan2+0x13c>
   16866:	333c      	adds	r3, #60
   16868:	da02      	bge.n	16870 <__ieee754_atan2+0x13c>
   1686a:	4d2b      	ldr	r5, [pc, #172]	(16918 <.text+0x16918>)
   1686c:	4e2b      	ldr	r6, [pc, #172]	(1691c <.text+0x1691c>)
   1686e:	e00b      	b.n	16888 <__ieee754_atan2+0x154>
   16870:	9a00      	ldr	r2, [sp, #0]
   16872:	9b01      	ldr	r3, [sp, #4]
   16874:	1c28      	adds	r0, r5, #0
   16876:	1c31      	adds	r1, r6, #0
   16878:	f001 fff8 	bl	1886c <____divdf3_from_thumb>
   1687c:	f001 fa7e 	bl	17d7c <fabs>
   16880:	f001 f8ce 	bl	17a20 <atan>
   16884:	1c05      	adds	r5, r0, #0
   16886:	1c0e      	adds	r6, r1, #0
   16888:	2c01      	cmp	r4, #1
   1688a:	d004      	beq.n	16896 <__ieee754_atan2+0x162>
   1688c:	2c02      	cmp	r4, #2
   1688e:	d007      	beq.n	168a0 <__ieee754_atan2+0x16c>
   16890:	2c00      	cmp	r4, #0
   16892:	d110      	bne.n	168b6 <__ieee754_atan2+0x182>
   16894:	e01b      	b.n	168ce <__ieee754_atan2+0x19a>
   16896:	2080      	movs	r0, #128
   16898:	0600      	lsls	r0, r0, #24
   1689a:	182b      	adds	r3, r5, r0
   1689c:	1c1d      	adds	r5, r3, #0
   1689e:	e016      	b.n	168ce <__ieee754_atan2+0x19a>
   168a0:	4a25      	ldr	r2, [pc, #148]	(16938 <.text+0x16938>)
   168a2:	4b26      	ldr	r3, [pc, #152]	(1693c <.text+0x1693c>)
   168a4:	1c28      	adds	r0, r5, #0
   168a6:	1c31      	adds	r1, r6, #0
   168a8:	f001 ffd4 	bl	18854 <____subdf3_from_thumb>
   168ac:	1c02      	adds	r2, r0, #0
   168ae:	1c0b      	adds	r3, r1, #0
   168b0:	4815      	ldr	r0, [pc, #84]	(16908 <.text+0x16908>)
   168b2:	4916      	ldr	r1, [pc, #88]	(1690c <.text+0x1690c>)
   168b4:	e007      	b.n	168c6 <__ieee754_atan2+0x192>
   168b6:	4a20      	ldr	r2, [pc, #128]	(16938 <.text+0x16938>)
   168b8:	4b20      	ldr	r3, [pc, #128]	(1693c <.text+0x1693c>)
   168ba:	1c28      	adds	r0, r5, #0
   168bc:	1c31      	adds	r1, r6, #0
   168be:	f001 ffc9 	bl	18854 <____subdf3_from_thumb>
   168c2:	4a11      	ldr	r2, [pc, #68]	(16908 <.text+0x16908>)
   168c4:	4b11      	ldr	r3, [pc, #68]	(1690c <.text+0x1690c>)
   168c6:	f001 ffc5 	bl	18854 <____subdf3_from_thumb>
   168ca:	1c05      	adds	r5, r0, #0
   168cc:	1c0e      	adds	r6, r1, #0
   168ce:	1c28      	adds	r0, r5, #0
   168d0:	1c31      	adds	r1, r6, #0
   168d2:	b005      	add	sp, #20
   168d4:	bcf0      	pop	{r4, r5, r6, r7}
   168d6:	bc04      	pop	{r2}
   168d8:	4710      	bx	r2
   168da:	0000      	lsls	r0, r0, #0
   168dc:	ffff 7fff 	undefined
   168e0:	0000      	lsls	r0, r0, #0
   168e2:	7ff0      	ldrb	r0, [r6, #31]
   168e4:	0000      	lsls	r0, r0, #0
   168e6:	c010      	stmia	r0!, {r4}
   168e8:	d97c      	bls.n	169e4 <__ieee754_rem_pio2+0xa4>
   168ea:	4002      	ands	r2, r0
   168ec:	21d2      	movs	r1, #210
   168ee:	7f33      	ldrb	r3, [r6, #28]
   168f0:	d97c      	bls.n	169ec <__ieee754_rem_pio2+0xac>
   168f2:	c002      	stmia	r0!, {r1}
   168f4:	21d2      	movs	r1, #210
   168f6:	7f33      	ldrb	r3, [r6, #28]
   168f8:	21fb      	movs	r1, #251
   168fa:	3fe9      	subs	r7, #233
   168fc:	2d18      	cmp	r5, #24
   168fe:	5444      	strb	r4, [r0, r1]
   16900:	21fb      	movs	r1, #251
   16902:	bfe9      	itett	al
   16904:	2d18      	cmp	r5, #24
   16906:	5444      	strb	r4, [r0, r1]
   16908:	21fb      	movs	r1, #251
   1690a:	4009      	ands	r1, r1
   1690c:	2d18      	cmp	r5, #24
   1690e:	5444      	strb	r4, [r0, r1]
   16910:	21fb      	movs	r1, #251
   16912:	c009      	stmia	r0!, {r0, r3}
   16914:	2d18      	cmp	r5, #24
   16916:	5444      	strb	r4, [r0, r1]
	...
   16920:	0000      	lsls	r0, r0, #0
   16922:	8000      	strh	r0, [r0, #0]
   16924:	0000      	lsls	r0, r0, #0
   16926:	0000      	lsls	r0, r0, #0
   16928:	21fb      	movs	r1, #251
   1692a:	bff9      	ittee	<und>
   1692c:	2d18      	cmp	r5, #24
   1692e:	5444      	strb	r4, [r0, r1]
   16930:	21fb      	movs	r1, #251
   16932:	3ff9      	subs	r7, #249
   16934:	2d18      	cmp	r5, #24
   16936:	5444      	strb	r4, [r0, r1]
   16938:	a626      	add	r6, pc, #152	(adr r6,169d4 <__ieee754_rem_pio2+0x94>)
   1693a:	3ca1      	subs	r4, #161
   1693c:	5c07      	ldrb	r7, [r0, r0]
   1693e:	3314      	adds	r3, #20

00016940 <__ieee754_rem_pio2>:
   16940:	b5f0      	push	{r4, r5, r6, r7, lr}
   16942:	b093      	sub	sp, #76
   16944:	9009      	str	r0, [sp, #36]
   16946:	4bd7      	ldr	r3, [pc, #860]	(16ca4 <.text+0x16ca4>)
   16948:	9f09      	ldr	r7, [sp, #36]
   1694a:	401f      	ands	r7, r3
   1694c:	4bd6      	ldr	r3, [pc, #856]	(16ca8 <.text+0x16ca8>)
   1694e:	1c05      	adds	r5, r0, #0
   16950:	1c0e      	adds	r6, r1, #0
   16952:	9202      	str	r2, [sp, #8]
   16954:	429f      	cmp	r7, r3
   16956:	dc07      	bgt.n	16968 <__ieee754_rem_pio2+0x28>
   16958:	4bd4      	ldr	r3, [pc, #848]	(16cac <.text+0x16cac>)
   1695a:	4cd5      	ldr	r4, [pc, #852]	(16cb0 <.text+0x16cb0>)
   1695c:	6093      	str	r3, [r2, #8]
   1695e:	60d4      	str	r4, [r2, #12]
   16960:	2300      	movs	r3, #0
   16962:	6015      	str	r5, [r2, #0]
   16964:	6056      	str	r6, [r2, #4]
   16966:	e023      	b.n	169b0 <__ieee754_rem_pio2+0x70>
   16968:	4bd2      	ldr	r3, [pc, #840]	(16cb4 <.text+0x16cb4>)
   1696a:	429f      	cmp	r7, r3
   1696c:	dc6e      	bgt.n	16a4c <__ieee754_rem_pio2+0x10c>
   1696e:	9b09      	ldr	r3, [sp, #36]
   16970:	2b00      	cmp	r3, #0
   16972:	dd35      	ble.n	169e0 <__ieee754_rem_pio2+0xa0>
   16974:	4ad0      	ldr	r2, [pc, #832]	(16cb8 <.text+0x16cb8>)
   16976:	4bd1      	ldr	r3, [pc, #836]	(16cbc <.text+0x16cbc>)
   16978:	f001 ff6c 	bl	18854 <____subdf3_from_thumb>
   1697c:	4bd0      	ldr	r3, [pc, #832]	(16cc0 <.text+0x16cc0>)
   1697e:	1c04      	adds	r4, r0, #0
   16980:	1c0d      	adds	r5, r1, #0
   16982:	429f      	cmp	r7, r3
   16984:	d016      	beq.n	169b4 <__ieee754_rem_pio2+0x74>
   16986:	4acf      	ldr	r2, [pc, #828]	(16cc4 <.text+0x16cc4>)
   16988:	4bcf      	ldr	r3, [pc, #828]	(16cc8 <.text+0x16cc8>)
   1698a:	f001 ff63 	bl	18854 <____subdf3_from_thumb>
   1698e:	1c0b      	adds	r3, r1, #0
   16990:	9902      	ldr	r1, [sp, #8]
   16992:	1c02      	adds	r2, r0, #0
   16994:	600a      	str	r2, [r1, #0]
   16996:	604b      	str	r3, [r1, #4]
   16998:	1c20      	adds	r0, r4, #0
   1699a:	1c29      	adds	r1, r5, #0
   1699c:	f001 ff5a 	bl	18854 <____subdf3_from_thumb>
   169a0:	4ac8      	ldr	r2, [pc, #800]	(16cc4 <.text+0x16cc4>)
   169a2:	4bc9      	ldr	r3, [pc, #804]	(16cc8 <.text+0x16cc8>)
   169a4:	f001 ff56 	bl	18854 <____subdf3_from_thumb>
   169a8:	9a02      	ldr	r2, [sp, #8]
   169aa:	6090      	str	r0, [r2, #8]
   169ac:	60d1      	str	r1, [r2, #12]
   169ae:	2301      	movs	r3, #1
   169b0:	9308      	str	r3, [sp, #32]
   169b2:	e1ce      	b.n	16d52 <.text+0x16d52>
   169b4:	4ac5      	ldr	r2, [pc, #788]	(16ccc <.text+0x16ccc>)
   169b6:	4bc6      	ldr	r3, [pc, #792]	(16cd0 <.text+0x16cd0>)
   169b8:	f001 ff4c 	bl	18854 <____subdf3_from_thumb>
   169bc:	4ac5      	ldr	r2, [pc, #788]	(16cd4 <.text+0x16cd4>)
   169be:	4bc6      	ldr	r3, [pc, #792]	(16cd8 <.text+0x16cd8>)
   169c0:	1c04      	adds	r4, r0, #0
   169c2:	1c0d      	adds	r5, r1, #0
   169c4:	f001 ff46 	bl	18854 <____subdf3_from_thumb>
   169c8:	1c0b      	adds	r3, r1, #0
   169ca:	9902      	ldr	r1, [sp, #8]
   169cc:	1c02      	adds	r2, r0, #0
   169ce:	600a      	str	r2, [r1, #0]
   169d0:	604b      	str	r3, [r1, #4]
   169d2:	1c20      	adds	r0, r4, #0
   169d4:	1c29      	adds	r1, r5, #0
   169d6:	f001 ff3d 	bl	18854 <____subdf3_from_thumb>
   169da:	4abe      	ldr	r2, [pc, #760]	(16cd4 <.text+0x16cd4>)
   169dc:	4bbe      	ldr	r3, [pc, #760]	(16cd8 <.text+0x16cd8>)
   169de:	e7e1      	b.n	169a4 <__ieee754_rem_pio2+0x64>
   169e0:	4ab5      	ldr	r2, [pc, #724]	(16cb8 <.text+0x16cb8>)
   169e2:	4bb6      	ldr	r3, [pc, #728]	(16cbc <.text+0x16cbc>)
   169e4:	f001 ff32 	bl	1884c <____adddf3_from_thumb>
   169e8:	4bb5      	ldr	r3, [pc, #724]	(16cc0 <.text+0x16cc0>)
   169ea:	1c04      	adds	r4, r0, #0
   169ec:	1c0d      	adds	r5, r1, #0
   169ee:	429f      	cmp	r7, r3
   169f0:	d00f      	beq.n	16a12 <__ieee754_rem_pio2+0xd2>
   169f2:	4ab4      	ldr	r2, [pc, #720]	(16cc4 <.text+0x16cc4>)
   169f4:	4bb4      	ldr	r3, [pc, #720]	(16cc8 <.text+0x16cc8>)
   169f6:	f001 ff29 	bl	1884c <____adddf3_from_thumb>
   169fa:	1c0b      	adds	r3, r1, #0
   169fc:	9902      	ldr	r1, [sp, #8]
   169fe:	1c02      	adds	r2, r0, #0
   16a00:	600a      	str	r2, [r1, #0]
   16a02:	604b      	str	r3, [r1, #4]
   16a04:	1c20      	adds	r0, r4, #0
   16a06:	1c29      	adds	r1, r5, #0
   16a08:	f001 ff24 	bl	18854 <____subdf3_from_thumb>
   16a0c:	4aad      	ldr	r2, [pc, #692]	(16cc4 <.text+0x16cc4>)
   16a0e:	4bae      	ldr	r3, [pc, #696]	(16cc8 <.text+0x16cc8>)
   16a10:	e014      	b.n	16a3c <__ieee754_rem_pio2+0xfc>
   16a12:	4aae      	ldr	r2, [pc, #696]	(16ccc <.text+0x16ccc>)
   16a14:	4bae      	ldr	r3, [pc, #696]	(16cd0 <.text+0x16cd0>)
   16a16:	f001 ff19 	bl	1884c <____adddf3_from_thumb>
   16a1a:	4aae      	ldr	r2, [pc, #696]	(16cd4 <.text+0x16cd4>)
   16a1c:	4bae      	ldr	r3, [pc, #696]	(16cd8 <.text+0x16cd8>)
   16a1e:	1c04      	adds	r4, r0, #0
   16a20:	1c0d      	adds	r5, r1, #0
   16a22:	f001 ff13 	bl	1884c <____adddf3_from_thumb>
   16a26:	1c0b      	adds	r3, r1, #0
   16a28:	9902      	ldr	r1, [sp, #8]
   16a2a:	1c02      	adds	r2, r0, #0
   16a2c:	600a      	str	r2, [r1, #0]
   16a2e:	604b      	str	r3, [r1, #4]
   16a30:	1c20      	adds	r0, r4, #0
   16a32:	1c29      	adds	r1, r5, #0
   16a34:	f001 ff0e 	bl	18854 <____subdf3_from_thumb>
   16a38:	4aa6      	ldr	r2, [pc, #664]	(16cd4 <.text+0x16cd4>)
   16a3a:	4ba7      	ldr	r3, [pc, #668]	(16cd8 <.text+0x16cd8>)
   16a3c:	f001 ff06 	bl	1884c <____adddf3_from_thumb>
   16a40:	9a02      	ldr	r2, [sp, #8]
   16a42:	2301      	movs	r3, #1
   16a44:	425b      	negs	r3, r3
   16a46:	6090      	str	r0, [r2, #8]
   16a48:	60d1      	str	r1, [r2, #12]
   16a4a:	e7b1      	b.n	169b0 <__ieee754_rem_pio2+0x70>
   16a4c:	4ba3      	ldr	r3, [pc, #652]	(16cdc <.text+0x16cdc>)
   16a4e:	429f      	cmp	r7, r3
   16a50:	dd00      	ble.n	16a54 <__ieee754_rem_pio2+0x114>
   16a52:	e0dc      	b.n	16c0e <__ieee754_rem_pio2+0x2ce>
   16a54:	f001 f992 	bl	17d7c <fabs>
   16a58:	4aa1      	ldr	r2, [pc, #644]	(16ce0 <.text+0x16ce0>)
   16a5a:	4ba2      	ldr	r3, [pc, #648]	(16ce4 <.text+0x16ce4>)
   16a5c:	1c04      	adds	r4, r0, #0
   16a5e:	1c0d      	adds	r5, r1, #0
   16a60:	f001 fefc 	bl	1885c <____muldf3_from_thumb>
   16a64:	4aa0      	ldr	r2, [pc, #640]	(16ce8 <.text+0x16ce8>)
   16a66:	4ba1      	ldr	r3, [pc, #644]	(16cec <.text+0x16cec>)
   16a68:	f001 fef0 	bl	1884c <____adddf3_from_thumb>
   16a6c:	f001 fefa 	bl	18864 <____fixdfsi_from_thumb>
   16a70:	9008      	str	r0, [sp, #32]
   16a72:	f001 fee7 	bl	18844 <____floatsidf_from_thumb>
   16a76:	4a9e      	ldr	r2, [pc, #632]	(16cf0 <.text+0x16cf0>)
   16a78:	4b9e      	ldr	r3, [pc, #632]	(16cf4 <.text+0x16cf4>)
   16a7a:	9006      	str	r0, [sp, #24]
   16a7c:	9107      	str	r1, [sp, #28]
   16a7e:	f001 feed 	bl	1885c <____muldf3_from_thumb>
   16a82:	1c02      	adds	r2, r0, #0
   16a84:	1c0b      	adds	r3, r1, #0
   16a86:	1c20      	adds	r0, r4, #0
   16a88:	1c29      	adds	r1, r5, #0
   16a8a:	f001 fedf 	bl	1884c <____adddf3_from_thumb>
   16a8e:	4a8d      	ldr	r2, [pc, #564]	(16cc4 <.text+0x16cc4>)
   16a90:	4b8d      	ldr	r3, [pc, #564]	(16cc8 <.text+0x16cc8>)
   16a92:	9004      	str	r0, [sp, #16]
   16a94:	9105      	str	r1, [sp, #20]
   16a96:	9806      	ldr	r0, [sp, #24]
   16a98:	9907      	ldr	r1, [sp, #28]
   16a9a:	f001 fedf 	bl	1885c <____muldf3_from_thumb>
   16a9e:	9c08      	ldr	r4, [sp, #32]
   16aa0:	1c05      	adds	r5, r0, #0
   16aa2:	1c0e      	adds	r6, r1, #0
   16aa4:	2c1f      	cmp	r4, #31
   16aa6:	dc10      	bgt.n	16aca <__ieee754_rem_pio2+0x18a>
   16aa8:	4b93      	ldr	r3, [pc, #588]	(16cf8 <.text+0x16cf8>)
   16aaa:	00a2      	lsls	r2, r4, #2
   16aac:	18d2      	adds	r2, r2, r3
   16aae:	3a04      	subs	r2, #4
   16ab0:	6813      	ldr	r3, [r2, #0]
   16ab2:	429f      	cmp	r7, r3
   16ab4:	d009      	beq.n	16aca <__ieee754_rem_pio2+0x18a>
   16ab6:	1c2a      	adds	r2, r5, #0
   16ab8:	9804      	ldr	r0, [sp, #16]
   16aba:	9905      	ldr	r1, [sp, #20]
   16abc:	1c33      	adds	r3, r6, #0
   16abe:	f001 fec9 	bl	18854 <____subdf3_from_thumb>
   16ac2:	9a02      	ldr	r2, [sp, #8]
   16ac4:	6010      	str	r0, [r2, #0]
   16ac6:	6051      	str	r1, [r2, #4]
   16ac8:	e083      	b.n	16bd2 <__ieee754_rem_pio2+0x292>
   16aca:	1c33      	adds	r3, r6, #0
   16acc:	9804      	ldr	r0, [sp, #16]
   16ace:	9905      	ldr	r1, [sp, #20]
   16ad0:	1c2a      	adds	r2, r5, #0
   16ad2:	f001 febf 	bl	18854 <____subdf3_from_thumb>
   16ad6:	9b02      	ldr	r3, [sp, #8]
   16ad8:	4c88      	ldr	r4, [pc, #544]	(16cfc <.text+0x16cfc>)
   16ada:	6018      	str	r0, [r3, #0]
   16adc:	6059      	str	r1, [r3, #4]
   16ade:	0d03      	lsrs	r3, r0, #20
   16ae0:	153f      	asrs	r7, r7, #20
   16ae2:	4023      	ands	r3, r4
   16ae4:	1afb      	subs	r3, r7, r3
   16ae6:	9703      	str	r7, [sp, #12]
   16ae8:	2b10      	cmp	r3, #16
   16aea:	dc00      	bgt.n	16aee <__ieee754_rem_pio2+0x1ae>
   16aec:	e071      	b.n	16bd2 <__ieee754_rem_pio2+0x292>
   16aee:	4a77      	ldr	r2, [pc, #476]	(16ccc <.text+0x16ccc>)
   16af0:	4b77      	ldr	r3, [pc, #476]	(16cd0 <.text+0x16cd0>)
   16af2:	9806      	ldr	r0, [sp, #24]
   16af4:	9907      	ldr	r1, [sp, #28]
   16af6:	f001 feb1 	bl	1885c <____muldf3_from_thumb>
   16afa:	1c06      	adds	r6, r0, #0
   16afc:	1c0f      	adds	r7, r1, #0
   16afe:	1c32      	adds	r2, r6, #0
   16b00:	1c3b      	adds	r3, r7, #0
   16b02:	9804      	ldr	r0, [sp, #16]
   16b04:	9905      	ldr	r1, [sp, #20]
   16b06:	f001 fea5 	bl	18854 <____subdf3_from_thumb>
   16b0a:	4a72      	ldr	r2, [pc, #456]	(16cd4 <.text+0x16cd4>)
   16b0c:	4b72      	ldr	r3, [pc, #456]	(16cd8 <.text+0x16cd8>)
   16b0e:	900b      	str	r0, [sp, #44]
   16b10:	910c      	str	r1, [sp, #48]
   16b12:	9806      	ldr	r0, [sp, #24]
   16b14:	9907      	ldr	r1, [sp, #28]
   16b16:	f001 fea1 	bl	1885c <____muldf3_from_thumb>
   16b1a:	9a0b      	ldr	r2, [sp, #44]
   16b1c:	9b0c      	ldr	r3, [sp, #48]
   16b1e:	1c04      	adds	r4, r0, #0
   16b20:	1c0d      	adds	r5, r1, #0
   16b22:	9804      	ldr	r0, [sp, #16]
   16b24:	9905      	ldr	r1, [sp, #20]
   16b26:	f001 fe95 	bl	18854 <____subdf3_from_thumb>
   16b2a:	1c32      	adds	r2, r6, #0
   16b2c:	1c3b      	adds	r3, r7, #0
   16b2e:	f001 fe91 	bl	18854 <____subdf3_from_thumb>
   16b32:	1c02      	adds	r2, r0, #0
   16b34:	1c0b      	adds	r3, r1, #0
   16b36:	1c20      	adds	r0, r4, #0
   16b38:	1c29      	adds	r1, r5, #0
   16b3a:	f001 fe8b 	bl	18854 <____subdf3_from_thumb>
   16b3e:	1c05      	adds	r5, r0, #0
   16b40:	1c0e      	adds	r6, r1, #0
   16b42:	1c2a      	adds	r2, r5, #0
   16b44:	1c33      	adds	r3, r6, #0
   16b46:	980b      	ldr	r0, [sp, #44]
   16b48:	990c      	ldr	r1, [sp, #48]
   16b4a:	f001 fe83 	bl	18854 <____subdf3_from_thumb>
   16b4e:	9a02      	ldr	r2, [sp, #8]
   16b50:	4c6a      	ldr	r4, [pc, #424]	(16cfc <.text+0x16cfc>)
   16b52:	6010      	str	r0, [r2, #0]
   16b54:	6051      	str	r1, [r2, #4]
   16b56:	0d03      	lsrs	r3, r0, #20
   16b58:	9903      	ldr	r1, [sp, #12]
   16b5a:	4023      	ands	r3, r4
   16b5c:	1acb      	subs	r3, r1, r3
   16b5e:	2b31      	cmp	r3, #49
   16b60:	dc04      	bgt.n	16b6c <__ieee754_rem_pio2+0x22c>
   16b62:	9a0b      	ldr	r2, [sp, #44]
   16b64:	9b0c      	ldr	r3, [sp, #48]
   16b66:	9204      	str	r2, [sp, #16]
   16b68:	9305      	str	r3, [sp, #20]
   16b6a:	e032      	b.n	16bd2 <__ieee754_rem_pio2+0x292>
   16b6c:	4a64      	ldr	r2, [pc, #400]	(16d00 <.text+0x16d00>)
   16b6e:	4b65      	ldr	r3, [pc, #404]	(16d04 <.text+0x16d04>)
   16b70:	9806      	ldr	r0, [sp, #24]
   16b72:	9907      	ldr	r1, [sp, #28]
   16b74:	f001 fe72 	bl	1885c <____muldf3_from_thumb>
   16b78:	1c06      	adds	r6, r0, #0
   16b7a:	1c0f      	adds	r7, r1, #0
   16b7c:	1c32      	adds	r2, r6, #0
   16b7e:	1c3b      	adds	r3, r7, #0
   16b80:	980b      	ldr	r0, [sp, #44]
   16b82:	990c      	ldr	r1, [sp, #48]
   16b84:	f001 fe66 	bl	18854 <____subdf3_from_thumb>
   16b88:	4a5f      	ldr	r2, [pc, #380]	(16d08 <.text+0x16d08>)
   16b8a:	4b60      	ldr	r3, [pc, #384]	(16d0c <.text+0x16d0c>)
   16b8c:	9004      	str	r0, [sp, #16]
   16b8e:	9105      	str	r1, [sp, #20]
   16b90:	9806      	ldr	r0, [sp, #24]
   16b92:	9907      	ldr	r1, [sp, #28]
   16b94:	f001 fe62 	bl	1885c <____muldf3_from_thumb>
   16b98:	9a04      	ldr	r2, [sp, #16]
   16b9a:	9b05      	ldr	r3, [sp, #20]
   16b9c:	1c0d      	adds	r5, r1, #0
   16b9e:	1c04      	adds	r4, r0, #0
   16ba0:	980b      	ldr	r0, [sp, #44]
   16ba2:	990c      	ldr	r1, [sp, #48]
   16ba4:	f001 fe56 	bl	18854 <____subdf3_from_thumb>
   16ba8:	1c32      	adds	r2, r6, #0
   16baa:	1c3b      	adds	r3, r7, #0
   16bac:	f001 fe52 	bl	18854 <____subdf3_from_thumb>
   16bb0:	1c02      	adds	r2, r0, #0
   16bb2:	1c0b      	adds	r3, r1, #0
   16bb4:	1c20      	adds	r0, r4, #0
   16bb6:	1c29      	adds	r1, r5, #0
   16bb8:	f001 fe4c 	bl	18854 <____subdf3_from_thumb>
   16bbc:	1c05      	adds	r5, r0, #0
   16bbe:	1c0e      	adds	r6, r1, #0
   16bc0:	1c33      	adds	r3, r6, #0
   16bc2:	9804      	ldr	r0, [sp, #16]
   16bc4:	9905      	ldr	r1, [sp, #20]
   16bc6:	1c2a      	adds	r2, r5, #0
   16bc8:	f001 fe44 	bl	18854 <____subdf3_from_thumb>
   16bcc:	9b02      	ldr	r3, [sp, #8]
   16bce:	6018      	str	r0, [r3, #0]
   16bd0:	6059      	str	r1, [r3, #4]
   16bd2:	9c02      	ldr	r4, [sp, #8]
   16bd4:	9804      	ldr	r0, [sp, #16]
   16bd6:	9905      	ldr	r1, [sp, #20]
   16bd8:	6822      	ldr	r2, [r4, #0]
   16bda:	6863      	ldr	r3, [r4, #4]
   16bdc:	f001 fe3a 	bl	18854 <____subdf3_from_thumb>
   16be0:	1c2a      	adds	r2, r5, #0
   16be2:	1c33      	adds	r3, r6, #0
   16be4:	f001 fe36 	bl	18854 <____subdf3_from_thumb>
   16be8:	9b09      	ldr	r3, [sp, #36]
   16bea:	1c22      	adds	r2, r4, #0
   16bec:	60a0      	str	r0, [r4, #8]
   16bee:	60e1      	str	r1, [r4, #12]
   16bf0:	2b00      	cmp	r3, #0
   16bf2:	db00      	blt.n	16bf6 <__ieee754_rem_pio2+0x2b6>
   16bf4:	e0ad      	b.n	16d52 <.text+0x16d52>
   16bf6:	6823      	ldr	r3, [r4, #0]
   16bf8:	2480      	movs	r4, #128
   16bfa:	0624      	lsls	r4, r4, #24
   16bfc:	191b      	adds	r3, r3, r4
   16bfe:	9908      	ldr	r1, [sp, #32]
   16c00:	6013      	str	r3, [r2, #0]
   16c02:	6893      	ldr	r3, [r2, #8]
   16c04:	4249      	negs	r1, r1
   16c06:	191b      	adds	r3, r3, r4
   16c08:	6093      	str	r3, [r2, #8]
   16c0a:	9108      	str	r1, [sp, #32]
   16c0c:	e0a1      	b.n	16d52 <.text+0x16d52>
   16c0e:	4b40      	ldr	r3, [pc, #256]	(16d10 <.text+0x16d10>)
   16c10:	429f      	cmp	r7, r3
   16c12:	dd0b      	ble.n	16c2c <__ieee754_rem_pio2+0x2ec>
   16c14:	1c2a      	adds	r2, r5, #0
   16c16:	1c33      	adds	r3, r6, #0
   16c18:	f001 fe1c 	bl	18854 <____subdf3_from_thumb>
   16c1c:	9a02      	ldr	r2, [sp, #8]
   16c1e:	2400      	movs	r4, #0
   16c20:	6090      	str	r0, [r2, #8]
   16c22:	60d1      	str	r1, [r2, #12]
   16c24:	6010      	str	r0, [r2, #0]
   16c26:	6051      	str	r1, [r2, #4]
   16c28:	9408      	str	r4, [sp, #32]
   16c2a:	e092      	b.n	16d52 <.text+0x16d52>
   16c2c:	4939      	ldr	r1, [pc, #228]	(16d14 <.text+0x16d14>)
   16c2e:	153a      	asrs	r2, r7, #20
   16c30:	1851      	adds	r1, r2, r1
   16c32:	050a      	lsls	r2, r1, #20
   16c34:	1abb      	subs	r3, r7, r2
   16c36:	1c18      	adds	r0, r3, #0
   16c38:	910a      	str	r1, [sp, #40]
   16c3a:	1c31      	adds	r1, r6, #0
   16c3c:	1c1c      	adds	r4, r3, #0
   16c3e:	f001 fe11 	bl	18864 <____fixdfsi_from_thumb>
   16c42:	f001 fdff 	bl	18844 <____floatsidf_from_thumb>
   16c46:	1c02      	adds	r2, r0, #0
   16c48:	1c0b      	adds	r3, r1, #0
   16c4a:	1c20      	adds	r0, r4, #0
   16c4c:	1c31      	adds	r1, r6, #0
   16c4e:	920d      	str	r2, [sp, #52]
   16c50:	930e      	str	r3, [sp, #56]
   16c52:	f001 fdff 	bl	18854 <____subdf3_from_thumb>
   16c56:	4a30      	ldr	r2, [pc, #192]	(16d18 <.text+0x16d18>)
   16c58:	4b30      	ldr	r3, [pc, #192]	(16d1c <.text+0x16d1c>)
   16c5a:	f001 fdff 	bl	1885c <____muldf3_from_thumb>
   16c5e:	1c0d      	adds	r5, r1, #0
   16c60:	1c04      	adds	r4, r0, #0
   16c62:	f001 fdff 	bl	18864 <____fixdfsi_from_thumb>
   16c66:	f001 fded 	bl	18844 <____floatsidf_from_thumb>
   16c6a:	1c02      	adds	r2, r0, #0
   16c6c:	1c0b      	adds	r3, r1, #0
   16c6e:	1c20      	adds	r0, r4, #0
   16c70:	1c29      	adds	r1, r5, #0
   16c72:	920f      	str	r2, [sp, #60]
   16c74:	9310      	str	r3, [sp, #64]
   16c76:	f001 fded 	bl	18854 <____subdf3_from_thumb>
   16c7a:	4a27      	ldr	r2, [pc, #156]	(16d18 <.text+0x16d18>)
   16c7c:	4b27      	ldr	r3, [pc, #156]	(16d1c <.text+0x16d1c>)
   16c7e:	f001 fded 	bl	1885c <____muldf3_from_thumb>
   16c82:	9011      	str	r0, [sp, #68]
   16c84:	9112      	str	r1, [sp, #72]
   16c86:	2503      	movs	r5, #3
   16c88:	1e6c      	subs	r4, r5, #1
   16c8a:	ae0d      	add	r6, sp, #52
   16c8c:	00e3      	lsls	r3, r4, #3
   16c8e:	18f3      	adds	r3, r6, r3
   16c90:	6818      	ldr	r0, [r3, #0]
   16c92:	6859      	ldr	r1, [r3, #4]
   16c94:	4a05      	ldr	r2, [pc, #20]	(16cac <.text+0x16cac>)
   16c96:	4b06      	ldr	r3, [pc, #24]	(16cb0 <.text+0x16cb0>)
   16c98:	f001 fdd0 	bl	1883c <____eqdf2_from_thumb>
   16c9c:	2800      	cmp	r0, #0
   16c9e:	d13f      	bne.n	16d20 <.text+0x16d20>
   16ca0:	1c25      	adds	r5, r4, #0
   16ca2:	e7f1      	b.n	16c88 <__ieee754_rem_pio2+0x348>
   16ca4:	ffff 7fff 	undefined
   16ca8:	21fb      	movs	r1, #251
   16caa:	3fe9      	subs	r7, #233
	...
   16cb4:	d97b      	bls.n	16dae <__ieee754_sqrt+0x4e>
   16cb6:	4002      	ands	r2, r0
   16cb8:	21fb      	movs	r1, #251
   16cba:	3ff9      	subs	r7, #249
   16cbc:	0000      	lsls	r0, r0, #0
   16cbe:	5440      	strb	r0, [r0, r1]
   16cc0:	21fb      	movs	r1, #251
   16cc2:	3ff9      	subs	r7, #249
   16cc4:	b461      	push	{r0, r5, r6}
   16cc6:	3dd0      	subs	r5, #208
   16cc8:	6331      	str	r1, [r6, #48]
   16cca:	1a62      	subs	r2, r4, r1
   16ccc:	b461      	push	{r0, r5, r6}
   16cce:	3dd0      	subs	r5, #208
   16cd0:	0000      	lsls	r0, r0, #0
   16cd2:	1a60      	subs	r0, r4, r1
   16cd4:	198a      	adds	r2, r1, r6
   16cd6:	3ba3      	subs	r3, #163
   16cd8:	7073      	strb	r3, [r6, #1]
   16cda:	2e03      	cmp	r6, #3
   16cdc:	21fb      	movs	r1, #251
   16cde:	4139      	asrs	r1, r7
   16ce0:	5f30      	ldrsh	r0, [r6, r4]
   16ce2:	3fe4      	subs	r7, #228
   16ce4:	c883      	ldmia	r0!, {r0, r1, r7}
   16ce6:	6dc9      	ldr	r1, [r1, #92]
   16ce8:	0000      	lsls	r0, r0, #0
   16cea:	3fe0      	subs	r7, #224
   16cec:	0000      	lsls	r0, r0, #0
   16cee:	0000      	lsls	r0, r0, #0
   16cf0:	21fb      	movs	r1, #251
   16cf2:	bff9      	ittee	<und>
   16cf4:	0000      	lsls	r0, r0, #0
   16cf6:	5440      	strb	r0, [r0, r1]
   16cf8:	8e94      	ldrh	r4, [r2, #52]
   16cfa:	0001      	lsls	r1, r0, #0
   16cfc:	07ff      	lsls	r7, r7, #31
   16cfe:	0000      	lsls	r0, r0, #0
   16d00:	198a      	adds	r2, r1, r6
   16d02:	3ba3      	subs	r3, #163
   16d04:	0000      	lsls	r0, r0, #0
   16d06:	2e00      	cmp	r6, #0
   16d08:	839a      	strh	r2, [r3, #28]
   16d0a:	397b      	subs	r1, #123
   16d0c:	49c1      	ldr	r1, [pc, #772]	(17014 <__kernel_cos+0x114>)
   16d0e:	2520      	movs	r5, #32
   16d10:	ffff 7fef 	undefined
   16d14:	fbea ffff 	undefined
   16d18:	0000      	lsls	r0, r0, #0
   16d1a:	4170      	adcs	r0, r6
   16d1c:	0000      	lsls	r0, r0, #0
   16d1e:	0000      	lsls	r0, r0, #0
   16d20:	2302      	movs	r3, #2
   16d22:	9300      	str	r3, [sp, #0]
   16d24:	4b0d      	ldr	r3, [pc, #52]	(16d5c <.text+0x16d5c>)
   16d26:	9a0a      	ldr	r2, [sp, #40]
   16d28:	9301      	str	r3, [sp, #4]
   16d2a:	1c30      	adds	r0, r6, #0
   16d2c:	9902      	ldr	r1, [sp, #8]
   16d2e:	1c2b      	adds	r3, r5, #0
   16d30:	f000 fa18 	bl	17164 <__kernel_rem_pio2>
   16d34:	9a09      	ldr	r2, [sp, #36]
   16d36:	9008      	str	r0, [sp, #32]
   16d38:	2a00      	cmp	r2, #0
   16d3a:	da0a      	bge.n	16d52 <.text+0x16d52>
   16d3c:	9c02      	ldr	r4, [sp, #8]
   16d3e:	2180      	movs	r1, #128
   16d40:	6823      	ldr	r3, [r4, #0]
   16d42:	0609      	lsls	r1, r1, #24
   16d44:	185b      	adds	r3, r3, r1
   16d46:	6023      	str	r3, [r4, #0]
   16d48:	68a3      	ldr	r3, [r4, #8]
   16d4a:	4242      	negs	r2, r0
   16d4c:	185b      	adds	r3, r3, r1
   16d4e:	60a3      	str	r3, [r4, #8]
   16d50:	9208      	str	r2, [sp, #32]
   16d52:	9808      	ldr	r0, [sp, #32]
   16d54:	b013      	add	sp, #76
   16d56:	bcf0      	pop	{r4, r5, r6, r7}
   16d58:	bc02      	pop	{r1}
   16d5a:	4708      	bx	r1
   16d5c:	8f14      	ldrh	r4, [r2, #56]
   16d5e:	0001      	lsls	r1, r0, #0

00016d60 <__ieee754_sqrt>:
   16d60:	b5f0      	push	{r4, r5, r6, r7, lr}
   16d62:	2300      	movs	r3, #0
   16d64:	2400      	movs	r4, #0
   16d66:	1c05      	adds	r5, r0, #0
   16d68:	b085      	sub	sp, #20
   16d6a:	4a60      	ldr	r2, [pc, #384]	(16eec <.text+0x16eec>)
   16d6c:	9300      	str	r3, [sp, #0]
   16d6e:	9401      	str	r4, [sp, #4]
   16d70:	1c2b      	adds	r3, r5, #0
   16d72:	1c0e      	adds	r6, r1, #0
   16d74:	4013      	ands	r3, r2
   16d76:	1c01      	adds	r1, r0, #0
   16d78:	1c30      	adds	r0, r6, #0
   16d7a:	4293      	cmp	r3, r2
   16d7c:	d10c      	bne.n	16d98 <__ieee754_sqrt+0x38>
   16d7e:	1c2a      	adds	r2, r5, #0
   16d80:	1c33      	adds	r3, r6, #0
   16d82:	1c28      	adds	r0, r5, #0
   16d84:	1c31      	adds	r1, r6, #0
   16d86:	f001 fd69 	bl	1885c <____muldf3_from_thumb>
   16d8a:	1c02      	adds	r2, r0, #0
   16d8c:	1c0b      	adds	r3, r1, #0
   16d8e:	1c28      	adds	r0, r5, #0
   16d90:	1c31      	adds	r1, r6, #0
   16d92:	f001 fd5b 	bl	1884c <____adddf3_from_thumb>
   16d96:	e012      	b.n	16dbe <__ieee754_sqrt+0x5e>
   16d98:	2d00      	cmp	r5, #0
   16d9a:	dc13      	bgt.n	16dc4 <__ieee754_sqrt+0x64>
   16d9c:	4b54      	ldr	r3, [pc, #336]	(16ef0 <.text+0x16ef0>)
   16d9e:	402b      	ands	r3, r5
   16da0:	4333      	orrs	r3, r6
   16da2:	d100      	bne.n	16da6 <__ieee754_sqrt+0x46>
   16da4:	e09b      	b.n	16ede <__ieee754_sqrt+0x17e>
   16da6:	2d00      	cmp	r5, #0
   16da8:	d00c      	beq.n	16dc4 <__ieee754_sqrt+0x64>
   16daa:	1c2a      	adds	r2, r5, #0
   16dac:	1c33      	adds	r3, r6, #0
   16dae:	1c28      	adds	r0, r5, #0
   16db0:	1c31      	adds	r1, r6, #0
   16db2:	f001 fd4f 	bl	18854 <____subdf3_from_thumb>
   16db6:	1c02      	adds	r2, r0, #0
   16db8:	1c0b      	adds	r3, r1, #0
   16dba:	f001 fd57 	bl	1886c <____divdf3_from_thumb>
   16dbe:	1c05      	adds	r5, r0, #0
   16dc0:	1c0e      	adds	r6, r1, #0
   16dc2:	e08c      	b.n	16ede <__ieee754_sqrt+0x17e>
   16dc4:	150a      	asrs	r2, r1, #20
   16dc6:	2a00      	cmp	r2, #0
   16dc8:	d003      	beq.n	16dd2 <__ieee754_sqrt+0x72>
   16dca:	e012      	b.n	16df2 <__ieee754_sqrt+0x92>
   16dcc:	0ac1      	lsrs	r1, r0, #11
   16dce:	3a15      	subs	r2, #21
   16dd0:	0540      	lsls	r0, r0, #21
   16dd2:	2900      	cmp	r1, #0
   16dd4:	d0fa      	beq.n	16dcc <__ieee754_sqrt+0x6c>
   16dd6:	2500      	movs	r5, #0
   16dd8:	e001      	b.n	16dde <__ieee754_sqrt+0x7e>
   16dda:	0049      	lsls	r1, r1, #1
   16ddc:	3501      	adds	r5, #1
   16dde:	02cc      	lsls	r4, r1, #11
   16de0:	d5fb      	bpl.n	16dda <__ieee754_sqrt+0x7a>
   16de2:	1b53      	subs	r3, r2, r5
   16de4:	1c5a      	adds	r2, r3, #1
   16de6:	2320      	movs	r3, #32
   16de8:	1c04      	adds	r4, r0, #0
   16dea:	1b5b      	subs	r3, r3, r5
   16dec:	40dc      	lsrs	r4, r3
   16dee:	4321      	orrs	r1, r4
   16df0:	40a8      	lsls	r0, r5
   16df2:	4b40      	ldr	r3, [pc, #256]	(16ef4 <.text+0x16ef4>)
   16df4:	18d3      	adds	r3, r2, r3
   16df6:	9303      	str	r3, [sp, #12]
   16df8:	4b3f      	ldr	r3, [pc, #252]	(16ef8 <.text+0x16ef8>)
   16dfa:	1c0a      	adds	r2, r1, #0
   16dfc:	401a      	ands	r2, r3
   16dfe:	9c03      	ldr	r4, [sp, #12]
   16e00:	2380      	movs	r3, #128
   16e02:	035b      	lsls	r3, r3, #13
   16e04:	431a      	orrs	r2, r3
   16e06:	07e4      	lsls	r4, r4, #31
   16e08:	d503      	bpl.n	16e12 <__ieee754_sqrt+0xb2>
   16e0a:	0fc3      	lsrs	r3, r0, #31
   16e0c:	18d3      	adds	r3, r2, r3
   16e0e:	18d2      	adds	r2, r2, r3
   16e10:	0040      	lsls	r0, r0, #1
   16e12:	0fc3      	lsrs	r3, r0, #31
   16e14:	2400      	movs	r4, #0
   16e16:	18d3      	adds	r3, r2, r3
   16e18:	2180      	movs	r1, #128
   16e1a:	9404      	str	r4, [sp, #16]
   16e1c:	18d2      	adds	r2, r2, r3
   16e1e:	0045      	lsls	r5, r0, #1
   16e20:	0389      	lsls	r1, r1, #14
   16e22:	2600      	movs	r6, #0
   16e24:	1863      	adds	r3, r4, r1
   16e26:	4293      	cmp	r3, r2
   16e28:	dc04      	bgt.n	16e34 <__ieee754_sqrt+0xd4>
   16e2a:	9804      	ldr	r0, [sp, #16]
   16e2c:	1840      	adds	r0, r0, r1
   16e2e:	9004      	str	r0, [sp, #16]
   16e30:	185c      	adds	r4, r3, r1
   16e32:	1ad2      	subs	r2, r2, r3
   16e34:	0feb      	lsrs	r3, r5, #31
   16e36:	2080      	movs	r0, #128
   16e38:	18d3      	adds	r3, r2, r3
   16e3a:	3601      	adds	r6, #1
   16e3c:	0600      	lsls	r0, r0, #24
   16e3e:	18d2      	adds	r2, r2, r3
   16e40:	006d      	lsls	r5, r5, #1
   16e42:	0849      	lsrs	r1, r1, #1
   16e44:	2e16      	cmp	r6, #22
   16e46:	d1ed      	bne.n	16e24 <__ieee754_sqrt+0xc4>
   16e48:	2300      	movs	r3, #0
   16e4a:	2600      	movs	r6, #0
   16e4c:	9302      	str	r3, [sp, #8]
   16e4e:	1c07      	adds	r7, r0, #0
   16e50:	46b4      	mov	ip, r6
   16e52:	9b02      	ldr	r3, [sp, #8]
   16e54:	19d8      	adds	r0, r3, r7
   16e56:	4294      	cmp	r4, r2
   16e58:	db03      	blt.n	16e62 <__ieee754_sqrt+0x102>
   16e5a:	4294      	cmp	r4, r2
   16e5c:	d116      	bne.n	16e8c <__ieee754_sqrt+0x12c>
   16e5e:	42a8      	cmp	r0, r5
   16e60:	d814      	bhi.n	16e8c <__ieee754_sqrt+0x12c>
   16e62:	19c3      	adds	r3, r0, r7
   16e64:	9302      	str	r3, [sp, #8]
   16e66:	2380      	movs	r3, #128
   16e68:	061b      	lsls	r3, r3, #24
   16e6a:	1c01      	adds	r1, r0, #0
   16e6c:	4019      	ands	r1, r3
   16e6e:	4299      	cmp	r1, r3
   16e70:	d104      	bne.n	16e7c <__ieee754_sqrt+0x11c>
   16e72:	9b02      	ldr	r3, [sp, #8]
   16e74:	420b      	tst	r3, r1
   16e76:	d101      	bne.n	16e7c <__ieee754_sqrt+0x11c>
   16e78:	1c63      	adds	r3, r4, #1
   16e7a:	e000      	b.n	16e7e <__ieee754_sqrt+0x11e>
   16e7c:	1c23      	adds	r3, r4, #0
   16e7e:	1b12      	subs	r2, r2, r4
   16e80:	4285      	cmp	r5, r0
   16e82:	d200      	bcs.n	16e86 <__ieee754_sqrt+0x126>
   16e84:	3a01      	subs	r2, #1
   16e86:	1a2d      	subs	r5, r5, r0
   16e88:	19f6      	adds	r6, r6, r7
   16e8a:	1c1c      	adds	r4, r3, #0
   16e8c:	0feb      	lsrs	r3, r5, #31
   16e8e:	2001      	movs	r0, #1
   16e90:	18d3      	adds	r3, r2, r3
   16e92:	4484      	add	ip, r0
   16e94:	18d2      	adds	r2, r2, r3
   16e96:	4663      	mov	r3, ip
   16e98:	006d      	lsls	r5, r5, #1
   16e9a:	087f      	lsrs	r7, r7, #1
   16e9c:	2b20      	cmp	r3, #32
   16e9e:	d1d8      	bne.n	16e52 <__ieee754_sqrt+0xf2>
   16ea0:	432a      	orrs	r2, r5
   16ea2:	d009      	beq.n	16eb8 <__ieee754_sqrt+0x158>
   16ea4:	1c74      	adds	r4, r6, #1
   16ea6:	d104      	bne.n	16eb2 <__ieee754_sqrt+0x152>
   16ea8:	9804      	ldr	r0, [sp, #16]
   16eaa:	2600      	movs	r6, #0
   16eac:	3001      	adds	r0, #1
   16eae:	9004      	str	r0, [sp, #16]
   16eb0:	e002      	b.n	16eb8 <__ieee754_sqrt+0x158>
   16eb2:	2301      	movs	r3, #1
   16eb4:	4033      	ands	r3, r6
   16eb6:	18f6      	adds	r6, r6, r3
   16eb8:	9b04      	ldr	r3, [sp, #16]
   16eba:	0871      	lsrs	r1, r6, #1
   16ebc:	07db      	lsls	r3, r3, #31
   16ebe:	d502      	bpl.n	16ec6 <__ieee754_sqrt+0x166>
   16ec0:	2380      	movs	r3, #128
   16ec2:	061b      	lsls	r3, r3, #24
   16ec4:	4319      	orrs	r1, r3
   16ec6:	9c04      	ldr	r4, [sp, #16]
   16ec8:	1062      	asrs	r2, r4, #1
   16eca:	9c03      	ldr	r4, [sp, #12]
   16ecc:	480b      	ldr	r0, [pc, #44]	(16efc <.text+0x16efc>)
   16ece:	1063      	asrs	r3, r4, #1
   16ed0:	1812      	adds	r2, r2, r0
   16ed2:	051b      	lsls	r3, r3, #20
   16ed4:	18d3      	adds	r3, r2, r3
   16ed6:	9300      	str	r3, [sp, #0]
   16ed8:	9101      	str	r1, [sp, #4]
   16eda:	9d00      	ldr	r5, [sp, #0]
   16edc:	9e01      	ldr	r6, [sp, #4]
   16ede:	1c28      	adds	r0, r5, #0
   16ee0:	1c31      	adds	r1, r6, #0
   16ee2:	b005      	add	sp, #20
   16ee4:	bcf0      	pop	{r4, r5, r6, r7}
   16ee6:	bc04      	pop	{r2}
   16ee8:	4710      	bx	r2
   16eea:	0000      	lsls	r0, r0, #0
   16eec:	0000      	lsls	r0, r0, #0
   16eee:	7ff0      	ldrb	r0, [r6, #31]
   16ef0:	ffff 7fff 	undefined
   16ef4:	fc01 ffff 	stc2	15, cr15, [r1], {255}
   16ef8:	ffff 000f 	vaddl.u<illegal width 64>	q8, d15, d15
   16efc:	0000      	lsls	r0, r0, #0
   16efe:	3fe0      	subs	r7, #224

00016f00 <__kernel_cos>:
   16f00:	b5f0      	push	{r4, r5, r6, r7, lr}
   16f02:	b089      	sub	sp, #36
   16f04:	9202      	str	r2, [sp, #8]
   16f06:	9303      	str	r3, [sp, #12]
   16f08:	4a7f      	ldr	r2, [pc, #508]	(17108 <.text+0x17108>)
   16f0a:	4b80      	ldr	r3, [pc, #512]	(1710c <.text+0x1710c>)
   16f0c:	4002      	ands	r2, r0
   16f0e:	9004      	str	r0, [sp, #16]
   16f10:	9105      	str	r1, [sp, #20]
   16f12:	9208      	str	r2, [sp, #32]
   16f14:	429a      	cmp	r2, r3
   16f16:	dc07      	bgt.n	16f28 <__kernel_cos+0x28>
   16f18:	f001 fca4 	bl	18864 <____fixdfsi_from_thumb>
   16f1c:	2800      	cmp	r0, #0
   16f1e:	d000      	beq.n	16f22 <__kernel_cos+0x22>
   16f20:	e0ad      	b.n	1707e <__kernel_cos+0x17e>
   16f22:	487b      	ldr	r0, [pc, #492]	(17110 <.text+0x17110>)
   16f24:	497b      	ldr	r1, [pc, #492]	(17114 <.text+0x17114>)
   16f26:	e0eb      	b.n	17100 <__kernel_cos+0x200>
   16f28:	9804      	ldr	r0, [sp, #16]
   16f2a:	9905      	ldr	r1, [sp, #20]
   16f2c:	1c02      	adds	r2, r0, #0
   16f2e:	1c0b      	adds	r3, r1, #0
   16f30:	f001 fc94 	bl	1885c <____muldf3_from_thumb>
   16f34:	4a78      	ldr	r2, [pc, #480]	(17118 <.text+0x17118>)
   16f36:	4b79      	ldr	r3, [pc, #484]	(1711c <.text+0x1711c>)
   16f38:	1c04      	adds	r4, r0, #0
   16f3a:	1c0d      	adds	r5, r1, #0
   16f3c:	f001 fc8e 	bl	1885c <____muldf3_from_thumb>
   16f40:	4a77      	ldr	r2, [pc, #476]	(17120 <.text+0x17120>)
   16f42:	4b78      	ldr	r3, [pc, #480]	(17124 <.text+0x17124>)
   16f44:	f001 fc82 	bl	1884c <____adddf3_from_thumb>
   16f48:	1c02      	adds	r2, r0, #0
   16f4a:	1c0b      	adds	r3, r1, #0
   16f4c:	1c20      	adds	r0, r4, #0
   16f4e:	1c29      	adds	r1, r5, #0
   16f50:	f001 fc84 	bl	1885c <____muldf3_from_thumb>
   16f54:	4a74      	ldr	r2, [pc, #464]	(17128 <.text+0x17128>)
   16f56:	4b75      	ldr	r3, [pc, #468]	(1712c <.text+0x1712c>)
   16f58:	f001 fc7c 	bl	18854 <____subdf3_from_thumb>
   16f5c:	1c02      	adds	r2, r0, #0
   16f5e:	1c0b      	adds	r3, r1, #0
   16f60:	1c20      	adds	r0, r4, #0
   16f62:	1c29      	adds	r1, r5, #0
   16f64:	f001 fc7a 	bl	1885c <____muldf3_from_thumb>
   16f68:	4a71      	ldr	r2, [pc, #452]	(17130 <.text+0x17130>)
   16f6a:	4b72      	ldr	r3, [pc, #456]	(17134 <.text+0x17134>)
   16f6c:	f001 fc6e 	bl	1884c <____adddf3_from_thumb>
   16f70:	1c02      	adds	r2, r0, #0
   16f72:	1c0b      	adds	r3, r1, #0
   16f74:	1c20      	adds	r0, r4, #0
   16f76:	1c29      	adds	r1, r5, #0
   16f78:	f001 fc70 	bl	1885c <____muldf3_from_thumb>
   16f7c:	4a6e      	ldr	r2, [pc, #440]	(17138 <.text+0x17138>)
   16f7e:	4b6f      	ldr	r3, [pc, #444]	(1713c <.text+0x1713c>)
   16f80:	f001 fc68 	bl	18854 <____subdf3_from_thumb>
   16f84:	1c02      	adds	r2, r0, #0
   16f86:	1c0b      	adds	r3, r1, #0
   16f88:	1c20      	adds	r0, r4, #0
   16f8a:	1c29      	adds	r1, r5, #0
   16f8c:	f001 fc66 	bl	1885c <____muldf3_from_thumb>
   16f90:	4a6b      	ldr	r2, [pc, #428]	(17140 <.text+0x17140>)
   16f92:	4b6c      	ldr	r3, [pc, #432]	(17144 <.text+0x17144>)
   16f94:	f001 fc5a 	bl	1884c <____adddf3_from_thumb>
   16f98:	1c02      	adds	r2, r0, #0
   16f9a:	1c0b      	adds	r3, r1, #0
   16f9c:	1c20      	adds	r0, r4, #0
   16f9e:	1c29      	adds	r1, r5, #0
   16fa0:	f001 fc5c 	bl	1885c <____muldf3_from_thumb>
   16fa4:	4b68      	ldr	r3, [pc, #416]	(17148 <.text+0x17148>)
   16fa6:	9a08      	ldr	r2, [sp, #32]
   16fa8:	9006      	str	r0, [sp, #24]
   16faa:	9107      	str	r1, [sp, #28]
   16fac:	429a      	cmp	r2, r3
   16fae:	dc26      	bgt.n	16ffe <__kernel_cos+0xfe>
   16fb0:	1c20      	adds	r0, r4, #0
   16fb2:	1c29      	adds	r1, r5, #0
   16fb4:	4a65      	ldr	r2, [pc, #404]	(1714c <.text+0x1714c>)
   16fb6:	4b66      	ldr	r3, [pc, #408]	(17150 <.text+0x17150>)
   16fb8:	f001 fc50 	bl	1885c <____muldf3_from_thumb>
   16fbc:	9a06      	ldr	r2, [sp, #24]
   16fbe:	9b07      	ldr	r3, [sp, #28]
   16fc0:	1c06      	adds	r6, r0, #0
   16fc2:	1c0f      	adds	r7, r1, #0
   16fc4:	1c20      	adds	r0, r4, #0
   16fc6:	1c29      	adds	r1, r5, #0
   16fc8:	f001 fc48 	bl	1885c <____muldf3_from_thumb>
   16fcc:	9a02      	ldr	r2, [sp, #8]
   16fce:	9b03      	ldr	r3, [sp, #12]
   16fd0:	1c04      	adds	r4, r0, #0
   16fd2:	1c0d      	adds	r5, r1, #0
   16fd4:	9804      	ldr	r0, [sp, #16]
   16fd6:	9905      	ldr	r1, [sp, #20]
   16fd8:	f001 fc40 	bl	1885c <____muldf3_from_thumb>
   16fdc:	1c02      	adds	r2, r0, #0
   16fde:	1c0b      	adds	r3, r1, #0
   16fe0:	1c20      	adds	r0, r4, #0
   16fe2:	1c29      	adds	r1, r5, #0
   16fe4:	f001 fc36 	bl	18854 <____subdf3_from_thumb>
   16fe8:	1c02      	adds	r2, r0, #0
   16fea:	1c0b      	adds	r3, r1, #0
   16fec:	1c30      	adds	r0, r6, #0
   16fee:	1c39      	adds	r1, r7, #0
   16ff0:	f001 fc30 	bl	18854 <____subdf3_from_thumb>
   16ff4:	1c02      	adds	r2, r0, #0
   16ff6:	1c0b      	adds	r3, r1, #0
   16ff8:	4845      	ldr	r0, [pc, #276]	(17110 <.text+0x17110>)
   16ffa:	4946      	ldr	r1, [pc, #280]	(17114 <.text+0x17114>)
   16ffc:	e03c      	b.n	17078 <__kernel_cos+0x178>
   16ffe:	4b55      	ldr	r3, [pc, #340]	(17154 <.text+0x17154>)
   17000:	9a08      	ldr	r2, [sp, #32]
   17002:	429a      	cmp	r2, r3
   17004:	dd02      	ble.n	1700c <__kernel_cos+0x10c>
   17006:	4e54      	ldr	r6, [pc, #336]	(17158 <.text+0x17158>)
   17008:	4f54      	ldr	r7, [pc, #336]	(1715c <.text+0x1715c>)
   1700a:	e003      	b.n	17014 <__kernel_cos+0x114>
   1700c:	9b08      	ldr	r3, [sp, #32]
   1700e:	4a54      	ldr	r2, [pc, #336]	(17160 <.text+0x17160>)
   17010:	2700      	movs	r7, #0
   17012:	189e      	adds	r6, r3, r2
   17014:	1c32      	adds	r2, r6, #0
   17016:	1c3b      	adds	r3, r7, #0
   17018:	483d      	ldr	r0, [pc, #244]	(17110 <.text+0x17110>)
   1701a:	493e      	ldr	r1, [pc, #248]	(17114 <.text+0x17114>)
   1701c:	f001 fc1a 	bl	18854 <____subdf3_from_thumb>
   17020:	4a4a      	ldr	r2, [pc, #296]	(1714c <.text+0x1714c>)
   17022:	4b4b      	ldr	r3, [pc, #300]	(17150 <.text+0x17150>)
   17024:	9000      	str	r0, [sp, #0]
   17026:	9101      	str	r1, [sp, #4]
   17028:	1c20      	adds	r0, r4, #0
   1702a:	1c29      	adds	r1, r5, #0
   1702c:	f001 fc16 	bl	1885c <____muldf3_from_thumb>
   17030:	1c32      	adds	r2, r6, #0
   17032:	1c3b      	adds	r3, r7, #0
   17034:	f001 fc0e 	bl	18854 <____subdf3_from_thumb>
   17038:	9a06      	ldr	r2, [sp, #24]
   1703a:	9b07      	ldr	r3, [sp, #28]
   1703c:	1c06      	adds	r6, r0, #0
   1703e:	1c0f      	adds	r7, r1, #0
   17040:	1c20      	adds	r0, r4, #0
   17042:	1c29      	adds	r1, r5, #0
   17044:	f001 fc0a 	bl	1885c <____muldf3_from_thumb>
   17048:	9a02      	ldr	r2, [sp, #8]
   1704a:	9b03      	ldr	r3, [sp, #12]
   1704c:	1c04      	adds	r4, r0, #0
   1704e:	1c0d      	adds	r5, r1, #0
   17050:	9804      	ldr	r0, [sp, #16]
   17052:	9905      	ldr	r1, [sp, #20]
   17054:	f001 fc02 	bl	1885c <____muldf3_from_thumb>
   17058:	1c02      	adds	r2, r0, #0
   1705a:	1c0b      	adds	r3, r1, #0
   1705c:	1c20      	adds	r0, r4, #0
   1705e:	1c29      	adds	r1, r5, #0
   17060:	f001 fbf8 	bl	18854 <____subdf3_from_thumb>
   17064:	1c02      	adds	r2, r0, #0
   17066:	1c0b      	adds	r3, r1, #0
   17068:	1c30      	adds	r0, r6, #0
   1706a:	1c39      	adds	r1, r7, #0
   1706c:	f001 fbf2 	bl	18854 <____subdf3_from_thumb>
   17070:	1c02      	adds	r2, r0, #0
   17072:	1c0b      	adds	r3, r1, #0
   17074:	9800      	ldr	r0, [sp, #0]
   17076:	9901      	ldr	r1, [sp, #4]
   17078:	f001 fbec 	bl	18854 <____subdf3_from_thumb>
   1707c:	e040      	b.n	17100 <__kernel_cos+0x200>
   1707e:	9804      	ldr	r0, [sp, #16]
   17080:	9905      	ldr	r1, [sp, #20]
   17082:	1c02      	adds	r2, r0, #0
   17084:	1c0b      	adds	r3, r1, #0
   17086:	f001 fbe9 	bl	1885c <____muldf3_from_thumb>
   1708a:	4a23      	ldr	r2, [pc, #140]	(17118 <.text+0x17118>)
   1708c:	4b23      	ldr	r3, [pc, #140]	(1711c <.text+0x1711c>)
   1708e:	1c04      	adds	r4, r0, #0
   17090:	1c0d      	adds	r5, r1, #0
   17092:	f001 fbe3 	bl	1885c <____muldf3_from_thumb>
   17096:	4a22      	ldr	r2, [pc, #136]	(17120 <.text+0x17120>)
   17098:	4b22      	ldr	r3, [pc, #136]	(17124 <.text+0x17124>)
   1709a:	f001 fbd7 	bl	1884c <____adddf3_from_thumb>
   1709e:	1c02      	adds	r2, r0, #0
   170a0:	1c0b      	adds	r3, r1, #0
   170a2:	1c20      	adds	r0, r4, #0
   170a4:	1c29      	adds	r1, r5, #0
   170a6:	f001 fbd9 	bl	1885c <____muldf3_from_thumb>
   170aa:	4a1f      	ldr	r2, [pc, #124]	(17128 <.text+0x17128>)
   170ac:	4b1f      	ldr	r3, [pc, #124]	(1712c <.text+0x1712c>)
   170ae:	f001 fbd1 	bl	18854 <____subdf3_from_thumb>
   170b2:	1c02      	adds	r2, r0, #0
   170b4:	1c0b      	adds	r3, r1, #0
   170b6:	1c20      	adds	r0, r4, #0
   170b8:	1c29      	adds	r1, r5, #0
   170ba:	f001 fbcf 	bl	1885c <____muldf3_from_thumb>
   170be:	4a1c      	ldr	r2, [pc, #112]	(17130 <.text+0x17130>)
   170c0:	4b1c      	ldr	r3, [pc, #112]	(17134 <.text+0x17134>)
   170c2:	f001 fbc3 	bl	1884c <____adddf3_from_thumb>
   170c6:	1c02      	adds	r2, r0, #0
   170c8:	1c0b      	adds	r3, r1, #0
   170ca:	1c20      	adds	r0, r4, #0
   170cc:	1c29      	adds	r1, r5, #0
   170ce:	f001 fbc5 	bl	1885c <____muldf3_from_thumb>
   170d2:	4a19      	ldr	r2, [pc, #100]	(17138 <.text+0x17138>)
   170d4:	4b19      	ldr	r3, [pc, #100]	(1713c <.text+0x1713c>)
   170d6:	f001 fbbd 	bl	18854 <____subdf3_from_thumb>
   170da:	1c02      	adds	r2, r0, #0
   170dc:	1c0b      	adds	r3, r1, #0
   170de:	1c20      	adds	r0, r4, #0
   170e0:	1c29      	adds	r1, r5, #0
   170e2:	f001 fbbb 	bl	1885c <____muldf3_from_thumb>
   170e6:	4a16      	ldr	r2, [pc, #88]	(17140 <.text+0x17140>)
   170e8:	4b16      	ldr	r3, [pc, #88]	(17144 <.text+0x17144>)
   170ea:	f001 fbaf 	bl	1884c <____adddf3_from_thumb>
   170ee:	1c02      	adds	r2, r0, #0
   170f0:	1c0b      	adds	r3, r1, #0
   170f2:	1c20      	adds	r0, r4, #0
   170f4:	1c29      	adds	r1, r5, #0
   170f6:	f001 fbb1 	bl	1885c <____muldf3_from_thumb>
   170fa:	9006      	str	r0, [sp, #24]
   170fc:	9107      	str	r1, [sp, #28]
   170fe:	e757      	b.n	16fb0 <__kernel_cos+0xb0>
   17100:	b009      	add	sp, #36
   17102:	bcf0      	pop	{r4, r5, r6, r7}
   17104:	bc04      	pop	{r2}
   17106:	4710      	bx	r2
   17108:	ffff 7fff 	undefined
   1710c:	ffff 3e3f 	vcvt.f32.u32	d19, d31, #1
   17110:	0000      	lsls	r0, r0, #0
   17112:	3ff0      	subs	r7, #240
   17114:	0000      	lsls	r0, r0, #0
   17116:	0000      	lsls	r0, r0, #0
   17118:	fae9 bda8 	undefined
   1711c:	38d4      	subs	r0, #212
   1711e:	be88      	bkpt	0x0088
   17120:	ee9e 3e21 	cdp	14, 9, cr3, cr14, cr1, {1}
   17124:	b1c4      	cbz	r4, 17158 <.text+0x17158>
   17126:	bdb4      	pop	{r2, r4, r5, r7, pc}
   17128:	7e4f      	ldrb	r7, [r1, #25]
   1712a:	3e92      	subs	r6, #146
   1712c:	52ad      	strh	r5, [r5, r2]
   1712e:	809c      	strh	r4, [r3, #4]
   17130:	01a0      	lsls	r0, r4, #6
   17132:	3efa      	subs	r6, #250
   17134:	1590      	asrs	r0, r2, #22
   17136:	19cb      	adds	r3, r1, r7
   17138:	c16c      	stmia	r1!, {r2, r3, r5, r6}
   1713a:	3f56      	subs	r7, #86
   1713c:	5177      	str	r7, [r6, r5]
   1713e:	16c1      	asrs	r1, r0, #27
   17140:	5555      	strb	r5, [r2, r5]
   17142:	3fa5      	subs	r7, #165
   17144:	554c      	strb	r4, [r1, r5]
   17146:	5555      	strb	r5, [r2, r5]
   17148:	3332      	adds	r3, #50
   1714a:	3fd3      	subs	r7, #211
   1714c:	0000      	lsls	r0, r0, #0
   1714e:	3fe0      	subs	r7, #224
   17150:	0000      	lsls	r0, r0, #0
   17152:	0000      	lsls	r0, r0, #0
   17154:	0000      	lsls	r0, r0, #0
   17156:	3fe9      	subs	r7, #233
   17158:	0000      	lsls	r0, r0, #0
   1715a:	3fd2      	subs	r7, #210
   1715c:	0000      	lsls	r0, r0, #0
   1715e:	0000      	lsls	r0, r0, #0
   17160:	0000      	lsls	r0, r0, #0
   17162:	ffe0 b5f0 	vsli.64	<illegal reg q13.5>, q8, #32

00017164 <__kernel_rem_pio2>:
   17164:	b5f0      	push	{r4, r5, r6, r7, lr}
   17166:	4ccf      	ldr	r4, [pc, #828]	(174a4 <.text+0x174a4>)
   17168:	44a5      	add	sp, r4
   1716a:	9302      	str	r3, [sp, #8]
   1716c:	9004      	str	r0, [sp, #16]
   1716e:	98b3      	ldr	r0, [sp, #716]
   17170:	9103      	str	r1, [sp, #12]
   17172:	4bcd      	ldr	r3, [pc, #820]	(174a8 <.text+0x174a8>)
   17174:	9902      	ldr	r1, [sp, #8]
   17176:	1c14      	adds	r4, r2, #0
   17178:	0082      	lsls	r2, r0, #2
   1717a:	58d2      	ldr	r2, [r2, r3]
   1717c:	3901      	subs	r1, #1
   1717e:	9107      	str	r1, [sp, #28]
   17180:	1ee0      	subs	r0, r4, #3
   17182:	2118      	movs	r1, #24
   17184:	9208      	str	r2, [sp, #32]
   17186:	f7f9 faab 	bl	106e0 <__aeabi_idiv>
   1718a:	9021      	str	r0, [sp, #132]
   1718c:	2800      	cmp	r0, #0
   1718e:	da01      	bge.n	17194 <__kernel_rem_pio2+0x30>
   17190:	2200      	movs	r2, #0
   17192:	9221      	str	r2, [sp, #132]
   17194:	9f21      	ldr	r7, [sp, #132]
   17196:	06fb      	lsls	r3, r7, #27
   17198:	1bdb      	subs	r3, r3, r7
   1719a:	009b      	lsls	r3, r3, #2
   1719c:	19db      	adds	r3, r3, r7
   1719e:	00db      	lsls	r3, r3, #3
   171a0:	18e4      	adds	r4, r4, r3
   171a2:	9807      	ldr	r0, [sp, #28]
   171a4:	9405      	str	r4, [sp, #20]
   171a6:	3c18      	subs	r4, #24
   171a8:	940b      	str	r4, [sp, #44]
   171aa:	9908      	ldr	r1, [sp, #32]
   171ac:	1a3c      	subs	r4, r7, r0
   171ae:	9ab4      	ldr	r2, [sp, #720]
   171b0:	00a3      	lsls	r3, r4, #2
   171b2:	1847      	adds	r7, r0, r1
   171b4:	18d5      	adds	r5, r2, r3
   171b6:	2600      	movs	r6, #0
   171b8:	e00f      	b.n	171da <__kernel_rem_pio2+0x76>
   171ba:	2c00      	cmp	r4, #0
   171bc:	da02      	bge.n	171c4 <__kernel_rem_pio2+0x60>
   171be:	48bb      	ldr	r0, [pc, #748]	(174ac <.text+0x174ac>)
   171c0:	49bb      	ldr	r1, [pc, #748]	(174b0 <.text+0x174b0>)
   171c2:	e002      	b.n	171ca <__kernel_rem_pio2+0x66>
   171c4:	6828      	ldr	r0, [r5, #0]
   171c6:	f001 fb3d 	bl	18844 <____floatsidf_from_thumb>
   171ca:	00f2      	lsls	r2, r6, #3
   171cc:	ab22      	add	r3, sp, #136
   171ce:	189b      	adds	r3, r3, r2
   171d0:	6018      	str	r0, [r3, #0]
   171d2:	6059      	str	r1, [r3, #4]
   171d4:	3601      	adds	r6, #1
   171d6:	3401      	adds	r4, #1
   171d8:	3504      	adds	r5, #4
   171da:	42be      	cmp	r6, r7
   171dc:	dded      	ble.n	171ba <__kernel_rem_pio2+0x56>
   171de:	9b07      	ldr	r3, [sp, #28]
   171e0:	2400      	movs	r4, #0
   171e2:	9317      	str	r3, [sp, #92]
   171e4:	9418      	str	r4, [sp, #96]
   171e6:	e01e      	b.n	17226 <__kernel_rem_pio2+0xc2>
   171e8:	9a16      	ldr	r2, [sp, #88]
   171ea:	ca03      	ldmia	r2!, {r0, r1}
   171ec:	9216      	str	r2, [sp, #88]
   171ee:	683a      	ldr	r2, [r7, #0]
   171f0:	687b      	ldr	r3, [r7, #4]
   171f2:	f001 fb33 	bl	1885c <____muldf3_from_thumb>
   171f6:	1c02      	adds	r2, r0, #0
   171f8:	1c0b      	adds	r3, r1, #0
   171fa:	1c20      	adds	r0, r4, #0
   171fc:	1c29      	adds	r1, r5, #0
   171fe:	f001 fb25 	bl	1884c <____adddf3_from_thumb>
   17202:	3601      	adds	r6, #1
   17204:	1c04      	adds	r4, r0, #0
   17206:	1c0d      	adds	r5, r1, #0
   17208:	3f08      	subs	r7, #8
   1720a:	9b07      	ldr	r3, [sp, #28]
   1720c:	429e      	cmp	r6, r3
   1720e:	ddeb      	ble.n	171e8 <__kernel_rem_pio2+0x84>
   17210:	9f18      	ldr	r7, [sp, #96]
   17212:	9817      	ldr	r0, [sp, #92]
   17214:	00fa      	lsls	r2, r7, #3
   17216:	ab4a      	add	r3, sp, #296
   17218:	189b      	adds	r3, r3, r2
   1721a:	3701      	adds	r7, #1
   1721c:	3001      	adds	r0, #1
   1721e:	601c      	str	r4, [r3, #0]
   17220:	605d      	str	r5, [r3, #4]
   17222:	9718      	str	r7, [sp, #96]
   17224:	9017      	str	r0, [sp, #92]
   17226:	9918      	ldr	r1, [sp, #96]
   17228:	9a08      	ldr	r2, [sp, #32]
   1722a:	4291      	cmp	r1, r2
   1722c:	dc09      	bgt.n	17242 <__kernel_rem_pio2+0xde>
   1722e:	9b04      	ldr	r3, [sp, #16]
   17230:	9c17      	ldr	r4, [sp, #92]
   17232:	9316      	str	r3, [sp, #88]
   17234:	00e2      	lsls	r2, r4, #3
   17236:	ab22      	add	r3, sp, #136
   17238:	4c9c      	ldr	r4, [pc, #624]	(174ac <.text+0x174ac>)
   1723a:	4d9d      	ldr	r5, [pc, #628]	(174b0 <.text+0x174b0>)
   1723c:	189f      	adds	r7, r3, r2
   1723e:	2600      	movs	r6, #0
   17240:	e7e3      	b.n	1720a <__kernel_rem_pio2+0xa6>
   17242:	9f08      	ldr	r7, [sp, #32]
   17244:	9706      	str	r7, [sp, #24]
   17246:	9806      	ldr	r0, [sp, #24]
   17248:	ab4a      	add	r3, sp, #296
   1724a:	00c2      	lsls	r2, r0, #3
   1724c:	18d2      	adds	r2, r2, r3
   1724e:	3801      	subs	r0, #1
   17250:	6816      	ldr	r6, [r2, #0]
   17252:	6857      	ldr	r7, [r2, #4]
   17254:	00c2      	lsls	r2, r0, #3
   17256:	189b      	adds	r3, r3, r2
   17258:	229a      	movs	r2, #154
   1725a:	9906      	ldr	r1, [sp, #24]
   1725c:	0092      	lsls	r2, r2, #2
   1725e:	446a      	add	r2, sp
   17260:	9019      	str	r0, [sp, #100]
   17262:	9315      	str	r3, [sp, #84]
   17264:	911a      	str	r1, [sp, #104]
   17266:	9214      	str	r2, [sp, #80]
   17268:	e028      	b.n	172bc <__kernel_rem_pio2+0x158>
   1726a:	4a92      	ldr	r2, [pc, #584]	(174b4 <.text+0x174b4>)
   1726c:	4b92      	ldr	r3, [pc, #584]	(174b8 <.text+0x174b8>)
   1726e:	1c30      	adds	r0, r6, #0
   17270:	1c39      	adds	r1, r7, #0
   17272:	f001 faf3 	bl	1885c <____muldf3_from_thumb>
   17276:	f001 faf5 	bl	18864 <____fixdfsi_from_thumb>
   1727a:	f001 fae3 	bl	18844 <____floatsidf_from_thumb>
   1727e:	4a8f      	ldr	r2, [pc, #572]	(174bc <.text+0x174bc>)
   17280:	4b8f      	ldr	r3, [pc, #572]	(174c0 <.text+0x174c0>)
   17282:	1c04      	adds	r4, r0, #0
   17284:	1c0d      	adds	r5, r1, #0
   17286:	f001 fae9 	bl	1885c <____muldf3_from_thumb>
   1728a:	1c02      	adds	r2, r0, #0
   1728c:	1c0b      	adds	r3, r1, #0
   1728e:	1c30      	adds	r0, r6, #0
   17290:	1c39      	adds	r1, r7, #0
   17292:	f001 fadb 	bl	1884c <____adddf3_from_thumb>
   17296:	f001 fae5 	bl	18864 <____fixdfsi_from_thumb>
   1729a:	9b14      	ldr	r3, [sp, #80]
   1729c:	9f1a      	ldr	r7, [sp, #104]
   1729e:	c301      	stmia	r3!, {r0}
   172a0:	1c20      	adds	r0, r4, #0
   172a2:	9c15      	ldr	r4, [sp, #84]
   172a4:	9314      	str	r3, [sp, #80]
   172a6:	3f01      	subs	r7, #1
   172a8:	6822      	ldr	r2, [r4, #0]
   172aa:	6863      	ldr	r3, [r4, #4]
   172ac:	1c29      	adds	r1, r5, #0
   172ae:	971a      	str	r7, [sp, #104]
   172b0:	f001 facc 	bl	1884c <____adddf3_from_thumb>
   172b4:	3c08      	subs	r4, #8
   172b6:	9415      	str	r4, [sp, #84]
   172b8:	1c06      	adds	r6, r0, #0
   172ba:	1c0f      	adds	r7, r1, #0
   172bc:	981a      	ldr	r0, [sp, #104]
   172be:	2800      	cmp	r0, #0
   172c0:	dcd3      	bgt.n	1726a <__kernel_rem_pio2+0x106>
   172c2:	1c30      	adds	r0, r6, #0
   172c4:	9a0b      	ldr	r2, [sp, #44]
   172c6:	1c39      	adds	r1, r7, #0
   172c8:	f000 fdfc 	bl	17ec4 <scalbn>
   172cc:	4a7d      	ldr	r2, [pc, #500]	(174c4 <.text+0x174c4>)
   172ce:	4b7e      	ldr	r3, [pc, #504]	(174c8 <.text+0x174c8>)
   172d0:	1c04      	adds	r4, r0, #0
   172d2:	1c0d      	adds	r5, r1, #0
   172d4:	f001 fac2 	bl	1885c <____muldf3_from_thumb>
   172d8:	f000 fd5c 	bl	17d94 <floor>
   172dc:	4a7b      	ldr	r2, [pc, #492]	(174cc <.text+0x174cc>)
   172de:	4b7c      	ldr	r3, [pc, #496]	(174d0 <.text+0x174d0>)
   172e0:	f001 fabc 	bl	1885c <____muldf3_from_thumb>
   172e4:	1c02      	adds	r2, r0, #0
   172e6:	1c0b      	adds	r3, r1, #0
   172e8:	1c20      	adds	r0, r4, #0
   172ea:	1c29      	adds	r1, r5, #0
   172ec:	f001 faae 	bl	1884c <____adddf3_from_thumb>
   172f0:	1c0d      	adds	r5, r1, #0
   172f2:	1c04      	adds	r4, r0, #0
   172f4:	f001 fab6 	bl	18864 <____fixdfsi_from_thumb>
   172f8:	9009      	str	r0, [sp, #36]
   172fa:	f001 faa3 	bl	18844 <____floatsidf_from_thumb>
   172fe:	1c02      	adds	r2, r0, #0
   17300:	1c0b      	adds	r3, r1, #0
   17302:	1c20      	adds	r0, r4, #0
   17304:	1c29      	adds	r1, r5, #0
   17306:	f001 faa5 	bl	18854 <____subdf3_from_thumb>
   1730a:	1c0e      	adds	r6, r1, #0
   1730c:	990b      	ldr	r1, [sp, #44]
   1730e:	1c05      	adds	r5, r0, #0
   17310:	2900      	cmp	r1, #0
   17312:	dd14      	ble.n	1733e <__kernel_rem_pio2+0x1da>
   17314:	9a19      	ldr	r2, [sp, #100]
   17316:	ac9a      	add	r4, sp, #616
   17318:	0090      	lsls	r0, r2, #2
   1731a:	5901      	ldr	r1, [r0, r4]
   1731c:	9b0b      	ldr	r3, [sp, #44]
   1731e:	2218      	movs	r2, #24
   17320:	1ad2      	subs	r2, r2, r3
   17322:	9f09      	ldr	r7, [sp, #36]
   17324:	1c0b      	adds	r3, r1, #0
   17326:	4113      	asrs	r3, r2
   17328:	18ff      	adds	r7, r7, r3
   1732a:	4093      	lsls	r3, r2
   1732c:	1ac9      	subs	r1, r1, r3
   1732e:	5101      	str	r1, [r0, r4]
   17330:	980b      	ldr	r0, [sp, #44]
   17332:	2317      	movs	r3, #23
   17334:	1a1b      	subs	r3, r3, r0
   17336:	4119      	asrs	r1, r3
   17338:	9709      	str	r7, [sp, #36]
   1733a:	910c      	str	r1, [sp, #48]
   1733c:	e017      	b.n	1736e <__kernel_rem_pio2+0x20a>
   1733e:	990b      	ldr	r1, [sp, #44]
   17340:	2900      	cmp	r1, #0
   17342:	d106      	bne.n	17352 <__kernel_rem_pio2+0x1ee>
   17344:	9a19      	ldr	r2, [sp, #100]
   17346:	0093      	lsls	r3, r2, #2
   17348:	aa9a      	add	r2, sp, #616
   1734a:	589b      	ldr	r3, [r3, r2]
   1734c:	15db      	asrs	r3, r3, #23
   1734e:	930c      	str	r3, [sp, #48]
   17350:	e00d      	b.n	1736e <__kernel_rem_pio2+0x20a>
   17352:	1c28      	adds	r0, r5, #0
   17354:	1c31      	adds	r1, r6, #0
   17356:	4a5f      	ldr	r2, [pc, #380]	(174d4 <.text+0x174d4>)
   17358:	4b5f      	ldr	r3, [pc, #380]	(174d8 <.text+0x174d8>)
   1735a:	f001 fa8f 	bl	1887c <____gedf2_from_thumb>
   1735e:	2800      	cmp	r0, #0
   17360:	da02      	bge.n	17368 <__kernel_rem_pio2+0x204>
   17362:	2300      	movs	r3, #0
   17364:	930c      	str	r3, [sp, #48]
   17366:	e04e      	b.n	17406 <__kernel_rem_pio2+0x2a2>
   17368:	2402      	movs	r4, #2
   1736a:	940c      	str	r4, [sp, #48]
   1736c:	e002      	b.n	17374 <__kernel_rem_pio2+0x210>
   1736e:	9f0c      	ldr	r7, [sp, #48]
   17370:	2f00      	cmp	r7, #0
   17372:	dd48      	ble.n	17406 <__kernel_rem_pio2+0x2a2>
   17374:	9809      	ldr	r0, [sp, #36]
   17376:	3001      	adds	r0, #1
   17378:	9009      	str	r0, [sp, #36]
   1737a:	2400      	movs	r4, #0
   1737c:	2000      	movs	r0, #0
   1737e:	a99a      	add	r1, sp, #616
   17380:	e00f      	b.n	173a2 <__kernel_rem_pio2+0x23e>
   17382:	680a      	ldr	r2, [r1, #0]
   17384:	2c00      	cmp	r4, #0
   17386:	d107      	bne.n	17398 <__kernel_rem_pio2+0x234>
   17388:	2a00      	cmp	r2, #0
   1738a:	d008      	beq.n	1739e <__kernel_rem_pio2+0x23a>
   1738c:	2380      	movs	r3, #128
   1738e:	045b      	lsls	r3, r3, #17
   17390:	1a9b      	subs	r3, r3, r2
   17392:	2401      	movs	r4, #1
   17394:	600b      	str	r3, [r1, #0]
   17396:	e002      	b.n	1739e <__kernel_rem_pio2+0x23a>
   17398:	4b50      	ldr	r3, [pc, #320]	(174dc <.text+0x174dc>)
   1739a:	1a9b      	subs	r3, r3, r2
   1739c:	600b      	str	r3, [r1, #0]
   1739e:	3001      	adds	r0, #1
   173a0:	3104      	adds	r1, #4
   173a2:	9a06      	ldr	r2, [sp, #24]
   173a4:	4290      	cmp	r0, r2
   173a6:	dbec      	blt.n	17382 <__kernel_rem_pio2+0x21e>
   173a8:	9b0b      	ldr	r3, [sp, #44]
   173aa:	2b00      	cmp	r3, #0
   173ac:	dd11      	ble.n	173d2 <__kernel_rem_pio2+0x26e>
   173ae:	2b01      	cmp	r3, #1
   173b0:	d002      	beq.n	173b8 <__kernel_rem_pio2+0x254>
   173b2:	2b02      	cmp	r3, #2
   173b4:	d10d      	bne.n	173d2 <__kernel_rem_pio2+0x26e>
   173b6:	e005      	b.n	173c4 <__kernel_rem_pio2+0x260>
   173b8:	9f19      	ldr	r7, [sp, #100]
   173ba:	a89a      	add	r0, sp, #616
   173bc:	00b9      	lsls	r1, r7, #2
   173be:	580b      	ldr	r3, [r1, r0]
   173c0:	4a47      	ldr	r2, [pc, #284]	(174e0 <.text+0x174e0>)
   173c2:	e004      	b.n	173ce <__kernel_rem_pio2+0x26a>
   173c4:	9a19      	ldr	r2, [sp, #100]
   173c6:	a89a      	add	r0, sp, #616
   173c8:	0091      	lsls	r1, r2, #2
   173ca:	580b      	ldr	r3, [r1, r0]
   173cc:	4a45      	ldr	r2, [pc, #276]	(174e4 <.text+0x174e4>)
   173ce:	4013      	ands	r3, r2
   173d0:	500b      	str	r3, [r1, r0]
   173d2:	9b0c      	ldr	r3, [sp, #48]
   173d4:	2b02      	cmp	r3, #2
   173d6:	d116      	bne.n	17406 <__kernel_rem_pio2+0x2a2>
   173d8:	1c2a      	adds	r2, r5, #0
   173da:	1c33      	adds	r3, r6, #0
   173dc:	4842      	ldr	r0, [pc, #264]	(174e8 <.text+0x174e8>)
   173de:	4943      	ldr	r1, [pc, #268]	(174ec <.text+0x174ec>)
   173e0:	f001 fa38 	bl	18854 <____subdf3_from_thumb>
   173e4:	1c05      	adds	r5, r0, #0
   173e6:	1c0e      	adds	r6, r1, #0
   173e8:	2c00      	cmp	r4, #0
   173ea:	d00c      	beq.n	17406 <__kernel_rem_pio2+0x2a2>
   173ec:	9a0b      	ldr	r2, [sp, #44]
   173ee:	483e      	ldr	r0, [pc, #248]	(174e8 <.text+0x174e8>)
   173f0:	493e      	ldr	r1, [pc, #248]	(174ec <.text+0x174ec>)
   173f2:	f000 fd67 	bl	17ec4 <scalbn>
   173f6:	1c02      	adds	r2, r0, #0
   173f8:	1c0b      	adds	r3, r1, #0
   173fa:	1c28      	adds	r0, r5, #0
   173fc:	1c31      	adds	r1, r6, #0
   173fe:	f001 fa29 	bl	18854 <____subdf3_from_thumb>
   17402:	1c05      	adds	r5, r0, #0
   17404:	1c0e      	adds	r6, r1, #0
   17406:	1c28      	adds	r0, r5, #0
   17408:	1c31      	adds	r1, r6, #0
   1740a:	4a28      	ldr	r2, [pc, #160]	(174ac <.text+0x174ac>)
   1740c:	4b28      	ldr	r3, [pc, #160]	(174b0 <.text+0x174b0>)
   1740e:	f001 fa15 	bl	1883c <____eqdf2_from_thumb>
   17412:	2800      	cmp	r0, #0
   17414:	d000      	beq.n	17418 <__kernel_rem_pio2+0x2b4>
   17416:	e097      	b.n	17548 <.text+0x17548>
   17418:	9c19      	ldr	r4, [sp, #100]
   1741a:	ab9a      	add	r3, sp, #616
   1741c:	00a2      	lsls	r2, r4, #2
   1741e:	189a      	adds	r2, r3, r2
   17420:	2100      	movs	r1, #0
   17422:	e005      	b.n	17430 <__kernel_rem_pio2+0x2cc>
   17424:	9f19      	ldr	r7, [sp, #100]
   17426:	6813      	ldr	r3, [r2, #0]
   17428:	3f01      	subs	r7, #1
   1742a:	9719      	str	r7, [sp, #100]
   1742c:	4319      	orrs	r1, r3
   1742e:	3a04      	subs	r2, #4
   17430:	9819      	ldr	r0, [sp, #100]
   17432:	9b08      	ldr	r3, [sp, #32]
   17434:	4298      	cmp	r0, r3
   17436:	daf5      	bge.n	17424 <__kernel_rem_pio2+0x2c0>
   17438:	2900      	cmp	r1, #0
   1743a:	d000      	beq.n	1743e <__kernel_rem_pio2+0x2da>
   1743c:	e08c      	b.n	17558 <.text+0x17558>
   1743e:	009b      	lsls	r3, r3, #2
   17440:	acae      	add	r4, sp, #696
   17442:	191b      	adds	r3, r3, r4
   17444:	1c1a      	adds	r2, r3, #0
   17446:	2701      	movs	r7, #1
   17448:	3a54      	subs	r2, #84
   1744a:	970a      	str	r7, [sp, #40]
   1744c:	e002      	b.n	17454 <__kernel_rem_pio2+0x2f0>
   1744e:	980a      	ldr	r0, [sp, #40]
   17450:	3001      	adds	r0, #1
   17452:	900a      	str	r0, [sp, #40]
   17454:	6813      	ldr	r3, [r2, #0]
   17456:	3a04      	subs	r2, #4
   17458:	2b00      	cmp	r3, #0
   1745a:	d0f8      	beq.n	1744e <__kernel_rem_pio2+0x2ea>
   1745c:	9921      	ldr	r1, [sp, #132]
   1745e:	9a06      	ldr	r2, [sp, #24]
   17460:	9cb4      	ldr	r4, [sp, #720]
   17462:	188b      	adds	r3, r1, r2
   17464:	009b      	lsls	r3, r3, #2
   17466:	18e3      	adds	r3, r4, r3
   17468:	3304      	adds	r3, #4
   1746a:	2700      	movs	r7, #0
   1746c:	9313      	str	r3, [sp, #76]
   1746e:	9712      	str	r7, [sp, #72]
   17470:	e060      	b.n	17534 <.text+0x17534>
   17472:	9802      	ldr	r0, [sp, #8]
   17474:	9913      	ldr	r1, [sp, #76]
   17476:	ad22      	add	r5, sp, #136
   17478:	00e4      	lsls	r4, r4, #3
   1747a:	00c3      	lsls	r3, r0, #3
   1747c:	192c      	adds	r4, r5, r4
   1747e:	6808      	ldr	r0, [r1, #0]
   17480:	18e4      	adds	r4, r4, r3
   17482:	f001 f9df 	bl	18844 <____floatsidf_from_thumb>
   17486:	9f06      	ldr	r7, [sp, #24]
   17488:	6020      	str	r0, [r4, #0]
   1748a:	6061      	str	r1, [r4, #4]
   1748c:	9c02      	ldr	r4, [sp, #8]
   1748e:	9812      	ldr	r0, [sp, #72]
   17490:	19e3      	adds	r3, r4, r7
   17492:	181b      	adds	r3, r3, r0
   17494:	9a04      	ldr	r2, [sp, #16]
   17496:	00db      	lsls	r3, r3, #3
   17498:	4e04      	ldr	r6, [pc, #16]	(174ac <.text+0x174ac>)
   1749a:	4f05      	ldr	r7, [pc, #20]	(174b0 <.text+0x174b0>)
   1749c:	18ed      	adds	r5, r5, r3
   1749e:	2400      	movs	r4, #0
   174a0:	9211      	str	r2, [sp, #68]
   174a2:	e036      	b.n	17512 <.text+0x17512>
   174a4:	fd48 ffff 	stc2l	15, cr15, [r8, #-1020]
   174a8:	901c      	str	r0, [sp, #112]
   174aa:	0001      	lsls	r1, r0, #0
	...
   174b4:	0000      	lsls	r0, r0, #0
   174b6:	3e70      	subs	r6, #112
   174b8:	0000      	lsls	r0, r0, #0
   174ba:	0000      	lsls	r0, r0, #0
   174bc:	0000      	lsls	r0, r0, #0
   174be:	c170      	stmia	r1!, {r4, r5, r6}
   174c0:	0000      	lsls	r0, r0, #0
   174c2:	0000      	lsls	r0, r0, #0
   174c4:	0000      	lsls	r0, r0, #0
   174c6:	3fc0      	subs	r7, #192
   174c8:	0000      	lsls	r0, r0, #0
   174ca:	0000      	lsls	r0, r0, #0
   174cc:	0000      	lsls	r0, r0, #0
   174ce:	c020      	stmia	r0!, {r5}
   174d0:	0000      	lsls	r0, r0, #0
   174d2:	0000      	lsls	r0, r0, #0
   174d4:	0000      	lsls	r0, r0, #0
   174d6:	3fe0      	subs	r7, #224
   174d8:	0000      	lsls	r0, r0, #0
   174da:	0000      	lsls	r0, r0, #0
   174dc:	ffff 00ff 	vshr.u64	q8, <illegal reg q15.5>, #1
   174e0:	ffff 007f 	vshr.u32	q8, <illegal reg q15.5>, #1
   174e4:	ffff 003f 	vshr.u32	d16, d31, #1
   174e8:	0000      	lsls	r0, r0, #0
   174ea:	3ff0      	subs	r7, #240
   174ec:	0000      	lsls	r0, r0, #0
   174ee:	0000      	lsls	r0, r0, #0
   174f0:	9a11      	ldr	r2, [sp, #68]
   174f2:	ca03      	ldmia	r2!, {r0, r1}
   174f4:	9211      	str	r2, [sp, #68]
   174f6:	682a      	ldr	r2, [r5, #0]
   174f8:	686b      	ldr	r3, [r5, #4]
   174fa:	f001 f9af 	bl	1885c <____muldf3_from_thumb>
   174fe:	1c02      	adds	r2, r0, #0
   17500:	1c0b      	adds	r3, r1, #0
   17502:	1c30      	adds	r0, r6, #0
   17504:	1c39      	adds	r1, r7, #0
   17506:	f001 f9a1 	bl	1884c <____adddf3_from_thumb>
   1750a:	3401      	adds	r4, #1
   1750c:	1c06      	adds	r6, r0, #0
   1750e:	1c0f      	adds	r7, r1, #0
   17510:	3d08      	subs	r5, #8
   17512:	9b07      	ldr	r3, [sp, #28]
   17514:	429c      	cmp	r4, r3
   17516:	ddeb      	ble.n	174f0 <.text+0x174f0>
   17518:	9c12      	ldr	r4, [sp, #72]
   1751a:	9806      	ldr	r0, [sp, #24]
   1751c:	00e3      	lsls	r3, r4, #3
   1751e:	aa4a      	add	r2, sp, #296
   17520:	18d2      	adds	r2, r2, r3
   17522:	9913      	ldr	r1, [sp, #76]
   17524:	00c3      	lsls	r3, r0, #3
   17526:	18d2      	adds	r2, r2, r3
   17528:	3401      	adds	r4, #1
   1752a:	3104      	adds	r1, #4
   1752c:	6096      	str	r6, [r2, #8]
   1752e:	60d7      	str	r7, [r2, #12]
   17530:	9412      	str	r4, [sp, #72]
   17532:	9113      	str	r1, [sp, #76]
   17534:	9b06      	ldr	r3, [sp, #24]
   17536:	9c0a      	ldr	r4, [sp, #40]
   17538:	9f12      	ldr	r7, [sp, #72]
   1753a:	191a      	adds	r2, r3, r4
   1753c:	19dc      	adds	r4, r3, r7
   1753e:	1c63      	adds	r3, r4, #1
   17540:	4293      	cmp	r3, r2
   17542:	dd96      	ble.n	17472 <__kernel_rem_pio2+0x30e>
   17544:	9206      	str	r2, [sp, #24]
   17546:	e67e      	b.n	17246 <__kernel_rem_pio2+0xe2>
   17548:	1c28      	adds	r0, r5, #0
   1754a:	1c31      	adds	r1, r6, #0
   1754c:	4bbf      	ldr	r3, [pc, #764]	(1784c <.text+0x1784c>)
   1754e:	4abe      	ldr	r2, [pc, #760]	(17848 <.text+0x17848>)
   17550:	f001 f974 	bl	1883c <____eqdf2_from_thumb>
   17554:	2800      	cmp	r0, #0
   17556:	d116      	bne.n	17586 <.text+0x17586>
   17558:	9806      	ldr	r0, [sp, #24]
   1755a:	a9ae      	add	r1, sp, #696
   1755c:	0083      	lsls	r3, r0, #2
   1755e:	185b      	adds	r3, r3, r1
   17560:	1c1a      	adds	r2, r3, #0
   17562:	3a54      	subs	r2, #84
   17564:	2100      	movs	r1, #0
   17566:	6813      	ldr	r3, [r2, #0]
   17568:	3101      	adds	r1, #1
   1756a:	3a04      	subs	r2, #4
   1756c:	2b00      	cmp	r3, #0
   1756e:	d0fa      	beq.n	17566 <.text+0x17566>
   17570:	004b      	lsls	r3, r1, #1
   17572:	185b      	adds	r3, r3, r1
   17574:	9c05      	ldr	r4, [sp, #20]
   17576:	9a06      	ldr	r2, [sp, #24]
   17578:	00db      	lsls	r3, r3, #3
   1757a:	1ae3      	subs	r3, r4, r3
   1757c:	1a52      	subs	r2, r2, r1
   1757e:	3b18      	subs	r3, #24
   17580:	9206      	str	r2, [sp, #24]
   17582:	930b      	str	r3, [sp, #44]
   17584:	e038      	b.n	175f8 <.text+0x175f8>
   17586:	9f0b      	ldr	r7, [sp, #44]
   17588:	1c28      	adds	r0, r5, #0
   1758a:	427a      	negs	r2, r7
   1758c:	1c31      	adds	r1, r6, #0
   1758e:	f000 fc99 	bl	17ec4 <scalbn>
   17592:	4aaf      	ldr	r2, [pc, #700]	(17850 <.text+0x17850>)
   17594:	4baf      	ldr	r3, [pc, #700]	(17854 <.text+0x17854>)
   17596:	901b      	str	r0, [sp, #108]
   17598:	911c      	str	r1, [sp, #112]
   1759a:	f001 f96f 	bl	1887c <____gedf2_from_thumb>
   1759e:	9906      	ldr	r1, [sp, #24]
   175a0:	af9a      	add	r7, sp, #616
   175a2:	008c      	lsls	r4, r1, #2
   175a4:	2800      	cmp	r0, #0
   175a6:	db22      	blt.n	175ee <.text+0x175ee>
   175a8:	4aab      	ldr	r2, [pc, #684]	(17858 <.text+0x17858>)
   175aa:	4bac      	ldr	r3, [pc, #688]	(1785c <.text+0x1785c>)
   175ac:	981b      	ldr	r0, [sp, #108]
   175ae:	991c      	ldr	r1, [sp, #112]
   175b0:	f001 f954 	bl	1885c <____muldf3_from_thumb>
   175b4:	f001 f956 	bl	18864 <____fixdfsi_from_thumb>
   175b8:	f001 f944 	bl	18844 <____floatsidf_from_thumb>
   175bc:	4aa8      	ldr	r2, [pc, #672]	(17860 <.text+0x17860>)
   175be:	4ba9      	ldr	r3, [pc, #676]	(17864 <.text+0x17864>)
   175c0:	1c05      	adds	r5, r0, #0
   175c2:	1c0e      	adds	r6, r1, #0
   175c4:	f001 f94a 	bl	1885c <____muldf3_from_thumb>
   175c8:	1c02      	adds	r2, r0, #0
   175ca:	1c0b      	adds	r3, r1, #0
   175cc:	981b      	ldr	r0, [sp, #108]
   175ce:	991c      	ldr	r1, [sp, #112]
   175d0:	f001 f93c 	bl	1884c <____adddf3_from_thumb>
   175d4:	f001 f946 	bl	18864 <____fixdfsi_from_thumb>
   175d8:	9a06      	ldr	r2, [sp, #24]
   175da:	9b0b      	ldr	r3, [sp, #44]
   175dc:	3201      	adds	r2, #1
   175de:	51e0      	str	r0, [r4, r7]
   175e0:	3318      	adds	r3, #24
   175e2:	0094      	lsls	r4, r2, #2
   175e4:	1c28      	adds	r0, r5, #0
   175e6:	1c31      	adds	r1, r6, #0
   175e8:	9206      	str	r2, [sp, #24]
   175ea:	930b      	str	r3, [sp, #44]
   175ec:	e001      	b.n	175f2 <.text+0x175f2>
   175ee:	981b      	ldr	r0, [sp, #108]
   175f0:	991c      	ldr	r1, [sp, #112]
   175f2:	f001 f937 	bl	18864 <____fixdfsi_from_thumb>
   175f6:	51e0      	str	r0, [r4, r7]
   175f8:	9a0b      	ldr	r2, [sp, #44]
   175fa:	489b      	ldr	r0, [pc, #620]	(17868 <.text+0x17868>)
   175fc:	499b      	ldr	r1, [pc, #620]	(1786c <.text+0x1786c>)
   175fe:	f000 fc61 	bl	17ec4 <scalbn>
   17602:	9f06      	ldr	r7, [sp, #24]
   17604:	ab9a      	add	r3, sp, #616
   17606:	00ba      	lsls	r2, r7, #2
   17608:	189b      	adds	r3, r3, r2
   1760a:	9310      	str	r3, [sp, #64]
   1760c:	00fa      	lsls	r2, r7, #3
   1760e:	ab4a      	add	r3, sp, #296
   17610:	9e06      	ldr	r6, [sp, #24]
   17612:	1c04      	adds	r4, r0, #0
   17614:	1c0d      	adds	r5, r1, #0
   17616:	189f      	adds	r7, r3, r2
   17618:	e018      	b.n	1764c <.text+0x1764c>
   1761a:	9910      	ldr	r1, [sp, #64]
   1761c:	6808      	ldr	r0, [r1, #0]
   1761e:	f001 f911 	bl	18844 <____floatsidf_from_thumb>
   17622:	1c02      	adds	r2, r0, #0
   17624:	1c0b      	adds	r3, r1, #0
   17626:	1c20      	adds	r0, r4, #0
   17628:	1c29      	adds	r1, r5, #0
   1762a:	f001 f917 	bl	1885c <____muldf3_from_thumb>
   1762e:	4a8a      	ldr	r2, [pc, #552]	(17858 <.text+0x17858>)
   17630:	4b8a      	ldr	r3, [pc, #552]	(1785c <.text+0x1785c>)
   17632:	6038      	str	r0, [r7, #0]
   17634:	6079      	str	r1, [r7, #4]
   17636:	1c20      	adds	r0, r4, #0
   17638:	1c29      	adds	r1, r5, #0
   1763a:	f001 f90f 	bl	1885c <____muldf3_from_thumb>
   1763e:	9a10      	ldr	r2, [sp, #64]
   17640:	3a04      	subs	r2, #4
   17642:	9210      	str	r2, [sp, #64]
   17644:	1c04      	adds	r4, r0, #0
   17646:	1c0d      	adds	r5, r1, #0
   17648:	3e01      	subs	r6, #1
   1764a:	3f08      	subs	r7, #8
   1764c:	2e00      	cmp	r6, #0
   1764e:	dae4      	bge.n	1761a <.text+0x1761a>
   17650:	9f06      	ldr	r7, [sp, #24]
   17652:	2300      	movs	r3, #0
   17654:	930f      	str	r3, [sp, #60]
   17656:	e024      	b.n	176a2 <.text+0x176a2>
   17658:	4a85      	ldr	r2, [pc, #532]	(17870 <.text+0x17870>)
   1765a:	00f3      	lsls	r3, r6, #3
   1765c:	9c0e      	ldr	r4, [sp, #56]
   1765e:	189b      	adds	r3, r3, r2
   17660:	6818      	ldr	r0, [r3, #0]
   17662:	6859      	ldr	r1, [r3, #4]
   17664:	cc0c      	ldmia	r4!, {r2, r3}
   17666:	940e      	str	r4, [sp, #56]
   17668:	f001 f8f8 	bl	1885c <____muldf3_from_thumb>
   1766c:	1c02      	adds	r2, r0, #0
   1766e:	1c0b      	adds	r3, r1, #0
   17670:	9800      	ldr	r0, [sp, #0]
   17672:	9901      	ldr	r1, [sp, #4]
   17674:	f001 f8ea 	bl	1884c <____adddf3_from_thumb>
   17678:	9000      	str	r0, [sp, #0]
   1767a:	9101      	str	r1, [sp, #4]
   1767c:	3601      	adds	r6, #1
   1767e:	9808      	ldr	r0, [sp, #32]
   17680:	4286      	cmp	r6, r0
   17682:	dc02      	bgt.n	1768a <.text+0x1768a>
   17684:	990f      	ldr	r1, [sp, #60]
   17686:	428e      	cmp	r6, r1
   17688:	dde6      	ble.n	17658 <.text+0x17658>
   1768a:	9b0f      	ldr	r3, [sp, #60]
   1768c:	9800      	ldr	r0, [sp, #0]
   1768e:	9901      	ldr	r1, [sp, #4]
   17690:	00da      	lsls	r2, r3, #3
   17692:	ab72      	add	r3, sp, #456
   17694:	189b      	adds	r3, r3, r2
   17696:	6018      	str	r0, [r3, #0]
   17698:	6059      	str	r1, [r3, #4]
   1769a:	990f      	ldr	r1, [sp, #60]
   1769c:	3101      	adds	r1, #1
   1769e:	910f      	str	r1, [sp, #60]
   176a0:	3f01      	subs	r7, #1
   176a2:	2f00      	cmp	r7, #0
   176a4:	db09      	blt.n	176ba <.text+0x176ba>
   176a6:	00fa      	lsls	r2, r7, #3
   176a8:	ab4a      	add	r3, sp, #296
   176aa:	189b      	adds	r3, r3, r2
   176ac:	930e      	str	r3, [sp, #56]
   176ae:	4b67      	ldr	r3, [pc, #412]	(1784c <.text+0x1784c>)
   176b0:	4a65      	ldr	r2, [pc, #404]	(17848 <.text+0x17848>)
   176b2:	2600      	movs	r6, #0
   176b4:	9200      	str	r2, [sp, #0]
   176b6:	9301      	str	r3, [sp, #4]
   176b8:	e7e1      	b.n	1767e <.text+0x1767e>
   176ba:	9bb3      	ldr	r3, [sp, #716]
   176bc:	2b02      	cmp	r3, #2
   176be:	dc04      	bgt.n	176ca <.text+0x176ca>
   176c0:	2b01      	cmp	r3, #1
   176c2:	da0e      	bge.n	176e2 <.text+0x176e2>
   176c4:	2b00      	cmp	r3, #0
   176c6:	d014      	beq.n	176f2 <.text+0x176f2>
   176c8:	e0e4      	b.n	17894 <.text+0x17894>
   176ca:	9cb3      	ldr	r4, [sp, #716]
   176cc:	2c03      	cmp	r4, #3
   176ce:	d000      	beq.n	176d2 <.text+0x176d2>
   176d0:	e0e0      	b.n	17894 <.text+0x17894>
   176d2:	9f06      	ldr	r7, [sp, #24]
   176d4:	3f01      	subs	r7, #1
   176d6:	00fa      	lsls	r2, r7, #3
   176d8:	970d      	str	r7, [sp, #52]
   176da:	ab72      	add	r3, sp, #456
   176dc:	9f06      	ldr	r7, [sp, #24]
   176de:	189e      	adds	r6, r3, r2
   176e0:	e06d      	b.n	177be <.text+0x177be>
   176e2:	9806      	ldr	r0, [sp, #24]
   176e4:	ab72      	add	r3, sp, #456
   176e6:	00c2      	lsls	r2, r0, #3
   176e8:	1c04      	adds	r4, r0, #0
   176ea:	4958      	ldr	r1, [pc, #352]	(1784c <.text+0x1784c>)
   176ec:	4856      	ldr	r0, [pc, #344]	(17848 <.text+0x17848>)
   176ee:	189d      	adds	r5, r3, r2
   176f0:	e01f      	b.n	17732 <.text+0x17732>
   176f2:	9906      	ldr	r1, [sp, #24]
   176f4:	ab72      	add	r3, sp, #456
   176f6:	00ca      	lsls	r2, r1, #3
   176f8:	1c0c      	adds	r4, r1, #0
   176fa:	4954      	ldr	r1, [pc, #336]	(1784c <.text+0x1784c>)
   176fc:	4852      	ldr	r0, [pc, #328]	(17848 <.text+0x17848>)
   176fe:	189d      	adds	r5, r3, r2
   17700:	e005      	b.n	1770e <.text+0x1770e>
   17702:	682a      	ldr	r2, [r5, #0]
   17704:	686b      	ldr	r3, [r5, #4]
   17706:	f001 f8a1 	bl	1884c <____adddf3_from_thumb>
   1770a:	3c01      	subs	r4, #1
   1770c:	3d08      	subs	r5, #8
   1770e:	2c00      	cmp	r4, #0
   17710:	daf7      	bge.n	17702 <.text+0x17702>
   17712:	9a0c      	ldr	r2, [sp, #48]
   17714:	2a00      	cmp	r2, #0
   17716:	d002      	beq.n	1771e <.text+0x1771e>
   17718:	2780      	movs	r7, #128
   1771a:	063f      	lsls	r7, r7, #24
   1771c:	19c0      	adds	r0, r0, r7
   1771e:	9a03      	ldr	r2, [sp, #12]
   17720:	6010      	str	r0, [r2, #0]
   17722:	6051      	str	r1, [r2, #4]
   17724:	e0b6      	b.n	17894 <.text+0x17894>
   17726:	682a      	ldr	r2, [r5, #0]
   17728:	686b      	ldr	r3, [r5, #4]
   1772a:	f001 f88f 	bl	1884c <____adddf3_from_thumb>
   1772e:	3c01      	subs	r4, #1
   17730:	3d08      	subs	r5, #8
   17732:	2c00      	cmp	r4, #0
   17734:	daf7      	bge.n	17726 <.text+0x17726>
   17736:	9c0c      	ldr	r4, [sp, #48]
   17738:	1c02      	adds	r2, r0, #0
   1773a:	1c0b      	adds	r3, r1, #0
   1773c:	2c00      	cmp	r4, #0
   1773e:	d002      	beq.n	17746 <.text+0x17746>
   17740:	2780      	movs	r7, #128
   17742:	063f      	lsls	r7, r7, #24
   17744:	19c0      	adds	r0, r0, r7
   17746:	9c03      	ldr	r4, [sp, #12]
   17748:	6020      	str	r0, [r4, #0]
   1774a:	6061      	str	r1, [r4, #4]
   1774c:	9872      	ldr	r0, [sp, #456]
   1774e:	9973      	ldr	r1, [sp, #460]
   17750:	f001 f880 	bl	18854 <____subdf3_from_thumb>
   17754:	2401      	movs	r4, #1
   17756:	e007      	b.n	17768 <.text+0x17768>
   17758:	00e2      	lsls	r2, r4, #3
   1775a:	ab72      	add	r3, sp, #456
   1775c:	189b      	adds	r3, r3, r2
   1775e:	681a      	ldr	r2, [r3, #0]
   17760:	685b      	ldr	r3, [r3, #4]
   17762:	f001 f873 	bl	1884c <____adddf3_from_thumb>
   17766:	3401      	adds	r4, #1
   17768:	9f06      	ldr	r7, [sp, #24]
   1776a:	42bc      	cmp	r4, r7
   1776c:	ddf4      	ble.n	17758 <.text+0x17758>
   1776e:	9a0c      	ldr	r2, [sp, #48]
   17770:	2a00      	cmp	r2, #0
   17772:	d002      	beq.n	1777a <.text+0x1777a>
   17774:	2780      	movs	r7, #128
   17776:	063f      	lsls	r7, r7, #24
   17778:	19c0      	adds	r0, r0, r7
   1777a:	9a03      	ldr	r2, [sp, #12]
   1777c:	6090      	str	r0, [r2, #8]
   1777e:	60d1      	str	r1, [r2, #12]
   17780:	e088      	b.n	17894 <.text+0x17894>
   17782:	68b0      	ldr	r0, [r6, #8]
   17784:	68f1      	ldr	r1, [r6, #12]
   17786:	6834      	ldr	r4, [r6, #0]
   17788:	6875      	ldr	r5, [r6, #4]
   1778a:	901f      	str	r0, [sp, #124]
   1778c:	9120      	str	r1, [sp, #128]
   1778e:	9a1f      	ldr	r2, [sp, #124]
   17790:	9b20      	ldr	r3, [sp, #128]
   17792:	1c20      	adds	r0, r4, #0
   17794:	1c29      	adds	r1, r5, #0
   17796:	f001 f859 	bl	1884c <____adddf3_from_thumb>
   1779a:	6030      	str	r0, [r6, #0]
   1779c:	6071      	str	r1, [r6, #4]
   1779e:	1c20      	adds	r0, r4, #0
   177a0:	6832      	ldr	r2, [r6, #0]
   177a2:	6873      	ldr	r3, [r6, #4]
   177a4:	1c29      	adds	r1, r5, #0
   177a6:	f001 f855 	bl	18854 <____subdf3_from_thumb>
   177aa:	1c02      	adds	r2, r0, #0
   177ac:	1c0b      	adds	r3, r1, #0
   177ae:	981f      	ldr	r0, [sp, #124]
   177b0:	9920      	ldr	r1, [sp, #128]
   177b2:	f001 f84b 	bl	1884c <____adddf3_from_thumb>
   177b6:	3f01      	subs	r7, #1
   177b8:	60b0      	str	r0, [r6, #8]
   177ba:	60f1      	str	r1, [r6, #12]
   177bc:	3e08      	subs	r6, #8
   177be:	2f00      	cmp	r7, #0
   177c0:	dcdf      	bgt.n	17782 <.text+0x17782>
   177c2:	990d      	ldr	r1, [sp, #52]
   177c4:	ab72      	add	r3, sp, #456
   177c6:	00ca      	lsls	r2, r1, #3
   177c8:	9f06      	ldr	r7, [sp, #24]
   177ca:	189e      	adds	r6, r3, r2
   177cc:	e01b      	b.n	17806 <.text+0x17806>
   177ce:	6834      	ldr	r4, [r6, #0]
   177d0:	6875      	ldr	r5, [r6, #4]
   177d2:	68b2      	ldr	r2, [r6, #8]
   177d4:	68f3      	ldr	r3, [r6, #12]
   177d6:	1c20      	adds	r0, r4, #0
   177d8:	1c29      	adds	r1, r5, #0
   177da:	921d      	str	r2, [sp, #116]
   177dc:	931e      	str	r3, [sp, #120]
   177de:	f001 f835 	bl	1884c <____adddf3_from_thumb>
   177e2:	6030      	str	r0, [r6, #0]
   177e4:	6071      	str	r1, [r6, #4]
   177e6:	1c20      	adds	r0, r4, #0
   177e8:	6832      	ldr	r2, [r6, #0]
   177ea:	6873      	ldr	r3, [r6, #4]
   177ec:	1c29      	adds	r1, r5, #0
   177ee:	f001 f831 	bl	18854 <____subdf3_from_thumb>
   177f2:	1c02      	adds	r2, r0, #0
   177f4:	1c0b      	adds	r3, r1, #0
   177f6:	981d      	ldr	r0, [sp, #116]
   177f8:	991e      	ldr	r1, [sp, #120]
   177fa:	f001 f827 	bl	1884c <____adddf3_from_thumb>
   177fe:	3f01      	subs	r7, #1
   17800:	60b0      	str	r0, [r6, #8]
   17802:	60f1      	str	r1, [r6, #12]
   17804:	3e08      	subs	r6, #8
   17806:	2f01      	cmp	r7, #1
   17808:	dce1      	bgt.n	177ce <.text+0x177ce>
   1780a:	9b06      	ldr	r3, [sp, #24]
   1780c:	9c06      	ldr	r4, [sp, #24]
   1780e:	00da      	lsls	r2, r3, #3
   17810:	490e      	ldr	r1, [pc, #56]	(1784c <.text+0x1784c>)
   17812:	480d      	ldr	r0, [pc, #52]	(17848 <.text+0x17848>)
   17814:	ab72      	add	r3, sp, #456
   17816:	189d      	adds	r5, r3, r2
   17818:	e005      	b.n	17826 <.text+0x17826>
   1781a:	682a      	ldr	r2, [r5, #0]
   1781c:	686b      	ldr	r3, [r5, #4]
   1781e:	f001 f815 	bl	1884c <____adddf3_from_thumb>
   17822:	3c01      	subs	r4, #1
   17824:	3d08      	subs	r5, #8
   17826:	2c01      	cmp	r4, #1
   17828:	dcf7      	bgt.n	1781a <.text+0x1781a>
   1782a:	9c0c      	ldr	r4, [sp, #48]
   1782c:	2c00      	cmp	r4, #0
   1782e:	d121      	bne.n	17874 <.text+0x17874>
   17830:	9b72      	ldr	r3, [sp, #456]
   17832:	9c73      	ldr	r4, [sp, #460]
   17834:	9f03      	ldr	r7, [sp, #12]
   17836:	603b      	str	r3, [r7, #0]
   17838:	607c      	str	r4, [r7, #4]
   1783a:	9b74      	ldr	r3, [sp, #464]
   1783c:	9c75      	ldr	r4, [sp, #468]
   1783e:	6138      	str	r0, [r7, #16]
   17840:	6179      	str	r1, [r7, #20]
   17842:	60bb      	str	r3, [r7, #8]
   17844:	60fc      	str	r4, [r7, #12]
   17846:	e025      	b.n	17894 <.text+0x17894>
	...
   17850:	0000      	lsls	r0, r0, #0
   17852:	4170      	adcs	r0, r6
   17854:	0000      	lsls	r0, r0, #0
   17856:	0000      	lsls	r0, r0, #0
   17858:	0000      	lsls	r0, r0, #0
   1785a:	3e70      	subs	r6, #112
   1785c:	0000      	lsls	r0, r0, #0
   1785e:	0000      	lsls	r0, r0, #0
   17860:	0000      	lsls	r0, r0, #0
   17862:	c170      	stmia	r1!, {r4, r5, r6}
   17864:	0000      	lsls	r0, r0, #0
   17866:	0000      	lsls	r0, r0, #0
   17868:	0000      	lsls	r0, r0, #0
   1786a:	3ff0      	subs	r7, #240
   1786c:	0000      	lsls	r0, r0, #0
   1786e:	0000      	lsls	r0, r0, #0
   17870:	902c      	str	r0, [sp, #176]
   17872:	0001      	lsls	r1, r0, #0
   17874:	9b72      	ldr	r3, [sp, #456]
   17876:	2480      	movs	r4, #128
   17878:	9f03      	ldr	r7, [sp, #12]
   1787a:	0624      	lsls	r4, r4, #24
   1787c:	191b      	adds	r3, r3, r4
   1787e:	603b      	str	r3, [r7, #0]
   17880:	9b73      	ldr	r3, [sp, #460]
   17882:	607b      	str	r3, [r7, #4]
   17884:	9b74      	ldr	r3, [sp, #464]
   17886:	191b      	adds	r3, r3, r4
   17888:	60bb      	str	r3, [r7, #8]
   1788a:	9b75      	ldr	r3, [sp, #468]
   1788c:	60fb      	str	r3, [r7, #12]
   1788e:	1903      	adds	r3, r0, r4
   17890:	613b      	str	r3, [r7, #16]
   17892:	6179      	str	r1, [r7, #20]
   17894:	9809      	ldr	r0, [sp, #36]
   17896:	2307      	movs	r3, #7
   17898:	4018      	ands	r0, r3
   1789a:	23ae      	movs	r3, #174
   1789c:	009b      	lsls	r3, r3, #2
   1789e:	449d      	add	sp, r3
   178a0:	bcf0      	pop	{r4, r5, r6, r7}
   178a2:	bc02      	pop	{r1}
   178a4:	4708      	bx	r1
   178a6:	46c0      	nop			(mov r8, r8)

000178a8 <__kernel_sin>:
   178a8:	b5f0      	push	{r4, r5, r6, r7, lr}
   178aa:	b088      	sub	sp, #32
   178ac:	9200      	str	r2, [sp, #0]
   178ae:	9301      	str	r3, [sp, #4]
   178b0:	4a4b      	ldr	r2, [pc, #300]	(179e0 <.text+0x179e0>)
   178b2:	4b4c      	ldr	r3, [pc, #304]	(179e4 <.text+0x179e4>)
   178b4:	4002      	ands	r2, r0
   178b6:	9002      	str	r0, [sp, #8]
   178b8:	9103      	str	r1, [sp, #12]
   178ba:	429a      	cmp	r2, r3
   178bc:	dc04      	bgt.n	178c8 <__kernel_sin+0x20>
   178be:	f000 ffd1 	bl	18864 <____fixdfsi_from_thumb>
   178c2:	2800      	cmp	r0, #0
   178c4:	d100      	bne.n	178c8 <__kernel_sin+0x20>
   178c6:	e085      	b.n	179d4 <__kernel_sin+0x12c>
   178c8:	9802      	ldr	r0, [sp, #8]
   178ca:	9903      	ldr	r1, [sp, #12]
   178cc:	1c02      	adds	r2, r0, #0
   178ce:	1c0b      	adds	r3, r1, #0
   178d0:	f000 ffc4 	bl	1885c <____muldf3_from_thumb>
   178d4:	9a02      	ldr	r2, [sp, #8]
   178d6:	9b03      	ldr	r3, [sp, #12]
   178d8:	1c06      	adds	r6, r0, #0
   178da:	1c0f      	adds	r7, r1, #0
   178dc:	f000 ffbe 	bl	1885c <____muldf3_from_thumb>
   178e0:	4a41      	ldr	r2, [pc, #260]	(179e8 <.text+0x179e8>)
   178e2:	4b42      	ldr	r3, [pc, #264]	(179ec <.text+0x179ec>)
   178e4:	9006      	str	r0, [sp, #24]
   178e6:	9107      	str	r1, [sp, #28]
   178e8:	1c30      	adds	r0, r6, #0
   178ea:	1c39      	adds	r1, r7, #0
   178ec:	f000 ffb6 	bl	1885c <____muldf3_from_thumb>
   178f0:	4a3f      	ldr	r2, [pc, #252]	(179f0 <.text+0x179f0>)
   178f2:	4b40      	ldr	r3, [pc, #256]	(179f4 <.text+0x179f4>)
   178f4:	f000 ffae 	bl	18854 <____subdf3_from_thumb>
   178f8:	1c02      	adds	r2, r0, #0
   178fa:	1c0b      	adds	r3, r1, #0
   178fc:	1c30      	adds	r0, r6, #0
   178fe:	1c39      	adds	r1, r7, #0
   17900:	f000 ffac 	bl	1885c <____muldf3_from_thumb>
   17904:	4a3c      	ldr	r2, [pc, #240]	(179f8 <.text+0x179f8>)
   17906:	4b3d      	ldr	r3, [pc, #244]	(179fc <.text+0x179fc>)
   17908:	f000 ffa0 	bl	1884c <____adddf3_from_thumb>
   1790c:	1c02      	adds	r2, r0, #0
   1790e:	1c0b      	adds	r3, r1, #0
   17910:	1c30      	adds	r0, r6, #0
   17912:	1c39      	adds	r1, r7, #0
   17914:	f000 ffa2 	bl	1885c <____muldf3_from_thumb>
   17918:	4a39      	ldr	r2, [pc, #228]	(17a00 <.text+0x17a00>)
   1791a:	4b3a      	ldr	r3, [pc, #232]	(17a04 <.text+0x17a04>)
   1791c:	f000 ff9a 	bl	18854 <____subdf3_from_thumb>
   17920:	1c02      	adds	r2, r0, #0
   17922:	1c0b      	adds	r3, r1, #0
   17924:	1c30      	adds	r0, r6, #0
   17926:	1c39      	adds	r1, r7, #0
   17928:	f000 ff98 	bl	1885c <____muldf3_from_thumb>
   1792c:	4a36      	ldr	r2, [pc, #216]	(17a08 <.text+0x17a08>)
   1792e:	4b37      	ldr	r3, [pc, #220]	(17a0c <.text+0x17a0c>)
   17930:	f000 ff8c 	bl	1884c <____adddf3_from_thumb>
   17934:	9b0d      	ldr	r3, [sp, #52]
   17936:	9004      	str	r0, [sp, #16]
   17938:	9105      	str	r1, [sp, #20]
   1793a:	2b00      	cmp	r3, #0
   1793c:	d116      	bne.n	1796c <__kernel_sin+0xc4>
   1793e:	9a04      	ldr	r2, [sp, #16]
   17940:	9b05      	ldr	r3, [sp, #20]
   17942:	1c30      	adds	r0, r6, #0
   17944:	1c39      	adds	r1, r7, #0
   17946:	f000 ff89 	bl	1885c <____muldf3_from_thumb>
   1794a:	4a31      	ldr	r2, [pc, #196]	(17a10 <.text+0x17a10>)
   1794c:	4b31      	ldr	r3, [pc, #196]	(17a14 <.text+0x17a14>)
   1794e:	f000 ff81 	bl	18854 <____subdf3_from_thumb>
   17952:	1c02      	adds	r2, r0, #0
   17954:	1c0b      	adds	r3, r1, #0
   17956:	9806      	ldr	r0, [sp, #24]
   17958:	9907      	ldr	r1, [sp, #28]
   1795a:	f000 ff7f 	bl	1885c <____muldf3_from_thumb>
   1795e:	1c02      	adds	r2, r0, #0
   17960:	1c0b      	adds	r3, r1, #0
   17962:	9802      	ldr	r0, [sp, #8]
   17964:	9903      	ldr	r1, [sp, #12]
   17966:	f000 ff71 	bl	1884c <____adddf3_from_thumb>
   1796a:	e031      	b.n	179d0 <__kernel_sin+0x128>
   1796c:	4a2a      	ldr	r2, [pc, #168]	(17a18 <.text+0x17a18>)
   1796e:	4b2b      	ldr	r3, [pc, #172]	(17a1c <.text+0x17a1c>)
   17970:	9800      	ldr	r0, [sp, #0]
   17972:	9901      	ldr	r1, [sp, #4]
   17974:	f000 ff72 	bl	1885c <____muldf3_from_thumb>
   17978:	9a04      	ldr	r2, [sp, #16]
   1797a:	9b05      	ldr	r3, [sp, #20]
   1797c:	1c04      	adds	r4, r0, #0
   1797e:	1c0d      	adds	r5, r1, #0
   17980:	9806      	ldr	r0, [sp, #24]
   17982:	9907      	ldr	r1, [sp, #28]
   17984:	f000 ff6a 	bl	1885c <____muldf3_from_thumb>
   17988:	1c02      	adds	r2, r0, #0
   1798a:	1c0b      	adds	r3, r1, #0
   1798c:	1c20      	adds	r0, r4, #0
   1798e:	1c29      	adds	r1, r5, #0
   17990:	f000 ff60 	bl	18854 <____subdf3_from_thumb>
   17994:	1c02      	adds	r2, r0, #0
   17996:	1c0b      	adds	r3, r1, #0
   17998:	1c30      	adds	r0, r6, #0
   1799a:	1c39      	adds	r1, r7, #0
   1799c:	f000 ff5e 	bl	1885c <____muldf3_from_thumb>
   179a0:	9a00      	ldr	r2, [sp, #0]
   179a2:	9b01      	ldr	r3, [sp, #4]
   179a4:	f000 ff56 	bl	18854 <____subdf3_from_thumb>
   179a8:	4a19      	ldr	r2, [pc, #100]	(17a10 <.text+0x17a10>)
   179aa:	4b1a      	ldr	r3, [pc, #104]	(17a14 <.text+0x17a14>)
   179ac:	1c04      	adds	r4, r0, #0
   179ae:	1c0d      	adds	r5, r1, #0
   179b0:	9806      	ldr	r0, [sp, #24]
   179b2:	9907      	ldr	r1, [sp, #28]
   179b4:	f000 ff52 	bl	1885c <____muldf3_from_thumb>
   179b8:	1c02      	adds	r2, r0, #0
   179ba:	1c0b      	adds	r3, r1, #0
   179bc:	1c20      	adds	r0, r4, #0
   179be:	1c29      	adds	r1, r5, #0
   179c0:	f000 ff44 	bl	1884c <____adddf3_from_thumb>
   179c4:	1c02      	adds	r2, r0, #0
   179c6:	1c0b      	adds	r3, r1, #0
   179c8:	9802      	ldr	r0, [sp, #8]
   179ca:	9903      	ldr	r1, [sp, #12]
   179cc:	f000 ff42 	bl	18854 <____subdf3_from_thumb>
   179d0:	9002      	str	r0, [sp, #8]
   179d2:	9103      	str	r1, [sp, #12]
   179d4:	9802      	ldr	r0, [sp, #8]
   179d6:	9903      	ldr	r1, [sp, #12]
   179d8:	b008      	add	sp, #32
   179da:	bcf0      	pop	{r4, r5, r6, r7}
   179dc:	bc04      	pop	{r2}
   179de:	4710      	bx	r2
   179e0:	ffff 7fff 	undefined
   179e4:	ffff 3e3f 	vcvt.f32.u32	d19, d31, #1
   179e8:	d93a      	bls.n	17a60 <atan+0x40>
   179ea:	3de5      	subs	r5, #229
   179ec:	d57c      	bpl.n	17ae8 <atan+0xc8>
   179ee:	5acf      	ldrh	r7, [r1, r3]
   179f0:	e5e6      	b.n	175c0 <.text+0x175c0>
   179f2:	3e5a      	subs	r6, #90
   179f4:	9ceb      	ldr	r4, [sp, #940]
   179f6:	8a2b      	ldrh	r3, [r5, #16]
   179f8:	1de3      	adds	r3, r4, #7
   179fa:	3ec7      	subs	r6, #199
   179fc:	fe7d 57b1 	mrc2	7, 3, r5, cr13, cr1, {5}
   17a00:	01a0      	lsls	r0, r4, #6
   17a02:	3f2a      	subs	r7, #42
   17a04:	61d5      	str	r5, [r2, #28]
   17a06:	19c1      	adds	r1, r0, r7
   17a08:	1111      	asrs	r1, r2, #4
   17a0a:	3f81      	subs	r7, #129
   17a0c:	f8a6 1110 	strh.w	r1, [r6, #272]
   17a10:	5555      	strb	r5, [r2, r5]
   17a12:	3fc5      	subs	r7, #197
   17a14:	5549      	strb	r1, [r1, r5]
   17a16:	5555      	strb	r5, [r2, r5]
   17a18:	0000      	lsls	r0, r0, #0
   17a1a:	3fe0      	subs	r7, #224
   17a1c:	0000      	lsls	r0, r0, #0
	...

00017a20 <atan>:
   17a20:	b5f0      	push	{r4, r5, r6, r7, lr}
   17a22:	b086      	sub	sp, #24
   17a24:	9004      	str	r0, [sp, #16]
   17a26:	4ba7      	ldr	r3, [pc, #668]	(17cc4 <.text+0x17cc4>)
   17a28:	9d04      	ldr	r5, [sp, #16]
   17a2a:	401d      	ands	r5, r3
   17a2c:	4ba6      	ldr	r3, [pc, #664]	(17cc8 <.text+0x17cc8>)
   17a2e:	1c06      	adds	r6, r0, #0
   17a30:	1c0f      	adds	r7, r1, #0
   17a32:	429d      	cmp	r5, r3
   17a34:	dd16      	ble.n	17a64 <atan+0x44>
   17a36:	4aa5      	ldr	r2, [pc, #660]	(17ccc <.text+0x17ccc>)
   17a38:	4295      	cmp	r5, r2
   17a3a:	dc03      	bgt.n	17a44 <atan+0x24>
   17a3c:	4295      	cmp	r5, r2
   17a3e:	d108      	bne.n	17a52 <atan+0x32>
   17a40:	2900      	cmp	r1, #0
   17a42:	d006      	beq.n	17a52 <atan+0x32>
   17a44:	1c30      	adds	r0, r6, #0
   17a46:	1c39      	adds	r1, r7, #0
   17a48:	1c32      	adds	r2, r6, #0
   17a4a:	1c3b      	adds	r3, r7, #0
   17a4c:	f000 fefe 	bl	1884c <____adddf3_from_thumb>
   17a50:	e109      	b.n	17c66 <atan+0x246>
   17a52:	9904      	ldr	r1, [sp, #16]
   17a54:	2900      	cmp	r1, #0
   17a56:	dc02      	bgt.n	17a5e <atan+0x3e>
   17a58:	4e9d      	ldr	r6, [pc, #628]	(17cd0 <.text+0x17cd0>)
   17a5a:	4f9e      	ldr	r7, [pc, #632]	(17cd4 <.text+0x17cd4>)
   17a5c:	e12c      	b.n	17cb8 <atan+0x298>
   17a5e:	4e9e      	ldr	r6, [pc, #632]	(17cd8 <.text+0x17cd8>)
   17a60:	4f9e      	ldr	r7, [pc, #632]	(17cdc <.text+0x17cdc>)
   17a62:	e129      	b.n	17cb8 <atan+0x298>
   17a64:	4b9e      	ldr	r3, [pc, #632]	(17ce0 <.text+0x17ce0>)
   17a66:	429d      	cmp	r5, r3
   17a68:	dc0e      	bgt.n	17a88 <atan+0x68>
   17a6a:	4b9e      	ldr	r3, [pc, #632]	(17ce4 <.text+0x17ce4>)
   17a6c:	429d      	cmp	r5, r3
   17a6e:	dc6e      	bgt.n	17b4e <atan+0x12e>
   17a70:	4a9d      	ldr	r2, [pc, #628]	(17ce8 <.text+0x17ce8>)
   17a72:	4b9e      	ldr	r3, [pc, #632]	(17cec <.text+0x17cec>)
   17a74:	f000 feea 	bl	1884c <____adddf3_from_thumb>
   17a78:	4a9d      	ldr	r2, [pc, #628]	(17cf0 <.text+0x17cf0>)
   17a7a:	4b9e      	ldr	r3, [pc, #632]	(17cf4 <.text+0x17cf4>)
   17a7c:	f000 fefa 	bl	18874 <____gtdf2_from_thumb>
   17a80:	2800      	cmp	r0, #0
   17a82:	dd00      	ble.n	17a86 <atan+0x66>
   17a84:	e118      	b.n	17cb8 <atan+0x298>
   17a86:	e062      	b.n	17b4e <atan+0x12e>
   17a88:	f000 f978 	bl	17d7c <fabs>
   17a8c:	4b9a      	ldr	r3, [pc, #616]	(17cf8 <.text+0x17cf8>)
   17a8e:	1c06      	adds	r6, r0, #0
   17a90:	1c0f      	adds	r7, r1, #0
   17a92:	429d      	cmp	r5, r3
   17a94:	dc32      	bgt.n	17afc <atan+0xdc>
   17a96:	4b99      	ldr	r3, [pc, #612]	(17cfc <.text+0x17cfc>)
   17a98:	429d      	cmp	r5, r3
   17a9a:	dc19      	bgt.n	17ad0 <atan+0xb0>
   17a9c:	1c32      	adds	r2, r6, #0
   17a9e:	1c3b      	adds	r3, r7, #0
   17aa0:	f000 fed4 	bl	1884c <____adddf3_from_thumb>
   17aa4:	4a92      	ldr	r2, [pc, #584]	(17cf0 <.text+0x17cf0>)
   17aa6:	4b93      	ldr	r3, [pc, #588]	(17cf4 <.text+0x17cf4>)
   17aa8:	f000 fed4 	bl	18854 <____subdf3_from_thumb>
   17aac:	4a94      	ldr	r2, [pc, #592]	(17d00 <.text+0x17d00>)
   17aae:	4b95      	ldr	r3, [pc, #596]	(17d04 <.text+0x17d04>)
   17ab0:	1c04      	adds	r4, r0, #0
   17ab2:	1c0d      	adds	r5, r1, #0
   17ab4:	1c30      	adds	r0, r6, #0
   17ab6:	1c39      	adds	r1, r7, #0
   17ab8:	f000 fec8 	bl	1884c <____adddf3_from_thumb>
   17abc:	1c02      	adds	r2, r0, #0
   17abe:	1c0b      	adds	r3, r1, #0
   17ac0:	1c20      	adds	r0, r4, #0
   17ac2:	1c29      	adds	r1, r5, #0
   17ac4:	f000 fed2 	bl	1886c <____divdf3_from_thumb>
   17ac8:	2200      	movs	r2, #0
   17aca:	1c06      	adds	r6, r0, #0
   17acc:	1c0f      	adds	r7, r1, #0
   17ace:	e03c      	b.n	17b4a <atan+0x12a>
   17ad0:	4a87      	ldr	r2, [pc, #540]	(17cf0 <.text+0x17cf0>)
   17ad2:	4b88      	ldr	r3, [pc, #544]	(17cf4 <.text+0x17cf4>)
   17ad4:	f000 febe 	bl	18854 <____subdf3_from_thumb>
   17ad8:	4a85      	ldr	r2, [pc, #532]	(17cf0 <.text+0x17cf0>)
   17ada:	4b86      	ldr	r3, [pc, #536]	(17cf4 <.text+0x17cf4>)
   17adc:	1c04      	adds	r4, r0, #0
   17ade:	1c0d      	adds	r5, r1, #0
   17ae0:	1c30      	adds	r0, r6, #0
   17ae2:	1c39      	adds	r1, r7, #0
   17ae4:	f000 feb2 	bl	1884c <____adddf3_from_thumb>
   17ae8:	1c0b      	adds	r3, r1, #0
   17aea:	1c02      	adds	r2, r0, #0
   17aec:	1c29      	adds	r1, r5, #0
   17aee:	1c20      	adds	r0, r4, #0
   17af0:	f000 febc 	bl	1886c <____divdf3_from_thumb>
   17af4:	2301      	movs	r3, #1
   17af6:	1c06      	adds	r6, r0, #0
   17af8:	1c0f      	adds	r7, r1, #0
   17afa:	e02a      	b.n	17b52 <atan+0x132>
   17afc:	4b82      	ldr	r3, [pc, #520]	(17d08 <.text+0x17d08>)
   17afe:	429d      	cmp	r5, r3
   17b00:	dc1a      	bgt.n	17b38 <atan+0x118>
   17b02:	4a82      	ldr	r2, [pc, #520]	(17d0c <.text+0x17d0c>)
   17b04:	4b82      	ldr	r3, [pc, #520]	(17d10 <.text+0x17d10>)
   17b06:	f000 fea5 	bl	18854 <____subdf3_from_thumb>
   17b0a:	4a80      	ldr	r2, [pc, #512]	(17d0c <.text+0x17d0c>)
   17b0c:	4b80      	ldr	r3, [pc, #512]	(17d10 <.text+0x17d10>)
   17b0e:	1c04      	adds	r4, r0, #0
   17b10:	1c0d      	adds	r5, r1, #0
   17b12:	1c30      	adds	r0, r6, #0
   17b14:	1c39      	adds	r1, r7, #0
   17b16:	f000 fea1 	bl	1885c <____muldf3_from_thumb>
   17b1a:	4a75      	ldr	r2, [pc, #468]	(17cf0 <.text+0x17cf0>)
   17b1c:	4b75      	ldr	r3, [pc, #468]	(17cf4 <.text+0x17cf4>)
   17b1e:	f000 fe95 	bl	1884c <____adddf3_from_thumb>
   17b22:	1c02      	adds	r2, r0, #0
   17b24:	1c0b      	adds	r3, r1, #0
   17b26:	1c20      	adds	r0, r4, #0
   17b28:	1c29      	adds	r1, r5, #0
   17b2a:	f000 fe9f 	bl	1886c <____divdf3_from_thumb>
   17b2e:	1c0f      	adds	r7, r1, #0
   17b30:	1c06      	adds	r6, r0, #0
   17b32:	2102      	movs	r1, #2
   17b34:	9105      	str	r1, [sp, #20]
   17b36:	e00d      	b.n	17b54 <atan+0x134>
   17b38:	1c32      	adds	r2, r6, #0
   17b3a:	1c3b      	adds	r3, r7, #0
   17b3c:	4875      	ldr	r0, [pc, #468]	(17d14 <.text+0x17d14>)
   17b3e:	4976      	ldr	r1, [pc, #472]	(17d18 <.text+0x17d18>)
   17b40:	f000 fe94 	bl	1886c <____divdf3_from_thumb>
   17b44:	2203      	movs	r2, #3
   17b46:	1c06      	adds	r6, r0, #0
   17b48:	1c0f      	adds	r7, r1, #0
   17b4a:	9205      	str	r2, [sp, #20]
   17b4c:	e002      	b.n	17b54 <atan+0x134>
   17b4e:	2301      	movs	r3, #1
   17b50:	425b      	negs	r3, r3
   17b52:	9305      	str	r3, [sp, #20]
   17b54:	1c32      	adds	r2, r6, #0
   17b56:	1c3b      	adds	r3, r7, #0
   17b58:	1c30      	adds	r0, r6, #0
   17b5a:	1c39      	adds	r1, r7, #0
   17b5c:	f000 fe7e 	bl	1885c <____muldf3_from_thumb>
   17b60:	1c02      	adds	r2, r0, #0
   17b62:	1c0b      	adds	r3, r1, #0
   17b64:	9000      	str	r0, [sp, #0]
   17b66:	9101      	str	r1, [sp, #4]
   17b68:	f000 fe78 	bl	1885c <____muldf3_from_thumb>
   17b6c:	4a6b      	ldr	r2, [pc, #428]	(17d1c <.text+0x17d1c>)
   17b6e:	4b6c      	ldr	r3, [pc, #432]	(17d20 <.text+0x17d20>)
   17b70:	1c04      	adds	r4, r0, #0
   17b72:	1c0d      	adds	r5, r1, #0
   17b74:	f000 fe72 	bl	1885c <____muldf3_from_thumb>
   17b78:	4a6a      	ldr	r2, [pc, #424]	(17d24 <.text+0x17d24>)
   17b7a:	4b6b      	ldr	r3, [pc, #428]	(17d28 <.text+0x17d28>)
   17b7c:	f000 fe66 	bl	1884c <____adddf3_from_thumb>
   17b80:	1c02      	adds	r2, r0, #0
   17b82:	1c0b      	adds	r3, r1, #0
   17b84:	1c20      	adds	r0, r4, #0
   17b86:	1c29      	adds	r1, r5, #0
   17b88:	f000 fe68 	bl	1885c <____muldf3_from_thumb>
   17b8c:	4a67      	ldr	r2, [pc, #412]	(17d2c <.text+0x17d2c>)
   17b8e:	4b68      	ldr	r3, [pc, #416]	(17d30 <.text+0x17d30>)
   17b90:	f000 fe5c 	bl	1884c <____adddf3_from_thumb>
   17b94:	1c02      	adds	r2, r0, #0
   17b96:	1c0b      	adds	r3, r1, #0
   17b98:	1c20      	adds	r0, r4, #0
   17b9a:	1c29      	adds	r1, r5, #0
   17b9c:	f000 fe5e 	bl	1885c <____muldf3_from_thumb>
   17ba0:	4a64      	ldr	r2, [pc, #400]	(17d34 <.text+0x17d34>)
   17ba2:	4b65      	ldr	r3, [pc, #404]	(17d38 <.text+0x17d38>)
   17ba4:	f000 fe52 	bl	1884c <____adddf3_from_thumb>
   17ba8:	1c02      	adds	r2, r0, #0
   17baa:	1c0b      	adds	r3, r1, #0
   17bac:	1c20      	adds	r0, r4, #0
   17bae:	1c29      	adds	r1, r5, #0
   17bb0:	f000 fe54 	bl	1885c <____muldf3_from_thumb>
   17bb4:	4a61      	ldr	r2, [pc, #388]	(17d3c <.text+0x17d3c>)
   17bb6:	4b62      	ldr	r3, [pc, #392]	(17d40 <.text+0x17d40>)
   17bb8:	f000 fe48 	bl	1884c <____adddf3_from_thumb>
   17bbc:	1c02      	adds	r2, r0, #0
   17bbe:	1c0b      	adds	r3, r1, #0
   17bc0:	1c20      	adds	r0, r4, #0
   17bc2:	1c29      	adds	r1, r5, #0
   17bc4:	f000 fe4a 	bl	1885c <____muldf3_from_thumb>
   17bc8:	4a5e      	ldr	r2, [pc, #376]	(17d44 <.text+0x17d44>)
   17bca:	4b5f      	ldr	r3, [pc, #380]	(17d48 <.text+0x17d48>)
   17bcc:	f000 fe3e 	bl	1884c <____adddf3_from_thumb>
   17bd0:	1c02      	adds	r2, r0, #0
   17bd2:	1c0b      	adds	r3, r1, #0
   17bd4:	9800      	ldr	r0, [sp, #0]
   17bd6:	9901      	ldr	r1, [sp, #4]
   17bd8:	f000 fe40 	bl	1885c <____muldf3_from_thumb>
   17bdc:	4a5b      	ldr	r2, [pc, #364]	(17d4c <.text+0x17d4c>)
   17bde:	4b5c      	ldr	r3, [pc, #368]	(17d50 <.text+0x17d50>)
   17be0:	9002      	str	r0, [sp, #8]
   17be2:	9103      	str	r1, [sp, #12]
   17be4:	1c20      	adds	r0, r4, #0
   17be6:	1c29      	adds	r1, r5, #0
   17be8:	f000 fe38 	bl	1885c <____muldf3_from_thumb>
   17bec:	4a59      	ldr	r2, [pc, #356]	(17d54 <.text+0x17d54>)
   17bee:	4b5a      	ldr	r3, [pc, #360]	(17d58 <.text+0x17d58>)
   17bf0:	f000 fe30 	bl	18854 <____subdf3_from_thumb>
   17bf4:	1c02      	adds	r2, r0, #0
   17bf6:	1c0b      	adds	r3, r1, #0
   17bf8:	1c20      	adds	r0, r4, #0
   17bfa:	1c29      	adds	r1, r5, #0
   17bfc:	f000 fe2e 	bl	1885c <____muldf3_from_thumb>
   17c00:	4a56      	ldr	r2, [pc, #344]	(17d5c <.text+0x17d5c>)
   17c02:	4b57      	ldr	r3, [pc, #348]	(17d60 <.text+0x17d60>)
   17c04:	f000 fe26 	bl	18854 <____subdf3_from_thumb>
   17c08:	1c02      	adds	r2, r0, #0
   17c0a:	1c0b      	adds	r3, r1, #0
   17c0c:	1c20      	adds	r0, r4, #0
   17c0e:	1c29      	adds	r1, r5, #0
   17c10:	f000 fe24 	bl	1885c <____muldf3_from_thumb>
   17c14:	4a53      	ldr	r2, [pc, #332]	(17d64 <.text+0x17d64>)
   17c16:	4b54      	ldr	r3, [pc, #336]	(17d68 <.text+0x17d68>)
   17c18:	f000 fe1c 	bl	18854 <____subdf3_from_thumb>
   17c1c:	1c02      	adds	r2, r0, #0
   17c1e:	1c0b      	adds	r3, r1, #0
   17c20:	1c20      	adds	r0, r4, #0
   17c22:	1c29      	adds	r1, r5, #0
   17c24:	f000 fe1a 	bl	1885c <____muldf3_from_thumb>
   17c28:	4a50      	ldr	r2, [pc, #320]	(17d6c <.text+0x17d6c>)
   17c2a:	4b51      	ldr	r3, [pc, #324]	(17d70 <.text+0x17d70>)
   17c2c:	f000 fe12 	bl	18854 <____subdf3_from_thumb>
   17c30:	1c02      	adds	r2, r0, #0
   17c32:	1c0b      	adds	r3, r1, #0
   17c34:	1c20      	adds	r0, r4, #0
   17c36:	1c29      	adds	r1, r5, #0
   17c38:	f000 fe10 	bl	1885c <____muldf3_from_thumb>
   17c3c:	1c0b      	adds	r3, r1, #0
   17c3e:	9905      	ldr	r1, [sp, #20]
   17c40:	1c02      	adds	r2, r0, #0
   17c42:	2900      	cmp	r1, #0
   17c44:	da12      	bge.n	17c6c <atan+0x24c>
   17c46:	9802      	ldr	r0, [sp, #8]
   17c48:	9903      	ldr	r1, [sp, #12]
   17c4a:	f000 fdff 	bl	1884c <____adddf3_from_thumb>
   17c4e:	1c02      	adds	r2, r0, #0
   17c50:	1c0b      	adds	r3, r1, #0
   17c52:	1c30      	adds	r0, r6, #0
   17c54:	1c39      	adds	r1, r7, #0
   17c56:	f000 fe01 	bl	1885c <____muldf3_from_thumb>
   17c5a:	1c02      	adds	r2, r0, #0
   17c5c:	1c0b      	adds	r3, r1, #0
   17c5e:	1c30      	adds	r0, r6, #0
   17c60:	1c39      	adds	r1, r7, #0
   17c62:	f000 fdf7 	bl	18854 <____subdf3_from_thumb>
   17c66:	1c06      	adds	r6, r0, #0
   17c68:	1c0f      	adds	r7, r1, #0
   17c6a:	e025      	b.n	17cb8 <atan+0x298>
   17c6c:	9905      	ldr	r1, [sp, #20]
   17c6e:	00cc      	lsls	r4, r1, #3
   17c70:	9802      	ldr	r0, [sp, #8]
   17c72:	9903      	ldr	r1, [sp, #12]
   17c74:	f000 fdea 	bl	1884c <____adddf3_from_thumb>
   17c78:	1c02      	adds	r2, r0, #0
   17c7a:	1c0b      	adds	r3, r1, #0
   17c7c:	1c30      	adds	r0, r6, #0
   17c7e:	1c39      	adds	r1, r7, #0
   17c80:	f000 fdec 	bl	1885c <____muldf3_from_thumb>
   17c84:	4d3b      	ldr	r5, [pc, #236]	(17d74 <.text+0x17d74>)
   17c86:	4b3c      	ldr	r3, [pc, #240]	(17d78 <.text+0x17d78>)
   17c88:	1965      	adds	r5, r4, r5
   17c8a:	18e4      	adds	r4, r4, r3
   17c8c:	6822      	ldr	r2, [r4, #0]
   17c8e:	6863      	ldr	r3, [r4, #4]
   17c90:	f000 fde0 	bl	18854 <____subdf3_from_thumb>
   17c94:	1c32      	adds	r2, r6, #0
   17c96:	1c3b      	adds	r3, r7, #0
   17c98:	f000 fddc 	bl	18854 <____subdf3_from_thumb>
   17c9c:	1c02      	adds	r2, r0, #0
   17c9e:	1c0b      	adds	r3, r1, #0
   17ca0:	6828      	ldr	r0, [r5, #0]
   17ca2:	6869      	ldr	r1, [r5, #4]
   17ca4:	f000 fdd6 	bl	18854 <____subdf3_from_thumb>
   17ca8:	9a04      	ldr	r2, [sp, #16]
   17caa:	2a00      	cmp	r2, #0
   17cac:	dadb      	bge.n	17c66 <atan+0x246>
   17cae:	2280      	movs	r2, #128
   17cb0:	0612      	lsls	r2, r2, #24
   17cb2:	1883      	adds	r3, r0, r2
   17cb4:	1c1e      	adds	r6, r3, #0
   17cb6:	1c0f      	adds	r7, r1, #0
   17cb8:	1c30      	adds	r0, r6, #0
   17cba:	1c39      	adds	r1, r7, #0
   17cbc:	b006      	add	sp, #24
   17cbe:	bcf0      	pop	{r4, r5, r6, r7}
   17cc0:	bc04      	pop	{r2}
   17cc2:	4710      	bx	r2
   17cc4:	ffff 7fff 	undefined
   17cc8:	ffff 440f 	vraddhn.i<illegal width 128>	d20, <illegal reg q7.5>, <illegal reg q7.5>
   17ccc:	0000      	lsls	r0, r0, #0
   17cce:	7ff0      	ldrb	r0, [r6, #31]
   17cd0:	21fb      	movs	r1, #251
   17cd2:	bff9      	ittee	<und>
   17cd4:	2d18      	cmp	r5, #24
   17cd6:	5444      	strb	r4, [r0, r1]
   17cd8:	21fb      	movs	r1, #251
   17cda:	3ff9      	subs	r7, #249
   17cdc:	2d18      	cmp	r5, #24
   17cde:	5444      	strb	r4, [r0, r1]
   17ce0:	ffff 3fdb 	undefined
   17ce4:	ffff 3e1f 	vcvt.f32.u32	d19, d15, #1
   17ce8:	e43c      	b.n	17564 <.text+0x17564>
   17cea:	7e37      	ldrb	r7, [r6, #24]
   17cec:	759c      	strb	r4, [r3, #22]
   17cee:	8800      	ldrh	r0, [r0, #0]
   17cf0:	0000      	lsls	r0, r0, #0
   17cf2:	3ff0      	subs	r7, #240
   17cf4:	0000      	lsls	r0, r0, #0
   17cf6:	0000      	lsls	r0, r0, #0
   17cf8:	ffff 3ff2 	undefined
   17cfc:	ffff 3fe5 	undefined
   17d00:	0000      	lsls	r0, r0, #0
   17d02:	4000      	ands	r0, r0
   17d04:	0000      	lsls	r0, r0, #0
   17d06:	0000      	lsls	r0, r0, #0
   17d08:	7fff      	ldrb	r7, [r7, #31]
   17d0a:	4003      	ands	r3, r0
   17d0c:	0000      	lsls	r0, r0, #0
   17d0e:	3ff8      	subs	r7, #248
   17d10:	0000      	lsls	r0, r0, #0
   17d12:	0000      	lsls	r0, r0, #0
   17d14:	0000      	lsls	r0, r0, #0
   17d16:	bff0      	nop	{15}
   17d18:	0000      	lsls	r0, r0, #0
   17d1a:	0000      	lsls	r0, r0, #0
   17d1c:	ad3a      	add	r5, sp, #232
   17d1e:	3f90      	subs	r7, #144
   17d20:	da11      	bge.n	17d46 <.text+0x17d46>
   17d22:	e322      	b.n	1836a <__aeabi_fmul+0x26>
   17d24:	7b4b      	ldrb	r3, [r1, #13]
   17d26:	3fa9      	subs	r7, #169
   17d28:	0deb      	lsrs	r3, r5, #23
   17d2a:	2476      	movs	r4, #118
   17d2c:	0d66      	lsrs	r6, r4, #21
   17d2e:	3fb1      	subs	r7, #177
   17d30:	3d51      	subs	r5, #81
   17d32:	a0d0      	add	r0, pc, #832	(adr r0,18074 <__aeabi_d2f+0x7c>)
   17d34:	45cd      	cmp	sp, r9
   17d36:	3fb7      	subs	r7, #183
   17d38:	206e      	movs	r0, #110
   17d3a:	c54c      	stmia	r5!, {r2, r3, r6}
   17d3c:	4924      	ldr	r1, [pc, #144]	(17dd0 <floor+0x3c>)
   17d3e:	3fc2      	subs	r7, #194
   17d40:	83ff      	strh	r7, [r7, #30]
   17d42:	9200      	str	r2, [sp, #0]
   17d44:	5555      	strb	r5, [r2, r5]
   17d46:	3fd5      	subs	r7, #213
   17d48:	550d      	strb	r5, [r1, r4]
   17d4a:	5555      	strb	r5, [r2, r5]
   17d4c:	b444      	push	{r2, r6}
   17d4e:	bfa2      	ittt	ge
   17d50:	6c2f      	ldr	r7, [r5, #64]
   17d52:	2c6a      	cmp	r4, #106
   17d54:	de2d      	bal.n	17db2 <floor+0x1e>
   17d56:	3fad      	subs	r7, #173
   17d58:	fd9a 52de 	ldc2	2, cr5, [sl, #888]
   17d5c:	b0f2      	sub	sp, #456
   17d5e:	3fb3      	subs	r7, #179
   17d60:	9a6d      	ldr	r2, [sp, #436]
   17d62:	af74      	add	r7, sp, #464
   17d64:	71c6      	strb	r6, [r0, #7]
   17d66:	3fbc      	subs	r7, #188
   17d68:	1671      	asrs	r1, r6, #25
   17d6a:	fe23 9999 	mcr2	9, 1, r9, cr3, cr9, {4}
   17d6e:	3fc9      	subs	r7, #201
   17d70:	ebc4 9998 	undefined
   17d74:	906c      	str	r0, [sp, #432]
   17d76:	0001      	lsls	r1, r0, #0
   17d78:	908c      	str	r0, [sp, #560]
   17d7a:	0001      	lsls	r1, r0, #0

00017d7c <fabs>:
   17d7c:	b510      	push	{r4, lr}
   17d7e:	1c03      	adds	r3, r0, #0
   17d80:	4803      	ldr	r0, [pc, #12]	(17d90 <.text+0x17d90>)
   17d82:	1c0a      	adds	r2, r1, #0
   17d84:	4003      	ands	r3, r0
   17d86:	1c18      	adds	r0, r3, #0
   17d88:	1c11      	adds	r1, r2, #0
   17d8a:	bc10      	pop	{r4}
   17d8c:	bc04      	pop	{r2}
   17d8e:	4710      	bx	r2
   17d90:	ffff 7fff 	undefined

00017d94 <floor>:
   17d94:	b5f0      	push	{r4, r5, r6, r7, lr}
   17d96:	2200      	movs	r2, #0
   17d98:	2300      	movs	r3, #0
   17d9a:	b085      	sub	sp, #20
   17d9c:	9200      	str	r2, [sp, #0]
   17d9e:	9301      	str	r3, [sp, #4]
   17da0:	0043      	lsls	r3, r0, #1
   17da2:	0d5a      	lsrs	r2, r3, #21
   17da4:	4b3d      	ldr	r3, [pc, #244]	(17e9c <.text+0x17e9c>)
   17da6:	18d4      	adds	r4, r2, r3
   17da8:	1c05      	adds	r5, r0, #0
   17daa:	1c0e      	adds	r6, r1, #0
   17dac:	1c07      	adds	r7, r0, #0
   17dae:	9102      	str	r1, [sp, #8]
   17db0:	2c13      	cmp	r4, #19
   17db2:	dc34      	bgt.n	17e1e <floor+0x8a>
   17db4:	2c00      	cmp	r4, #0
   17db6:	da16      	bge.n	17de6 <floor+0x52>
   17db8:	4a39      	ldr	r2, [pc, #228]	(17ea0 <.text+0x17ea0>)
   17dba:	4b3a      	ldr	r3, [pc, #232]	(17ea4 <.text+0x17ea4>)
   17dbc:	f000 fd46 	bl	1884c <____adddf3_from_thumb>
   17dc0:	4a39      	ldr	r2, [pc, #228]	(17ea8 <.text+0x17ea8>)
   17dc2:	4b3a      	ldr	r3, [pc, #232]	(17eac <.text+0x17eac>)
   17dc4:	f000 fd56 	bl	18874 <____gtdf2_from_thumb>
   17dc8:	2800      	cmp	r0, #0
   17dca:	dd5c      	ble.n	17e86 <floor+0xf2>
   17dcc:	2d00      	cmp	r5, #0
   17dce:	db02      	blt.n	17dd6 <floor+0x42>
   17dd0:	2700      	movs	r7, #0
   17dd2:	9702      	str	r7, [sp, #8]
   17dd4:	e057      	b.n	17e86 <floor+0xf2>
   17dd6:	4b36      	ldr	r3, [pc, #216]	(17eb0 <.text+0x17eb0>)
   17dd8:	9c02      	ldr	r4, [sp, #8]
   17dda:	402b      	ands	r3, r5
   17ddc:	431c      	orrs	r4, r3
   17dde:	d052      	beq.n	17e86 <floor+0xf2>
   17de0:	4f34      	ldr	r7, [pc, #208]	(17eb4 <.text+0x17eb4>)
   17de2:	2200      	movs	r2, #0
   17de4:	e04e      	b.n	17e84 <floor+0xf0>
   17de6:	4b34      	ldr	r3, [pc, #208]	(17eb8 <.text+0x17eb8>)
   17de8:	9a02      	ldr	r2, [sp, #8]
   17dea:	4123      	asrs	r3, r4
   17dec:	9304      	str	r3, [sp, #16]
   17dee:	4003      	ands	r3, r0
   17df0:	431a      	orrs	r2, r3
   17df2:	d04d      	beq.n	17e90 <floor+0xfc>
   17df4:	4a2a      	ldr	r2, [pc, #168]	(17ea0 <.text+0x17ea0>)
   17df6:	4b2b      	ldr	r3, [pc, #172]	(17ea4 <.text+0x17ea4>)
   17df8:	f000 fd28 	bl	1884c <____adddf3_from_thumb>
   17dfc:	4a2a      	ldr	r2, [pc, #168]	(17ea8 <.text+0x17ea8>)
   17dfe:	4b2b      	ldr	r3, [pc, #172]	(17eac <.text+0x17eac>)
   17e00:	f000 fd38 	bl	18874 <____gtdf2_from_thumb>
   17e04:	2800      	cmp	r0, #0
   17e06:	dd3e      	ble.n	17e86 <floor+0xf2>
   17e08:	2d00      	cmp	r5, #0
   17e0a:	da03      	bge.n	17e14 <floor+0x80>
   17e0c:	2380      	movs	r3, #128
   17e0e:	035b      	lsls	r3, r3, #13
   17e10:	4123      	asrs	r3, r4
   17e12:	18ef      	adds	r7, r5, r3
   17e14:	9b04      	ldr	r3, [sp, #16]
   17e16:	2400      	movs	r4, #0
   17e18:	439f      	bics	r7, r3
   17e1a:	9402      	str	r4, [sp, #8]
   17e1c:	e033      	b.n	17e86 <floor+0xf2>
   17e1e:	2c33      	cmp	r4, #51
   17e20:	dd0a      	ble.n	17e38 <floor+0xa4>
   17e22:	2380      	movs	r3, #128
   17e24:	00db      	lsls	r3, r3, #3
   17e26:	429c      	cmp	r4, r3
   17e28:	d132      	bne.n	17e90 <floor+0xfc>
   17e2a:	1c2a      	adds	r2, r5, #0
   17e2c:	1c33      	adds	r3, r6, #0
   17e2e:	f000 fd0d 	bl	1884c <____adddf3_from_thumb>
   17e32:	1c05      	adds	r5, r0, #0
   17e34:	1c0e      	adds	r6, r1, #0
   17e36:	e02b      	b.n	17e90 <floor+0xfc>
   17e38:	4b20      	ldr	r3, [pc, #128]	(17ebc <.text+0x17ebc>)
   17e3a:	18d2      	adds	r2, r2, r3
   17e3c:	2301      	movs	r3, #1
   17e3e:	425b      	negs	r3, r3
   17e40:	40d3      	lsrs	r3, r2
   17e42:	9a02      	ldr	r2, [sp, #8]
   17e44:	9303      	str	r3, [sp, #12]
   17e46:	421a      	tst	r2, r3
   17e48:	d022      	beq.n	17e90 <floor+0xfc>
   17e4a:	4a15      	ldr	r2, [pc, #84]	(17ea0 <.text+0x17ea0>)
   17e4c:	4b15      	ldr	r3, [pc, #84]	(17ea4 <.text+0x17ea4>)
   17e4e:	f000 fcfd 	bl	1884c <____adddf3_from_thumb>
   17e52:	4a15      	ldr	r2, [pc, #84]	(17ea8 <.text+0x17ea8>)
   17e54:	4b15      	ldr	r3, [pc, #84]	(17eac <.text+0x17eac>)
   17e56:	f000 fd0d 	bl	18874 <____gtdf2_from_thumb>
   17e5a:	2800      	cmp	r0, #0
   17e5c:	dd13      	ble.n	17e86 <floor+0xf2>
   17e5e:	2d00      	cmp	r5, #0
   17e60:	da0d      	bge.n	17e7e <floor+0xea>
   17e62:	2c14      	cmp	r4, #20
   17e64:	d101      	bne.n	17e6a <floor+0xd6>
   17e66:	3701      	adds	r7, #1
   17e68:	e009      	b.n	17e7e <floor+0xea>
   17e6a:	2234      	movs	r2, #52
   17e6c:	1b12      	subs	r2, r2, r4
   17e6e:	2301      	movs	r3, #1
   17e70:	9c02      	ldr	r4, [sp, #8]
   17e72:	4093      	lsls	r3, r2
   17e74:	18e3      	adds	r3, r4, r3
   17e76:	42a3      	cmp	r3, r4
   17e78:	d200      	bcs.n	17e7c <floor+0xe8>
   17e7a:	3701      	adds	r7, #1
   17e7c:	9302      	str	r3, [sp, #8]
   17e7e:	9a02      	ldr	r2, [sp, #8]
   17e80:	9b03      	ldr	r3, [sp, #12]
   17e82:	439a      	bics	r2, r3
   17e84:	9202      	str	r2, [sp, #8]
   17e86:	9c02      	ldr	r4, [sp, #8]
   17e88:	9700      	str	r7, [sp, #0]
   17e8a:	9401      	str	r4, [sp, #4]
   17e8c:	9d00      	ldr	r5, [sp, #0]
   17e8e:	9e01      	ldr	r6, [sp, #4]
   17e90:	1c28      	adds	r0, r5, #0
   17e92:	1c31      	adds	r1, r6, #0
   17e94:	b005      	add	sp, #20
   17e96:	bcf0      	pop	{r4, r5, r6, r7}
   17e98:	bc04      	pop	{r2}
   17e9a:	4710      	bx	r2
   17e9c:	fc01 ffff 	stc2	15, cr15, [r1], {255}
   17ea0:	e43c      	b.n	1771c <.text+0x1771c>
   17ea2:	7e37      	ldrb	r7, [r6, #24]
   17ea4:	759c      	strb	r4, [r3, #22]
   17ea6:	8800      	ldrh	r0, [r0, #0]
	...
   17eb0:	ffff 7fff 	undefined
   17eb4:	0000      	lsls	r0, r0, #0
   17eb6:	bff0      	nop	{15}
   17eb8:	ffff 000f 	vaddl.u<illegal width 64>	q8, d15, d15
   17ebc:	fbed ffff 	undefined

00017ec0 <matherr>:
   17ec0:	2000      	movs	r0, #0
   17ec2:	4770      	bx	lr

00017ec4 <scalbn>:
   17ec4:	b5f0      	push	{r4, r5, r6, r7, lr}
   17ec6:	4f34      	ldr	r7, [pc, #208]	(17f98 <.text+0x17f98>)
   17ec8:	1c03      	adds	r3, r0, #0
   17eca:	b081      	sub	sp, #4
   17ecc:	403b      	ands	r3, r7
   17ece:	9200      	str	r2, [sp, #0]
   17ed0:	151a      	asrs	r2, r3, #20
   17ed2:	1c05      	adds	r5, r0, #0
   17ed4:	1c0e      	adds	r6, r1, #0
   17ed6:	2a00      	cmp	r2, #0
   17ed8:	d117      	bne.n	17f0a <scalbn+0x46>
   17eda:	4b30      	ldr	r3, [pc, #192]	(17f9c <.text+0x17f9c>)
   17edc:	4003      	ands	r3, r0
   17ede:	4319      	orrs	r1, r3
   17ee0:	d054      	beq.n	17f8c <scalbn+0xc8>
   17ee2:	4a2f      	ldr	r2, [pc, #188]	(17fa0 <.text+0x17fa0>)
   17ee4:	4b2f      	ldr	r3, [pc, #188]	(17fa4 <.text+0x17fa4>)
   17ee6:	1c28      	adds	r0, r5, #0
   17ee8:	1c31      	adds	r1, r6, #0
   17eea:	f000 fcb7 	bl	1885c <____muldf3_from_thumb>
   17eee:	4b2e      	ldr	r3, [pc, #184]	(17fa8 <.text+0x17fa8>)
   17ef0:	9a00      	ldr	r2, [sp, #0]
   17ef2:	1c05      	adds	r5, r0, #0
   17ef4:	1c0e      	adds	r6, r1, #0
   17ef6:	429a      	cmp	r2, r3
   17ef8:	db05      	blt.n	17f06 <scalbn+0x42>
   17efa:	1c03      	adds	r3, r0, #0
   17efc:	403b      	ands	r3, r7
   17efe:	151b      	asrs	r3, r3, #20
   17f00:	1c1a      	adds	r2, r3, #0
   17f02:	3a36      	subs	r2, #54
   17f04:	e001      	b.n	17f0a <scalbn+0x46>
   17f06:	1c28      	adds	r0, r5, #0
   17f08:	e02e      	b.n	17f68 <scalbn+0xa4>
   17f0a:	4b28      	ldr	r3, [pc, #160]	(17fac <.text+0x17fac>)
   17f0c:	429a      	cmp	r2, r3
   17f0e:	d106      	bne.n	17f1e <scalbn+0x5a>
   17f10:	1c28      	adds	r0, r5, #0
   17f12:	1c31      	adds	r1, r6, #0
   17f14:	1c2a      	adds	r2, r5, #0
   17f16:	1c33      	adds	r3, r6, #0
   17f18:	f000 fc98 	bl	1884c <____adddf3_from_thumb>
   17f1c:	e034      	b.n	17f88 <scalbn+0xc4>
   17f1e:	9b00      	ldr	r3, [sp, #0]
   17f20:	18d7      	adds	r7, r2, r3
   17f22:	4b23      	ldr	r3, [pc, #140]	(17fb0 <.text+0x17fb0>)
   17f24:	429f      	cmp	r7, r3
   17f26:	dc10      	bgt.n	17f4a <scalbn+0x86>
   17f28:	2f00      	cmp	r7, #0
   17f2a:	dd07      	ble.n	17f3c <scalbn+0x78>
   17f2c:	4a21      	ldr	r2, [pc, #132]	(17fb4 <.text+0x17fb4>)
   17f2e:	1c01      	adds	r1, r0, #0
   17f30:	4011      	ands	r1, r2
   17f32:	1c0b      	adds	r3, r1, #0
   17f34:	053a      	lsls	r2, r7, #20
   17f36:	4313      	orrs	r3, r2
   17f38:	1c1d      	adds	r5, r3, #0
   17f3a:	e027      	b.n	17f8c <scalbn+0xc8>
   17f3c:	1c3a      	adds	r2, r7, #0
   17f3e:	3236      	adds	r2, #54
   17f40:	dc15      	bgt.n	17f6e <scalbn+0xaa>
   17f42:	4b1d      	ldr	r3, [pc, #116]	(17fb8 <.text+0x17fb8>)
   17f44:	9a00      	ldr	r2, [sp, #0]
   17f46:	429a      	cmp	r2, r3
   17f48:	dd08      	ble.n	17f5c <scalbn+0x98>
   17f4a:	1c2a      	adds	r2, r5, #0
   17f4c:	1c33      	adds	r3, r6, #0
   17f4e:	481b      	ldr	r0, [pc, #108]	(17fbc <.text+0x17fbc>)
   17f50:	491b      	ldr	r1, [pc, #108]	(17fc0 <.text+0x17fc0>)
   17f52:	f000 f83f 	bl	17fd4 <copysign>
   17f56:	4a19      	ldr	r2, [pc, #100]	(17fbc <.text+0x17fbc>)
   17f58:	4b19      	ldr	r3, [pc, #100]	(17fc0 <.text+0x17fc0>)
   17f5a:	e013      	b.n	17f84 <scalbn+0xc0>
   17f5c:	4819      	ldr	r0, [pc, #100]	(17fc4 <.text+0x17fc4>)
   17f5e:	491a      	ldr	r1, [pc, #104]	(17fc8 <.text+0x17fc8>)
   17f60:	1c2a      	adds	r2, r5, #0
   17f62:	1c33      	adds	r3, r6, #0
   17f64:	f000 f836 	bl	17fd4 <copysign>
   17f68:	4a16      	ldr	r2, [pc, #88]	(17fc4 <.text+0x17fc4>)
   17f6a:	4b17      	ldr	r3, [pc, #92]	(17fc8 <.text+0x17fc8>)
   17f6c:	e00a      	b.n	17f84 <scalbn+0xc0>
   17f6e:	4b11      	ldr	r3, [pc, #68]	(17fb4 <.text+0x17fb4>)
   17f70:	4018      	ands	r0, r3
   17f72:	1c3b      	adds	r3, r7, #0
   17f74:	3336      	adds	r3, #54
   17f76:	051b      	lsls	r3, r3, #20
   17f78:	1c01      	adds	r1, r0, #0
   17f7a:	4319      	orrs	r1, r3
   17f7c:	4a13      	ldr	r2, [pc, #76]	(17fcc <.text+0x17fcc>)
   17f7e:	4b14      	ldr	r3, [pc, #80]	(17fd0 <.text+0x17fd0>)
   17f80:	1c08      	adds	r0, r1, #0
   17f82:	1c31      	adds	r1, r6, #0
   17f84:	f000 fc6a 	bl	1885c <____muldf3_from_thumb>
   17f88:	1c05      	adds	r5, r0, #0
   17f8a:	1c0e      	adds	r6, r1, #0
   17f8c:	1c28      	adds	r0, r5, #0
   17f8e:	1c31      	adds	r1, r6, #0
   17f90:	b001      	add	sp, #4
   17f92:	bcf0      	pop	{r4, r5, r6, r7}
   17f94:	bc04      	pop	{r2}
   17f96:	4710      	bx	r2
   17f98:	0000      	lsls	r0, r0, #0
   17f9a:	7ff0      	ldrb	r0, [r6, #31]
   17f9c:	ffff 7fff 	undefined
   17fa0:	0000      	lsls	r0, r0, #0
   17fa2:	4350      	muls	r0, r2
   17fa4:	0000      	lsls	r0, r0, #0
   17fa6:	0000      	lsls	r0, r0, #0
   17fa8:	3cb0      	subs	r4, #176
   17faa:	ffff 07ff 	vqshl.u64	q8, <illegal reg q15.5>, #63
   17fae:	0000      	lsls	r0, r0, #0
   17fb0:	07fe      	lsls	r6, r7, #31
   17fb2:	0000      	lsls	r0, r0, #0
   17fb4:	ffff 800f 	vaddl.u<illegal width 64>	q12, d15, d15
   17fb8:	c350      	stmia	r3!, {r4, r6}
   17fba:	0000      	lsls	r0, r0, #0
   17fbc:	e43c      	b.n	17838 <.text+0x17838>
   17fbe:	7e37      	ldrb	r7, [r6, #24]
   17fc0:	759c      	strb	r4, [r3, #22]
   17fc2:	8800      	ldrh	r0, [r0, #0]
   17fc4:	6e1f      	ldr	r7, [r3, #96]
   17fc6:	01a5      	lsls	r5, r4, #6
   17fc8:	f359 c2f8 	blx	f715bc <__ctors_end__+0xf5824c>
   17fcc:	0000      	lsls	r0, r0, #0
   17fce:	3c90      	subs	r4, #144
   17fd0:	0000      	lsls	r0, r0, #0
	...

00017fd4 <copysign>:
   17fd4:	b530      	push	{r4, r5, lr}
   17fd6:	4b07      	ldr	r3, [pc, #28]	(17ff4 <.text+0x17ff4>)
   17fd8:	1c04      	adds	r4, r0, #0
   17fda:	401c      	ands	r4, r3
   17fdc:	2380      	movs	r3, #128
   17fde:	1c15      	adds	r5, r2, #0
   17fe0:	061b      	lsls	r3, r3, #24
   17fe2:	402b      	ands	r3, r5
   17fe4:	1c0a      	adds	r2, r1, #0
   17fe6:	431c      	orrs	r4, r3
   17fe8:	1c20      	adds	r0, r4, #0
   17fea:	1c11      	adds	r1, r2, #0
   17fec:	bc30      	pop	{r4, r5}
   17fee:	bc04      	pop	{r2}
   17ff0:	4710      	bx	r2
   17ff2:	0000      	lsls	r0, r0, #0
   17ff4:	ffff 7fff 	undefined

00017ff8 <__aeabi_d2f>:
   17ff8:	e1a02080 	mov	r2, r0, lsl #1
   17ffc:	e2523207 	subs	r3, r2, #1879048192	; 0x70000000
   18000:	2253c602 	subcss	ip, r3, #2097152	; 0x200000
   18004:	227cc57f 	rsbcss	ip, ip, #532676608	; 0x1fc00000
   18008:	9a000006 	bls	18028 <__aeabi_d2f+0x30>
   1800c:	e200c102 	and	ip, r0, #-2147483648	; 0x80000000
   18010:	e1a02181 	mov	r2, r1, lsl #3
   18014:	e18c1ea1 	orr	r1, ip, r1, lsr #29
   18018:	e3520102 	cmp	r2, #-2147483648	; 0x80000000
   1801c:	e0a10103 	adc	r0, r1, r3, lsl #2
   18020:	03c00001 	biceq	r0, r0, #1	; 0x1
   18024:	e12fff1e 	bx	lr
   18028:	e3100101 	tst	r0, #1073741824	; 0x40000000
   1802c:	1a00000f 	bne	18070 <__aeabi_d2f+0x78>
   18030:	e293262e 	adds	r2, r3, #48234496	; 0x2e00000
   18034:	b2000102 	andlt	r0, r0, #-2147483648	; 0x80000000
   18038:	b12fff1e 	bxlt	lr
   1803c:	e3800601 	orr	r0, r0, #1048576	; 0x100000
   18040:	e1a02aa2 	mov	r2, r2, lsr #21
   18044:	e2622018 	rsb	r2, r2, #24	; 0x18
   18048:	e262c020 	rsb	ip, r2, #32	; 0x20
   1804c:	e1b03c11 	movs	r3, r1, lsl ip
   18050:	e1a01231 	mov	r1, r1, lsr r2
   18054:	13811001 	orrne	r1, r1, #1	; 0x1
   18058:	e1a03580 	mov	r3, r0, lsl #11
   1805c:	e1a035a3 	mov	r3, r3, lsr #11
   18060:	e1811c13 	orr	r1, r1, r3, lsl ip
   18064:	e1a03233 	mov	r3, r3, lsr r2
   18068:	e1a03083 	mov	r3, r3, lsl #1
   1806c:	eaffffe6 	b	1800c <__aeabi_d2f+0x14>
   18070:	e1f03ac2 	mvns	r3, r2, asr #21
   18074:	1a000003 	bne	18088 <__aeabi_d2f+0x90>
   18078:	e1913600 	orrs	r3, r1, r0, lsl #12
   1807c:	13a0047f 	movne	r0, #2130706432	; 0x7f000000
   18080:	13800503 	orrne	r0, r0, #12582912	; 0xc00000
   18084:	112fff1e 	bxne	lr
   18088:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
   1808c:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
   18090:	e3800502 	orr	r0, r0, #8388608	; 0x800000
   18094:	e12fff1e 	bx	lr

00018098 <__aeabi_frsub>:
   18098:	e2200102 	eor	r0, r0, #-2147483648	; 0x80000000
   1809c:	ea000000 	b	180a4 <__addsf3>

000180a0 <__aeabi_fsub>:
   180a0:	e2211102 	eor	r1, r1, #-2147483648	; 0x80000000

000180a4 <__addsf3>:
   180a4:	e1b02080 	movs	r2, r0, lsl #1
   180a8:	11b03081 	movnes	r3, r1, lsl #1
   180ac:	11320003 	teqne	r2, r3
   180b0:	11f0cc42 	mvnnes	ip, r2, asr #24
   180b4:	11f0cc43 	mvnnes	ip, r3, asr #24
   180b8:	0a000047 	beq	181dc <__addsf3+0x138>
   180bc:	e1a02c22 	mov	r2, r2, lsr #24
   180c0:	e0723c23 	rsbs	r3, r2, r3, lsr #24
   180c4:	c0822003 	addgt	r2, r2, r3
   180c8:	c0201001 	eorgt	r1, r0, r1
   180cc:	c0210000 	eorgt	r0, r1, r0
   180d0:	c0201001 	eorgt	r1, r0, r1
   180d4:	b2633000 	rsblt	r3, r3, #0	; 0x0
   180d8:	e3530019 	cmp	r3, #25	; 0x19
   180dc:	812fff1e 	bxhi	lr
   180e0:	e3100102 	tst	r0, #-2147483648	; 0x80000000
   180e4:	e3800502 	orr	r0, r0, #8388608	; 0x800000
   180e8:	e3c004ff 	bic	r0, r0, #-16777216	; 0xff000000
   180ec:	12600000 	rsbne	r0, r0, #0	; 0x0
   180f0:	e3110102 	tst	r1, #-2147483648	; 0x80000000
   180f4:	e3811502 	orr	r1, r1, #8388608	; 0x800000
   180f8:	e3c114ff 	bic	r1, r1, #-16777216	; 0xff000000
   180fc:	12611000 	rsbne	r1, r1, #0	; 0x0
   18100:	e1320003 	teq	r2, r3
   18104:	0a00002e 	beq	181c4 <__addsf3+0x120>
   18108:	e2422001 	sub	r2, r2, #1	; 0x1
   1810c:	e0900351 	adds	r0, r0, r1, asr r3
   18110:	e2633020 	rsb	r3, r3, #32	; 0x20
   18114:	e1a01311 	mov	r1, r1, lsl r3
   18118:	e2003102 	and	r3, r0, #-2147483648	; 0x80000000
   1811c:	5a000001 	bpl	18128 <__addsf3+0x84>
   18120:	e2711000 	rsbs	r1, r1, #0	; 0x0
   18124:	e2e00000 	rsc	r0, r0, #0	; 0x0
   18128:	e3500502 	cmp	r0, #8388608	; 0x800000
   1812c:	3a00000b 	bcc	18160 <__addsf3+0xbc>
   18130:	e3500401 	cmp	r0, #16777216	; 0x1000000
   18134:	3a000004 	bcc	1814c <__addsf3+0xa8>
   18138:	e1b000a0 	movs	r0, r0, lsr #1
   1813c:	e1a01061 	mov	r1, r1, rrx
   18140:	e2822001 	add	r2, r2, #1	; 0x1
   18144:	e35200fe 	cmp	r2, #254	; 0xfe
   18148:	2a000038 	bcs	18230 <__addsf3+0x18c>
   1814c:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
   18150:	e0a00b82 	adc	r0, r0, r2, lsl #23
   18154:	03c00001 	biceq	r0, r0, #1	; 0x1
   18158:	e1800003 	orr	r0, r0, r3
   1815c:	e12fff1e 	bx	lr
   18160:	e1b01081 	movs	r1, r1, lsl #1
   18164:	e0a00000 	adc	r0, r0, r0
   18168:	e3100502 	tst	r0, #8388608	; 0x800000
   1816c:	e2422001 	sub	r2, r2, #1	; 0x1
   18170:	1afffff5 	bne	1814c <__addsf3+0xa8>
   18174:	e1b0c620 	movs	ip, r0, lsr #12
   18178:	01a00600 	moveq	r0, r0, lsl #12
   1817c:	0242200c 	subeq	r2, r2, #12	; 0xc
   18180:	e31008ff 	tst	r0, #16711680	; 0xff0000
   18184:	01a00400 	moveq	r0, r0, lsl #8
   18188:	02422008 	subeq	r2, r2, #8	; 0x8
   1818c:	e310060f 	tst	r0, #15728640	; 0xf00000
   18190:	01a00200 	moveq	r0, r0, lsl #4
   18194:	02422004 	subeq	r2, r2, #4	; 0x4
   18198:	e3100503 	tst	r0, #12582912	; 0xc00000
   1819c:	01a00100 	moveq	r0, r0, lsl #2
   181a0:	02422002 	subeq	r2, r2, #2	; 0x2
   181a4:	e3500502 	cmp	r0, #8388608	; 0x800000
   181a8:	31a00080 	movcc	r0, r0, lsl #1
   181ac:	e2d22000 	sbcs	r2, r2, #0	; 0x0
   181b0:	a0800b82 	addge	r0, r0, r2, lsl #23
   181b4:	b2622000 	rsblt	r2, r2, #0	; 0x0
   181b8:	a1800003 	orrge	r0, r0, r3
   181bc:	b1830230 	orrlt	r0, r3, r0, lsr r2
   181c0:	e12fff1e 	bx	lr
   181c4:	e3320000 	teq	r2, #0	; 0x0
   181c8:	e2211502 	eor	r1, r1, #8388608	; 0x800000
   181cc:	02200502 	eoreq	r0, r0, #8388608	; 0x800000
   181d0:	02822001 	addeq	r2, r2, #1	; 0x1
   181d4:	12433001 	subne	r3, r3, #1	; 0x1
   181d8:	eaffffca 	b	18108 <__addsf3+0x64>
   181dc:	e1a03081 	mov	r3, r1, lsl #1
   181e0:	e1f0cc42 	mvns	ip, r2, asr #24
   181e4:	11f0cc43 	mvnnes	ip, r3, asr #24
   181e8:	0a000013 	beq	1823c <__addsf3+0x198>
   181ec:	e1320003 	teq	r2, r3
   181f0:	0a000002 	beq	18200 <__addsf3+0x15c>
   181f4:	e3320000 	teq	r2, #0	; 0x0
   181f8:	01a00001 	moveq	r0, r1
   181fc:	e12fff1e 	bx	lr
   18200:	e1300001 	teq	r0, r1
   18204:	13a00000 	movne	r0, #0	; 0x0
   18208:	112fff1e 	bxne	lr
   1820c:	e31204ff 	tst	r2, #-16777216	; 0xff000000
   18210:	1a000002 	bne	18220 <__addsf3+0x17c>
   18214:	e1b00080 	movs	r0, r0, lsl #1
   18218:	23800102 	orrcs	r0, r0, #-2147483648	; 0x80000000
   1821c:	e12fff1e 	bx	lr
   18220:	e2922402 	adds	r2, r2, #33554432	; 0x2000000
   18224:	32800502 	addcc	r0, r0, #8388608	; 0x800000
   18228:	312fff1e 	bxcc	lr
   1822c:	e2003102 	and	r3, r0, #-2147483648	; 0x80000000
   18230:	e383047f 	orr	r0, r3, #2130706432	; 0x7f000000
   18234:	e3800502 	orr	r0, r0, #8388608	; 0x800000
   18238:	e12fff1e 	bx	lr
   1823c:	e1f02c42 	mvns	r2, r2, asr #24
   18240:	11a00001 	movne	r0, r1
   18244:	01f03c43 	mvneqs	r3, r3, asr #24
   18248:	11a01000 	movne	r1, r0
   1824c:	e1b02480 	movs	r2, r0, lsl #9
   18250:	01b03481 	moveqs	r3, r1, lsl #9
   18254:	01300001 	teqeq	r0, r1
   18258:	13800501 	orrne	r0, r0, #4194304	; 0x400000
   1825c:	e12fff1e 	bx	lr

00018260 <__aeabi_ui2f>:
   18260:	e3a03000 	mov	r3, #0	; 0x0
   18264:	ea000001 	b	18270 <__aeabi_i2f+0x8>

00018268 <__aeabi_i2f>:
   18268:	e2103102 	ands	r3, r0, #-2147483648	; 0x80000000
   1826c:	42600000 	rsbmi	r0, r0, #0	; 0x0
   18270:	e1b0c000 	movs	ip, r0
   18274:	012fff1e 	bxeq	lr
   18278:	e383344b 	orr	r3, r3, #1258291200	; 0x4b000000
   1827c:	e1a01000 	mov	r1, r0
   18280:	e3a00000 	mov	r0, #0	; 0x0
   18284:	ea00000f 	b	182c8 <__aeabi_l2f+0x30>

00018288 <__aeabi_ul2f>:
   18288:	e1902001 	orrs	r2, r0, r1
   1828c:	012fff1e 	bxeq	lr
   18290:	e3a03000 	mov	r3, #0	; 0x0
   18294:	ea000005 	b	182b0 <__aeabi_l2f+0x18>

00018298 <__aeabi_l2f>:
   18298:	e1902001 	orrs	r2, r0, r1
   1829c:	012fff1e 	bxeq	lr
   182a0:	e2113102 	ands	r3, r1, #-2147483648	; 0x80000000
   182a4:	5a000001 	bpl	182b0 <__aeabi_l2f+0x18>
   182a8:	e2700000 	rsbs	r0, r0, #0	; 0x0
   182ac:	e2e11000 	rsc	r1, r1, #0	; 0x0
   182b0:	e1b0c001 	movs	ip, r1
   182b4:	01a0c000 	moveq	ip, r0
   182b8:	01a01000 	moveq	r1, r0
   182bc:	03a00000 	moveq	r0, #0	; 0x0
   182c0:	e383345b 	orr	r3, r3, #1526726656	; 0x5b000000
   182c4:	02433201 	subeq	r3, r3, #268435456	; 0x10000000
   182c8:	e2433502 	sub	r3, r3, #8388608	; 0x800000
   182cc:	e3a02017 	mov	r2, #23	; 0x17
   182d0:	e35c0801 	cmp	ip, #65536	; 0x10000
   182d4:	21a0c82c 	movcs	ip, ip, lsr #16
   182d8:	22422010 	subcs	r2, r2, #16	; 0x10
   182dc:	e35c0c01 	cmp	ip, #256	; 0x100
   182e0:	21a0c42c 	movcs	ip, ip, lsr #8
   182e4:	22422008 	subcs	r2, r2, #8	; 0x8
   182e8:	e35c0010 	cmp	ip, #16	; 0x10
   182ec:	21a0c22c 	movcs	ip, ip, lsr #4
   182f0:	22422004 	subcs	r2, r2, #4	; 0x4
   182f4:	e35c0004 	cmp	ip, #4	; 0x4
   182f8:	22422002 	subcs	r2, r2, #2	; 0x2
   182fc:	304220ac 	subcc	r2, r2, ip, lsr #1
   18300:	e05221ac 	subs	r2, r2, ip, lsr #3
   18304:	e0433b82 	sub	r3, r3, r2, lsl #23
   18308:	ba000006 	blt	18328 <__aeabi_l2f+0x90>
   1830c:	e0833211 	add	r3, r3, r1, lsl r2
   18310:	e1a0c210 	mov	ip, r0, lsl r2
   18314:	e2622020 	rsb	r2, r2, #32	; 0x20
   18318:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
   1831c:	e0a30230 	adc	r0, r3, r0, lsr r2
   18320:	03c00001 	biceq	r0, r0, #1	; 0x1
   18324:	e12fff1e 	bx	lr
   18328:	e2822020 	add	r2, r2, #32	; 0x20
   1832c:	e1a0c211 	mov	ip, r1, lsl r2
   18330:	e2622020 	rsb	r2, r2, #32	; 0x20
   18334:	e190008c 	orrs	r0, r0, ip, lsl #1
   18338:	e0a30231 	adc	r0, r3, r1, lsr r2
   1833c:	01c00fac 	biceq	r0, r0, ip, lsr #31
   18340:	e12fff1e 	bx	lr

00018344 <__aeabi_fmul>:
   18344:	e3a0c0ff 	mov	ip, #255	; 0xff
   18348:	e01c2ba0 	ands	r2, ip, r0, lsr #23
   1834c:	101c3ba1 	andnes	r3, ip, r1, lsr #23
   18350:	1132000c 	teqne	r2, ip
   18354:	1133000c 	teqne	r3, ip
   18358:	0a00003e 	beq	18458 <__aeabi_fmul+0x114>
   1835c:	e0822003 	add	r2, r2, r3
   18360:	e020c001 	eor	ip, r0, r1
   18364:	e1b00480 	movs	r0, r0, lsl #9
   18368:	11b01481 	movnes	r1, r1, lsl #9
   1836c:	0a000010 	beq	183b4 <__aeabi_fmul+0x70>
   18370:	e3a03302 	mov	r3, #134217728	; 0x8000000
   18374:	e18302a0 	orr	r0, r3, r0, lsr #5
   18378:	e18312a1 	orr	r1, r3, r1, lsr #5
   1837c:	e0813190 	umull	r3, r1, r0, r1
   18380:	e20c0102 	and	r0, ip, #-2147483648	; 0x80000000
   18384:	e3510502 	cmp	r1, #8388608	; 0x800000
   18388:	31a01081 	movcc	r1, r1, lsl #1
   1838c:	31811fa3 	orrcc	r1, r1, r3, lsr #31
   18390:	31a03083 	movcc	r3, r3, lsl #1
   18394:	e1800001 	orr	r0, r0, r1
   18398:	e2c2207f 	sbc	r2, r2, #127	; 0x7f
   1839c:	e35200fd 	cmp	r2, #253	; 0xfd
   183a0:	8a00000f 	bhi	183e4 <__aeabi_fmul+0xa0>
   183a4:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
   183a8:	e0a00b82 	adc	r0, r0, r2, lsl #23
   183ac:	03c00001 	biceq	r0, r0, #1	; 0x1
   183b0:	e12fff1e 	bx	lr
   183b4:	e3300000 	teq	r0, #0	; 0x0
   183b8:	e20cc102 	and	ip, ip, #-2147483648	; 0x80000000
   183bc:	01a01481 	moveq	r1, r1, lsl #9
   183c0:	e18c04a0 	orr	r0, ip, r0, lsr #9
   183c4:	e18004a1 	orr	r0, r0, r1, lsr #9
   183c8:	e252207f 	subs	r2, r2, #127	; 0x7f
   183cc:	c27230ff 	rsbgts	r3, r2, #255	; 0xff
   183d0:	c1800b82 	orrgt	r0, r0, r2, lsl #23
   183d4:	c12fff1e 	bxgt	lr
   183d8:	e3800502 	orr	r0, r0, #8388608	; 0x800000
   183dc:	e3a03000 	mov	r3, #0	; 0x0
   183e0:	e2522001 	subs	r2, r2, #1	; 0x1
   183e4:	ca000035 	bgt	184c0 <__aeabi_fmul+0x17c>
   183e8:	e3720019 	cmn	r2, #25	; 0x19
   183ec:	d2000102 	andle	r0, r0, #-2147483648	; 0x80000000
   183f0:	d12fff1e 	bxle	lr
   183f4:	e2622000 	rsb	r2, r2, #0	; 0x0
   183f8:	e1b01080 	movs	r1, r0, lsl #1
   183fc:	e1a01231 	mov	r1, r1, lsr r2
   18400:	e2622020 	rsb	r2, r2, #32	; 0x20
   18404:	e1a0c210 	mov	ip, r0, lsl r2
   18408:	e1b00061 	movs	r0, r1, rrx
   1840c:	e2a00000 	adc	r0, r0, #0	; 0x0
   18410:	e193308c 	orrs	r3, r3, ip, lsl #1
   18414:	01c00fac 	biceq	r0, r0, ip, lsr #31
   18418:	e12fff1e 	bx	lr
   1841c:	e3320000 	teq	r2, #0	; 0x0
   18420:	e200c102 	and	ip, r0, #-2147483648	; 0x80000000
   18424:	01a00080 	moveq	r0, r0, lsl #1
   18428:	03100502 	tsteq	r0, #8388608	; 0x800000
   1842c:	02422001 	subeq	r2, r2, #1	; 0x1
   18430:	0afffffb 	beq	18424 <__aeabi_fmul+0xe0>
   18434:	e180000c 	orr	r0, r0, ip
   18438:	e3330000 	teq	r3, #0	; 0x0
   1843c:	e201c102 	and	ip, r1, #-2147483648	; 0x80000000
   18440:	01a01081 	moveq	r1, r1, lsl #1
   18444:	03110502 	tsteq	r1, #8388608	; 0x800000
   18448:	02433001 	subeq	r3, r3, #1	; 0x1
   1844c:	0afffffb 	beq	18440 <__aeabi_fmul+0xfc>
   18450:	e181100c 	orr	r1, r1, ip
   18454:	eaffffc0 	b	1835c <__aeabi_fmul+0x18>
   18458:	e00c3ba1 	and	r3, ip, r1, lsr #23
   1845c:	e132000c 	teq	r2, ip
   18460:	1133000c 	teqne	r3, ip
   18464:	0a000005 	beq	18480 <__aeabi_fmul+0x13c>
   18468:	e3d0c102 	bics	ip, r0, #-2147483648	; 0x80000000
   1846c:	13d1c102 	bicnes	ip, r1, #-2147483648	; 0x80000000
   18470:	1affffe9 	bne	1841c <__aeabi_fmul+0xd8>
   18474:	e0200001 	eor	r0, r0, r1
   18478:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
   1847c:	e12fff1e 	bx	lr
   18480:	e3300000 	teq	r0, #0	; 0x0
   18484:	13300102 	teqne	r0, #-2147483648	; 0x80000000
   18488:	01a00001 	moveq	r0, r1
   1848c:	13310000 	teqne	r1, #0	; 0x0
   18490:	13310102 	teqne	r1, #-2147483648	; 0x80000000
   18494:	0a00000d 	beq	184d0 <__aeabi_fmul+0x18c>
   18498:	e132000c 	teq	r2, ip
   1849c:	1a000001 	bne	184a8 <__aeabi_fmul+0x164>
   184a0:	e1b02480 	movs	r2, r0, lsl #9
   184a4:	1a000009 	bne	184d0 <__aeabi_fmul+0x18c>
   184a8:	e133000c 	teq	r3, ip
   184ac:	1a000002 	bne	184bc <__aeabi_fmul+0x178>
   184b0:	e1b03481 	movs	r3, r1, lsl #9
   184b4:	11a00001 	movne	r0, r1
   184b8:	1a000004 	bne	184d0 <__aeabi_fmul+0x18c>
   184bc:	e0200001 	eor	r0, r0, r1
   184c0:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
   184c4:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
   184c8:	e3800502 	orr	r0, r0, #8388608	; 0x800000
   184cc:	e12fff1e 	bx	lr
   184d0:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
   184d4:	e3800503 	orr	r0, r0, #12582912	; 0xc00000
   184d8:	e12fff1e 	bx	lr

000184dc <__aeabi_fdiv>:
   184dc:	e3a0c0ff 	mov	ip, #255	; 0xff
   184e0:	e01c2ba0 	ands	r2, ip, r0, lsr #23
   184e4:	101c3ba1 	andnes	r3, ip, r1, lsr #23
   184e8:	1132000c 	teqne	r2, ip
   184ec:	1133000c 	teqne	r3, ip
   184f0:	0a00003a 	beq	185e0 <__aeabi_fdiv+0x104>
   184f4:	e0422003 	sub	r2, r2, r3
   184f8:	e020c001 	eor	ip, r0, r1
   184fc:	e1b01481 	movs	r1, r1, lsl #9
   18500:	e1a00480 	mov	r0, r0, lsl #9
   18504:	0a00001c 	beq	1857c <__aeabi_fdiv+0xa0>
   18508:	e3a03201 	mov	r3, #268435456	; 0x10000000
   1850c:	e1831221 	orr	r1, r3, r1, lsr #4
   18510:	e1833220 	orr	r3, r3, r0, lsr #4
   18514:	e20c0102 	and	r0, ip, #-2147483648	; 0x80000000
   18518:	e1530001 	cmp	r3, r1
   1851c:	31a03083 	movcc	r3, r3, lsl #1
   18520:	e2a2207d 	adc	r2, r2, #125	; 0x7d
   18524:	e3a0c502 	mov	ip, #8388608	; 0x800000
   18528:	e1530001 	cmp	r3, r1
   1852c:	20433001 	subcs	r3, r3, r1
   18530:	2180000c 	orrcs	r0, r0, ip
   18534:	e15300a1 	cmp	r3, r1, lsr #1
   18538:	204330a1 	subcs	r3, r3, r1, lsr #1
   1853c:	218000ac 	orrcs	r0, r0, ip, lsr #1
   18540:	e1530121 	cmp	r3, r1, lsr #2
   18544:	20433121 	subcs	r3, r3, r1, lsr #2
   18548:	2180012c 	orrcs	r0, r0, ip, lsr #2
   1854c:	e15301a1 	cmp	r3, r1, lsr #3
   18550:	204331a1 	subcs	r3, r3, r1, lsr #3
   18554:	218001ac 	orrcs	r0, r0, ip, lsr #3
   18558:	e1b03203 	movs	r3, r3, lsl #4
   1855c:	11b0c22c 	movnes	ip, ip, lsr #4
   18560:	1afffff0 	bne	18528 <__aeabi_fdiv+0x4c>
   18564:	e35200fd 	cmp	r2, #253	; 0xfd
   18568:	8affff9d 	bhi	183e4 <__aeabi_fmul+0xa0>
   1856c:	e1530001 	cmp	r3, r1
   18570:	e0a00b82 	adc	r0, r0, r2, lsl #23
   18574:	03c00001 	biceq	r0, r0, #1	; 0x1
   18578:	e12fff1e 	bx	lr
   1857c:	e20cc102 	and	ip, ip, #-2147483648	; 0x80000000
   18580:	e18c04a0 	orr	r0, ip, r0, lsr #9
   18584:	e292207f 	adds	r2, r2, #127	; 0x7f
   18588:	c27230ff 	rsbgts	r3, r2, #255	; 0xff
   1858c:	c1800b82 	orrgt	r0, r0, r2, lsl #23
   18590:	c12fff1e 	bxgt	lr
   18594:	e3800502 	orr	r0, r0, #8388608	; 0x800000
   18598:	e3a03000 	mov	r3, #0	; 0x0
   1859c:	e2522001 	subs	r2, r2, #1	; 0x1
   185a0:	eaffff8f 	b	183e4 <__aeabi_fmul+0xa0>
   185a4:	e3320000 	teq	r2, #0	; 0x0
   185a8:	e200c102 	and	ip, r0, #-2147483648	; 0x80000000
   185ac:	01a00080 	moveq	r0, r0, lsl #1
   185b0:	03100502 	tsteq	r0, #8388608	; 0x800000
   185b4:	02422001 	subeq	r2, r2, #1	; 0x1
   185b8:	0afffffb 	beq	185ac <__aeabi_fdiv+0xd0>
   185bc:	e180000c 	orr	r0, r0, ip
   185c0:	e3330000 	teq	r3, #0	; 0x0
   185c4:	e201c102 	and	ip, r1, #-2147483648	; 0x80000000
   185c8:	01a01081 	moveq	r1, r1, lsl #1
   185cc:	03110502 	tsteq	r1, #8388608	; 0x800000
   185d0:	02433001 	subeq	r3, r3, #1	; 0x1
   185d4:	0afffffb 	beq	185c8 <__aeabi_fdiv+0xec>
   185d8:	e181100c 	orr	r1, r1, ip
   185dc:	eaffffc4 	b	184f4 <__aeabi_fdiv+0x18>
   185e0:	e00c3ba1 	and	r3, ip, r1, lsr #23
   185e4:	e132000c 	teq	r2, ip
   185e8:	1a000005 	bne	18604 <__aeabi_fdiv+0x128>
   185ec:	e1b02480 	movs	r2, r0, lsl #9
   185f0:	1affffb6 	bne	184d0 <__aeabi_fmul+0x18c>
   185f4:	e133000c 	teq	r3, ip
   185f8:	1affffaf 	bne	184bc <__aeabi_fmul+0x178>
   185fc:	e1a00001 	mov	r0, r1
   18600:	eaffffb2 	b	184d0 <__aeabi_fmul+0x18c>
   18604:	e133000c 	teq	r3, ip
   18608:	1a000003 	bne	1861c <__aeabi_fdiv+0x140>
   1860c:	e1b03481 	movs	r3, r1, lsl #9
   18610:	0affff97 	beq	18474 <__aeabi_fmul+0x130>
   18614:	e1a00001 	mov	r0, r1
   18618:	eaffffac 	b	184d0 <__aeabi_fmul+0x18c>
   1861c:	e3d0c102 	bics	ip, r0, #-2147483648	; 0x80000000
   18620:	13d1c102 	bicnes	ip, r1, #-2147483648	; 0x80000000
   18624:	1affffde 	bne	185a4 <__aeabi_fdiv+0xc8>
   18628:	e3d02102 	bics	r2, r0, #-2147483648	; 0x80000000
   1862c:	1affffa2 	bne	184bc <__aeabi_fmul+0x178>
   18630:	e3d13102 	bics	r3, r1, #-2147483648	; 0x80000000
   18634:	1affff8e 	bne	18474 <__aeabi_fmul+0x130>
   18638:	eaffffa4 	b	184d0 <__aeabi_fmul+0x18c>

0001863c <__gesf2>:
   1863c:	e3e0c000 	mvn	ip, #0	; 0x0
   18640:	ea000002 	b	18650 <__cmpsf2+0x4>

00018644 <__lesf2>:
   18644:	e3a0c001 	mov	ip, #1	; 0x1
   18648:	ea000000 	b	18650 <__cmpsf2+0x4>

0001864c <__cmpsf2>:
   1864c:	e3a0c001 	mov	ip, #1	; 0x1
   18650:	e50dc004 	str	ip, [sp, #-4]
   18654:	e1a02080 	mov	r2, r0, lsl #1
   18658:	e1a03081 	mov	r3, r1, lsl #1
   1865c:	e1f0cc42 	mvns	ip, r2, asr #24
   18660:	11f0cc43 	mvnnes	ip, r3, asr #24
   18664:	0a000006 	beq	18684 <__cmpsf2+0x38>
   18668:	e192c0a3 	orrs	ip, r2, r3, lsr #1
   1866c:	11300001 	teqne	r0, r1
   18670:	50520003 	subpls	r0, r2, r3
   18674:	81a00fc1 	movhi	r0, r1, asr #31
   18678:	31e00fc1 	mvncc	r0, r1, asr #31
   1867c:	13800001 	orrne	r0, r0, #1	; 0x1
   18680:	e12fff1e 	bx	lr
   18684:	e1f0cc42 	mvns	ip, r2, asr #24
   18688:	1a000001 	bne	18694 <__cmpsf2+0x48>
   1868c:	e1b0c480 	movs	ip, r0, lsl #9
   18690:	1a000003 	bne	186a4 <__cmpsf2+0x58>
   18694:	e1f0cc43 	mvns	ip, r3, asr #24
   18698:	1afffff2 	bne	18668 <__cmpsf2+0x1c>
   1869c:	e1b0c481 	movs	ip, r1, lsl #9
   186a0:	0afffff0 	beq	18668 <__cmpsf2+0x1c>
   186a4:	e51d0004 	ldr	r0, [sp, #-4]
   186a8:	e12fff1e 	bx	lr

000186ac <__aeabi_cfrcmple>:
   186ac:	e1a0c000 	mov	ip, r0
   186b0:	e1a00001 	mov	r0, r1
   186b4:	e1a0100c 	mov	r1, ip
   186b8:	eaffffff 	b	186bc <__aeabi_cfcmpeq>

000186bc <__aeabi_cfcmpeq>:
   186bc:	e92d400f 	stmdb	sp!, {r0, r1, r2, r3, lr}
   186c0:	ebffffe1 	bl	1864c <__cmpsf2>
   186c4:	e3500000 	cmp	r0, #0	; 0x0
   186c8:	43700000 	cmnmi	r0, #0	; 0x0
   186cc:	e8bd400f 	ldmia	sp!, {r0, r1, r2, r3, lr}
   186d0:	e12fff1e 	bx	lr

000186d4 <__aeabi_fcmpeq>:
   186d4:	e52de008 	str	lr, [sp, #-8]!
   186d8:	ebfffff7 	bl	186bc <__aeabi_cfcmpeq>
   186dc:	03a00001 	moveq	r0, #1	; 0x1
   186e0:	13a00000 	movne	r0, #0	; 0x0
   186e4:	e49de008 	ldr	lr, [sp], #8
   186e8:	e12fff1e 	bx	lr

000186ec <__aeabi_fcmplt>:
   186ec:	e52de008 	str	lr, [sp, #-8]!
   186f0:	ebfffff1 	bl	186bc <__aeabi_cfcmpeq>
   186f4:	33a00001 	movcc	r0, #1	; 0x1
   186f8:	23a00000 	movcs	r0, #0	; 0x0
   186fc:	e49de008 	ldr	lr, [sp], #8
   18700:	e12fff1e 	bx	lr

00018704 <__aeabi_fcmple>:
   18704:	e52de008 	str	lr, [sp, #-8]!
   18708:	ebffffeb 	bl	186bc <__aeabi_cfcmpeq>
   1870c:	93a00001 	movls	r0, #1	; 0x1
   18710:	83a00000 	movhi	r0, #0	; 0x0
   18714:	e49de008 	ldr	lr, [sp], #8
   18718:	e12fff1e 	bx	lr

0001871c <__aeabi_fcmpge>:
   1871c:	e52de008 	str	lr, [sp, #-8]!
   18720:	ebffffe1 	bl	186ac <__aeabi_cfrcmple>
   18724:	93a00001 	movls	r0, #1	; 0x1
   18728:	83a00000 	movhi	r0, #0	; 0x0
   1872c:	e49de008 	ldr	lr, [sp], #8
   18730:	e12fff1e 	bx	lr

00018734 <__aeabi_fcmpgt>:
   18734:	e52de008 	str	lr, [sp, #-8]!
   18738:	ebffffdb 	bl	186ac <__aeabi_cfrcmple>
   1873c:	33a00001 	movcc	r0, #1	; 0x1
   18740:	23a00000 	movcs	r0, #0	; 0x0
   18744:	e49de008 	ldr	lr, [sp], #8
   18748:	e12fff1e 	bx	lr

0001874c <__aeabi_f2iz>:
   1874c:	e1a02080 	mov	r2, r0, lsl #1
   18750:	e352047f 	cmp	r2, #2130706432	; 0x7f000000
   18754:	3a000008 	bcc	1877c <__aeabi_f2iz+0x30>
   18758:	e3a0309e 	mov	r3, #158	; 0x9e
   1875c:	e0532c22 	subs	r2, r3, r2, lsr #24
   18760:	9a000007 	bls	18784 <__aeabi_f2iz+0x38>
   18764:	e1a03400 	mov	r3, r0, lsl #8
   18768:	e3833102 	orr	r3, r3, #-2147483648	; 0x80000000
   1876c:	e3100102 	tst	r0, #-2147483648	; 0x80000000
   18770:	e1a00233 	mov	r0, r3, lsr r2
   18774:	12600000 	rsbne	r0, r0, #0	; 0x0
   18778:	e12fff1e 	bx	lr
   1877c:	e3a00000 	mov	r0, #0	; 0x0
   18780:	e12fff1e 	bx	lr
   18784:	e3720061 	cmn	r2, #97	; 0x61
   18788:	1a000001 	bne	18794 <__aeabi_f2iz+0x48>
   1878c:	e1b02480 	movs	r2, r0, lsl #9
   18790:	1a000002 	bne	187a0 <__aeabi_f2iz+0x54>
   18794:	e2100102 	ands	r0, r0, #-2147483648	; 0x80000000
   18798:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
   1879c:	e12fff1e 	bx	lr
   187a0:	e3a00000 	mov	r0, #0	; 0x0
   187a4:	e12fff1e 	bx	lr

000187a8 <__errno>:
   187a8:	4b01      	ldr	r3, [pc, #4]	(187b0 <.text+0x187b0>)
   187aa:	6818      	ldr	r0, [r3, #0]
   187ac:	4770      	bx	lr
   187ae:	0000      	lsls	r0, r0, #0
   187b0:	0030      	lsls	r0, r6, #0
   187b2:	4000      	ands	r0, r0

000187b4 <__memcpy_from_arm>:
   187b4:	e59fc000 	ldr	ip, [pc, #0]	; 187bc <__memcpy_from_arm+0x8>
   187b8:	e12fff1c 	bx	ip
   187bc:	0000c419 	andeq	ip, r0, r9, lsl r4

000187c0 <____divsi3_from_arm>:
   187c0:	e59fc000 	ldr	ip, [pc, #0]	; 187c8 <____divsi3_from_arm+0x8>
   187c4:	e12fff1c 	bx	ip
   187c8:	000106e1 	andeq	r0, r1, r1, ror #13

000187cc <__cos_from_arm>:
   187cc:	e59fc000 	ldr	ip, [pc, #0]	; 187d4 <__cos_from_arm+0x8>
   187d0:	e12fff1c 	bx	ip
   187d4:	00016469 	andeq	r6, r1, r9, ror #8

000187d8 <__sprintf_from_arm>:
   187d8:	e59fc000 	ldr	ip, [pc, #0]	; 187e0 <__sprintf_from_arm+0x8>
   187dc:	e12fff1c 	bx	ip
   187e0:	0000c439 	andeq	ip, r0, r9, lsr r4

000187e4 <____udivsi3_from_arm>:
   187e4:	e59fc000 	ldr	ip, [pc, #0]	; 187ec <____udivsi3_from_arm+0x8>
   187e8:	e12fff1c 	bx	ip
   187ec:	00010655 	andeq	r0, r1, r5, asr r6

000187f0 <__strlen_from_arm>:
   187f0:	e59fc000 	ldr	ip, [pc, #0]	; 187f8 <__strlen_from_arm+0x8>
   187f4:	e12fff1c 	bx	ip
   187f8:	0000c4cd 	andeq	ip, r0, sp, asr #9

000187fc <__strcpy_from_arm>:
   187fc:	e59fc000 	ldr	ip, [pc, #0]	; 18804 <__strcpy_from_arm+0x8>
   18800:	e12fff1c 	bx	ip
   18804:	0000c4bd 	streqh	ip, [r0], -sp

00018808 <__sqrt_from_arm>:
   18808:	e59fc000 	ldr	ip, [pc, #0]	; 18810 <__sqrt_from_arm+0x8>
   1880c:	e12fff1c 	bx	ip
   18810:	0001667d 	andeq	r6, r1, sp, ror r6

00018814 <__sin_from_arm>:
   18814:	e59fc000 	ldr	ip, [pc, #0]	; 1881c <__sin_from_arm+0x8>
   18818:	e12fff1c 	bx	ip
   1881c:	00016511 	andeq	r6, r1, r1, lsl r5

00018820 <__atan2_from_arm>:
   18820:	e59fc000 	ldr	ip, [pc, #0]	; 18828 <__atan2_from_arm+0x8>
   18824:	e12fff1c 	bx	ip
   18828:	000165bd 	streqh	r6, [r1], -sp

0001882c <____ltdf2_from_thumb>:
   1882c:	4778      	bx	pc
   1882e:	46c0      	nop			(mov r8, r8)

00018830 <____ltdf2_change_to_arm>:
   18830:	eaffe271 	b	111fc <__ledf2>

00018834 <____nedf2_from_thumb>:
   18834:	4778      	bx	pc
   18836:	46c0      	nop			(mov r8, r8)

00018838 <____nedf2_change_to_arm>:
   18838:	eaffe271 	b	11204 <__cmpdf2>

0001883c <____eqdf2_from_thumb>:
   1883c:	4778      	bx	pc
   1883e:	46c0      	nop			(mov r8, r8)

00018840 <____eqdf2_change_to_arm>:
   18840:	eaffe26f 	b	11204 <__cmpdf2>

00018844 <____floatsidf_from_thumb>:
   18844:	4778      	bx	pc
   18846:	46c0      	nop			(mov r8, r8)

00018848 <____floatsidf_change_to_arm>:
   18848:	eaffe107 	b	10c6c <__aeabi_i2d>

0001884c <____adddf3_from_thumb>:
   1884c:	4778      	bx	pc
   1884e:	46c0      	nop			(mov r8, r8)

00018850 <____adddf3_change_to_arm>:
   18850:	eaffe037 	b	10934 <__adddf3>

00018854 <____subdf3_from_thumb>:
   18854:	4778      	bx	pc
   18856:	46c0      	nop			(mov r8, r8)

00018858 <____subdf3_change_to_arm>:
   18858:	eaffe034 	b	10930 <__aeabi_dsub>

0001885c <____muldf3_from_thumb>:
   1885c:	4778      	bx	pc
   1885e:	46c0      	nop			(mov r8, r8)

00018860 <____muldf3_change_to_arm>:
   18860:	eaffe13c 	b	10d58 <__aeabi_dmul>

00018864 <____fixdfsi_from_thumb>:
   18864:	4778      	bx	pc
   18866:	46c0      	nop			(mov r8, r8)

00018868 <____fixdfsi_change_to_arm>:
   18868:	eaffe2b1 	b	11334 <__aeabi_d2iz>

0001886c <____divdf3_from_thumb>:
   1886c:	4778      	bx	pc
   1886e:	46c0      	nop			(mov r8, r8)

00018870 <____divdf3_change_to_arm>:
   18870:	eaffe1dc 	b	10fe8 <__aeabi_ddiv>

00018874 <____gtdf2_from_thumb>:
   18874:	4778      	bx	pc
   18876:	46c0      	nop			(mov r8, r8)

00018878 <____gtdf2_change_to_arm>:
   18878:	eaffe25d 	b	111f4 <__gedf2>

0001887c <____gedf2_from_thumb>:
   1887c:	4778      	bx	pc
   1887e:	46c0      	nop			(mov r8, r8)

00018880 <____gedf2_change_to_arm>:
   18880:	eaffe25b 	b	111f4 <__gedf2>

00018884 <___sbrk_r_from_thumb>:
   18884:	4778      	bx	pc
   18886:	46c0      	nop			(mov r8, r8)

00018888 <___sbrk_r_change_to_arm>:
   18888:	eaffbe0b 	b	80bc <_sbrk_r>

0001888c <___fstat_r_from_thumb>:
   1888c:	4778      	bx	pc
   1888e:	46c0      	nop			(mov r8, r8)

00018890 <___fstat_r_change_to_arm>:
   18890:	eaffbdf0 	b	8058 <_fstat_r>

00018894 <__isatty_from_thumb>:
   18894:	4778      	bx	pc
   18896:	46c0      	nop			(mov r8, r8)

00018898 <__isatty_change_to_arm>:
   18898:	eaffbdfd 	b	8094 <isatty>

0001889c <___close_r_from_thumb>:
   1889c:	4778      	bx	pc
   1889e:	46c0      	nop			(mov r8, r8)

000188a0 <___close_r_change_to_arm>:
   188a0:	eaffbdd4 	b	7ff8 <_close_r>

000188a4 <___lseek_r_from_thumb>:
   188a4:	4778      	bx	pc
   188a6:	46c0      	nop			(mov r8, r8)

000188a8 <___lseek_r_change_to_arm>:
   188a8:	eaffbddd 	b	8024 <_lseek_r>

000188ac <___write_r_from_thumb>:
   188ac:	4778      	bx	pc
   188ae:	46c0      	nop			(mov r8, r8)

000188b0 <___write_r_change_to_arm>:
   188b0:	eaffbda9 	b	7f5c <_write_r>

000188b4 <___read_r_from_thumb>:
   188b4:	4778      	bx	pc
   188b6:	46c0      	nop			(mov r8, r8)

000188b8 <___read_r_change_to_arm>:
   188b8:	eaffbd6f 	b	7e7c <_read_r>

000188bc <C.81.2813>:
   188bc:	21212321                                         !#!

000188bf <C.30.2276>:
   188bf:	4a212321                                         !#!

000188c2 <C.0.1386>:
   188c2:	466e614a 614d6265 72704172 4a79614d     JanFebMarAprMayJ
   188d2:	754a6e75 6775416c 4f706553 6f4e7463     unJulAugSepOctNo
   188e2:	7a654476 312d0000                                vDez..

000188e8 <cvCharUnit0x0205.2208>:
   188e8:	3030312d 2e2e3030 3030312b 3d203030     -10000..+10000 =
   188f8:	67312d20 312b2e2e 00000067               -1g..+1g...

00018904 <cvCharDesc0x0205.2207>:
   18904:	2d636341 736e6573 6f20726f 75707475     Acc-sensor outpu
   18914:	6e692074 202c7a20 79646f62 61726620     t in z, body fra
   18924:	6320656d 64726f6f 74616e69 79732065     me coordinate sy
   18934:	6d657473 00000000                       stem....

0001893c <cvCharName0x0205.2206>:
   1893c:	5f636361 0000007a                       acc_z...

00018944 <cvCharUnit0x0204.2205>:
   18944:	3030312d 2e2e3030 3030312b 3d203030     -10000..+10000 =
   18954:	67312d20 312b2e2e 00000067               -1g..+1g...

00018960 <cvCharDesc0x0204.2204>:
   18960:	2d636341 736e6573 6f20726f 75707475     Acc-sensor outpu
   18970:	6e692074 202c7920 79646f62 61726620     t in y, body fra
   18980:	6320656d 64726f6f 74616e69 79732065     me coordinate sy
   18990:	6d657473 00000000                       stem....

00018998 <cvCharName0x0204.2203>:
   18998:	5f636361 00000079                       acc_y...

000189a0 <cvCharUnit0x0203.2202>:
   189a0:	3030312d 2e2e3030 3030312b 3d203030     -10000..+10000 =
   189b0:	67312d20 312b2e2e 00000067               -1g..+1g...

000189bc <cvCharDesc0x0203.2201>:
   189bc:	2d636341 736e6573 6f20726f 75707475     Acc-sensor outpu
   189cc:	6e692074 202c7820 79646f62 61726620     t in x, body fra
   189dc:	6320656d 64726f6f 74616e69 79732065     me coordinate sy
   189ec:	6d657473 00000000                       stem....

000189f4 <cvCharName0x0203.2200>:
   189f4:	5f636361 00000078                       acc_x...

000189fc <cvCharUnit0x0202.2199>:
   189fc:	31302e30 64203435 65726765 2c732f65     0.0154 degree/s,
   18a0c:	61696220 72662073 00006565               bias free..

00018a18 <cvCharDesc0x0202.2198>:
   18a18:	20776159 6c676e61 65762065 69636f6c     Yaw angle veloci
   18a28:	00007974                                ty..

00018a2c <cvCharName0x0202.2197>:
   18a2c:	76676e61 795f6c65 00007761              angvel_yaw..

00018a38 <cvCharUnit0x0201.2196>:
   18a38:	31302e30 64203435 65726765 2c732f65     0.0154 degree/s,
   18a48:	61696220 72662073 00006565               bias free..

00018a54 <cvCharDesc0x0201.2195>:
   18a54:	6c6c6f52 676e6120 7620656c 636f6c65     Roll angle veloc
   18a64:	00797469                                ity.

00018a68 <cvCharName0x0201.2194>:
   18a68:	76676e61 725f6c65 006c6c6f              angvel_roll.

00018a74 <cvCharUnit0x0200.2192>:
   18a74:	31302e30 64203435 65726765 2c732f65     0.0154 degree/s,
   18a84:	61696220 72662073 00006565               bias free..

00018a90 <cvCharDesc0x0200.2191>:
   18a90:	63746950 6e612068 20656c67 6f6c6576     Pitch angle velo
   18aa0:	79746963 00000000                       city....

00018aa8 <cvCharName0x0200.2190>:
   18aa8:	76676e61 705f6c65 68637469 00000000     angvel_pitch....
   18ab8:	0000c6c4 0000ce8a 0000ce8a 0000c6d4     ................
   18ac8:	0000ce8a 0000ce8a 0000ce8a 0000ce8a     ................
   18ad8:	0000ce8a 0000ce8a 0000c6d8 0000c6f2     ................
   18ae8:	0000ce8a 0000c6e8 0000c6fc 0000ce8a     ................
   18af8:	0000c74c 0000c756 0000c756 0000c756     L...V...V...V...
   18b08:	0000c756 0000c756 0000c756 0000c756     V...V...V...V...
   18b18:	0000c756 0000c756 0000ce8a 0000ce8a     V...V...........
   18b28:	0000ce8a 0000ce8a 0000ce8a 0000ce8a     ................
   18b38:	0000ce8a 0000ce8a 0000ce8a 0000c7a8     ................
   18b48:	0000c7f8 0000c836 0000c836 0000c836     ....6...6...6...
   18b58:	0000ce8a 0000ce8a 0000ce8a 0000ce8a     ................
   18b68:	0000c77c 0000ce8a 0000ce8a 0000cb96     |...............
   18b78:	0000ce8a 0000ce8a 0000ce8a 0000cc10     ................
   18b88:	0000ce8a 0000cd44 0000ce8a 0000ce8a     ....D...........
   18b98:	0000cd74 0000ce8a 0000ce8a 0000ce8a     t...............
   18ba8:	0000ce8a 0000ce8a 0000ce8a 0000ce8a     ................
   18bb8:	0000ce8a 0000ce8a 0000ce8a 0000c7a8     ................
   18bc8:	0000c800 0000c836 0000c836 0000c836     ....6...6...6...
   18bd8:	0000c780 0000c800 0000ce8a 0000ce8a     ................
   18be8:	0000c784 0000ce8a 0000cb66 0000cb9e     ........f.......
   18bf8:	0000cbf8 0000c79e 0000ce8a 0000cc10     ................
   18c08:	0000ce8a 0000cd4c 0000ce8a 0000ce8a     ....L...........
   18c18:	0000c6be                                ....

00018c1c <zeroes.3063>:
   18c1c:	30303030 30303030 30303030 30303030     0000000000000000

00018c2c <blanks.3062>:
   18c2c:	20202020 20202020 20202020 20202020                     
   18c3c:	0000e126 0000e126 0000e13a 0000e158     &...&...:...X...
   18c4c:	0000e11a 0000e114                       ........

00018c54 <_global_impure_ptr>:
   18c54:	40000034                                4..@

00018c58 <lconv>:
   18c58:	00019314 00019114 00019114 00019114     ................
   18c68:	00019114 00019114 00019114 00019114     ................
   18c78:	00019114 00019114 ffffffff ffffffff     ................

00018c88 <charset>:
   18c88:	00019354                                T...

00018c8c <__mprec_tens>:
   18c8c:	3ff00000 00000000 40240000 00000000     ...?......$@....
   18c9c:	40590000 00000000 408f4000 00000000     ..Y@.....@.@....
   18cac:	40c38800 00000000 40f86a00 00000000     ...@.....j.@....
   18cbc:	412e8480 00000000 416312d0 00000000     ...A......cA....
   18ccc:	4197d784 00000000 41cdcd65 00000000     ...A....e..A....
   18cdc:	4202a05f 20000000 42374876 e8000000     _..B... vH7B....
   18cec:	426d1a94 a2000000 42a2309c e5400000     ..mB.....0.B..@.
   18cfc:	42d6bcc4 1e900000 430c6bf5 26340000     ...B.....k.C..4&
   18d0c:	4341c379 37e08000 43763457 85d8a000     y.AC...7W4vC....
   18d1c:	43abc16d 674ec800 43e158e4 60913d00     m..C..Ng.X.C.=.`
   18d2c:	4415af1d 78b58c40 444b1ae4 d6e2ef50     ...D@..x..KDP...
   18d3c:	4480f0cf 064dd592 44b52d02 c7e14af6     ...D..M..-.D.J..
   18d4c:	44ea7843 79d99db4                       Cx.D...y

00018d54 <__mprec_bigtens>:
   18d54:	4341c379 37e08000 4693b8b5 b5056e17     y.AC...7...F.n..
   18d64:	4d384f03 e93ff9f5 5a827748 f9301d32     .O8M..?.Hw.Z2.0.
   18d74:	75154fdd 7f73bf3c                       .O.u<.s.

00018d7c <__mprec_tinytens>:
   18d7c:	3c9cd2b2 97d889bc 3949f623 d5a8a733     ...<....#.I93...
   18d8c:	32a50ffd 44f4a73d 255bba08 cf8c979d     ...2=..D..[%....
   18d9c:	0ac80628 64ac6f43                       (...Co.d

00018da4 <p05.2298>:
   18da4:	00000005 00000019 0000007d 16130800     ........}.......
   18db4:	08002324 001a1613 e1002580 16130800     $#.......%......
   18dc4:	08002324 001a1613 03ffff00 03000000     $#..............
   18dd4:	0a0a0302 00010100 0005f800 01000000     ................
   18de4:	00000001 00007864 00000000 ff000000     ....dx..........
   18df4:	000206ff 10000000 0a000027 fa00fa00     ........'.......
   18e04:	2c006400 00000001 00000000 00000000     .d.,............
   18e14:	05000000 04000000 50020a03 0f0000c3     ...........P....
   18e24:	003c0a0a fa000001 6400fa00 00012c00     ..<........d.,..
	...
   18e3c:	01000000 03010102 01060101 01011201     ................
   18e4c:	090a0230 05010a05 c8011002 00000100     0...............
   18e5c:	00120100 0008c000 00e10000 01000100     ................
   18e6c:	00000000 00000100 0008d000 00e10000     ................
   18e7c:	01000100 00000000 01000000 00000000     ................
   18e8c:	00000b00 00000000                       ........

00018e94 <npio2_hw>:
   18e94:	3ff921fb 400921fb 4012d97c 401921fb     .!.?.!.@|..@.!.@
   18ea4:	401f6a7a 4022d97c 4025fdbb 402921fb     zj.@|."@..%@.!)@
   18eb4:	402c463a 402f6a7a 4031475c 4032d97c     :F,@zj/@\G1@|.2@
   18ec4:	40346b9c 4035fdbb 40378fdb 403921fb     .k4@..5@..7@.!9@
   18ed4:	403ab41b 403c463a 403dd85a 403f6a7a     ..:@:F<@Z.=@zj?@
   18ee4:	40407e4c 4041475c 4042106c 4042d97c     L~@@\GA@l.B@|.B@
   18ef4:	4043a28c 40446b9c 404534ac 4045fdbb     ..C@.kD@.4E@..E@
   18f04:	4046c6cb 40478fdb 404858eb 404921fb     ..F@..G@.XH@.!I@

00018f14 <two_over_pi>:
   18f14:	00a2f983 006e4e44 001529fc 002757d1     ....DNn..)...W'.
   18f24:	00f534dd 00c0db62 0095993c 00439041     .4..b...<...A.C.
   18f34:	00fe5163 00abdebb 00c561b7 00246e3a     cQ.......a..:n$.
   18f44:	00424dd2 00e00649 002eea09 00d1921c     .MB.I...........
   18f54:	00fe1deb 001cb129 00a73ee8 008235f5     ....)....>...5..
   18f64:	002ebb44 0084e99c 007026b4 005f7e41     D........&p.A~_.
   18f74:	003991d6 00398353 0039f49c 00845f8b     ..9.S.9...9.._..
   18f84:	00bdf928 003b1ff8 0097ffde 0005980f     (.....;.........
   18f94:	00ef2f11 008b5a0a 006d1f6d 00367ecf     ./...Z..m.m..~6.
   18fa4:	0027cb09 00b74f46 003f669e 005fea2d     ..'.FO...f?.-._.
   18fb4:	007527ba 00c7ebe5 00f17b3d 000739f7     .'u.....={...9..
   18fc4:	008a5292 00ea6bfb 005fb11f 008d5d08     .R...k...._..]..
   18fd4:	00560330 0046fc7b 006babf0 00cfbc20     0.V.{.F...k. ...
   18fe4:	009af436 001da9e3 0091615e 00e61b08     6.......^a......
   18ff4:	00659985 005f14a0 0068408d 00ffd880     ..e..._..@h.....
   19004:	004d7327 00310606 001556ca 0073a8c9     'sM...1..V....s.
   19014:	0060e27b 00c08c6b                       {.`.k...

0001901c <init_jk>:
   1901c:	00000002 00000003 00000004 00000006     ................

0001902c <PIo2>:
   1902c:	3ff921fb 40000000 3e74442d 00000000     .!.?...@-Dt>....
   1903c:	3cf84698 80000000 3b78cc51 60000000     .F.<....Q.x;...`
   1904c:	39f01b83 80000000 387a2520 40000000     ...9.... %z8...@
   1905c:	36e38222 80000000 3569f31d 00000000     "..6......i5....

0001906c <atanhi>:
   1906c:	3fddac67 0561bb4f 3fe921fb 54442d18     g..?O.a..!.?.-DT
   1907c:	3fef730b d281f69b 3ff921fb 54442d18     .s.?.....!.?.-DT

0001908c <atanlo>:
   1908c:	3c7a2b7f 222f65e2 3c81a626 33145c07     .+z<.e/"&..<.\.3
   1909c:	3c700788 7af0cbbd 3c91a626 33145c07     ..p<...z&..<.\.3

000190ac <__fdlib_version>:
   190ac:	00000001 65657053 00000064 00732f6d     ....Speed...m/s.
   190bc:	00535047 00000025 00544142 00000056     GPS.%...BAT.V...
   190cc:	20555043 656d6954 00000000 00007375     CPU Time....us..
   190dc:	0074614c 006e6f4c 5274614c 00006d65     Lat.Lon.LatRem..
   190ec:	526e6f4c 00006d65 61572d3c 696f7079     LonRem..<-Waypoi
   190fc:	5420746e 20747365 656d4520 6e656772     nt Test  Emergen
   1910c:	6f4d7963 3e2d6564 00000000 54637341     cyMode->....AscT
   1911c:	4a206365 54697465 20747365 656d4520     ec JetiTest  Eme
   1912c:	6e656772 6f4d7963 3e2d6564 00000000     rgencyMode->....
   1913c:	72727543 20746e65 6f4d6d45 3e3c6564     Current EmMode<>
   1914c:	65726944 4c207463 69646e61 0000676e     Direct Landing..
   1915c:	72727543 20746e65 6f4d6d45 3e3c6564     Current EmMode<>
   1916c:	74696157 6e614c26 00000064 72727543     Wait&Land...Curr
   1917c:	20746e65 6f4d6d45 3e3c6564 656d6f43     ent EmMode<>Come
   1918c:	6d6f4820 69482065 00006867 72727543      Home High..Curr
   1919c:	20746e65 6f4d6d45 3e3c6564 656d6f43     ent EmMode<>Come
   191ac:	6d6f4820 00002065 6f4d6d45 76206564      Home ..EmMode v
   191bc:	7465533d 3e3c2020 65726944 4c207463     =Set  <>Direct L
   191cc:	69646e61 0000676e 6f4d6d45 76206564     anding..EmMode v
   191dc:	7465533d 3e3c2020 74696157 6e614c26     =Set  <>Wait&Lan
   191ec:	00000064 6f4d6d45 76206564 7465533d     d...EmMode v=Set
   191fc:	3e3c2020 656d6f43 6d6f4820 20202065       <>Come Home   
   1920c:	00002020 6f4d6d45 76206564 7465533d       ..EmMode v=Set
   1921c:	3e3c2020 656d6f43 6d6f4820 69482065       <>Come Home Hi
   1922c:	00006867 41205057 202e7463 74533d76     gh..WP Act. v=St
   1923c:	3c20706f 2350573e 69322520 73694420     op <>WP# %2i Dis
   1924c:	25203a74 006d6932 54637341 53206365     t: %2im.AscTec S
   1925c:	00004b44 54637341 45206365 706d6178     DK..AscTec Examp
   1926c:	2020656c 6f6d3e2d 49206572 736f666e     le  ->more Infos
   1927c:	00000000 63746950 00000068 000000b0     ....Pitch.......
   1928c:	6c6c6f52 00000000 00776159 67696548     Roll....Yaw.Heig
   1929c:	00007468 0000006d 67696c46 6f4d7468     ht..m...FlightMo
   192ac:	00006564 206e614a 32203632 00353130     de..Jan 26 2015.
   192bc:	33323130 37363534 62613938 66656463     0123456789abcdef
   192cc:	00000000 00666e69 00464e49 004e414e     ....inf.INF.NAN.
   192dc:	006e616e 33323130 37363534 42413938     nan.0123456789AB
   192ec:	46454443 00000000 20677562 76206e69     CDEF....bug in v
   192fc:	69727066 3a66746e 64616220 73616220     fprintf: bad bas
   1930c:	00000065 00000030 0000002e 6c756e28     e...0.......(nul
   1931c:	0000296c 54552d43 00382d46 4a532d43     l)..C-UTF-8.C-SJ
   1932c:	00005349 55452d43 00504a43 494a2d43     IS..C-EUCJP.C-JI
   1933c:	00000053 69666e49 7974696e 00000000     S...Infinity....
   1934c:	004e614e 00000043 2d4f5349 39353838     NaN.C...ISO-8859
   1935c:	0000312d 6e617461 00000032 74727173     -1..atan2...sqrt
   1936c:	00000000                                ....
