<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p97" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_97{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_97{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_97{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_97{left:70px;bottom:219px;letter-spacing:0.15px;}
#t5_97{left:151px;bottom:219px;letter-spacing:0.2px;word-spacing:-0.02px;}
#t6_97{left:594px;bottom:219px;letter-spacing:0.23px;word-spacing:-0.05px;}
#t7_97{left:70px;bottom:194px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t8_97{left:70px;bottom:177px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t9_97{left:70px;bottom:160px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#ta_97{left:70px;bottom:136px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_97{left:70px;bottom:119px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_97{left:79px;bottom:959px;letter-spacing:-0.14px;}
#td_97{left:94px;bottom:943px;}
#te_97{left:135px;bottom:959px;letter-spacing:-0.15px;}
#tf_97{left:190px;bottom:959px;letter-spacing:-0.15px;}
#tg_97{left:420px;bottom:959px;letter-spacing:-0.15px;}
#th_97{left:513px;bottom:959px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ti_97{left:513px;bottom:938px;letter-spacing:-0.11px;}
#tj_97{left:513px;bottom:921px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tk_97{left:78px;bottom:897px;letter-spacing:-0.16px;}
#tl_97{left:94px;bottom:880px;}
#tm_97{left:135px;bottom:897px;letter-spacing:-0.15px;}
#tn_97{left:190px;bottom:897px;letter-spacing:-0.15px;}
#to_97{left:420px;bottom:897px;letter-spacing:-0.15px;}
#tp_97{left:513px;bottom:897px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_97{left:513px;bottom:875px;letter-spacing:-0.11px;}
#tr_97{left:513px;bottom:859px;letter-spacing:-0.12px;word-spacing:0.02px;}
#ts_97{left:78px;bottom:834px;letter-spacing:-0.16px;}
#tt_97{left:94px;bottom:817px;}
#tu_97{left:135px;bottom:834px;letter-spacing:-0.15px;}
#tv_97{left:190px;bottom:834px;letter-spacing:-0.15px;}
#tw_97{left:420px;bottom:834px;letter-spacing:-0.15px;}
#tx_97{left:513px;bottom:834px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ty_97{left:513px;bottom:813px;letter-spacing:-0.11px;}
#tz_97{left:513px;bottom:796px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t10_97{left:78px;bottom:771px;letter-spacing:-0.16px;}
#t11_97{left:94px;bottom:755px;}
#t12_97{left:135px;bottom:771px;letter-spacing:-0.15px;}
#t13_97{left:190px;bottom:771px;letter-spacing:-0.15px;}
#t14_97{left:420px;bottom:771px;letter-spacing:-0.15px;}
#t15_97{left:513px;bottom:771px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t16_97{left:513px;bottom:750px;letter-spacing:-0.11px;}
#t17_97{left:513px;bottom:733px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t18_97{left:78px;bottom:709px;letter-spacing:-0.16px;}
#t19_97{left:94px;bottom:692px;}
#t1a_97{left:135px;bottom:709px;letter-spacing:-0.15px;}
#t1b_97{left:190px;bottom:709px;letter-spacing:-0.15px;}
#t1c_97{left:420px;bottom:709px;letter-spacing:-0.15px;}
#t1d_97{left:513px;bottom:709px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1e_97{left:513px;bottom:687px;letter-spacing:-0.11px;}
#t1f_97{left:513px;bottom:671px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1g_97{left:78px;bottom:646px;letter-spacing:-0.16px;}
#t1h_97{left:94px;bottom:629px;}
#t1i_97{left:135px;bottom:646px;letter-spacing:-0.16px;}
#t1j_97{left:190px;bottom:646px;letter-spacing:-0.15px;}
#t1k_97{left:420px;bottom:646px;letter-spacing:-0.15px;}
#t1l_97{left:513px;bottom:646px;letter-spacing:-0.12px;}
#t1m_97{left:513px;bottom:625px;letter-spacing:-0.11px;}
#t1n_97{left:513px;bottom:608px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1o_97{left:76px;bottom:584px;letter-spacing:-0.14px;}
#t1p_97{left:76px;bottom:567px;letter-spacing:-0.15px;}
#t1q_97{left:190px;bottom:584px;letter-spacing:-0.13px;}
#t1r_97{left:420px;bottom:584px;letter-spacing:-0.15px;}
#t1s_97{left:513px;bottom:584px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1t_97{left:513px;bottom:562px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1u_97{left:76px;bottom:538px;letter-spacing:-0.14px;}
#t1v_97{left:76px;bottom:521px;letter-spacing:-0.15px;}
#t1w_97{left:190px;bottom:538px;letter-spacing:-0.14px;}
#t1x_97{left:420px;bottom:538px;letter-spacing:-0.16px;}
#t1y_97{left:513px;bottom:538px;letter-spacing:-0.12px;}
#t1z_97{left:513px;bottom:516px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t20_97{left:76px;bottom:492px;letter-spacing:-0.14px;}
#t21_97{left:76px;bottom:475px;letter-spacing:-0.15px;}
#t22_97{left:190px;bottom:492px;letter-spacing:-0.13px;}
#t23_97{left:420px;bottom:492px;letter-spacing:-0.15px;}
#t24_97{left:513px;bottom:492px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t25_97{left:513px;bottom:470px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t26_97{left:76px;bottom:446px;letter-spacing:-0.14px;}
#t27_97{left:76px;bottom:429px;letter-spacing:-0.15px;}
#t28_97{left:190px;bottom:446px;letter-spacing:-0.15px;}
#t29_97{left:420px;bottom:446px;letter-spacing:-0.13px;}
#t2a_97{left:513px;bottom:446px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2b_97{left:513px;bottom:425px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2c_97{left:76px;bottom:400px;letter-spacing:-0.14px;}
#t2d_97{left:76px;bottom:383px;letter-spacing:-0.15px;}
#t2e_97{left:190px;bottom:400px;letter-spacing:-0.16px;}
#t2f_97{left:420px;bottom:400px;letter-spacing:-0.13px;}
#t2g_97{left:513px;bottom:400px;letter-spacing:-0.12px;}
#t2h_97{left:513px;bottom:379px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2i_97{left:76px;bottom:354px;letter-spacing:-0.14px;}
#t2j_97{left:76px;bottom:338px;letter-spacing:-0.15px;}
#t2k_97{left:190px;bottom:354px;letter-spacing:-0.15px;}
#t2l_97{left:420px;bottom:354px;letter-spacing:-0.13px;}
#t2m_97{left:513px;bottom:354px;letter-spacing:-0.12px;}
#t2n_97{left:513px;bottom:333px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2o_97{left:76px;bottom:309px;letter-spacing:-0.14px;}
#t2p_97{left:76px;bottom:292px;letter-spacing:-0.15px;}
#t2q_97{left:190px;bottom:309px;letter-spacing:-0.15px;}
#t2r_97{left:420px;bottom:309px;letter-spacing:-0.15px;}
#t2s_97{left:513px;bottom:309px;letter-spacing:-0.12px;}
#t2t_97{left:513px;bottom:287px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2u_97{left:191px;bottom:1048px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t2v_97{left:268px;bottom:1048px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t2w_97{left:101px;bottom:1025px;letter-spacing:-0.12px;}
#t2x_97{left:102px;bottom:1008px;letter-spacing:-0.14px;}
#t2y_97{left:218px;bottom:1008px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2z_97{left:436px;bottom:1025px;letter-spacing:-0.15px;}
#t30_97{left:438px;bottom:1008px;letter-spacing:-0.14px;}
#t31_97{left:634px;bottom:1008px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t32_97{left:88px;bottom:984px;letter-spacing:-0.17px;}
#t33_97{left:144px;bottom:984px;letter-spacing:-0.16px;}

.s1_97{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_97{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_97{font-size:21px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s4_97{font-size:14px;font-family:Verdana_156;color:#000;}
.s5_97{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s6_97{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s7_97{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts97" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg97Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg97" style="-webkit-user-select: none;"><object width="935" height="1210" data="97/97.svg" type="image/svg+xml" id="pdf97" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_97" class="t s1_97">Vol. 4 </span><span id="t2_97" class="t s1_97">2-81 </span>
<span id="t3_97" class="t s2_97">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_97" class="t s3_97">2.3 </span><span id="t5_97" class="t s3_97">MSRS IN THE 45 NM AND 32 NM INTEL ATOM® </span><span id="t6_97" class="t s3_97">PROCESSOR FAMILY </span>
<span id="t7_97" class="t s4_97">Table 2-4 lists model-specific registers (MSRs) for 45 nm and 32 nm Intel Atom processors, architectural MSR </span>
<span id="t8_97" class="t s4_97">addresses are also included in Table 2-4. These processors have a CPUID Signature DisplayFamily_DisplayModel </span>
<span id="t9_97" class="t s4_97">value of 06_1CH, 06_26H, 06_27H, 06_35H, or 06_36H; see Table 2-1. </span>
<span id="ta_97" class="t s4_97">The column “Shared/Unique” applies to logical processors sharing the same core in processors based on the Intel </span>
<span id="tb_97" class="t s4_97">Atom microarchitecture. “Unique” means each logical processor has a separate MSR, or a bit field in an MSR </span>
<span id="tc_97" class="t s5_97">107CF </span>
<span id="td_97" class="t s5_97">H </span>
<span id="te_97" class="t s5_97">67535 </span><span id="tf_97" class="t s5_97">MSR_EMON_L3_CTR_CTL3 </span><span id="tg_97" class="t s5_97">Unique </span><span id="th_97" class="t s5_97">GSNPQ Event Control/Counter Register (R/W) </span>
<span id="ti_97" class="t s5_97">Applies to Intel Xeon processor 7400 series (processor </span>
<span id="tj_97" class="t s5_97">signature 06_1D) only. See Section 18.2.2. </span>
<span id="tk_97" class="t s5_97">107D0 </span>
<span id="tl_97" class="t s5_97">H </span>
<span id="tm_97" class="t s5_97">67536 </span><span id="tn_97" class="t s5_97">MSR_EMON_L3_CTR_CTL4 </span><span id="to_97" class="t s5_97">Unique </span><span id="tp_97" class="t s5_97">FSB Event Control/Counter Register (R/W) </span>
<span id="tq_97" class="t s5_97">Applies to Intel Xeon processor 7400 series (processor </span>
<span id="tr_97" class="t s5_97">signature 06_1D) only. See Section 18.2.2. </span>
<span id="ts_97" class="t s5_97">107D1 </span>
<span id="tt_97" class="t s5_97">H </span>
<span id="tu_97" class="t s5_97">67537 </span><span id="tv_97" class="t s5_97">MSR_EMON_L3_CTR_CTL5 </span><span id="tw_97" class="t s5_97">Unique </span><span id="tx_97" class="t s5_97">FSB Event Control/Counter Register (R/W) </span>
<span id="ty_97" class="t s5_97">Applies to Intel Xeon processor 7400 series (processor </span>
<span id="tz_97" class="t s5_97">signature 06_1D) only. See Section 18.2.2. </span>
<span id="t10_97" class="t s5_97">107D2 </span>
<span id="t11_97" class="t s5_97">H </span>
<span id="t12_97" class="t s5_97">67538 </span><span id="t13_97" class="t s5_97">MSR_EMON_L3_CTR_CTL6 </span><span id="t14_97" class="t s5_97">Unique </span><span id="t15_97" class="t s5_97">FSB Event Control/Counter Register (R/W) </span>
<span id="t16_97" class="t s5_97">Applies to Intel Xeon processor 7400 series (processor </span>
<span id="t17_97" class="t s5_97">signature 06_1D) only. See Section 18.2.2. </span>
<span id="t18_97" class="t s5_97">107D3 </span>
<span id="t19_97" class="t s5_97">H </span>
<span id="t1a_97" class="t s5_97">67539 </span><span id="t1b_97" class="t s5_97">MSR_EMON_L3_CTR_CTL7 </span><span id="t1c_97" class="t s5_97">Unique </span><span id="t1d_97" class="t s5_97">FSB Event Control/Counter Register (R/W) </span>
<span id="t1e_97" class="t s5_97">Applies to Intel Xeon processor 7400 series (processor </span>
<span id="t1f_97" class="t s5_97">signature 06_1D) only. See Section 18.2.2. </span>
<span id="t1g_97" class="t s5_97">107D8 </span>
<span id="t1h_97" class="t s5_97">H </span>
<span id="t1i_97" class="t s5_97">67544 </span><span id="t1j_97" class="t s5_97">MSR_EMON_L3_GL_CTL </span><span id="t1k_97" class="t s5_97">Unique </span><span id="t1l_97" class="t s5_97">L3/FSB Common Control Register (R/W) </span>
<span id="t1m_97" class="t s5_97">Applies to Intel Xeon processor 7400 series (processor </span>
<span id="t1n_97" class="t s5_97">signature 06_1D) only. See Section 18.2.2. </span>
<span id="t1o_97" class="t s5_97">C000_ </span>
<span id="t1p_97" class="t s5_97">0080H </span>
<span id="t1q_97" class="t s5_97">IA32_EFER </span><span id="t1r_97" class="t s5_97">Unique </span><span id="t1s_97" class="t s5_97">Extended Feature Enables </span>
<span id="t1t_97" class="t s5_97">See Table 2-2. </span>
<span id="t1u_97" class="t s5_97">C000_ </span>
<span id="t1v_97" class="t s5_97">0081H </span>
<span id="t1w_97" class="t s5_97">IA32_STAR </span><span id="t1x_97" class="t s5_97">Unique </span><span id="t1y_97" class="t s5_97">System Call Target Address (R/W) </span>
<span id="t1z_97" class="t s5_97">See Table 2-2. </span>
<span id="t20_97" class="t s5_97">C000_ </span>
<span id="t21_97" class="t s5_97">0082H </span>
<span id="t22_97" class="t s5_97">IA32_LSTAR </span><span id="t23_97" class="t s5_97">Unique </span><span id="t24_97" class="t s5_97">IA-32e Mode System Call Target Address (R/W) </span>
<span id="t25_97" class="t s5_97">See Table 2-2. </span>
<span id="t26_97" class="t s5_97">C000_ </span>
<span id="t27_97" class="t s5_97">0084H </span>
<span id="t28_97" class="t s5_97">IA32_FMASK </span><span id="t29_97" class="t s5_97">Unique </span><span id="t2a_97" class="t s5_97">System Call Flag Mask (R/W) </span>
<span id="t2b_97" class="t s5_97">See Table 2-2. </span>
<span id="t2c_97" class="t s5_97">C000_ </span>
<span id="t2d_97" class="t s5_97">0100H </span>
<span id="t2e_97" class="t s5_97">IA32_FS_BASE </span><span id="t2f_97" class="t s5_97">Unique </span><span id="t2g_97" class="t s5_97">Map of BASE Address of FS (R/W) </span>
<span id="t2h_97" class="t s5_97">See Table 2-2. </span>
<span id="t2i_97" class="t s5_97">C000_ </span>
<span id="t2j_97" class="t s5_97">0101H </span>
<span id="t2k_97" class="t s5_97">IA32_GS_BASE </span><span id="t2l_97" class="t s5_97">Unique </span><span id="t2m_97" class="t s5_97">Map of BASE Address of GS (R/W) </span>
<span id="t2n_97" class="t s5_97">See Table 2-2. </span>
<span id="t2o_97" class="t s5_97">C000_ </span>
<span id="t2p_97" class="t s5_97">0102H </span>
<span id="t2q_97" class="t s5_97">IA32_KERNEL_GS_BASE </span><span id="t2r_97" class="t s5_97">Unique </span><span id="t2s_97" class="t s5_97">Swap Target of BASE Address of GS (R/W) </span>
<span id="t2t_97" class="t s5_97">See Table 2-2. </span>
<span id="t2u_97" class="t s6_97">Table 2-3. </span><span id="t2v_97" class="t s6_97">MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.) </span>
<span id="t2w_97" class="t s7_97">Register </span>
<span id="t2x_97" class="t s7_97">Address </span><span id="t2y_97" class="t s7_97">Register Name / Bit Fields </span>
<span id="t2z_97" class="t s7_97">Shared/ </span>
<span id="t30_97" class="t s7_97">Unique </span><span id="t31_97" class="t s7_97">Bit Description </span>
<span id="t32_97" class="t s7_97">Hex </span><span id="t33_97" class="t s7_97">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
