{
 "Device" : "GW5AST-138B",
 "Files" : [
  {
   "Path" : "E:/Gowin/Project_Contest/GW138_60B/AD_DA_test/src/AD_DA_test.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Gowin/Project_Contest/GW138_60B/AD_DA_test/src/dds_ii/dds_ii.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Gowin/Project_Contest/GW138_60B/AD_DA_test/src/gowin_pll/gowin_pll_ad.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/Gowin/Project_Contest/GW138_60B/AD_DA_test/src/gowin_pll/gowin_pll_da.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "E:/Gowin/Project_Contest/GW138_60B/AD_DA_test/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}