Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/edsv3/Desktop/DSD/n_bit_synchronous_counter_with_enable/N_bit_synchronous_counter_enable_tb_isim_beh.exe -prj C:/Users/edsv3/Desktop/DSD/n_bit_synchronous_counter_with_enable/N_bit_synchronous_counter_enable_tb_beh.prj work.N_bit_synchronous_counter_enable_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/edsv3/Desktop/DSD/n_bit_synchronous_counter_with_enable/xor_gate.vhd" into library work
Parsing VHDL file "C:/Users/edsv3/Desktop/DSD/n_bit_synchronous_counter_with_enable/and_gate.vhd" into library work
Parsing VHDL file "C:/Users/edsv3/Desktop/DSD/n_bit_synchronous_counter_with_enable/half_adder.vhd" into library work
Parsing VHDL file "C:/Users/edsv3/Desktop/DSD/n_bit_synchronous_counter_with_enable/D_flipflop.vhd" into library work
Parsing VHDL file "C:/Users/edsv3/Desktop/DSD/n_bit_synchronous_counter_with_enable/n_bit_register.vhd" into library work
Parsing VHDL file "C:/Users/edsv3/Desktop/DSD/n_bit_synchronous_counter_with_enable/n_bit_incrementer.vhd" into library work
Parsing VHDL file "C:/Users/edsv3/Desktop/DSD/n_bit_synchronous_counter_with_enable/N_bit_sync_counter_with_enable.vhd" into library work
Parsing VHDL file "C:/Users/edsv3/Desktop/DSD/n_bit_synchronous_counter_with_enable/N_bit_synchronous_counter_enable_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity xor_gate [xor_gate_default]
Compiling architecture and_gate_behavioral of entity and_gate [and_gate_default]
Compiling architecture half_adder_behavioral of entity half_adder [half_adder_default]
Compiling architecture behavioral of entity n_bit_incrementer [\n_bit_incrementer(8)\]
Compiling architecture behavioral of entity D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity n_bit_register [\n_bit_register(8)\]
Compiling architecture behavioral of entity N_bit_sync_counter_with_enable [\N_bit_sync_counter_with_enable(...]
Compiling architecture behavior of entity n_bit_synchronous_counter_enable...
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\N_bit_synchronous_counter_enable_tb_isim_beh.exe.sim\libPortability.dll".
Compiled 19 VHDL Units
Built simulation executable C:/Users/edsv3/Desktop/DSD/n_bit_synchronous_counter_with_enable/N_bit_synchronous_counter_enable_tb_isim_beh.exe
Fuse Memory Usage: 33564 KB
Fuse CPU Usage: 405 ms
