cocci_test_suite() {
	double cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 996 */;
	display_e2e_pipe_params_st *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 993 */;
	struct display_mode_lib *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 992 */;
	struct dcn_watermarks *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 991 */;
	struct wm_range_table_entry *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 990 */;
	int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 989 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 988 */;
	enum dcn20_clk_src_array_id{DCN20_CLK_SRC_PLL0, DCN20_CLK_SRC_PLL1, DCN20_CLK_SRC_TOTAL_DCN21,} cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 866 */;
	struct _vcs_dpi_ip_params_st cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 86 */;
	const struct dc_debug_options cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 852 */;
	const struct dc_plane_cap cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 809 */;
	const struct resource_caps cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 766 */;
	struct dce_i2c_hw cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 755 */;
	struct dce_i2c_hw *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 750 */;
	const struct dce_i2c_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 746 */;
	const struct dce_i2c_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 742 */;
	const struct dce_i2c_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 734 */[];
	struct aux_engine_dce110 cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 717 */;
	struct aux_engine_dce110 *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 716 */;
	struct dce_aux *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 712 */;
	struct dcn20_dpp cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 698 */;
	struct dcn20_dpp *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 697 */;
	struct dpp *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 693 */;
	struct dcn10_ipp cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 681 */;
	struct dcn10_ipp *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 680 */;
	struct input_pixel_processor *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 677 */;
	int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 674 */(struct dc *dc,
										    struct resource_context *res_ctx,
										    display_e2e_pipe_params_st *pipes);
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 672 */(struct pp_smu_funcs **pp_smu);
	const struct dcn10_stream_encoder_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 668 */;
	const struct dcn10_stream_encoder_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 664 */;
	const struct dce110_aux_registers_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 660 */;
	const struct dce110_aux_registers_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 656 */;
	const struct dcn10_stream_enc_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 648 */[];
	const struct dcn2_dpp_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 639 */;
	const struct dcn2_dpp_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 635 */;
	const struct dcn2_dpp_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 628 */[];
	const struct dce110_aux_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 615 */[];
	const struct dcn10_ipp_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 597 */;
	const struct dcn10_ipp_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 593 */;
	const struct dcn10_ipp_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 586 */[];
	const struct dcn20_dsc_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 576 */;
	const struct dcn20_dsc_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 572 */;
	const struct dcn20_dsc_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 563 */[];
	const struct dcn20_vmid_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 553 */;
	const struct dcn20_vmid_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 549 */;
	const struct dcn_vmid_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 530 */[];
	const struct dcn_hubbub_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 520 */;
	const struct dcn_hubbub_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 516 */;
	const struct dcn_hubbub_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 512 */;
	const struct dcn_hubp2_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 508 */;
	const struct dcn_hubp2_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 504 */;
	const struct dcn_hubp2_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 497 */[];
	const struct dcn20_mpc_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 488 */;
	const struct dcn20_mpc_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 484 */;
	const struct dcn20_mpc_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 471 */;
	const struct dcn_optc_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 467 */;
	const struct dcn_optc_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 463 */;
	const struct dcn_optc_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 456 */[];
	const struct dcn20_opp_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 449 */;
	const struct dcn20_opp_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 445 */;
	const struct dcn20_opp_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 436 */[];
	const struct dccg_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 427 */;
	const struct dccg_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 423 */;
	const struct dccg_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 419 */;
	const struct dce_audio_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 415 */;
	const struct dce_audio_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 411 */;
	const struct dce_audio_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 397 */[];
	const struct dcn21_dmcub_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 387 */;
	const struct dcn21_dmcub_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 383 */;
	const struct dcn21_dmcub_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 379 */;
	const struct dce_abm_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 374 */;
	const struct dce_abm_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 370 */;
	const struct dce_abm_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 366 */;
	const struct dce_dmcu_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 362 */;
	const struct dce_dmcu_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 358 */;
	const struct dce_dmcu_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 354 */;
	const struct bios_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 349 */;
	const struct dce110_clk_src_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 345 */;
	const struct dce110_clk_src_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 341 */;
	const struct dce110_clk_src_regs cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 333 */[];
	struct dcn21_resource_pool cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1949 */;
	const struct dc_init_data *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1945 */;
	struct resource_pool *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1944 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1682 */;
	struct irq_service_init_data cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1681 */;
	struct dc_context *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1680 */;
	struct dcn21_resource_pool *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1677 */;
	struct dc *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1676 */;
	uint8_t cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1675 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1674 */;
	struct resource_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1659 */;
	struct resource_context *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1642 */;
	struct dcn21_link_encoder cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1608 */;
	struct dcn21_link_encoder *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1607 */;
	const struct encoder_init_data *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1605 */;
	struct link_encoder *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1604 */;
	struct _vcs_dpi_soc_bounding_box_st cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 159 */;
	enum transmitter cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1580 */;
	const struct dcn10_link_enc_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1575 */;
	const struct dcn10_link_enc_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1571 */;
	const struct dcn10_link_enc_hpd_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1563 */[];
	const struct dcn10_link_enc_aux_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1550 */[];
	const struct dcn10_link_enc_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1537 */[];
	const struct encoder_feature_support cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1518 */;
	const struct resource_create_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1504 */;
	struct dce_hwseq cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1492 */;
	struct dce_hwseq *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1489 */;
	const struct dce_hwseq_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1485 */;
	const struct dce_hwseq_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1481 */;
	const struct dce_hwseq_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1477 */;
	struct dcn10_stream_encoder cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1465 */;
	struct dcn10_stream_encoder *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1464 */;
	enum engine_id cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1461 */;
	struct stream_encoder *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1460 */;
	struct dc_cap_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1456 */;
	unsigned int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1450 */;
	struct audio *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1449 */;
	struct pp_smu_funcs **cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1441 */;
	struct pp_smu_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1435 */;
	struct pp_smu_funcs *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1419 */;
	struct dpm_clocks *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1413 */;
	enum pp_smu_status cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1412 */;
	struct pp_smu *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1412 */;
	struct pp_smu_wm_range_sets *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1407 */;
	struct dpm_clocks cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1382 */;
	struct dcn20_dsc cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1340 */;
	struct dcn20_dsc *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1339 */;
	struct display_stream_compressor *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1336 */;
	struct resource_straps *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1327 */;
	struct dcn20_mpc cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1310 */;
	struct dcn20_mpc *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1310 */;
	struct mpc *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1308 */;
	struct optc cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1291 */;
	struct optc *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1290 */;
	struct timing_generator *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1286 */;
	struct dcn20_opp cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1274 */;
	struct dcn20_opp *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1273 */;
	struct output_pixel_processor *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1270 */;
	struct dcn20_vmid *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1258 */;
	struct dcn20_hubbub cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1246 */;
	struct dcn20_hubbub *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1246 */;
	struct hubbub *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1242 */;
	struct dcn21_hubp cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1228 */;
	struct dcn21_hubp *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1227 */;
	struct hubp *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1223 */;
	struct dce110_clk_src cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1208 */;
	struct dce110_clk_src *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1207 */;
	const struct dce110_clk_src_regs *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1204 */;
	enum clock_source_id cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1203 */;
	struct dc_bios *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1202 */;
	struct clock_source *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1200 */;
	struct resource_pool **cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1191 */;
	display_e2e_pipe_params_st cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1150 */;
	int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1148 */[MAX_PIPES];
	struct clk_bw_params *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1065 */;
	int *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1058 */;
	struct dc_state *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1056 */;
	struct _vcs_dpi_soc_bounding_box_st *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c 1022 */;
}
