0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/lingz/Desktop/Verilog/termist/soc_tb/ddr3_model.sv,1662530989,systemVerilog,,,C:/Users/lingz/Desktop/Verilog/termist/soc_tb/ddr3_model_parameters.vh,ddr3_model,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/soc_tb/ddr3_model_parameters.vh,1661780647,verilog,,,,,,,,,,,,
C:/Users/lingz/Desktop/Verilog/termist/soc_tb/soc_tb.v,1662488658,verilog,,,,soc_tb,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/src/alu.v,1661690024,verilog,,C:/Users/lingz/Desktop/Verilog/termist/src/axi_drive.v,C:/Users/lingz/Desktop/Verilog/termist/src/common.vh,alu,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/src/axi_drive.v,1662476305,verilog,,C:/Users/lingz/Desktop/Verilog/termist/src/brcond.v,C:/Users/lingz/Desktop/Verilog/termist/src/common.vh,axi_drive,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/src/brcond.v,1662485900,verilog,,C:/Users/lingz/Desktop/Verilog/termist/src/cache.v,C:/Users/lingz/Desktop/Verilog/termist/src/common.vh,brCond,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/src/cache.v,1662478630,verilog,,C:/Users/lingz/Desktop/Verilog/termist/src/control.v,C:/Users/lingz/Desktop/Verilog/termist/src/common.vh,cache,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/src/common.vh,1662386228,verilog,,,,,,,,,,,,
C:/Users/lingz/Desktop/Verilog/termist/src/control.v,1661699802,verilog,,C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v,C:/Users/lingz/Desktop/Verilog/termist/src/common.vh,control,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/src/datapath.v,1662385621,verilog,,C:/Users/lingz/Desktop/Verilog/termist/src/immgen.v,C:/Users/lingz/Desktop/Verilog/termist/src/common.vh,datapath,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/src/immgen.v,1661342306,verilog,,C:/Users/lingz/Desktop/Verilog/termist/src/mem_t.v,C:/Users/lingz/Desktop/Verilog/termist/src/common.vh,immGen,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/src/mem_t.v,1662530444,verilog,,C:/Users/lingz/Desktop/Verilog/termist/src/mips.v,C:/Users/lingz/Desktop/Verilog/termist/src/common.vh,mem_t,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/src/mips.v,1662530480,verilog,,C:/Users/lingz/Desktop/Verilog/termist/src/regfile.v,C:/Users/lingz/Desktop/Verilog/termist/src/common.vh,mips,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/src/regfile.v,1661672452,verilog,,C:/Users/lingz/Desktop/Verilog/termist/src/soc.v,C:/Users/lingz/Desktop/Verilog/termist/src/common.vh,regFile,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/src/soc.v,1662488887,verilog,,,C:/Users/lingz/Desktop/Verilog/termist/src/common.vh,soc,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,xil_defaultlib,,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/clk_ddr32user/clk_ddr32user.v,1662480056,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/clk_sys2ddr3/clk_sys2ddr3_clk_wiz.v,,clk_ddr32user,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/clk_ddr32user/clk_ddr32user_clk_wiz.v,1662480056,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/clk_ddr32user/clk_ddr32user.v,,clk_ddr32user_clk_wiz,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/clk_sys2ddr3/clk_sys2ddr3.v,1662483959,verilog,,C:/Users/lingz/Desktop/Verilog/termist/src/alu.v,,clk_sys2ddr3,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/clk_sys2ddr3/clk_sys2ddr3_clk_wiz.v,1662483959,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/clk_sys2ddr3/clk_sys2ddr3.v,,clk_sys2ddr3_clk_wiz,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_addr_decode.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_read.v,,mig_7series_v4_0_axi_ctrl_addr_decode,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_read.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_reg.v,,mig_7series_v4_0_axi_ctrl_read,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_reg.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_reg_bank.v,,mig_7series_v4_0_axi_ctrl_reg,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_reg_bank.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_top.v,,mig_7series_v4_0_axi_ctrl_reg_bank,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_top.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_write.v,,mig_7series_v4_0_axi_ctrl_top,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_write.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc.v,,mig_7series_v4_0_axi_ctrl_write,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_ar_channel.v,,mig_7series_v4_0_axi_mc,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_ar_channel.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_aw_channel.v,,mig_7series_v4_0_axi_mc_ar_channel,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_aw_channel.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_b_channel.v,,mig_7series_v4_0_axi_mc_aw_channel,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_b_channel.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_arbiter.v,,mig_7series_v4_0_axi_mc_b_channel,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_arbiter.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_fsm.v,,mig_7series_v4_0_axi_mc_cmd_arbiter,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_fsm.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_translator.v,,mig_7series_v4_0_axi_mc_cmd_fsm,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_translator.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v,,mig_7series_v4_0_axi_mc_cmd_translator,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v,,mig_7series_v4_0_axi_mc_fifo,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_r_channel.v,,mig_7series_v4_0_axi_mc_incr_cmd,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_r_channel.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_simple_fifo.v,,mig_7series_v4_0_axi_mc_r_channel,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_simple_fifo.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wrap_cmd.v,,mig_7series_v4_0_axi_mc_simple_fifo,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_w_channel.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v,,mig_7series_v4_0_axi_mc_w_channel,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wr_cmd_fsm.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_w_channel.v,,mig_7series_v4_0_axi_mc_wr_cmd_fsm,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wrap_cmd.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wr_cmd_fsm.v,,mig_7series_v4_0_axi_mc_wrap_cmd,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_a_upsizer.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_and.v,,mig_7series_v4_0_ddr_a_upsizer,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_upsizer.v,,mig_7series_v4_0_ddr_axi_register_slice,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_upsizer.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_a_upsizer.v,,mig_7series_v4_0_ddr_axi_upsizer,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v,,mig_7series_v4_0_ddr_axic_register_slice,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_and.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_and.v,,mig_7series_v4_0_ddr_carry_and,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_and.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_or.v,,mig_7series_v4_0_ddr_carry_latch_and,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_or.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_or.v,,mig_7series_v4_0_ddr_carry_latch_or,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_or.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_command_fifo.v,,mig_7series_v4_0_ddr_carry_or,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_command_fifo.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator.v,,mig_7series_v4_0_ddr_command_fifo,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel.v,,mig_7series_v4_0_ddr_comparator,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel_static.v,,mig_7series_v4_0_ddr_comparator_sel,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel_static.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_r_upsizer.v,,mig_7series_v4_0_ddr_comparator_sel_static,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_r_upsizer.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_w_upsizer.v,,mig_7series_v4_0_ddr_r_upsizer,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/axi/mig_7series_v4_0_ddr_w_upsizer.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v,,mig_7series_v4_0_ddr_w_upsizer,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v,,mig_7series_v4_0_clk_ibuf,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v,,mig_7series_v4_0_infrastructure,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v,,mig_7series_v4_0_iodelay_ctrl,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v,,mig_7series_v4_0_tempmon,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v,,mig_7series_v4_0_arb_mux,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v,,mig_7series_v4_0_arb_row_col,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v,,mig_7series_v4_0_arb_select,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v,,mig_7series_v4_0_bank_cntrl,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v,,mig_7series_v4_0_bank_common,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v,,mig_7series_v4_0_bank_compare,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v,,mig_7series_v4_0_bank_mach,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v,,mig_7series_v4_0_bank_queue,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v,,mig_7series_v4_0_bank_state,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_mc.v,,mig_7series_v4_0_col_mach,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_mc.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v,,mig_7series_v4_0_mc,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v,,mig_7series_v4_0_rank_cntrl,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v,,mig_7series_v4_0_rank_common,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v,,mig_7series_v4_0_rank_mach,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_buf.v,,mig_7series_v4_0_round_robin_arb,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_buf.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_dec_fix.v,,mig_7series_v4_0_ecc_buf,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_dec_fix.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_gen.v,,mig_7series_v4_0_ecc_dec_fix,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_gen.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_merge_enc.v,,mig_7series_v4_0_ecc_gen,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_merge_enc.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_fi_xor.v,,mig_7series_v4_0_ecc_merge_enc,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_fi_xor.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_axi.v,,mig_7series_v4_0_fi_xor,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v,,mig_7series_v4_0_mem_intfc,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_axi.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v,,mig_7series_v4_0_memc_ui_top_axi,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/mig_7series_0.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/clk_ddr32user/clk_ddr32user_clk_wiz.v,,mig_7series_0,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/mig_7series_0.v,,mig_7series_0_mig,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v,,mig_7series_v4_0_ddr_byte_group_io,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v,,mig_7series_v4_0_ddr_byte_lane,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v,,mig_7series_v4_0_ddr_calib_top,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v,,mig_7series_v4_0_ddr_if_post_fifo,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v,,mig_7series_v4_0_ddr_mc_phy,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v,,mig_7series_v4_0_ddr_mc_phy_wrapper,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v,,mig_7series_v4_0_ddr_of_pre_fifo,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v,,mig_7series_v4_0_ddr_phy_4lanes,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v,,mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v,,mig_7series_v4_0_ddr_phy_dqs_found_cal,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v,,mig_7series_v4_0_ddr_phy_dqs_found_cal_hr,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v,,mig_7series_v4_0_ddr_phy_init,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_data.v,,mig_7series_v4_0_ddr_phy_ocd_cntlr,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_data.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v,,mig_7series_v4_0_ddr_phy_ocd_data,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v,,mig_7series_v4_0_ddr_phy_ocd_edge,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_mux.v,,mig_7series_v4_0_ddr_phy_ocd_lim,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_mux.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v,,mig_7series_v4_0_ddr_phy_ocd_mux,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_samp.v,,mig_7series_v4_0_ddr_phy_ocd_po_cntlr,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_samp.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v,,mig_7series_v4_0_ddr_phy_ocd_samp,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v,,mig_7series_v4_0_ddr_phy_oclkdelay_cal,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v,,mig_7series_v4_0_ddr_phy_prbs_rdlvl,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v,,mig_7series_v4_0_ddr_phy_rdlvl,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v,,mig_7series_v4_0_ddr_phy_tempmon,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v,,mig_7series_v4_0_ddr_phy_top,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v,,mig_7series_v4_0_ddr_phy_wrcal,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v,,mig_7series_v4_0_ddr_phy_wrlvl,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v,,mig_7series_v4_0_ddr_phy_wrlvl_off_delay,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_skip_calib_tap.v,,mig_7series_v4_0_ddr_prbs_gen,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_skip_calib_tap.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v,,mig_7series_v4_0_ddr_skip_calib_tap,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v,,mig_7series_v4_0_poc_cc,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v,,mig_7series_v4_0_poc_edge_store,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v,,mig_7series_v4_0_poc_meta,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v,,mig_7series_v4_0_poc_pd,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_top.v,,mig_7series_v4_0_poc_tap_base,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_top.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v,,mig_7series_v4_0_poc_top,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v,,mig_7series_v4_0_ui_cmd,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v,,mig_7series_v4_0_ui_rd_data,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v,,mig_7series_v4_0_ui_top,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v,1662483822,verilog,,C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v,,mig_7series_v4_0_ui_wr_data,,xil_defaultlib,../../../../../soc_tb;../../../../../src;../../../../project_mips.srcs/sources_1/ip/clk_ddr32user;../../../../project_mips.srcs/sources_1/ip/clk_sys2ddr3;C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
