{
  "module_name": "longlong.h",
  "hash_id": "11403709f21c0edd08bbb0dd7e1ac5b355bff090246aa5109d4bad5976a9445d",
  "original_prompt": "Ingested from coreutils-9.4/src/longlong.h",
  "human_readable_source": " \n\n#define __BITS4 (W_TYPE_SIZE / 4)\n#define __ll_B ((UWtype) 1 << (W_TYPE_SIZE / 2))\n#define __ll_lowpart(t) ((UWtype) (t) & (__ll_B - 1))\n#define __ll_highpart(t) ((UWtype) (t) >> (W_TYPE_SIZE / 2))\n\n \n#ifndef __MPN\n#define __MPN(x) __##x\n#endif\n\n \n\n \n\n\n \n\n#ifdef _LONG_LONG_LIMB\n#define count_leading_zeros_gcc_clz(count,x)\t\\\n  do {\t\t\t\t\t\t\\\n    ASSERT ((x) != 0);\t\t\t\t\\\n    (count) = __builtin_clzll (x);\t\t\\\n  } while (0)\n#else\n#define count_leading_zeros_gcc_clz(count,x)\t\\\n  do {\t\t\t\t\t\t\\\n    ASSERT ((x) != 0);\t\t\t\t\\\n    (count) = __builtin_clzl (x);\t\t\\\n  } while (0)\n#endif\n\n#ifdef _LONG_LONG_LIMB\n#define count_trailing_zeros_gcc_ctz(count,x)\t\\\n  do {\t\t\t\t\t\t\\\n    ASSERT ((x) != 0);\t\t\t\t\\\n    (count) = __builtin_ctzll (x);\t\t\\\n  } while (0)\n#else\n#define count_trailing_zeros_gcc_ctz(count,x)\t\\\n  do {\t\t\t\t\t\t\\\n    ASSERT ((x) != 0);\t\t\t\t\\\n    (count) = __builtin_ctzl (x);\t\t\\\n  } while (0)\n#endif\n\n\n \n#if ! defined (NO_ASM)\n\n#if defined (__alpha) && W_TYPE_SIZE == 64\n \n#if defined (__GNUC__)\n#if __GMP_GNUC_PREREQ (3,3)\n#define umul_ppmm(ph, pl, m0, m1) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UDItype __m0 = (m0), __m1 = (m1);\t\t\t\t\t\\\n    (ph) = __builtin_alpha_umulh (__m0, __m1);\t\t\t\t\\\n    (pl) = __m0 * __m1;\t\t\t\t\t\t\t\\\n  } while (0)\n#else\n#define umul_ppmm(ph, pl, m0, m1) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UDItype __m0 = (m0), __m1 = (m1);\t\t\t\t\t\\\n    __asm__ (\"umulh %r1,%2,%0\"\t\t\t\t\t\t\\\n\t     : \"=r\" (ph)\t\t\t\t\t\t\\\n\t     : \"%rJ\" (__m0), \"rI\" (__m1));\t\t\t\t\\\n    (pl) = __m0 * __m1;\t\t\t\t\t\t\t\\\n  } while (0)\n#endif\n#else  \n#include <machine/builtins.h>\n#define umul_ppmm(ph, pl, m0, m1) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UDItype __m0 = (m0), __m1 = (m1);\t\t\t\t\t\\\n    (ph) = __UMULH (__m0, __m1);\t\t\t\t\t\\\n    (pl) = __m0 * __m1;\t\t\t\t\t\t\t\\\n  } while (0)\n#endif\n#ifndef LONGLONG_STANDALONE\n#define udiv_qrnnd(q, r, n1, n0, d) \\\n  do { UWtype __di;\t\t\t\t\t\t\t\\\n    __di = __MPN(invert_limb) (d);\t\t\t\t\t\\\n    udiv_qrnnd_preinv (q, r, n1, n0, d, __di);\t\t\t\t\\\n  } while (0)\n#define UDIV_PREINV_ALWAYS  1\n#define UDIV_NEEDS_NORMALIZATION 1\n#endif  \n\n \n#define COUNT_LEADING_ZEROS_NEED_CLZ_TAB\n\n#if defined (__GNUC__) && HAVE_HOST_CPU_alpha_CIX\n#define count_leading_zeros(COUNT,X) \\\n  __asm__(\"ctlz %1,%0\" : \"=r\"(COUNT) : \"r\"(X))\n#define count_trailing_zeros(COUNT,X) \\\n  __asm__(\"cttz %1,%0\" : \"=r\"(COUNT) : \"r\"(X))\n#endif  \n\n#if ! defined (count_leading_zeros)\t\t\t\t\\\n  && defined (__GNUC__) && ! defined (LONGLONG_STANDALONE)\n \n#define ALPHA_CMPBGE_0(dst, src)\t\t\t\t\t\\\n  do { asm (\"cmpbge $31, %1, %0\" : \"=r\" (dst) : \"r\" (src)); } while (0)\n \n#define count_leading_zeros(count, x)\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UWtype  __clz__b, __clz__c, __clz__x = (x);\t\t\t\t\\\n    ALPHA_CMPBGE_0 (__clz__b,  __clz__x);\t     \t\\\n    __clz__b = __clz_tab [(__clz__b >> 1) ^ 0x7F];   \t\\\n    __clz__b = __clz__b * 8 - 7;\t\t      \\\n    __clz__x >>= __clz__b;\t\t\t\t\t\t\\\n    __clz__c = __clz_tab [__clz__x];\t\t     \t\\\n    __clz__b = 65 - __clz__b;\t\t\t\t\t\t\\\n    (count) = __clz__b - __clz__c;\t\t\t\t\t\\\n  } while (0)\n#define COUNT_LEADING_ZEROS_NEED_CLZ_TAB\n#endif  \n\n#if ! defined (count_leading_zeros) && ! defined (LONGLONG_STANDALONE)\n#if HAVE_ATTRIBUTE_CONST\nlong __MPN(count_leading_zeros) (UDItype) __attribute__ ((const));\n#else\nlong __MPN(count_leading_zeros) (UDItype);\n#endif\n#define count_leading_zeros(count, x) \\\n  ((count) = __MPN(count_leading_zeros) (x))\n#endif  \n#endif  \n\n#if defined (__AVR) && W_TYPE_SIZE == 8\n#define umul_ppmm(ph, pl, m0, m1) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    unsigned short __p = (unsigned short) (m0) * (m1);\t\t\t\\\n    (ph) = __p >> 8;\t\t\t\t\t\t\t\\\n    (pl) = __p;\t\t\t\t\t\t\t\t\\\n  } while (0)\n#endif  \n\n#if defined (_CRAY) && W_TYPE_SIZE == 64\n#include <intrinsics.h>\n#define UDIV_PREINV_ALWAYS  1\n#define UDIV_NEEDS_NORMALIZATION 1\nlong __MPN(count_leading_zeros) (UDItype);\n#define count_leading_zeros(count, x) \\\n  ((count) = _leadz ((UWtype) (x)))\n#if defined (_CRAYIEEE)\t\t \n#define umul_ppmm(ph, pl, m0, m1) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UDItype __m0 = (m0), __m1 = (m1);\t\t\t\t\t\\\n    (ph) = _int_mult_upper (__m0, __m1);\t\t\t\t\\\n    (pl) = __m0 * __m1;\t\t\t\t\t\t\t\\\n  } while (0)\n#ifndef LONGLONG_STANDALONE\n#define udiv_qrnnd(q, r, n1, n0, d) \\\n  do { UWtype __di;\t\t\t\t\t\t\t\\\n    __di = __MPN(invert_limb) (d);\t\t\t\t\t\\\n    udiv_qrnnd_preinv (q, r, n1, n0, d, __di);\t\t\t\t\\\n  } while (0)\n#endif  \n#endif  \n#endif  \n\n#if defined (__ia64) && W_TYPE_SIZE == 64\n \n#define sub_ddmmss(sh, sl, ah, al, bh, bl)      \\\n  do {\t\t\t\t\t\t\\\n    UWtype __x;\t\t\t\t\t\\\n    __x = (al) - (bl);\t\t\t\t\\\n    if ((al) < (bl))\t\t\t\t\\\n      (sh) = (ah) - (bh) - 1;\t\t\t\\\n    else\t\t\t\t\t\\\n      (sh) = (ah) - (bh);\t\t\t\\\n    (sl) = __x;\t\t\t\t\t\\\n  } while (0)\n#if defined (__GNUC__) && ! defined (__INTEL_COMPILER)\n \n#define umul_ppmm(ph, pl, m0, m1) \\\n    __asm__ (\"xma.hu %0 = %2, %3, f0\\n\\txma.l %1 = %2, %3, f0\"\t\t\\\n\t     : \"=&f\" (ph), \"=f\" (pl)\t\t\t\t\t\\\n\t     : \"f\" (m0), \"f\" (m1))\n#define count_leading_zeros(count, x) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UWtype _x = (x), _y, _a, _c;\t\t\t\t\t\\\n    __asm__ (\"mux1 %0 = %1, @rev\" : \"=r\" (_y) : \"r\" (_x));\t\t\\\n    __asm__ (\"czx1.l %0 = %1\" : \"=r\" (_a) : \"r\" (-_y | _y));\t\t\\\n    _c = (_a - 1) << 3;\t\t\t\t\t\t\t\\\n    _x >>= _c;\t\t\t\t\t\t\t\t\\\n    if (_x >= 1 << 4)\t\t\t\t\t\t\t\\\n      _x >>= 4, _c += 4;\t\t\t\t\t\t\\\n    if (_x >= 1 << 2)\t\t\t\t\t\t\t\\\n      _x >>= 2, _c += 2;\t\t\t\t\t\t\\\n    _c += _x >> 1;\t\t\t\t\t\t\t\\\n    (count) =  W_TYPE_SIZE - 1 - _c;\t\t\t\t\t\\\n  } while (0)\n \n#define count_trailing_zeros(count, x)\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UWtype __ctz_x = (x);\t\t\t\t\t\t\\\n    __asm__ (\"popcnt %0 = %1\"\t\t\t\t\t\t\\\n\t     : \"=r\" (count)\t\t\t\t\t\t\\\n\t     : \"r\" ((__ctz_x-1) & ~__ctz_x));\t\t\t\t\\\n  } while (0)\n#endif\n#if defined (__INTEL_COMPILER)\n#include <ia64intrin.h>\n#define umul_ppmm(ph, pl, m0, m1)\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UWtype __m0 = (m0), __m1 = (m1);\t\t\t\t\t\\\n    ph = _m64_xmahu (__m0, __m1, 0);\t\t\t\t\t\\\n    pl = __m0 * __m1;\t\t\t\t\t\t\t\\\n  } while (0)\n#endif\n#ifndef LONGLONG_STANDALONE\n#define udiv_qrnnd(q, r, n1, n0, d) \\\n  do { UWtype __di;\t\t\t\t\t\t\t\\\n    __di = __MPN(invert_limb) (d);\t\t\t\t\t\\\n    udiv_qrnnd_preinv (q, r, n1, n0, d, __di);\t\t\t\t\\\n  } while (0)\n#define UDIV_PREINV_ALWAYS  1\n#define UDIV_NEEDS_NORMALIZATION 1\n#endif\n#endif\n\n\n#if defined (__GNUC__)\n\n \n#if __GNUC__ < 2\n#define __CLOBBER_CC\n#define __AND_CLOBBER_CC\n#else  \n#define __CLOBBER_CC : \"cc\"\n#define __AND_CLOBBER_CC , \"cc\"\n#endif  \n\n#if (defined (__a29k__) || defined (_AM29K)) && W_TYPE_SIZE == 32\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\"add %1,%4,%5\\n\\taddc %0,%2,%3\"\t\t\t\t\\\n\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t   : \"r\" (ah), \"rI\" (bh), \"%r\" (al), \"rI\" (bl))\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\"sub %1,%4,%5\\n\\tsubc %0,%2,%3\"\t\t\t\t\\\n\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t   : \"r\" (ah), \"rI\" (bh), \"r\" (al), \"rI\" (bl))\n#define umul_ppmm(xh, xl, m0, m1) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    USItype __m0 = (m0), __m1 = (m1);\t\t\t\t\t\\\n    __asm__ (\"multiplu %0,%1,%2\"\t\t\t\t\t\\\n\t     : \"=r\" (xl)\t\t\t\t\t\t\\\n\t     : \"r\" (__m0), \"r\" (__m1));\t\t\t\t\t\\\n    __asm__ (\"multmu %0,%1,%2\"\t\t\t\t\t\t\\\n\t     : \"=r\" (xh)\t\t\t\t\t\t\\\n\t     : \"r\" (__m0), \"r\" (__m1));\t\t\t\t\t\\\n  } while (0)\n#define udiv_qrnnd(q, r, n1, n0, d) \\\n  __asm__ (\"dividu %0,%3,%4\"\t\t\t\t\t\t\\\n\t   : \"=r\" (q), \"=q\" (r)\t\t\t\t\t\t\\\n\t   : \"1\" (n1), \"r\" (n0), \"r\" (d))\n#define count_leading_zeros(count, x) \\\n    __asm__ (\"clz %0,%1\"\t\t\t\t\t\t\\\n\t     : \"=r\" (count)\t\t\t\t\t\t\\\n\t     : \"r\" (x))\n#define COUNT_LEADING_ZEROS_0 32\n#endif  \n\n#if defined (__arc__)\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\"add.f\\t%1, %4, %5\\n\\tadc\\t%0, %2, %3\"\t\t\t\\\n\t   : \"=r\" (sh),\t\t\t\t\t\t\t\\\n\t     \"=&r\" (sl)\t\t\t\t\t\t\t\\\n\t   : \"r\"  ((USItype) (ah)),\t\t\t\t\t\\\n\t     \"rICal\" ((USItype) (bh)),\t\t\t\t\t\\\n\t     \"%r\" ((USItype) (al)),\t\t\t\t\t\\\n\t     \"rICal\" ((USItype) (bl)))\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\"sub.f\\t%1, %4, %5\\n\\tsbc\\t%0, %2, %3\"\t\t\t\\\n\t   : \"=r\" (sh),\t\t\t\t\t\t\t\\\n\t     \"=&r\" (sl)\t\t\t\t\t\t\t\\\n\t   : \"r\" ((USItype) (ah)),\t\t\t\t\t\\\n\t     \"rICal\" ((USItype) (bh)),\t\t\t\t\t\\\n\t     \"r\" ((USItype) (al)),\t\t\t\t\t\\\n\t     \"rICal\" ((USItype) (bl)))\n#endif\n\n#if defined (__arm__) && (defined (__thumb2__) || !defined (__thumb__)) \\\n    && W_TYPE_SIZE == 32\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    if (__builtin_constant_p (bl) && -(USItype)(bl) < (USItype)(bl))\t\\\n      __asm__ (\"subs\\t%1, %4, %5\\n\\tadc\\t%0, %2, %3\"\t\t\t\\\n\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t       : \"r\" (ah), \"rI\" (bh),\t\t\t\t\t\\\n\t\t \"%r\" (al), \"rI\" (-(USItype)(bl)) __CLOBBER_CC);\t\\\n    else\t\t\t\t\t\t\t\t\\\n      __asm__ (\"adds\\t%1, %4, %5\\n\\tadc\\t%0, %2, %3\"\t\t\t\\\n\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t   : \"r\" (ah), \"rI\" (bh), \"%r\" (al), \"rI\" (bl) __CLOBBER_CC);\t\\\n  } while (0)\n \n#if defined (__thumb__)\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    if (__builtin_constant_p (ah) && __builtin_constant_p (bh)\t\t\\\n\t&& (ah) == (bh))\t\t\t\t\t\t\\\n      __asm__ (\"subs\\t%1, %2, %3\\n\\tsbc\\t%0, %0, %0\"\t\t\t\\\n\t       : \"=r\" (sh), \"=r\" (sl)\t\t\t\t\t\\\n\t       : \"r\" (al), \"rI\" (bl) __CLOBBER_CC);\t\t\t\\\n    else if (__builtin_constant_p (al))\t\t\t\t\t\\\n      __asm__ (\"rsbs\\t%1, %5, %4\\n\\tsbc\\t%0, %2, %3\"\t\t\t\\\n\t       : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t       : \"r\" (ah), \"rI\" (bh), \"rI\" (al), \"r\" (bl) __CLOBBER_CC); \\\n    else\t\t\t\t\t\t\t\t\\\n      __asm__ (\"subs\\t%1, %4, %5\\n\\tsbc\\t%0, %2, %3\"\t\t\t\\\n\t       : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t       : \"r\" (ah), \"rI\" (bh), \"r\" (al), \"rI\" (bl) __CLOBBER_CC); \\\n    } while (0)\n#else\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    if (__builtin_constant_p (ah) && __builtin_constant_p (bh)\t\t\\\n\t&& (ah) == (bh))\t\t\t\t\t\t\\\n      __asm__ (\"subs\\t%1, %2, %3\\n\\tsbc\\t%0, %0, %0\"\t\t\t\\\n\t       : \"=r\" (sh), \"=r\" (sl)\t\t\t\t\t\\\n\t       : \"r\" (al), \"rI\" (bl) __CLOBBER_CC);\t\t\t\\\n    else if (__builtin_constant_p (al))\t\t\t\t\t\\\n      {\t\t\t\t\t\t\t\t\t\\\n\tif (__builtin_constant_p (ah))\t\t\t\t\t\\\n\t  __asm__ (\"rsbs\\t%1, %5, %4\\n\\trsc\\t%0, %3, %2\"\t\t\\\n\t\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\\\n\t\t   : \"rI\" (ah), \"r\" (bh), \"rI\" (al), \"r\" (bl) __CLOBBER_CC); \\\n\telse\t\t\t\t\t\t\t\t\\\n\t  __asm__ (\"rsbs\\t%1, %5, %4\\n\\tsbc\\t%0, %2, %3\"\t\t\\\n\t\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\\\n\t\t   : \"r\" (ah), \"rI\" (bh), \"rI\" (al), \"r\" (bl) __CLOBBER_CC); \\\n      }\t\t\t\t\t\t\t\t\t\\\n    else if (__builtin_constant_p (ah))\t\t\t\t\t\\\n      {\t\t\t\t\t\t\t\t\t\\\n\tif (__builtin_constant_p (bl))\t\t\t\t\t\\\n\t  __asm__ (\"subs\\t%1, %4, %5\\n\\trsc\\t%0, %3, %2\"\t\t\\\n\t\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\\\n\t\t   : \"rI\" (ah), \"r\" (bh), \"r\" (al), \"rI\" (bl) __CLOBBER_CC); \\\n\telse\t\t\t\t\t\t\t\t\\\n\t  __asm__ (\"rsbs\\t%1, %5, %4\\n\\trsc\\t%0, %3, %2\"\t\t\\\n\t\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\\\n\t\t   : \"rI\" (ah), \"r\" (bh), \"rI\" (al), \"r\" (bl) __CLOBBER_CC); \\\n      }\t\t\t\t\t\t\t\t\t\\\n    else\t\t\t\t\t\t\t\t\\\n      __asm__ (\"subs\\t%1, %4, %5\\n\\tsbc\\t%0, %2, %3\"\t\t\t\\\n\t       : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t       : \"r\" (ah), \"rI\" (bh), \"r\" (al), \"rI\" (bl) __CLOBBER_CC); \\\n    } while (0)\n#endif\n#if defined (__ARM_ARCH_2__) || defined (__ARM_ARCH_2A__) \\\n    || defined (__ARM_ARCH_3__)\n#define umul_ppmm(xh, xl, a, b)\t\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    register USItype __t0, __t1, __t2;\t\t\t\t\t\\\n    __asm__ (\"%@ Inlined umul_ppmm\\n\"\t\t\t\t\t\\\n\t   \"\tmov\t%2, %5, lsr #16\\n\"\t\t\t\t\\\n\t   \"\tmov\t%0, %6, lsr #16\\n\"\t\t\t\t\\\n\t   \"\tbic\t%3, %5, %2, lsl #16\\n\"\t\t\t\t\\\n\t   \"\tbic\t%4, %6, %0, lsl #16\\n\"\t\t\t\t\\\n\t   \"\tmul\t%1, %3, %4\\n\"\t\t\t\t\t\\\n\t   \"\tmul\t%4, %2, %4\\n\"\t\t\t\t\t\\\n\t   \"\tmul\t%3, %0, %3\\n\"\t\t\t\t\t\\\n\t   \"\tmul\t%0, %2, %0\\n\"\t\t\t\t\t\\\n\t   \"\tadds\t%3, %4, %3\\n\"\t\t\t\t\t\\\n\t   \"\taddcs\t%0, %0, #65536\\n\"\t\t\t\t\\\n\t   \"\tadds\t%1, %1, %3, lsl #16\\n\"\t\t\t\t\\\n\t   \"\tadc\t%0, %0, %3, lsr #16\"\t\t\t\t\\\n\t   : \"=&r\" ((USItype) (xh)), \"=r\" ((USItype) (xl)),\t\t\\\n\t     \"=&r\" (__t0), \"=&r\" (__t1), \"=r\" (__t2)\t\t\t\\\n\t   : \"r\" ((USItype) (a)), \"r\" ((USItype) (b)) __CLOBBER_CC);\t\\\n  } while (0)\n#ifndef LONGLONG_STANDALONE\n#define udiv_qrnnd(q, r, n1, n0, d) \\\n  do { UWtype __r;\t\t\t\t\t\t\t\\\n    (q) = __MPN(udiv_qrnnd) (&__r, (n1), (n0), (d));\t\t\t\\\n    (r) = __r;\t\t\t\t\t\t\t\t\\\n  } while (0)\nextern UWtype __MPN(udiv_qrnnd) (UWtype *, UWtype, UWtype, UWtype);\n#endif  \n#else  \n#define umul_ppmm(xh, xl, a, b) \\\n  __asm__ (\"umull %0,%1,%2,%3\" : \"=&r\" (xl), \"=&r\" (xh) : \"r\" (a), \"r\" (b))\n#define smul_ppmm(xh, xl, a, b) \\\n  __asm__ (\"smull %0,%1,%2,%3\" : \"=&r\" (xl), \"=&r\" (xh) : \"r\" (a), \"r\" (b))\n#ifndef LONGLONG_STANDALONE\n#define udiv_qrnnd(q, r, n1, n0, d) \\\n  do { UWtype __di;\t\t\t\t\t\t\t\\\n    __di = __MPN(invert_limb) (d);\t\t\t\t\t\\\n    udiv_qrnnd_preinv (q, r, n1, n0, d, __di);\t\t\t\t\\\n  } while (0)\n#define UDIV_PREINV_ALWAYS  1\n#define UDIV_NEEDS_NORMALIZATION 1\n#endif  \n#endif  \n#define count_leading_zeros(count, x)  count_leading_zeros_gcc_clz(count, x)\n#define count_trailing_zeros(count, x)  count_trailing_zeros_gcc_ctz(count, x)\n#endif  \n\n#if defined (__aarch64__) && W_TYPE_SIZE == 64\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    if (__builtin_constant_p (bl) && ~(UDItype)(bl) <= (UDItype)(bl))\t\\\n      __asm__ (\"subs\\t%1, %x4, %5\\n\\tadc\\t%0, %x2, %x3\"\t\t\t\\\n\t       : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t       : \"rZ\" ((UDItype)(ah)), \"rZ\" ((UDItype)(bh)),\t\t\\\n\t\t \"%r\" ((UDItype)(al)), \"rI\" (-(UDItype)(bl)) __CLOBBER_CC);\\\n    else\t\t\t\t\t\t\t\t\\\n      __asm__ (\"adds\\t%1, %x4, %5\\n\\tadc\\t%0, %x2, %x3\"\t\t\t\\\n\t       : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t       : \"rZ\" ((UDItype)(ah)), \"rZ\" ((UDItype)(bh)),\t\t\\\n\t\t \"%r\" ((UDItype)(al)), \"rI\" ((UDItype)(bl)) __CLOBBER_CC);\\\n  } while (0)\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    if (__builtin_constant_p (bl) && ~(UDItype)(bl) <= (UDItype)(bl))\t\\\n      __asm__ (\"adds\\t%1, %x4, %5\\n\\tsbc\\t%0, %x2, %x3\"\t\t\t\\\n\t       : \"=r,r\" (sh), \"=&r,&r\" (sl)\t\t\t\t\\\n\t       : \"rZ,rZ\" ((UDItype)(ah)), \"rZ,rZ\" ((UDItype)(bh)),\t\\\n\t\t \"r,Z\"   ((UDItype)(al)), \"rI,r\" (-(UDItype)(bl)) __CLOBBER_CC);\\\n    else\t\t\t\t\t\t\t\t\\\n      __asm__ (\"subs\\t%1, %x4, %5\\n\\tsbc\\t%0, %x2, %x3\"\t\t\t\\\n\t       : \"=r,r\" (sh), \"=&r,&r\" (sl)\t\t\t\t\\\n\t       : \"rZ,rZ\" ((UDItype)(ah)), \"rZ,rZ\" ((UDItype)(bh)),\t\\\n\t\t \"r,Z\"   ((UDItype)(al)), \"rI,r\"  ((UDItype)(bl)) __CLOBBER_CC);\\\n  } while(0);\n#if __GMP_GNUC_PREREQ (4,9)\n#define umul_ppmm(w1, w0, u, v) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    typedef unsigned int __ll_UTItype __attribute__((mode(TI)));\t\\\n    __ll_UTItype __ll = (__ll_UTItype)(u) * (v);\t\t\t\\\n    w1 = __ll >> 64;\t\t\t\t\t\t\t\\\n    w0 = __ll;\t\t\t\t\t\t\t\t\\\n  } while (0)\n#endif\n#if !defined (umul_ppmm)\n#define umul_ppmm(ph, pl, m0, m1) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UDItype __m0 = (m0), __m1 = (m1);\t\t\t\t\t\\\n    __asm__ (\"umulh\\t%0, %1, %2\" : \"=r\" (ph) : \"r\" (__m0), \"r\" (__m1));\t\\\n    (pl) = __m0 * __m1;\t\t\t\t\t\t\t\\\n  } while (0)\n#endif\n#define count_leading_zeros(count, x)  count_leading_zeros_gcc_clz(count, x)\n#define count_trailing_zeros(count, x)  count_trailing_zeros_gcc_ctz(count, x)\n#endif  \n\n#if defined (__clipper__) && W_TYPE_SIZE == 32\n#define umul_ppmm(w1, w0, u, v) \\\n  ({union {UDItype __ll;\t\t\t\t\t\t\\\n\t   struct {USItype __l, __h;} __i;\t\t\t\t\\\n\t  } __x;\t\t\t\t\t\t\t\\\n  __asm__ (\"mulwux %2,%0\"\t\t\t\t\t\t\\\n\t   : \"=r\" (__x.__ll)\t\t\t\t\t\t\\\n\t   : \"%0\" ((USItype)(u)), \"r\" ((USItype)(v)));\t\t\t\\\n  (w1) = __x.__i.__h; (w0) = __x.__i.__l;})\n#define smul_ppmm(w1, w0, u, v) \\\n  ({union {DItype __ll;\t\t\t\t\t\t\t\\\n\t   struct {SItype __l, __h;} __i;\t\t\t\t\\\n\t  } __x;\t\t\t\t\t\t\t\\\n  __asm__ (\"mulwx %2,%0\"\t\t\t\t\t\t\\\n\t   : \"=r\" (__x.__ll)\t\t\t\t\t\t\\\n\t   : \"%0\" ((SItype)(u)), \"r\" ((SItype)(v)));\t\t\t\\\n  (w1) = __x.__i.__h; (w0) = __x.__i.__l;})\n#define __umulsidi3(u, v) \\\n  ({UDItype __w;\t\t\t\t\t\t\t\\\n    __asm__ (\"mulwux %2,%0\"\t\t\t\t\t\t\\\n\t     : \"=r\" (__w) : \"%0\" ((USItype)(u)), \"r\" ((USItype)(v)));\t\\\n    __w; })\n#endif  \n\n \n#if defined (__uxp__) && W_TYPE_SIZE == 32\n#define umul_ppmm(ph, pl, u, v) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    union {UDItype __ll;\t\t\t\t\t\t\\\n\t   struct {USItype __h, __l;} __i;\t\t\t\t\\\n\t  } __x;\t\t\t\t\t\t\t\\\n    __asm__ (\"mult.lu %1,%2,%0\"\t: \"=r\" (__x.__ll) : \"%r\" (u), \"rK\" (v));\\\n    (ph) = __x.__i.__h;\t\t\t\t\t\t\t\\\n    (pl) = __x.__i.__l;\t\t\t\t\t\t\t\\\n  } while (0)\n#define smul_ppmm(ph, pl, u, v) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    union {UDItype __ll;\t\t\t\t\t\t\\\n\t   struct {USItype __h, __l;} __i;\t\t\t\t\\\n\t  } __x;\t\t\t\t\t\t\t\\\n    __asm__ (\"mult.l %1,%2,%0\" : \"=r\" (__x.__ll) : \"%r\" (u), \"rK\" (v));\t\\\n    (ph) = __x.__i.__h;\t\t\t\t\t\t\t\\\n    (pl) = __x.__i.__l;\t\t\t\t\t\t\t\\\n  } while (0)\n#endif\n\n#if defined (__gmicro__) && W_TYPE_SIZE == 32\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\"add.w %5,%1\\n\\taddx %3,%0\"\t\t\t\t\t\\\n\t   : \"=g\" (sh), \"=&g\" (sl)\t\t\t\t\t\\\n\t   : \"0\"  ((USItype)(ah)), \"g\" ((USItype)(bh)),\t\t\t\\\n\t     \"%1\" ((USItype)(al)), \"g\" ((USItype)(bl)))\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\"sub.w %5,%1\\n\\tsubx %3,%0\"\t\t\t\t\t\\\n\t   : \"=g\" (sh), \"=&g\" (sl)\t\t\t\t\t\\\n\t   : \"0\" ((USItype)(ah)), \"g\" ((USItype)(bh)),\t\t\t\\\n\t     \"1\" ((USItype)(al)), \"g\" ((USItype)(bl)))\n#define umul_ppmm(ph, pl, m0, m1) \\\n  __asm__ (\"mulx %3,%0,%1\"\t\t\t\t\t\t\\\n\t   : \"=g\" (ph), \"=r\" (pl)\t\t\t\t\t\\\n\t   : \"%0\" ((USItype)(m0)), \"g\" ((USItype)(m1)))\n#define udiv_qrnnd(q, r, nh, nl, d) \\\n  __asm__ (\"divx %4,%0,%1\"\t\t\t\t\t\t\\\n\t   : \"=g\" (q), \"=r\" (r)\t\t\t\t\t\t\\\n\t   : \"1\" ((USItype)(nh)), \"0\" ((USItype)(nl)), \"g\" ((USItype)(d)))\n#define count_leading_zeros(count, x) \\\n  __asm__ (\"bsch/1 %1,%0\"\t\t\t\t\t\t\\\n\t   : \"=g\" (count) : \"g\" ((USItype)(x)), \"0\" ((USItype)0))\n#endif\n\n#if defined (__hppa) && W_TYPE_SIZE == 32\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\"add%I5 %5,%r4,%1\\n\\taddc %r2,%r3,%0\"\t\t\t\\\n\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t   : \"rM\" (ah), \"rM\" (bh), \"%rM\" (al), \"rI\" (bl))\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\"sub%I4 %4,%r5,%1\\n\\tsubb %r2,%r3,%0\"\t\t\t\\\n\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t   : \"rM\" (ah), \"rM\" (bh), \"rI\" (al), \"rM\" (bl))\n#if defined (_PA_RISC1_1)\n#define umul_ppmm(wh, wl, u, v) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    union {UDItype __ll;\t\t\t\t\t\t\\\n\t   struct {USItype __h, __l;} __i;\t\t\t\t\\\n\t  } __x;\t\t\t\t\t\t\t\\\n    __asm__ (\"xmpyu %1,%2,%0\" : \"=*f\" (__x.__ll) : \"*f\" (u), \"*f\" (v));\t\\\n    (wh) = __x.__i.__h;\t\t\t\t\t\t\t\\\n    (wl) = __x.__i.__l;\t\t\t\t\t\t\t\\\n  } while (0)\n#endif\n#define count_leading_zeros(count, x) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    USItype __tmp;\t\t\t\t\t\t\t\\\n    __asm__ (\t\t\t\t\t\t\t\t\\\n       \"ldi\t\t1,%0\\n\"\t\t\t\t\t\t\\\n\"\textru,=\t\t%1,15,16,%%r0\t; Bits 31..16 zero?\\n\"\t\t\\\n\"\textru,tr\t%1,15,16,%1\t; No.  Shift down, skip add.\\n\"\t\\\n\"\tldo\t\t16(%0),%0\t; Yes.  Perform add.\\n\"\t\t\\\n\"\textru,=\t\t%1,23,8,%%r0\t; Bits 15..8 zero?\\n\"\t\t\\\n\"\textru,tr\t%1,23,8,%1\t; No.  Shift down, skip add.\\n\"\t\\\n\"\tldo\t\t8(%0),%0\t; Yes.  Perform add.\\n\"\t\t\\\n\"\textru,=\t\t%1,27,4,%%r0\t; Bits 7..4 zero?\\n\"\t\t\\\n\"\textru,tr\t%1,27,4,%1\t; No.  Shift down, skip add.\\n\"\t\\\n\"\tldo\t\t4(%0),%0\t; Yes.  Perform add.\\n\"\t\t\\\n\"\textru,=\t\t%1,29,2,%%r0\t; Bits 3..2 zero?\\n\"\t\t\\\n\"\textru,tr\t%1,29,2,%1\t; No.  Shift down, skip add.\\n\"\t\\\n\"\tldo\t\t2(%0),%0\t; Yes.  Perform add.\\n\"\t\t\\\n\"\textru\t\t%1,30,1,%1\t; Extract bit 1.\\n\"\t\t\\\n\"\tsub\t\t%0,%1,%0\t; Subtract it.\\n\"\t\t\\\n\t: \"=r\" (count), \"=r\" (__tmp) : \"1\" (x));\t\t\t\\\n  } while (0)\n#endif  \n\n \n#if defined (__hppa) && W_TYPE_SIZE == 64 && ! defined (_LONG_LONG_LIMB)\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\"add%I5 %5,%r4,%1\\n\\tadd,dc %r2,%r3,%0\"\t\t\t\\\n\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t   : \"rM\" (ah), \"rM\" (bh), \"%rM\" (al), \"rI\" (bl))\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\"sub%I4 %4,%r5,%1\\n\\tsub,db %r2,%r3,%0\"\t\t\t\\\n\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t   : \"rM\" (ah), \"rM\" (bh), \"rI\" (al), \"rM\" (bl))\n#endif  \n\n#if (defined (__i370__) || defined (__s390__) || defined (__mvs__)) && W_TYPE_SIZE == 32\n#if defined (__zarch__) || defined (HAVE_HOST_CPU_s390_zarch)\n#define add_ssaaaa(sh, sl, ah, al, bh, bl)\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n     __asm__ (\"alr\\t%1,%5\\n\\talcr\\t%0,%3\"\t\t\t\t\\\n\t       : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t       : \"0\"  (ah), \"r\" (bh), \"%1\" (al), \"r\" (bl)__CLOBBER_CC);\t\\\n  } while (0)\n#define sub_ddmmss(sh, sl, ah, al, bh, bl)\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n     __asm__ (\"slr\\t%1,%5\\n\\tslbr\\t%0,%3\"\t\t\t\t\\\n\t       : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t       : \"0\" (ah), \"r\" (bh), \"1\" (al), \"r\" (bl) __CLOBBER_CC);\t\\\n  } while (0)\n#if __GMP_GNUC_PREREQ (4,5)\n#define umul_ppmm(xh, xl, m0, m1)\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    union {UDItype __ll;\t\t\t\t\t\t\\\n\t   struct {USItype __h, __l;} __i;\t\t\t\t\\\n\t  } __x;\t\t\t\t\t\t\t\\\n    __x.__ll = (UDItype) (m0) * (UDItype) (m1);\t\t\t\t\\\n    (xh) = __x.__i.__h; (xl) = __x.__i.__l;\t\t\t\t\\\n  } while (0)\n#else\n#if 0\n \n#define umul_ppmm(xh, xl, m0, m1)\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    union {UDItype __ll;\t\t\t\t\t\t\\\n\t   struct {USItype __h, __l;} __i;\t\t\t\t\\\n\t  } __x;\t\t\t\t\t\t\t\\\n    __asm__ (\"mlr\\t%0,%2\"\t\t\t\t\t\t\\\n\t     : \"=r\" (__x.__ll)\t\t\t\t\t\t\\\n\t     : \"%0\" (m0), \"r\" (m1));\t\t\t\t\t\\\n    (xh) = __x.__i.__h; (xl) = __x.__i.__l;\t\t\t\t\\\n  } while (0)\n#else\n#define umul_ppmm(xh, xl, m0, m1)\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n   \t\t\t\t\t\t\t\t\t\\\n    register USItype __r0 __asm__ (\"0\");\t\t\t\t\\\n    register USItype __r1 __asm__ (\"1\") = (m0);\t\t\t\t\\\n    __asm__ (\"mlr\\t%0,%3\"\t\t\t\t\t\t\\\n\t     : \"=r\" (__r0), \"=r\" (__r1)\t\t\t\t\t\\\n\t     : \"r\" (__r1), \"r\" (m1));\t\t\t\t\t\\\n    (xh) = __r0; (xl) = __r1;\t\t\t\t\t\t\\\n  } while (0)\n#endif  \n#endif\n#if 0\n \n#define udiv_qrnnd(q, r, n1, n0, d)\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    union {UDItype __ll;\t\t\t\t\t\t\\\n\t   struct {USItype __h, __l;} __i;\t\t\t\t\\\n\t  } __x;\t\t\t\t\t\t\t\\\n    __x.__i.__h = n1; __x.__i.__l = n0;\t\t\t\t\t\\\n    __asm__ (\"dlr\\t%0,%2\"\t\t\t\t\t\t\\\n\t     : \"=r\" (__x.__ll)\t\t\t\t\t\t\\\n\t     : \"0\" (__x.__ll), \"r\" (d));\t\t\t\t\\\n    (q) = __x.__i.__l; (r) = __x.__i.__h;\t\t\t\t\\\n  } while (0)\n#else\n#define udiv_qrnnd(q, r, n1, n0, d)\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    register USItype __r0 __asm__ (\"0\") = (n1);\t\t\t\t\\\n    register USItype __r1 __asm__ (\"1\") = (n0);\t\t\t\t\\\n    __asm__ (\"dlr\\t%0,%4\"\t\t\t\t\t\t\\\n\t     : \"=r\" (__r0), \"=r\" (__r1)\t\t\t\t\t\\\n\t     : \"r\" (__r0), \"r\" (__r1), \"r\" (d));\t\t\t\\\n    (q) = __r1; (r) = __r0;\t\t\t\t\t\t\\\n  } while (0)\n#endif  \n#else  \n \n#define smul_ppmm(xh, xl, m0, m1)\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    union {DItype __ll;\t\t\t\t\t\t\t\\\n\t   struct {USItype __h, __l;} __i;\t\t\t\t\\\n\t  } __x;\t\t\t\t\t\t\t\\\n    __asm__ (\"mr\\t%0,%2\"\t\t\t\t\t\t\\\n\t     : \"=r\" (__x.__ll)\t\t\t\t\t\t\\\n\t     : \"%0\" (m0), \"r\" (m1));\t\t\t\t\t\\\n    (xh) = __x.__i.__h; (xl) = __x.__i.__l;\t\t\t\t\\\n  } while (0)\n \n#define sdiv_qrnnd(q, r, n1, n0, d)\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    union {DItype __ll;\t\t\t\t\t\t\t\\\n\t   struct {USItype __h, __l;} __i;\t\t\t\t\\\n\t  } __x;\t\t\t\t\t\t\t\\\n    __x.__i.__h = n1; __x.__i.__l = n0;\t\t\t\t\t\\\n    __asm__ (\"dr\\t%0,%2\"\t\t\t\t\t\t\\\n\t     : \"=r\" (__x.__ll)\t\t\t\t\t\t\\\n\t     : \"0\" (__x.__ll), \"r\" (d));\t\t\t\t\\\n    (q) = __x.__i.__l; (r) = __x.__i.__h;\t\t\t\t\\\n  } while (0)\n#endif  \n#endif\n\n#if defined (__s390x__) && W_TYPE_SIZE == 64\n \n#define add_ssaaaa(sh, sl, ah, al, bh, bl)\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    __asm__ (\"algr\\t%1,%5\\n\\talcgr\\t%0,%3\"\t\t\t\t\\\n\t       : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t       : \"0\"  ((UDItype)(ah)), \"r\" ((UDItype)(bh)),\t\t\\\n\t\t \"%1\" ((UDItype)(al)), \"r\" ((UDItype)(bl)) __CLOBBER_CC); \\\n  } while (0)\n#define sub_ddmmss(sh, sl, ah, al, bh, bl)\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    __asm__ (\"slgr\\t%1,%5\\n\\tslbgr\\t%0,%3\"\t\t\t\t\\\n\t     : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t     : \"0\" ((UDItype)(ah)), \"r\" ((UDItype)(bh)),\t\t\\\n\t       \"1\" ((UDItype)(al)), \"r\" ((UDItype)(bl)) __CLOBBER_CC);\t\\\n  } while (0)\n#if !defined (__clang__)\n#define umul_ppmm(xh, xl, m0, m1)\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    union {unsigned int __attribute__ ((mode(TI))) __ll;\t\t\\\n\t   struct {UDItype __h, __l;} __i;\t\t\t\t\\\n\t  } __x;\t\t\t\t\t\t\t\\\n    __asm__ (\"mlgr\\t%0,%2\"\t\t\t\t\t\t\\\n\t     : \"=r\" (__x.__ll)\t\t\t\t\t\t\\\n\t     : \"%0\" ((UDItype)(m0)), \"r\" ((UDItype)(m1)));\t\t\\\n    (xh) = __x.__i.__h; (xl) = __x.__i.__l;\t\t\t\t\\\n  } while (0)\n#define udiv_qrnnd(q, r, n1, n0, d)\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    union {unsigned int __attribute__ ((mode(TI))) __ll;\t\t\\\n\t   struct {UDItype __h, __l;} __i;\t\t\t\t\\\n\t  } __x;\t\t\t\t\t\t\t\\\n    __x.__i.__h = n1; __x.__i.__l = n0;\t\t\t\t\t\\\n    __asm__ (\"dlgr\\t%0,%2\"\t\t\t\t\t\t\\\n\t     : \"=r\" (__x.__ll)\t\t\t\t\t\t\\\n\t     : \"0\" (__x.__ll), \"r\" ((UDItype)(d)));\t\t\t\\\n    (q) = __x.__i.__l; (r) = __x.__i.__h;\t\t\t\t\\\n  } while (0)\n#endif\n#if 0  \n#define count_leading_zeros(cnt, x)\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    union {unsigned int __attribute__ ((mode(TI))) __ll;\t\t\\\n\t   struct {UDItype __h, __l;} __i;\t\t\t\t\\\n\t  } __clr_cnt;\t\t\t\t\t\t\t\\\n    __asm__ (\"flogr\\t%0,%1\"\t\t\t\t\t\t\\\n\t     : \"=r\" (__clr_cnt.__ll)\t\t\t\t\t\\\n\t     : \"r\" (x) __CLOBBER_CC);\t\t\t\t\t\\\n    (cnt) = __clr_cnt.__i.__h;\t\t\t\t\t\t\\\n  } while (0)\n#endif\n#endif\n\n \n#if (defined (__i386__) || defined (__i486__)) && W_TYPE_SIZE == 32\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\"addl %5,%k1\\n\\tadcl %3,%k0\"\t\t\t\t\t\\\n\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t   : \"0\"  ((USItype)(ah)), \"g\" ((USItype)(bh)),\t\t\t\\\n\t     \"%1\" ((USItype)(al)), \"g\" ((USItype)(bl)))\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\"subl %5,%k1\\n\\tsbbl %3,%k0\"\t\t\t\t\t\\\n\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t   : \"0\" ((USItype)(ah)), \"g\" ((USItype)(bh)),\t\t\t\\\n\t     \"1\" ((USItype)(al)), \"g\" ((USItype)(bl)))\n#define umul_ppmm(w1, w0, u, v) \\\n  __asm__ (\"mull %3\"\t\t\t\t\t\t\t\\\n\t   : \"=a\" (w0), \"=d\" (w1)\t\t\t\t\t\\\n\t   : \"%0\" ((USItype)(u)), \"rm\" ((USItype)(v)))\n#define udiv_qrnnd(q, r, n1, n0, dx)  \\\n  __asm__ (\"divl %4\"\t\t      \t\\\n\t   : \"=a\" (q), \"=d\" (r)\t\t\t\t\t\t\\\n\t   : \"0\" ((USItype)(n0)), \"1\" ((USItype)(n1)), \"rm\" ((USItype)(dx)))\n\n#if HAVE_HOST_CPU_i586 || HAVE_HOST_CPU_pentium || HAVE_HOST_CPU_pentiummmx\n \n\n#if HAVE_HOST_CPU_pentiummmx && ! defined (LONGLONG_STANDALONE)\n \n\n#define count_leading_zeros(c,n)\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    USItype  __n = (n);\t\t\t\t\t\t\t\\\n    USItype  __shift;\t\t\t\t\t\t\t\\\n    __asm__ (\"cmpl  $0x1000000, %1\\n\"\t\t\t\t\t\\\n\t     \"sbbl  %0, %0\\n\"\t\t\t\t\t\t\\\n\t     \"cmpl  $0x10000, %1\\n\"\t\t\t\t\t\\\n\t     \"sbbl  $0, %0\\n\"\t\t\t\t\t\t\\\n\t     \"cmpl  $0x100, %1\\n\"\t\t\t\t\t\\\n\t     \"sbbl  $0, %0\\n\"\t\t\t\t\t\t\\\n\t     : \"=&r\" (__shift) : \"r\"  (__n));\t\t\t\t\\\n    __shift = __shift*8 + 24 + 1;\t\t\t\t\t\\\n    (c) = 32 + 1 - __shift - __clz_tab[__n >> __shift];\t\t\t\\\n  } while (0)\n#define COUNT_LEADING_ZEROS_NEED_CLZ_TAB\n#define COUNT_LEADING_ZEROS_0   31    \n\n#else  \n \n#define count_leading_zeros(c,n)\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    union {\t\t\t\t\t\t\t\t\\\n      double    d;\t\t\t\t\t\t\t\\\n      unsigned  a[2];\t\t\t\t\t\t\t\\\n    } __u;\t\t\t\t\t\t\t\t\\\n    __u.d = (UWtype) (n);\t\t\t\t\t\t\\\n    (c) = 0x3FF + 31 - (__u.a[1] >> 20);\t\t\t\t\\\n  } while (0)\n#define COUNT_LEADING_ZEROS_0   (0x3FF + 31)\n#endif  \n\n#else  \n\n#if __GMP_GNUC_PREREQ (3,4)   \n#define count_leading_zeros(count,x)  count_leading_zeros_gcc_clz(count,x)\n#endif  \n\n \n#if ! defined (count_leading_zeros) && __GNUC__ < 3\t\t\t\\\n  && (HAVE_HOST_CPU_i386\t\t\t\t\t\t\\\n      || HAVE_HOST_CPU_i686\t\t\t\t\t\t\\\n      || HAVE_HOST_CPU_pentiumpro\t\t\t\t\t\\\n      || HAVE_HOST_CPU_pentium2\t\t\t\t\t\t\\\n      || HAVE_HOST_CPU_pentium3)\n#define count_leading_zeros(count, x)\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    USItype __cbtmp;\t\t\t\t\t\t\t\\\n    ASSERT ((x) != 0);\t\t\t\t\t\t\t\\\n    __asm__ (\"bsrl %1,%0\" : \"=r\" (__cbtmp) : \"rm\" ((USItype)(x)));\t\\\n    (count) = 31 - __cbtmp;\t\t\t\t\t\t\\\n  } while (0)\n#endif  \n\n#ifndef count_leading_zeros\n#define count_leading_zeros(count, x)\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    USItype __cbtmp;\t\t\t\t\t\t\t\\\n    ASSERT ((x) != 0);\t\t\t\t\t\t\t\\\n    __asm__ (\"bsrl %1,%0\" : \"=r\" (__cbtmp) : \"rm\" ((USItype)(x)));\t\\\n    (count) = __cbtmp ^ 31;\t\t\t\t\t\t\\\n  } while (0)\n#endif  \n\n#if __GMP_GNUC_PREREQ (3,4)   \n#define count_trailing_zeros(count,x)  count_trailing_zeros_gcc_ctz(count,x)\n#endif  \n\n#ifndef count_trailing_zeros\n#define count_trailing_zeros(count, x)\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    ASSERT ((x) != 0);\t\t\t\t\t\t\t\\\n    __asm__ (\"bsfl %1,%k0\" : \"=r\" (count) : \"rm\" ((USItype)(x)));\t\\\n  } while (0)\n#endif  \n\n#endif  \n\n#endif  \n\n#if defined (__amd64__) && W_TYPE_SIZE == 64\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\"addq %5,%q1\\n\\tadcq %3,%q0\"\t\t\t\t\t\\\n\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t   : \"0\"  ((UDItype)(ah)), \"rme\" ((UDItype)(bh)),\t\t\\\n\t     \"%1\" ((UDItype)(al)), \"rme\" ((UDItype)(bl)))\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\"subq %5,%q1\\n\\tsbbq %3,%q0\"\t\t\t\t\t\\\n\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t   : \"0\" ((UDItype)(ah)), \"rme\" ((UDItype)(bh)),\t\t\\\n\t     \"1\" ((UDItype)(al)), \"rme\" ((UDItype)(bl)))\n#if X86_ASM_MULX \\\n   && (HAVE_HOST_CPU_haswell || HAVE_HOST_CPU_broadwell \\\n       || HAVE_HOST_CPU_skylake || HAVE_HOST_CPU_bd4 || HAVE_HOST_CPU_zen)\n#define umul_ppmm(w1, w0, u, v) \\\n  __asm__ (\"mulx\\t%3, %q0, %q1\"\t\t\t\t\t\t\\\n\t   : \"=r\" (w0), \"=r\" (w1)\t\t\t\t\t\\\n\t   : \"%d\" ((UDItype)(u)), \"rm\" ((UDItype)(v)))\n#else\n#define umul_ppmm(w1, w0, u, v) \\\n  __asm__ (\"mulq\\t%3\"\t\t\t\t\t\t\t\\\n\t   : \"=a\" (w0), \"=d\" (w1)\t\t\t\t\t\\\n\t   : \"%0\" ((UDItype)(u)), \"rm\" ((UDItype)(v)))\n#endif\n#define udiv_qrnnd(q, r, n1, n0, dx)  \\\n  __asm__ (\"divq %4\"\t\t      \t\\\n\t   : \"=a\" (q), \"=d\" (r)\t\t\t\t\t\t\\\n\t   : \"0\" ((UDItype)(n0)), \"1\" ((UDItype)(n1)), \"rm\" ((UDItype)(dx)))\n\n#if HAVE_HOST_CPU_haswell || HAVE_HOST_CPU_broadwell || HAVE_HOST_CPU_skylake \\\n  || HAVE_HOST_CPU_k10 || HAVE_HOST_CPU_bd1 || HAVE_HOST_CPU_bd2\t\\\n  || HAVE_HOST_CPU_bd3 || HAVE_HOST_CPU_bd4 || HAVE_HOST_CPU_zen\t\\\n  || HAVE_HOST_CPU_bobcat || HAVE_HOST_CPU_jaguar\n#define count_leading_zeros(count, x)\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n     \t\\\n     \t\\\n    __asm__ (\"rep;bsr\\t%1, %q0\" : \"=r\" (count) : \"rm\" ((UDItype)(x)));\t\\\n  } while (0)\n#define COUNT_LEADING_ZEROS_0 64\n#else\n#define count_leading_zeros(count, x)\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UDItype __cbtmp;\t\t\t\t\t\t\t\\\n    ASSERT ((x) != 0);\t\t\t\t\t\t\t\\\n    __asm__ (\"bsr\\t%1,%0\" : \"=r\" (__cbtmp) : \"rm\" ((UDItype)(x)));\t\\\n    (count) = __cbtmp ^ 63;\t\t\t\t\t\t\\\n  } while (0)\n#endif\n\n#if HAVE_HOST_CPU_bd2 || HAVE_HOST_CPU_bd3 || HAVE_HOST_CPU_bd4 \\\n  || HAVE_HOST_CPU_zen || HAVE_HOST_CPU_jaguar\n#define count_trailing_zeros(count, x)\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n     \t\\\n     \t\\\n    __asm__ (\"rep;bsf\\t%1, %q0\" : \"=r\" (count) : \"rm\" ((UDItype)(x)));\t\\\n  } while (0)\n#define COUNT_TRAILING_ZEROS_0 64\n#else\n#define count_trailing_zeros(count, x)\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    ASSERT ((x) != 0);\t\t\t\t\t\t\t\\\n    __asm__ (\"bsf\\t%1, %q0\" : \"=r\" (count) : \"rm\" ((UDItype)(x)));\t\\\n  } while (0)\n#endif\n#endif  \n\n#if defined (__i860__) && W_TYPE_SIZE == 32\n#define rshift_rhlc(r,h,l,c) \\\n  __asm__ (\"shr %3,r0,r0\\;shrd %1,%2,%0\"\t\t\t\t\\\n\t   \"=r\" (r) : \"r\" (h), \"r\" (l), \"rn\" (c))\n#endif  \n\n#if defined (__i960__) && W_TYPE_SIZE == 32\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\"cmpo 1,0\\;addc %5,%4,%1\\;addc %3,%2,%0\"\t\t\t\\\n\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t   : \"dI\" (ah), \"dI\" (bh), \"%dI\" (al), \"dI\" (bl))\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\"cmpo 0,0\\;subc %5,%4,%1\\;subc %3,%2,%0\"\t\t\t\\\n\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t   : \"dI\" (ah), \"dI\" (bh), \"dI\" (al), \"dI\" (bl))\n#define umul_ppmm(w1, w0, u, v) \\\n  ({union {UDItype __ll;\t\t\t\t\t\t\\\n\t   struct {USItype __l, __h;} __i;\t\t\t\t\\\n\t  } __x;\t\t\t\t\t\t\t\\\n  __asm__ (\"emul %2,%1,%0\"\t\t\t\t\t\t\\\n\t   : \"=d\" (__x.__ll) : \"%dI\" (u), \"dI\" (v));\t\t\t\\\n  (w1) = __x.__i.__h; (w0) = __x.__i.__l;})\n#define __umulsidi3(u, v) \\\n  ({UDItype __w;\t\t\t\t\t\t\t\\\n    __asm__ (\"emul %2,%1,%0\" : \"=d\" (__w) : \"%dI\" (u), \"dI\" (v));\t\\\n    __w; })\n#define udiv_qrnnd(q, r, nh, nl, d) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    union {UDItype __ll;\t\t\t\t\t\t\\\n\t   struct {USItype __l, __h;} __i;\t\t\t\t\\\n\t  } __nn;\t\t\t\t\t\t\t\\\n    __nn.__i.__h = (nh); __nn.__i.__l = (nl);\t\t\t\t\\\n    __asm__ (\"ediv %d,%n,%0\"\t\t\t\t\t\t\\\n\t   : \"=d\" (__rq.__ll) : \"dI\" (__nn.__ll), \"dI\" (d));\t\t\\\n    (r) = __rq.__i.__l; (q) = __rq.__i.__h;\t\t\t\t\\\n  } while (0)\n#define count_leading_zeros(count, x) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    USItype __cbtmp;\t\t\t\t\t\t\t\\\n    __asm__ (\"scanbit %1,%0\" : \"=r\" (__cbtmp) : \"r\" (x));\t\t\\\n    (count) = __cbtmp ^ 31;\t\t\t\t\t\t\\\n  } while (0)\n#define COUNT_LEADING_ZEROS_0 (-32)  \n#if defined (__i960mx)\t\t \n#define rshift_rhlc(r,h,l,c) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    union {UDItype __ll;\t\t\t\t\t\t\\\n\t   struct {USItype __l, __h;} __i;\t\t\t\t\\\n\t  } __nn;\t\t\t\t\t\t\t\\\n    __nn.__i.__h = (h); __nn.__i.__l = (l);\t\t\t\t\\\n    __asm__ (\"shre %2,%1,%0\" : \"=d\" (r) : \"dI\" (__nn.__ll), \"dI\" (c));\t\\\n  }\n#endif  \n#endif  \n\n\n#if defined (__loongarch64) && W_TYPE_SIZE == 64\n#define umul_ppmm(w1, w0, u, v) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UDItype __u = (u), __v = (v);\t\t\t\t\t\\\n    (w0) = __u * __v;\t\t\t\t\t\t\t\\\n    (w1) = (unsigned __int128__) __u * __v >> 64;\t\t\t\\\n  } while (0)\n#endif\n\n\n#if (defined (__mc68000__) || defined (__mc68020__) || defined(mc68020) \\\n     || defined (__m68k__) || defined (__mc5200__) || defined (__mc5206e__) \\\n     || defined (__mc5307__)) && W_TYPE_SIZE == 32\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\"add%.l %5,%1\\n\\taddx%.l %3,%0\"\t\t\t\t\\\n\t   : \"=d\" (sh), \"=&d\" (sl)\t\t\t\t\t\\\n\t   : \"0\"  ((USItype)(ah)), \"d\" ((USItype)(bh)),\t\t\t\\\n\t     \"%1\" ((USItype)(al)), \"g\" ((USItype)(bl)))\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\"sub%.l %5,%1\\n\\tsubx%.l %3,%0\"\t\t\t\t\\\n\t   : \"=d\" (sh), \"=&d\" (sl)\t\t\t\t\t\\\n\t   : \"0\" ((USItype)(ah)), \"d\" ((USItype)(bh)),\t\t\t\\\n\t     \"1\" ((USItype)(al)), \"g\" ((USItype)(bl)))\n \n#if defined (__mc68020__) || defined(mc68020) \\\n     || defined (__mc68030__) || defined (mc68030) \\\n     || defined (__mc68040__) || defined (mc68040) \\\n     || defined (__mcpu32__) || defined (mcpu32) \\\n     || defined (__NeXT__)\n#define umul_ppmm(w1, w0, u, v) \\\n  __asm__ (\"mulu%.l %3,%1:%0\"\t\t\t\t\t\t\\\n\t   : \"=d\" (w0), \"=d\" (w1)\t\t\t\t\t\\\n\t   : \"%0\" ((USItype)(u)), \"dmi\" ((USItype)(v)))\n#define udiv_qrnnd(q, r, n1, n0, d) \\\n  __asm__ (\"divu%.l %4,%1:%0\"\t\t\t\t\t\t\\\n\t   : \"=d\" (q), \"=d\" (r)\t\t\t\t\t\t\\\n\t   : \"0\" ((USItype)(n0)), \"1\" ((USItype)(n1)), \"dmi\" ((USItype)(d)))\n#define sdiv_qrnnd(q, r, n1, n0, d) \\\n  __asm__ (\"divs%.l %4,%1:%0\"\t\t\t\t\t\t\\\n\t   : \"=d\" (q), \"=d\" (r)\t\t\t\t\t\t\\\n\t   : \"0\" ((USItype)(n0)), \"1\" ((USItype)(n1)), \"dmi\" ((USItype)(d)))\n#else  \n#define umul_ppmm(xh, xl, a, b) \\\n  do { USItype __umul_tmp1, __umul_tmp2;\t\t\t\t\\\n\t__asm__ (\"| Inlined umul_ppmm\\n\"\t\t\t\t\\\n\"\tmove%.l\t%5,%3\\n\"\t\t\t\t\t\t\\\n\"\tmove%.l\t%2,%0\\n\"\t\t\t\t\t\t\\\n\"\tmove%.w\t%3,%1\\n\"\t\t\t\t\t\t\\\n\"\tswap\t%3\\n\"\t\t\t\t\t\t\t\\\n\"\tswap\t%0\\n\"\t\t\t\t\t\t\t\\\n\"\tmulu%.w\t%2,%1\\n\"\t\t\t\t\t\t\\\n\"\tmulu%.w\t%3,%0\\n\"\t\t\t\t\t\t\\\n\"\tmulu%.w\t%2,%3\\n\"\t\t\t\t\t\t\\\n\"\tswap\t%2\\n\"\t\t\t\t\t\t\t\\\n\"\tmulu%.w\t%5,%2\\n\"\t\t\t\t\t\t\\\n\"\tadd%.l\t%3,%2\\n\"\t\t\t\t\t\t\\\n\"\tjcc\t1f\\n\"\t\t\t\t\t\t\t\\\n\"\tadd%.l\t%#0x10000,%0\\n\"\t\t\t\t\t\t\\\n\"1:\tmove%.l\t%2,%3\\n\"\t\t\t\t\t\t\\\n\"\tclr%.w\t%2\\n\"\t\t\t\t\t\t\t\\\n\"\tswap\t%2\\n\"\t\t\t\t\t\t\t\\\n\"\tswap\t%3\\n\"\t\t\t\t\t\t\t\\\n\"\tclr%.w\t%3\\n\"\t\t\t\t\t\t\t\\\n\"\tadd%.l\t%3,%1\\n\"\t\t\t\t\t\t\\\n\"\taddx%.l\t%2,%0\\n\"\t\t\t\t\t\t\\\n\"\t| End inlined umul_ppmm\"\t\t\t\t\t\\\n\t      : \"=&d\" (xh), \"=&d\" (xl),\t\t\t\t\t\\\n\t\t\"=&d\" (__umul_tmp1), \"=&d\" (__umul_tmp2)\t\t\t\\\n\t      : \"%2\" ((USItype)(a)), \"d\" ((USItype)(b)));\t\t\\\n  } while (0)\n#endif  \n \n#if (defined (__mc68020__) || defined (mc68020)    \\\n     || defined (__mc68030__) || defined (mc68030) \\\n     || defined (__mc68040__) || defined (mc68040) \\\n     || defined (__mc68060__) || defined (mc68060) \\\n     || defined (__NeXT__))\t\t\t   \\\n  && ! defined (__mcpu32__)\n#define count_leading_zeros(count, x) \\\n  __asm__ (\"bfffo %1{%b2:%b2},%0\"\t\t\t\t\t\\\n\t   : \"=d\" (count)\t\t\t\t\t\t\\\n\t   : \"od\" ((USItype) (x)), \"n\" (0))\n#define COUNT_LEADING_ZEROS_0 32\n#endif\n#endif  \n\n#if defined (__m88000__) && W_TYPE_SIZE == 32\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\"addu.co %1,%r4,%r5\\n\\taddu.ci %0,%r2,%r3\"\t\t\t\\\n\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t   : \"rJ\" (ah), \"rJ\" (bh), \"%rJ\" (al), \"rJ\" (bl))\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\"subu.co %1,%r4,%r5\\n\\tsubu.ci %0,%r2,%r3\"\t\t\t\\\n\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t   : \"rJ\" (ah), \"rJ\" (bh), \"rJ\" (al), \"rJ\" (bl))\n#define count_leading_zeros(count, x) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    USItype __cbtmp;\t\t\t\t\t\t\t\\\n    __asm__ (\"ff1 %0,%1\" : \"=r\" (__cbtmp) : \"r\" (x));\t\t\t\\\n    (count) = __cbtmp ^ 31;\t\t\t\t\t\t\\\n  } while (0)\n#define COUNT_LEADING_ZEROS_0 63  \n#if defined (__m88110__)\n#define umul_ppmm(wh, wl, u, v) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    union {UDItype __ll;\t\t\t\t\t\t\\\n\t   struct {USItype __h, __l;} __i;\t\t\t\t\\\n\t  } __x;\t\t\t\t\t\t\t\\\n    __asm__ (\"mulu.d %0,%1,%2\" : \"=r\" (__x.__ll) : \"r\" (u), \"r\" (v));\t\\\n    (wh) = __x.__i.__h;\t\t\t\t\t\t\t\\\n    (wl) = __x.__i.__l;\t\t\t\t\t\t\t\\\n  } while (0)\n#define udiv_qrnnd(q, r, n1, n0, d) \\\n  ({union {UDItype __ll;\t\t\t\t\t\t\\\n\t   struct {USItype __h, __l;} __i;\t\t\t\t\\\n\t  } __x, __q;\t\t\t\t\t\t\t\\\n  __x.__i.__h = (n1); __x.__i.__l = (n0);\t\t\t\t\\\n  __asm__ (\"divu.d %0,%1,%2\"\t\t\t\t\t\t\\\n\t   : \"=r\" (__q.__ll) : \"r\" (__x.__ll), \"r\" (d));\t\t\\\n  (r) = (n0) - __q.__l * (d); (q) = __q.__l; })\n#endif  \n#endif  \n\n#if defined (__mips) && W_TYPE_SIZE == 32\n#if __GMP_GNUC_PREREQ (4,4)\n#define umul_ppmm(w1, w0, u, v) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UDItype __ll = (UDItype)(u) * (v);\t\t\t\t\t\\\n    w1 = __ll >> 32;\t\t\t\t\t\t\t\\\n    w0 = __ll;\t\t\t\t\t\t\t\t\\\n  } while (0)\n#endif\n#if !defined (umul_ppmm) && __GMP_GNUC_PREREQ (2,7) && !defined (__clang__)\n#define umul_ppmm(w1, w0, u, v) \\\n  __asm__ (\"multu %2,%3\" : \"=l\" (w0), \"=h\" (w1) : \"d\" (u), \"d\" (v))\n#endif\n#if !defined (umul_ppmm)\n#define umul_ppmm(w1, w0, u, v) \\\n  __asm__ (\"multu %2,%3\\n\\tmflo %0\\n\\tmfhi %1\"\t\t\t\t\\\n\t   : \"=d\" (w0), \"=d\" (w1) : \"d\" (u), \"d\" (v))\n#endif\n#endif  \n\n#if (defined (__mips) && __mips >= 3) && W_TYPE_SIZE == 64\n#if defined (_MIPS_ARCH_MIPS64R6)\n#define umul_ppmm(w1, w0, u, v) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UDItype __m0 = (u), __m1 = (v);\t\t\t\t\t\\\n    (w0) = __m0 * __m1;\t\t\t\t\t\t\t\\\n    __asm__ (\"dmuhu\\t%0, %1, %2\" : \"=d\" (w1) : \"d\" (__m0), \"d\" (__m1));\t\\\n  } while (0)\n#endif\n#if !defined (umul_ppmm) && __GMP_GNUC_PREREQ (4,4)\n#define umul_ppmm(w1, w0, u, v) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    typedef unsigned int __ll_UTItype __attribute__((mode(TI)));\t\\\n    __ll_UTItype __ll = (__ll_UTItype)(u) * (v);\t\t\t\\\n    w1 = __ll >> 64;\t\t\t\t\t\t\t\\\n    w0 = __ll;\t\t\t\t\t\t\t\t\\\n  } while (0)\n#endif\n#if !defined (umul_ppmm) && __GMP_GNUC_PREREQ (2,7) && !defined (__clang__)\n#define umul_ppmm(w1, w0, u, v) \\\n  __asm__ (\"dmultu %2,%3\"\t\t\t\t\t\t\\\n\t   : \"=l\" (w0), \"=h\" (w1)\t\t\t\t\t\\\n\t   : \"d\" ((UDItype)(u)), \"d\" ((UDItype)(v)))\n#endif\n#if !defined (umul_ppmm)\n#define umul_ppmm(w1, w0, u, v) \\\n  __asm__ (\"dmultu %2,%3\\n\\tmflo %0\\n\\tmfhi %1\"\t\t\t\t\\\n\t   : \"=d\" (w0), \"=d\" (w1)\t\t\t\t\t\\\n\t   : \"d\" ((UDItype)(u)), \"d\" ((UDItype)(v)))\n#endif\n#endif  \n\n#if defined (__mmix__) && W_TYPE_SIZE == 64\n#define umul_ppmm(w1, w0, u, v) \\\n  __asm__ (\"MULU %0,%2,%3\" : \"=r\" (w0), \"=z\" (w1) : \"r\" (u), \"r\" (v))\n#endif\n\n#if defined (__ns32000__) && W_TYPE_SIZE == 32\n#define umul_ppmm(w1, w0, u, v) \\\n  ({union {UDItype __ll;\t\t\t\t\t\t\\\n\t   struct {USItype __l, __h;} __i;\t\t\t\t\\\n\t  } __x;\t\t\t\t\t\t\t\\\n  __asm__ (\"meid %2,%0\"\t\t\t\t\t\t\t\\\n\t   : \"=g\" (__x.__ll)\t\t\t\t\t\t\\\n\t   : \"%0\" ((USItype)(u)), \"g\" ((USItype)(v)));\t\t\t\\\n  (w1) = __x.__i.__h; (w0) = __x.__i.__l;})\n#define __umulsidi3(u, v) \\\n  ({UDItype __w;\t\t\t\t\t\t\t\\\n    __asm__ (\"meid %2,%0\"\t\t\t\t\t\t\\\n\t     : \"=g\" (__w)\t\t\t\t\t\t\\\n\t     : \"%0\" ((USItype)(u)), \"g\" ((USItype)(v)));\t\t\\\n    __w; })\n#define udiv_qrnnd(q, r, n1, n0, d) \\\n  ({union {UDItype __ll;\t\t\t\t\t\t\\\n\t   struct {USItype __l, __h;} __i;\t\t\t\t\\\n\t  } __x;\t\t\t\t\t\t\t\\\n  __x.__i.__h = (n1); __x.__i.__l = (n0);\t\t\t\t\\\n  __asm__ (\"deid %2,%0\"\t\t\t\t\t\t\t\\\n\t   : \"=g\" (__x.__ll)\t\t\t\t\t\t\\\n\t   : \"0\" (__x.__ll), \"g\" ((USItype)(d)));\t\t\t\\\n  (r) = __x.__i.__l; (q) = __x.__i.__h; })\n#define count_trailing_zeros(count,x) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    __asm__ (\"ffsd\t%2,%0\"\t\t\t\t\t\t\\\n\t     : \"=r\" (count)\t\t\t\t\t\t\\\n\t     : \"0\" ((USItype) 0), \"r\" ((USItype) (x)));\t\t\t\\\n  } while (0)\n#endif  \n\n \n\n#if (HAVE_HOST_CPU_FAMILY_power || HAVE_HOST_CPU_FAMILY_powerpc)\t\\\n  && W_TYPE_SIZE == 32\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    if (__builtin_constant_p (bh) && (bh) == 0)\t\t\t\t\\\n      __asm__ (\"add%I4c %1,%3,%4\\n\\taddze %0,%2\"\t\t\t\\\n\t       : \"=r\" (sh), \"=&r\" (sl) : \"r\" (ah), \"%r\" (al), \"rI\" (bl)\t\\\n\t\t __CLOBBER_CC);\t\t\t\t\t\t\\\n    else if (__builtin_constant_p (bh) && (bh) == ~(USItype) 0)\t\t\\\n      __asm__ (\"add%I4c %1,%3,%4\\n\\taddme %0,%2\"\t\t\t\\\n\t       : \"=r\" (sh), \"=&r\" (sl) : \"r\" (ah), \"%r\" (al), \"rI\" (bl)\t\\\n\t\t __CLOBBER_CC);\t\t\t\t\t\t\\\n    else\t\t\t\t\t\t\t\t\\\n      __asm__ (\"add%I5c %1,%4,%5\\n\\tadde %0,%2,%3\"\t\t\t\\\n\t       : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t       : \"r\" (ah), \"r\" (bh), \"%r\" (al), \"rI\" (bl)\t\t\\\n\t\t __CLOBBER_CC);\t\t\t\t\t\t\\\n  } while (0)\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    if (__builtin_constant_p (ah) && (ah) == 0)\t\t\t\t\\\n      __asm__ (\"subf%I3c %1,%4,%3\\n\\tsubfze %0,%2\"\t\t\t\\\n\t       : \"=r\" (sh), \"=&r\" (sl) : \"r\" (bh), \"rI\" (al), \"r\" (bl)\t\\\n\t\t __CLOBBER_CC);\t\t\t\t\t\t\\\n    else if (__builtin_constant_p (ah) && (ah) == ~(USItype) 0)\t\t\\\n      __asm__ (\"subf%I3c %1,%4,%3\\n\\tsubfme %0,%2\"\t\t\t\\\n\t       : \"=r\" (sh), \"=&r\" (sl) : \"r\" (bh), \"rI\" (al), \"r\" (bl)\t\\\n\t\t __CLOBBER_CC);\t\t\t\t\t\t\\\n    else if (__builtin_constant_p (bh) && (bh) == 0)\t\t\t\\\n      __asm__ (\"subf%I3c %1,%4,%3\\n\\taddme %0,%2\"\t\t\t\\\n\t       : \"=r\" (sh), \"=&r\" (sl) : \"r\" (ah), \"rI\" (al), \"r\" (bl)\t\\\n\t\t __CLOBBER_CC);\t\t\t\t\t\t\\\n    else if (__builtin_constant_p (bh) && (bh) == ~(USItype) 0)\t\t\\\n      __asm__ (\"subf%I3c %1,%4,%3\\n\\taddze %0,%2\"\t\t\t\\\n\t       : \"=r\" (sh), \"=&r\" (sl) : \"r\" (ah), \"rI\" (al), \"r\" (bl)\t\\\n\t\t __CLOBBER_CC);\t\t\t\t\t\t\\\n    else\t\t\t\t\t\t\t\t\\\n      __asm__ (\"subf%I4c %1,%5,%4\\n\\tsubfe %0,%3,%2\"\t\t\t\\\n\t       : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t       : \"r\" (ah), \"r\" (bh), \"rI\" (al), \"r\" (bl)\t\t\\\n\t\t __CLOBBER_CC);\t\t\t\t\t\t\\\n  } while (0)\n#define count_leading_zeros(count, x) \\\n  __asm__ (\"cntlzw %0,%1\" : \"=r\" (count) : \"r\" (x))\n#define COUNT_LEADING_ZEROS_0 32\n#if HAVE_HOST_CPU_FAMILY_powerpc\n#if __GMP_GNUC_PREREQ (4,4)\n#define umul_ppmm(w1, w0, u, v) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UDItype __ll = (UDItype)(u) * (v);\t\t\t\t\t\\\n    w1 = __ll >> 32;\t\t\t\t\t\t\t\\\n    w0 = __ll;\t\t\t\t\t\t\t\t\\\n  } while (0)\n#endif\n#if !defined (umul_ppmm)\n#define umul_ppmm(ph, pl, m0, m1) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    USItype __m0 = (m0), __m1 = (m1);\t\t\t\t\t\\\n    __asm__ (\"mulhwu %0,%1,%2\" : \"=r\" (ph) : \"%r\" (m0), \"r\" (m1));\t\\\n    (pl) = __m0 * __m1;\t\t\t\t\t\t\t\\\n  } while (0)\n#endif\n#define smul_ppmm(ph, pl, m0, m1) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    SItype __m0 = (m0), __m1 = (m1);\t\t\t\t\t\\\n    __asm__ (\"mulhw %0,%1,%2\" : \"=r\" (ph) : \"%r\" (m0), \"r\" (m1));\t\\\n    (pl) = __m0 * __m1;\t\t\t\t\t\t\t\\\n  } while (0)\n#else\n#define smul_ppmm(xh, xl, m0, m1) \\\n  __asm__ (\"mul %0,%2,%3\" : \"=r\" (xh), \"=q\" (xl) : \"r\" (m0), \"r\" (m1))\n#define sdiv_qrnnd(q, r, nh, nl, d) \\\n  __asm__ (\"div %0,%2,%4\" : \"=r\" (q), \"=q\" (r) : \"r\" (nh), \"1\" (nl), \"r\" (d))\n#endif\n#endif  \n\n \n#if HAVE_HOST_CPU_FAMILY_powerpc && W_TYPE_SIZE == 64\n#if !defined (_LONG_LONG_LIMB)\n \n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    if (__builtin_constant_p (bh) && (bh) == 0)\t\t\t\t\\\n      __asm__ (\"add%I4c %1,%3,%4\\n\\taddze %0,%2\"\t\t\t\\\n\t       : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t       : \"r\"  ((UDItype)(ah)),\t\t\t\t\t\\\n\t\t \"%r\" ((UDItype)(al)), \"rI\" ((UDItype)(bl))\t\t\\\n\t\t __CLOBBER_CC);\t\t\t\t\t\t\\\n    else if (__builtin_constant_p (bh) && (bh) == ~(UDItype) 0)\t\t\\\n      __asm__ (\"add%I4c %1,%3,%4\\n\\taddme %0,%2\"\t\t\t\\\n\t       : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t       : \"r\"  ((UDItype)(ah)),\t\t\t\t\t\\\n\t\t \"%r\" ((UDItype)(al)), \"rI\" ((UDItype)(bl))\t\t\\\n\t\t __CLOBBER_CC);\t\t\t\t\t\t\\\n    else\t\t\t\t\t\t\t\t\\\n      __asm__ (\"add%I5c %1,%4,%5\\n\\tadde %0,%2,%3\"\t\t\t\\\n\t       : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t       : \"r\"  ((UDItype)(ah)), \"r\"  ((UDItype)(bh)),\t\t\\\n\t\t \"%r\" ((UDItype)(al)), \"rI\" ((UDItype)(bl))\t\t\\\n\t\t __CLOBBER_CC);\t\t\t\t\t\t\\\n  } while (0)\n \n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    if (__builtin_constant_p (bl)\t\t\t\t\t\\\n\t&& (bl) > -0x8000 && (bl) <= 0x8000 && (bl) != 0) {\t\t\\\n\tif (__builtin_constant_p (ah) && (ah) == 0)\t\t\t\\\n\t  __asm__ (\"addic %1,%3,%4\\n\\tsubfze %0,%2\"\t\t\t\\\n\t\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\\\n\t\t   :                       \"r\" ((UDItype)(bh)),\t\t\\\n\t\t     \"r\" ((UDItype)(al)), \"*rI\" (-((UDItype)(bl)))\t\\\n\t\t     __CLOBBER_CC);\t\t\t\t\t\\\n\telse if (__builtin_constant_p (ah) && (ah) == ~(UDItype) 0)\t\\\n\t  __asm__ (\"addic %1,%3,%4\\n\\tsubfme %0,%2\"\t\t\t\\\n\t\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\\\n\t\t   :                       \"r\" ((UDItype)(bh)),\t\t\\\n\t\t     \"r\" ((UDItype)(al)), \"*rI\" (-((UDItype)(bl)))\t\\\n\t\t     __CLOBBER_CC);\t\t\t\t\t\\\n\telse if (__builtin_constant_p (bh) && (bh) == 0)\t\t\\\n\t  __asm__ (\"addic %1,%3,%4\\n\\taddme %0,%2\"\t\t\t\\\n\t\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\\\n\t\t   : \"r\" ((UDItype)(ah)),\t\t\t\t\\\n\t\t     \"r\" ((UDItype)(al)), \"*rI\" (-((UDItype)(bl)))\t\\\n\t\t     __CLOBBER_CC);\t\t\t\t\t\\\n\telse if (__builtin_constant_p (bh) && (bh) == ~(UDItype) 0)\t\\\n\t  __asm__ (\"addic %1,%3,%4\\n\\taddze %0,%2\"\t\t\t\\\n\t\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\\\n\t\t   : \"r\" ((UDItype)(ah)),\t\t\t\t\\\n\t\t     \"r\" ((UDItype)(al)), \"*rI\" (-((UDItype)(bl)))\t\\\n\t\t     __CLOBBER_CC);\t\t\t\t\t\\\n\telse\t\t\t\t\t\t\t\t\\\n\t  __asm__ (\"addic %1,%4,%5\\n\\tsubfe %0,%3,%2\"\t\t\t\\\n\t\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\\\n\t\t   : \"r\" ((UDItype)(ah)), \"r\" ((UDItype)(bh)),\t\t\\\n\t\t     \"r\" ((UDItype)(al)), \"*rI\" (-((UDItype)(bl)))\t\\\n\t\t     __CLOBBER_CC);\t\t\t\t\t\\\n    } else {\t\t\t\t\t\t\t\t\\\n\tif (__builtin_constant_p (ah) && (ah) == 0)\t\t\t\\\n\t  __asm__ (\"subf%I3c %1,%4,%3\\n\\tsubfze %0,%2\"\t\t\t\\\n\t\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\\\n\t\t   :                       \"r\" ((UDItype)(bh)),\t\t\\\n\t\t     \"rI\" ((UDItype)(al)), \"r\" ((UDItype)(bl))\t\t\\\n\t\t     __CLOBBER_CC);\t\t\t\t\t\\\n\telse if (__builtin_constant_p (ah) && (ah) == ~(UDItype) 0)\t\\\n\t  __asm__ (\"subf%I3c %1,%4,%3\\n\\tsubfme %0,%2\"\t\t\t\\\n\t\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\\\n\t\t   :                       \"r\" ((UDItype)(bh)),\t\t\\\n\t\t     \"rI\" ((UDItype)(al)), \"r\" ((UDItype)(bl))\t\t\\\n\t\t     __CLOBBER_CC);\t\t\t\t\t\\\n\telse if (__builtin_constant_p (bh) && (bh) == 0)\t\t\\\n\t  __asm__ (\"subf%I3c %1,%4,%3\\n\\taddme %0,%2\"\t\t\t\\\n\t\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\\\n\t\t   : \"r\"  ((UDItype)(ah)),\t\t\t\t\\\n\t\t     \"rI\" ((UDItype)(al)), \"r\" ((UDItype)(bl))\t\t\\\n\t\t     __CLOBBER_CC);\t\t\t\t\t\\\n\telse if (__builtin_constant_p (bh) && (bh) == ~(UDItype) 0)\t\\\n\t  __asm__ (\"subf%I3c %1,%4,%3\\n\\taddze %0,%2\"\t\t\t\\\n\t\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\\\n\t\t   : \"r\"  ((UDItype)(ah)),\t\t\t\t\\\n\t\t     \"rI\" ((UDItype)(al)), \"r\" ((UDItype)(bl))\t\t\\\n\t\t     __CLOBBER_CC);\t\t\t\t\t\\\n\telse\t\t\t\t\t\t\t\t\\\n\t  __asm__ (\"subf%I4c %1,%5,%4\\n\\tsubfe %0,%3,%2\"\t\t\\\n\t\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\\\n\t\t   : \"r\"  ((UDItype)(ah)), \"r\" ((UDItype)(bh)),\t\t\\\n\t\t     \"rI\" ((UDItype)(al)), \"r\" ((UDItype)(bl))\t\t\\\n\t\t     __CLOBBER_CC);\t\t\t\t\t\\\n    }\t\t\t\t\t\t\t\t\t\\\n  } while (0)\n#endif  \n#define count_leading_zeros(count, x) \\\n  __asm__ (\"cntlzd %0,%1\" : \"=r\" (count) : \"r\" (x))\n#define COUNT_LEADING_ZEROS_0 64\n#if __GMP_GNUC_PREREQ (4,8)\n#define umul_ppmm(w1, w0, u, v) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    typedef unsigned int __ll_UTItype __attribute__((mode(TI)));\t\\\n    __ll_UTItype __ll = (__ll_UTItype)(u) * (v);\t\t\t\\\n    w1 = __ll >> 64;\t\t\t\t\t\t\t\\\n    w0 = __ll;\t\t\t\t\t\t\t\t\\\n  } while (0)\n#endif\n#if !defined (umul_ppmm)\n#define umul_ppmm(ph, pl, m0, m1) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UDItype __m0 = (m0), __m1 = (m1);\t\t\t\t\t\\\n    __asm__ (\"mulhdu %0,%1,%2\" : \"=r\" (ph) : \"%r\" (__m0), \"r\" (__m1));\t\\\n    (pl) = __m0 * __m1;\t\t\t\t\t\t\t\\\n  } while (0)\n#endif\n#define smul_ppmm(ph, pl, m0, m1) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    DItype __m0 = (m0), __m1 = (m1);\t\t\t\t\t\\\n    __asm__ (\"mulhd %0,%1,%2\" : \"=r\" (ph) : \"%r\" (__m0), \"r\" (__m1));\t\\\n    (pl) = __m0 * __m1;\t\t\t\t\t\t\t\\\n  } while (0)\n#endif  \n\n#if defined (__pyr__) && W_TYPE_SIZE == 32\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\"addw %5,%1\\n\\taddwc %3,%0\"\t\t\t\t\t\\\n\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t   : \"0\"  ((USItype)(ah)), \"g\" ((USItype)(bh)),\t\t\t\\\n\t     \"%1\" ((USItype)(al)), \"g\" ((USItype)(bl)))\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\"subw %5,%1\\n\\tsubwb %3,%0\"\t\t\t\t\t\\\n\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t   : \"0\" ((USItype)(ah)), \"g\" ((USItype)(bh)),\t\t\t\\\n\t     \"1\" ((USItype)(al)), \"g\" ((USItype)(bl)))\n \n#define umul_ppmm(w1, w0, u, v) \\\n  ({union {UDItype __ll;\t\t\t\t\t\t\\\n\t   struct {USItype __h, __l;} __i;\t\t\t\t\\\n\t  } __x;\t\t\t\t\t\t\t\\\n  __asm__ (\"movw %1,%R0\\n\\tuemul %2,%0\"\t\t\t\t\t\\\n\t   : \"=&r\" (__x.__ll)\t\t\t\t\t\t\\\n\t   : \"g\" ((USItype) (u)), \"g\" ((USItype)(v)));\t\t\t\\\n  (w1) = __x.__i.__h; (w0) = __x.__i.__l;})\n#endif  \n\n#if defined (__ibm032__)    && W_TYPE_SIZE == 32\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\"a %1,%5\\n\\tae %0,%3\"\t\t\t\t\t\\\n\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t   : \"0\"  ((USItype)(ah)), \"r\" ((USItype)(bh)),\t\t\t\\\n\t     \"%1\" ((USItype)(al)), \"r\" ((USItype)(bl)))\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\"s %1,%5\\n\\tse %0,%3\"\t\t\t\t\t\\\n\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t   : \"0\" ((USItype)(ah)), \"r\" ((USItype)(bh)),\t\t\t\\\n\t     \"1\" ((USItype)(al)), \"r\" ((USItype)(bl)))\n#define smul_ppmm(ph, pl, m0, m1) \\\n  __asm__ (\t\t\t\t\t\t\t\t\\\n       \"s\tr2,r2\\n\"\t\t\t\t\t\t\\\n\"\tmts r10,%2\\n\"\t\t\t\t\t\t\t\\\n\"\tm\tr2,%3\\n\"\t\t\t\t\t\t\\\n\"\tm\tr2,%3\\n\"\t\t\t\t\t\t\\\n\"\tm\tr2,%3\\n\"\t\t\t\t\t\t\\\n\"\tm\tr2,%3\\n\"\t\t\t\t\t\t\\\n\"\tm\tr2,%3\\n\"\t\t\t\t\t\t\\\n\"\tm\tr2,%3\\n\"\t\t\t\t\t\t\\\n\"\tm\tr2,%3\\n\"\t\t\t\t\t\t\\\n\"\tm\tr2,%3\\n\"\t\t\t\t\t\t\\\n\"\tm\tr2,%3\\n\"\t\t\t\t\t\t\\\n\"\tm\tr2,%3\\n\"\t\t\t\t\t\t\\\n\"\tm\tr2,%3\\n\"\t\t\t\t\t\t\\\n\"\tm\tr2,%3\\n\"\t\t\t\t\t\t\\\n\"\tm\tr2,%3\\n\"\t\t\t\t\t\t\\\n\"\tm\tr2,%3\\n\"\t\t\t\t\t\t\\\n\"\tm\tr2,%3\\n\"\t\t\t\t\t\t\\\n\"\tm\tr2,%3\\n\"\t\t\t\t\t\t\\\n\"\tcas\t%0,r2,r0\\n\"\t\t\t\t\t\t\\\n\"\tmfs\tr10,%1\"\t\t\t\t\t\t\t\\\n\t   : \"=r\" (ph), \"=r\" (pl)\t\t\t\t\t\\\n\t   : \"%r\" ((USItype)(m0)), \"r\" ((USItype)(m1))\t\t\t\\\n\t   : \"r2\")\n#define count_leading_zeros(count, x) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    if ((x) >= 0x10000)\t\t\t\t\t\t\t\\\n      __asm__ (\"clz\t%0,%1\"\t\t\t\t\t\t\\\n\t       : \"=r\" (count) : \"r\" ((USItype)(x) >> 16));\t\t\\\n    else\t\t\t\t\t\t\t\t\\\n      {\t\t\t\t\t\t\t\t\t\\\n\t__asm__ (\"clz\t%0,%1\"\t\t\t\t\t\t\\\n\t\t : \"=r\" (count) : \"r\" ((USItype)(x)));\t\t\t\\\n\t(count) += 16;\t\t\t\t\t\t\t\\\n      }\t\t\t\t\t\t\t\t\t\\\n  } while (0)\n#endif  \n\n#if defined (__riscv) && defined (__riscv_mul) && W_TYPE_SIZE == 64\n#define umul_ppmm(ph, pl, u, v) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UDItype __u = (u), __v = (v);\t\t\t\t\t\\\n    (pl) = __u * __v;\t\t\t\t\t\t\t\\\n    __asm__ (\"mulhu\\t%0, %1, %2\" : \"=r\" (ph) : \"%r\" (__u), \"r\" (__v));\t\\\n  } while (0)\n#endif\n\n#if (defined (__SH2__) || defined (__SH3__) || defined (__SH4__)) && W_TYPE_SIZE == 32\n#define umul_ppmm(w1, w0, u, v) \\\n  __asm__ (\"dmulu.l %2,%3\\n\\tsts macl,%1\\n\\tsts mach,%0\"\t\t\\\n\t   : \"=r\" (w1), \"=r\" (w0) : \"r\" (u), \"r\" (v) : \"macl\", \"mach\")\n#endif\n\n#if defined (__sparc__) && W_TYPE_SIZE == 32\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\"addcc %r4,%5,%1\\n\\taddx %r2,%3,%0\"\t\t\t\t\\\n\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t   : \"rJ\" (ah), \"rI\" (bh),\"%rJ\" (al), \"rI\" (bl)\t\t\t\\\n\t   __CLOBBER_CC)\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\"subcc %r4,%5,%1\\n\\tsubx %r2,%3,%0\"\t\t\t\t\\\n\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t   : \"rJ\" (ah), \"rI\" (bh), \"rJ\" (al), \"rI\" (bl)\t\\\n\t   __CLOBBER_CC)\n \n#if defined (__sparc_v9__) || defined (__sparcv9)\n \n#if 0\n \n#define umul_ppmm(w1, w0, u, v) \\\n  __asm__ (\"mulx %2,%3,%%g1; srl %%g1,0,%1; srlx %%g1,32,%0\" :\t\t\\\n\t   \"=r\" (w1), \"=r\" (w0) : \"r\" (u), \"r\" (v) : \"g1\")\n#else\n \n#define umul_ppmm(w1, w0, u, v) \\\n  __asm__ (\"umul %2,%3,%1;rd %%y,%0\" : \"=r\" (w1), \"=r\" (w0) : \"r\" (u), \"r\" (v))\n#endif\n \n#define udiv_qrnnd(q, r, n1, n0, d) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    USItype __q;\t\t\t\t\t\t\t\\\n    __asm__ (\"mov %1,%%y;nop;nop;nop;udiv %2,%3,%0\"\t\t\t\\\n\t     : \"=r\" (__q) : \"r\" (n1), \"r\" (n0), \"r\" (d));\t\t\\\n    (r) = (n0) - __q * (d);\t\t\t\t\t\t\\\n    (q) = __q;\t\t\t\t\t\t\t\t\\\n  } while (0)\n#else\n#if defined (__sparc_v8__)    \t\t\t\t\\\n  || defined (__sparcv8)      \t\t\t\t\\\n  || HAVE_HOST_CPU_supersparc\n \n#define umul_ppmm(w1, w0, u, v) \\\n  __asm__ (\"umul %2,%3,%1;rd %%y,%0\" : \"=r\" (w1), \"=r\" (w0) : \"r\" (u), \"r\" (v))\n\n#if HAVE_HOST_CPU_supersparc\n#else\n \n#define udiv_qrnnd(q, r, n1, n0, d) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    USItype __q;\t\t\t\t\t\t\t\\\n    __asm__ (\"mov %1,%%y;nop;nop;nop;udiv %2,%3,%0\"\t\t\t\\\n\t     : \"=r\" (__q) : \"r\" (n1), \"r\" (n0), \"r\" (d));\t\t\\\n    (r) = (n0) - __q * (d);\t\t\t\t\t\t\\\n    (q) = __q;\t\t\t\t\t\t\t\t\\\n  } while (0)\n#endif  \n\n#else  \n#if defined (__sparclite__)\n \n#define umul_ppmm(w1, w0, u, v) \\\n  __asm__ (\"umul %2,%3,%1;rd %%y,%0\" : \"=r\" (w1), \"=r\" (w0) : \"r\" (u), \"r\" (v))\n#define udiv_qrnnd(q, r, n1, n0, d) \\\n  __asm__ (\"! Inlined udiv_qrnnd\\n\"\t\t\t\t\t\\\n\"\twr\t%%g0,%2,%%y\t! Not a delayed write for sparclite\\n\"\t\\\n\"\ttst\t%%g0\\n\"\t\t\t\t\t\t\t\\\n\"\tdivscc\t%3,%4,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tdivscc\t%%g1,%4,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tdivscc\t%%g1,%4,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tdivscc\t%%g1,%4,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tdivscc\t%%g1,%4,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tdivscc\t%%g1,%4,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tdivscc\t%%g1,%4,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tdivscc\t%%g1,%4,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tdivscc\t%%g1,%4,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tdivscc\t%%g1,%4,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tdivscc\t%%g1,%4,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tdivscc\t%%g1,%4,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tdivscc\t%%g1,%4,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tdivscc\t%%g1,%4,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tdivscc\t%%g1,%4,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tdivscc\t%%g1,%4,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tdivscc\t%%g1,%4,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tdivscc\t%%g1,%4,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tdivscc\t%%g1,%4,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tdivscc\t%%g1,%4,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tdivscc\t%%g1,%4,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tdivscc\t%%g1,%4,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tdivscc\t%%g1,%4,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tdivscc\t%%g1,%4,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tdivscc\t%%g1,%4,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tdivscc\t%%g1,%4,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tdivscc\t%%g1,%4,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tdivscc\t%%g1,%4,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tdivscc\t%%g1,%4,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tdivscc\t%%g1,%4,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tdivscc\t%%g1,%4,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tdivscc\t%%g1,%4,%0\\n\"\t\t\t\t\t\t\\\n\"\trd\t%%y,%1\\n\"\t\t\t\t\t\t\\\n\"\tbl,a 1f\\n\"\t\t\t\t\t\t\t\\\n\"\tadd\t%1,%4,%1\\n\"\t\t\t\t\t\t\\\n\"1:\t! End of inline udiv_qrnnd\"\t\t\t\t\t\\\n\t   : \"=r\" (q), \"=r\" (r) : \"r\" (n1), \"r\" (n0), \"rI\" (d)\t\t\\\n\t   : \"%g1\" __AND_CLOBBER_CC)\n#define count_leading_zeros(count, x) \\\n  __asm__ (\"scan %1,1,%0\" : \"=r\" (count) : \"r\" (x))\n \n#endif  \n#endif  \n#endif  \n \n#ifndef umul_ppmm\n#define umul_ppmm(w1, w0, u, v) \\\n  __asm__ (\"! Inlined umul_ppmm\\n\"\t\t\t\t\t\\\n\"\twr\t%%g0,%2,%%y\t! SPARC has 0-3 delay insn after a wr\\n\" \\\n\"\tsra\t%3,31,%%g2\t! Don't move this insn\\n\"\t\t\\\n\"\tand\t%2,%%g2,%%g2\t! Don't move this insn\\n\"\t\t\\\n\"\tandcc\t%%g0,0,%%g1\t! Don't move this insn\\n\"\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,%3,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tmulscc\t%%g1,0,%%g1\\n\"\t\t\t\t\t\t\\\n\"\tadd\t%%g1,%%g2,%0\\n\"\t\t\t\t\t\t\\\n\"\trd\t%%y,%1\"\t\t\t\t\t\t\t\\\n\t   : \"=r\" (w1), \"=r\" (w0) : \"%rI\" (u), \"r\" (v)\t\t\t\\\n\t   : \"%g1\", \"%g2\" __AND_CLOBBER_CC)\n#endif\n#ifndef udiv_qrnnd\n#ifndef LONGLONG_STANDALONE\n#define udiv_qrnnd(q, r, n1, n0, d) \\\n  do { UWtype __r;\t\t\t\t\t\t\t\\\n    (q) = __MPN(udiv_qrnnd) (&__r, (n1), (n0), (d));\t\t\t\\\n    (r) = __r;\t\t\t\t\t\t\t\t\\\n  } while (0)\nextern UWtype __MPN(udiv_qrnnd) (UWtype *, UWtype, UWtype, UWtype);\n#endif  \n#endif  \n#endif  \n\n#if defined (__sparc__) && W_TYPE_SIZE == 64\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\t\t\t\t\t\t\t\t\\\n       \"addcc\t%r4,%5,%1\\n\"\t\t\t\t\t\t\\\n      \"\taddccc\t%r6,%7,%%g0\\n\"\t\t\t\t\t\t\\\n      \"\taddc\t%r2,%3,%0\"\t\t\t\t\t\t\\\n       : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\t\\\n       : \"rJ\"  ((UDItype)(ah)), \"rI\" ((UDItype)(bh)),\t\t\t\\\n\t \"%rJ\" ((UDItype)(al)), \"rI\" ((UDItype)(bl)),\t\t\t\\\n\t \"%rJ\" ((UDItype)(al) >> 32), \"rI\" ((UDItype)(bl) >> 32)\t\\\n\t   __CLOBBER_CC)\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\t\t\t\t\t\t\t\t\\\n       \"subcc\t%r4,%5,%1\\n\"\t\t\t\t\t\t\\\n      \"\tsubccc\t%r6,%7,%%g0\\n\"\t\t\t\t\t\t\\\n      \"\tsubc\t%r2,%3,%0\"\t\t\t\t\t\t\\\n       : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\t\\\n       : \"rJ\" ((UDItype)(ah)), \"rI\" ((UDItype)(bh)),\t\t\t\\\n\t \"rJ\" ((UDItype)(al)), \"rI\" ((UDItype)(bl)),\t\t\t\\\n\t \"rJ\" ((UDItype)(al) >> 32), \"rI\" ((UDItype)(bl) >> 32)\t\t\\\n\t   __CLOBBER_CC)\n#if __VIS__ >= 0x300\n#undef add_ssaaaa\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\t\t\t\t\t\t\t\t\\\n       \"addcc\t%r4, %5, %1\\n\"\t\t\t\t\t\t\\\n      \"\taddxc\t%r2, %r3, %0\"\t\t\t\t\t\t\\\n\t  : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n       : \"rJ\"  ((UDItype)(ah)), \"rJ\" ((UDItype)(bh)),\t\t\t\\\n\t \"%rJ\" ((UDItype)(al)), \"rI\" ((UDItype)(bl)) __CLOBBER_CC)\n#define umul_ppmm(ph, pl, m0, m1) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UDItype __m0 = (m0), __m1 = (m1);\t\t\t\t\t\\\n    (pl) = __m0 * __m1;\t\t\t\t\t\t\t\\\n    __asm__ (\"umulxhi\\t%2, %1, %0\"\t\t\t\t\t\\\n\t     : \"=r\" (ph)\t\t\t\t\t\t\\\n\t     : \"%r\" (__m0), \"r\" (__m1));\t\t\t\t\\\n  } while (0)\n#define count_leading_zeros(count, x) \\\n  __asm__ (\"lzd\\t%1,%0\" : \"=r\" (count) : \"r\" (x))\n \n#define COUNT_LEADING_ZEROS_NEED_CLZ_TAB\n#endif\n#endif\n\n#if (defined (__vax) || defined (__vax__)) && W_TYPE_SIZE == 32\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\"addl2 %5,%1\\n\\tadwc %3,%0\"\t\t\t\t\t\\\n\t   : \"=g\" (sh), \"=&g\" (sl)\t\t\t\t\t\\\n\t   : \"0\"  ((USItype)(ah)), \"g\" ((USItype)(bh)),\t\t\t\\\n\t     \"%1\" ((USItype)(al)), \"g\" ((USItype)(bl)))\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\"subl2 %5,%1\\n\\tsbwc %3,%0\"\t\t\t\t\t\\\n\t   : \"=g\" (sh), \"=&g\" (sl)\t\t\t\t\t\\\n\t   : \"0\" ((USItype)(ah)), \"g\" ((USItype)(bh)),\t\t\t\\\n\t     \"1\" ((USItype)(al)), \"g\" ((USItype)(bl)))\n#define smul_ppmm(xh, xl, m0, m1) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    union {UDItype __ll;\t\t\t\t\t\t\\\n\t   struct {USItype __l, __h;} __i;\t\t\t\t\\\n\t  } __x;\t\t\t\t\t\t\t\\\n    USItype __m0 = (m0), __m1 = (m1);\t\t\t\t\t\\\n    __asm__ (\"emul %1,%2,$0,%0\"\t\t\t\t\t\t\\\n\t     : \"=g\" (__x.__ll) : \"g\" (__m0), \"g\" (__m1));\t\t\\\n    (xh) = __x.__i.__h; (xl) = __x.__i.__l;\t\t\t\t\\\n  } while (0)\n#define sdiv_qrnnd(q, r, n1, n0, d) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    union {DItype __ll;\t\t\t\t\t\t\t\\\n\t   struct {SItype __l, __h;} __i;\t\t\t\t\\\n\t  } __x;\t\t\t\t\t\t\t\\\n    __x.__i.__h = n1; __x.__i.__l = n0;\t\t\t\t\t\\\n    __asm__ (\"ediv %3,%2,%0,%1\"\t\t\t\t\t\t\\\n\t     : \"=g\" (q), \"=g\" (r) : \"g\" (__x.__ll), \"g\" (d));\t\t\\\n  } while (0)\n#if 0\n \n#define count_trailing_zeros(count,x)\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    __asm__ (\"ffs 0, 31, %1, %0\"\t\t\t\t\t\\\n\t     : \"=g\" (count)\t\t\t\t\t\t\\\n\t     : \"g\" ((USItype) (x)));\t\t\t\t\t\\\n  } while (0)\n#endif\n#endif  \n\n#if defined (__z8000__) && W_TYPE_SIZE == 16\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\"add\t%H1,%H5\\n\\tadc\t%H0,%H3\"\t\t\t\t\\\n\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t   : \"0\"  ((unsigned int)(ah)), \"r\" ((unsigned int)(bh)),\t\\\n\t     \"%1\" ((unsigned int)(al)), \"rQR\" ((unsigned int)(bl)))\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n  __asm__ (\"sub\t%H1,%H5\\n\\tsbc\t%H0,%H3\"\t\t\t\t\\\n\t   : \"=r\" (sh), \"=&r\" (sl)\t\t\t\t\t\\\n\t   : \"0\" ((unsigned int)(ah)), \"r\" ((unsigned int)(bh)),\t\\\n\t     \"1\" ((unsigned int)(al)), \"rQR\" ((unsigned int)(bl)))\n#define umul_ppmm(xh, xl, m0, m1) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    union {long int __ll;\t\t\t\t\t\t\\\n\t   struct {unsigned int __h, __l;} __i;\t\t\t\t\\\n\t  } __x;\t\t\t\t\t\t\t\\\n    unsigned int __m0 = (m0), __m1 = (m1);\t\t\t\t\\\n    __asm__ (\"mult\t%S0,%H3\"\t\t\t\t\t\\\n\t     : \"=r\" (__x.__i.__h), \"=r\" (__x.__i.__l)\t\t\t\\\n\t     : \"%1\" (m0), \"rQR\" (m1));\t\t\t\t\t\\\n    (xh) = __x.__i.__h; (xl) = __x.__i.__l;\t\t\t\t\\\n    (xh) += ((((signed int) __m0 >> 15) & __m1)\t\t\t\t\\\n\t     + (((signed int) __m1 >> 15) & __m0));\t\t\t\\\n  } while (0)\n#endif  \n\n#endif  \n\n#endif  \n\n\n \n#if !defined (umul_ppmm) && defined (__umulsidi3)\n#define umul_ppmm(ph, pl, m0, m1) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UDWtype __ll = __umulsidi3 (m0, m1);\t\t\t\t\\\n    ph = (UWtype) (__ll >> W_TYPE_SIZE);\t\t\t\t\\\n    pl = (UWtype) __ll;\t\t\t\t\t\t\t\\\n  } while (0)\n#endif\n\n#if !defined (__umulsidi3)\n#define __umulsidi3(u, v) \\\n  ({UWtype __hi, __lo;\t\t\t\t\t\t\t\\\n    umul_ppmm (__hi, __lo, u, v);\t\t\t\t\t\\\n    ((UDWtype) __hi << W_TYPE_SIZE) | __lo; })\n#endif\n\n\n#if defined (__cplusplus)\n#define __longlong_h_C \"C\"\n#else\n#define __longlong_h_C\n#endif\n\n \n\n#define mpn_umul_ppmm  __MPN(umul_ppmm)\nextern __longlong_h_C UWtype mpn_umul_ppmm (UWtype *, UWtype, UWtype);\n\n#if ! defined (umul_ppmm) && HAVE_NATIVE_mpn_umul_ppmm  \\\n  && ! defined (LONGLONG_STANDALONE)\n#define umul_ppmm(wh, wl, u, v)\t\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UWtype __umul_ppmm__p0;\t\t\t\t\t\t\\\n    (wh) = mpn_umul_ppmm (&__umul_ppmm__p0, (UWtype) (u), (UWtype) (v));\\\n    (wl) = __umul_ppmm__p0;\t\t\t\t\t\t\\\n  } while (0)\n#endif\n\n#define mpn_umul_ppmm_r  __MPN(umul_ppmm_r)\nextern __longlong_h_C UWtype mpn_umul_ppmm_r (UWtype, UWtype, UWtype *);\n\n#if ! defined (umul_ppmm) && HAVE_NATIVE_mpn_umul_ppmm_r\t\\\n  && ! defined (LONGLONG_STANDALONE)\n#define umul_ppmm(wh, wl, u, v)\t\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UWtype __umul_p0;\t\t\t\t\t\t\t\\\n    (wh) = mpn_umul_ppmm_r ((UWtype) (u), (UWtype) (v), &__umul_p0);\t\\\n    (wl) = __umul_p0;\t\t\t\t\t\t\t\\\n  } while (0)\n#endif\n\n#define mpn_udiv_qrnnd  __MPN(udiv_qrnnd)\nextern __longlong_h_C UWtype mpn_udiv_qrnnd (UWtype *, UWtype, UWtype, UWtype);\n\n#if ! defined (udiv_qrnnd) && HAVE_NATIVE_mpn_udiv_qrnnd\t\\\n  && ! defined (LONGLONG_STANDALONE)\n#define udiv_qrnnd(q, r, n1, n0, d)\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UWtype __udiv_qrnnd_r;\t\t\t\t\t\t\\\n    (q) = mpn_udiv_qrnnd (&__udiv_qrnnd_r,\t\t\t\t\\\n\t\t\t  (UWtype) (n1), (UWtype) (n0), (UWtype) d);\t\\\n    (r) = __udiv_qrnnd_r;\t\t\t\t\t\t\\\n  } while (0)\n#endif\n\n#define mpn_udiv_qrnnd_r  __MPN(udiv_qrnnd_r)\nextern __longlong_h_C UWtype mpn_udiv_qrnnd_r (UWtype, UWtype, UWtype, UWtype *);\n\n#if ! defined (udiv_qrnnd) && HAVE_NATIVE_mpn_udiv_qrnnd_r\t\\\n  && ! defined (LONGLONG_STANDALONE)\n#define udiv_qrnnd(q, r, n1, n0, d)\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UWtype __udiv_qrnnd_r;\t\t\t\t\t\t\\\n    (q) = mpn_udiv_qrnnd_r ((UWtype) (n1), (UWtype) (n0), (UWtype) d,\t\\\n\t\t\t    &__udiv_qrnnd_r);\t\t\t\t\\\n    (r) = __udiv_qrnnd_r;\t\t\t\t\t\t\\\n  } while (0)\n#endif\n\n\n \n\n#if !defined (add_ssaaaa)\n#define add_ssaaaa(sh, sl, ah, al, bh, bl) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UWtype __x;\t\t\t\t\t\t\t\t\\\n    UWtype __al = (al);\t\t\t\t\t\t\t\\\n    UWtype __bl = (bl);\t\t\t\t\t\t\t\\\n    __x = __al + __bl;\t\t\t\t\t\t\t\\\n    (sh) = (ah) + (bh) + (__x < __al);\t\t\t\t\t\\\n    (sl) = __x;\t\t\t\t\t\t\t\t\\\n  } while (0)\n#endif\n\n#if !defined (sub_ddmmss)\n#define sub_ddmmss(sh, sl, ah, al, bh, bl) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UWtype __x;\t\t\t\t\t\t\t\t\\\n    UWtype __al = (al);\t\t\t\t\t\t\t\\\n    UWtype __bl = (bl);\t\t\t\t\t\t\t\\\n    __x = __al - __bl;\t\t\t\t\t\t\t\\\n    (sh) = (ah) - (bh) - (__al < __bl);\t\t\t\t\t\\\n    (sl) = __x;\t\t\t\t\t\t\t\t\\\n  } while (0)\n#endif\n\n \n#if !defined (umul_ppmm) && defined (smul_ppmm)\n#define umul_ppmm(w1, w0, u, v)\t\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UWtype __w1;\t\t\t\t\t\t\t\\\n    UWtype __xm0 = (u), __xm1 = (v);\t\t\t\t\t\\\n    smul_ppmm (__w1, w0, __xm0, __xm1);\t\t\t\t\t\\\n    (w1) = __w1 + (-(__xm0 >> (W_TYPE_SIZE - 1)) & __xm1)\t\t\\\n\t\t+ (-(__xm1 >> (W_TYPE_SIZE - 1)) & __xm0);\t\t\\\n  } while (0)\n#endif\n\n \n\n#if !defined (umul_ppmm)\n#define umul_ppmm(w1, w0, u, v)\t\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UWtype __x0, __x1, __x2, __x3;\t\t\t\t\t\\\n    UHWtype __ul, __vl, __uh, __vh;\t\t\t\t\t\\\n    UWtype __u = (u), __v = (v);\t\t\t\t\t\\\n\t\t\t\t\t\t\t\t\t\\\n    __ul = __ll_lowpart (__u);\t\t\t\t\t\t\\\n    __uh = __ll_highpart (__u);\t\t\t\t\t\t\\\n    __vl = __ll_lowpart (__v);\t\t\t\t\t\t\\\n    __vh = __ll_highpart (__v);\t\t\t\t\t\t\\\n\t\t\t\t\t\t\t\t\t\\\n    __x0 = (UWtype) __ul * __vl;\t\t\t\t\t\\\n    __x1 = (UWtype) __ul * __vh;\t\t\t\t\t\\\n    __x2 = (UWtype) __uh * __vl;\t\t\t\t\t\\\n    __x3 = (UWtype) __uh * __vh;\t\t\t\t\t\\\n\t\t\t\t\t\t\t\t\t\\\n    __x1 += __ll_highpart (__x0); \t\t\\\n    __x1 += __x2;\t\t \t\t\\\n    if (__x1 < __x2)\t\t \t\t\t\\\n      __x3 += __ll_B;\t\t \t\\\n\t\t\t\t\t\t\t\t\t\\\n    (w1) = __x3 + __ll_highpart (__x1);\t\t\t\t\t\\\n    (w0) = (__x1 << W_TYPE_SIZE/2) + __ll_lowpart (__x0);\t\t\\\n  } while (0)\n#endif\n\n \n#if !defined (smul_ppmm)\n#define smul_ppmm(w1, w0, u, v)\t\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UWtype __w1;\t\t\t\t\t\t\t\\\n    UWtype __xm0 = (u), __xm1 = (v);\t\t\t\t\t\\\n    umul_ppmm (__w1, w0, __xm0, __xm1);\t\t\t\t\t\\\n    (w1) = __w1 - (-(__xm0 >> (W_TYPE_SIZE - 1)) & __xm1)\t\t\\\n\t\t- (-(__xm1 >> (W_TYPE_SIZE - 1)) & __xm0);\t\t\\\n  } while (0)\n#endif\n\n \n#define __udiv_qrnnd_c(q, r, n1, n0, d) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UWtype __d1, __d0, __q1, __q0, __r1, __r0, __m;\t\t\t\\\n\t\t\t\t\t\t\t\t\t\\\n    ASSERT ((d) != 0);\t\t\t\t\t\t\t\\\n    ASSERT ((n1) < (d));\t\t\t\t\t\t\\\n\t\t\t\t\t\t\t\t\t\\\n    __d1 = __ll_highpart (d);\t\t\t\t\t\t\\\n    __d0 = __ll_lowpart (d);\t\t\t\t\t\t\\\n\t\t\t\t\t\t\t\t\t\\\n    __q1 = (n1) / __d1;\t\t\t\t\t\t\t\\\n    __r1 = (n1) - __q1 * __d1;\t\t\t\t\t\t\\\n    __m = __q1 * __d0;\t\t\t\t\t\t\t\\\n    __r1 = __r1 * __ll_B | __ll_highpart (n0);\t\t\t\t\\\n    if (__r1 < __m)\t\t\t\t\t\t\t\\\n      {\t\t\t\t\t\t\t\t\t\\\n\t__q1--, __r1 += (d);\t\t\t\t\t\t\\\n\tif (__r1 >= (d))  \\\n\t  if (__r1 < __m)\t\t\t\t\t\t\\\n\t    __q1--, __r1 += (d);\t\t\t\t\t\\\n      }\t\t\t\t\t\t\t\t\t\\\n    __r1 -= __m;\t\t\t\t\t\t\t\\\n\t\t\t\t\t\t\t\t\t\\\n    __q0 = __r1 / __d1;\t\t\t\t\t\t\t\\\n    __r0 = __r1  - __q0 * __d1;\t\t\t\t\t\t\\\n    __m = __q0 * __d0;\t\t\t\t\t\t\t\\\n    __r0 = __r0 * __ll_B | __ll_lowpart (n0);\t\t\t\t\\\n    if (__r0 < __m)\t\t\t\t\t\t\t\\\n      {\t\t\t\t\t\t\t\t\t\\\n\t__q0--, __r0 += (d);\t\t\t\t\t\t\\\n\tif (__r0 >= (d))\t\t\t\t\t\t\\\n\t  if (__r0 < __m)\t\t\t\t\t\t\\\n\t    __q0--, __r0 += (d);\t\t\t\t\t\\\n      }\t\t\t\t\t\t\t\t\t\\\n    __r0 -= __m;\t\t\t\t\t\t\t\\\n\t\t\t\t\t\t\t\t\t\\\n    (q) = __q1 * __ll_B | __q0;\t\t\t\t\t\t\\\n    (r) = __r0;\t\t\t\t\t\t\t\t\\\n  } while (0)\n\n \n#if !defined (udiv_qrnnd) && defined (sdiv_qrnnd) \\\n  && ! defined (LONGLONG_STANDALONE)\n#define udiv_qrnnd(q, r, nh, nl, d) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UWtype __r;\t\t\t\t\t\t\t\t\\\n    (q) = __MPN(udiv_w_sdiv) (&__r, nh, nl, d);\t\t\t\t\\\n    (r) = __r;\t\t\t\t\t\t\t\t\\\n  } while (0)\n__GMP_DECLSPEC UWtype __MPN(udiv_w_sdiv) (UWtype *, UWtype, UWtype, UWtype);\n#endif\n\n \n#if !defined (udiv_qrnnd)\n#define UDIV_NEEDS_NORMALIZATION 1\n#define udiv_qrnnd __udiv_qrnnd_c\n#endif\n\n#if !defined (count_leading_zeros)\n#define count_leading_zeros(count, x) \\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UWtype __xr = (x);\t\t\t\t\t\t\t\\\n    UWtype __a;\t\t\t\t\t\t\t\t\\\n\t\t\t\t\t\t\t\t\t\\\n    if (W_TYPE_SIZE == 32)\t\t\t\t\t\t\\\n      {\t\t\t\t\t\t\t\t\t\\\n\t__a = __xr < ((UWtype) 1 << 2*__BITS4)\t\t\t\t\\\n\t  ? (__xr < ((UWtype) 1 << __BITS4) ? 1 : __BITS4 + 1)\t\t\\\n\t  : (__xr < ((UWtype) 1 << 3*__BITS4) ? 2*__BITS4 + 1\t\t\\\n\t  : 3*__BITS4 + 1);\t\t\t\t\t\t\\\n      }\t\t\t\t\t\t\t\t\t\\\n    else\t\t\t\t\t\t\t\t\\\n      {\t\t\t\t\t\t\t\t\t\\\n\tfor (__a = W_TYPE_SIZE - 8; __a > 0; __a -= 8)\t\t\t\\\n\t  if (((__xr >> __a) & 0xff) != 0)\t\t\t\t\\\n\t    break;\t\t\t\t\t\t\t\\\n\t++__a;\t\t\t\t\t\t\t\t\\\n      }\t\t\t\t\t\t\t\t\t\\\n\t\t\t\t\t\t\t\t\t\\\n    (count) = W_TYPE_SIZE + 1 - __a - __clz_tab[__xr >> __a];\t\t\\\n  } while (0)\n \n#define COUNT_LEADING_ZEROS_0 (W_TYPE_SIZE - 1)\n#define COUNT_LEADING_ZEROS_NEED_CLZ_TAB\n#define COUNT_LEADING_ZEROS_SLOW\n#endif\n\n \n#if HAVE_HOST_CPU_FAMILY_x86 && WANT_FAT_BINARY\n#define COUNT_LEADING_ZEROS_NEED_CLZ_TAB\n#endif\n\n#ifdef COUNT_LEADING_ZEROS_NEED_CLZ_TAB\nextern const unsigned char __GMP_DECLSPEC __clz_tab[129];\n#endif\n\n#if !defined (count_trailing_zeros)\n#if !defined (COUNT_LEADING_ZEROS_SLOW)\n \n#define count_trailing_zeros(count, x)\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UWtype __ctz_x = (x);\t\t\t\t\t\t\\\n    UWtype __ctz_c;\t\t\t\t\t\t\t\\\n    ASSERT (__ctz_x != 0);\t\t\t\t\t\t\\\n    count_leading_zeros (__ctz_c, __ctz_x & -__ctz_x);\t\t\t\\\n    (count) = W_TYPE_SIZE - 1 - __ctz_c;\t\t\t\t\\\n  } while (0)\n#else\n \n#define count_trailing_zeros(count, x)\t\t\t\t\t\\\n  do {\t\t\t\t\t\t\t\t\t\\\n    UWtype __ctz_x = (x);\t\t\t\t\t\t\\\n    int __ctz_c;\t\t\t\t\t\t\t\\\n\t\t\t\t\t\t\t\t\t\\\n    if (LIKELY ((__ctz_x & 0xff) != 0))\t\t\t\t\t\\\n      (count) = __clz_tab[__ctz_x & -__ctz_x] - 2;\t\t\t\\\n    else\t\t\t\t\t\t\t\t\\\n      {\t\t\t\t\t\t\t\t\t\\\n\tfor (__ctz_c = 8 - 2; __ctz_c < W_TYPE_SIZE - 2; __ctz_c += 8)\t\\\n\t  {\t\t\t\t\t\t\t\t\\\n\t    __ctz_x >>= 8;\t\t\t\t\t\t\\\n\t    if (LIKELY ((__ctz_x & 0xff) != 0))\t\t\t\t\\\n\t      break;\t\t\t\t\t\t\t\\\n\t  }\t\t\t\t\t\t\t\t\\\n\t\t\t\t\t\t\t\t\t\\\n\t(count) = __ctz_c + __clz_tab[__ctz_x & -__ctz_x];\t\t\\\n      }\t\t\t\t\t\t\t\t\t\\\n  } while (0)\n#endif\n#endif\n\n#ifndef UDIV_NEEDS_NORMALIZATION\n#define UDIV_NEEDS_NORMALIZATION 0\n#endif\n\n \n#ifndef UDIV_PREINV_ALWAYS\n#define UDIV_PREINV_ALWAYS 0\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}