<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="dds_PG_pw24_synth_1" LaunchPart="xc7z010clg400-1" LaunchTime="1471271518">
  <File Type="PA-TCL" Name="dds_PG_pw24.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="dds_PG_pw24_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="dds_PG_pw24.vds"/>
  <File Type="RDS-UTIL" Name="dds_PG_pw24_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="dds_PG_pw24_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="dds_PG_pw24.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="dds_PG_pw24_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="dds_PG_pw24_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dds_PG_pw24">
    <File Path="$PSRCDIR/sources_1/ip/dds_PG_pw24/dds_PG_pw24.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/GitHub/RedPitayaMaster/fpga/project/redpitaya.srcs/sources_1/ip/dds_PG_pw24/dds_PG_pw24.xci"/>
        <Attr Name="ImportTime" Val="1471271499"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="dds_PG_pw24"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dds_PG_pw24">
    <File Path="$PSRCDIR/sources_1/ip/dds_PG_pw24/dds_PG_pw24.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/GitHub/RedPitayaMaster/fpga/project/redpitaya.srcs/sources_1/ip/dds_PG_pw24/dds_PG_pw24.xci"/>
        <Attr Name="ImportTime" Val="1471271499"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="dds_PG_pw24"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
