-- VHDL for IBM SMS ALD group AddressModifierControl
-- Title: AddressModifierControl
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 11/7/2020 4:20:29 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity AddressModifierControl is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_LOGIC_GATE_D_1: in STD_LOGIC;
		PS_LOGIC_GATE_Z: in STD_LOGIC;
		MS_LOGIC_GATE_B_1: in STD_LOGIC;
		PS_LOGIC_GATE_A_OR_R: in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_3: in STD_LOGIC;
		MS_PROGRAM_RESET_5: in STD_LOGIC;
		PS_BORROW_LATCH_ON: in STD_LOGIC;
		PS_ZERO_LATCH_ON: in STD_LOGIC;
		MV_2ND_CHECK_TEST_SWITCH: in STD_LOGIC;
		PS_I_RING_1_OR_5_OR_6_OR_10_OR_1401_DOT_3_OR_8: in STD_LOGIC;
		PS_C_OR_D_CYCLE_CTRL: in STD_LOGIC;
		PS_I_CYCLE_CTRL: in STD_LOGIC;
		MS_X_CYCLE_CTRL: in STD_LOGIC;
		MS_1401_Q_OP_TRANS: in STD_LOGIC;
		MS_F_CYCLE_CTRL: in STD_LOGIC;
		MS_NO_SCAN_CTRL: in STD_LOGIC;
		PS_1ST_SCAN_CTRL: in STD_LOGIC;
		MS_1ST_SCAN_CTRL: in STD_LOGIC;
		PS_1401_STORE_AR_OP_CODES: in STD_LOGIC;
		MS_INTR_BRANCH_DOT_B_CYCLE_CTRL: in STD_LOGIC;
		MV_STORAGE_SCAN_MODE_1: in STD_LOGIC;
		MS_DISPLAY_ROUTINE: in STD_LOGIC;
		PS_STORAGE_SCAN_ROUTINE: in STD_LOGIC;
		MV_CONS_MODE_SW_CE_MODE: in STD_LOGIC;
		MS_2ND_SCAN_CTRL: in STD_LOGIC;
		MS_3RD_SCAN_CTRL: in STD_LOGIC;
		MS_E_CYCLE_CTRL: in STD_LOGIC;
		SWITCH_ROT_STOR_SCAN_DK5: in STD_LOGIC_VECTOR(12 downTo 0);
		PS_NOT_EVEN_HUNDREDS_ADDR: out STD_LOGIC;
		PS_EVEN_HUNDREDS_ADDR: out STD_LOGIC;
		PS_RESET_ADDR_MOD_CTRL_LATCH: out STD_LOGIC;
		PS_ADDR_MOD_SET_TO_PLUS_ONE: out STD_LOGIC;
		PS_ADDR_MOD_SET_TO_MINUS_ONE: out STD_LOGIC;
		PS_ADDR_MOD_SET_TO_ZERO: out STD_LOGIC);
end AddressModifierControl;


ARCHITECTURE structural of AddressModifierControl is

BEGIN

Page_14_71_40_1: ENTITY ALD_14_71_40_1_ADDRESS_MODIFIER_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_LOGIC_GATE_B_1 =>
		MS_LOGIC_GATE_B_1,
	PS_BORROW_LATCH_ON =>
		PS_BORROW_LATCH_ON,
	PS_LOGIC_GATE_D_1 =>
		PS_LOGIC_GATE_D_1,
	MS_PROGRAM_RESET_5 =>
		MS_PROGRAM_RESET_5,
	PS_ZERO_LATCH_ON =>
		PS_ZERO_LATCH_ON,
	PS_2ND_CLOCK_PULSE_3 =>
		PS_2ND_CLOCK_PULSE_3,
	MV_2ND_CHECK_TEST_SWITCH =>
		MV_2ND_CHECK_TEST_SWITCH,
	PS_LOGIC_GATE_A_OR_R =>
		PS_LOGIC_GATE_A_OR_R,
	PS_LOGIC_GATE_Z =>
		PS_LOGIC_GATE_Z,
	PS_EVEN_HUNDREDS_ADDR =>
		PS_EVEN_HUNDREDS_ADDR,
	PS_NOT_EVEN_HUNDREDS_ADDR =>
		PS_NOT_EVEN_HUNDREDS_ADDR,
	PS_RESET_ADDR_MOD_CTRL_LATCH =>
		PS_RESET_ADDR_MOD_CTRL_LATCH
	);

Page_14_71_41_1: ENTITY ALD_14_71_41_1_ADDRESS_MODIFIER_CONTROL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_CYCLE_CTRL =>
		PS_I_CYCLE_CTRL,
	MV_STORAGE_SCAN_MODE_1 =>
		MV_STORAGE_SCAN_MODE_1,
	MS_2ND_SCAN_CTRL =>
		MS_2ND_SCAN_CTRL,
	MS_E_CYCLE_CTRL =>
		MS_E_CYCLE_CTRL,
	MS_F_CYCLE_CTRL =>
		MS_F_CYCLE_CTRL,
	MS_NO_SCAN_CTRL =>
		MS_NO_SCAN_CTRL,
	PS_C_OR_D_CYCLE_CTRL =>
		PS_C_OR_D_CYCLE_CTRL,
	PS_I_RING_1_OR_5_OR_6_OR_10_OR_1401_DOT_3_OR_8 =>
		PS_I_RING_1_OR_5_OR_6_OR_10_OR_1401_DOT_3_OR_8,
	MS_DISPLAY_ROUTINE =>
		MS_DISPLAY_ROUTINE,
	PS_STORAGE_SCAN_ROUTINE =>
		PS_STORAGE_SCAN_ROUTINE,
	PS_1401_STORE_AR_OP_CODES =>
		PS_1401_STORE_AR_OP_CODES,
	PS_1ST_SCAN_CTRL =>
		PS_1ST_SCAN_CTRL,
	MS_1401_Q_OP_TRANS =>
		MS_1401_Q_OP_TRANS,
	MV_CONS_MODE_SW_CE_MODE =>
		MV_CONS_MODE_SW_CE_MODE,
	MS_INTR_BRANCH_DOT_B_CYCLE_CTRL =>
		MS_INTR_BRANCH_DOT_B_CYCLE_CTRL,
	MS_1ST_SCAN_CTRL =>
		MS_1ST_SCAN_CTRL,
	MS_3RD_SCAN_CTRL =>
		MS_3RD_SCAN_CTRL,
	MS_X_CYCLE_CTRL =>
		MS_X_CYCLE_CTRL,
	SWITCH_ROT_STOR_SCAN_DK5 =>
		SWITCH_ROT_STOR_SCAN_DK5,
	PS_ADDR_MOD_SET_TO_PLUS_ONE =>
		PS_ADDR_MOD_SET_TO_PLUS_ONE,
	PS_ADDR_MOD_SET_TO_ZERO =>
		PS_ADDR_MOD_SET_TO_ZERO,
	PS_ADDR_MOD_SET_TO_MINUS_ONE =>
		PS_ADDR_MOD_SET_TO_MINUS_ONE
	);


END;
