Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Oct 21 15:30:31 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file my_1sec_timing_summary_routed.rpt -pb my_1sec_timing_summary_routed.pb -rpx my_1sec_timing_summary_routed.rpx -warn_on_violation
| Design       : my_1sec
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  42          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (42)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (81)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (42)
-------------------------
 There are 42 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (81)
-------------------------------------------------
 There are 81 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   89          inf        0.000                      0                   89           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            89 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FND_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FND[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.692ns  (logic 4.125ns (61.640%)  route 2.567ns (38.360%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  FND_reg[1]/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FND_reg[1]/Q
                         net (fo=1, routed)           2.567     2.986    FND_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         3.706     6.692 r  FND_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.692    FND[1]
    W16                                                               r  FND[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FND_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FND[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.546ns  (logic 3.982ns (60.832%)  route 2.564ns (39.168%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  FND_reg[2]/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FND_reg[2]/Q
                         net (fo=1, routed)           2.564     3.020    FND_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         3.526     6.546 r  FND_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.546    FND[2]
    V16                                                               r  FND[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FND_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FND[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.244ns  (logic 4.231ns (67.765%)  route 2.013ns (32.235%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  FND_reg[5]/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FND_reg[5]/Q
                         net (fo=1, routed)           2.013     2.432    FND_OBUF[5]
    Y14                  OBUF (Prop_obuf_I_O)         3.812     6.244 r  FND_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.244    FND[5]
    Y14                                                               r  FND[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FND_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FND[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.155ns  (logic 4.232ns (68.751%)  route 1.923ns (31.249%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE                         0.000     0.000 r  FND_reg[6]/C
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FND_reg[6]/Q
                         net (fo=1, routed)           1.923     2.342    FND_OBUF[6]
    W14                  OBUF (Prop_obuf_I_O)         3.813     6.155 r  FND_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.155    FND[6]
    W14                                                               r  FND[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FND_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FND[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.941ns  (logic 4.076ns (68.602%)  route 1.865ns (31.398%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE                         0.000     0.000 r  FND_reg[4]/C
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FND_reg[4]/Q
                         net (fo=1, routed)           1.865     2.321    FND_OBUF[4]
    T11                  OBUF (Prop_obuf_I_O)         3.620     5.941 r  FND_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.941    FND[4]
    T11                                                               r  FND[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FND_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FND[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.920ns  (logic 4.068ns (68.717%)  route 1.852ns (31.283%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE                         0.000     0.000 r  FND_reg[3]/C
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FND_reg[3]/Q
                         net (fo=1, routed)           1.852     2.308    FND_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.612     5.920 r  FND_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.920    FND[3]
    T10                                                               r  FND[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            enable_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.754ns  (logic 1.723ns (29.948%)  route 4.031ns (70.052%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  RST_IBUF_inst/O
                         net (fo=4, routed)           2.921     4.396    RST_IBUF
    SLICE_X42Y48         LUT4 (Prop_lut4_I1_O)        0.124     4.520 r  enable_i_2/O
                         net (fo=1, routed)           1.109     5.630    enable_i_2_n_0
    SLICE_X42Y49         LUT5 (Prop_lut5_I3_O)        0.124     5.754 r  enable_i_1/O
                         net (fo=1, routed)           0.000     5.754    enable_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FND_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FND[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.716ns  (logic 4.043ns (70.733%)  route 1.673ns (29.267%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  FND_reg[0]/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FND_reg[0]/Q
                         net (fo=1, routed)           1.673     2.129    FND_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         3.587     5.716 r  FND_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.716    FND[0]
    V12                                                               r  FND[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.678ns  (logic 4.002ns (70.477%)  route 1.676ns (29.523%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE                         0.000     0.000 r  LED_reg/C
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LED_reg/Q
                         net (fo=2, routed)           1.676     2.132    LED_OBUF
    L15                  OBUF (Prop_obuf_I_O)         3.546     5.678 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000     5.678    LED
    L15                                                               r  LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt_reg[24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.595ns  (logic 1.599ns (28.580%)  route 3.996ns (71.420%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=4, routed)           2.713     4.188    RST_IBUF
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.312 r  cnt[0]_i_1/O
                         net (fo=27, routed)          1.283     5.595    cnt[0]_i_1_n_0
    SLICE_X43Y54         FDRE                                         r  cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fnd_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fnd_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE                         0.000     0.000 r  fnd_cnt_reg[0]/C
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  fnd_cnt_reg[0]/Q
                         net (fo=15, routed)          0.122     0.263    fnd_cnt__0[0]
    SLICE_X42Y43         LUT6 (Prop_lut6_I4_O)        0.045     0.308 r  fnd_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.308    fnd_cnt[2]
    SLICE_X42Y43         FDRE                                         r  fnd_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE                         0.000     0.000 r  LED_reg/C
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED_reg/Q
                         net (fo=2, routed)           0.168     0.309    LED_OBUF
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.045     0.354 r  LED_i_1/O
                         net (fo=1, routed)           0.000     0.354    LED_i_1_n_0
    SLICE_X43Y55         FDRE                                         r  LED_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fnd_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE                         0.000     0.000 r  fnd_cnt_reg[3]/C
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  fnd_cnt_reg[3]/Q
                         net (fo=11, routed)          0.149     0.313    fnd_cnt__0[3]
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.358 r  fnd_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.358    fnd_cnt[1]
    SLICE_X42Y45         FDRE                                         r  fnd_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.231ns (63.673%)  route 0.132ns (36.327%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE                         0.000     0.000 r  cnt_reg[5]/C
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  cnt_reg[5]/Q
                         net (fo=2, routed)           0.065     0.206    cnt_reg[5]
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.045     0.251 r  cnt[0]_i_6/O
                         net (fo=2, routed)           0.067     0.318    cnt[0]_i_6_n_0
    SLICE_X42Y49         LUT5 (Prop_lut5_I4_O)        0.045     0.363 r  enable_i_1/O
                         net (fo=1, routed)           0.000     0.363    enable_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE                         0.000     0.000 r  cnt_reg[11]/C
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[11]/Q
                         net (fo=2, routed)           0.117     0.258    cnt_reg[11]
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    cnt_reg[8]_i_1_n_4
    SLICE_X43Y50         FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE                         0.000     0.000 r  cnt_reg[19]/C
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[19]/Q
                         net (fo=2, routed)           0.117     0.258    cnt_reg[19]
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    cnt_reg[16]_i_1_n_4
    SLICE_X43Y52         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE                         0.000     0.000 r  cnt_reg[23]/C
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[23]/Q
                         net (fo=2, routed)           0.117     0.258    cnt_reg[23]
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    cnt_reg[20]_i_1_n_4
    SLICE_X43Y53         FDRE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE                         0.000     0.000 r  cnt_reg[7]/C
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[7]/Q
                         net (fo=2, routed)           0.119     0.260    cnt_reg[7]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    cnt_reg[4]_i_1_n_4
    SLICE_X43Y49         FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE                         0.000     0.000 r  cnt_reg[15]/C
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[15]/Q
                         net (fo=2, routed)           0.120     0.261    cnt_reg[15]
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    cnt_reg[12]_i_1_n_4
    SLICE_X43Y51         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.120     0.261    cnt_reg[3]
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.369    cnt_reg[0]_i_2_n_4
    SLICE_X43Y48         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------





