<?xml version="1.0" encoding="UTF-8"?>
<?NLS TYPE="org.eclipse.help.toc"?>
<toc label="LVS Circuit Comparison" topic="topics/MGCChap_LvsCircuitComparison_id7231aab2.html"><topic label="LVS Circuit Comparison" href="topics/MGCChap_LvsCircuitComparison_id7231aab2.html"><topic label="Data Flow in LVS" href="topics/Concept_DataFlowInLvs_idb7ae1977.html"/><topic label="LVS Comparison" href="topics/Concept_LvsComparison_idfd9e1e6f.html"/><topic label="Initial Correspondence&#xA;Points" href="topics/Concept_InitialCorrespondencePoints_id310f19dc.html"/><topic label="Component Types" href="topics/Concept_ComponentTypes_id87b74345.html"/><topic label="Naming Conventions" href="topics/Contain_NamingConventions_id010ece78.html"><topic label="Instance Pins and&#xA;Pin Names" href="topics/Concept_InstancePinsPinNames_idfd801248.html"/><topic label="Net and Instance&#xA;Names" href="topics/Concept_NetInstanceNames_id7fbf25d2.html"/><topic label="Ports and Port Names" href="topics/Concept_PortsPortNames_id9052fd3b.html"/><topic label="Power and Ground&#xA;Nets" href="topics/Concept_PowerGroundNets_id4c595ceb.html"/><topic label="User-Given Names" href="topics/Concept_UserGivenNames_ide9df3df3.html"/><topic label="Case-Sensitive Handling&#xA;of Names" href="topics/Concept_CaseSensitiveHandlingNames_id93b278bb.html"/></topic><topic label="Built-In Device&#xA;Types" href="topics/Contain_BuiltInDeviceTypes_idcab14c76.html"><topic label="Capacitors" href="topics/Concept_Capacitors_ida3431490.html"/><topic label="Diodes" href="topics/Concept_Diodes_id2c53db84.html"/><topic label="MOS Transistors" href="topics/Concept_MosTransistors_id4dcb55c9.html"/><topic label="Resistors" href="topics/Concept_Resistors_id7519042e.html"/><topic label="Bipolar Transistors" href="topics/Concept_BipolarTransistors_idcf380584.html"/><topic label="JFET Transistors" href="topics/Concept_JfetTransistors_id53ed6039.html"/><topic label="Inductors" href="topics/Concept_Inductors_id8956f96a.html"/><topic label="Voltage Sources" href="topics/Concept_VoltageSources_iddc251ec2.html"/><topic label="X+ Devices" href="topics/Concept_XDevices_id5c905a1f.html"/><topic label="MS and MF Schematic&#xA;Devices" href="topics/Concept_MsMfSchematicDevices_ida842decb.html"/></topic><topic label="Methods for Matching&#xA;Circuit Elements" href="topics/Concept_MethodsMatchingCircuitElements_id4b08a74a.html"/><topic label="Circuit Comparison&#xA;Results" href="topics/Contain_CircuitComparisonResults_id3397bbed.html"><topic label="Ambiguity Resolution" href="topics/Concept_AmbiguityResolution_id05887d22.html"/></topic><topic label="Device Reduction" href="topics/Contain_DeviceReduction_idf3143ad0.html"><topic label="Parallel and Series&#xA;Device Reduction" href="topics/Concept_ParallelSeriesDeviceReduction_id683666d3.html"/><topic label="Generic Device Reduction" href="topics/Concept_GenericDeviceReduction_id47252413.html"/><topic label="Parallel MOS Transistor&#xA;Reduction" href="topics/Concept_ParallelMosTransistorReduction_id60194551.html"/><topic label="Series MOS Transistor&#xA;Reduction" href="topics/Concept_SeriesMosTransistorReduction_id912bee8e.html"/><topic label="Semi-Series MOS Transistor&#xA;Reduction" href="topics/Concept_SemiSeriesMosTransistorReduction_id0232f3fe.html"/><topic label="Split Gate Reduction" href="topics/Contain_SplitGateReduction_id35e17438.html"><topic label="Series-Parallel Split&#xA;Gate Reduction" href="topics/Concept_SeriesParallelSplitGateReduction_id2ece789b.html"/><topic label="Semi-Split Gate Reduction" href="topics/Concept_SemiSplitGateReduction_id362649fa.html"/><topic label="Input Order Considerations" href="topics/Concept_InputOrderConsiderations_idf521edd3.html"/><topic label="Error Tolerances" href="topics/Concept_ErrorTolerances_id9d4de965.html"/><topic label="Mixed Component Types" href="topics/Concept_MixedComponentTypes_id9253154f.html"/><topic label="Ambiguous Topologies&#xA;and Split Gate Reduction" href="topics/Concept_AmbiguousTopologiesSplitGateReduction_ide65e6862.html"/></topic><topic label="Parallel Capacitor&#xA;Reduction" href="topics/Concept_ParallelCapacitorReduction_id70502105.html"/><topic label="Series Capacitor&#xA;Reduction" href="topics/Concept_SeriesCapacitorReduction_id437aa50b.html"/><topic label="Parallel Resistor&#xA;Reduction" href="topics/Concept_ParallelResistorReduction_id0e02fa2c.html"/><topic label="Series Resistor Reduction" href="topics/Concept_SeriesResistorReduction_idd2d9e093.html"/><topic label="Parallel Diode Reduction" href="topics/Concept_ParallelDiodeReduction_id96eaf3e3.html"/><topic label="Parallel Bipolar&#xA;Transistor Reduction" href="topics/Concept_ParallelBipolarTransistorReduction_idf92fe362.html"/><topic label="Missing and Unknown&#xA;Property Values" href="topics/Concept_MissingUnknownPropertyValues_id90914a99.html"/><topic label="Case Comparison of&#xA;String Properties" href="topics/Concept_CaseComparisonStringProperties_id5220650e.html"/><topic label="Device Reduction&#xA;Programs" href="topics/Concept_DeviceReductionPrograms_id1d88c573.html"/><topic label="Tolerance in Device&#xA;Reduction" href="topics/Concept_ToleranceInDeviceReduction_iddee5341a.html"/></topic><topic label="Device Filtering" href="topics/Contain_DeviceFiltering_id40949307.html"><topic label="Filtering Unused&#xA;MOS Transistors" href="topics/Concept_FilteringUnusedMosTransistors_id897908bc.html"/><topic label="Filtering Unused&#xA;Bipolar Transistors" href="topics/Concept_FilteringUnusedBipolarTransistors_idd9df9051.html"/></topic><topic label="Nets" href="topics/Contain_Nets_id55a41f91.html"><topic label="Usage of Power and&#xA;Ground Nets" href="topics/Concept_UsagePowerGroundNets_id6d03f039.html"/><topic label="Isolated Nets" href="topics/Concept_IsolatedNets_id6e972c44.html"/><topic label="Passthrough Nets" href="topics/Concept_PassthroughNets_idca58bb94.html"/><topic label="Feedthrough Nets" href="topics/Concept_FeedthroughNets_id147965ce.html"/></topic><topic label="Trivial Ports, Pins,&#xA;and Nets" href="topics/Concept_TrivialPortsPinsNets_id4a12ef0a.html"/><topic label="Logic Gate Recognition" href="topics/Contain_LogicGateRecognition_id1a72f415.html"><topic label="Tolerance-Based Logic&#xA;Gate Recognition" href="topics/Concept_ToleranceBasedLogicGateRecognition_id975d2a46.html"/><topic label="Effects of Logic&#xA;Injection" href="topics/Concept_EffectsLogicInjection_idfc8806a0.html"/><topic label="Recognition Processes" href="topics/Concept_RecognitionProcesses_id5b643719.html"/><topic label="Regular CMOS Gates" href="topics/General_RegularCmosGates_idabf2b5f9.html"/><topic label="Regular NMOS Gates" href="topics/General_RegularNmosGates_id8a50df8a.html"/><topic label="LDD Gates" href="topics/General_LddGates_id1a4c61d7.html"/><topic label="X+ Transistors" href="topics/Concept_XTransistors_id3dc1473d.html"/><topic label="Device and Pin Swapping&#xA;Checks in Logic Gates" href="topics/Concept_DevicePinSwappingChecksInLogicGates_id3adf58cc.html"/></topic><topic label="Pin Swapping" href="topics/Concept_PinSwapping_id9f6e1216.html"/><topic label="Device Property&#xA;Tracing" href="topics/Contain_DevicePropertyTracing_idf90b015a.html"><topic label="Built-In Property&#xA;Classification" href="topics/Concept_BuiltInPropertyClassification_id5d2f5659.html"/><topic label="Built-In W/L Partner&#xA;Properties" href="topics/Concept_BuiltInWlPartnerProperties_id399fd81b.html"/><topic label="Device Count Comparison&#xA;After Reduction" href="topics/Concept_DeviceCountComparisonAfterReduction_idcf57e7b9.html"/></topic></topic><topic label="End-User License Agreement" href="topics/eula1.html"/></toc>